// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
// Date        : Wed Mar 16 11:41:05 2022
// Host        : ubuntu3 running 64-bit Ubuntu 20.04.3 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/willychiang/Desktop/PYNQ_Composable_Pipeline/boards/Pynq-Z2/cv_dfx_4_pr/cv_dfx_4_pr.gen/sources_1/bd/composable_pr_1_cornerharris_fifo/ip/composable_pr_1_cornerharris_fifo_cornerHarris_accel_0/composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_sim_netlist.v
// Design      : composable_pr_1_cornerharris_fifo_cornerHarris_accel_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "composable_pr_1_cornerharris_fifo_cornerHarris_accel_0,cornerHarris_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "cornerHarris_accel,Vivado 2020.2.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    stream_in_TVALID,
    stream_in_TREADY,
    stream_in_TDATA,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_out_TVALID,
    stream_out_TREADY,
    stream_out_TDATA,
    stream_out_TKEEP,
    stream_out_TSTRB,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TID,
    stream_out_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 142857132, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN composable_pr_1_dilate_erode_clk_142M, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:stream_in:stream_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 142857132, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN composable_pr_1_dilate_erode_clk_142M, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TVALID" *) input stream_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TREADY" *) output stream_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TDATA" *) input [23:0]stream_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TKEEP" *) input [2:0]stream_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TSTRB" *) input [2:0]stream_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TUSER" *) input [0:0]stream_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TLAST" *) input [0:0]stream_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TID" *) input [0:0]stream_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME stream_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN composable_pr_1_dilate_erode_clk_142M, INSERT_VIP 0" *) input [0:0]stream_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TVALID" *) output stream_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TREADY" *) input stream_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TDATA" *) output [23:0]stream_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TKEEP" *) output [2:0]stream_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TSTRB" *) output [2:0]stream_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TUSER" *) output [0:0]stream_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TLAST" *) output [0:0]stream_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TID" *) output [0:0]stream_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME stream_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN composable_pr_1_dilate_erode_clk_142M, INSERT_VIP 0" *) output [0:0]stream_out_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [7:0]\^stream_out_TDATA ;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;
  wire [23:8]NLW_inst_stream_out_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_stream_out_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_stream_out_TID_UNCONNECTED;
  wire [2:0]NLW_inst_stream_out_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_stream_out_TSTRB_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign stream_out_TDATA[23] = \<const0> ;
  assign stream_out_TDATA[22] = \<const0> ;
  assign stream_out_TDATA[21] = \<const0> ;
  assign stream_out_TDATA[20] = \<const0> ;
  assign stream_out_TDATA[19] = \<const0> ;
  assign stream_out_TDATA[18] = \<const0> ;
  assign stream_out_TDATA[17] = \<const0> ;
  assign stream_out_TDATA[16] = \<const0> ;
  assign stream_out_TDATA[15] = \<const0> ;
  assign stream_out_TDATA[14] = \<const0> ;
  assign stream_out_TDATA[13] = \<const0> ;
  assign stream_out_TDATA[12] = \<const0> ;
  assign stream_out_TDATA[11] = \<const0> ;
  assign stream_out_TDATA[10] = \<const0> ;
  assign stream_out_TDATA[9] = \<const0> ;
  assign stream_out_TDATA[8] = \<const0> ;
  assign stream_out_TDATA[7:0] = \^stream_out_TDATA [7:0];
  assign stream_out_TDEST[0] = \<const0> ;
  assign stream_out_TID[0] = \<const0> ;
  assign stream_out_TKEEP[2] = \<const1> ;
  assign stream_out_TKEEP[1] = \<const1> ;
  assign stream_out_TKEEP[0] = \<const1> ;
  assign stream_out_TSTRB[2] = \<const0> ;
  assign stream_out_TSTRB[1] = \<const0> ;
  assign stream_out_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .stream_in_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_in_TDATA[7:0]}),
        .stream_in_TDEST(1'b0),
        .stream_in_TID(1'b0),
        .stream_in_TKEEP({1'b0,1'b0,1'b0}),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TREADY(stream_in_TREADY),
        .stream_in_TSTRB({1'b0,1'b0,1'b0}),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID),
        .stream_out_TDATA({NLW_inst_stream_out_TDATA_UNCONNECTED[23:8],\^stream_out_TDATA }),
        .stream_out_TDEST(NLW_inst_stream_out_TDEST_UNCONNECTED[0]),
        .stream_out_TID(NLW_inst_stream_out_TID_UNCONNECTED[0]),
        .stream_out_TKEEP(NLW_inst_stream_out_TKEEP_UNCONNECTED[2:0]),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TSTRB(NLW_inst_stream_out_TSTRB_UNCONNECTED[2:0]),
        .stream_out_TUSER(stream_out_TUSER),
        .stream_out_TVALID(stream_out_TVALID));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* ORIG_REF_NAME = "cornerHarris_accel" *) (* hls_module = "yes" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    stream_in_TDATA,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_out_TDATA,
    stream_out_TKEEP,
    stream_out_TSTRB,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TID,
    stream_out_TDEST,
    stream_in_TVALID,
    stream_in_TREADY,
    stream_out_TVALID,
    stream_out_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]stream_in_TDATA;
  input [2:0]stream_in_TKEEP;
  input [2:0]stream_in_TSTRB;
  input [0:0]stream_in_TUSER;
  input [0:0]stream_in_TLAST;
  input [0:0]stream_in_TID;
  input [0:0]stream_in_TDEST;
  output [23:0]stream_out_TDATA;
  output [2:0]stream_out_TKEEP;
  output [2:0]stream_out_TSTRB;
  output [0:0]stream_out_TUSER;
  output [0:0]stream_out_TLAST;
  output [0:0]stream_out_TID;
  output [0:0]stream_out_TDEST;
  input stream_in_TVALID;
  output stream_in_TREADY;
  output stream_out_TVALID;
  input stream_out_TREADY;

  wire \<const0> ;
  wire AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start;
  wire [7:0]AXIvideo2xfMat_24_0_1080_1920_1_U0_img_in_419_din;
  wire AXIvideo2xfMat_24_0_1080_1920_1_U0_n_10;
  wire AXIvideo2xfMat_24_0_1080_1920_1_U0_n_9;
  wire Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_3;
  wire ap_CS_fsm_state1_4;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]cols;
  wire control_s_axi_U_n_10;
  wire control_s_axi_U_n_11;
  wire control_s_axi_U_n_111;
  wire control_s_axi_U_n_112;
  wire control_s_axi_U_n_9;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  wire [7:0]cornerHarris_3_3_1_0_1080_1920_1_false_U0_img_out_420_din;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_15;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_16;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_17;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_19;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_21;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_22;
  wire \grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0/grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42/ap_CS_fsm_state17 ;
  wire \grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0/grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready ;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write;
  wire i_1_reg_2600;
  wire icmp_ln128_fu_408_p2;
  wire icmp_ln195_fu_197_p2;
  wire [15:0]img_in_cols_c10_dout;
  wire img_in_cols_c10_empty_n;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_U_n_5;
  wire [31:0]img_in_cols_c_dout;
  wire img_in_cols_c_empty_n;
  wire img_in_cols_c_full_n;
  wire img_in_data_U_n_3;
  wire [7:0]img_in_data_dout;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire [15:0]img_in_rows_c9_dout;
  wire img_in_rows_c9_empty_n;
  wire img_in_rows_c9_full_n;
  wire [31:0]img_in_rows_c_dout;
  wire img_in_rows_c_empty_n;
  wire img_in_rows_c_full_n;
  wire img_out_cols_c_U_n_5;
  wire [31:0]img_out_cols_c_dout;
  wire img_out_cols_c_empty_n;
  wire img_out_cols_c_full_n;
  wire img_out_data_U_n_3;
  wire [7:0]img_out_data_dout;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire [31:0]img_out_rows_c_dout;
  wire img_out_rows_c_empty_n;
  wire img_out_rows_c_full_n;
  wire internal_empty_n4_out;
  wire interrupt;
  wire [15:0]k;
  wire k_c_U_n_3;
  wire k_c_U_n_4;
  wire [15:0]k_c_dout;
  wire \regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out ;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_U_n_5;
  wire start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n;
  wire start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n;
  wire start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n;
  wire start_once_reg;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [7:0]\^stream_out_TDATA ;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;
  wire [15:0]threshold;
  wire [15:0]threshold_c_dout;
  wire threshold_c_empty_n;
  wire threshold_c_full_n;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign stream_out_TDATA[23] = \<const0> ;
  assign stream_out_TDATA[22] = \<const0> ;
  assign stream_out_TDATA[21] = \<const0> ;
  assign stream_out_TDATA[20] = \<const0> ;
  assign stream_out_TDATA[19] = \<const0> ;
  assign stream_out_TDATA[18] = \<const0> ;
  assign stream_out_TDATA[17] = \<const0> ;
  assign stream_out_TDATA[16] = \<const0> ;
  assign stream_out_TDATA[15] = \<const0> ;
  assign stream_out_TDATA[14] = \<const0> ;
  assign stream_out_TDATA[13] = \<const0> ;
  assign stream_out_TDATA[12] = \<const0> ;
  assign stream_out_TDATA[11] = \<const0> ;
  assign stream_out_TDATA[10] = \<const0> ;
  assign stream_out_TDATA[9] = \<const0> ;
  assign stream_out_TDATA[8] = \<const0> ;
  assign stream_out_TDATA[7:0] = \^stream_out_TDATA [7:0];
  assign stream_out_TDEST[0] = \<const0> ;
  assign stream_out_TID[0] = \<const0> ;
  assign stream_out_TKEEP[2] = \<const0> ;
  assign stream_out_TKEEP[1] = \<const0> ;
  assign stream_out_TKEEP[0] = \<const0> ;
  assign stream_out_TSTRB[2] = \<const0> ;
  assign stream_out_TSTRB[1] = \<const0> ;
  assign stream_out_TSTRB[0] = \<const0> ;
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_AXIvideo2xfMat_24_0_1080_1920_1_s AXIvideo2xfMat_24_0_1080_1920_1_U0
       (.AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start),
        .\B_V_data_1_state_reg[1] (stream_in_TREADY),
        .CO(icmp_ln128_fu_408_p2),
        .D(img_in_cols_c_dout),
        .E(AXIvideo2xfMat_24_0_1080_1920_1_U0_n_9),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (img_in_cols_c_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_data_full_n(img_in_data_full_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .internal_empty_n_reg(AXIvideo2xfMat_24_0_1080_1920_1_U0_n_10),
        .\mOutPtr_reg[0] (k_c_U_n_3),
        .\rows_reg_443_reg[31]_0 (img_in_rows_c_dout),
        .shiftReg_ce(shiftReg_ce_0),
        .shiftReg_ce_0(shiftReg_ce),
        .stream_in_TDATA(stream_in_TDATA[7:0]),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID),
        .\trunc_ln674_reg_502_reg[7]_0 (AXIvideo2xfMat_24_0_1080_1920_1_U0_img_in_419_din));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54 Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_U_n_5));
  GND GND
       (.G(\<const0> ));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_control_s_axi control_s_axi_U
       (.Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start(Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start),
        .CO(icmp_ln195_fu_197_p2),
        .E(control_s_axi_U_n_9),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(ap_CS_fsm_state1_4),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .i_1_reg_2600(i_1_reg_2600),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .int_ap_idle_reg_0(cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_22),
        .int_ap_ready_reg_0(k_c_U_n_4),
        .int_ap_start_reg_0(control_s_axi_U_n_11),
        .int_ap_start_reg_1(control_s_axi_U_n_111),
        .\int_cols_reg[31]_0 (cols),
        .\int_k_reg[15]_0 (k),
        .\int_rows_reg[31]_0 (rows),
        .\int_threshold_reg[15]_0 (threshold),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg(control_s_axi_U_n_10),
        .internal_empty_n_reg_0(control_s_axi_U_n_112),
        .interrupt(interrupt),
        .\mOutPtr_reg[2] (k_c_U_n_3),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_0),
        .start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n(start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n),
        .start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n(start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n),
        .start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_cornerHarris_3_3_1_0_1080_1920_1_false_s cornerHarris_3_3_1_0_1080_1920_1_false_U0
       (.AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start),
        .B_V_data_1_sel_wr01_out(\regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .D(cornerHarris_3_3_1_0_1080_1920_1_false_U0_img_out_420_din),
        .E(shiftReg_ce_2),
        .Q(\grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0/grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42/ap_CS_fsm_state17 ),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_22),
        .\ap_CS_fsm_reg[0]_1 (k_c_U_n_3),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,ap_CS_fsm_state1_3}),
        .\ap_CS_fsm_reg[1]_1 (cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_17),
        .\ap_CS_fsm_reg[1]_2 (cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_21),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready),
        .cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write),
        .grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready(\grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0/grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready ),
        .img_in_419_dout(img_in_data_dout),
        .img_in_cols_c10_dout(img_in_cols_c10_dout),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_rows_c9_dout(img_in_rows_c9_dout),
        .img_out_data_full_n(img_out_data_full_n),
        .int_ap_idle_reg(ap_CS_fsm_state1),
        .int_ap_idle_reg_0(ap_CS_fsm_state1_4),
        .internal_empty_n_reg(cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_15),
        .internal_empty_n_reg_0(cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_19),
        .internal_empty_n_reg_1(control_s_axi_U_n_111),
        .internal_full_n_reg(cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_16),
        .\k_read_reg_111_reg[15]_0 (k_c_dout),
        .\mOutPtr_reg[0] (img_in_data_U_n_3),
        .\mOutPtr_reg[0]_0 (img_out_data_U_n_3),
        .out(threshold_c_dout),
        .shiftReg_ce(shiftReg_ce),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x img_in_cols_c10_U
       (.D(img_in_cols_c_dout[15:0]),
        .E(AXIvideo2xfMat_24_0_1080_1920_1_U0_n_9),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_in_cols_c10_dout(img_in_cols_c10_dout),
        .img_in_cols_c10_empty_n(img_in_cols_c10_empty_n),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .internal_full_n_reg_0(k_c_U_n_3),
        .shiftReg_ce(shiftReg_ce_0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x_0 img_in_cols_c_U
       (.AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start),
        .D(img_in_cols_c_dout),
        .E(control_s_axi_U_n_9),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_in_cols_c10_full_n(img_in_cols_c10_full_n),
        .img_in_cols_c_empty_n(img_in_cols_c_empty_n),
        .img_in_cols_c_full_n(img_in_cols_c_full_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .in(cols),
        .internal_empty_n_reg_0(img_in_cols_c_U_n_5),
        .shiftReg_ce(shiftReg_ce_0),
        .shiftReg_ce_0(shiftReg_ce_1));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w8_d2_S img_in_data_U
       (.D(AXIvideo2xfMat_24_0_1080_1920_1_U0_img_in_419_din),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_in_419_dout(img_in_data_dout),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_full_n(img_in_data_full_n),
        .\mOutPtr_reg[0]_0 (img_in_data_U_n_3),
        .\mOutPtr_reg[0]_1 (cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_15),
        .\mOutPtr_reg[1]_0 (cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_19),
        .shiftReg_ce(shiftReg_ce));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x_1 img_in_rows_c9_U
       (.D(img_in_rows_c_dout[15:0]),
        .E(AXIvideo2xfMat_24_0_1080_1920_1_U0_n_9),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_in_rows_c9_dout(img_in_rows_c9_dout),
        .img_in_rows_c9_empty_n(img_in_rows_c9_empty_n),
        .img_in_rows_c9_full_n(img_in_rows_c9_full_n),
        .internal_empty_n_reg_0(k_c_U_n_3),
        .shiftReg_ce(shiftReg_ce_0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x_2 img_in_rows_c_U
       (.E(control_s_axi_U_n_9),
        .\SRL_SIG_reg[0][31] (img_in_rows_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_in_rows_c_empty_n(img_in_rows_c_empty_n),
        .img_in_rows_c_full_n(img_in_rows_c_full_n),
        .in(rows),
        .shiftReg_ce(shiftReg_ce_0),
        .shiftReg_ce_0(shiftReg_ce_1));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d4_S img_out_cols_c_U
       (.E(control_s_axi_U_n_10),
        .Q(ap_CS_fsm_state1_4),
        .SS(ap_rst_n_inv),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_cols_c_full_n(img_out_cols_c_full_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .in(cols),
        .internal_empty_n_reg_0(img_out_cols_c_U_n_5),
        .out(img_out_cols_c_dout),
        .shiftReg_ce(shiftReg_ce_1),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w8_d2_S_3 img_out_data_U
       (.B_V_data_1_sel_wr01_out(\regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .D(img_out_data_dout),
        .E(shiftReg_ce_2),
        .Q(\grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0/grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42/ap_CS_fsm_state17 ),
        .\SRL_SIG_reg[0][7] (cornerHarris_3_3_1_0_1080_1920_1_false_U0_img_out_420_din),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write),
        .grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready(\grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0/grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready ),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .internal_full_n_reg_0(cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_21),
        .\mOutPtr_reg[0]_0 (img_out_data_U_n_3),
        .\mOutPtr_reg[0]_1 (cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_16),
        .\mOutPtr_reg[1]_0 (ap_CS_fsm_state2));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d4_S_4 img_out_rows_c_U
       (.E(control_s_axi_U_n_10),
        .SS(ap_rst_n_inv),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .img_out_rows_c_full_n(img_out_rows_c_full_n),
        .in(rows),
        .internal_empty_n_reg_0(img_out_cols_c_U_n_5),
        .out(img_out_rows_c_dout),
        .shiftReg_ce(shiftReg_ce_1));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d3_S k_c_U
       (.E(control_s_axi_U_n_11),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .img_in_cols_c10_empty_n(img_in_cols_c10_empty_n),
        .img_in_cols_c_full_n(img_in_cols_c_full_n),
        .img_in_rows_c9_empty_n(img_in_rows_c9_empty_n),
        .img_in_rows_c_full_n(img_in_rows_c_full_n),
        .img_out_cols_c_full_n(img_out_cols_c_full_n),
        .img_out_rows_c_full_n(img_out_rows_c_full_n),
        .in(k),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg_0(k_c_U_n_3),
        .internal_full_n_reg_0(k_c_U_n_4),
        .internal_full_n_reg_1(ap_CS_fsm_state1_3),
        .out(k_c_dout),
        .shiftReg_ce(shiftReg_ce_1),
        .threshold_c_empty_n(threshold_c_empty_n),
        .threshold_c_full_n(threshold_c_full_n));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0 start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_U
       (.AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start(AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start),
        .Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start(Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start),
        .CO(icmp_ln128_fu_408_p2),
        .Q(ap_CS_fsm_state4),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_U_n_5),
        .internal_full_n_reg_1(AXIvideo2xfMat_24_0_1080_1920_1_U0_n_10),
        .\mOutPtr_reg[1]_0 (control_s_axi_U_n_111),
        .start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n(start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n),
        .start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n(start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n),
        .start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(k_c_U_n_4));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0 start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready),
        .cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .internal_empty_n_reg_0(cornerHarris_3_3_1_0_1080_1920_1_false_U0_n_17),
        .internal_empty_n_reg_1(control_s_axi_U_n_112),
        .\mOutPtr_reg[2]_0 (control_s_axi_U_n_111),
        .start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n(start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0 start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_U
       (.CO(icmp_ln195_fu_197_p2),
        .Q(ap_CS_fsm_state1_4),
        .SS(ap_rst_n_inv),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .i_1_reg_2600(i_1_reg_2600),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .\mOutPtr_reg[2]_0 (control_s_axi_U_n_111),
        .start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d3_S_5 threshold_c_U
       (.E(control_s_axi_U_n_11),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(threshold),
        .internal_empty_n_reg_0(k_c_U_n_3),
        .out(threshold_c_dout),
        .shiftReg_ce(shiftReg_ce_1),
        .threshold_c_empty_n(threshold_c_empty_n),
        .threshold_c_full_n(threshold_c_full_n));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xfMat2AXIvideo_24_0_1080_1920_1_s xfMat2AXIvideo_24_0_1080_1920_1_U0
       (.B_V_data_1_sel_wr01_out(\regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .\B_V_data_1_state_reg[0] (stream_out_TVALID),
        .CO(icmp_ln195_fu_197_p2),
        .D(img_out_data_dout),
        .Q(ap_CS_fsm_state1_4),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\cols_reg_244_reg[31]_0 (img_out_cols_c_dout),
        .i_1_reg_2600(i_1_reg_2600),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .\rows_reg_239_reg[31]_0 (img_out_rows_c_dout),
        .stream_out_TDATA(\^stream_out_TDATA ),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TUSER(stream_out_TUSER),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_AXIvideo2xfMat_24_0_1080_1920_1_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_AXIvideo2xfMat_24_0_1080_1920_1_s
   (\B_V_data_1_state_reg[1] ,
    CO,
    shiftReg_ce,
    Q,
    shiftReg_ce_0,
    E,
    internal_empty_n_reg,
    \trunc_ln674_reg_502_reg[7]_0 ,
    SS,
    ap_clk,
    ap_rst_n,
    stream_in_TVALID,
    img_in_data_full_n,
    \ap_CS_fsm_reg[0]_0 ,
    \mOutPtr_reg[0] ,
    img_in_rows_c_empty_n,
    img_in_cols_c10_full_n,
    AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start,
    img_in_rows_c9_full_n,
    img_in_cols_c_empty_n,
    stream_in_TUSER,
    stream_in_TLAST,
    D,
    \rows_reg_443_reg[31]_0 ,
    stream_in_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output [0:0]CO;
  output shiftReg_ce;
  output [1:0]Q;
  output shiftReg_ce_0;
  output [0:0]E;
  output internal_empty_n_reg;
  output [7:0]\trunc_ln674_reg_502_reg[7]_0 ;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input stream_in_TVALID;
  input img_in_data_full_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input \mOutPtr_reg[0] ;
  input img_in_rows_c_empty_n;
  input img_in_cols_c10_full_n;
  input AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start;
  input img_in_rows_c9_full_n;
  input img_in_cols_c_empty_n;
  input [0:0]stream_in_TUSER;
  input [0:0]stream_in_TLAST;
  input [31:0]D;
  input [31:0]\rows_reg_443_reg[31]_0 ;
  input [7:0]stream_in_TDATA;

  wire AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[4]_i_3_n_3 ;
  wire \ap_CS_fsm[5]_i_2__3_n_3 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm116_out;
  wire ap_clk;
  wire ap_condition_pp1_exit_iter0_state5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__4_n_3;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_rst_n;
  wire [7:0]axi_data_V_2_reg_193;
  wire \axi_data_V_2_reg_193[0]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[1]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[2]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[3]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[4]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[5]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[6]_i_1_n_3 ;
  wire \axi_data_V_2_reg_193[7]_i_1_n_3 ;
  wire [7:0]axi_data_V_3_reg_248;
  wire \axi_data_V_3_reg_248[0]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[1]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[2]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[3]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[4]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[5]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[6]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[7]_i_1_n_3 ;
  wire \axi_data_V_3_reg_248[7]_i_2_n_3 ;
  wire [7:0]axi_data_V_5_ph_reg_306;
  wire \axi_data_V_5_ph_reg_306[7]_i_1_n_3 ;
  wire [7:0]axi_data_V_5_reg_343;
  wire [7:0]axi_data_V_reg_159;
  wire axi_last_V_2_reg_204;
  wire \axi_last_V_2_reg_204[0]_i_1_n_3 ;
  wire axi_last_V_3_reg_259;
  wire \axi_last_V_3_reg_259[0]_i_1_n_3 ;
  wire axi_last_V_5_ph_reg_294;
  wire \axi_last_V_5_ph_reg_294[0]_i_1_n_3 ;
  wire axi_last_V_5_reg_331;
  wire \axi_last_V_8_reg_269[0]_i_2_n_3 ;
  wire \axi_last_V_8_reg_269_reg_n_3_[0] ;
  wire axi_last_V_reg_147;
  wire cmp743_i_fu_385_p2;
  wire cmp743_i_fu_385_p2_carry__0_i_1_n_3;
  wire cmp743_i_fu_385_p2_carry__0_i_2_n_3;
  wire cmp743_i_fu_385_p2_carry__0_i_3_n_3;
  wire cmp743_i_fu_385_p2_carry__0_i_4_n_3;
  wire cmp743_i_fu_385_p2_carry__0_i_5_n_3;
  wire cmp743_i_fu_385_p2_carry__0_i_6_n_3;
  wire cmp743_i_fu_385_p2_carry__0_i_7_n_3;
  wire cmp743_i_fu_385_p2_carry__0_i_8_n_3;
  wire cmp743_i_fu_385_p2_carry__0_n_3;
  wire cmp743_i_fu_385_p2_carry__0_n_4;
  wire cmp743_i_fu_385_p2_carry__0_n_5;
  wire cmp743_i_fu_385_p2_carry__0_n_6;
  wire cmp743_i_fu_385_p2_carry__1_i_1_n_3;
  wire cmp743_i_fu_385_p2_carry__1_i_2_n_3;
  wire cmp743_i_fu_385_p2_carry__1_i_3_n_3;
  wire cmp743_i_fu_385_p2_carry__1_i_4_n_3;
  wire cmp743_i_fu_385_p2_carry__1_i_5_n_3;
  wire cmp743_i_fu_385_p2_carry__1_i_6_n_3;
  wire cmp743_i_fu_385_p2_carry__1_i_7_n_3;
  wire cmp743_i_fu_385_p2_carry__1_i_8_n_3;
  wire cmp743_i_fu_385_p2_carry__1_n_3;
  wire cmp743_i_fu_385_p2_carry__1_n_4;
  wire cmp743_i_fu_385_p2_carry__1_n_5;
  wire cmp743_i_fu_385_p2_carry__1_n_6;
  wire cmp743_i_fu_385_p2_carry__2_i_1_n_3;
  wire cmp743_i_fu_385_p2_carry__2_i_2_n_3;
  wire cmp743_i_fu_385_p2_carry__2_i_3_n_3;
  wire cmp743_i_fu_385_p2_carry__2_i_4_n_3;
  wire cmp743_i_fu_385_p2_carry__2_i_5_n_3;
  wire cmp743_i_fu_385_p2_carry__2_i_6_n_3;
  wire cmp743_i_fu_385_p2_carry__2_i_7_n_3;
  wire cmp743_i_fu_385_p2_carry__2_i_8_n_3;
  wire cmp743_i_fu_385_p2_carry__2_n_4;
  wire cmp743_i_fu_385_p2_carry__2_n_5;
  wire cmp743_i_fu_385_p2_carry__2_n_6;
  wire cmp743_i_fu_385_p2_carry_i_1_n_3;
  wire cmp743_i_fu_385_p2_carry_i_2_n_3;
  wire cmp743_i_fu_385_p2_carry_i_3_n_3;
  wire cmp743_i_fu_385_p2_carry_i_4_n_3;
  wire cmp743_i_fu_385_p2_carry_i_5_n_3;
  wire cmp743_i_fu_385_p2_carry_i_6_n_3;
  wire cmp743_i_fu_385_p2_carry_i_7_n_3;
  wire cmp743_i_fu_385_p2_carry_i_8_n_3;
  wire cmp743_i_fu_385_p2_carry_n_3;
  wire cmp743_i_fu_385_p2_carry_n_4;
  wire cmp743_i_fu_385_p2_carry_n_5;
  wire cmp743_i_fu_385_p2_carry_n_6;
  wire cmp743_i_reg_471;
  wire \cmp743_i_reg_471[0]_i_1_n_3 ;
  wire [31:0]cols_reg_448;
  wire [10:0]i_2_fu_395_p2;
  wire [10:0]i_2_reg_475;
  wire \i_2_reg_475[10]_i_2_n_3 ;
  wire i__carry__0_i_1_n_3;
  wire i__carry__0_i_2_n_3;
  wire i__carry__0_i_3_n_3;
  wire i__carry__0_i_4_n_3;
  wire i__carry_i_1_n_3;
  wire i__carry_i_2_n_3;
  wire i__carry_i_3_n_3;
  wire i__carry_i_4_n_3;
  wire i_reg_182;
  wire \i_reg_182_reg_n_3_[0] ;
  wire \i_reg_182_reg_n_3_[10] ;
  wire \i_reg_182_reg_n_3_[1] ;
  wire \i_reg_182_reg_n_3_[2] ;
  wire \i_reg_182_reg_n_3_[3] ;
  wire \i_reg_182_reg_n_3_[4] ;
  wire \i_reg_182_reg_n_3_[5] ;
  wire \i_reg_182_reg_n_3_[6] ;
  wire \i_reg_182_reg_n_3_[7] ;
  wire \i_reg_182_reg_n_3_[8] ;
  wire \i_reg_182_reg_n_3_[9] ;
  wire icmp_ln128_fu_408_p2_carry__0_i_1_n_3;
  wire icmp_ln128_fu_408_p2_carry__0_i_2_n_3;
  wire icmp_ln128_fu_408_p2_carry__0_i_3_n_3;
  wire icmp_ln128_fu_408_p2_carry__0_i_4_n_3;
  wire icmp_ln128_fu_408_p2_carry__0_i_5_n_3;
  wire icmp_ln128_fu_408_p2_carry__0_i_6_n_3;
  wire icmp_ln128_fu_408_p2_carry__0_i_7_n_3;
  wire icmp_ln128_fu_408_p2_carry__0_i_8_n_3;
  wire icmp_ln128_fu_408_p2_carry__0_n_3;
  wire icmp_ln128_fu_408_p2_carry__0_n_4;
  wire icmp_ln128_fu_408_p2_carry__0_n_5;
  wire icmp_ln128_fu_408_p2_carry__0_n_6;
  wire icmp_ln128_fu_408_p2_carry__1_i_1_n_3;
  wire icmp_ln128_fu_408_p2_carry__1_i_2_n_3;
  wire icmp_ln128_fu_408_p2_carry__1_i_3_n_3;
  wire icmp_ln128_fu_408_p2_carry__1_i_4_n_3;
  wire icmp_ln128_fu_408_p2_carry__1_i_5_n_3;
  wire icmp_ln128_fu_408_p2_carry__1_i_6_n_3;
  wire icmp_ln128_fu_408_p2_carry__1_i_7_n_3;
  wire icmp_ln128_fu_408_p2_carry__1_i_8_n_3;
  wire icmp_ln128_fu_408_p2_carry__1_n_3;
  wire icmp_ln128_fu_408_p2_carry__1_n_4;
  wire icmp_ln128_fu_408_p2_carry__1_n_5;
  wire icmp_ln128_fu_408_p2_carry__1_n_6;
  wire icmp_ln128_fu_408_p2_carry__2_i_1_n_3;
  wire icmp_ln128_fu_408_p2_carry__2_i_2_n_3;
  wire icmp_ln128_fu_408_p2_carry__2_i_3_n_3;
  wire icmp_ln128_fu_408_p2_carry__2_i_4_n_3;
  wire icmp_ln128_fu_408_p2_carry__2_i_5_n_3;
  wire icmp_ln128_fu_408_p2_carry__2_i_6_n_3;
  wire icmp_ln128_fu_408_p2_carry__2_i_7_n_3;
  wire icmp_ln128_fu_408_p2_carry__2_i_8_n_3;
  wire icmp_ln128_fu_408_p2_carry__2_n_4;
  wire icmp_ln128_fu_408_p2_carry__2_n_5;
  wire icmp_ln128_fu_408_p2_carry__2_n_6;
  wire icmp_ln128_fu_408_p2_carry_i_1_n_3;
  wire icmp_ln128_fu_408_p2_carry_i_2_n_3;
  wire icmp_ln128_fu_408_p2_carry_i_3_n_3;
  wire icmp_ln128_fu_408_p2_carry_i_4_n_3;
  wire icmp_ln128_fu_408_p2_carry_i_5_n_3;
  wire icmp_ln128_fu_408_p2_carry_i_6_n_3;
  wire icmp_ln128_fu_408_p2_carry_i_7_n_3;
  wire icmp_ln128_fu_408_p2_carry_i_8_n_3;
  wire icmp_ln128_fu_408_p2_carry_n_3;
  wire icmp_ln128_fu_408_p2_carry_n_4;
  wire icmp_ln128_fu_408_p2_carry_n_5;
  wire icmp_ln128_fu_408_p2_carry_n_6;
  wire \icmp_ln132_fu_423_p2_inferred__0/i__carry__0_n_3 ;
  wire \icmp_ln132_fu_423_p2_inferred__0/i__carry__0_n_4 ;
  wire \icmp_ln132_fu_423_p2_inferred__0/i__carry__0_n_5 ;
  wire \icmp_ln132_fu_423_p2_inferred__0/i__carry__0_n_6 ;
  wire \icmp_ln132_fu_423_p2_inferred__0/i__carry__1_n_5 ;
  wire \icmp_ln132_fu_423_p2_inferred__0/i__carry__1_n_6 ;
  wire \icmp_ln132_fu_423_p2_inferred__0/i__carry_n_3 ;
  wire \icmp_ln132_fu_423_p2_inferred__0/i__carry_n_4 ;
  wire \icmp_ln132_fu_423_p2_inferred__0/i__carry_n_5 ;
  wire \icmp_ln132_fu_423_p2_inferred__0/i__carry_n_6 ;
  wire \icmp_ln132_reg_494_reg_n_3_[0] ;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_empty_n;
  wire img_in_data_full_n;
  wire img_in_rows_c9_full_n;
  wire img_in_rows_c_empty_n;
  wire internal_empty_n_reg;
  wire [10:0]j_2_fu_413_p2;
  wire \j_reg_215[10]_i_2_n_3 ;
  wire \j_reg_215[10]_i_4_n_3 ;
  wire [10:0]j_reg_215_reg;
  wire \last_1_ph_reg_318[0]_i_1_n_3 ;
  wire \last_1_ph_reg_318_reg_n_3_[0] ;
  wire last_1_reg_355;
  wire \last_1_reg_355_reg_n_3_[0] ;
  wire last_reg_226;
  wire \last_reg_226[0]_i_1_n_3 ;
  wire \mOutPtr_reg[0] ;
  wire [7:0]p_1_in;
  wire p_26_in;
  wire [7:0]p_Val2_s_reg_282;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_10;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_11;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_12;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_13;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_22;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_23;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_24;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_25;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_26;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_27;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_28;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_29;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_30;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_31;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_32;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_33;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_34;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_35;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_36;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_37;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_39;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_40;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_41;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_42;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_43;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_44;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_45;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_46;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_47;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_48;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_49;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_50;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_8;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_9;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_10;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_11;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_12;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_13;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_14;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_3;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_7;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_8;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_3;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_6;
  wire [31:0]rows_reg_443;
  wire [31:0]\rows_reg_443_reg[31]_0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_1_fu_90;
  wire \start_1_fu_90[0]_i_1_n_3 ;
  wire start_3_reg_238;
  wire \start_3_reg_238[0]_i_1_n_3 ;
  wire start_reg_171;
  wire [7:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TLAST_int_regslice;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [7:0]trunc_ln674_fu_434_p1;
  wire \trunc_ln674_reg_502[7]_i_1_n_3 ;
  wire [7:0]\trunc_ln674_reg_502_reg[7]_0 ;
  wire [3:0]NLW_cmp743_i_fu_385_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp743_i_fu_385_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cmp743_i_fu_385_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cmp743_i_fu_385_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln128_fu_408_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln128_fu_408_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln128_fu_408_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln128_fu_408_p2_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln132_fu_423_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln132_fu_423_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln132_fu_423_p2_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln132_fu_423_p2_inferred__0/i__carry__1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][15]_i_1__13 
       (.I0(Q[0]),
        .I1(img_in_rows_c_empty_n),
        .I2(img_in_cols_c10_full_n),
        .I3(AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start),
        .I4(img_in_rows_c9_full_n),
        .I5(img_in_cols_c_empty_n),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(regslice_both_AXI_video_strm_V_last_V_U_n_7),
        .I1(regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .I2(ap_condition_pp1_exit_iter0_state5),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .I5(regslice_both_AXI_video_strm_V_data_V_U_n_12),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[0]_i_1__18 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(CO),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[1]_i_1__18 
       (.I0(start_reg_171),
        .I1(ap_CS_fsm_state2),
        .I2(shiftReg_ce),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__13 
       (.I0(start_reg_171),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__10 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    \ap_CS_fsm[4]_i_1__5 
       (.I0(ap_NS_fsm116_out),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_condition_pp1_exit_iter0_state5),
        .I3(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(\icmp_ln132_reg_494_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .O(\ap_CS_fsm[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    \ap_CS_fsm[5]_i_1__4 
       (.I0(Q[1]),
        .I1(CO),
        .I2(cmp743_i_reg_471),
        .I3(\ap_CS_fsm[5]_i_2__3_n_3 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hFFFF0010FFFFFFFF)) 
    \ap_CS_fsm[5]_i_2__3 
       (.I0(regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .I4(regslice_both_AXI_video_strm_V_data_V_U_n_12),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[5]_i_2__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[6]_i_1__4 
       (.I0(ap_CS_fsm_state7),
        .I1(\last_1_reg_355_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(\last_1_reg_355_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp1_iter0_i_1__4
       (.I0(ap_condition_pp1_exit_iter0_state5),
        .I1(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm116_out),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_enable_reg_pp1_iter0_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__4_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[0]_i_1 
       (.I0(axi_data_V_5_reg_343[0]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[0]),
        .O(\axi_data_V_2_reg_193[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[1]_i_1 
       (.I0(axi_data_V_5_reg_343[1]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[1]),
        .O(\axi_data_V_2_reg_193[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[2]_i_1 
       (.I0(axi_data_V_5_reg_343[2]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[2]),
        .O(\axi_data_V_2_reg_193[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[3]_i_1 
       (.I0(axi_data_V_5_reg_343[3]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[3]),
        .O(\axi_data_V_2_reg_193[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[4]_i_1 
       (.I0(axi_data_V_5_reg_343[4]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[4]),
        .O(\axi_data_V_2_reg_193[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[5]_i_1 
       (.I0(axi_data_V_5_reg_343[5]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[5]),
        .O(\axi_data_V_2_reg_193[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[6]_i_1 
       (.I0(axi_data_V_5_reg_343[6]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[6]),
        .O(\axi_data_V_2_reg_193[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_193[7]_i_1 
       (.I0(axi_data_V_5_reg_343[7]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_159[7]),
        .O(\axi_data_V_2_reg_193[7]_i_1_n_3 ));
  FDRE \axi_data_V_2_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[0]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[0]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[1]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[1]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[2]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[2]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[3]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[3]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[4]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[4]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[5]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[5]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[6]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[6]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_193_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_193[7]_i_1_n_3 ),
        .Q(axi_data_V_2_reg_193[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[0]_i_1 
       (.I0(axi_data_V_2_reg_193[0]),
        .I1(cmp743_i_reg_471),
        .I2(CO),
        .I3(Q[1]),
        .I4(p_Val2_s_reg_282[0]),
        .O(\axi_data_V_3_reg_248[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[1]_i_1 
       (.I0(axi_data_V_2_reg_193[1]),
        .I1(cmp743_i_reg_471),
        .I2(CO),
        .I3(Q[1]),
        .I4(p_Val2_s_reg_282[1]),
        .O(\axi_data_V_3_reg_248[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[2]_i_1 
       (.I0(axi_data_V_2_reg_193[2]),
        .I1(cmp743_i_reg_471),
        .I2(CO),
        .I3(Q[1]),
        .I4(p_Val2_s_reg_282[2]),
        .O(\axi_data_V_3_reg_248[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[3]_i_1 
       (.I0(axi_data_V_2_reg_193[3]),
        .I1(cmp743_i_reg_471),
        .I2(CO),
        .I3(Q[1]),
        .I4(p_Val2_s_reg_282[3]),
        .O(\axi_data_V_3_reg_248[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[4]_i_1 
       (.I0(axi_data_V_2_reg_193[4]),
        .I1(cmp743_i_reg_471),
        .I2(CO),
        .I3(Q[1]),
        .I4(p_Val2_s_reg_282[4]),
        .O(\axi_data_V_3_reg_248[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[5]_i_1 
       (.I0(axi_data_V_2_reg_193[5]),
        .I1(cmp743_i_reg_471),
        .I2(CO),
        .I3(Q[1]),
        .I4(p_Val2_s_reg_282[5]),
        .O(\axi_data_V_3_reg_248[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[6]_i_1 
       (.I0(axi_data_V_2_reg_193[6]),
        .I1(cmp743_i_reg_471),
        .I2(CO),
        .I3(Q[1]),
        .I4(p_Val2_s_reg_282[6]),
        .O(\axi_data_V_3_reg_248[6]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \axi_data_V_3_reg_248[7]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .I2(cmp743_i_reg_471),
        .I3(shiftReg_ce_0),
        .O(\axi_data_V_3_reg_248[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_data_V_3_reg_248[7]_i_2 
       (.I0(axi_data_V_2_reg_193[7]),
        .I1(cmp743_i_reg_471),
        .I2(CO),
        .I3(Q[1]),
        .I4(p_Val2_s_reg_282[7]),
        .O(\axi_data_V_3_reg_248[7]_i_2_n_3 ));
  FDRE \axi_data_V_3_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[7]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[0]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[7]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[1]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[7]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[2]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[7]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[3]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[7]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[4]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[7]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[5]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[7]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[6]_i_1_n_3 ),
        .Q(axi_data_V_3_reg_248[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_248_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[7]_i_1_n_3 ),
        .D(\axi_data_V_3_reg_248[7]_i_2_n_3 ),
        .Q(axi_data_V_3_reg_248[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_306[0]_i_1 
       (.I0(axi_data_V_3_reg_248[0]),
        .I1(cmp743_i_reg_471),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_306[1]_i_1 
       (.I0(axi_data_V_3_reg_248[1]),
        .I1(cmp743_i_reg_471),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_306[2]_i_1 
       (.I0(axi_data_V_3_reg_248[2]),
        .I1(cmp743_i_reg_471),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_306[3]_i_1 
       (.I0(axi_data_V_3_reg_248[3]),
        .I1(cmp743_i_reg_471),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[3]),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_306[4]_i_1 
       (.I0(axi_data_V_3_reg_248[4]),
        .I1(cmp743_i_reg_471),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_306[5]_i_1 
       (.I0(axi_data_V_3_reg_248[5]),
        .I1(cmp743_i_reg_471),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_306[6]_i_1 
       (.I0(axi_data_V_3_reg_248[6]),
        .I1(cmp743_i_reg_471),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[6]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \axi_data_V_5_ph_reg_306[7]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(Q[1]),
        .I2(CO),
        .I3(cmp743_i_reg_471),
        .O(\axi_data_V_5_ph_reg_306[7]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_data_V_5_ph_reg_306[7]_i_2 
       (.I0(axi_data_V_3_reg_248[7]),
        .I1(cmp743_i_reg_471),
        .I2(ap_CS_fsm_state7),
        .I3(axi_data_V_2_reg_193[7]),
        .O(p_1_in[7]));
  FDRE \axi_data_V_5_ph_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_306[7]_i_1_n_3 ),
        .D(p_1_in[0]),
        .Q(axi_data_V_5_ph_reg_306[0]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_306[7]_i_1_n_3 ),
        .D(p_1_in[1]),
        .Q(axi_data_V_5_ph_reg_306[1]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_306_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_306[7]_i_1_n_3 ),
        .D(p_1_in[2]),
        .Q(axi_data_V_5_ph_reg_306[2]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_306_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_306[7]_i_1_n_3 ),
        .D(p_1_in[3]),
        .Q(axi_data_V_5_ph_reg_306[3]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_306_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_306[7]_i_1_n_3 ),
        .D(p_1_in[4]),
        .Q(axi_data_V_5_ph_reg_306[4]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_306_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_306[7]_i_1_n_3 ),
        .D(p_1_in[5]),
        .Q(axi_data_V_5_ph_reg_306[5]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_306_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_306[7]_i_1_n_3 ),
        .D(p_1_in[6]),
        .Q(axi_data_V_5_ph_reg_306[6]),
        .R(1'b0));
  FDRE \axi_data_V_5_ph_reg_306_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_306[7]_i_1_n_3 ),
        .D(p_1_in[7]),
        .Q(axi_data_V_5_ph_reg_306[7]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(last_1_reg_355),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_46),
        .Q(axi_data_V_5_reg_343[0]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_343_reg[1] 
       (.C(ap_clk),
        .CE(last_1_reg_355),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_45),
        .Q(axi_data_V_5_reg_343[1]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_343_reg[2] 
       (.C(ap_clk),
        .CE(last_1_reg_355),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_44),
        .Q(axi_data_V_5_reg_343[2]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_343_reg[3] 
       (.C(ap_clk),
        .CE(last_1_reg_355),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_43),
        .Q(axi_data_V_5_reg_343[3]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_343_reg[4] 
       (.C(ap_clk),
        .CE(last_1_reg_355),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_42),
        .Q(axi_data_V_5_reg_343[4]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_343_reg[5] 
       (.C(ap_clk),
        .CE(last_1_reg_355),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_41),
        .Q(axi_data_V_5_reg_343[5]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_343_reg[6] 
       (.C(ap_clk),
        .CE(last_1_reg_355),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_40),
        .Q(axi_data_V_5_reg_343[6]),
        .R(1'b0));
  FDRE \axi_data_V_5_reg_343_reg[7] 
       (.C(ap_clk),
        .CE(last_1_reg_355),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_39),
        .Q(axi_data_V_5_reg_343[7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .Q(axi_data_V_reg_159[0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_31),
        .Q(axi_data_V_reg_159[1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_32),
        .Q(axi_data_V_reg_159[2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_33),
        .Q(axi_data_V_reg_159[3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_34),
        .Q(axi_data_V_reg_159[4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_35),
        .Q(axi_data_V_reg_159[5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_36),
        .Q(axi_data_V_reg_159[6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_159_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_37),
        .Q(axi_data_V_reg_159[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_2_reg_204[0]_i_1 
       (.I0(axi_last_V_5_reg_331),
        .I1(ap_CS_fsm_state9),
        .I2(axi_last_V_reg_147),
        .O(\axi_last_V_2_reg_204[0]_i_1_n_3 ));
  FDRE \axi_last_V_2_reg_204_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V_2_reg_204[0]_i_1_n_3 ),
        .Q(axi_last_V_2_reg_204),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \axi_last_V_3_reg_259[0]_i_1 
       (.I0(axi_last_V_2_reg_204),
        .I1(cmp743_i_reg_471),
        .I2(CO),
        .I3(Q[1]),
        .I4(\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .O(\axi_last_V_3_reg_259[0]_i_1_n_3 ));
  FDRE \axi_last_V_3_reg_259_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_3_reg_248[7]_i_1_n_3 ),
        .D(\axi_last_V_3_reg_259[0]_i_1_n_3 ),
        .Q(axi_last_V_3_reg_259),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \axi_last_V_5_ph_reg_294[0]_i_1 
       (.I0(last_reg_226),
        .I1(cmp743_i_reg_471),
        .I2(ap_CS_fsm_state7),
        .I3(axi_last_V_2_reg_204),
        .O(\axi_last_V_5_ph_reg_294[0]_i_1_n_3 ));
  FDRE \axi_last_V_5_ph_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_5_ph_reg_306[7]_i_1_n_3 ),
        .D(\axi_last_V_5_ph_reg_294[0]_i_1_n_3 ),
        .Q(axi_last_V_5_ph_reg_294),
        .R(1'b0));
  FDRE \axi_last_V_5_reg_331_reg[0] 
       (.C(ap_clk),
        .CE(last_1_reg_355),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_8),
        .Q(axi_last_V_5_reg_331),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAABFFAB)) 
    \axi_last_V_8_reg_269[0]_i_2 
       (.I0(ap_condition_pp1_exit_iter0_state5),
        .I1(start_3_reg_238),
        .I2(last_reg_226),
        .I3(regslice_both_AXI_video_strm_V_last_V_U_n_7),
        .I4(\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .O(\axi_last_V_8_reg_269[0]_i_2_n_3 ));
  FDRE \axi_last_V_8_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_14),
        .Q(\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \axi_last_V_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .D(stream_in_TLAST_int_regslice),
        .Q(axi_last_V_reg_147),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp743_i_fu_385_p2_carry
       (.CI(1'b0),
        .CO({cmp743_i_fu_385_p2_carry_n_3,cmp743_i_fu_385_p2_carry_n_4,cmp743_i_fu_385_p2_carry_n_5,cmp743_i_fu_385_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({cmp743_i_fu_385_p2_carry_i_1_n_3,cmp743_i_fu_385_p2_carry_i_2_n_3,cmp743_i_fu_385_p2_carry_i_3_n_3,cmp743_i_fu_385_p2_carry_i_4_n_3}),
        .O(NLW_cmp743_i_fu_385_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp743_i_fu_385_p2_carry_i_5_n_3,cmp743_i_fu_385_p2_carry_i_6_n_3,cmp743_i_fu_385_p2_carry_i_7_n_3,cmp743_i_fu_385_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp743_i_fu_385_p2_carry__0
       (.CI(cmp743_i_fu_385_p2_carry_n_3),
        .CO({cmp743_i_fu_385_p2_carry__0_n_3,cmp743_i_fu_385_p2_carry__0_n_4,cmp743_i_fu_385_p2_carry__0_n_5,cmp743_i_fu_385_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({cmp743_i_fu_385_p2_carry__0_i_1_n_3,cmp743_i_fu_385_p2_carry__0_i_2_n_3,cmp743_i_fu_385_p2_carry__0_i_3_n_3,cmp743_i_fu_385_p2_carry__0_i_4_n_3}),
        .O(NLW_cmp743_i_fu_385_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp743_i_fu_385_p2_carry__0_i_5_n_3,cmp743_i_fu_385_p2_carry__0_i_6_n_3,cmp743_i_fu_385_p2_carry__0_i_7_n_3,cmp743_i_fu_385_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry__0_i_1
       (.I0(cols_reg_448[15]),
        .I1(cols_reg_448[14]),
        .O(cmp743_i_fu_385_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry__0_i_2
       (.I0(cols_reg_448[13]),
        .I1(cols_reg_448[12]),
        .O(cmp743_i_fu_385_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry__0_i_3
       (.I0(cols_reg_448[11]),
        .I1(cols_reg_448[10]),
        .O(cmp743_i_fu_385_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry__0_i_4
       (.I0(cols_reg_448[9]),
        .I1(cols_reg_448[8]),
        .O(cmp743_i_fu_385_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry__0_i_5
       (.I0(cols_reg_448[14]),
        .I1(cols_reg_448[15]),
        .O(cmp743_i_fu_385_p2_carry__0_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry__0_i_6
       (.I0(cols_reg_448[12]),
        .I1(cols_reg_448[13]),
        .O(cmp743_i_fu_385_p2_carry__0_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry__0_i_7
       (.I0(cols_reg_448[10]),
        .I1(cols_reg_448[11]),
        .O(cmp743_i_fu_385_p2_carry__0_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry__0_i_8
       (.I0(cols_reg_448[8]),
        .I1(cols_reg_448[9]),
        .O(cmp743_i_fu_385_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp743_i_fu_385_p2_carry__1
       (.CI(cmp743_i_fu_385_p2_carry__0_n_3),
        .CO({cmp743_i_fu_385_p2_carry__1_n_3,cmp743_i_fu_385_p2_carry__1_n_4,cmp743_i_fu_385_p2_carry__1_n_5,cmp743_i_fu_385_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({cmp743_i_fu_385_p2_carry__1_i_1_n_3,cmp743_i_fu_385_p2_carry__1_i_2_n_3,cmp743_i_fu_385_p2_carry__1_i_3_n_3,cmp743_i_fu_385_p2_carry__1_i_4_n_3}),
        .O(NLW_cmp743_i_fu_385_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({cmp743_i_fu_385_p2_carry__1_i_5_n_3,cmp743_i_fu_385_p2_carry__1_i_6_n_3,cmp743_i_fu_385_p2_carry__1_i_7_n_3,cmp743_i_fu_385_p2_carry__1_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry__1_i_1
       (.I0(cols_reg_448[23]),
        .I1(cols_reg_448[22]),
        .O(cmp743_i_fu_385_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry__1_i_2
       (.I0(cols_reg_448[21]),
        .I1(cols_reg_448[20]),
        .O(cmp743_i_fu_385_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry__1_i_3
       (.I0(cols_reg_448[19]),
        .I1(cols_reg_448[18]),
        .O(cmp743_i_fu_385_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry__1_i_4
       (.I0(cols_reg_448[17]),
        .I1(cols_reg_448[16]),
        .O(cmp743_i_fu_385_p2_carry__1_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry__1_i_5
       (.I0(cols_reg_448[22]),
        .I1(cols_reg_448[23]),
        .O(cmp743_i_fu_385_p2_carry__1_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry__1_i_6
       (.I0(cols_reg_448[20]),
        .I1(cols_reg_448[21]),
        .O(cmp743_i_fu_385_p2_carry__1_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry__1_i_7
       (.I0(cols_reg_448[18]),
        .I1(cols_reg_448[19]),
        .O(cmp743_i_fu_385_p2_carry__1_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry__1_i_8
       (.I0(cols_reg_448[16]),
        .I1(cols_reg_448[17]),
        .O(cmp743_i_fu_385_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp743_i_fu_385_p2_carry__2
       (.CI(cmp743_i_fu_385_p2_carry__1_n_3),
        .CO({cmp743_i_fu_385_p2,cmp743_i_fu_385_p2_carry__2_n_4,cmp743_i_fu_385_p2_carry__2_n_5,cmp743_i_fu_385_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({cmp743_i_fu_385_p2_carry__2_i_1_n_3,cmp743_i_fu_385_p2_carry__2_i_2_n_3,cmp743_i_fu_385_p2_carry__2_i_3_n_3,cmp743_i_fu_385_p2_carry__2_i_4_n_3}),
        .O(NLW_cmp743_i_fu_385_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({cmp743_i_fu_385_p2_carry__2_i_5_n_3,cmp743_i_fu_385_p2_carry__2_i_6_n_3,cmp743_i_fu_385_p2_carry__2_i_7_n_3,cmp743_i_fu_385_p2_carry__2_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    cmp743_i_fu_385_p2_carry__2_i_1
       (.I0(cols_reg_448[30]),
        .I1(cols_reg_448[31]),
        .O(cmp743_i_fu_385_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry__2_i_2
       (.I0(cols_reg_448[29]),
        .I1(cols_reg_448[28]),
        .O(cmp743_i_fu_385_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry__2_i_3
       (.I0(cols_reg_448[27]),
        .I1(cols_reg_448[26]),
        .O(cmp743_i_fu_385_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry__2_i_4
       (.I0(cols_reg_448[25]),
        .I1(cols_reg_448[24]),
        .O(cmp743_i_fu_385_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry__2_i_5
       (.I0(cols_reg_448[30]),
        .I1(cols_reg_448[31]),
        .O(cmp743_i_fu_385_p2_carry__2_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry__2_i_6
       (.I0(cols_reg_448[28]),
        .I1(cols_reg_448[29]),
        .O(cmp743_i_fu_385_p2_carry__2_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry__2_i_7
       (.I0(cols_reg_448[26]),
        .I1(cols_reg_448[27]),
        .O(cmp743_i_fu_385_p2_carry__2_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry__2_i_8
       (.I0(cols_reg_448[24]),
        .I1(cols_reg_448[25]),
        .O(cmp743_i_fu_385_p2_carry__2_i_8_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry_i_1
       (.I0(cols_reg_448[7]),
        .I1(cols_reg_448[6]),
        .O(cmp743_i_fu_385_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry_i_2
       (.I0(cols_reg_448[5]),
        .I1(cols_reg_448[4]),
        .O(cmp743_i_fu_385_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry_i_3
       (.I0(cols_reg_448[3]),
        .I1(cols_reg_448[2]),
        .O(cmp743_i_fu_385_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp743_i_fu_385_p2_carry_i_4
       (.I0(cols_reg_448[1]),
        .I1(cols_reg_448[0]),
        .O(cmp743_i_fu_385_p2_carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry_i_5
       (.I0(cols_reg_448[6]),
        .I1(cols_reg_448[7]),
        .O(cmp743_i_fu_385_p2_carry_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry_i_6
       (.I0(cols_reg_448[4]),
        .I1(cols_reg_448[5]),
        .O(cmp743_i_fu_385_p2_carry_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry_i_7
       (.I0(cols_reg_448[2]),
        .I1(cols_reg_448[3]),
        .O(cmp743_i_fu_385_p2_carry_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp743_i_fu_385_p2_carry_i_8
       (.I0(cols_reg_448[0]),
        .I1(cols_reg_448[1]),
        .O(cmp743_i_fu_385_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cmp743_i_reg_471[0]_i_1 
       (.I0(cmp743_i_fu_385_p2),
        .I1(ap_CS_fsm_state3),
        .I2(cmp743_i_reg_471),
        .O(\cmp743_i_reg_471[0]_i_1_n_3 ));
  FDRE \cmp743_i_reg_471_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp743_i_reg_471[0]_i_1_n_3 ),
        .Q(cmp743_i_reg_471),
        .R(1'b0));
  FDRE \cols_reg_448_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(cols_reg_448[0]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(cols_reg_448[10]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(cols_reg_448[11]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[12]),
        .Q(cols_reg_448[12]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[13]),
        .Q(cols_reg_448[13]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[14]),
        .Q(cols_reg_448[14]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[15]),
        .Q(cols_reg_448[15]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[16]),
        .Q(cols_reg_448[16]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[17]),
        .Q(cols_reg_448[17]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[18]),
        .Q(cols_reg_448[18]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[19]),
        .Q(cols_reg_448[19]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(cols_reg_448[1]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[20]),
        .Q(cols_reg_448[20]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[21]),
        .Q(cols_reg_448[21]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[22]),
        .Q(cols_reg_448[22]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[23]),
        .Q(cols_reg_448[23]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[24]),
        .Q(cols_reg_448[24]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[25]),
        .Q(cols_reg_448[25]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[26]),
        .Q(cols_reg_448[26]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[27]),
        .Q(cols_reg_448[27]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[28]),
        .Q(cols_reg_448[28]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[29]),
        .Q(cols_reg_448[29]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(cols_reg_448[2]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[30]),
        .Q(cols_reg_448[30]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[31]),
        .Q(cols_reg_448[31]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(cols_reg_448[3]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(cols_reg_448[4]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(cols_reg_448[5]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(cols_reg_448[6]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(cols_reg_448[7]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(cols_reg_448[8]),
        .R(1'b0));
  FDRE \cols_reg_448_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(cols_reg_448[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_475[0]_i_1 
       (.I0(\i_reg_182_reg_n_3_[0] ),
        .O(i_2_fu_395_p2[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_2_reg_475[10]_i_1 
       (.I0(\i_reg_182_reg_n_3_[10] ),
        .I1(\i_reg_182_reg_n_3_[7] ),
        .I2(\i_2_reg_475[10]_i_2_n_3 ),
        .I3(\i_reg_182_reg_n_3_[6] ),
        .I4(\i_reg_182_reg_n_3_[8] ),
        .I5(\i_reg_182_reg_n_3_[9] ),
        .O(i_2_fu_395_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_2_reg_475[10]_i_2 
       (.I0(\i_reg_182_reg_n_3_[4] ),
        .I1(\i_reg_182_reg_n_3_[2] ),
        .I2(\i_reg_182_reg_n_3_[0] ),
        .I3(\i_reg_182_reg_n_3_[1] ),
        .I4(\i_reg_182_reg_n_3_[3] ),
        .I5(\i_reg_182_reg_n_3_[5] ),
        .O(\i_2_reg_475[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_475[1]_i_1 
       (.I0(\i_reg_182_reg_n_3_[0] ),
        .I1(\i_reg_182_reg_n_3_[1] ),
        .O(i_2_fu_395_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_475[2]_i_1 
       (.I0(\i_reg_182_reg_n_3_[2] ),
        .I1(\i_reg_182_reg_n_3_[0] ),
        .I2(\i_reg_182_reg_n_3_[1] ),
        .O(i_2_fu_395_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_475[3]_i_1 
       (.I0(\i_reg_182_reg_n_3_[3] ),
        .I1(\i_reg_182_reg_n_3_[1] ),
        .I2(\i_reg_182_reg_n_3_[0] ),
        .I3(\i_reg_182_reg_n_3_[2] ),
        .O(i_2_fu_395_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_475[4]_i_1 
       (.I0(\i_reg_182_reg_n_3_[4] ),
        .I1(\i_reg_182_reg_n_3_[2] ),
        .I2(\i_reg_182_reg_n_3_[0] ),
        .I3(\i_reg_182_reg_n_3_[1] ),
        .I4(\i_reg_182_reg_n_3_[3] ),
        .O(i_2_fu_395_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_2_reg_475[5]_i_1 
       (.I0(\i_reg_182_reg_n_3_[5] ),
        .I1(\i_reg_182_reg_n_3_[3] ),
        .I2(\i_reg_182_reg_n_3_[1] ),
        .I3(\i_reg_182_reg_n_3_[0] ),
        .I4(\i_reg_182_reg_n_3_[2] ),
        .I5(\i_reg_182_reg_n_3_[4] ),
        .O(i_2_fu_395_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_2_reg_475[6]_i_1 
       (.I0(\i_reg_182_reg_n_3_[6] ),
        .I1(\i_2_reg_475[10]_i_2_n_3 ),
        .O(i_2_fu_395_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_2_reg_475[7]_i_1 
       (.I0(\i_reg_182_reg_n_3_[7] ),
        .I1(\i_2_reg_475[10]_i_2_n_3 ),
        .I2(\i_reg_182_reg_n_3_[6] ),
        .O(i_2_fu_395_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_2_reg_475[8]_i_1 
       (.I0(\i_reg_182_reg_n_3_[8] ),
        .I1(\i_reg_182_reg_n_3_[6] ),
        .I2(\i_2_reg_475[10]_i_2_n_3 ),
        .I3(\i_reg_182_reg_n_3_[7] ),
        .O(i_2_fu_395_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \i_2_reg_475[9]_i_1 
       (.I0(\i_reg_182_reg_n_3_[7] ),
        .I1(\i_2_reg_475[10]_i_2_n_3 ),
        .I2(\i_reg_182_reg_n_3_[6] ),
        .I3(\i_reg_182_reg_n_3_[8] ),
        .I4(\i_reg_182_reg_n_3_[9] ),
        .O(i_2_fu_395_p2[9]));
  FDRE \i_2_reg_475_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_395_p2[0]),
        .Q(i_2_reg_475[0]),
        .R(1'b0));
  FDRE \i_2_reg_475_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_395_p2[10]),
        .Q(i_2_reg_475[10]),
        .R(1'b0));
  FDRE \i_2_reg_475_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_395_p2[1]),
        .Q(i_2_reg_475[1]),
        .R(1'b0));
  FDRE \i_2_reg_475_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_395_p2[2]),
        .Q(i_2_reg_475[2]),
        .R(1'b0));
  FDRE \i_2_reg_475_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_395_p2[3]),
        .Q(i_2_reg_475[3]),
        .R(1'b0));
  FDRE \i_2_reg_475_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_395_p2[4]),
        .Q(i_2_reg_475[4]),
        .R(1'b0));
  FDRE \i_2_reg_475_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_395_p2[5]),
        .Q(i_2_reg_475[5]),
        .R(1'b0));
  FDRE \i_2_reg_475_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_395_p2[6]),
        .Q(i_2_reg_475[6]),
        .R(1'b0));
  FDRE \i_2_reg_475_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_395_p2[7]),
        .Q(i_2_reg_475[7]),
        .R(1'b0));
  FDRE \i_2_reg_475_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_395_p2[8]),
        .Q(i_2_reg_475[8]),
        .R(1'b0));
  FDRE \i_2_reg_475_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_2_fu_395_p2[9]),
        .Q(i_2_reg_475[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_1
       (.I0(cols_reg_448[23]),
        .I1(cols_reg_448[22]),
        .I2(cols_reg_448[21]),
        .O(i__carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2
       (.I0(cols_reg_448[19]),
        .I1(cols_reg_448[18]),
        .I2(cols_reg_448[20]),
        .O(i__carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_3
       (.I0(cols_reg_448[17]),
        .I1(cols_reg_448[16]),
        .I2(cols_reg_448[15]),
        .O(i__carry__0_i_3_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_4
       (.I0(cols_reg_448[13]),
        .I1(cols_reg_448[12]),
        .I2(cols_reg_448[14]),
        .O(i__carry__0_i_4_n_3));
  LUT5 #(
    .INIT(32'h09000009)) 
    i__carry_i_1
       (.I0(cols_reg_448[10]),
        .I1(j_reg_215_reg[10]),
        .I2(cols_reg_448[11]),
        .I3(j_reg_215_reg[9]),
        .I4(cols_reg_448[9]),
        .O(i__carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(cols_reg_448[8]),
        .I1(j_reg_215_reg[8]),
        .I2(cols_reg_448[6]),
        .I3(j_reg_215_reg[6]),
        .I4(j_reg_215_reg[7]),
        .I5(cols_reg_448[7]),
        .O(i__carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(cols_reg_448[5]),
        .I1(j_reg_215_reg[5]),
        .I2(cols_reg_448[3]),
        .I3(j_reg_215_reg[3]),
        .I4(j_reg_215_reg[4]),
        .I5(cols_reg_448[4]),
        .O(i__carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(cols_reg_448[2]),
        .I1(j_reg_215_reg[2]),
        .I2(cols_reg_448[0]),
        .I3(j_reg_215_reg[0]),
        .I4(j_reg_215_reg[1]),
        .I5(cols_reg_448[1]),
        .O(i__carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_182[10]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(i_reg_182));
  FDRE \i_reg_182_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_475[0]),
        .Q(\i_reg_182_reg_n_3_[0] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_475[10]),
        .Q(\i_reg_182_reg_n_3_[10] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_475[1]),
        .Q(\i_reg_182_reg_n_3_[1] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_475[2]),
        .Q(\i_reg_182_reg_n_3_[2] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_475[3]),
        .Q(\i_reg_182_reg_n_3_[3] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_475[4]),
        .Q(\i_reg_182_reg_n_3_[4] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_475[5]),
        .Q(\i_reg_182_reg_n_3_[5] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_475[6]),
        .Q(\i_reg_182_reg_n_3_[6] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_475[7]),
        .Q(\i_reg_182_reg_n_3_[7] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_475[8]),
        .Q(\i_reg_182_reg_n_3_[8] ),
        .R(i_reg_182));
  FDRE \i_reg_182_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_475[9]),
        .Q(\i_reg_182_reg_n_3_[9] ),
        .R(i_reg_182));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln128_fu_408_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln128_fu_408_p2_carry_n_3,icmp_ln128_fu_408_p2_carry_n_4,icmp_ln128_fu_408_p2_carry_n_5,icmp_ln128_fu_408_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln128_fu_408_p2_carry_i_1_n_3,icmp_ln128_fu_408_p2_carry_i_2_n_3,icmp_ln128_fu_408_p2_carry_i_3_n_3,icmp_ln128_fu_408_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln128_fu_408_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln128_fu_408_p2_carry_i_5_n_3,icmp_ln128_fu_408_p2_carry_i_6_n_3,icmp_ln128_fu_408_p2_carry_i_7_n_3,icmp_ln128_fu_408_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln128_fu_408_p2_carry__0
       (.CI(icmp_ln128_fu_408_p2_carry_n_3),
        .CO({icmp_ln128_fu_408_p2_carry__0_n_3,icmp_ln128_fu_408_p2_carry__0_n_4,icmp_ln128_fu_408_p2_carry__0_n_5,icmp_ln128_fu_408_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln128_fu_408_p2_carry__0_i_1_n_3,icmp_ln128_fu_408_p2_carry__0_i_2_n_3,icmp_ln128_fu_408_p2_carry__0_i_3_n_3,icmp_ln128_fu_408_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln128_fu_408_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln128_fu_408_p2_carry__0_i_5_n_3,icmp_ln128_fu_408_p2_carry__0_i_6_n_3,icmp_ln128_fu_408_p2_carry__0_i_7_n_3,icmp_ln128_fu_408_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_408_p2_carry__0_i_1
       (.I0(rows_reg_443[15]),
        .I1(rows_reg_443[14]),
        .O(icmp_ln128_fu_408_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_408_p2_carry__0_i_2
       (.I0(rows_reg_443[13]),
        .I1(rows_reg_443[12]),
        .O(icmp_ln128_fu_408_p2_carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln128_fu_408_p2_carry__0_i_3
       (.I0(rows_reg_443[11]),
        .I1(\i_reg_182_reg_n_3_[10] ),
        .I2(rows_reg_443[10]),
        .O(icmp_ln128_fu_408_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln128_fu_408_p2_carry__0_i_4
       (.I0(rows_reg_443[9]),
        .I1(\i_reg_182_reg_n_3_[9] ),
        .I2(rows_reg_443[8]),
        .I3(\i_reg_182_reg_n_3_[8] ),
        .O(icmp_ln128_fu_408_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_408_p2_carry__0_i_5
       (.I0(rows_reg_443[14]),
        .I1(rows_reg_443[15]),
        .O(icmp_ln128_fu_408_p2_carry__0_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_408_p2_carry__0_i_6
       (.I0(rows_reg_443[12]),
        .I1(rows_reg_443[13]),
        .O(icmp_ln128_fu_408_p2_carry__0_i_6_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln128_fu_408_p2_carry__0_i_7
       (.I0(rows_reg_443[11]),
        .I1(\i_reg_182_reg_n_3_[10] ),
        .I2(rows_reg_443[10]),
        .O(icmp_ln128_fu_408_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln128_fu_408_p2_carry__0_i_8
       (.I0(\i_reg_182_reg_n_3_[9] ),
        .I1(rows_reg_443[9]),
        .I2(\i_reg_182_reg_n_3_[8] ),
        .I3(rows_reg_443[8]),
        .O(icmp_ln128_fu_408_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln128_fu_408_p2_carry__1
       (.CI(icmp_ln128_fu_408_p2_carry__0_n_3),
        .CO({icmp_ln128_fu_408_p2_carry__1_n_3,icmp_ln128_fu_408_p2_carry__1_n_4,icmp_ln128_fu_408_p2_carry__1_n_5,icmp_ln128_fu_408_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln128_fu_408_p2_carry__1_i_1_n_3,icmp_ln128_fu_408_p2_carry__1_i_2_n_3,icmp_ln128_fu_408_p2_carry__1_i_3_n_3,icmp_ln128_fu_408_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln128_fu_408_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln128_fu_408_p2_carry__1_i_5_n_3,icmp_ln128_fu_408_p2_carry__1_i_6_n_3,icmp_ln128_fu_408_p2_carry__1_i_7_n_3,icmp_ln128_fu_408_p2_carry__1_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_408_p2_carry__1_i_1
       (.I0(rows_reg_443[23]),
        .I1(rows_reg_443[22]),
        .O(icmp_ln128_fu_408_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_408_p2_carry__1_i_2
       (.I0(rows_reg_443[21]),
        .I1(rows_reg_443[20]),
        .O(icmp_ln128_fu_408_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_408_p2_carry__1_i_3
       (.I0(rows_reg_443[19]),
        .I1(rows_reg_443[18]),
        .O(icmp_ln128_fu_408_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_408_p2_carry__1_i_4
       (.I0(rows_reg_443[17]),
        .I1(rows_reg_443[16]),
        .O(icmp_ln128_fu_408_p2_carry__1_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_408_p2_carry__1_i_5
       (.I0(rows_reg_443[22]),
        .I1(rows_reg_443[23]),
        .O(icmp_ln128_fu_408_p2_carry__1_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_408_p2_carry__1_i_6
       (.I0(rows_reg_443[20]),
        .I1(rows_reg_443[21]),
        .O(icmp_ln128_fu_408_p2_carry__1_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_408_p2_carry__1_i_7
       (.I0(rows_reg_443[18]),
        .I1(rows_reg_443[19]),
        .O(icmp_ln128_fu_408_p2_carry__1_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_408_p2_carry__1_i_8
       (.I0(rows_reg_443[16]),
        .I1(rows_reg_443[17]),
        .O(icmp_ln128_fu_408_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln128_fu_408_p2_carry__2
       (.CI(icmp_ln128_fu_408_p2_carry__1_n_3),
        .CO({CO,icmp_ln128_fu_408_p2_carry__2_n_4,icmp_ln128_fu_408_p2_carry__2_n_5,icmp_ln128_fu_408_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln128_fu_408_p2_carry__2_i_1_n_3,icmp_ln128_fu_408_p2_carry__2_i_2_n_3,icmp_ln128_fu_408_p2_carry__2_i_3_n_3,icmp_ln128_fu_408_p2_carry__2_i_4_n_3}),
        .O(NLW_icmp_ln128_fu_408_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln128_fu_408_p2_carry__2_i_5_n_3,icmp_ln128_fu_408_p2_carry__2_i_6_n_3,icmp_ln128_fu_408_p2_carry__2_i_7_n_3,icmp_ln128_fu_408_p2_carry__2_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln128_fu_408_p2_carry__2_i_1
       (.I0(rows_reg_443[30]),
        .I1(rows_reg_443[31]),
        .O(icmp_ln128_fu_408_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_408_p2_carry__2_i_2
       (.I0(rows_reg_443[29]),
        .I1(rows_reg_443[28]),
        .O(icmp_ln128_fu_408_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_408_p2_carry__2_i_3
       (.I0(rows_reg_443[27]),
        .I1(rows_reg_443[26]),
        .O(icmp_ln128_fu_408_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln128_fu_408_p2_carry__2_i_4
       (.I0(rows_reg_443[25]),
        .I1(rows_reg_443[24]),
        .O(icmp_ln128_fu_408_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_408_p2_carry__2_i_5
       (.I0(rows_reg_443[30]),
        .I1(rows_reg_443[31]),
        .O(icmp_ln128_fu_408_p2_carry__2_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_408_p2_carry__2_i_6
       (.I0(rows_reg_443[28]),
        .I1(rows_reg_443[29]),
        .O(icmp_ln128_fu_408_p2_carry__2_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_408_p2_carry__2_i_7
       (.I0(rows_reg_443[26]),
        .I1(rows_reg_443[27]),
        .O(icmp_ln128_fu_408_p2_carry__2_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln128_fu_408_p2_carry__2_i_8
       (.I0(rows_reg_443[24]),
        .I1(rows_reg_443[25]),
        .O(icmp_ln128_fu_408_p2_carry__2_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln128_fu_408_p2_carry_i_1
       (.I0(rows_reg_443[7]),
        .I1(\i_reg_182_reg_n_3_[7] ),
        .I2(rows_reg_443[6]),
        .I3(\i_reg_182_reg_n_3_[6] ),
        .O(icmp_ln128_fu_408_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln128_fu_408_p2_carry_i_2
       (.I0(rows_reg_443[5]),
        .I1(\i_reg_182_reg_n_3_[5] ),
        .I2(rows_reg_443[4]),
        .I3(\i_reg_182_reg_n_3_[4] ),
        .O(icmp_ln128_fu_408_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln128_fu_408_p2_carry_i_3
       (.I0(rows_reg_443[3]),
        .I1(\i_reg_182_reg_n_3_[3] ),
        .I2(rows_reg_443[2]),
        .I3(\i_reg_182_reg_n_3_[2] ),
        .O(icmp_ln128_fu_408_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln128_fu_408_p2_carry_i_4
       (.I0(rows_reg_443[1]),
        .I1(\i_reg_182_reg_n_3_[1] ),
        .I2(rows_reg_443[0]),
        .I3(\i_reg_182_reg_n_3_[0] ),
        .O(icmp_ln128_fu_408_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln128_fu_408_p2_carry_i_5
       (.I0(\i_reg_182_reg_n_3_[7] ),
        .I1(rows_reg_443[7]),
        .I2(\i_reg_182_reg_n_3_[6] ),
        .I3(rows_reg_443[6]),
        .O(icmp_ln128_fu_408_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln128_fu_408_p2_carry_i_6
       (.I0(\i_reg_182_reg_n_3_[5] ),
        .I1(rows_reg_443[5]),
        .I2(\i_reg_182_reg_n_3_[4] ),
        .I3(rows_reg_443[4]),
        .O(icmp_ln128_fu_408_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln128_fu_408_p2_carry_i_7
       (.I0(\i_reg_182_reg_n_3_[3] ),
        .I1(rows_reg_443[3]),
        .I2(\i_reg_182_reg_n_3_[2] ),
        .I3(rows_reg_443[2]),
        .O(icmp_ln128_fu_408_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln128_fu_408_p2_carry_i_8
       (.I0(\i_reg_182_reg_n_3_[1] ),
        .I1(rows_reg_443[1]),
        .I2(\i_reg_182_reg_n_3_[0] ),
        .I3(rows_reg_443[0]),
        .O(icmp_ln128_fu_408_p2_carry_i_8_n_3));
  CARRY4 \icmp_ln132_fu_423_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln132_fu_423_p2_inferred__0/i__carry_n_3 ,\icmp_ln132_fu_423_p2_inferred__0/i__carry_n_4 ,\icmp_ln132_fu_423_p2_inferred__0/i__carry_n_5 ,\icmp_ln132_fu_423_p2_inferred__0/i__carry_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln132_fu_423_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_3,i__carry_i_2_n_3,i__carry_i_3_n_3,i__carry_i_4_n_3}));
  CARRY4 \icmp_ln132_fu_423_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln132_fu_423_p2_inferred__0/i__carry_n_3 ),
        .CO({\icmp_ln132_fu_423_p2_inferred__0/i__carry__0_n_3 ,\icmp_ln132_fu_423_p2_inferred__0/i__carry__0_n_4 ,\icmp_ln132_fu_423_p2_inferred__0/i__carry__0_n_5 ,\icmp_ln132_fu_423_p2_inferred__0/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln132_fu_423_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1_n_3,i__carry__0_i_2_n_3,i__carry__0_i_3_n_3,i__carry__0_i_4_n_3}));
  CARRY4 \icmp_ln132_fu_423_p2_inferred__0/i__carry__1 
       (.CI(\icmp_ln132_fu_423_p2_inferred__0/i__carry__0_n_3 ),
        .CO({\NLW_icmp_ln132_fu_423_p2_inferred__0/i__carry__1_CO_UNCONNECTED [3],ap_condition_pp1_exit_iter0_state5,\icmp_ln132_fu_423_p2_inferred__0/i__carry__1_n_5 ,\icmp_ln132_fu_423_p2_inferred__0/i__carry__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln132_fu_423_p2_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,regslice_both_AXI_video_strm_V_last_V_U_n_11,regslice_both_AXI_video_strm_V_last_V_U_n_12,regslice_both_AXI_video_strm_V_last_V_U_n_13}));
  FDRE \icmp_ln132_reg_494_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_47),
        .Q(\icmp_ln132_reg_494_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2__24
       (.I0(AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .O(internal_empty_n_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_215[0]_i_1 
       (.I0(j_reg_215_reg[0]),
        .O(j_2_fu_413_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \j_reg_215[10]_i_1 
       (.I0(cmp743_i_reg_471),
        .I1(CO),
        .I2(Q[1]),
        .O(ap_NS_fsm116_out));
  LUT4 #(
    .INIT(16'h0400)) 
    \j_reg_215[10]_i_2 
       (.I0(ap_condition_pp1_exit_iter0_state5),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(\j_reg_215[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \j_reg_215[10]_i_3 
       (.I0(j_reg_215_reg[10]),
        .I1(j_reg_215_reg[7]),
        .I2(\j_reg_215[10]_i_4_n_3 ),
        .I3(j_reg_215_reg[6]),
        .I4(j_reg_215_reg[8]),
        .I5(j_reg_215_reg[9]),
        .O(j_2_fu_413_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_reg_215[10]_i_4 
       (.I0(j_reg_215_reg[4]),
        .I1(j_reg_215_reg[2]),
        .I2(j_reg_215_reg[0]),
        .I3(j_reg_215_reg[1]),
        .I4(j_reg_215_reg[3]),
        .I5(j_reg_215_reg[5]),
        .O(\j_reg_215[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_215[1]_i_1 
       (.I0(j_reg_215_reg[0]),
        .I1(j_reg_215_reg[1]),
        .O(j_2_fu_413_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_215[2]_i_1 
       (.I0(j_reg_215_reg[2]),
        .I1(j_reg_215_reg[0]),
        .I2(j_reg_215_reg[1]),
        .O(j_2_fu_413_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_215[3]_i_1 
       (.I0(j_reg_215_reg[3]),
        .I1(j_reg_215_reg[1]),
        .I2(j_reg_215_reg[0]),
        .I3(j_reg_215_reg[2]),
        .O(j_2_fu_413_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_215[4]_i_1 
       (.I0(j_reg_215_reg[4]),
        .I1(j_reg_215_reg[2]),
        .I2(j_reg_215_reg[0]),
        .I3(j_reg_215_reg[1]),
        .I4(j_reg_215_reg[3]),
        .O(j_2_fu_413_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_215[5]_i_1 
       (.I0(j_reg_215_reg[5]),
        .I1(j_reg_215_reg[3]),
        .I2(j_reg_215_reg[1]),
        .I3(j_reg_215_reg[0]),
        .I4(j_reg_215_reg[2]),
        .I5(j_reg_215_reg[4]),
        .O(j_2_fu_413_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \j_reg_215[6]_i_1 
       (.I0(j_reg_215_reg[6]),
        .I1(\j_reg_215[10]_i_4_n_3 ),
        .O(j_2_fu_413_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j_reg_215[7]_i_1 
       (.I0(j_reg_215_reg[7]),
        .I1(\j_reg_215[10]_i_4_n_3 ),
        .I2(j_reg_215_reg[6]),
        .O(j_2_fu_413_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \j_reg_215[8]_i_1 
       (.I0(j_reg_215_reg[8]),
        .I1(j_reg_215_reg[6]),
        .I2(\j_reg_215[10]_i_4_n_3 ),
        .I3(j_reg_215_reg[7]),
        .O(j_2_fu_413_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \j_reg_215[9]_i_1 
       (.I0(j_reg_215_reg[7]),
        .I1(\j_reg_215[10]_i_4_n_3 ),
        .I2(j_reg_215_reg[6]),
        .I3(j_reg_215_reg[8]),
        .I4(j_reg_215_reg[9]),
        .O(j_2_fu_413_p2[9]));
  FDRE \j_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_413_p2[0]),
        .Q(j_reg_215_reg[0]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[10] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_413_p2[10]),
        .Q(j_reg_215_reg[10]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[1] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_413_p2[1]),
        .Q(j_reg_215_reg[1]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[2] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_413_p2[2]),
        .Q(j_reg_215_reg[2]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[3] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_413_p2[3]),
        .Q(j_reg_215_reg[3]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[4] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_413_p2[4]),
        .Q(j_reg_215_reg[4]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[5] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_413_p2[5]),
        .Q(j_reg_215_reg[5]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[6] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_413_p2[6]),
        .Q(j_reg_215_reg[6]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[7] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_413_p2[7]),
        .Q(j_reg_215_reg[7]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[8] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_413_p2[8]),
        .Q(j_reg_215_reg[8]),
        .R(ap_NS_fsm116_out));
  FDRE \j_reg_215_reg[9] 
       (.C(ap_clk),
        .CE(\j_reg_215[10]_i_2_n_3 ),
        .D(j_2_fu_413_p2[9]),
        .Q(j_reg_215_reg[9]),
        .R(ap_NS_fsm116_out));
  LUT6 #(
    .INIT(64'hE2E2E2E200AAAAAA)) 
    \last_1_ph_reg_318[0]_i_1 
       (.I0(\last_1_ph_reg_318_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(last_reg_226),
        .I3(Q[1]),
        .I4(CO),
        .I5(cmp743_i_reg_471),
        .O(\last_1_ph_reg_318[0]_i_1_n_3 ));
  FDRE \last_1_ph_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\last_1_ph_reg_318[0]_i_1_n_3 ),
        .Q(\last_1_ph_reg_318_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \last_1_reg_355_reg[0] 
       (.C(ap_clk),
        .CE(last_1_reg_355),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_10),
        .Q(\last_1_reg_355_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00E2E2E2E2E2E2E2)) 
    \last_reg_226[0]_i_1 
       (.I0(last_reg_226),
        .I1(shiftReg_ce_0),
        .I2(\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .I3(Q[1]),
        .I4(CO),
        .I5(cmp743_i_reg_471),
        .O(\last_reg_226[0]_i_1_n_3 ));
  FDRE \last_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\last_reg_226[0]_i_1_n_3 ),
        .Q(last_reg_226),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__34 
       (.I0(shiftReg_ce),
        .I1(\mOutPtr_reg[0] ),
        .O(E));
  FDRE \p_Val2_s_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_30),
        .Q(p_Val2_s_reg_282[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_29),
        .Q(p_Val2_s_reg_282[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_28),
        .Q(p_Val2_s_reg_282[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_27),
        .Q(p_Val2_s_reg_282[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_26),
        .Q(p_Val2_s_reg_282[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_25),
        .Q(p_Val2_s_reg_282[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_24),
        .Q(p_Val2_s_reg_282[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_282_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_23),
        .Q(p_Val2_s_reg_282[7]),
        .R(1'b0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_regslice_both_122 regslice_both_AXI_video_strm_V_data_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_22),
        .\B_V_data_1_payload_B_reg[1]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_31),
        .\B_V_data_1_payload_B_reg[2]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_32),
        .\B_V_data_1_payload_B_reg[3]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_33),
        .\B_V_data_1_payload_B_reg[4]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_34),
        .\B_V_data_1_payload_B_reg[5]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_35),
        .\B_V_data_1_payload_B_reg[6]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_36),
        .\B_V_data_1_payload_B_reg[7]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_37),
        .B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_0(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_user_V_U_n_4),
        .B_V_data_1_sel_rd_reg_1(regslice_both_AXI_video_strm_V_last_V_U_n_4),
        .B_V_data_1_sel_rd_reg_2(\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_48),
        .\B_V_data_1_state_reg[0]_2 (regslice_both_AXI_video_strm_V_data_V_U_n_49),
        .\B_V_data_1_state_reg[0]_3 (regslice_both_AXI_video_strm_V_user_V_U_n_3),
        .\B_V_data_1_state_reg[0]_4 (regslice_both_AXI_video_strm_V_last_V_U_n_3),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .CO(ap_condition_pp1_exit_iter0_state5),
        .D(trunc_ln674_fu_434_p1),
        .E(p_26_in),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state2}),
        .SS(SS),
        .\ap_CS_fsm_reg[4] (regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .\ap_CS_fsm_reg[5] (last_1_reg_355),
        .\ap_CS_fsm_reg[6] (regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .ap_NS_fsm116_out(ap_NS_fsm116_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg_n_3),
        .ap_enable_reg_pp1_iter1_reg_0(\ap_CS_fsm[4]_i_3_n_3 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .ap_rst_n_1(regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .ap_rst_n_2(regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .\axi_data_V_3_reg_248_reg[7] ({regslice_both_AXI_video_strm_V_data_V_U_n_39,regslice_both_AXI_video_strm_V_data_V_U_n_40,regslice_both_AXI_video_strm_V_data_V_U_n_41,regslice_both_AXI_video_strm_V_data_V_U_n_42,regslice_both_AXI_video_strm_V_data_V_U_n_43,regslice_both_AXI_video_strm_V_data_V_U_n_44,regslice_both_AXI_video_strm_V_data_V_U_n_45,regslice_both_AXI_video_strm_V_data_V_U_n_46}),
        .\axi_data_V_5_reg_343_reg[0] (\last_1_reg_355_reg_n_3_[0] ),
        .\axi_data_V_5_reg_343_reg[7] (axi_data_V_5_ph_reg_306),
        .\axi_last_V_8_reg_269_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_13),
        .cmp743_i_reg_471(cmp743_i_reg_471),
        .\icmp_ln132_reg_494_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_47),
        .\icmp_ln132_reg_494_reg[0]_0 (\icmp_ln132_reg_494_reg_n_3_[0] ),
        .img_in_data_full_n(img_in_data_full_n),
        .internal_full_n_reg(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .internal_full_n_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_12),
        .last_reg_226(last_reg_226),
        .\p_Val2_s_reg_282_reg[7] ({regslice_both_AXI_video_strm_V_data_V_U_n_23,regslice_both_AXI_video_strm_V_data_V_U_n_24,regslice_both_AXI_video_strm_V_data_V_U_n_25,regslice_both_AXI_video_strm_V_data_V_U_n_26,regslice_both_AXI_video_strm_V_data_V_U_n_27,regslice_both_AXI_video_strm_V_data_V_U_n_28,regslice_both_AXI_video_strm_V_data_V_U_n_29,regslice_both_AXI_video_strm_V_data_V_U_n_30}),
        .start_3_reg_238(start_3_reg_238),
        .start_reg_171(start_reg_171),
        .\start_reg_171_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TVALID(stream_in_TVALID),
        .\trunc_ln674_reg_502_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_7),
        .\trunc_ln674_reg_502_reg[7] (p_Val2_s_reg_282),
        .\trunc_ln674_reg_502_reg[7]_0 (axi_data_V_3_reg_248));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_regslice_both__parameterized1_123 regslice_both_AXI_video_strm_V_last_V_U
       (.B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_49),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_last_V_U_n_4),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_11),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_AXI_video_strm_V_last_V_U_n_3),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .CO(ap_condition_pp1_exit_iter0_state5),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_pp1_stage0}),
        .S({regslice_both_AXI_video_strm_V_last_V_U_n_11,regslice_both_AXI_video_strm_V_last_V_U_n_12,regslice_both_AXI_video_strm_V_last_V_U_n_13}),
        .SS(SS),
        .\ap_CS_fsm_reg[4] (regslice_both_AXI_video_strm_V_last_V_U_n_7),
        .ap_clk(ap_clk),
        .axi_last_V_3_reg_259(axi_last_V_3_reg_259),
        .\axi_last_V_3_reg_259_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_14),
        .axi_last_V_5_ph_reg_294(axi_last_V_5_ph_reg_294),
        .\axi_last_V_8_reg_269_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .\axi_last_V_8_reg_269_reg[0]_0 (ap_enable_reg_pp1_iter1_reg_n_3),
        .\axi_last_V_8_reg_269_reg[0]_1 (\icmp_ln132_reg_494_reg_n_3_[0] ),
        .\axi_last_V_8_reg_269_reg[0]_2 (\axi_last_V_8_reg_269[0]_i_2_n_3 ),
        .\axi_last_V_8_reg_269_reg[0]_3 (\axi_last_V_8_reg_269_reg_n_3_[0] ),
        .cmp743_i_reg_471(cmp743_i_reg_471),
        .\icmp_ln132_fu_423_p2_inferred__0/i__carry__1 (cols_reg_448[31:24]),
        .\last_1_ph_reg_318_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_10),
        .\last_1_reg_355_reg[0] (\last_1_ph_reg_318_reg_n_3_[0] ),
        .last_reg_226(last_reg_226),
        .\last_reg_226_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_8),
        .start_3_reg_238(start_3_reg_238),
        .\start_3_reg_238_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TLAST_int_regslice(stream_in_TLAST_int_regslice),
        .stream_in_TVALID(stream_in_TVALID));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_regslice_both__parameterized1_124 regslice_both_AXI_video_strm_V_user_V_U
       (.B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_48),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_AXI_video_strm_V_user_V_U_n_4),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_10),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_AXI_video_strm_V_user_V_U_n_3),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .\B_V_data_1_state_reg[1]_2 (regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .\B_V_data_1_state_reg[1]_3 (regslice_both_AXI_video_strm_V_data_V_U_n_9),
        .E(regslice_both_AXI_video_strm_V_data_V_U_n_50),
        .SS(SS),
        .ap_clk(ap_clk),
        .start_reg_171(start_reg_171),
        .\start_reg_171_reg[0] (regslice_both_AXI_video_strm_V_user_V_U_n_6),
        .\start_reg_171_reg[0]_0 (shiftReg_ce),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID));
  FDRE \rows_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [0]),
        .Q(rows_reg_443[0]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [10]),
        .Q(rows_reg_443[10]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [11]),
        .Q(rows_reg_443[11]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [12]),
        .Q(rows_reg_443[12]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [13]),
        .Q(rows_reg_443[13]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [14]),
        .Q(rows_reg_443[14]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [15]),
        .Q(rows_reg_443[15]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [16]),
        .Q(rows_reg_443[16]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [17]),
        .Q(rows_reg_443[17]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [18]),
        .Q(rows_reg_443[18]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [19]),
        .Q(rows_reg_443[19]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [1]),
        .Q(rows_reg_443[1]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [20]),
        .Q(rows_reg_443[20]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [21]),
        .Q(rows_reg_443[21]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [22]),
        .Q(rows_reg_443[22]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [23]),
        .Q(rows_reg_443[23]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [24]),
        .Q(rows_reg_443[24]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [25]),
        .Q(rows_reg_443[25]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [26]),
        .Q(rows_reg_443[26]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [27]),
        .Q(rows_reg_443[27]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [28]),
        .Q(rows_reg_443[28]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [29]),
        .Q(rows_reg_443[29]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [2]),
        .Q(rows_reg_443[2]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [30]),
        .Q(rows_reg_443[30]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [31]),
        .Q(rows_reg_443[31]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [3]),
        .Q(rows_reg_443[3]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [4]),
        .Q(rows_reg_443[4]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [5]),
        .Q(rows_reg_443[5]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [6]),
        .Q(rows_reg_443[6]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [7]),
        .Q(rows_reg_443[7]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [8]),
        .Q(rows_reg_443[8]),
        .R(1'b0));
  FDRE \rows_reg_443_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\rows_reg_443_reg[31]_0 [9]),
        .Q(rows_reg_443[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \start_1_fu_90[0]_i_1 
       (.I0(start_1_fu_90),
        .I1(ap_CS_fsm_state7),
        .I2(cmp743_i_reg_471),
        .I3(ap_CS_fsm_state3),
        .O(\start_1_fu_90[0]_i_1_n_3 ));
  FDRE \start_1_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\start_1_fu_90[0]_i_1_n_3 ),
        .Q(start_1_fu_90),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \start_3_reg_238[0]_i_1 
       (.I0(start_3_reg_238),
        .I1(start_1_fu_90),
        .I2(cmp743_i_reg_471),
        .I3(CO),
        .I4(Q[1]),
        .I5(shiftReg_ce_0),
        .O(\start_3_reg_238[0]_i_1_n_3 ));
  FDRE \start_3_reg_238_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\start_3_reg_238[0]_i_1_n_3 ),
        .Q(start_3_reg_238),
        .R(1'b0));
  FDRE \start_reg_171_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_user_V_U_n_6),
        .Q(start_reg_171),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln674_reg_502[7]_i_1 
       (.I0(ap_condition_pp1_exit_iter0_state5),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .O(\trunc_ln674_reg_502[7]_i_1_n_3 ));
  FDRE \trunc_ln674_reg_502_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln674_reg_502[7]_i_1_n_3 ),
        .D(trunc_ln674_fu_434_p1[0]),
        .Q(\trunc_ln674_reg_502_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_502_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln674_reg_502[7]_i_1_n_3 ),
        .D(trunc_ln674_fu_434_p1[1]),
        .Q(\trunc_ln674_reg_502_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_502_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln674_reg_502[7]_i_1_n_3 ),
        .D(trunc_ln674_fu_434_p1[2]),
        .Q(\trunc_ln674_reg_502_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_502_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln674_reg_502[7]_i_1_n_3 ),
        .D(trunc_ln674_fu_434_p1[3]),
        .Q(\trunc_ln674_reg_502_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_502_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln674_reg_502[7]_i_1_n_3 ),
        .D(trunc_ln674_fu_434_p1[4]),
        .Q(\trunc_ln674_reg_502_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_502_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln674_reg_502[7]_i_1_n_3 ),
        .D(trunc_ln674_fu_434_p1[5]),
        .Q(\trunc_ln674_reg_502_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_502_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln674_reg_502[7]_i_1_n_3 ),
        .D(trunc_ln674_fu_434_p1[6]),
        .Q(\trunc_ln674_reg_502_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_502_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln674_reg_502[7]_i_1_n_3 ),
        .D(trunc_ln674_fu_434_p1[7]),
        .Q(\trunc_ln674_reg_502_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54
   (start_once_reg,
    SS,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input [0:0]SS;
  input start_once_reg_reg_0;
  input ap_clk;

  wire [0:0]SS;
  wire ap_clk;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s
   (SR,
    CO,
    \call_ret3_reg_805_reg[30]_0 ,
    \l20_buf78_0_reg_343_reg[30]_0 ,
    \l00_buf3_0_reg_306_reg[30]_0 ,
    call_ret_reg_817,
    Q,
    call_ret_reg_8170,
    ce0,
    we1,
    \ap_CS_fsm_reg[5] ,
    \bottom_V_3_reg_950_reg[0] ,
    WEA,
    ce1,
    \ap_CS_fsm_reg[1]_0 ,
    buf1_load_reg_7700,
    \lhs_V_reg_395_reg[7]_0 ,
    d1,
    addr1,
    D,
    \ap_CS_fsm_reg[2]_0 ,
    \tmp_V_reg_737_reg[30]_0 ,
    \col_V_reg_294_pp0_iter1_reg_reg[10]_0 ,
    ap_enable_reg_pp1_iter1_reg,
    \zext_ln534_reg_886_reg[10] ,
    E,
    DI,
    S,
    \l10_buf5_0_reg_330_reg[15]_0 ,
    \l10_buf5_0_reg_330_reg[14]_0 ,
    \l10_buf5_0_reg_330_reg[23]_0 ,
    \l10_buf5_0_reg_330_reg[22]_0 ,
    \l10_buf5_0_reg_330_reg[30]_0 ,
    \l10_buf5_0_reg_330_reg[30]_1 ,
    \l10_buf_0_reg_318_reg[7]_0 ,
    \l10_buf5_0_reg_330_reg[7]_0 ,
    \l10_buf_0_reg_318_reg[15]_0 ,
    \l10_buf5_0_reg_330_reg[15]_1 ,
    \l10_buf_0_reg_318_reg[23]_0 ,
    \l10_buf5_0_reg_330_reg[23]_1 ,
    \l10_buf5_0_reg_330_reg[31]_0 ,
    \l10_buf_0_reg_318_reg[31]_0 ,
    \l20_buf78_0_reg_343_reg[7]_0 ,
    \l10_buf5_0_reg_330_reg[7]_1 ,
    \l20_buf78_0_reg_343_reg[15]_0 ,
    \l10_buf5_0_reg_330_reg[15]_2 ,
    \l20_buf78_0_reg_343_reg[23]_0 ,
    \l10_buf5_0_reg_330_reg[23]_2 ,
    \l20_buf78_0_reg_343_reg[31]_0 ,
    \l10_buf5_0_reg_330_reg[31]_1 ,
    \l00_buf3_0_reg_306_reg[7]_0 ,
    \l10_buf5_0_reg_330_reg[7]_2 ,
    \l00_buf3_0_reg_306_reg[15]_0 ,
    \l10_buf5_0_reg_330_reg[15]_3 ,
    \l00_buf3_0_reg_306_reg[23]_0 ,
    \l10_buf5_0_reg_330_reg[23]_3 ,
    \l00_buf3_0_reg_306_reg[31]_0 ,
    \l10_buf5_0_reg_330_reg[31]_2 ,
    \mid_3_reg_955_reg[1] ,
    \mid_3_reg_955_reg[0] ,
    \bottom_V_3_reg_950_reg[1] ,
    \bottom_V_3_reg_950_reg[0]_0 ,
    \tp_3_reg_960_reg[1] ,
    \tp_3_reg_960_reg[0] ,
    grp_xFFindMaxRad1_ap_int_32_s_fu_397_ap_return,
    \ret_7_reg_1041_reg[7] ,
    internal_full_n_reg,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    internal_empty_n_reg,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    ap_clk,
    \call_ret_reg_817_reg[0]_0 ,
    \l00_buf3_0_reg_306_reg[0]_0 ,
    ap_rst_n,
    img_out_data_full_n,
    thresh_data_empty_n,
    \mOutPtr_reg[1] ,
    P0_V_1_reg_3390,
    grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready,
    \SRL_SIG_reg[1][0] ,
    ram_reg_0,
    ram_reg_0_0,
    trunc_ln878_reg_923,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    \icmp_ln88_reg_733_reg[0]_0 ,
    ap_enable_reg_pp1_iter1,
    ram_reg_0_7,
    ram_reg_0_8,
    \ap_CS_fsm_reg[6] ,
    ram_reg_1,
    ram_reg_0_9,
    \buf1_V_reg_789_reg[31]_0 ,
    \buf1_V_reg_789_reg[31]_1 ,
    \buf2_V_reg_794_reg[31]_0 ,
    \buf0_V_reg_784_reg[31]_0 ,
    \buf0_V_reg_784_reg[31]_1 ,
    \buf0_V_reg_784_reg[31]_2 ,
    \lhs_V_reg_395_reg[7]_1 ,
    \Max_reg_1036_reg[0] ,
    \Max_reg_1036_reg[0]_0 ,
    \Max_reg_1036_reg[0]_1 ,
    \Max_reg_1036_reg[0]_2 ,
    ret_7_reg_1041,
    ret_5_reg_1006,
    \SRL_SIG_reg[1][0]_0 ,
    \mOutPtr_reg[0]_0 ,
    B_V_data_1_sel_wr01_out,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    \mOutPtr_reg[0]_3 ,
    \buf1_V_reg_789_reg[31]_2 ,
    \buf2_V_reg_794_reg[31]_1 ,
    \buf0_V_reg_784_reg[31]_3 ,
    \tmp_V_reg_737_reg[30]_1 );
  output [0:0]SR;
  output [0:0]CO;
  output [0:0]\call_ret3_reg_805_reg[30]_0 ;
  output [0:0]\l20_buf78_0_reg_343_reg[30]_0 ;
  output [0:0]\l00_buf3_0_reg_306_reg[30]_0 ;
  output call_ret_reg_817;
  output [10:0]Q;
  output call_ret_reg_8170;
  output ce0;
  output we1;
  output \ap_CS_fsm_reg[5] ;
  output \bottom_V_3_reg_950_reg[0] ;
  output [0:0]WEA;
  output ce1;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output buf1_load_reg_7700;
  output [7:0]\lhs_V_reg_395_reg[7]_0 ;
  output [30:0]d1;
  output [10:0]addr1;
  output [4:0]D;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [30:0]\tmp_V_reg_737_reg[30]_0 ;
  output [10:0]\col_V_reg_294_pp0_iter1_reg_reg[10]_0 ;
  output [30:0]ap_enable_reg_pp1_iter1_reg;
  output [10:0]\zext_ln534_reg_886_reg[10] ;
  output [0:0]E;
  output [3:0]DI;
  output [3:0]S;
  output [3:0]\l10_buf5_0_reg_330_reg[15]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[14]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[23]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[22]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[30]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[30]_1 ;
  output [3:0]\l10_buf_0_reg_318_reg[7]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[7]_0 ;
  output [3:0]\l10_buf_0_reg_318_reg[15]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[15]_1 ;
  output [3:0]\l10_buf_0_reg_318_reg[23]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[23]_1 ;
  output [3:0]\l10_buf5_0_reg_330_reg[31]_0 ;
  output [3:0]\l10_buf_0_reg_318_reg[31]_0 ;
  output [3:0]\l20_buf78_0_reg_343_reg[7]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[7]_1 ;
  output [3:0]\l20_buf78_0_reg_343_reg[15]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[15]_2 ;
  output [3:0]\l20_buf78_0_reg_343_reg[23]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[23]_2 ;
  output [3:0]\l20_buf78_0_reg_343_reg[31]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[31]_1 ;
  output [3:0]\l00_buf3_0_reg_306_reg[7]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[7]_2 ;
  output [3:0]\l00_buf3_0_reg_306_reg[15]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[15]_3 ;
  output [3:0]\l00_buf3_0_reg_306_reg[23]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[23]_3 ;
  output [3:0]\l00_buf3_0_reg_306_reg[31]_0 ;
  output [3:0]\l10_buf5_0_reg_330_reg[31]_2 ;
  output \mid_3_reg_955_reg[1] ;
  output \mid_3_reg_955_reg[0] ;
  output \bottom_V_3_reg_950_reg[1] ;
  output \bottom_V_3_reg_950_reg[0]_0 ;
  output \tp_3_reg_960_reg[1] ;
  output \tp_3_reg_960_reg[0] ;
  output grp_xFFindMaxRad1_ap_int_32_s_fu_397_ap_return;
  output [7:0]\ret_7_reg_1041_reg[7] ;
  output internal_full_n_reg;
  output [0:0]\ap_CS_fsm_reg[1]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output internal_empty_n_reg;
  output grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  input ap_clk;
  input \call_ret_reg_817_reg[0]_0 ;
  input \l00_buf3_0_reg_306_reg[0]_0 ;
  input ap_rst_n;
  input img_out_data_full_n;
  input thresh_data_empty_n;
  input \mOutPtr_reg[1] ;
  input P0_V_1_reg_3390;
  input grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready;
  input [8:0]\SRL_SIG_reg[1][0] ;
  input ram_reg_0;
  input [1:0]ram_reg_0_0;
  input [1:0]trunc_ln878_reg_923;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input [10:0]\icmp_ln88_reg_733_reg[0]_0 ;
  input ap_enable_reg_pp1_iter1;
  input [10:0]ram_reg_0_7;
  input [10:0]ram_reg_0_8;
  input \ap_CS_fsm_reg[6] ;
  input [30:0]ram_reg_1;
  input [10:0]ram_reg_0_9;
  input [1:0]\buf1_V_reg_789_reg[31]_0 ;
  input [1:0]\buf1_V_reg_789_reg[31]_1 ;
  input [1:0]\buf2_V_reg_794_reg[31]_0 ;
  input \buf0_V_reg_784_reg[31]_0 ;
  input [1:0]\buf0_V_reg_784_reg[31]_1 ;
  input \buf0_V_reg_784_reg[31]_2 ;
  input [7:0]\lhs_V_reg_395_reg[7]_1 ;
  input [0:0]\Max_reg_1036_reg[0] ;
  input [0:0]\Max_reg_1036_reg[0]_0 ;
  input [0:0]\Max_reg_1036_reg[0]_1 ;
  input [0:0]\Max_reg_1036_reg[0]_2 ;
  input [7:0]ret_7_reg_1041;
  input [7:0]ret_5_reg_1006;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input B_V_data_1_sel_wr01_out;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input \mOutPtr_reg[0]_3 ;
  input [31:0]\buf1_V_reg_789_reg[31]_2 ;
  input [31:0]\buf2_V_reg_794_reg[31]_1 ;
  input [31:0]\buf0_V_reg_784_reg[31]_3 ;
  input [30:0]\tmp_V_reg_737_reg[30]_1 ;

  wire B_V_data_1_sel_wr01_out;
  wire [0:0]CO;
  wire [4:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [0:0]\Max_reg_1036_reg[0] ;
  wire [0:0]\Max_reg_1036_reg[0]_0 ;
  wire [0:0]\Max_reg_1036_reg[0]_1 ;
  wire [0:0]\Max_reg_1036_reg[0]_2 ;
  wire P0_V_1_reg_3390;
  wire [10:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \SRL_SIG[0][7]_i_3_n_3 ;
  wire [8:0]\SRL_SIG_reg[1][0] ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [0:0]WEA;
  wire [10:0]addr1;
  wire \ap_CS_fsm[0]_i_1__19_n_3 ;
  wire \ap_CS_fsm[1]_i_2__13_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire [2:1]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__10_n_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_2__1_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8_i_1_n_3;
  wire ap_enable_reg_pp0_iter8_reg_n_3;
  wire ap_enable_reg_pp1_iter1;
  wire [30:0]ap_enable_reg_pp1_iter1_reg;
  wire ap_rst_n;
  wire \bottom_V_3_reg_950_reg[0] ;
  wire \bottom_V_3_reg_950_reg[0]_0 ;
  wire \bottom_V_3_reg_950_reg[1] ;
  wire [31:0]buf0_V_reg_784;
  wire buf0_V_reg_7840;
  wire \buf0_V_reg_784_reg[31]_0 ;
  wire [1:0]\buf0_V_reg_784_reg[31]_1 ;
  wire \buf0_V_reg_784_reg[31]_2 ;
  wire [31:0]\buf0_V_reg_784_reg[31]_3 ;
  wire [31:0]buf1_V_reg_789;
  wire [1:0]\buf1_V_reg_789_reg[31]_0 ;
  wire [1:0]\buf1_V_reg_789_reg[31]_1 ;
  wire [31:0]\buf1_V_reg_789_reg[31]_2 ;
  wire buf1_load_reg_7700;
  wire [31:0]buf2_V_reg_794;
  wire [1:0]\buf2_V_reg_794_reg[31]_0 ;
  wire [31:0]\buf2_V_reg_794_reg[31]_1 ;
  wire [31:0]call_ret2_reg_799;
  wire call_ret2_reg_7990;
  wire [31:0]call_ret3_reg_805;
  wire [0:0]\call_ret3_reg_805_reg[30]_0 ;
  wire [31:0]call_ret4_reg_811;
  wire call_ret_reg_817;
  wire call_ret_reg_8170;
  wire \call_ret_reg_817_reg[0]_0 ;
  wire call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7;
  wire ce0;
  wire ce1;
  wire [10:0]col_V_14_fu_464_p2;
  wire \col_V_14_reg_728[10]_i_1_n_3 ;
  wire \col_V_14_reg_728[10]_i_3_n_3 ;
  wire \col_V_14_reg_728[10]_i_4_n_3 ;
  wire \col_V_14_reg_728[10]_i_5_n_3 ;
  wire \col_V_14_reg_728[10]_i_6_n_3 ;
  wire \col_V_14_reg_728[10]_i_7_n_3 ;
  wire \col_V_14_reg_728[10]_i_8_n_3 ;
  wire \col_V_14_reg_728[3]_i_2_n_3 ;
  wire \col_V_14_reg_728[4]_i_2_n_3 ;
  wire \col_V_14_reg_728[5]_i_2_n_3 ;
  wire \col_V_14_reg_728[6]_i_2_n_3 ;
  wire \col_V_14_reg_728[8]_i_2_n_3 ;
  wire [10:0]col_V_14_reg_728_reg;
  wire col_V_reg_294;
  wire col_V_reg_2940;
  wire [10:0]\col_V_reg_294_pp0_iter1_reg_reg[10]_0 ;
  wire \col_V_reg_294_reg_n_3_[0] ;
  wire \col_V_reg_294_reg_n_3_[10] ;
  wire \col_V_reg_294_reg_n_3_[1] ;
  wire \col_V_reg_294_reg_n_3_[2] ;
  wire \col_V_reg_294_reg_n_3_[3] ;
  wire \col_V_reg_294_reg_n_3_[4] ;
  wire \col_V_reg_294_reg_n_3_[5] ;
  wire \col_V_reg_294_reg_n_3_[6] ;
  wire \col_V_reg_294_reg_n_3_[7] ;
  wire \col_V_reg_294_reg_n_3_[8] ;
  wire \col_V_reg_294_reg_n_3_[9] ;
  wire [30:0]d1;
  wire [31:0]grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4;
  wire [31:0]grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5;
  wire [31:0]grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6;
  wire [31:0]grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7;
  wire [10:0]grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1;
  wire [30:0]grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1;
  wire [7:0]grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din;
  wire [7:0]grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write;
  wire grp_xFFindMaxRad1_ap_int_32_s_fu_397_ap_return;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_img_out_420_write;
  wire icmp_ln870_reg_7590;
  wire \icmp_ln870_reg_759[0]_i_1_n_3 ;
  wire \icmp_ln870_reg_759[0]_i_2_n_3 ;
  wire \icmp_ln870_reg_759[0]_i_4_n_3 ;
  wire \icmp_ln870_reg_759_pp0_iter5_reg_reg[0]_srl2_n_3 ;
  wire icmp_ln870_reg_759_pp0_iter6_reg;
  wire icmp_ln870_reg_759_pp0_iter7_reg;
  wire \icmp_ln870_reg_759_reg_n_3_[0] ;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_10_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_11_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_12_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_13_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_14_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_15_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_16_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_1_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_2_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_3_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_4_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_5_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_6_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_7_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_8_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__2_i_9_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_10_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_11_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_12_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_13_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_14_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_15_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_16_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_1_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_2_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_3_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_4_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_5_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_6_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_7_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_8_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__2_i_9_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_10_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_11_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_12_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_13_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_14_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_15_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_16_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_1_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_2_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_3_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_4_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_5_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_6_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_7_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_8_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__2_i_9_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_10_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_11_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_12_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_13_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_14_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_15_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_16_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_1_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_2_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_3_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_4_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_5_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_6_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_7_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_8_n_3;
  wire icmp_ln886_fu_42_p2_carry__2_i_9_n_3;
  wire icmp_ln88_fu_470_p2;
  wire icmp_ln88_fu_470_p2_carry_i_1_n_3;
  wire icmp_ln88_fu_470_p2_carry_i_2_n_3;
  wire icmp_ln88_fu_470_p2_carry_i_3_n_3;
  wire icmp_ln88_fu_470_p2_carry_i_4_n_3;
  wire icmp_ln88_fu_470_p2_carry_i_5_n_3;
  wire icmp_ln88_fu_470_p2_carry_i_6_n_3;
  wire icmp_ln88_fu_470_p2_carry_i_7_n_3;
  wire icmp_ln88_fu_470_p2_carry_i_8_n_3;
  wire icmp_ln88_fu_470_p2_carry_i_9_n_3;
  wire icmp_ln88_fu_470_p2_carry_n_4;
  wire icmp_ln88_fu_470_p2_carry_n_5;
  wire icmp_ln88_fu_470_p2_carry_n_6;
  wire icmp_ln88_reg_733;
  wire \icmp_ln88_reg_733[0]_i_1_n_3 ;
  wire \icmp_ln88_reg_733[0]_i_2_n_3 ;
  wire icmp_ln88_reg_733_pp0_iter1_reg;
  wire icmp_ln88_reg_733_pp0_iter2_reg;
  wire icmp_ln88_reg_733_pp0_iter3_reg;
  wire icmp_ln88_reg_733_pp0_iter4_reg;
  wire icmp_ln88_reg_733_pp0_iter5_reg;
  wire \icmp_ln88_reg_733_pp0_iter6_reg_reg_n_3_[0] ;
  wire \icmp_ln88_reg_733_pp0_iter7_reg_reg_n_3_[0] ;
  wire [10:0]\icmp_ln88_reg_733_reg[0]_0 ;
  wire img_out_data_full_n;
  wire internal_empty_n_reg;
  wire internal_full_n_i_3__4_n_3;
  wire internal_full_n_reg;
  wire l00_buf3_0_reg_306;
  wire l00_buf3_0_reg_3060;
  wire \l00_buf3_0_reg_306_reg[0]_0 ;
  wire [3:0]\l00_buf3_0_reg_306_reg[15]_0 ;
  wire [3:0]\l00_buf3_0_reg_306_reg[23]_0 ;
  wire [0:0]\l00_buf3_0_reg_306_reg[30]_0 ;
  wire [3:0]\l00_buf3_0_reg_306_reg[31]_0 ;
  wire [3:0]\l00_buf3_0_reg_306_reg[7]_0 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[14]_0 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[15]_0 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[15]_1 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[15]_2 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[15]_3 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[22]_0 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[23]_0 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[23]_1 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[23]_2 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[23]_3 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[30]_0 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[30]_1 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[31]_0 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[31]_1 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[31]_2 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[7]_0 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[7]_1 ;
  wire [3:0]\l10_buf5_0_reg_330_reg[7]_2 ;
  wire [3:0]\l10_buf_0_reg_318_reg[15]_0 ;
  wire [3:0]\l10_buf_0_reg_318_reg[23]_0 ;
  wire [3:0]\l10_buf_0_reg_318_reg[31]_0 ;
  wire [3:0]\l10_buf_0_reg_318_reg[7]_0 ;
  wire [3:0]\l20_buf78_0_reg_343_reg[15]_0 ;
  wire [3:0]\l20_buf78_0_reg_343_reg[23]_0 ;
  wire [0:0]\l20_buf78_0_reg_343_reg[30]_0 ;
  wire [3:0]\l20_buf78_0_reg_343_reg[31]_0 ;
  wire [3:0]\l20_buf78_0_reg_343_reg[7]_0 ;
  wire \lhs_V_reg_395[7]_i_1_n_3 ;
  wire [7:0]\lhs_V_reg_395_reg[7]_0 ;
  wire [7:0]\lhs_V_reg_395_reg[7]_1 ;
  wire load;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_2__7_n_3 ;
  wire \mOutPtr_reg[0] ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[0]_3 ;
  wire \mOutPtr_reg[1] ;
  wire \mid_3_reg_955_reg[0] ;
  wire \mid_3_reg_955_reg[1] ;
  wire p_1_in;
  wire ram_reg_0;
  wire [1:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire [10:0]ram_reg_0_7;
  wire [10:0]ram_reg_0_8;
  wire [10:0]ram_reg_0_9;
  wire ram_reg_0_i_32_n_3;
  wire ram_reg_0_i_34_n_3;
  wire [30:0]ram_reg_1;
  wire ret_22_reg_8270;
  wire \ret_22_reg_827[0]_i_1_n_3 ;
  wire \ret_22_reg_827[1]_i_1_n_3 ;
  wire \ret_22_reg_827[2]_i_1_n_3 ;
  wire \ret_22_reg_827[3]_i_1_n_3 ;
  wire \ret_22_reg_827[4]_i_1_n_3 ;
  wire \ret_22_reg_827[5]_i_1_n_3 ;
  wire \ret_22_reg_827[6]_i_1_n_3 ;
  wire \ret_22_reg_827[7]_i_1_n_3 ;
  wire \ret_22_reg_827[7]_i_3_n_3 ;
  wire [7:0]ret_5_reg_1006;
  wire [7:0]ret_7_reg_1041;
  wire [7:0]\ret_7_reg_1041_reg[7] ;
  wire thresh_data_empty_n;
  wire tmp_V_reg_7370;
  wire \tmp_V_reg_737[30]_i_3_n_3 ;
  wire [30:0]\tmp_V_reg_737_reg[30]_0 ;
  wire [30:0]\tmp_V_reg_737_reg[30]_1 ;
  wire \tp_3_reg_960_reg[0] ;
  wire \tp_3_reg_960_reg[1] ;
  wire [1:0]trunc_ln878_reg_923;
  wire we1;
  wire [10:0]\zext_ln534_reg_886_reg[10] ;
  wire [3:0]NLW_icmp_ln88_fu_470_p2_carry_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT4 #(
    .INIT(16'h8000)) 
    \Max_reg_1036[0]_i_1 
       (.I0(\Max_reg_1036_reg[0] ),
        .I1(\Max_reg_1036_reg[0]_0 ),
        .I2(\Max_reg_1036_reg[0]_1 ),
        .I3(\Max_reg_1036_reg[0]_2 ),
        .O(grp_xFFindMaxRad1_ap_int_32_s_fu_397_ap_return));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h80888080)) 
    \P0_V_1_reg_339[7]_i_2 
       (.I0(\SRL_SIG_reg[1][0] [2]),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\l00_buf3_0_reg_306_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .O(E));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(ret_7_reg_1041[0]),
        .I1(\SRL_SIG_reg[1][0] [8]),
        .I2(ret_5_reg_1006[0]),
        .I3(P0_V_1_reg_3390),
        .I4(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[0]),
        .O(\ret_7_reg_1041_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(ret_7_reg_1041[1]),
        .I1(\SRL_SIG_reg[1][0] [8]),
        .I2(ret_5_reg_1006[1]),
        .I3(P0_V_1_reg_3390),
        .I4(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[1]),
        .O(\ret_7_reg_1041_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(ret_7_reg_1041[2]),
        .I1(\SRL_SIG_reg[1][0] [8]),
        .I2(ret_5_reg_1006[2]),
        .I3(P0_V_1_reg_3390),
        .I4(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[2]),
        .O(\ret_7_reg_1041_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(ret_7_reg_1041[3]),
        .I1(\SRL_SIG_reg[1][0] [8]),
        .I2(ret_5_reg_1006[3]),
        .I3(P0_V_1_reg_3390),
        .I4(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[3]),
        .O(\ret_7_reg_1041_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(ret_7_reg_1041[4]),
        .I1(\SRL_SIG_reg[1][0] [8]),
        .I2(ret_5_reg_1006[4]),
        .I3(P0_V_1_reg_3390),
        .I4(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[4]),
        .O(\ret_7_reg_1041_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(ret_7_reg_1041[5]),
        .I1(\SRL_SIG_reg[1][0] [8]),
        .I2(ret_5_reg_1006[5]),
        .I3(P0_V_1_reg_3390),
        .I4(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[5]),
        .O(\ret_7_reg_1041_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(ret_7_reg_1041[6]),
        .I1(\SRL_SIG_reg[1][0] [8]),
        .I2(ret_5_reg_1006[6]),
        .I3(P0_V_1_reg_3390),
        .I4(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[6]),
        .O(\ret_7_reg_1041_reg[7] [6]));
  LUT6 #(
    .INIT(64'hA0A0A08000000000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0] [8]),
        .I2(img_out_data_full_n),
        .I3(P0_V_1_reg_3390),
        .I4(\SRL_SIG[0][7]_i_3_n_3 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(ret_7_reg_1041[7]),
        .I1(\SRL_SIG_reg[1][0] [8]),
        .I2(ret_5_reg_1006[7]),
        .I3(P0_V_1_reg_3390),
        .I4(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[7]),
        .O(\ret_7_reg_1041_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h00A80000)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(\SRL_SIG_reg[1][0] [2]),
        .I2(\SRL_SIG_reg[1][0] [7]),
        .I3(icmp_ln870_reg_759_pp0_iter7_reg),
        .I4(ap_enable_reg_pp0_iter8_reg_n_3),
        .O(\SRL_SIG[0][7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h4555)) 
    \ap_CS_fsm[0]_i_1__19 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(\l00_buf3_0_reg_306_reg[0]_0 ),
        .O(\ap_CS_fsm[0]_i_1__19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(\SRL_SIG_reg[1][0] [6]),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(\l00_buf3_0_reg_306_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .I4(\SRL_SIG_reg[1][0] [7]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[12]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0] [7]),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(\l00_buf3_0_reg_306_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hECE0ECEC)) 
    \ap_CS_fsm[1]_i_1__14 
       (.I0(\l00_buf3_0_reg_306_reg[0]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(\ap_CS_fsm[1]_i_2__13_n_3 ),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hBABB)) 
    \ap_CS_fsm[1]_i_2__13 
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(ap_enable_reg_pp0_iter8_reg_n_3),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_enable_reg_pp0_iter6),
        .O(\ap_CS_fsm[1]_i_2__13_n_3 ));
  LUT6 #(
    .INIT(64'h0000000088880080)) 
    \ap_CS_fsm[2]_i_1__10 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(ap_enable_reg_pp0_iter8_reg_n_3),
        .I5(ap_enable_reg_pp0_iter7),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[5]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0] [1]),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(\l00_buf3_0_reg_306_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .I4(\SRL_SIG_reg[1][0] [2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h40444040)) 
    \ap_CS_fsm[6]_i_1__3 
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(\SRL_SIG_reg[1][0] [2]),
        .I2(\ap_CS_fsm_reg[2]_0 ),
        .I3(\l00_buf3_0_reg_306_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(E),
        .I1(\SRL_SIG_reg[1][0] [4]),
        .I2(img_out_data_full_n),
        .I3(\ap_CS_fsm_reg[6] ),
        .I4(\SRL_SIG_reg[1][0] [3]),
        .O(D[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__19_n_3 ),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__10
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln88_fu_470_p2),
        .I3(load),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__10_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFB00FBFBFBFBFBFB)) 
    ap_enable_reg_pp0_iter1_i_1__11
       (.I0(icmp_ln870_reg_759_pp0_iter7_reg),
        .I1(ap_enable_reg_pp0_iter8_reg_n_3),
        .I2(img_out_data_full_n),
        .I3(thresh_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter1_i_2__1_n_3),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter1_i_2__1
       (.I0(icmp_ln88_reg_733),
        .I1(\SRL_SIG_reg[1][0] [2]),
        .I2(\SRL_SIG_reg[1][0] [7]),
        .O(ap_enable_reg_pp0_iter1_i_2__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter7_i_1
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter6),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SR));
  LUT6 #(
    .INIT(64'hF077F00000000000)) 
    ap_enable_reg_pp0_iter8_i_1
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(\l00_buf3_0_reg_306_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter7),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter8_reg_n_3),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter8_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter8_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \buf0_V_reg_784[31]_i_2 
       (.I0(\buf0_V_reg_784_reg[31]_0 ),
        .I1(\SRL_SIG_reg[1][0] [7]),
        .I2(\buf0_V_reg_784_reg[31]_1 [1]),
        .O(\tp_3_reg_960_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \buf0_V_reg_784[31]_i_3 
       (.I0(\buf0_V_reg_784_reg[31]_2 ),
        .I1(\SRL_SIG_reg[1][0] [7]),
        .I2(\buf0_V_reg_784_reg[31]_1 [0]),
        .O(\tp_3_reg_960_reg[0] ));
  FDRE \buf0_V_reg_784_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [0]),
        .Q(buf0_V_reg_784[0]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[10] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [10]),
        .Q(buf0_V_reg_784[10]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[11] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [11]),
        .Q(buf0_V_reg_784[11]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[12] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [12]),
        .Q(buf0_V_reg_784[12]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[13] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [13]),
        .Q(buf0_V_reg_784[13]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[14] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [14]),
        .Q(buf0_V_reg_784[14]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[15] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [15]),
        .Q(buf0_V_reg_784[15]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[16] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [16]),
        .Q(buf0_V_reg_784[16]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[17] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [17]),
        .Q(buf0_V_reg_784[17]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[18] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [18]),
        .Q(buf0_V_reg_784[18]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[19] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [19]),
        .Q(buf0_V_reg_784[19]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [1]),
        .Q(buf0_V_reg_784[1]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[20] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [20]),
        .Q(buf0_V_reg_784[20]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[21] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [21]),
        .Q(buf0_V_reg_784[21]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[22] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [22]),
        .Q(buf0_V_reg_784[22]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[23] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [23]),
        .Q(buf0_V_reg_784[23]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[24] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [24]),
        .Q(buf0_V_reg_784[24]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[25] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [25]),
        .Q(buf0_V_reg_784[25]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[26] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [26]),
        .Q(buf0_V_reg_784[26]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[27] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [27]),
        .Q(buf0_V_reg_784[27]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[28] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [28]),
        .Q(buf0_V_reg_784[28]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[29] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [29]),
        .Q(buf0_V_reg_784[29]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [2]),
        .Q(buf0_V_reg_784[2]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[30] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [30]),
        .Q(buf0_V_reg_784[30]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[31] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [31]),
        .Q(buf0_V_reg_784[31]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [3]),
        .Q(buf0_V_reg_784[3]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [4]),
        .Q(buf0_V_reg_784[4]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [5]),
        .Q(buf0_V_reg_784[5]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [6]),
        .Q(buf0_V_reg_784[6]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [7]),
        .Q(buf0_V_reg_784[7]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[8] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [8]),
        .Q(buf0_V_reg_784[8]),
        .R(1'b0));
  FDRE \buf0_V_reg_784_reg[9] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf0_V_reg_784_reg[31]_3 [9]),
        .Q(buf0_V_reg_784[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \buf1_V_reg_789[31]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(icmp_ln88_reg_733_pp0_iter4_reg),
        .O(buf0_V_reg_7840));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \buf1_V_reg_789[31]_i_3 
       (.I0(\buf1_V_reg_789_reg[31]_0 [1]),
        .I1(\SRL_SIG_reg[1][0] [7]),
        .I2(\buf1_V_reg_789_reg[31]_1 [1]),
        .O(\mid_3_reg_955_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \buf1_V_reg_789[31]_i_4 
       (.I0(\buf1_V_reg_789_reg[31]_0 [0]),
        .I1(\SRL_SIG_reg[1][0] [7]),
        .I2(\buf1_V_reg_789_reg[31]_1 [0]),
        .O(\mid_3_reg_955_reg[0] ));
  FDRE \buf1_V_reg_789_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [0]),
        .Q(buf1_V_reg_789[0]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[10] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [10]),
        .Q(buf1_V_reg_789[10]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[11] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [11]),
        .Q(buf1_V_reg_789[11]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[12] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [12]),
        .Q(buf1_V_reg_789[12]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[13] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [13]),
        .Q(buf1_V_reg_789[13]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[14] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [14]),
        .Q(buf1_V_reg_789[14]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[15] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [15]),
        .Q(buf1_V_reg_789[15]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[16] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [16]),
        .Q(buf1_V_reg_789[16]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[17] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [17]),
        .Q(buf1_V_reg_789[17]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[18] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [18]),
        .Q(buf1_V_reg_789[18]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[19] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [19]),
        .Q(buf1_V_reg_789[19]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [1]),
        .Q(buf1_V_reg_789[1]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[20] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [20]),
        .Q(buf1_V_reg_789[20]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[21] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [21]),
        .Q(buf1_V_reg_789[21]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[22] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [22]),
        .Q(buf1_V_reg_789[22]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[23] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [23]),
        .Q(buf1_V_reg_789[23]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[24] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [24]),
        .Q(buf1_V_reg_789[24]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[25] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [25]),
        .Q(buf1_V_reg_789[25]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[26] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [26]),
        .Q(buf1_V_reg_789[26]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[27] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [27]),
        .Q(buf1_V_reg_789[27]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[28] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [28]),
        .Q(buf1_V_reg_789[28]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[29] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [29]),
        .Q(buf1_V_reg_789[29]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [2]),
        .Q(buf1_V_reg_789[2]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[30] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [30]),
        .Q(buf1_V_reg_789[30]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[31] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [31]),
        .Q(buf1_V_reg_789[31]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [3]),
        .Q(buf1_V_reg_789[3]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [4]),
        .Q(buf1_V_reg_789[4]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [5]),
        .Q(buf1_V_reg_789[5]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [6]),
        .Q(buf1_V_reg_789[6]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [7]),
        .Q(buf1_V_reg_789[7]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[8] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [8]),
        .Q(buf1_V_reg_789[8]),
        .R(1'b0));
  FDRE \buf1_V_reg_789_reg[9] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf1_V_reg_789_reg[31]_2 [9]),
        .Q(buf1_V_reg_789[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \buf2_V_reg_794[31]_i_2 
       (.I0(ram_reg_0_0[1]),
        .I1(\SRL_SIG_reg[1][0] [7]),
        .I2(\buf2_V_reg_794_reg[31]_0 [1]),
        .O(\bottom_V_3_reg_950_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \buf2_V_reg_794[31]_i_3 
       (.I0(ram_reg_0_0[0]),
        .I1(\SRL_SIG_reg[1][0] [7]),
        .I2(\buf2_V_reg_794_reg[31]_0 [0]),
        .O(\bottom_V_3_reg_950_reg[0]_0 ));
  FDRE \buf2_V_reg_794_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [0]),
        .Q(buf2_V_reg_794[0]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[10] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [10]),
        .Q(buf2_V_reg_794[10]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[11] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [11]),
        .Q(buf2_V_reg_794[11]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[12] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [12]),
        .Q(buf2_V_reg_794[12]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[13] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [13]),
        .Q(buf2_V_reg_794[13]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[14] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [14]),
        .Q(buf2_V_reg_794[14]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[15] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [15]),
        .Q(buf2_V_reg_794[15]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[16] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [16]),
        .Q(buf2_V_reg_794[16]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[17] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [17]),
        .Q(buf2_V_reg_794[17]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[18] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [18]),
        .Q(buf2_V_reg_794[18]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[19] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [19]),
        .Q(buf2_V_reg_794[19]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [1]),
        .Q(buf2_V_reg_794[1]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[20] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [20]),
        .Q(buf2_V_reg_794[20]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[21] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [21]),
        .Q(buf2_V_reg_794[21]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[22] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [22]),
        .Q(buf2_V_reg_794[22]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[23] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [23]),
        .Q(buf2_V_reg_794[23]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[24] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [24]),
        .Q(buf2_V_reg_794[24]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[25] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [25]),
        .Q(buf2_V_reg_794[25]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[26] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [26]),
        .Q(buf2_V_reg_794[26]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[27] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [27]),
        .Q(buf2_V_reg_794[27]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[28] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [28]),
        .Q(buf2_V_reg_794[28]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[29] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [29]),
        .Q(buf2_V_reg_794[29]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [2]),
        .Q(buf2_V_reg_794[2]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[30] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [30]),
        .Q(buf2_V_reg_794[30]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[31] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [31]),
        .Q(buf2_V_reg_794[31]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [3]),
        .Q(buf2_V_reg_794[3]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [4]),
        .Q(buf2_V_reg_794[4]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [5]),
        .Q(buf2_V_reg_794[5]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [6]),
        .Q(buf2_V_reg_794[6]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [7]),
        .Q(buf2_V_reg_794[7]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[8] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [8]),
        .Q(buf2_V_reg_794[8]),
        .R(1'b0));
  FDRE \buf2_V_reg_794_reg[9] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7840),
        .D(\buf2_V_reg_794_reg[31]_1 [9]),
        .Q(buf2_V_reg_794[9]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[0] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[0]),
        .Q(call_ret2_reg_799[0]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[10] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[10]),
        .Q(call_ret2_reg_799[10]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[11] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[11]),
        .Q(call_ret2_reg_799[11]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[12] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[12]),
        .Q(call_ret2_reg_799[12]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[13] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[13]),
        .Q(call_ret2_reg_799[13]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[14] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[14]),
        .Q(call_ret2_reg_799[14]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[15] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[15]),
        .Q(call_ret2_reg_799[15]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[16] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[16]),
        .Q(call_ret2_reg_799[16]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[17] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[17]),
        .Q(call_ret2_reg_799[17]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[18] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[18]),
        .Q(call_ret2_reg_799[18]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[19] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[19]),
        .Q(call_ret2_reg_799[19]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[1] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[1]),
        .Q(call_ret2_reg_799[1]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[20] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[20]),
        .Q(call_ret2_reg_799[20]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[21] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[21]),
        .Q(call_ret2_reg_799[21]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[22] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[22]),
        .Q(call_ret2_reg_799[22]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[23] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[23]),
        .Q(call_ret2_reg_799[23]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[24] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[24]),
        .Q(call_ret2_reg_799[24]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[25] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[25]),
        .Q(call_ret2_reg_799[25]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[26] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[26]),
        .Q(call_ret2_reg_799[26]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[27] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[27]),
        .Q(call_ret2_reg_799[27]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[28] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[28]),
        .Q(call_ret2_reg_799[28]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[29] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[29]),
        .Q(call_ret2_reg_799[29]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[2] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[2]),
        .Q(call_ret2_reg_799[2]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[30] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[30]),
        .Q(call_ret2_reg_799[30]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[31] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[31]),
        .Q(call_ret2_reg_799[31]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[3] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[3]),
        .Q(call_ret2_reg_799[3]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[4] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[4]),
        .Q(call_ret2_reg_799[4]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[5] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[5]),
        .Q(call_ret2_reg_799[5]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[6] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[6]),
        .Q(call_ret2_reg_799[6]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[7] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[7]),
        .Q(call_ret2_reg_799[7]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[8] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[8]),
        .Q(call_ret2_reg_799[8]),
        .R(1'b0));
  FDRE \call_ret2_reg_799_reg[9] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf0_V_reg_784[9]),
        .Q(call_ret2_reg_799[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \call_ret3_reg_805[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(icmp_ln88_reg_733_pp0_iter5_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .O(call_ret2_reg_7990));
  FDRE \call_ret3_reg_805_reg[0] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[0]),
        .Q(call_ret3_reg_805[0]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[10] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[10]),
        .Q(call_ret3_reg_805[10]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[11] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[11]),
        .Q(call_ret3_reg_805[11]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[12] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[12]),
        .Q(call_ret3_reg_805[12]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[13] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[13]),
        .Q(call_ret3_reg_805[13]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[14] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[14]),
        .Q(call_ret3_reg_805[14]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[15] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[15]),
        .Q(call_ret3_reg_805[15]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[16] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[16]),
        .Q(call_ret3_reg_805[16]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[17] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[17]),
        .Q(call_ret3_reg_805[17]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[18] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[18]),
        .Q(call_ret3_reg_805[18]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[19] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[19]),
        .Q(call_ret3_reg_805[19]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[1] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[1]),
        .Q(call_ret3_reg_805[1]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[20] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[20]),
        .Q(call_ret3_reg_805[20]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[21] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[21]),
        .Q(call_ret3_reg_805[21]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[22] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[22]),
        .Q(call_ret3_reg_805[22]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[23] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[23]),
        .Q(call_ret3_reg_805[23]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[24] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[24]),
        .Q(call_ret3_reg_805[24]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[25] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[25]),
        .Q(call_ret3_reg_805[25]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[26] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[26]),
        .Q(call_ret3_reg_805[26]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[27] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[27]),
        .Q(call_ret3_reg_805[27]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[28] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[28]),
        .Q(call_ret3_reg_805[28]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[29] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[29]),
        .Q(call_ret3_reg_805[29]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[2] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[2]),
        .Q(call_ret3_reg_805[2]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[30] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[30]),
        .Q(call_ret3_reg_805[30]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[31] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[31]),
        .Q(call_ret3_reg_805[31]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[3] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[3]),
        .Q(call_ret3_reg_805[3]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[4] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[4]),
        .Q(call_ret3_reg_805[4]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[5] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[5]),
        .Q(call_ret3_reg_805[5]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[6] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[6]),
        .Q(call_ret3_reg_805[6]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[7] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[7]),
        .Q(call_ret3_reg_805[7]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[8] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[8]),
        .Q(call_ret3_reg_805[8]),
        .R(1'b0));
  FDRE \call_ret3_reg_805_reg[9] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf1_V_reg_789[9]),
        .Q(call_ret3_reg_805[9]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[0] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[0]),
        .Q(call_ret4_reg_811[0]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[10] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[10]),
        .Q(call_ret4_reg_811[10]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[11] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[11]),
        .Q(call_ret4_reg_811[11]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[12] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[12]),
        .Q(call_ret4_reg_811[12]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[13] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[13]),
        .Q(call_ret4_reg_811[13]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[14] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[14]),
        .Q(call_ret4_reg_811[14]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[15] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[15]),
        .Q(call_ret4_reg_811[15]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[16] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[16]),
        .Q(call_ret4_reg_811[16]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[17] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[17]),
        .Q(call_ret4_reg_811[17]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[18] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[18]),
        .Q(call_ret4_reg_811[18]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[19] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[19]),
        .Q(call_ret4_reg_811[19]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[1] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[1]),
        .Q(call_ret4_reg_811[1]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[20] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[20]),
        .Q(call_ret4_reg_811[20]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[21] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[21]),
        .Q(call_ret4_reg_811[21]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[22] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[22]),
        .Q(call_ret4_reg_811[22]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[23] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[23]),
        .Q(call_ret4_reg_811[23]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[24] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[24]),
        .Q(call_ret4_reg_811[24]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[25] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[25]),
        .Q(call_ret4_reg_811[25]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[26] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[26]),
        .Q(call_ret4_reg_811[26]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[27] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[27]),
        .Q(call_ret4_reg_811[27]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[28] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[28]),
        .Q(call_ret4_reg_811[28]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[29] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[29]),
        .Q(call_ret4_reg_811[29]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[2] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[2]),
        .Q(call_ret4_reg_811[2]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[30] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[30]),
        .Q(call_ret4_reg_811[30]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[31] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[31]),
        .Q(call_ret4_reg_811[31]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[3] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[3]),
        .Q(call_ret4_reg_811[3]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[4] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[4]),
        .Q(call_ret4_reg_811[4]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[5] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[5]),
        .Q(call_ret4_reg_811[5]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[6] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[6]),
        .Q(call_ret4_reg_811[6]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[7] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[7]),
        .Q(call_ret4_reg_811[7]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[8] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[8]),
        .Q(call_ret4_reg_811[8]),
        .R(1'b0));
  FDRE \call_ret4_reg_811_reg[9] 
       (.C(ap_clk),
        .CE(call_ret2_reg_7990),
        .D(buf2_V_reg_794[9]),
        .Q(call_ret4_reg_811[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \call_ret_reg_817[0]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(icmp_ln88_reg_733_pp0_iter5_reg),
        .O(call_ret_reg_8170));
  FDRE \call_ret_reg_817_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\call_ret_reg_817_reg[0]_0 ),
        .Q(call_ret_reg_817),
        .R(1'b0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSuppressionRad1_1_5_ap_uint_8_s call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419
       (.CO(CO),
        .DI({icmp_ln886_2_fu_54_p2_carry__2_i_1_n_3,icmp_ln886_2_fu_54_p2_carry__2_i_2_n_3,icmp_ln886_2_fu_54_p2_carry__2_i_3_n_3,icmp_ln886_2_fu_54_p2_carry__2_i_4_n_3}),
        .Q(call_ret2_reg_799[23:0]),
        .S({icmp_ln886_2_fu_54_p2_carry__2_i_5_n_3,icmp_ln886_2_fu_54_p2_carry__2_i_6_n_3,icmp_ln886_2_fu_54_p2_carry__2_i_7_n_3,icmp_ln886_2_fu_54_p2_carry__2_i_8_n_3}),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_enable_reg_pp0_iter7_reg(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .\call_ret3_reg_805_reg[30] (\call_ret3_reg_805_reg[30]_0 ),
        .\call_ret_reg_817_reg[0] ({icmp_ln886_1_fu_48_p2_carry__2_i_1_n_3,icmp_ln886_1_fu_48_p2_carry__2_i_2_n_3,icmp_ln886_1_fu_48_p2_carry__2_i_3_n_3,icmp_ln886_1_fu_48_p2_carry__2_i_4_n_3}),
        .\call_ret_reg_817_reg[0]_0 ({icmp_ln886_1_fu_48_p2_carry__2_i_5_n_3,icmp_ln886_1_fu_48_p2_carry__2_i_6_n_3,icmp_ln886_1_fu_48_p2_carry__2_i_7_n_3,icmp_ln886_1_fu_48_p2_carry__2_i_8_n_3}),
        .\call_ret_reg_817_reg[0]_1 ({icmp_ln886_3_fu_60_p2_carry__2_i_1_n_3,icmp_ln886_3_fu_60_p2_carry__2_i_2_n_3,icmp_ln886_3_fu_60_p2_carry__2_i_3_n_3,icmp_ln886_3_fu_60_p2_carry__2_i_4_n_3}),
        .\call_ret_reg_817_reg[0]_2 ({icmp_ln886_3_fu_60_p2_carry__2_i_5_n_3,icmp_ln886_3_fu_60_p2_carry__2_i_6_n_3,icmp_ln886_3_fu_60_p2_carry__2_i_7_n_3,icmp_ln886_3_fu_60_p2_carry__2_i_8_n_3}),
        .\call_ret_reg_817_reg[0]_3 ({icmp_ln886_fu_42_p2_carry__2_i_1_n_3,icmp_ln886_fu_42_p2_carry__2_i_2_n_3,icmp_ln886_fu_42_p2_carry__2_i_3_n_3,icmp_ln886_fu_42_p2_carry__2_i_4_n_3}),
        .\call_ret_reg_817_reg[0]_4 ({icmp_ln886_fu_42_p2_carry__2_i_5_n_3,icmp_ln886_fu_42_p2_carry__2_i_6_n_3,icmp_ln886_fu_42_p2_carry__2_i_7_n_3,icmp_ln886_fu_42_p2_carry__2_i_8_n_3}),
        .icmp_ln886_1_fu_48_p2_carry__1_i_5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[23:0]),
        .icmp_ln886_2_fu_54_p2_carry__1(buf1_V_reg_789[23:0]),
        .icmp_ln886_3_fu_60_p2_carry__1_i_5(call_ret4_reg_811[23:0]),
        .icmp_ln886_3_fu_60_p2_carry__1_i_5_0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[23:0]),
        .icmp_ln886_fu_42_p2_carry__1_i_5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[23:0]),
        .icmp_ln886_fu_42_p2_carry__1_i_5_0(call_ret3_reg_805[23:0]),
        .icmp_ln886_fu_42_p2_carry__1_i_5_1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[23:0]),
        .\l00_buf3_0_reg_306_reg[0] (\icmp_ln88_reg_733_pp0_iter6_reg_reg_n_3_[0] ),
        .\l00_buf3_0_reg_306_reg[30] (\l00_buf3_0_reg_306_reg[30]_0 ),
        .\l20_buf78_0_reg_343_reg[30] (\l20_buf78_0_reg_343_reg[30]_0 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_14_reg_728[0]_i_1 
       (.I0(col_V_14_reg_728_reg[0]),
        .I1(icmp_ln88_reg_733),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\col_V_reg_294_reg_n_3_[0] ),
        .O(col_V_14_fu_464_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \col_V_14_reg_728[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .O(\col_V_14_reg_728[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \col_V_14_reg_728[10]_i_2 
       (.I0(\col_V_14_reg_728[10]_i_3_n_3 ),
        .I1(\col_V_14_reg_728[10]_i_4_n_3 ),
        .I2(\col_V_14_reg_728[10]_i_5_n_3 ),
        .I3(\col_V_14_reg_728[10]_i_6_n_3 ),
        .I4(\col_V_14_reg_728[10]_i_7_n_3 ),
        .I5(\col_V_14_reg_728[10]_i_8_n_3 ),
        .O(col_V_14_fu_464_p2[10]));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_14_reg_728[10]_i_3 
       (.I0(col_V_14_reg_728_reg[9]),
        .I1(icmp_ln88_reg_733),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\col_V_reg_294_reg_n_3_[9] ),
        .O(\col_V_14_reg_728[10]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_14_reg_728[10]_i_4 
       (.I0(col_V_14_reg_728_reg[7]),
        .I1(icmp_ln88_reg_733),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\col_V_reg_294_reg_n_3_[7] ),
        .O(\col_V_14_reg_728[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFFFEF)) 
    \col_V_14_reg_728[10]_i_5 
       (.I0(icmp_ln88_fu_470_p2_carry_i_5_n_3),
        .I1(\col_V_14_reg_728[4]_i_2_n_3 ),
        .I2(\col_V_reg_294_reg_n_3_[3] ),
        .I3(\col_V_14_reg_728[8]_i_2_n_3 ),
        .I4(col_V_14_reg_728_reg[3]),
        .I5(icmp_ln88_fu_470_p2_carry_i_6_n_3),
        .O(\col_V_14_reg_728[10]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_14_reg_728[10]_i_6 
       (.I0(col_V_14_reg_728_reg[6]),
        .I1(icmp_ln88_reg_733),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\col_V_reg_294_reg_n_3_[6] ),
        .O(\col_V_14_reg_728[10]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_14_reg_728[10]_i_7 
       (.I0(col_V_14_reg_728_reg[8]),
        .I1(icmp_ln88_reg_733),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\col_V_reg_294_reg_n_3_[8] ),
        .O(\col_V_14_reg_728[10]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_14_reg_728[10]_i_8 
       (.I0(col_V_14_reg_728_reg[10]),
        .I1(icmp_ln88_reg_733),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\col_V_reg_294_reg_n_3_[10] ),
        .O(\col_V_14_reg_728[10]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_V_14_reg_728[1]_i_1 
       (.I0(\col_V_reg_294_reg_n_3_[0] ),
        .I1(col_V_14_reg_728_reg[0]),
        .I2(\col_V_reg_294_reg_n_3_[1] ),
        .I3(\col_V_14_reg_728[8]_i_2_n_3 ),
        .I4(col_V_14_reg_728_reg[1]),
        .O(col_V_14_fu_464_p2[1]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_14_reg_728[2]_i_1 
       (.I0(col_V_14_reg_728_reg[1]),
        .I1(\col_V_reg_294_reg_n_3_[1] ),
        .I2(col_V_14_fu_464_p2[0]),
        .I3(\col_V_reg_294_reg_n_3_[2] ),
        .I4(\col_V_14_reg_728[8]_i_2_n_3 ),
        .I5(col_V_14_reg_728_reg[2]),
        .O(col_V_14_fu_464_p2[2]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_14_reg_728[3]_i_1 
       (.I0(col_V_14_reg_728_reg[2]),
        .I1(\col_V_reg_294_reg_n_3_[2] ),
        .I2(\col_V_14_reg_728[3]_i_2_n_3 ),
        .I3(\col_V_reg_294_reg_n_3_[3] ),
        .I4(\col_V_14_reg_728[8]_i_2_n_3 ),
        .I5(col_V_14_reg_728_reg[3]),
        .O(col_V_14_fu_464_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \col_V_14_reg_728[3]_i_2 
       (.I0(\col_V_reg_294_reg_n_3_[0] ),
        .I1(col_V_14_reg_728_reg[0]),
        .I2(\col_V_reg_294_reg_n_3_[1] ),
        .I3(\col_V_14_reg_728[8]_i_2_n_3 ),
        .I4(col_V_14_reg_728_reg[1]),
        .O(\col_V_14_reg_728[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_14_reg_728[4]_i_1 
       (.I0(col_V_14_reg_728_reg[3]),
        .I1(\col_V_reg_294_reg_n_3_[3] ),
        .I2(\col_V_14_reg_728[4]_i_2_n_3 ),
        .I3(\col_V_reg_294_reg_n_3_[4] ),
        .I4(\col_V_14_reg_728[8]_i_2_n_3 ),
        .I5(col_V_14_reg_728_reg[4]),
        .O(col_V_14_fu_464_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_14_reg_728[4]_i_2 
       (.I0(col_V_14_reg_728_reg[1]),
        .I1(\col_V_reg_294_reg_n_3_[1] ),
        .I2(col_V_14_fu_464_p2[0]),
        .I3(\col_V_reg_294_reg_n_3_[2] ),
        .I4(\col_V_14_reg_728[8]_i_2_n_3 ),
        .I5(col_V_14_reg_728_reg[2]),
        .O(\col_V_14_reg_728[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_14_reg_728[5]_i_1 
       (.I0(col_V_14_reg_728_reg[4]),
        .I1(\col_V_reg_294_reg_n_3_[4] ),
        .I2(\col_V_14_reg_728[5]_i_2_n_3 ),
        .I3(\col_V_reg_294_reg_n_3_[5] ),
        .I4(\col_V_14_reg_728[8]_i_2_n_3 ),
        .I5(col_V_14_reg_728_reg[5]),
        .O(col_V_14_fu_464_p2[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_14_reg_728[5]_i_2 
       (.I0(col_V_14_reg_728_reg[2]),
        .I1(\col_V_reg_294_reg_n_3_[2] ),
        .I2(\col_V_14_reg_728[3]_i_2_n_3 ),
        .I3(\col_V_reg_294_reg_n_3_[3] ),
        .I4(\col_V_14_reg_728[8]_i_2_n_3 ),
        .I5(col_V_14_reg_728_reg[3]),
        .O(\col_V_14_reg_728[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_14_reg_728[6]_i_1 
       (.I0(col_V_14_reg_728_reg[5]),
        .I1(\col_V_reg_294_reg_n_3_[5] ),
        .I2(\col_V_14_reg_728[6]_i_2_n_3 ),
        .I3(\col_V_reg_294_reg_n_3_[6] ),
        .I4(\col_V_14_reg_728[8]_i_2_n_3 ),
        .I5(col_V_14_reg_728_reg[6]),
        .O(col_V_14_fu_464_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_14_reg_728[6]_i_2 
       (.I0(col_V_14_reg_728_reg[3]),
        .I1(\col_V_reg_294_reg_n_3_[3] ),
        .I2(\col_V_14_reg_728[4]_i_2_n_3 ),
        .I3(\col_V_reg_294_reg_n_3_[4] ),
        .I4(\col_V_14_reg_728[8]_i_2_n_3 ),
        .I5(col_V_14_reg_728_reg[4]),
        .O(\col_V_14_reg_728[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_14_reg_728[7]_i_1 
       (.I0(col_V_14_reg_728_reg[6]),
        .I1(\col_V_reg_294_reg_n_3_[6] ),
        .I2(\col_V_14_reg_728[10]_i_5_n_3 ),
        .I3(\col_V_reg_294_reg_n_3_[7] ),
        .I4(\col_V_14_reg_728[8]_i_2_n_3 ),
        .I5(col_V_14_reg_728_reg[7]),
        .O(col_V_14_fu_464_p2[7]));
  LUT6 #(
    .INIT(64'h11100010EEEFFFEF)) 
    \col_V_14_reg_728[8]_i_1 
       (.I0(\col_V_14_reg_728[10]_i_4_n_3 ),
        .I1(\col_V_14_reg_728[10]_i_5_n_3 ),
        .I2(\col_V_reg_294_reg_n_3_[6] ),
        .I3(\col_V_14_reg_728[8]_i_2_n_3 ),
        .I4(col_V_14_reg_728_reg[6]),
        .I5(\col_V_14_reg_728[10]_i_7_n_3 ),
        .O(col_V_14_fu_464_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \col_V_14_reg_728[8]_i_2 
       (.I0(icmp_ln88_reg_733),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\col_V_14_reg_728[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \col_V_14_reg_728[9]_i_1 
       (.I0(\col_V_14_reg_728[10]_i_7_n_3 ),
        .I1(\col_V_14_reg_728[10]_i_6_n_3 ),
        .I2(\col_V_14_reg_728[10]_i_5_n_3 ),
        .I3(\col_V_14_reg_728[10]_i_4_n_3 ),
        .I4(\col_V_14_reg_728[10]_i_3_n_3 ),
        .O(col_V_14_fu_464_p2[9]));
  FDRE \col_V_14_reg_728_reg[0] 
       (.C(ap_clk),
        .CE(\col_V_14_reg_728[10]_i_1_n_3 ),
        .D(col_V_14_fu_464_p2[0]),
        .Q(col_V_14_reg_728_reg[0]),
        .R(1'b0));
  FDRE \col_V_14_reg_728_reg[10] 
       (.C(ap_clk),
        .CE(\col_V_14_reg_728[10]_i_1_n_3 ),
        .D(col_V_14_fu_464_p2[10]),
        .Q(col_V_14_reg_728_reg[10]),
        .R(1'b0));
  FDRE \col_V_14_reg_728_reg[1] 
       (.C(ap_clk),
        .CE(\col_V_14_reg_728[10]_i_1_n_3 ),
        .D(col_V_14_fu_464_p2[1]),
        .Q(col_V_14_reg_728_reg[1]),
        .R(1'b0));
  FDRE \col_V_14_reg_728_reg[2] 
       (.C(ap_clk),
        .CE(\col_V_14_reg_728[10]_i_1_n_3 ),
        .D(col_V_14_fu_464_p2[2]),
        .Q(col_V_14_reg_728_reg[2]),
        .R(1'b0));
  FDRE \col_V_14_reg_728_reg[3] 
       (.C(ap_clk),
        .CE(\col_V_14_reg_728[10]_i_1_n_3 ),
        .D(col_V_14_fu_464_p2[3]),
        .Q(col_V_14_reg_728_reg[3]),
        .R(1'b0));
  FDRE \col_V_14_reg_728_reg[4] 
       (.C(ap_clk),
        .CE(\col_V_14_reg_728[10]_i_1_n_3 ),
        .D(col_V_14_fu_464_p2[4]),
        .Q(col_V_14_reg_728_reg[4]),
        .R(1'b0));
  FDRE \col_V_14_reg_728_reg[5] 
       (.C(ap_clk),
        .CE(\col_V_14_reg_728[10]_i_1_n_3 ),
        .D(col_V_14_fu_464_p2[5]),
        .Q(col_V_14_reg_728_reg[5]),
        .R(1'b0));
  FDRE \col_V_14_reg_728_reg[6] 
       (.C(ap_clk),
        .CE(\col_V_14_reg_728[10]_i_1_n_3 ),
        .D(col_V_14_fu_464_p2[6]),
        .Q(col_V_14_reg_728_reg[6]),
        .R(1'b0));
  FDRE \col_V_14_reg_728_reg[7] 
       (.C(ap_clk),
        .CE(\col_V_14_reg_728[10]_i_1_n_3 ),
        .D(col_V_14_fu_464_p2[7]),
        .Q(col_V_14_reg_728_reg[7]),
        .R(1'b0));
  FDRE \col_V_14_reg_728_reg[8] 
       (.C(ap_clk),
        .CE(\col_V_14_reg_728[10]_i_1_n_3 ),
        .D(col_V_14_fu_464_p2[8]),
        .Q(col_V_14_reg_728_reg[8]),
        .R(1'b0));
  FDRE \col_V_14_reg_728_reg[9] 
       (.C(ap_clk),
        .CE(\col_V_14_reg_728[10]_i_1_n_3 ),
        .D(col_V_14_fu_464_p2[9]),
        .Q(col_V_14_reg_728_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \col_V_reg_294[10]_i_1 
       (.I0(\l00_buf3_0_reg_306_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(icmp_ln88_reg_733),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(col_V_reg_294));
  LUT4 #(
    .INIT(16'h0080)) 
    \col_V_reg_294[10]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln88_reg_733),
        .O(col_V_reg_2940));
  FDRE \col_V_reg_294_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln88_reg_733[0]_i_1_n_3 ),
        .D(\col_V_reg_294_reg_n_3_[0] ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[0]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(\icmp_ln88_reg_733[0]_i_1_n_3 ),
        .D(\col_V_reg_294_reg_n_3_[10] ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[10]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln88_reg_733[0]_i_1_n_3 ),
        .D(\col_V_reg_294_reg_n_3_[1] ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[1]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln88_reg_733[0]_i_1_n_3 ),
        .D(\col_V_reg_294_reg_n_3_[2] ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[2]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln88_reg_733[0]_i_1_n_3 ),
        .D(\col_V_reg_294_reg_n_3_[3] ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[3]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln88_reg_733[0]_i_1_n_3 ),
        .D(\col_V_reg_294_reg_n_3_[4] ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[4]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln88_reg_733[0]_i_1_n_3 ),
        .D(\col_V_reg_294_reg_n_3_[5] ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[5]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln88_reg_733[0]_i_1_n_3 ),
        .D(\col_V_reg_294_reg_n_3_[6] ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[6]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln88_reg_733[0]_i_1_n_3 ),
        .D(\col_V_reg_294_reg_n_3_[7] ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[7]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(\icmp_ln88_reg_733[0]_i_1_n_3 ),
        .D(\col_V_reg_294_reg_n_3_[8] ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[8]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(\icmp_ln88_reg_733[0]_i_1_n_3 ),
        .D(\col_V_reg_294_reg_n_3_[9] ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[9]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \col_V_reg_294_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \col_V_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_2940),
        .D(col_V_14_reg_728_reg[0]),
        .Q(\col_V_reg_294_reg_n_3_[0] ),
        .R(col_V_reg_294));
  FDRE \col_V_reg_294_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_2940),
        .D(col_V_14_reg_728_reg[10]),
        .Q(\col_V_reg_294_reg_n_3_[10] ),
        .R(col_V_reg_294));
  FDRE \col_V_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_2940),
        .D(col_V_14_reg_728_reg[1]),
        .Q(\col_V_reg_294_reg_n_3_[1] ),
        .R(col_V_reg_294));
  FDRE \col_V_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_2940),
        .D(col_V_14_reg_728_reg[2]),
        .Q(\col_V_reg_294_reg_n_3_[2] ),
        .R(col_V_reg_294));
  FDRE \col_V_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_2940),
        .D(col_V_14_reg_728_reg[3]),
        .Q(\col_V_reg_294_reg_n_3_[3] ),
        .R(col_V_reg_294));
  FDRE \col_V_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_2940),
        .D(col_V_14_reg_728_reg[4]),
        .Q(\col_V_reg_294_reg_n_3_[4] ),
        .R(col_V_reg_294));
  FDRE \col_V_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_2940),
        .D(col_V_14_reg_728_reg[5]),
        .Q(\col_V_reg_294_reg_n_3_[5] ),
        .R(col_V_reg_294));
  FDRE \col_V_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_2940),
        .D(col_V_14_reg_728_reg[6]),
        .Q(\col_V_reg_294_reg_n_3_[6] ),
        .R(col_V_reg_294));
  FDRE \col_V_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_2940),
        .D(col_V_14_reg_728_reg[7]),
        .Q(\col_V_reg_294_reg_n_3_[7] ),
        .R(col_V_reg_294));
  FDRE \col_V_reg_294_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_2940),
        .D(col_V_14_reg_728_reg[8]),
        .Q(\col_V_reg_294_reg_n_3_[8] ),
        .R(col_V_reg_294));
  FDRE \col_V_reg_294_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_2940),
        .D(col_V_14_reg_728_reg[9]),
        .Q(\col_V_reg_294_reg_n_3_[9] ),
        .R(col_V_reg_294));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln870_reg_759[0]_i_1 
       (.I0(\icmp_ln870_reg_759_reg_n_3_[0] ),
        .I1(Q[0]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\icmp_ln870_reg_759[0]_i_2_n_3 ),
        .I5(icmp_ln870_reg_7590),
        .O(\icmp_ln870_reg_759[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln870_reg_759[0]_i_2 
       (.I0(Q[3]),
        .I1(Q[9]),
        .I2(Q[2]),
        .I3(Q[10]),
        .I4(\icmp_ln870_reg_759[0]_i_4_n_3 ),
        .O(\icmp_ln870_reg_759[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln870_reg_759[0]_i_3 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(icmp_ln88_reg_733_pp0_iter2_reg),
        .O(icmp_ln870_reg_7590));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln870_reg_759[0]_i_4 
       (.I0(Q[8]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[1]),
        .O(\icmp_ln870_reg_759[0]_i_4_n_3 ));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0/grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42/grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/icmp_ln870_reg_759_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0/grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42/grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/icmp_ln870_reg_759_pp0_iter5_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln870_reg_759_pp0_iter5_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln870_reg_759_reg_n_3_[0] ),
        .Q(\icmp_ln870_reg_759_pp0_iter5_reg_reg[0]_srl2_n_3 ));
  FDRE \icmp_ln870_reg_759_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln870_reg_759_pp0_iter5_reg_reg[0]_srl2_n_3 ),
        .Q(icmp_ln870_reg_759_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln870_reg_759_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln870_reg_759_pp0_iter6_reg),
        .Q(icmp_ln870_reg_759_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln870_reg_759_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln870_reg_759[0]_i_1_n_3 ),
        .Q(\icmp_ln870_reg_759_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[15]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[15]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[14]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[14]),
        .O(\l10_buf5_0_reg_330_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[13]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[13]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[12]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[12]),
        .O(\l10_buf5_0_reg_330_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[11]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[11]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[10]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[10]),
        .O(\l10_buf5_0_reg_330_reg[15]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[9]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[9]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[8]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[8]),
        .O(\l10_buf5_0_reg_330_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[15]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[15]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[14]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[14]),
        .O(\l10_buf_0_reg_318_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[13]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[13]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[12]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[12]),
        .O(\l10_buf_0_reg_318_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[11]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[11]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[10]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[10]),
        .O(\l10_buf_0_reg_318_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[9]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[9]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[8]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[8]),
        .O(\l10_buf_0_reg_318_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[23]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[23]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[22]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[22]),
        .O(\l10_buf5_0_reg_330_reg[23]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[21]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[21]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[20]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[20]),
        .O(\l10_buf5_0_reg_330_reg[23]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[19]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[19]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[18]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[18]),
        .O(\l10_buf5_0_reg_330_reg[23]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[17]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[17]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[16]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[16]),
        .O(\l10_buf5_0_reg_330_reg[23]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[23]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[23]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[22]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[22]),
        .O(\l10_buf_0_reg_318_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[21]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[21]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[20]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[20]),
        .O(\l10_buf_0_reg_318_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[19]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[19]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[18]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[18]),
        .O(\l10_buf_0_reg_318_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[17]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[17]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[16]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[16]),
        .O(\l10_buf_0_reg_318_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'h444444DDD4D44444)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry__2_i_9_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry__2_i_9_n_3),
        .I2(call_ret3_reg_805[30]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[30]),
        .I4(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_10
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[29]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_11
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[27]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_12
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[25]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_13
       (.I0(call_ret3_reg_805[31]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[31]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_14
       (.I0(call_ret3_reg_805[29]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[29]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_15
       (.I0(call_ret3_reg_805[27]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[27]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_16
       (.I0(call_ret3_reg_805[25]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[25]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_16_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[31]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[30]),
        .O(\l10_buf_0_reg_318_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry__2_i_10_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry__2_i_10_n_3),
        .I2(call_ret3_reg_805[28]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[28]),
        .I4(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[29]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[28]),
        .O(\l10_buf_0_reg_318_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry__2_i_11_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry__2_i_11_n_3),
        .I2(call_ret3_reg_805[26]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[26]),
        .I4(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[27]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[26]),
        .O(\l10_buf_0_reg_318_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry__2_i_12_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry__2_i_12_n_3),
        .I2(call_ret3_reg_805[24]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[24]),
        .I4(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[25]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[24]),
        .O(\l10_buf_0_reg_318_reg[31]_0 [0]));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_5
       (.I0(icmp_ln886_1_fu_48_p2_carry__2_i_13_n_3),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[30]),
        .I4(call_ret3_reg_805[30]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[31]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[30]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .O(\l10_buf5_0_reg_330_reg[31]_0 [3]));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_6
       (.I0(icmp_ln886_1_fu_48_p2_carry__2_i_14_n_3),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[28]),
        .I4(call_ret3_reg_805[28]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[29]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[28]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .O(\l10_buf5_0_reg_330_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_7
       (.I0(icmp_ln886_1_fu_48_p2_carry__2_i_15_n_3),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[26]),
        .I4(call_ret3_reg_805[26]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[27]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[26]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .O(\l10_buf5_0_reg_330_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_8
       (.I0(icmp_ln886_1_fu_48_p2_carry__2_i_16_n_3),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[24]),
        .I4(call_ret3_reg_805[24]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_8_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[25]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[24]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .O(\l10_buf5_0_reg_330_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry__2_i_9
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[31]),
        .O(icmp_ln886_1_fu_48_p2_carry__2_i_9_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[7]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[7]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[6]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[6]),
        .O(\l10_buf5_0_reg_330_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[5]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[4]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[4]),
        .O(\l10_buf5_0_reg_330_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[3]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[3]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[2]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[2]),
        .O(\l10_buf5_0_reg_330_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_1_fu_48_p2_carry_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[1]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[1]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[0]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[0]),
        .O(\l10_buf5_0_reg_330_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[7]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[7]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[6]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[6]),
        .O(\l10_buf_0_reg_318_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[5]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[4]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[4]),
        .O(\l10_buf_0_reg_318_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[3]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[3]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[2]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[2]),
        .O(\l10_buf_0_reg_318_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_1_fu_48_p2_carry_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[1]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[1]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[0]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[0]),
        .O(\l10_buf_0_reg_318_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[15]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[14]),
        .O(\l10_buf5_0_reg_330_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[13]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[12]),
        .O(\l10_buf5_0_reg_330_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[11]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[10]),
        .O(\l10_buf5_0_reg_330_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[9]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[8]),
        .O(\l10_buf5_0_reg_330_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[14]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[15]),
        .O(\l10_buf5_0_reg_330_reg[14]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[12]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[13]),
        .O(\l10_buf5_0_reg_330_reg[14]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[10]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[11]),
        .O(\l10_buf5_0_reg_330_reg[14]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[8]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[9]),
        .O(\l10_buf5_0_reg_330_reg[14]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[23]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[22]),
        .O(\l10_buf5_0_reg_330_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[21]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[20]),
        .O(\l10_buf5_0_reg_330_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[19]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[18]),
        .O(\l10_buf5_0_reg_330_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[17]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[16]),
        .O(\l10_buf5_0_reg_330_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[22]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[23]),
        .O(\l10_buf5_0_reg_330_reg[22]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[20]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[21]),
        .O(\l10_buf5_0_reg_330_reg[22]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[18]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[19]),
        .O(\l10_buf5_0_reg_330_reg[22]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[16]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[17]),
        .O(\l10_buf5_0_reg_330_reg[22]_0 [0]));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_1
       (.I0(buf1_V_reg_789[31]),
        .I1(icmp_ln886_2_fu_54_p2_carry__2_i_9_n_3),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .I3(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I4(call_ret3_reg_805[30]),
        .I5(buf1_V_reg_789[30]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_10
       (.I0(call_ret3_reg_805[29]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_11
       (.I0(call_ret3_reg_805[27]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_12
       (.I0(call_ret3_reg_805[25]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_13
       (.I0(call_ret3_reg_805[30]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_14
       (.I0(call_ret3_reg_805[28]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_15
       (.I0(call_ret3_reg_805[26]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_16
       (.I0(call_ret3_reg_805[24]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_16_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .O(\l10_buf5_0_reg_330_reg[30]_0 [3]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_2
       (.I0(buf1_V_reg_789[29]),
        .I1(icmp_ln886_2_fu_54_p2_carry__2_i_10_n_3),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .I3(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I4(call_ret3_reg_805[28]),
        .I5(buf1_V_reg_789[28]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .O(\l10_buf5_0_reg_330_reg[30]_0 [2]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_3
       (.I0(buf1_V_reg_789[27]),
        .I1(icmp_ln886_2_fu_54_p2_carry__2_i_11_n_3),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .I3(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I4(call_ret3_reg_805[26]),
        .I5(buf1_V_reg_789[26]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .O(\l10_buf5_0_reg_330_reg[30]_0 [1]));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_4
       (.I0(buf1_V_reg_789[25]),
        .I1(icmp_ln886_2_fu_54_p2_carry__2_i_12_n_3),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .I3(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I4(call_ret3_reg_805[24]),
        .I5(buf1_V_reg_789[24]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .O(\l10_buf5_0_reg_330_reg[30]_0 [0]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_5
       (.I0(call_ret3_reg_805[31]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .I3(buf1_V_reg_789[31]),
        .I4(icmp_ln886_2_fu_54_p2_carry__2_i_13_n_3),
        .I5(buf1_V_reg_789[30]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .O(\l10_buf5_0_reg_330_reg[30]_1 [3]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_6
       (.I0(call_ret3_reg_805[29]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .I3(buf1_V_reg_789[29]),
        .I4(icmp_ln886_2_fu_54_p2_carry__2_i_14_n_3),
        .I5(buf1_V_reg_789[28]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .O(\l10_buf5_0_reg_330_reg[30]_1 [2]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_7
       (.I0(call_ret3_reg_805[27]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .I3(buf1_V_reg_789[27]),
        .I4(icmp_ln886_2_fu_54_p2_carry__2_i_15_n_3),
        .I5(buf1_V_reg_789[26]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .O(\l10_buf5_0_reg_330_reg[30]_1 [1]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_8
       (.I0(call_ret3_reg_805[25]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .I3(buf1_V_reg_789[25]),
        .I4(icmp_ln886_2_fu_54_p2_carry__2_i_16_n_3),
        .I5(buf1_V_reg_789[24]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_8_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .O(\l10_buf5_0_reg_330_reg[30]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__2_i_9
       (.I0(call_ret3_reg_805[31]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .O(icmp_ln886_2_fu_54_p2_carry__2_i_9_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[7]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[6]),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[5]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[4]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[3]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[2]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_2_fu_54_p2_carry_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[1]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[6]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[4]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[2]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_2_fu_54_p2_carry_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[0]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[15]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[15]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[14]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[14]),
        .O(\l10_buf5_0_reg_330_reg[15]_2 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[13]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[13]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[12]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[12]),
        .O(\l10_buf5_0_reg_330_reg[15]_2 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[11]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[11]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[10]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[10]),
        .O(\l10_buf5_0_reg_330_reg[15]_2 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[9]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[9]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[8]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[8]),
        .O(\l10_buf5_0_reg_330_reg[15]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[15]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[15]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[14]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[14]),
        .O(\l20_buf78_0_reg_343_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[13]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[13]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[12]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[12]),
        .O(\l20_buf78_0_reg_343_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[11]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[11]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[10]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[10]),
        .O(\l20_buf78_0_reg_343_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[9]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[9]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[8]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[8]),
        .O(\l20_buf78_0_reg_343_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[23]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[23]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[22]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[22]),
        .O(\l10_buf5_0_reg_330_reg[23]_2 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[21]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[21]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[20]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[20]),
        .O(\l10_buf5_0_reg_330_reg[23]_2 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[19]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[19]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[18]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[18]),
        .O(\l10_buf5_0_reg_330_reg[23]_2 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[17]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[17]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[16]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[16]),
        .O(\l10_buf5_0_reg_330_reg[23]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[23]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[23]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[22]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[22]),
        .O(\l20_buf78_0_reg_343_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[21]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[21]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[20]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[20]),
        .O(\l20_buf78_0_reg_343_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[19]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[19]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[18]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[18]),
        .O(\l20_buf78_0_reg_343_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[17]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[17]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[16]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[16]),
        .O(\l20_buf78_0_reg_343_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry__2_i_9_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__2_i_9_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__2_i_13_n_3),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[30]),
        .I4(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I5(call_ret4_reg_811[30]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_10
       (.I0(call_ret4_reg_811[29]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[29]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_11
       (.I0(call_ret4_reg_811[27]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[27]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_12
       (.I0(call_ret4_reg_811[25]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[25]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_13
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .I1(call_ret3_reg_805[31]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[31]),
        .I3(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I4(call_ret4_reg_811[31]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_14
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .I1(call_ret3_reg_805[29]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[29]),
        .I3(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I4(call_ret4_reg_811[29]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_15
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .I1(call_ret3_reg_805[27]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[27]),
        .I3(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I4(call_ret4_reg_811[27]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_16
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .I1(call_ret3_reg_805[25]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[25]),
        .I3(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I4(call_ret4_reg_811[25]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_16_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[31]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[30]),
        .O(\l10_buf5_0_reg_330_reg[31]_1 [3]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry__2_i_10_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__2_i_10_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__2_i_14_n_3),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[28]),
        .I4(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I5(call_ret4_reg_811[28]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[29]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[28]),
        .O(\l10_buf5_0_reg_330_reg[31]_1 [2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry__2_i_11_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__2_i_11_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__2_i_15_n_3),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[26]),
        .I4(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I5(call_ret4_reg_811[26]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[27]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[26]),
        .O(\l10_buf5_0_reg_330_reg[31]_1 [1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry__2_i_12_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__2_i_12_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__2_i_16_n_3),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[24]),
        .I4(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I5(call_ret4_reg_811[24]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[25]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[24]),
        .O(\l10_buf5_0_reg_330_reg[31]_1 [0]));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_5
       (.I0(icmp_ln886_3_fu_60_p2_carry__2_i_13_n_3),
        .I1(call_ret4_reg_811[30]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[30]),
        .I4(call_ret3_reg_805[30]),
        .I5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[31]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[30]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .O(\l20_buf78_0_reg_343_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_6
       (.I0(icmp_ln886_3_fu_60_p2_carry__2_i_14_n_3),
        .I1(call_ret4_reg_811[28]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[28]),
        .I4(call_ret3_reg_805[28]),
        .I5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[29]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[28]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .O(\l20_buf78_0_reg_343_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_7
       (.I0(icmp_ln886_3_fu_60_p2_carry__2_i_15_n_3),
        .I1(call_ret4_reg_811[26]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[26]),
        .I4(call_ret3_reg_805[26]),
        .I5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[27]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[26]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .O(\l20_buf78_0_reg_343_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_8
       (.I0(icmp_ln886_3_fu_60_p2_carry__2_i_16_n_3),
        .I1(call_ret4_reg_811[24]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[24]),
        .I4(call_ret3_reg_805[24]),
        .I5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_8_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[25]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[24]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .O(\l20_buf78_0_reg_343_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry__2_i_9
       (.I0(call_ret4_reg_811[31]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[31]),
        .O(icmp_ln886_3_fu_60_p2_carry__2_i_9_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[7]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[7]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[6]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[6]),
        .O(\l10_buf5_0_reg_330_reg[7]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[5]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[4]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[4]),
        .O(\l10_buf5_0_reg_330_reg[7]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[3]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[3]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[2]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[2]),
        .O(\l10_buf5_0_reg_330_reg[7]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_3_fu_60_p2_carry_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[1]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[1]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[0]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[0]),
        .O(\l10_buf5_0_reg_330_reg[7]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[7]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[7]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[6]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[6]),
        .O(\l20_buf78_0_reg_343_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[5]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[4]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[4]),
        .O(\l20_buf78_0_reg_343_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[3]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[3]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[2]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[2]),
        .O(\l20_buf78_0_reg_343_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_3_fu_60_p2_carry_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[1]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[1]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[0]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[0]),
        .O(\l20_buf78_0_reg_343_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry__0_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[15]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[15]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[14]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[14]),
        .O(\l10_buf5_0_reg_330_reg[15]_3 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry__0_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[13]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[13]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[12]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[12]),
        .O(\l10_buf5_0_reg_330_reg[15]_3 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry__0_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[11]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[11]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[10]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[10]),
        .O(\l10_buf5_0_reg_330_reg[15]_3 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry__0_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[9]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[9]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[8]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[8]),
        .O(\l10_buf5_0_reg_330_reg[15]_3 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry__0_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[15]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[15]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[14]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[14]),
        .O(\l00_buf3_0_reg_306_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry__0_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[13]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[13]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[12]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[12]),
        .O(\l00_buf3_0_reg_306_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry__0_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[11]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[11]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[10]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[10]),
        .O(\l00_buf3_0_reg_306_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry__0_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[9]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[9]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[8]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[8]),
        .O(\l00_buf3_0_reg_306_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry__1_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[23]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[23]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[22]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[22]),
        .O(\l10_buf5_0_reg_330_reg[23]_3 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry__1_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[21]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[21]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[20]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[20]),
        .O(\l10_buf5_0_reg_330_reg[23]_3 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry__1_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[19]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[19]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[18]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[18]),
        .O(\l10_buf5_0_reg_330_reg[23]_3 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry__1_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[17]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[17]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[16]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[16]),
        .O(\l10_buf5_0_reg_330_reg[23]_3 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry__1_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[23]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[23]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[22]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[22]),
        .O(\l00_buf3_0_reg_306_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry__1_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[21]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[21]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[20]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[20]),
        .O(\l00_buf3_0_reg_306_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry__1_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[19]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[19]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[18]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[18]),
        .O(\l00_buf3_0_reg_306_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry__1_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[17]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[17]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[16]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[16]),
        .O(\l00_buf3_0_reg_306_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'h444444D4D4D444D4)) 
    icmp_ln886_fu_42_p2_carry__2_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry__2_i_9_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__2_i_9_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__2_i_13_n_3),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[30]),
        .I4(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I5(call_ret2_reg_799[30]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry__2_i_10
       (.I0(call_ret2_reg_799[29]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[29]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry__2_i_11
       (.I0(call_ret2_reg_799[27]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[27]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry__2_i_12
       (.I0(call_ret2_reg_799[25]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[25]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry__2_i_13
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .I1(call_ret3_reg_805[31]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[31]),
        .I3(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I4(call_ret2_reg_799[31]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry__2_i_14
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .I1(call_ret3_reg_805[29]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[29]),
        .I3(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I4(call_ret2_reg_799[29]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry__2_i_15
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .I1(call_ret3_reg_805[27]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[27]),
        .I3(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I4(call_ret2_reg_799[27]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry__2_i_16
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .I1(call_ret3_reg_805[25]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[25]),
        .I3(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I4(call_ret2_reg_799[25]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_16_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln886_fu_42_p2_carry__2_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[31]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[30]),
        .O(\l10_buf5_0_reg_330_reg[31]_2 [3]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry__2_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry__2_i_10_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__2_i_10_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__2_i_14_n_3),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[28]),
        .I4(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I5(call_ret2_reg_799[28]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry__2_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[29]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[28]),
        .O(\l10_buf5_0_reg_330_reg[31]_2 [2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry__2_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry__2_i_11_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__2_i_11_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__2_i_15_n_3),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[26]),
        .I4(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I5(call_ret2_reg_799[26]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry__2_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[27]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[26]),
        .O(\l10_buf5_0_reg_330_reg[31]_2 [1]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry__2_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry__2_i_12_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__2_i_12_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__2_i_16_n_3),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[24]),
        .I4(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I5(call_ret2_reg_799[24]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry__2_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[25]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[24]),
        .O(\l10_buf5_0_reg_330_reg[31]_2 [0]));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry__2_i_5
       (.I0(icmp_ln886_fu_42_p2_carry__2_i_13_n_3),
        .I1(call_ret2_reg_799[30]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[30]),
        .I4(call_ret3_reg_805[30]),
        .I5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry__2_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[31]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[30]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .O(\l00_buf3_0_reg_306_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry__2_i_6
       (.I0(icmp_ln886_fu_42_p2_carry__2_i_14_n_3),
        .I1(call_ret2_reg_799[28]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[28]),
        .I4(call_ret3_reg_805[28]),
        .I5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry__2_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[29]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[28]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .O(\l00_buf3_0_reg_306_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry__2_i_7
       (.I0(icmp_ln886_fu_42_p2_carry__2_i_15_n_3),
        .I1(call_ret2_reg_799[26]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[26]),
        .I4(call_ret3_reg_805[26]),
        .I5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry__2_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[27]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[26]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .O(\l00_buf3_0_reg_306_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry__2_i_8
       (.I0(icmp_ln886_fu_42_p2_carry__2_i_16_n_3),
        .I1(call_ret2_reg_799[24]),
        .I2(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[24]),
        .I4(call_ret3_reg_805[24]),
        .I5(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_8_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry__2_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[25]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[24]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .O(\l00_buf3_0_reg_306_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry__2_i_9
       (.I0(call_ret2_reg_799[31]),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[31]),
        .O(icmp_ln886_fu_42_p2_carry__2_i_9_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[7]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[7]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[6]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[6]),
        .O(\l10_buf5_0_reg_330_reg[7]_2 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[5]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[4]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[4]),
        .O(\l10_buf5_0_reg_330_reg[7]_2 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[3]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[3]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[2]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[2]),
        .O(\l10_buf5_0_reg_330_reg[7]_2 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_42_p2_carry_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[1]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[1]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[0]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[0]),
        .O(\l10_buf5_0_reg_330_reg[7]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[7]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[7]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[6]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[6]),
        .O(\l00_buf3_0_reg_306_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[5]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[4]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[4]),
        .O(\l00_buf3_0_reg_306_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[3]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[3]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[2]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[2]),
        .O(\l00_buf3_0_reg_306_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_42_p2_carry_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[1]),
        .I1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[1]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[0]),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[0]),
        .O(\l00_buf3_0_reg_306_reg[7]_0 [0]));
  CARRY4 icmp_ln88_fu_470_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln88_fu_470_p2,icmp_ln88_fu_470_p2_carry_n_4,icmp_ln88_fu_470_p2_carry_n_5,icmp_ln88_fu_470_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln88_fu_470_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln88_fu_470_p2_carry_i_1_n_3,icmp_ln88_fu_470_p2_carry_i_2_n_3,icmp_ln88_fu_470_p2_carry_i_3_n_3,icmp_ln88_fu_470_p2_carry_i_4_n_3}));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    icmp_ln88_fu_470_p2_carry_i_1
       (.I0(col_V_14_reg_728_reg[10]),
        .I1(\col_V_14_reg_728[8]_i_2_n_3 ),
        .I2(\col_V_reg_294_reg_n_3_[10] ),
        .I3(\icmp_ln88_reg_733_reg[0]_0 [10]),
        .I4(\col_V_14_reg_728[10]_i_3_n_3 ),
        .I5(\icmp_ln88_reg_733_reg[0]_0 [9]),
        .O(icmp_ln88_fu_470_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln88_fu_470_p2_carry_i_2
       (.I0(\col_V_14_reg_728[10]_i_4_n_3 ),
        .I1(\icmp_ln88_reg_733_reg[0]_0 [7]),
        .I2(\icmp_ln88_reg_733_reg[0]_0 [8]),
        .I3(\col_V_14_reg_728[10]_i_7_n_3 ),
        .I4(\icmp_ln88_reg_733_reg[0]_0 [6]),
        .I5(\col_V_14_reg_728[10]_i_6_n_3 ),
        .O(icmp_ln88_fu_470_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln88_fu_470_p2_carry_i_3
       (.I0(icmp_ln88_fu_470_p2_carry_i_5_n_3),
        .I1(\icmp_ln88_reg_733_reg[0]_0 [4]),
        .I2(\icmp_ln88_reg_733_reg[0]_0 [5]),
        .I3(icmp_ln88_fu_470_p2_carry_i_6_n_3),
        .I4(\icmp_ln88_reg_733_reg[0]_0 [3]),
        .I5(icmp_ln88_fu_470_p2_carry_i_7_n_3),
        .O(icmp_ln88_fu_470_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln88_fu_470_p2_carry_i_4
       (.I0(icmp_ln88_fu_470_p2_carry_i_8_n_3),
        .I1(\icmp_ln88_reg_733_reg[0]_0 [1]),
        .I2(\icmp_ln88_reg_733_reg[0]_0 [2]),
        .I3(icmp_ln88_fu_470_p2_carry_i_9_n_3),
        .I4(\icmp_ln88_reg_733_reg[0]_0 [0]),
        .I5(col_V_14_fu_464_p2[0]),
        .O(icmp_ln88_fu_470_p2_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    icmp_ln88_fu_470_p2_carry_i_5
       (.I0(col_V_14_reg_728_reg[4]),
        .I1(icmp_ln88_reg_733),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\col_V_reg_294_reg_n_3_[4] ),
        .O(icmp_ln88_fu_470_p2_carry_i_5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    icmp_ln88_fu_470_p2_carry_i_6
       (.I0(col_V_14_reg_728_reg[5]),
        .I1(icmp_ln88_reg_733),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\col_V_reg_294_reg_n_3_[5] ),
        .O(icmp_ln88_fu_470_p2_carry_i_6_n_3));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    icmp_ln88_fu_470_p2_carry_i_7
       (.I0(col_V_14_reg_728_reg[3]),
        .I1(icmp_ln88_reg_733),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\col_V_reg_294_reg_n_3_[3] ),
        .O(icmp_ln88_fu_470_p2_carry_i_7_n_3));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    icmp_ln88_fu_470_p2_carry_i_8
       (.I0(col_V_14_reg_728_reg[1]),
        .I1(icmp_ln88_reg_733),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\col_V_reg_294_reg_n_3_[1] ),
        .O(icmp_ln88_fu_470_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    icmp_ln88_fu_470_p2_carry_i_9
       (.I0(col_V_14_reg_728_reg[2]),
        .I1(icmp_ln88_reg_733),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\col_V_reg_294_reg_n_3_[2] ),
        .O(icmp_ln88_fu_470_p2_carry_i_9_n_3));
  LUT5 #(
    .INIT(32'h55450000)) 
    \icmp_ln88_reg_733[0]_i_1 
       (.I0(\icmp_ln88_reg_733[0]_i_2_n_3 ),
        .I1(img_out_data_full_n),
        .I2(ap_enable_reg_pp0_iter8_reg_n_3),
        .I3(icmp_ln870_reg_759_pp0_iter7_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\icmp_ln88_reg_733[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \icmp_ln88_reg_733[0]_i_2 
       (.I0(\SRL_SIG_reg[1][0] [7]),
        .I1(\SRL_SIG_reg[1][0] [2]),
        .I2(icmp_ln88_reg_733),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(thresh_data_empty_n),
        .O(\icmp_ln88_reg_733[0]_i_2_n_3 ));
  FDRE \icmp_ln88_reg_733_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln88_reg_733[0]_i_1_n_3 ),
        .D(icmp_ln88_reg_733),
        .Q(icmp_ln88_reg_733_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln88_reg_733_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln88_reg_733_pp0_iter1_reg),
        .Q(icmp_ln88_reg_733_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln88_reg_733_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln88_reg_733_pp0_iter2_reg),
        .Q(icmp_ln88_reg_733_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln88_reg_733_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln88_reg_733_pp0_iter3_reg),
        .Q(icmp_ln88_reg_733_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln88_reg_733_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln88_reg_733_pp0_iter4_reg),
        .Q(icmp_ln88_reg_733_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln88_reg_733_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln88_reg_733_pp0_iter5_reg),
        .Q(\icmp_ln88_reg_733_pp0_iter6_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln88_reg_733_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln88_reg_733_pp0_iter6_reg_reg_n_3_[0] ),
        .Q(\icmp_ln88_reg_733_pp0_iter7_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln88_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln88_reg_733[0]_i_1_n_3 ),
        .D(icmp_ln88_fu_470_p2),
        .Q(icmp_ln88_reg_733),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555555DFFFFFFFFF)) 
    internal_full_n_i_2__23
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(internal_full_n_i_3__4_n_3),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(P0_V_1_reg_3390),
        .I4(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready),
        .I5(\SRL_SIG_reg[1][0]_0 ),
        .O(\ap_CS_fsm_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    internal_full_n_i_3__4
       (.I0(ap_enable_reg_pp0_iter8_reg_n_3),
        .I1(icmp_ln870_reg_759_pp0_iter7_reg),
        .I2(\SRL_SIG_reg[1][0] [7]),
        .I3(\SRL_SIG_reg[1][0] [2]),
        .O(internal_full_n_i_3__4_n_3));
  FDRE \l00_buf3_0_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[0]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[0]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[10]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[10]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[11]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[11]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[12]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[12]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[13]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[13]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[14]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[14]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[15]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[15]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[16] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[16]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[16]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[17] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[17]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[17]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[18] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[18]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[18]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[19] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[19]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[19]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[1]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[1]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[20] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[20]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[20]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[21] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[21]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[21]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[22] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[22]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[22]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[23] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[23]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[23]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[24] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[24]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[24]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[25] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[25]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[25]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[26] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[26]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[26]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[27] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[27]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[27]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[28] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[28]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[28]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[29] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[29]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[29]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[2]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[2]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[30] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[30]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[30]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[31] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[31]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[31]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[3]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[3]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[4]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[4]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[5]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[5]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[6]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[6]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[7]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[7]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[8]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[8]),
        .R(l00_buf3_0_reg_306));
  FDRE \l00_buf3_0_reg_306_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret2_reg_799[9]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_4[9]),
        .R(l00_buf3_0_reg_306));
  LUT4 #(
    .INIT(16'h7000)) 
    \l10_buf5_0_reg_330[31]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .I2(\l00_buf3_0_reg_306_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(l00_buf3_0_reg_306));
  LUT2 #(
    .INIT(4'h8)) 
    \l10_buf5_0_reg_330[31]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419_n_7),
        .O(l00_buf3_0_reg_3060));
  FDRE \l10_buf5_0_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[0]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[0]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[10]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[10]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[11]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[11]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[12]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[12]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[13]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[13]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[14]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[14]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[15]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[15]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[16] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[16]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[16]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[17] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[17]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[17]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[18] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[18]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[18]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[19] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[19]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[19]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[1]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[1]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[20] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[20]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[20]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[21] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[21]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[21]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[22] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[22]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[22]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[23] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[23]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[23]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[24] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[24]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[25] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[25]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[26] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[26]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[27] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[27]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[28] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[28]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[29] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[29]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[2]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[2]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[30] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[30]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[31] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[31]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[3]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[3]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[4]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[4]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[5]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[5]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[6]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[6]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[7]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[7]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[8]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[8]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf5_0_reg_330_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret3_reg_805[9]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[9]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[0]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[0]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[10]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[10]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[11]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[11]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[12]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[12]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[13]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[13]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[14]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[14]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[15]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[15]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[16] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[16]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[16]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[17] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[17]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[17]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[18] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[18]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[18]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[19] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[19]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[19]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[1]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[1]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[20] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[20]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[20]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[21] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[21]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[21]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[22] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[22]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[22]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[23] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[23]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[23]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[24] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[24]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[24]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[25] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[25]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[25]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[26] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[26]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[26]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[27] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[27]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[27]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[28] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[28]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[28]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[29] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[29]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[29]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[2]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[2]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[30] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[30]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[30]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[31] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[31]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[31]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[3]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[3]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[4]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[4]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[5]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[5]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[6]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[6]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[7]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[7]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[8]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[8]),
        .R(l00_buf3_0_reg_306));
  FDRE \l10_buf_0_reg_318_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_6[9]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_5[9]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[0]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[0]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[10] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[10]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[10]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[11] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[11]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[11]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[12] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[12]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[12]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[13] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[13]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[13]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[14] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[14]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[14]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[15] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[15]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[15]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[16] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[16]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[16]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[17] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[17]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[17]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[18] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[18]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[18]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[19] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[19]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[19]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[1] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[1]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[1]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[20] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[20]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[20]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[21] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[21]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[21]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[22] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[22]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[22]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[23] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[23]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[23]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[24] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[24]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[24]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[25] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[25]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[25]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[26] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[26]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[26]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[27] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[27]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[27]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[28] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[28]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[28]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[29] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[29]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[29]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[2] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[2]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[2]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[30] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[30]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[30]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[31] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[31]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[31]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[3] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[3]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[3]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[4] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[4]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[4]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[5] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[5]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[5]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[6] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[6]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[6]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[7] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[7]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[7]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[8] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[8]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[8]),
        .R(l00_buf3_0_reg_306));
  FDRE \l20_buf78_0_reg_343_reg[9] 
       (.C(ap_clk),
        .CE(l00_buf3_0_reg_3060),
        .D(call_ret4_reg_811[9]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_7[9]),
        .R(l00_buf3_0_reg_306));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \lhs_V_reg_395[0]_i_1 
       (.I0(\SRL_SIG_reg[1][0] [7]),
        .I1(\lhs_V_reg_395_reg[7]_1 [0]),
        .O(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[0]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \lhs_V_reg_395[1]_i_1 
       (.I0(\SRL_SIG_reg[1][0] [7]),
        .I1(\lhs_V_reg_395_reg[7]_1 [1]),
        .O(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \lhs_V_reg_395[2]_i_1 
       (.I0(\SRL_SIG_reg[1][0] [7]),
        .I1(\lhs_V_reg_395_reg[7]_1 [2]),
        .O(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \lhs_V_reg_395[3]_i_1 
       (.I0(\SRL_SIG_reg[1][0] [7]),
        .I1(\lhs_V_reg_395_reg[7]_1 [3]),
        .O(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \lhs_V_reg_395[4]_i_1 
       (.I0(\SRL_SIG_reg[1][0] [7]),
        .I1(\lhs_V_reg_395_reg[7]_1 [4]),
        .O(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[4]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \lhs_V_reg_395[5]_i_1 
       (.I0(\SRL_SIG_reg[1][0] [7]),
        .I1(\lhs_V_reg_395_reg[7]_1 [5]),
        .O(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[5]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \lhs_V_reg_395[6]_i_1 
       (.I0(\SRL_SIG_reg[1][0] [7]),
        .I1(\lhs_V_reg_395_reg[7]_1 [6]),
        .O(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \lhs_V_reg_395[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(\icmp_ln88_reg_733_pp0_iter7_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter8_reg_n_3),
        .O(\lhs_V_reg_395[7]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lhs_V_reg_395[7]_i_2 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(\l00_buf3_0_reg_306_reg[0]_0 ),
        .O(load));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \lhs_V_reg_395[7]_i_3 
       (.I0(\SRL_SIG_reg[1][0] [7]),
        .I1(\lhs_V_reg_395_reg[7]_1 [7]),
        .O(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[7]));
  FDRE \lhs_V_reg_395_reg[0] 
       (.C(ap_clk),
        .CE(load),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[0]),
        .Q(\lhs_V_reg_395_reg[7]_0 [0]),
        .R(\lhs_V_reg_395[7]_i_1_n_3 ));
  FDRE \lhs_V_reg_395_reg[1] 
       (.C(ap_clk),
        .CE(load),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[1]),
        .Q(\lhs_V_reg_395_reg[7]_0 [1]),
        .R(\lhs_V_reg_395[7]_i_1_n_3 ));
  FDRE \lhs_V_reg_395_reg[2] 
       (.C(ap_clk),
        .CE(load),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[2]),
        .Q(\lhs_V_reg_395_reg[7]_0 [2]),
        .R(\lhs_V_reg_395[7]_i_1_n_3 ));
  FDRE \lhs_V_reg_395_reg[3] 
       (.C(ap_clk),
        .CE(load),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[3]),
        .Q(\lhs_V_reg_395_reg[7]_0 [3]),
        .R(\lhs_V_reg_395[7]_i_1_n_3 ));
  FDRE \lhs_V_reg_395_reg[4] 
       (.C(ap_clk),
        .CE(load),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[4]),
        .Q(\lhs_V_reg_395_reg[7]_0 [4]),
        .R(\lhs_V_reg_395[7]_i_1_n_3 ));
  FDRE \lhs_V_reg_395_reg[5] 
       (.C(ap_clk),
        .CE(load),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[5]),
        .Q(\lhs_V_reg_395_reg[7]_0 [5]),
        .R(\lhs_V_reg_395[7]_i_1_n_3 ));
  FDRE \lhs_V_reg_395_reg[6] 
       (.C(ap_clk),
        .CE(load),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[6]),
        .Q(\lhs_V_reg_395_reg[7]_0 [6]),
        .R(\lhs_V_reg_395[7]_i_1_n_3 ));
  FDRE \lhs_V_reg_395_reg[7] 
       (.C(ap_clk),
        .CE(load),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_p_read10[7]),
        .Q(\lhs_V_reg_395_reg[7]_0 [7]),
        .R(\lhs_V_reg_395[7]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__26 
       (.I0(\mOutPtr[0]_i_2__7_n_3 ),
        .I1(\mOutPtr_reg[0]_3 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__32 
       (.I0(img_out_data_full_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_img_out_420_write),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(B_V_data_1_sel_wr01_out),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
    \mOutPtr[0]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter8_reg_n_3),
        .I1(icmp_ln870_reg_759_pp0_iter7_reg),
        .I2(\mOutPtr_reg[1] ),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(P0_V_1_reg_3390),
        .I5(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready),
        .O(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_img_out_420_write));
  LUT6 #(
    .INIT(64'hA999555555555555)) 
    \mOutPtr[0]_i_2__7 
       (.I0(\mOutPtr_reg[0]_2 ),
        .I1(ram_reg_0_2),
        .I2(tmp_V_reg_7370),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\SRL_SIG_reg[1][0]_0 ),
        .I5(thresh_data_empty_n),
        .O(\mOutPtr[0]_i_2__7_n_3 ));
  LUT6 #(
    .INIT(64'hEA00000000000000)) 
    \mOutPtr[1]_i_2__16 
       (.I0(ram_reg_0_2),
        .I1(tmp_V_reg_7370),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .I4(thresh_data_empty_n),
        .I5(\mOutPtr_reg[0]_2 ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8AAA8)) 
    \mOutPtr[1]_i_2__21 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready),
        .I2(P0_V_1_reg_3390),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\mOutPtr_reg[1] ),
        .I5(\tmp_V_reg_737[30]_i_3_n_3 ),
        .O(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write));
  LUT6 #(
    .INIT(64'h0000000077777FFF)) 
    \mOutPtr[1]_i_3__11 
       (.I0(thresh_data_empty_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(tmp_V_reg_7370),
        .I4(ram_reg_0_2),
        .I5(\mOutPtr_reg[0]_2 ),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h44F4444444444444)) 
    ram_reg_0_i_1
       (.I0(ram_reg_0),
        .I1(ram_reg_0_0[1]),
        .I2(\SRL_SIG_reg[1][0] [2]),
        .I3(\SRL_SIG_reg[1][0] [7]),
        .I4(trunc_ln878_reg_923[1]),
        .I5(ram_reg_0_i_32_n_3),
        .O(we1));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_0_i_10
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[4]),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_7[4]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_8[4]),
        .O(addr1[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_i_10__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[2]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ram_reg_0_8[2]),
        .O(\col_V_reg_294_pp0_iter1_reg_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_10__1
       (.I0(ram_reg_0_9[2]),
        .I1(ram_reg_0_6),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[2]),
        .I3(\SRL_SIG_reg[1][0] [5]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ram_reg_0_8[2]),
        .O(\zext_ln534_reg_886_reg[10] [2]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_0_i_11
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[3]),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_7[3]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_8[3]),
        .O(addr1[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_i_11__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[1]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ram_reg_0_8[1]),
        .O(\col_V_reg_294_pp0_iter1_reg_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_11__1
       (.I0(ram_reg_0_9[1]),
        .I1(ram_reg_0_6),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[1]),
        .I3(\SRL_SIG_reg[1][0] [5]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ram_reg_0_8[1]),
        .O(\zext_ln534_reg_886_reg[10] [1]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_0_i_12
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[2]),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_7[2]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_8[2]),
        .O(addr1[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_i_12__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[0]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ram_reg_0_8[0]),
        .O(\col_V_reg_294_pp0_iter1_reg_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_12__1
       (.I0(ram_reg_0_9[0]),
        .I1(ram_reg_0_6),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[0]),
        .I3(\SRL_SIG_reg[1][0] [5]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ram_reg_0_8[0]),
        .O(\zext_ln534_reg_886_reg[10] [0]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_0_i_13
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[1]),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_7[1]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_8[1]),
        .O(addr1[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_13__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[15]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [15]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_13__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[15]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[15]),
        .O(ap_enable_reg_pp1_iter1_reg[15]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_0_i_14
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[0]),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_7[0]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_8[0]),
        .O(addr1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_14__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[14]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [14]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_14__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[14]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[14]),
        .O(ap_enable_reg_pp1_iter1_reg[14]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_15
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[15]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_15__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[13]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [13]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_15__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[13]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[13]),
        .O(ap_enable_reg_pp1_iter1_reg[13]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_16
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[14]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_16__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[12]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [12]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_16__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[12]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[12]),
        .O(ap_enable_reg_pp1_iter1_reg[12]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_17
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[13]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_17__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[11]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [11]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_17__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[11]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[11]),
        .O(ap_enable_reg_pp1_iter1_reg[11]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_18
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[12]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_18__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[10]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [10]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_18__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[10]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[10]),
        .O(ap_enable_reg_pp1_iter1_reg[10]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_19
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[11]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_19__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[9]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [9]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_19__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[9]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[9]),
        .O(ap_enable_reg_pp1_iter1_reg[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    ram_reg_0_i_1__0
       (.I0(\SRL_SIG_reg[1][0] [2]),
        .I1(\SRL_SIG_reg[1][0] [7]),
        .I2(trunc_ln878_reg_923[0]),
        .I3(trunc_ln878_reg_923[1]),
        .I4(ram_reg_0_i_32_n_3),
        .I5(ram_reg_0_1),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFAAABAAABAAAB)) 
    ram_reg_0_i_1__1
       (.I0(ram_reg_0_i_34_n_3),
        .I1(ram_reg_0_0[0]),
        .I2(ram_reg_0),
        .I3(ram_reg_0_0[1]),
        .I4(thresh_data_empty_n),
        .I5(ram_reg_0_2),
        .O(\bottom_V_3_reg_950_reg[0] ));
  LUT4 #(
    .INIT(16'h8880)) 
    ram_reg_0_i_2
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\SRL_SIG_reg[1][0] [2]),
        .I3(\SRL_SIG_reg[1][0] [7]),
        .O(ce0));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_20
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[10]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_20__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[8]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [8]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_20__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[8]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[8]),
        .O(ap_enable_reg_pp1_iter1_reg[8]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_21
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[9]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_21__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[7]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [7]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_21__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[7]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[7]),
        .O(ap_enable_reg_pp1_iter1_reg[7]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_22
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[8]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_22__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[6]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [6]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_22__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[6]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[6]),
        .O(ap_enable_reg_pp1_iter1_reg[6]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_23
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[7]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_23__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[5]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [5]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_23__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[5]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[5]),
        .O(ap_enable_reg_pp1_iter1_reg[5]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_24
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[6]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_24__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[4]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [4]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_24__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[4]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[4]),
        .O(ap_enable_reg_pp1_iter1_reg[4]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_25
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[5]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_25__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[3]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [3]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_25__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[3]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[3]),
        .O(ap_enable_reg_pp1_iter1_reg[3]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_26
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[4]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_26__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[2]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [2]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_26__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[2]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[2]),
        .O(ap_enable_reg_pp1_iter1_reg[2]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_27
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[3]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_27__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[1]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [1]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_27__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[1]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[1]),
        .O(ap_enable_reg_pp1_iter1_reg[1]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_28
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[2]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_28__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[0]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [0]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_28__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[0]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[0]),
        .O(ap_enable_reg_pp1_iter1_reg[0]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_29
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[1]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_29__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[17]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [17]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_29__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[17]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[17]),
        .O(ap_enable_reg_pp1_iter1_reg[17]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[10]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ram_reg_0_8[10]),
        .O(\col_V_reg_294_pp0_iter1_reg_reg[10]_0 [10]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_2__1
       (.I0(ram_reg_0_9[10]),
        .I1(ram_reg_0_6),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[10]),
        .I3(\SRL_SIG_reg[1][0] [5]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ram_reg_0_8[10]),
        .O(\zext_ln534_reg_886_reg[10] [10]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_i_3
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(icmp_ln88_reg_733_pp0_iter3_reg),
        .O(buf1_load_reg_7700));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_30
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[0]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_0_i_30__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[16]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [16]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_0_i_30__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[16]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[16]),
        .O(ap_enable_reg_pp1_iter1_reg[16]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    ram_reg_0_i_31
       (.I0(ce1),
        .I1(thresh_data_empty_n),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_0_6),
        .O(WEA));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_31__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[17]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[17]));
  LUT6 #(
    .INIT(64'hFFFF888088808880)) 
    ram_reg_0_i_31__1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\SRL_SIG_reg[1][0] [2]),
        .I3(\SRL_SIG_reg[1][0] [7]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(\SRL_SIG_reg[1][0] [5]),
        .O(ce1));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_i_32
       (.I0(icmp_ln88_reg_733_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ram_reg_0_i_32_n_3));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_0_i_32__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[16]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[16]));
  LUT5 #(
    .INIT(32'hFFFF8880)) 
    ram_reg_0_i_33
       (.I0(\SRL_SIG_reg[1][0] [0]),
        .I1(ram_reg_0_4),
        .I2(thresh_data_empty_n),
        .I3(ram_reg_0_5),
        .I4(ce1),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_0_i_34
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(icmp_ln88_reg_733_pp0_iter1_reg),
        .I3(trunc_ln878_reg_923[1]),
        .I4(trunc_ln878_reg_923[0]),
        .I5(ram_reg_0_3),
        .O(ram_reg_0_i_34_n_3));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[9]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ram_reg_0_8[9]),
        .O(\col_V_reg_294_pp0_iter1_reg_reg[10]_0 [9]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_3__1
       (.I0(ram_reg_0_9[9]),
        .I1(ram_reg_0_6),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[9]),
        .I3(\SRL_SIG_reg[1][0] [5]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ram_reg_0_8[9]),
        .O(\zext_ln534_reg_886_reg[10] [9]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_0_i_4
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[10]),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_7[10]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_8[10]),
        .O(addr1[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[8]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ram_reg_0_8[8]),
        .O(\col_V_reg_294_pp0_iter1_reg_reg[10]_0 [8]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_4__1
       (.I0(ram_reg_0_9[8]),
        .I1(ram_reg_0_6),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[8]),
        .I3(\SRL_SIG_reg[1][0] [5]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ram_reg_0_8[8]),
        .O(\zext_ln534_reg_886_reg[10] [8]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_0_i_5
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[9]),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_7[9]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_8[9]),
        .O(addr1[9]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[7]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ram_reg_0_8[7]),
        .O(\col_V_reg_294_pp0_iter1_reg_reg[10]_0 [7]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_5__1
       (.I0(ram_reg_0_9[7]),
        .I1(ram_reg_0_6),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[7]),
        .I3(\SRL_SIG_reg[1][0] [5]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ram_reg_0_8[7]),
        .O(\zext_ln534_reg_886_reg[10] [7]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_0_i_6
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[8]),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_7[8]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_8[8]),
        .O(addr1[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[6]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ram_reg_0_8[6]),
        .O(\col_V_reg_294_pp0_iter1_reg_reg[10]_0 [6]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_6__1
       (.I0(ram_reg_0_9[6]),
        .I1(ram_reg_0_6),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[6]),
        .I3(\SRL_SIG_reg[1][0] [5]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ram_reg_0_8[6]),
        .O(\zext_ln534_reg_886_reg[10] [6]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_0_i_7
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[7]),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_7[7]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_8[7]),
        .O(addr1[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[5]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ram_reg_0_8[5]),
        .O(\col_V_reg_294_pp0_iter1_reg_reg[10]_0 [5]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_7__1
       (.I0(ram_reg_0_9[5]),
        .I1(ram_reg_0_6),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[5]),
        .I3(\SRL_SIG_reg[1][0] [5]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ram_reg_0_8[5]),
        .O(\zext_ln534_reg_886_reg[10] [5]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_0_i_8
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[6]),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_7[6]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_8[6]),
        .O(addr1[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[4]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ram_reg_0_8[4]),
        .O(\col_V_reg_294_pp0_iter1_reg_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_8__1
       (.I0(ram_reg_0_9[4]),
        .I1(ram_reg_0_6),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[4]),
        .I3(\SRL_SIG_reg[1][0] [5]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ram_reg_0_8[4]),
        .O(\zext_ln534_reg_886_reg[10] [4]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_0_i_9
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[5]),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_7[5]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_8[5]),
        .O(addr1[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_0_i_9__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[3]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ram_reg_0_8[3]),
        .O(\col_V_reg_294_pp0_iter1_reg_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_9__1
       (.I0(ram_reg_0_9[3]),
        .I1(ram_reg_0_6),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address1[3]),
        .I3(\SRL_SIG_reg[1][0] [5]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ram_reg_0_8[3]),
        .O(\zext_ln534_reg_886_reg[10] [3]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_1_i_1
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[30]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[30]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_1_i_10
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[21]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_1_i_10__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[21]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [21]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_1_i_10__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[21]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[21]),
        .O(ap_enable_reg_pp1_iter1_reg[21]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_1_i_11
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[20]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_1_i_11__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[20]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [20]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_1_i_11__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[20]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[20]),
        .O(ap_enable_reg_pp1_iter1_reg[20]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_1_i_12
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[19]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_1_i_12__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[19]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [19]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_1_i_12__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[19]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[19]),
        .O(ap_enable_reg_pp1_iter1_reg[19]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_1_i_13
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[18]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_1_i_13__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[18]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [18]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_1_i_13__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[18]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[18]),
        .O(ap_enable_reg_pp1_iter1_reg[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_1_i_1__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[30]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [30]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_1_i_1__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[30]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[30]),
        .O(ap_enable_reg_pp1_iter1_reg[30]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_1_i_2
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[29]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[29]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_1_i_2__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[29]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [29]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_1_i_2__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[29]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[29]),
        .O(ap_enable_reg_pp1_iter1_reg[29]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_1_i_3
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[28]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_1_i_3__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[28]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [28]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_1_i_3__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[28]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[28]),
        .O(ap_enable_reg_pp1_iter1_reg[28]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_1_i_4
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[27]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_1_i_4__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[27]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [27]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_1_i_4__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[27]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[27]),
        .O(ap_enable_reg_pp1_iter1_reg[27]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_1_i_5
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[26]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_1_i_5__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[26]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [26]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_1_i_5__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[26]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[26]),
        .O(ap_enable_reg_pp1_iter1_reg[26]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_1_i_6
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[25]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[25]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_1_i_6__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[25]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [25]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_1_i_6__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[25]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[25]),
        .O(ap_enable_reg_pp1_iter1_reg[25]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_1_i_7
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[24]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_1_i_7__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[24]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [24]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_1_i_7__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[24]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[24]),
        .O(ap_enable_reg_pp1_iter1_reg[24]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_1_i_8
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[23]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_1_i_8__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[23]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [23]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_1_i_8__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[23]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[23]),
        .O(ap_enable_reg_pp1_iter1_reg[23]));
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    ram_reg_1_i_9
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[22]),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .I4(ram_reg_0_4),
        .O(d1[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_1_i_9__0
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[22]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\SRL_SIG_reg[1][0] [5]),
        .O(\tmp_V_reg_737_reg[30]_0 [22]));
  LUT5 #(
    .INIT(32'h77700070)) 
    ram_reg_1_i_9__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\SRL_SIG_reg[1][0] [5]),
        .I2(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[22]),
        .I3(ram_reg_0_6),
        .I4(ram_reg_1[22]),
        .O(ap_enable_reg_pp1_iter1_reg[22]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ret_22_reg_827[0]_i_1 
       (.I0(\lhs_V_reg_395_reg[7]_0 [0]),
        .I1(\icmp_ln88_reg_733_pp0_iter7_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter8_reg_n_3),
        .O(\ret_22_reg_827[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ret_22_reg_827[1]_i_1 
       (.I0(\lhs_V_reg_395_reg[7]_0 [1]),
        .I1(\icmp_ln88_reg_733_pp0_iter7_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter8_reg_n_3),
        .O(\ret_22_reg_827[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ret_22_reg_827[2]_i_1 
       (.I0(\lhs_V_reg_395_reg[7]_0 [2]),
        .I1(\icmp_ln88_reg_733_pp0_iter7_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter8_reg_n_3),
        .O(\ret_22_reg_827[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ret_22_reg_827[3]_i_1 
       (.I0(\lhs_V_reg_395_reg[7]_0 [3]),
        .I1(\icmp_ln88_reg_733_pp0_iter7_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter8_reg_n_3),
        .O(\ret_22_reg_827[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ret_22_reg_827[4]_i_1 
       (.I0(\lhs_V_reg_395_reg[7]_0 [4]),
        .I1(\icmp_ln88_reg_733_pp0_iter7_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter8_reg_n_3),
        .O(\ret_22_reg_827[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ret_22_reg_827[5]_i_1 
       (.I0(\lhs_V_reg_395_reg[7]_0 [5]),
        .I1(\icmp_ln88_reg_733_pp0_iter7_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter8_reg_n_3),
        .O(\ret_22_reg_827[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ret_22_reg_827[6]_i_1 
       (.I0(\lhs_V_reg_395_reg[7]_0 [6]),
        .I1(\icmp_ln88_reg_733_pp0_iter7_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter8_reg_n_3),
        .O(\ret_22_reg_827[6]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ret_22_reg_827[7]_i_1 
       (.I0(call_ret_reg_817),
        .I1(icmp_ln870_reg_759_pp0_iter6_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .O(\ret_22_reg_827[7]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ret_22_reg_827[7]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(icmp_ln870_reg_759_pp0_iter6_reg),
        .O(ret_22_reg_8270));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ret_22_reg_827[7]_i_3 
       (.I0(\lhs_V_reg_395_reg[7]_0 [7]),
        .I1(\icmp_ln88_reg_733_pp0_iter7_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter8_reg_n_3),
        .O(\ret_22_reg_827[7]_i_3_n_3 ));
  FDSE \ret_22_reg_827_reg[0] 
       (.C(ap_clk),
        .CE(ret_22_reg_8270),
        .D(\ret_22_reg_827[0]_i_1_n_3 ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[0]),
        .S(\ret_22_reg_827[7]_i_1_n_3 ));
  FDSE \ret_22_reg_827_reg[1] 
       (.C(ap_clk),
        .CE(ret_22_reg_8270),
        .D(\ret_22_reg_827[1]_i_1_n_3 ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[1]),
        .S(\ret_22_reg_827[7]_i_1_n_3 ));
  FDSE \ret_22_reg_827_reg[2] 
       (.C(ap_clk),
        .CE(ret_22_reg_8270),
        .D(\ret_22_reg_827[2]_i_1_n_3 ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[2]),
        .S(\ret_22_reg_827[7]_i_1_n_3 ));
  FDSE \ret_22_reg_827_reg[3] 
       (.C(ap_clk),
        .CE(ret_22_reg_8270),
        .D(\ret_22_reg_827[3]_i_1_n_3 ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[3]),
        .S(\ret_22_reg_827[7]_i_1_n_3 ));
  FDSE \ret_22_reg_827_reg[4] 
       (.C(ap_clk),
        .CE(ret_22_reg_8270),
        .D(\ret_22_reg_827[4]_i_1_n_3 ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[4]),
        .S(\ret_22_reg_827[7]_i_1_n_3 ));
  FDSE \ret_22_reg_827_reg[5] 
       (.C(ap_clk),
        .CE(ret_22_reg_8270),
        .D(\ret_22_reg_827[5]_i_1_n_3 ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[5]),
        .S(\ret_22_reg_827[7]_i_1_n_3 ));
  FDSE \ret_22_reg_827_reg[6] 
       (.C(ap_clk),
        .CE(ret_22_reg_8270),
        .D(\ret_22_reg_827[6]_i_1_n_3 ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[6]),
        .S(\ret_22_reg_827[7]_i_1_n_3 ));
  FDSE \ret_22_reg_827_reg[7] 
       (.C(ap_clk),
        .CE(ret_22_reg_8270),
        .D(\ret_22_reg_827[7]_i_3_n_3 ),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_img_out_420_din[7]),
        .S(\ret_22_reg_827[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hA800A8A800000000)) 
    \tmp_V_reg_737[30]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\tmp_V_reg_737[30]_i_3_n_3 ),
        .I2(img_out_data_full_n),
        .I3(thresh_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter1_i_2__1_n_3),
        .O(tmp_V_reg_7370));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_V_reg_737[30]_i_3 
       (.I0(icmp_ln870_reg_759_pp0_iter7_reg),
        .I1(ap_enable_reg_pp0_iter8_reg_n_3),
        .O(\tmp_V_reg_737[30]_i_3_n_3 ));
  FDRE \tmp_V_reg_737_reg[0] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [0]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[0]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[10] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [10]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[10]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[11] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [11]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[11]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[12] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [12]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[12]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[13] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [13]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[13]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[14] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [14]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[14]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[15] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [15]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[15]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[16] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [16]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[16]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[17] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [17]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[17]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[18] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [18]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[18]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[19] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [19]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[19]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[1] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [1]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[1]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[20] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [20]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[20]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[21] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [21]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[21]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[22] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [22]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[22]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[23] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [23]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[23]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[24] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [24]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[24]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[25] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [25]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[25]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[26] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [26]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[26]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[27] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [27]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[27]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[28] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [28]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[28]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[29] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [29]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[29]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[2] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [2]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[2]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[30] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [30]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[30]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[3] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [3]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[3]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[4] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [4]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[5] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [5]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[5]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[6] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [6]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[6]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[7] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [7]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[7]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[8] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [8]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[8]),
        .R(1'b0));
  FDRE \tmp_V_reg_737_reg[9] 
       (.C(ap_clk),
        .CE(tmp_V_reg_7370),
        .D(\tmp_V_reg_737_reg[30]_1 [9]),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_d1[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_Sobel_0_3_0_2_1080_1920_1_false_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_Sobel_0_3_0_2_1080_1920_1_false_s
   (internal_empty_n_reg,
    internal_empty_n_reg_0,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    internal_full_n_reg,
    \ap_CS_fsm_reg[1]_1 ,
    Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready,
    Q,
    Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read,
    D,
    \tmp_1_reg_846_reg[10] ,
    ap_clk,
    SS,
    img_in_data_empty_n,
    \mOutPtr_reg[0] ,
    shiftReg_ce,
    \mOutPtr_reg[0]_0 ,
    gradx_mat_data_full_n,
    grady_mat_data_full_n,
    ap_rst_n,
    ram_reg,
    p_src_mat_cols_c_empty_n,
    p_src_mat_rows_c_empty_n,
    Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start,
    \width_reg_58_reg[15]_0 ,
    \height_reg_63_reg[15]_0 ,
    img_in_419_dout);
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]internal_full_n_reg;
  output \ap_CS_fsm_reg[1]_1 ;
  output Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready;
  output [0:0]Q;
  output Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  output [10:0]D;
  output [10:0]\tmp_1_reg_846_reg[10] ;
  input ap_clk;
  input [0:0]SS;
  input img_in_data_empty_n;
  input [0:0]\mOutPtr_reg[0] ;
  input shiftReg_ce;
  input \mOutPtr_reg[0]_0 ;
  input gradx_mat_data_full_n;
  input grady_mat_data_full_n;
  input ap_rst_n;
  input ram_reg;
  input p_src_mat_cols_c_empty_n;
  input p_src_mat_rows_c_empty_n;
  input Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start;
  input [15:0]\width_reg_58_reg[15]_0 ;
  input [15:0]\height_reg_63_reg[15]_0 ;
  input [7:0]img_in_419_dout;

  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire gradx_mat_data_full_n;
  wire grady_mat_data_full_n;
  wire grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg;
  wire grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_n_34;
  wire [15:0]height_reg_63;
  wire [15:0]\height_reg_63_reg[15]_0 ;
  wire [7:0]img_in_419_dout;
  wire img_in_data_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [0:0]internal_full_n_reg;
  wire [0:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_src_mat_cols_c_empty_n;
  wire p_src_mat_rows_c_empty_n;
  wire ram_reg;
  wire shiftReg_ce;
  wire [10:0]\tmp_1_reg_846_reg[10] ;
  wire [15:0]width_reg_58;
  wire [15:0]\width_reg_58_reg[15]_0 ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44
       (.D(ap_NS_fsm),
        .E(E),
        .Q({ap_CS_fsm_state2,Q}),
        .SS(SS),
        .Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready),
        .Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read(Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[3]_0 (grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_n_34),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx_mat_data_full_n(gradx_mat_data_full_n),
        .grady_mat_data_full_n(grady_mat_data_full_n),
        .grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg),
        .\icmp_ln878_2_reg_756_reg[0]_0 (width_reg_58),
        .img_in_419_dout(img_in_419_dout),
        .img_in_data_empty_n(img_in_data_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_full_n_reg(internal_full_n_reg),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\op2_assign_reg_723_reg[16]_0 (height_reg_63),
        .p_src_mat_cols_c_empty_n(p_src_mat_cols_c_empty_n),
        .p_src_mat_rows_c_empty_n(p_src_mat_rows_c_empty_n),
        .ram_reg(ram_reg),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_1_reg_846_reg[10]_0 (\tmp_1_reg_846_reg[10] ),
        .\tmp_reg_841_reg[10]_0 (D));
  LUT4 #(
    .INIT(16'h8000)) 
    grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg_i_2
       (.I0(Q),
        .I1(p_src_mat_cols_c_empty_n),
        .I2(p_src_mat_rows_c_empty_n),
        .I3(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .O(Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_n_34),
        .Q(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg),
        .R(SS));
  FDRE \height_reg_63_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [0]),
        .Q(height_reg_63[0]),
        .R(1'b0));
  FDRE \height_reg_63_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [10]),
        .Q(height_reg_63[10]),
        .R(1'b0));
  FDRE \height_reg_63_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [11]),
        .Q(height_reg_63[11]),
        .R(1'b0));
  FDRE \height_reg_63_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [12]),
        .Q(height_reg_63[12]),
        .R(1'b0));
  FDRE \height_reg_63_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [13]),
        .Q(height_reg_63[13]),
        .R(1'b0));
  FDRE \height_reg_63_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [14]),
        .Q(height_reg_63[14]),
        .R(1'b0));
  FDRE \height_reg_63_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [15]),
        .Q(height_reg_63[15]),
        .R(1'b0));
  FDRE \height_reg_63_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [1]),
        .Q(height_reg_63[1]),
        .R(1'b0));
  FDRE \height_reg_63_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [2]),
        .Q(height_reg_63[2]),
        .R(1'b0));
  FDRE \height_reg_63_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [3]),
        .Q(height_reg_63[3]),
        .R(1'b0));
  FDRE \height_reg_63_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [4]),
        .Q(height_reg_63[4]),
        .R(1'b0));
  FDRE \height_reg_63_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [5]),
        .Q(height_reg_63[5]),
        .R(1'b0));
  FDRE \height_reg_63_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [6]),
        .Q(height_reg_63[6]),
        .R(1'b0));
  FDRE \height_reg_63_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [7]),
        .Q(height_reg_63[7]),
        .R(1'b0));
  FDRE \height_reg_63_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [8]),
        .Q(height_reg_63[8]),
        .R(1'b0));
  FDRE \height_reg_63_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\height_reg_63_reg[15]_0 [9]),
        .Q(height_reg_63[9]),
        .R(1'b0));
  FDRE \width_reg_58_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [0]),
        .Q(width_reg_58[0]),
        .R(1'b0));
  FDRE \width_reg_58_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [10]),
        .Q(width_reg_58[10]),
        .R(1'b0));
  FDRE \width_reg_58_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [11]),
        .Q(width_reg_58[11]),
        .R(1'b0));
  FDRE \width_reg_58_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [12]),
        .Q(width_reg_58[12]),
        .R(1'b0));
  FDRE \width_reg_58_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [13]),
        .Q(width_reg_58[13]),
        .R(1'b0));
  FDRE \width_reg_58_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [14]),
        .Q(width_reg_58[14]),
        .R(1'b0));
  FDRE \width_reg_58_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [15]),
        .Q(width_reg_58[15]),
        .R(1'b0));
  FDRE \width_reg_58_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [1]),
        .Q(width_reg_58[1]),
        .R(1'b0));
  FDRE \width_reg_58_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [2]),
        .Q(width_reg_58[2]),
        .R(1'b0));
  FDRE \width_reg_58_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [3]),
        .Q(width_reg_58[3]),
        .R(1'b0));
  FDRE \width_reg_58_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [4]),
        .Q(width_reg_58[4]),
        .R(1'b0));
  FDRE \width_reg_58_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [5]),
        .Q(width_reg_58[5]),
        .R(1'b0));
  FDRE \width_reg_58_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [6]),
        .Q(width_reg_58[6]),
        .R(1'b0));
  FDRE \width_reg_58_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [7]),
        .Q(width_reg_58[7]),
        .R(1'b0));
  FDRE \width_reg_58_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [8]),
        .Q(width_reg_58[8]),
        .R(1'b0));
  FDRE \width_reg_58_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\width_reg_58_reg[15]_0 [9]),
        .Q(width_reg_58[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0
   (D,
    S,
    ap_ce_reg,
    ap_clk,
    ret_20_fu_172_p2,
    Q,
    p_reg_reg,
    p_reg_reg_0);
  output [13:0]D;
  output [0:0]S;
  input ap_ce_reg;
  input ap_clk;
  input [18:0]ret_20_fu_172_p2;
  input [15:0]Q;
  input [0:0]p_reg_reg;
  input [0:0]p_reg_reg_0;

  wire [13:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [0:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;
  wire [18:0]ret_20_fu_172_p2;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_DSP48_1 cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_DSP48_1_U
       (.D(D),
        .Q(Q),
        .S(S),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .ret_20_fu_172_p2(ret_20_fu_172_p2));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_101
   (D,
    S,
    ap_ce_reg,
    ap_clk,
    ret_20_fu_172_p2,
    Q,
    p_reg_reg,
    p_reg_reg_0);
  output [13:0]D;
  output [0:0]S;
  input ap_ce_reg;
  input ap_clk;
  input [18:0]ret_20_fu_172_p2;
  input [15:0]Q;
  input [0:0]p_reg_reg;
  input [0:0]p_reg_reg_0;

  wire [13:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [0:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;
  wire [18:0]ret_20_fu_172_p2;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_DSP48_1_102 cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_DSP48_1_U
       (.D(D),
        .Q(Q),
        .S(S),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .ret_20_fu_172_p2(ret_20_fu_172_p2));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_111
   (D,
    S,
    ap_ce_reg,
    ap_clk,
    ret_20_fu_172_p2,
    Q,
    p_reg_reg,
    p_reg_reg_0);
  output [13:0]D;
  output [0:0]S;
  input ap_ce_reg;
  input ap_clk;
  input [18:0]ret_20_fu_172_p2;
  input [15:0]Q;
  input [0:0]p_reg_reg;
  input [0:0]p_reg_reg_0;

  wire [13:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [0:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;
  wire [18:0]ret_20_fu_172_p2;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_DSP48_1_112 cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_DSP48_1_U
       (.D(D),
        .Q(Q),
        .S(S),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .ret_20_fu_172_p2(ret_20_fu_172_p2));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_DSP48_1" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_DSP48_1
   (D,
    S,
    ap_ce_reg,
    ap_clk,
    ret_20_fu_172_p2,
    Q,
    p_reg_reg_0,
    p_reg_reg_1);
  output [13:0]D;
  output [0:0]S;
  input ap_ce_reg;
  input ap_clk;
  input [18:0]ret_20_fu_172_p2;
  input [15:0]Q;
  input [0:0]p_reg_reg_0;
  input [0:0]p_reg_reg_1;

  wire [13:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [0:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [18:0]ret_20_fu_172_p2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(ap_ce_reg),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(ap_ce_reg),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_7__5
       (.I0(p_reg_reg_0),
        .I1(p_reg_reg_1),
        .O(S));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_DSP48_1" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_DSP48_1_102
   (D,
    S,
    ap_ce_reg,
    ap_clk,
    ret_20_fu_172_p2,
    Q,
    p_reg_reg_0,
    p_reg_reg_1);
  output [13:0]D;
  output [0:0]S;
  input ap_ce_reg;
  input ap_clk;
  input [18:0]ret_20_fu_172_p2;
  input [15:0]Q;
  input [0:0]p_reg_reg_0;
  input [0:0]p_reg_reg_1;

  wire [13:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [0:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [18:0]ret_20_fu_172_p2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(ap_ce_reg),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(ap_ce_reg),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_7__4
       (.I0(p_reg_reg_0),
        .I1(p_reg_reg_1),
        .O(S));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_DSP48_1" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_DSP48_1_112
   (D,
    S,
    ap_ce_reg,
    ap_clk,
    ret_20_fu_172_p2,
    Q,
    p_reg_reg_0,
    p_reg_reg_1);
  output [13:0]D;
  output [0:0]S;
  input ap_ce_reg;
  input ap_clk;
  input [18:0]ret_20_fu_172_p2;
  input [15:0]Q;
  input [0:0]p_reg_reg_0;
  input [0:0]p_reg_reg_1;

  wire [13:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [0:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [18:0]ret_20_fu_172_p2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(ap_ce_reg),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(ap_ce_reg),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2[18],ret_20_fu_172_p2}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_7__3
       (.I0(p_reg_reg_0),
        .I1(p_reg_reg_1),
        .O(S));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_boxFilter_0_3_2_1080_1920_1_false_21" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_boxFilter_0_3_2_1080_1920_1_false_21
   (internal_empty_n_reg,
    Q,
    mOutPtr110_out,
    E,
    \ap_CS_fsm_reg[12] ,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read,
    \cmp_i_i382_i_reg_673_reg[0] ,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read,
    p_reg_reg,
    ap_clk,
    SS,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start,
    internal_full_n_reg,
    gradx_2_data_empty_n,
    internal_full_n_reg_0,
    gradx2g_data_full_n,
    ap_rst_n,
    gradx_2_cols_c_empty_n,
    gradx_2_rows_c_empty_n,
    out,
    \img_height_reg_59_reg[10]_0 ,
    \row_ind_V_reg_260_reg[0] ,
    D);
  output internal_empty_n_reg;
  output [1:0]Q;
  output mOutPtr110_out;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[12] ;
  output \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  output boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read;
  output \cmp_i_i382_i_reg_673_reg[0] ;
  output boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready;
  output boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read;
  output [13:0]p_reg_reg;
  input ap_clk;
  input [0:0]SS;
  input boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start;
  input internal_full_n_reg;
  input gradx_2_data_empty_n;
  input internal_full_n_reg_0;
  input gradx2g_data_full_n;
  input ap_rst_n;
  input gradx_2_cols_c_empty_n;
  input gradx_2_rows_c_empty_n;
  input [10:0]out;
  input [10:0]\img_height_reg_59_reg[10]_0 ;
  input [0:0]\row_ind_V_reg_260_reg[0] ;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[12] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read;
  wire \cmp_i_i382_i_reg_673_reg[0] ;
  wire gradx2g_data_full_n;
  wire gradx_2_cols_c_empty_n;
  wire gradx_2_data_empty_n;
  wire gradx_2_rows_c_empty_n;
  wire grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg;
  wire grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_n_13;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  wire [10:0]img_height_reg_59;
  wire [10:0]\img_height_reg_59_reg[10]_0 ;
  wire [10:0]img_width_reg_54;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire [10:0]out;
  wire [13:0]p_reg_reg;
  wire [0:0]\row_ind_V_reg_260_reg[0] ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_106 grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42
       (.D(ap_NS_fsm),
        .E(E),
        .Q(Q),
        .SS(SS),
        .\ap_CS_fsm_reg[12]_0 (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[3]_0 (grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_n_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read(boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read(boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read),
        .\cmp_i_i382_i_reg_673_reg[0]_0 (\cmp_i_i382_i_reg_673_reg[0] ),
        .gradx2g_data_full_n(gradx2g_data_full_n),
        .gradx_2_cols_c_empty_n(gradx_2_cols_c_empty_n),
        .gradx_2_data_empty_n(gradx_2_data_empty_n),
        .gradx_2_rows_c_empty_n(gradx_2_rows_c_empty_n),
        .grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .\icmp_ln133_reg_686_reg[0]_0 (img_width_reg_54),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 (\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .\img_height_cast2_reg_653_reg[10]_0 (img_height_reg_59),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(internal_full_n_reg),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .mOutPtr110_out(mOutPtr110_out),
        .p_reg_reg(p_reg_reg),
        .\reg_391_reg[15]_0 (D),
        .\row_ind_V_reg_260_reg[0]_0 (\row_ind_V_reg_260_reg[0] ));
  LUT4 #(
    .INIT(16'h8000)) 
    grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg_i_2
       (.I0(Q[0]),
        .I1(gradx_2_cols_c_empty_n),
        .I2(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .I3(gradx_2_rows_c_empty_n),
        .O(boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_n_13),
        .Q(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .R(SS));
  FDRE \img_height_reg_59_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [0]),
        .Q(img_height_reg_59[0]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [10]),
        .Q(img_height_reg_59[10]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [1]),
        .Q(img_height_reg_59[1]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [2]),
        .Q(img_height_reg_59[2]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [3]),
        .Q(img_height_reg_59[3]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [4]),
        .Q(img_height_reg_59[4]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [5]),
        .Q(img_height_reg_59[5]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [6]),
        .Q(img_height_reg_59[6]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [7]),
        .Q(img_height_reg_59[7]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [8]),
        .Q(img_height_reg_59[8]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [9]),
        .Q(img_height_reg_59[9]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[0]),
        .Q(img_width_reg_54[0]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[10]),
        .Q(img_width_reg_54[10]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[1]),
        .Q(img_width_reg_54[1]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[2]),
        .Q(img_width_reg_54[2]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[3]),
        .Q(img_width_reg_54[3]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[4]),
        .Q(img_width_reg_54[4]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[5]),
        .Q(img_width_reg_54[5]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[6]),
        .Q(img_width_reg_54[6]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[7]),
        .Q(img_width_reg_54[7]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[8]),
        .Q(img_width_reg_54[8]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[9]),
        .Q(img_width_reg_54[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_boxFilter_0_3_2_1080_1920_1_false_22" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_boxFilter_0_3_2_1080_1920_1_false_22
   (internal_empty_n_reg,
    Q,
    mOutPtr110_out,
    E,
    \ap_CS_fsm_reg[12] ,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read,
    \cmp_i_i382_i_reg_673_reg[0] ,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read,
    p_reg_reg,
    ap_clk,
    SS,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start,
    internal_full_n_reg,
    grady_2_data_empty_n,
    internal_full_n_reg_0,
    grady2g_data_full_n,
    ap_rst_n,
    grady_2_cols_c_empty_n,
    grady_2_rows_c_empty_n,
    out,
    \img_height_reg_59_reg[10]_0 ,
    \row_ind_V_reg_260_reg[0] ,
    D);
  output internal_empty_n_reg;
  output [1:0]Q;
  output mOutPtr110_out;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[12] ;
  output \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  output boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read;
  output \cmp_i_i382_i_reg_673_reg[0] ;
  output boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready;
  output boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read;
  output [13:0]p_reg_reg;
  input ap_clk;
  input [0:0]SS;
  input boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start;
  input internal_full_n_reg;
  input grady_2_data_empty_n;
  input internal_full_n_reg_0;
  input grady2g_data_full_n;
  input ap_rst_n;
  input grady_2_cols_c_empty_n;
  input grady_2_rows_c_empty_n;
  input [10:0]out;
  input [10:0]\img_height_reg_59_reg[10]_0 ;
  input [0:0]\row_ind_V_reg_260_reg[0] ;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[12] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read;
  wire \cmp_i_i382_i_reg_673_reg[0] ;
  wire grady2g_data_full_n;
  wire grady_2_cols_c_empty_n;
  wire grady_2_data_empty_n;
  wire grady_2_rows_c_empty_n;
  wire grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg;
  wire grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_n_13;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  wire [10:0]img_height_reg_59;
  wire [10:0]\img_height_reg_59_reg[10]_0 ;
  wire [10:0]img_width_reg_54;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire [10:0]out;
  wire [13:0]p_reg_reg;
  wire [0:0]\row_ind_V_reg_260_reg[0] ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_96 grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42
       (.D(ap_NS_fsm),
        .E(E),
        .Q(Q),
        .SS(SS),
        .\ap_CS_fsm_reg[12]_0 (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[3]_0 (grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_n_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read(boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read(boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read),
        .\cmp_i_i382_i_reg_673_reg[0]_0 (\cmp_i_i382_i_reg_673_reg[0] ),
        .grady2g_data_full_n(grady2g_data_full_n),
        .grady_2_cols_c_empty_n(grady_2_cols_c_empty_n),
        .grady_2_data_empty_n(grady_2_data_empty_n),
        .grady_2_rows_c_empty_n(grady_2_rows_c_empty_n),
        .grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .\icmp_ln133_reg_686_reg[0]_0 (img_width_reg_54),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 (\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .\img_height_cast2_reg_653_reg[10]_0 (img_height_reg_59),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(internal_full_n_reg),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .mOutPtr110_out(mOutPtr110_out),
        .p_reg_reg(p_reg_reg),
        .\reg_391_reg[15]_0 (D),
        .\row_ind_V_reg_260_reg[0]_0 (\row_ind_V_reg_260_reg[0] ));
  LUT4 #(
    .INIT(16'h8000)) 
    grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg_i_2__0
       (.I0(Q[0]),
        .I1(grady_2_cols_c_empty_n),
        .I2(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .I3(grady_2_rows_c_empty_n),
        .O(boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_n_13),
        .Q(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .R(SS));
  FDRE \img_height_reg_59_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [0]),
        .Q(img_height_reg_59[0]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [10]),
        .Q(img_height_reg_59[10]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [1]),
        .Q(img_height_reg_59[1]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [2]),
        .Q(img_height_reg_59[2]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [3]),
        .Q(img_height_reg_59[3]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [4]),
        .Q(img_height_reg_59[4]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [5]),
        .Q(img_height_reg_59[5]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [6]),
        .Q(img_height_reg_59[6]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [7]),
        .Q(img_height_reg_59[7]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [8]),
        .Q(img_height_reg_59[8]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [9]),
        .Q(img_height_reg_59[9]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[0]),
        .Q(img_width_reg_54[0]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[10]),
        .Q(img_width_reg_54[10]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[1]),
        .Q(img_width_reg_54[1]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[2]),
        .Q(img_width_reg_54[2]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[3]),
        .Q(img_width_reg_54[3]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[4]),
        .Q(img_width_reg_54[4]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[5]),
        .Q(img_width_reg_54[5]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[6]),
        .Q(img_width_reg_54[6]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[7]),
        .Q(img_width_reg_54[7]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[8]),
        .Q(img_width_reg_54[8]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[9]),
        .Q(img_width_reg_54[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_boxFilter_0_3_2_1080_1920_1_false_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_boxFilter_0_3_2_1080_1920_1_false_s
   (internal_empty_n_reg,
    Q,
    mOutPtr110_out,
    E,
    \ap_CS_fsm_reg[12] ,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ,
    boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read,
    \cmp_i_i382_i_reg_673_reg[0] ,
    boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready,
    boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read,
    p_reg_reg,
    ap_clk,
    SS,
    boxFilter_0_3_2_1080_1920_1_false_U0_ap_start,
    internal_full_n_reg,
    gradxy_data_empty_n,
    internal_full_n_reg_0,
    gradxyg_data_full_n,
    ap_rst_n,
    gradxy_cols_c_empty_n,
    gradxy_rows_c_empty_n,
    out,
    \img_height_reg_59_reg[10]_0 ,
    \row_ind_V_reg_260_reg[0] ,
    D);
  output internal_empty_n_reg;
  output [1:0]Q;
  output mOutPtr110_out;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[12] ;
  output \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  output boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read;
  output \cmp_i_i382_i_reg_673_reg[0] ;
  output boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready;
  output boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  output [13:0]p_reg_reg;
  input ap_clk;
  input [0:0]SS;
  input boxFilter_0_3_2_1080_1920_1_false_U0_ap_start;
  input internal_full_n_reg;
  input gradxy_data_empty_n;
  input internal_full_n_reg_0;
  input gradxyg_data_full_n;
  input ap_rst_n;
  input gradxy_cols_c_empty_n;
  input gradxy_rows_c_empty_n;
  input [10:0]out;
  input [10:0]\img_height_reg_59_reg[10]_0 ;
  input [0:0]\row_ind_V_reg_260_reg[0] ;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[12] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_ap_start;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  wire \cmp_i_i382_i_reg_673_reg[0] ;
  wire gradxy_cols_c_empty_n;
  wire gradxy_data_empty_n;
  wire gradxy_rows_c_empty_n;
  wire gradxyg_data_full_n;
  wire grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg;
  wire grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_n_13;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  wire [10:0]img_height_reg_59;
  wire [10:0]\img_height_reg_59_reg[10]_0 ;
  wire [10:0]img_width_reg_54;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire [10:0]out;
  wire [13:0]p_reg_reg;
  wire [0:0]\row_ind_V_reg_260_reg[0] ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42
       (.D(ap_NS_fsm),
        .E(E),
        .Q(Q),
        .SS(SS),
        .\ap_CS_fsm_reg[12]_0 (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[3]_0 (grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_n_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready(boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready),
        .boxFilter_0_3_2_1080_1920_1_false_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read(boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read),
        .boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read(boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .\cmp_i_i382_i_reg_673_reg[0]_0 (\cmp_i_i382_i_reg_673_reg[0] ),
        .gradxy_cols_c_empty_n(gradxy_cols_c_empty_n),
        .gradxy_data_empty_n(gradxy_data_empty_n),
        .gradxy_rows_c_empty_n(gradxy_rows_c_empty_n),
        .gradxyg_data_full_n(gradxyg_data_full_n),
        .grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .\icmp_ln133_reg_686_reg[0]_0 (img_width_reg_54),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 (\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .\img_height_cast2_reg_653_reg[10]_0 (img_height_reg_59),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(internal_full_n_reg),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .mOutPtr110_out(mOutPtr110_out),
        .p_reg_reg(p_reg_reg),
        .\reg_391_reg[15]_0 (D),
        .\row_ind_V_reg_260_reg[0]_0 (\row_ind_V_reg_260_reg[0] ));
  LUT4 #(
    .INIT(16'h8000)) 
    grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg_i_2__1
       (.I0(Q[0]),
        .I1(gradxy_cols_c_empty_n),
        .I2(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .I3(gradxy_rows_c_empty_n),
        .O(boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_n_13),
        .Q(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .R(SS));
  FDRE \img_height_reg_59_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [0]),
        .Q(img_height_reg_59[0]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [10]),
        .Q(img_height_reg_59[10]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [1]),
        .Q(img_height_reg_59[1]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [2]),
        .Q(img_height_reg_59[2]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [3]),
        .Q(img_height_reg_59[3]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [4]),
        .Q(img_height_reg_59[4]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [5]),
        .Q(img_height_reg_59[5]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [6]),
        .Q(img_height_reg_59[6]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [7]),
        .Q(img_height_reg_59[7]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [8]),
        .Q(img_height_reg_59[8]),
        .R(1'b0));
  FDRE \img_height_reg_59_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_reg_59_reg[10]_0 [9]),
        .Q(img_height_reg_59[9]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[0]),
        .Q(img_width_reg_54[0]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[10]),
        .Q(img_width_reg_54[10]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[1]),
        .Q(img_width_reg_54[1]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[2]),
        .Q(img_width_reg_54[2]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[3]),
        .Q(img_width_reg_54[3]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[4]),
        .Q(img_width_reg_54[4]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[5]),
        .Q(img_width_reg_54[5]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[6]),
        .Q(img_width_reg_54[6]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[7]),
        .Q(img_width_reg_54[7]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[8]),
        .Q(img_width_reg_54[8]),
        .R(1'b0));
  FDRE \img_width_reg_54_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(out[9]),
        .Q(img_width_reg_54[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_control_s_axi" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_control_s_axi
   (shiftReg_ce,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    E,
    internal_empty_n_reg,
    int_ap_start_reg_0,
    internal_empty_n4_out,
    Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start,
    interrupt,
    \int_rows_reg[31]_0 ,
    \int_cols_reg[31]_0 ,
    \int_threshold_reg[15]_0 ,
    \int_k_reg[15]_0 ,
    int_ap_start_reg_1,
    internal_empty_n_reg_0,
    s_axi_control_RDATA,
    SS,
    ap_clk,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARADDR,
    shiftReg_ce_0,
    img_out_cols_c_empty_n,
    Q,
    img_out_rows_c_empty_n,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
    \mOutPtr_reg[2] ,
    start_once_reg,
    start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n,
    start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n,
    start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n,
    int_ap_ready_reg_0,
    int_ap_idle_reg_0,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready,
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start,
    s_axi_control_AWADDR,
    i_1_reg_2600,
    CO);
  output shiftReg_ce;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output [0:0]E;
  output [0:0]internal_empty_n_reg;
  output [0:0]int_ap_start_reg_0;
  output internal_empty_n4_out;
  output Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start;
  output interrupt;
  output [31:0]\int_rows_reg[31]_0 ;
  output [31:0]\int_cols_reg[31]_0 ;
  output [15:0]\int_threshold_reg[15]_0 ;
  output [15:0]\int_k_reg[15]_0 ;
  output int_ap_start_reg_1;
  output internal_empty_n_reg_0;
  output [31:0]s_axi_control_RDATA;
  input [0:0]SS;
  input ap_clk;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input [5:0]s_axi_control_ARADDR;
  input shiftReg_ce_0;
  input img_out_cols_c_empty_n;
  input [0:0]Q;
  input img_out_rows_c_empty_n;
  input xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  input \mOutPtr_reg[2] ;
  input start_once_reg;
  input start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n;
  input start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n;
  input start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n;
  input int_ap_ready_reg_0;
  input int_ap_idle_reg_0;
  input xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  input cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  input [5:0]s_axi_control_AWADDR;
  input i_1_reg_2600;
  input [0:0]CO;

  wire Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_idle;
  wire ar_hs;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  wire [7:1]data0;
  wire i_1_reg_2600;
  wire img_out_cols_c_empty_n;
  wire img_out_rows_c_empty_n;
  wire int_ap_done_i_1_n_3;
  wire int_ap_done_i_2_n_3;
  wire int_ap_idle_reg_0;
  wire int_ap_ready_reg_0;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_3;
  wire [0:0]int_ap_start_reg_0;
  wire int_ap_start_reg_1;
  wire int_auto_restart_i_1_n_3;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_3 ;
  wire [31:0]\int_cols_reg[31]_0 ;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_reg_n_3;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[0]_i_3_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire [15:0]int_k0;
  wire \int_k[15]_i_1_n_3 ;
  wire [15:0]\int_k_reg[15]_0 ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_3 ;
  wire [31:0]\int_rows_reg[31]_0 ;
  wire [15:0]int_threshold0;
  wire \int_threshold[15]_i_1_n_3 ;
  wire \int_threshold[15]_i_3_n_3 ;
  wire [15:0]\int_threshold_reg[15]_0 ;
  wire internal_empty_n4_out;
  wire [0:0]internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire interrupt;
  wire \mOutPtr_reg[2] ;
  wire p_0_in;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_3_n_3 ;
  wire \rdata[0]_i_4_n_3 ;
  wire \rdata[0]_i_5_n_3 ;
  wire \rdata[10]_i_1_n_3 ;
  wire \rdata[11]_i_1_n_3 ;
  wire \rdata[12]_i_1_n_3 ;
  wire \rdata[13]_i_1_n_3 ;
  wire \rdata[14]_i_1_n_3 ;
  wire \rdata[15]_i_1_n_3 ;
  wire \rdata[15]_i_2_n_3 ;
  wire \rdata[16]_i_1_n_3 ;
  wire \rdata[17]_i_1_n_3 ;
  wire \rdata[18]_i_1_n_3 ;
  wire \rdata[19]_i_1_n_3 ;
  wire \rdata[1]_i_3_n_3 ;
  wire \rdata[1]_i_4_n_3 ;
  wire \rdata[1]_i_5_n_3 ;
  wire \rdata[1]_i_6_n_3 ;
  wire \rdata[20]_i_1_n_3 ;
  wire \rdata[21]_i_1_n_3 ;
  wire \rdata[22]_i_1_n_3 ;
  wire \rdata[23]_i_1_n_3 ;
  wire \rdata[24]_i_1_n_3 ;
  wire \rdata[25]_i_1_n_3 ;
  wire \rdata[26]_i_1_n_3 ;
  wire \rdata[27]_i_1_n_3 ;
  wire \rdata[28]_i_1_n_3 ;
  wire \rdata[29]_i_1_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[30]_i_1_n_3 ;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[3]_i_3_n_3 ;
  wire \rdata[4]_i_1_n_3 ;
  wire \rdata[5]_i_1_n_3 ;
  wire \rdata[6]_i_1_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[7]_i_3_n_3 ;
  wire \rdata[8]_i_1_n_3 ;
  wire \rdata[9]_i_1_n_3 ;
  wire \rdata_reg[0]_i_2_n_3 ;
  wire \rdata_reg[1]_i_2_n_3 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n;
  wire start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n;
  wire start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n;
  wire start_once_reg;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;
  wire \waddr_reg_n_3_[5] ;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(s_axi_control_RVALID),
        .R(SS));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_control_BREADY),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_3 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_control_BVALID),
        .R(SS));
  LUT6 #(
    .INIT(64'h00000000A8888888)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n),
        .I3(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .I4(start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n),
        .I5(int_ap_ready_reg_0),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready),
        .I1(\rdata[1]_i_3_n_3 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(ar_hs),
        .I4(int_ap_done_i_2_n_3),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .O(int_ap_done_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_3),
        .Q(data0[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    int_ap_idle_i_1
       (.I0(Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n),
        .I3(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .I4(start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n),
        .I5(int_ap_idle_reg_0),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(SS));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(shiftReg_ce),
        .Q(data0[3]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(shiftReg_ce),
        .I2(int_ap_start3_out),
        .I3(Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start),
        .O(int_ap_start_i_1_n_3));
  LUT5 #(
    .INIT(32'h00000020)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_3_[4] ),
        .I4(\int_ier[1]_i_2_n_3 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\waddr_reg_n_3_[3] ),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(data0[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [30]),
        .O(int_cols0[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .O(\int_cols[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[0]),
        .Q(\int_cols_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[10]),
        .Q(\int_cols_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[11]),
        .Q(\int_cols_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[12]),
        .Q(\int_cols_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[13]),
        .Q(\int_cols_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[14]),
        .Q(\int_cols_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[15]),
        .Q(\int_cols_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[16]),
        .Q(\int_cols_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[17]),
        .Q(\int_cols_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[18]),
        .Q(\int_cols_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[19]),
        .Q(\int_cols_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[1]),
        .Q(\int_cols_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[20]),
        .Q(\int_cols_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[21]),
        .Q(\int_cols_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[22]),
        .Q(\int_cols_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[23]),
        .Q(\int_cols_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[24]),
        .Q(\int_cols_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[25]),
        .Q(\int_cols_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[26]),
        .Q(\int_cols_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[27]),
        .Q(\int_cols_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[28]),
        .Q(\int_cols_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[29]),
        .Q(\int_cols_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[2]),
        .Q(\int_cols_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[30]),
        .Q(\int_cols_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[31]),
        .Q(\int_cols_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[3]),
        .Q(\int_cols_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[4]),
        .Q(\int_cols_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[5]),
        .Q(\int_cols_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[6]),
        .Q(\int_cols_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[7]),
        .Q(\int_cols_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[8]),
        .Q(\int_cols_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_3 ),
        .D(int_cols0[9]),
        .Q(\int_cols_reg[31]_0 [9]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_gie_i_2_n_3),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h04)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\int_isr[0]_i_3_n_3 ),
        .O(int_gie_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(SS));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_3_[1] ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[5] ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(p_0_in),
        .R(SS));
  LUT6 #(
    .INIT(64'h77F7777788F88888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(i_1_reg_2600),
        .I3(CO),
        .I4(\int_ier_reg_n_3_[0] ),
        .I5(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \int_isr[0]_i_2 
       (.I0(\int_isr[0]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[2] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_isr6_out));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \int_isr[0]_i_3 
       (.I0(\waddr_reg_n_3_[5] ),
        .I1(\waddr_reg_n_3_[0] ),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_isr[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(shiftReg_ce),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(p_1_in),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_k_reg[15]_0 [0]),
        .O(int_k0[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_k_reg[15]_0 [10]),
        .O(int_k0[10]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_k_reg[15]_0 [11]),
        .O(int_k0[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_k_reg[15]_0 [12]),
        .O(int_k0[12]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_k_reg[15]_0 [13]),
        .O(int_k0[13]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_k_reg[15]_0 [14]),
        .O(int_k0[14]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_k[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\int_threshold[15]_i_3_n_3 ),
        .O(\int_k[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[15]_i_2 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_k_reg[15]_0 [15]),
        .O(int_k0[15]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_k_reg[15]_0 [1]),
        .O(int_k0[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_k_reg[15]_0 [2]),
        .O(int_k0[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_k_reg[15]_0 [3]),
        .O(int_k0[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_k_reg[15]_0 [4]),
        .O(int_k0[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_k_reg[15]_0 [5]),
        .O(int_k0[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_k_reg[15]_0 [6]),
        .O(int_k0[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_k_reg[15]_0 [7]),
        .O(int_k0[7]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_k_reg[15]_0 [8]),
        .O(int_k0[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_k[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_k_reg[15]_0 [9]),
        .O(int_k0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[0] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[0]),
        .Q(\int_k_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[10] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[10]),
        .Q(\int_k_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[11] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[11]),
        .Q(\int_k_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[12] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[12]),
        .Q(\int_k_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[13] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[13]),
        .Q(\int_k_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[14] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[14]),
        .Q(\int_k_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[15] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[15]),
        .Q(\int_k_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[1] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[1]),
        .Q(\int_k_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[2] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[2]),
        .Q(\int_k_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[3] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[3]),
        .Q(\int_k_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[4] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[4]),
        .Q(\int_k_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[5] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[5]),
        .Q(\int_k_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[6] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[6]),
        .Q(\int_k_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[7] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[7]),
        .Q(\int_k_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[8] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[8]),
        .Q(\int_k_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_k_reg[9] 
       (.C(ap_clk),
        .CE(\int_k[15]_i_1_n_3 ),
        .D(int_k0[9]),
        .Q(\int_k_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [30]),
        .O(int_rows0[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .O(\int_rows[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[0]),
        .Q(\int_rows_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[10]),
        .Q(\int_rows_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[11]),
        .Q(\int_rows_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[12]),
        .Q(\int_rows_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[13]),
        .Q(\int_rows_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[14]),
        .Q(\int_rows_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[15]),
        .Q(\int_rows_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[16]),
        .Q(\int_rows_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[17]),
        .Q(\int_rows_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[18]),
        .Q(\int_rows_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[19]),
        .Q(\int_rows_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[1]),
        .Q(\int_rows_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[20]),
        .Q(\int_rows_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[21]),
        .Q(\int_rows_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[22]),
        .Q(\int_rows_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[23]),
        .Q(\int_rows_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[24]),
        .Q(\int_rows_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[25]),
        .Q(\int_rows_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[26]),
        .Q(\int_rows_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[27]),
        .Q(\int_rows_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[28]),
        .Q(\int_rows_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[29]),
        .Q(\int_rows_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[2]),
        .Q(\int_rows_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[30]),
        .Q(\int_rows_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[31]),
        .Q(\int_rows_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[3]),
        .Q(\int_rows_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[4]),
        .Q(\int_rows_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[5]),
        .Q(\int_rows_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[6]),
        .Q(\int_rows_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[7]),
        .Q(\int_rows_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[8]),
        .Q(\int_rows_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_3 ),
        .D(int_rows0[9]),
        .Q(\int_rows_reg[31]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_threshold_reg[15]_0 [0]),
        .O(int_threshold0[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_threshold_reg[15]_0 [10]),
        .O(int_threshold0[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_threshold_reg[15]_0 [11]),
        .O(int_threshold0[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_threshold_reg[15]_0 [12]),
        .O(int_threshold0[12]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_threshold_reg[15]_0 [13]),
        .O(int_threshold0[13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_threshold_reg[15]_0 [14]),
        .O(int_threshold0[14]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \int_threshold[15]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\waddr_reg_n_3_[5] ),
        .I2(\waddr_reg_n_3_[4] ),
        .I3(\waddr_reg_n_3_[2] ),
        .I4(\int_threshold[15]_i_3_n_3 ),
        .O(\int_threshold[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[15]_i_2 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_threshold_reg[15]_0 [15]),
        .O(int_threshold0[15]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_threshold[15]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_3_[1] ),
        .I3(\waddr_reg_n_3_[0] ),
        .O(\int_threshold[15]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_threshold_reg[15]_0 [1]),
        .O(int_threshold0[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_threshold_reg[15]_0 [2]),
        .O(int_threshold0[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_threshold_reg[15]_0 [3]),
        .O(int_threshold0[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_threshold_reg[15]_0 [4]),
        .O(int_threshold0[4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_threshold_reg[15]_0 [5]),
        .O(int_threshold0[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_threshold_reg[15]_0 [6]),
        .O(int_threshold0[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_threshold_reg[15]_0 [7]),
        .O(int_threshold0[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_threshold_reg[15]_0 [8]),
        .O(int_threshold0[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_threshold[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_threshold_reg[15]_0 [9]),
        .O(int_threshold0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[0] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[0]),
        .Q(\int_threshold_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[10] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[10]),
        .Q(\int_threshold_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[11] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[11]),
        .Q(\int_threshold_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[12] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[12]),
        .Q(\int_threshold_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[13] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[13]),
        .Q(\int_threshold_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[14] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[14]),
        .Q(\int_threshold_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[15] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[15]),
        .Q(\int_threshold_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[1] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[1]),
        .Q(\int_threshold_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[2] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[2]),
        .Q(\int_threshold_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[3] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[3]),
        .Q(\int_threshold_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[4] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[4]),
        .Q(\int_threshold_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[5] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[5]),
        .Q(\int_threshold_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[6] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[6]),
        .Q(\int_threshold_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[7] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[7]),
        .Q(\int_threshold_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[8] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[8]),
        .Q(\int_threshold_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_threshold_reg[9] 
       (.C(ap_clk),
        .CE(\int_threshold[15]_i_1_n_3 ),
        .D(int_threshold0[9]),
        .Q(\int_threshold_reg[15]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_empty_n_i_2__24
       (.I0(shiftReg_ce),
        .I1(\mOutPtr_reg[2] ),
        .O(internal_empty_n4_out));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_3__0
       (.I0(int_ap_start_reg_1),
        .I1(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .O(internal_empty_n_reg_0));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_3),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_3_[0] ),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__29 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  LUT5 #(
    .INIT(32'h20000000)) 
    \mOutPtr[1]_i_2__27 
       (.I0(Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n),
        .I3(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .I4(start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n),
        .O(int_ap_start_reg_1));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[2]_i_1__3 
       (.I0(shiftReg_ce),
        .I1(img_out_cols_c_empty_n),
        .I2(Q),
        .I3(img_out_rows_c_empty_n),
        .I4(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1__4 
       (.I0(shiftReg_ce),
        .I1(\mOutPtr_reg[2] ),
        .O(int_ap_start_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_3 ),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .O(rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(int_gie_reg_n_3),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\rdata[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(\int_rows_reg[31]_0 [0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_threshold_reg[15]_0 [0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start),
        .O(\rdata[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_5 
       (.I0(\int_cols_reg[31]_0 [0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_k_reg[15]_0 [0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\int_ier_reg_n_3_[0] ),
        .O(\rdata[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_1 
       (.I0(\int_cols_reg[31]_0 [10]),
        .I1(\int_k_reg[15]_0 [10]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [10]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_threshold_reg[15]_0 [10]),
        .O(\rdata[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_1 
       (.I0(\int_cols_reg[31]_0 [11]),
        .I1(\int_k_reg[15]_0 [11]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [11]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_threshold_reg[15]_0 [11]),
        .O(\rdata[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_1 
       (.I0(\int_cols_reg[31]_0 [12]),
        .I1(\int_k_reg[15]_0 [12]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [12]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_threshold_reg[15]_0 [12]),
        .O(\rdata[12]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_1 
       (.I0(\int_cols_reg[31]_0 [13]),
        .I1(\int_k_reg[15]_0 [13]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [13]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_threshold_reg[15]_0 [13]),
        .O(\rdata[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_1 
       (.I0(\int_cols_reg[31]_0 [14]),
        .I1(\int_k_reg[15]_0 [14]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [14]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_threshold_reg[15]_0 [14]),
        .O(\rdata[14]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFEFF00000000)) 
    \rdata[15]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(ar_hs),
        .O(\rdata[15]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_2 
       (.I0(\int_cols_reg[31]_0 [15]),
        .I1(\int_k_reg[15]_0 [15]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [15]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_threshold_reg[15]_0 [15]),
        .O(\rdata[15]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(\int_cols_reg[31]_0 [16]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [16]),
        .O(\rdata[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(\int_cols_reg[31]_0 [17]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [17]),
        .O(\rdata[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(\int_cols_reg[31]_0 [18]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [18]),
        .O(\rdata[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(\int_cols_reg[31]_0 [19]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [19]),
        .O(\rdata[19]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000E2222222)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1]_i_2_n_3 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(p_1_in),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\rdata[1]_i_3_n_3 ),
        .I5(\rdata[1]_i_4_n_3 ),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_4 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .O(\rdata[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_5 
       (.I0(\int_rows_reg[31]_0 [1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_threshold_reg[15]_0 [1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(data0[1]),
        .O(\rdata[1]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_6 
       (.I0(\int_cols_reg[31]_0 [1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_k_reg[15]_0 [1]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_0_in),
        .O(\rdata[1]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(\int_cols_reg[31]_0 [20]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [20]),
        .O(\rdata[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(\int_cols_reg[31]_0 [21]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [21]),
        .O(\rdata[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(\int_cols_reg[31]_0 [22]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [22]),
        .O(\rdata[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(\int_cols_reg[31]_0 [23]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [23]),
        .O(\rdata[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(\int_cols_reg[31]_0 [24]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [24]),
        .O(\rdata[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(\int_cols_reg[31]_0 [25]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [25]),
        .O(\rdata[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(\int_cols_reg[31]_0 [26]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [26]),
        .O(\rdata[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(\int_cols_reg[31]_0 [27]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [27]),
        .O(\rdata[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(\int_cols_reg[31]_0 [28]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [28]),
        .O(\rdata[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(\int_cols_reg[31]_0 [29]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [29]),
        .O(\rdata[29]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[2]_i_2_n_3 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[2]_i_3_n_3 ),
        .O(rdata[2]));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \rdata[2]_i_2 
       (.I0(\int_threshold_reg[15]_0 [2]),
        .I1(data0[2]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_rows_reg[31]_0 [2]),
        .O(\rdata[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[2]_i_3 
       (.I0(\int_k_reg[15]_0 [2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_cols_reg[31]_0 [2]),
        .O(\rdata[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(\int_cols_reg[31]_0 [30]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [30]),
        .O(\rdata[30]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00000000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(ar_hs),
        .O(\rdata[31]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(\int_cols_reg[31]_0 [31]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(\int_rows_reg[31]_0 [31]),
        .O(\rdata[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[3]_i_2_n_3 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[3]_i_3_n_3 ),
        .O(rdata[3]));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \rdata[3]_i_2 
       (.I0(\int_threshold_reg[15]_0 [3]),
        .I1(data0[3]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_rows_reg[31]_0 [3]),
        .O(\rdata[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[3]_i_3 
       (.I0(\int_k_reg[15]_0 [3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_cols_reg[31]_0 [3]),
        .O(\rdata[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1 
       (.I0(\int_cols_reg[31]_0 [4]),
        .I1(\int_k_reg[15]_0 [4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [4]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_threshold_reg[15]_0 [4]),
        .O(\rdata[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1 
       (.I0(\int_cols_reg[31]_0 [5]),
        .I1(\int_k_reg[15]_0 [5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [5]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_threshold_reg[15]_0 [5]),
        .O(\rdata[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1 
       (.I0(\int_cols_reg[31]_0 [6]),
        .I1(\int_k_reg[15]_0 [6]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [6]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_threshold_reg[15]_0 [6]),
        .O(\rdata[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000101010001)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[7]_i_2_n_3 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\rdata[7]_i_3_n_3 ),
        .O(rdata[7]));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \rdata[7]_i_2 
       (.I0(\int_threshold_reg[15]_0 [7]),
        .I1(data0[7]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_rows_reg[31]_0 [7]),
        .O(\rdata[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[7]_i_3 
       (.I0(\int_k_reg[15]_0 [7]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_cols_reg[31]_0 [7]),
        .O(\rdata[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_1 
       (.I0(\int_cols_reg[31]_0 [8]),
        .I1(\int_k_reg[15]_0 [8]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [8]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_threshold_reg[15]_0 [8]),
        .O(\rdata[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_1 
       (.I0(\int_cols_reg[31]_0 [9]),
        .I1(\int_k_reg[15]_0 [9]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [9]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(\int_threshold_reg[15]_0 [9]),
        .O(\rdata[9]_i_1_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_3 ),
        .I1(\rdata[0]_i_5_n_3 ),
        .O(\rdata_reg[0]_i_2_n_3 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_2_n_3 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_5_n_3 ),
        .I1(\rdata[1]_i_6_n_3 ),
        .O(\rdata_reg[1]_i_2_n_3 ),
        .S(s_axi_control_ARADDR[3]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_3 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[15]_i_1_n_3 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_3 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[15]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_3_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_cornerHarris_3_3_1_0_1080_1920_1_false_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_cornerHarris_3_3_1_0_1080_1920_1_false_s
   (SS,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    D,
    internal_empty_n_reg,
    internal_full_n_reg,
    \ap_CS_fsm_reg[1]_1 ,
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready,
    internal_empty_n_reg_0,
    E,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[0]_0 ,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write,
    ap_clk,
    img_out_data_full_n,
    img_in_rows_c9_dout,
    img_in_cols_c10_dout,
    ap_rst_n,
    grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready,
    img_in_data_empty_n,
    shiftReg_ce,
    \mOutPtr_reg[0] ,
    B_V_data_1_sel_wr01_out,
    \mOutPtr_reg[0]_0 ,
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start,
    internal_empty_n_reg_1,
    \ap_CS_fsm_reg[0]_1 ,
    int_ap_idle_reg,
    AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
    int_ap_idle_reg_0,
    out,
    \k_read_reg_111_reg[15]_0 ,
    img_in_419_dout);
  output [0:0]SS;
  output [0:0]Q;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [7:0]D;
  output internal_empty_n_reg;
  output internal_full_n_reg;
  output \ap_CS_fsm_reg[1]_1 ;
  output cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready;
  output internal_empty_n_reg_0;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_2 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write;
  input ap_clk;
  input img_out_data_full_n;
  input [15:0]img_in_rows_c9_dout;
  input [15:0]img_in_cols_c10_dout;
  input ap_rst_n;
  input grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready;
  input img_in_data_empty_n;
  input shiftReg_ce;
  input \mOutPtr_reg[0] ;
  input B_V_data_1_sel_wr01_out;
  input \mOutPtr_reg[0]_0 ;
  input cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  input internal_empty_n_reg_1;
  input \ap_CS_fsm_reg[0]_1 ;
  input [0:0]int_ap_idle_reg;
  input AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start;
  input xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input [15:0]out;
  input [15:0]\k_read_reg_111_reg[15]_0 ;
  input [7:0]img_in_419_dout;

  wire AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start;
  wire B_V_data_1_sel_wr01_out;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done;
  wire ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready_reg_n_3;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_n_27;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_n_30;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_n_31;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_i_1_n_3;
  wire [10:0]img_height_reg_116;
  wire [7:0]img_in_419_dout;
  wire [15:0]img_in_cols_c10_dout;
  wire img_in_data_empty_n;
  wire [15:0]img_in_rows_c9_dout;
  wire img_out_data_full_n;
  wire [10:0]img_width_reg_121;
  wire [0:0]int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire internal_empty_n_i_2__0_n_3;
  wire internal_empty_n_i_2_n_3;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire [15:0]k_read_reg_111;
  wire [15:0]\k_read_reg_111_reg[15]_0 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]out;
  wire shiftReg_ce;
  wire start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n;
  wire start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n;
  wire [15:0]threshold_read_reg_106;
  wire [15:11]trunc_ln217_1_reg_101;
  wire [15:11]trunc_ln217_reg_96;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_start;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_start;
  wire \xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0/grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg ;
  wire xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[1]_0 [0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_n_30),
        .Q(ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_n_31),
        .Q(ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready_reg_n_3),
        .R(1'b0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60
       (.B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][10] (img_width_reg_121),
        .\SRL_SIG_reg[0][15] (trunc_ln217_reg_96),
        .\SRL_SIG_reg[0][15]_0 (trunc_ln217_1_reg_101),
        .SS(SS),
        .\ap_CS_fsm_reg[0] (ap_NS_fsm),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_1 ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[1]_1 (grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_n_27),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_n_30),
        .ap_rst_n_1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_n_31),
        .ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done(ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done),
        .cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready),
        .cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg(ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready_reg_n_3),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write),
        .grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready),
        .grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg(\xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0/grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg ),
        .grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_i_1_n_3),
        .img_in_419_dout(img_in_419_dout),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .in(img_height_reg_116),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_empty_n_reg_1(internal_empty_n_reg_1),
        .internal_empty_n_reg_2(internal_empty_n_i_2_n_3),
        .internal_empty_n_reg_3(internal_empty_n_i_2__0_n_3),
        .internal_full_n_reg(internal_full_n_reg),
        .\mOutPtr_reg[0] (\ap_CS_fsm_reg[1]_0 ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .shiftReg_ce(shiftReg_ce),
        .start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n(start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n),
        .start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n(start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n),
        .tmp_product(k_read_reg_111),
        .xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_start(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_start),
        .xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_start(xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_start),
        .xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read),
        .\zext_ln161_reg_188_reg[15] (threshold_read_reg_106));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_n_27),
        .Q(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg),
        .R(SS));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_i_1
       (.I0(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read),
        .I1(Q),
        .I2(img_out_data_full_n),
        .I3(\xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0/grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg ),
        .O(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_i_1_n_3));
  FDRE \img_height_reg_116_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[0]),
        .Q(img_height_reg_116[0]),
        .R(1'b0));
  FDRE \img_height_reg_116_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[10]),
        .Q(img_height_reg_116[10]),
        .R(1'b0));
  FDRE \img_height_reg_116_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[1]),
        .Q(img_height_reg_116[1]),
        .R(1'b0));
  FDRE \img_height_reg_116_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[2]),
        .Q(img_height_reg_116[2]),
        .R(1'b0));
  FDRE \img_height_reg_116_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[3]),
        .Q(img_height_reg_116[3]),
        .R(1'b0));
  FDRE \img_height_reg_116_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[4]),
        .Q(img_height_reg_116[4]),
        .R(1'b0));
  FDRE \img_height_reg_116_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[5]),
        .Q(img_height_reg_116[5]),
        .R(1'b0));
  FDRE \img_height_reg_116_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[6]),
        .Q(img_height_reg_116[6]),
        .R(1'b0));
  FDRE \img_height_reg_116_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[7]),
        .Q(img_height_reg_116[7]),
        .R(1'b0));
  FDRE \img_height_reg_116_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[8]),
        .Q(img_height_reg_116[8]),
        .R(1'b0));
  FDRE \img_height_reg_116_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[9]),
        .Q(img_height_reg_116[9]),
        .R(1'b0));
  FDRE \img_width_reg_121_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[0]),
        .Q(img_width_reg_121[0]),
        .R(1'b0));
  FDRE \img_width_reg_121_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[10]),
        .Q(img_width_reg_121[10]),
        .R(1'b0));
  FDRE \img_width_reg_121_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[1]),
        .Q(img_width_reg_121[1]),
        .R(1'b0));
  FDRE \img_width_reg_121_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[2]),
        .Q(img_width_reg_121[2]),
        .R(1'b0));
  FDRE \img_width_reg_121_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[3]),
        .Q(img_width_reg_121[3]),
        .R(1'b0));
  FDRE \img_width_reg_121_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[4]),
        .Q(img_width_reg_121[4]),
        .R(1'b0));
  FDRE \img_width_reg_121_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[5]),
        .Q(img_width_reg_121[5]),
        .R(1'b0));
  FDRE \img_width_reg_121_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[6]),
        .Q(img_width_reg_121[6]),
        .R(1'b0));
  FDRE \img_width_reg_121_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[7]),
        .Q(img_width_reg_121[7]),
        .R(1'b0));
  FDRE \img_width_reg_121_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[8]),
        .Q(img_width_reg_121[8]),
        .R(1'b0));
  FDRE \img_width_reg_121_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[9]),
        .Q(img_width_reg_121[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    int_ap_idle_i_2
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(int_ap_idle_reg),
        .I2(AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start),
        .I3(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .I4(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I5(int_ap_idle_reg_0),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    internal_empty_n_i_2
       (.I0(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write),
        .I1(start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n),
        .I2(xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_start),
        .O(internal_empty_n_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    internal_empty_n_i_2__0
       (.I0(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write),
        .I1(start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n),
        .I2(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_start),
        .O(internal_empty_n_i_2__0_n_3));
  FDRE \k_read_reg_111_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [0]),
        .Q(k_read_reg_111[0]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [10]),
        .Q(k_read_reg_111[10]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [11]),
        .Q(k_read_reg_111[11]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [12]),
        .Q(k_read_reg_111[12]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [13]),
        .Q(k_read_reg_111[13]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [14]),
        .Q(k_read_reg_111[14]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [15]),
        .Q(k_read_reg_111[15]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [1]),
        .Q(k_read_reg_111[1]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [2]),
        .Q(k_read_reg_111[2]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [3]),
        .Q(k_read_reg_111[3]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [4]),
        .Q(k_read_reg_111[4]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [5]),
        .Q(k_read_reg_111[5]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [6]),
        .Q(k_read_reg_111[6]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [7]),
        .Q(k_read_reg_111[7]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [8]),
        .Q(k_read_reg_111[8]),
        .R(1'b0));
  FDRE \k_read_reg_111_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(\k_read_reg_111_reg[15]_0 [9]),
        .Q(k_read_reg_111[9]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[0]),
        .Q(threshold_read_reg_106[0]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[10]),
        .Q(threshold_read_reg_106[10]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[11]),
        .Q(threshold_read_reg_106[11]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[12]),
        .Q(threshold_read_reg_106[12]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[13]),
        .Q(threshold_read_reg_106[13]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[14]),
        .Q(threshold_read_reg_106[14]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[15]),
        .Q(threshold_read_reg_106[15]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[1]),
        .Q(threshold_read_reg_106[1]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[2]),
        .Q(threshold_read_reg_106[2]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[3]),
        .Q(threshold_read_reg_106[3]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[4]),
        .Q(threshold_read_reg_106[4]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[5]),
        .Q(threshold_read_reg_106[5]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[6]),
        .Q(threshold_read_reg_106[6]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[7]),
        .Q(threshold_read_reg_106[7]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[8]),
        .Q(threshold_read_reg_106[8]),
        .R(1'b0));
  FDRE \threshold_read_reg_106_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(out[9]),
        .Q(threshold_read_reg_106[9]),
        .R(1'b0));
  FDRE \trunc_ln217_1_reg_101_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[11]),
        .Q(trunc_ln217_1_reg_101[11]),
        .R(1'b0));
  FDRE \trunc_ln217_1_reg_101_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[12]),
        .Q(trunc_ln217_1_reg_101[12]),
        .R(1'b0));
  FDRE \trunc_ln217_1_reg_101_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[13]),
        .Q(trunc_ln217_1_reg_101[13]),
        .R(1'b0));
  FDRE \trunc_ln217_1_reg_101_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[14]),
        .Q(trunc_ln217_1_reg_101[14]),
        .R(1'b0));
  FDRE \trunc_ln217_1_reg_101_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_cols_c10_dout[15]),
        .Q(trunc_ln217_1_reg_101[15]),
        .R(1'b0));
  FDRE \trunc_ln217_reg_96_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[11]),
        .Q(trunc_ln217_reg_96[11]),
        .R(1'b0));
  FDRE \trunc_ln217_reg_96_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[12]),
        .Q(trunc_ln217_reg_96[12]),
        .R(1'b0));
  FDRE \trunc_ln217_reg_96_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[13]),
        .Q(trunc_ln217_reg_96[13]),
        .R(1'b0));
  FDRE \trunc_ln217_reg_96_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[14]),
        .Q(trunc_ln217_reg_96[14]),
        .R(1'b0));
  FDRE \trunc_ln217_reg_96_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 [0]),
        .D(img_in_rows_c9_dout[15]),
        .Q(trunc_ln217_reg_96[15]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S
   (img_height_c31_full_n,
    img_height_c31_empty_n,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read,
    SR,
    in,
    ap_clk,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read,
    Q,
    img_width_c33_empty_n,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start,
    img_width_c38_full_n,
    img_height_c37_full_n,
    ap_rst_n,
    internal_empty_n_reg_0,
    SS,
    D);
  output img_height_c31_full_n;
  output img_height_c31_empty_n;
  output xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read;
  output [0:0]SR;
  output [10:0]in;
  input ap_clk;
  input xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  input [1:0]Q;
  input img_width_c33_empty_n;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start;
  input img_width_c38_full_n;
  input img_height_c37_full_n;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [10:0]D;

  wire [10:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_height_c31_empty_n;
  wire img_height_c31_full_n;
  wire img_height_c37_full_n;
  wire img_width_c33_empty_n;
  wire img_width_c38_full_n;
  wire [10:0]in;
  wire internal_empty_n_i_1__9_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__9_n_3;
  wire internal_full_n_i_2__45_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_3 ;
  wire \mOutPtr[1]_i_1__7_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_72 U_cornerHarris_accel_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (img_height_c31_full_n),
        .ap_clk(ap_clk),
        .\img_height_read_reg_202_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\img_height_read_reg_202_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .in(in),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(img_height_c31_empty_n),
        .I1(img_width_c33_empty_n),
        .I2(Q[0]),
        .I3(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start),
        .I4(img_width_c38_full_n),
        .I5(img_height_c37_full_n),
        .O(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_height_c31_empty_n),
        .I3(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__9_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_3),
        .Q(img_height_c31_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n_i_2__45_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_height_c31_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__45
       (.I0(img_height_c31_empty_n),
        .I1(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I2(img_height_c31_full_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .O(internal_full_n_i_2__45_n_3));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__7
       (.I0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I1(img_height_c31_empty_n),
        .I2(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I3(img_height_c31_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_3),
        .Q(img_height_c31_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__9 
       (.I0(img_height_c31_empty_n),
        .I1(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I2(img_height_c31_full_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I2(img_height_c31_full_n),
        .I3(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I4(img_height_c31_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \row_V_reg_113[10]_i_1 
       (.I0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I1(Q[1]),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_30
   (img_height_c32_full_n,
    img_height_c32_empty_n,
    D,
    ap_clk,
    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start,
    Q,
    img_width_c34_empty_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read,
    SS,
    \SRL_SIG_reg[0][10] );
  output img_height_c32_full_n;
  output img_height_c32_empty_n;
  output [10:0]D;
  input ap_clk;
  input xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  input [0:0]Q;
  input img_width_c34_empty_n;
  input xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]D;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_height_c32_empty_n;
  wire img_height_c32_full_n;
  wire img_width_c34_empty_n;
  wire internal_empty_n_i_1__10_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__10_n_3;
  wire internal_full_n_i_2__44_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__10_n_3 ;
  wire \mOutPtr[1]_i_1__8_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_71 U_cornerHarris_accel_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (img_height_c32_full_n),
        .ap_clk(ap_clk),
        .\img_height_read_reg_173_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\img_height_read_reg_173_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_height_c32_empty_n),
        .I3(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_3),
        .Q(img_height_c32_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n_i_2__44_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_height_c32_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__10_n_3));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__44
       (.I0(img_height_c32_empty_n),
        .I1(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I2(Q),
        .I3(img_width_c34_empty_n),
        .I4(img_height_c32_full_n),
        .I5(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .O(internal_full_n_i_2__44_n_3));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__8
       (.I0(img_width_c34_empty_n),
        .I1(Q),
        .I2(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I3(img_height_c32_empty_n),
        .I4(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I5(img_height_c32_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_3),
        .Q(img_height_c32_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__10 
       (.I0(img_height_c32_empty_n),
        .I1(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read),
        .I2(img_height_c32_full_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I2(img_height_c32_full_n),
        .I3(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read),
        .I4(img_height_c32_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_31
   (img_height_c35_full_n,
    img_height_c35_empty_n,
    D,
    ap_clk,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start,
    Q,
    img_width_c36_empty_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read,
    SS,
    \SRL_SIG_reg[0][10] );
  output img_height_c35_full_n;
  output img_height_c35_empty_n;
  output [10:0]D;
  input ap_clk;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  input [0:0]Q;
  input img_width_c36_empty_n;
  input xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]D;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_height_c35_empty_n;
  wire img_height_c35_full_n;
  wire img_width_c36_empty_n;
  wire internal_empty_n_i_1__15_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__15_n_3;
  wire internal_full_n_i_2__48_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__15_n_3 ;
  wire \mOutPtr[1]_i_1__13_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_70 U_cornerHarris_accel_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (img_height_c35_full_n),
        .ap_clk(ap_clk),
        .\img_height_read_reg_180_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\img_height_read_reg_180_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_height_c35_empty_n),
        .I3(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__15_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_3),
        .Q(img_height_c35_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n_i_2__48_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_height_c35_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__15_n_3));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__48
       (.I0(img_height_c35_empty_n),
        .I1(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I2(Q),
        .I3(img_width_c36_empty_n),
        .I4(img_height_c35_full_n),
        .I5(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .O(internal_full_n_i_2__48_n_3));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__11
       (.I0(img_width_c36_empty_n),
        .I1(Q),
        .I2(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I3(img_height_c35_empty_n),
        .I4(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I5(img_height_c35_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_3),
        .Q(img_height_c35_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__15 
       (.I0(img_height_c35_empty_n),
        .I1(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read),
        .I2(img_height_c35_full_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I2(img_height_c35_full_n),
        .I3(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read),
        .I4(img_height_c35_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__15_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_33
   (img_height_c39_full_n,
    img_height_c39_empty_n,
    D,
    ap_clk,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    SS,
    \SRL_SIG_reg[0][10] );
  output img_height_c39_full_n;
  output img_height_c39_empty_n;
  output [10:0]D;
  input ap_clk;
  input xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;
  input xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_height_c39_empty_n;
  wire img_height_c39_full_n;
  wire internal_empty_n_i_1__24_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__24_n_3;
  wire internal_full_n_i_2__50_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__24_n_3 ;
  wire \mOutPtr[1]_i_1__22_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_68 U_cornerHarris_accel_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (img_height_c39_full_n),
        .ap_clk(ap_clk),
        .\img_height_read_reg_178_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\img_height_read_reg_178_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__24
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_height_c39_empty_n),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__24_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_3),
        .Q(img_height_c39_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__24
       (.I0(internal_full_n_i_2__50_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_height_c39_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__24_n_3));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__50
       (.I0(img_height_c39_empty_n),
        .I1(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I2(img_height_c39_full_n),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .O(internal_full_n_i_2__50_n_3));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__13
       (.I0(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I1(img_height_c39_empty_n),
        .I2(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I3(img_height_c39_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_3),
        .Q(img_height_c39_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__24 
       (.I0(img_height_c39_empty_n),
        .I1(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I2(img_height_c39_full_n),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__24_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__22 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I2(img_height_c39_full_n),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I4(img_height_c39_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__22_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__24_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__22_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_34
   (img_height_c41_full_n,
    img_height_c41_empty_n,
    D,
    ap_clk,
    internal_empty_n_reg_0,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read,
    ap_rst_n,
    internal_empty_n_reg_1,
    SS,
    \SRL_SIG_reg[0][10] );
  output img_height_c41_full_n;
  output img_height_c41_empty_n;
  output [10:0]D;
  input ap_clk;
  input internal_empty_n_reg_0;
  input xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_height_c41_empty_n;
  wire img_height_c41_full_n;
  wire internal_empty_n_i_1__27_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__27_n_3;
  wire internal_full_n_i_2__52_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__27_n_3 ;
  wire \mOutPtr[1]_i_1__25_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_67 U_cornerHarris_accel_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (img_height_c41_full_n),
        .ap_clk(ap_clk),
        .\img_height_read_reg_54_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\img_height_read_reg_54_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__27
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(img_height_c41_empty_n),
        .I3(internal_empty_n_reg_0),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__27_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_3),
        .Q(img_height_c41_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__27
       (.I0(internal_full_n_i_2__52_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_height_c41_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__27_n_3));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__52
       (.I0(img_height_c41_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_height_c41_full_n),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .O(internal_full_n_i_2__52_n_3));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__15
       (.I0(internal_empty_n_reg_0),
        .I1(img_height_c41_empty_n),
        .I2(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I3(img_height_c41_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_3),
        .Q(img_height_c41_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__27 
       (.I0(img_height_c41_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_height_c41_full_n),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__27_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__25 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I2(img_height_c41_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(img_height_c41_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__25_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__27_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__25_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_35
   (img_height_c_full_n,
    img_height_c_empty_n,
    internal_full_n_reg_0,
    in,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    p_src_mat_cols_c_full_n,
    img_height_c28_full_n,
    img_height_c27_full_n,
    ap_rst_n,
    internal_empty_n_reg_0,
    SS,
    \SRL_SIG_reg[0][10] );
  output img_height_c_full_n;
  output img_height_c_empty_n;
  output internal_full_n_reg_0;
  output [10:0]in;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input p_src_mat_cols_c_full_n;
  input img_height_c28_full_n;
  input img_height_c27_full_n;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire img_height_c27_full_n;
  wire img_height_c28_full_n;
  wire img_height_c_empty_n;
  wire img_height_c_full_n;
  wire [10:0]in;
  wire internal_empty_n_i_1__1_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__1_n_3;
  wire internal_full_n_i_2__27_n_3;
  wire internal_full_n_i_3__30_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_full_n;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_66 U_cornerHarris_accel_fifo_w11_d2_S_ram
       (.\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (img_height_c_full_n),
        .ap_clk(ap_clk),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .img_height_c27_full_n(img_height_c27_full_n),
        .img_height_c28_full_n(img_height_c28_full_n),
        .\img_height_reg_59_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\img_height_reg_59_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .in(in),
        .internal_full_n_reg(internal_full_n_reg_0),
        .p_src_mat_cols_c_full_n(p_src_mat_cols_c_full_n));
  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(internal_empty_n_reg_0),
        .I3(img_height_c_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_3),
        .Q(img_height_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_i_2__27_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_height_c_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__30_n_3),
        .O(internal_full_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    internal_full_n_i_2__27
       (.I0(img_height_c_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(img_height_c_full_n),
        .I3(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(internal_full_n_i_2__27_n_3));
  LUT4 #(
    .INIT(16'h002A)) 
    internal_full_n_i_3__30
       (.I0(img_height_c_empty_n),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I2(img_height_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_3__30_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_3),
        .Q(img_height_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h2DDDD222)) 
    \mOutPtr[0]_i_1__1 
       (.I0(img_height_c_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(img_height_c_full_n),
        .I3(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h7FEA7F7F80158080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I2(img_height_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(img_height_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_38
   (img_width_c33_full_n,
    img_width_c33_empty_n,
    in,
    ap_clk,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    SS,
    D);
  output img_width_c33_full_n;
  output img_width_c33_empty_n;
  output [10:0]in;
  input ap_clk;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read;
  input xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [10:0]D;

  wire [10:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_width_c33_empty_n;
  wire img_width_c33_full_n;
  wire [10:0]in;
  wire internal_empty_n_i_1__11_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__11_n_3;
  wire internal_full_n_i_2__43_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__11_n_3 ;
  wire \mOutPtr[1]_i_1__9_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_63 U_cornerHarris_accel_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (img_width_c33_full_n),
        .ap_clk(ap_clk),
        .\img_width_read_reg_207_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\img_width_read_reg_207_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .in(in),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_width_c33_empty_n),
        .I3(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__11_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_3),
        .Q(img_width_c33_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n_i_2__43_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_width_c33_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__43
       (.I0(img_width_c33_empty_n),
        .I1(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I2(img_width_c33_full_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .O(internal_full_n_i_2__43_n_3));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__9
       (.I0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I1(img_width_c33_empty_n),
        .I2(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I3(img_width_c33_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_3),
        .Q(img_width_c33_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__11 
       (.I0(img_width_c33_empty_n),
        .I1(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I2(img_width_c33_full_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I2(img_width_c33_full_n),
        .I3(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I4(img_width_c33_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_39
   (img_width_c34_full_n,
    img_width_c34_empty_n,
    D,
    ap_clk,
    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start,
    Q,
    img_height_c32_empty_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read,
    SS,
    \SRL_SIG_reg[0][10] );
  output img_width_c34_full_n;
  output img_width_c34_empty_n;
  output [10:0]D;
  input ap_clk;
  input xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  input [0:0]Q;
  input img_height_c32_empty_n;
  input xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]D;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_height_c32_empty_n;
  wire img_width_c34_empty_n;
  wire img_width_c34_full_n;
  wire internal_empty_n_i_1__12_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__12_n_3;
  wire internal_full_n_i_2__42_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__12_n_3 ;
  wire \mOutPtr[1]_i_1__10_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_62 U_cornerHarris_accel_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (img_width_c34_full_n),
        .ap_clk(ap_clk),
        .\img_width_read_reg_178_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\img_width_read_reg_178_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_width_c34_empty_n),
        .I3(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__12_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_3),
        .Q(img_width_c34_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n_i_2__42_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_width_c34_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__12_n_3));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__42
       (.I0(img_width_c34_empty_n),
        .I1(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I2(Q),
        .I3(img_height_c32_empty_n),
        .I4(img_width_c34_full_n),
        .I5(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .O(internal_full_n_i_2__42_n_3));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__10
       (.I0(img_height_c32_empty_n),
        .I1(Q),
        .I2(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I3(img_width_c34_empty_n),
        .I4(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I5(img_width_c34_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_3),
        .Q(img_width_c34_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__12 
       (.I0(img_width_c34_empty_n),
        .I1(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read),
        .I2(img_width_c34_full_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I2(img_width_c34_full_n),
        .I3(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read),
        .I4(img_width_c34_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_40
   (img_width_c36_full_n,
    img_width_c36_empty_n,
    D,
    ap_clk,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start,
    Q,
    img_height_c35_empty_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read,
    SS,
    \SRL_SIG_reg[0][10] );
  output img_width_c36_full_n;
  output img_width_c36_empty_n;
  output [10:0]D;
  input ap_clk;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  input [0:0]Q;
  input img_height_c35_empty_n;
  input xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]D;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_height_c35_empty_n;
  wire img_width_c36_empty_n;
  wire img_width_c36_full_n;
  wire internal_empty_n_i_1__16_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__16_n_3;
  wire internal_full_n_i_2__47_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__16_n_3 ;
  wire \mOutPtr[1]_i_1__14_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_61 U_cornerHarris_accel_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (img_width_c36_full_n),
        .ap_clk(ap_clk),
        .\img_width_read_reg_185_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\img_width_read_reg_185_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_width_c36_empty_n),
        .I3(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__16_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_3),
        .Q(img_width_c36_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n_i_2__47_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_width_c36_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__16_n_3));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__47
       (.I0(img_width_c36_empty_n),
        .I1(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I2(Q),
        .I3(img_height_c35_empty_n),
        .I4(img_width_c36_full_n),
        .I5(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .O(internal_full_n_i_2__47_n_3));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__12
       (.I0(img_height_c35_empty_n),
        .I1(Q),
        .I2(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I3(img_width_c36_empty_n),
        .I4(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I5(img_width_c36_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_3),
        .Q(img_width_c36_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__16 
       (.I0(img_width_c36_empty_n),
        .I1(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read),
        .I2(img_width_c36_full_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__14 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I2(img_width_c36_full_n),
        .I3(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read),
        .I4(img_width_c36_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__14_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__16_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_42
   (img_width_c40_empty_n,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read,
    SR,
    internal_full_n_reg_0,
    D,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read,
    Q,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start,
    img_height_c37_empty_n,
    img_height_c39_full_n,
    k_c_empty_n,
    img_width_c38_empty_n,
    SS,
    ap_clk,
    if_din,
    ap_rst_n);
  output img_width_c40_empty_n;
  output xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;
  output [0:0]SR;
  output internal_full_n_reg_0;
  output [10:0]D;
  input xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;
  input [1:0]Q;
  input xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start;
  input img_height_c37_empty_n;
  input img_height_c39_full_n;
  input k_c_empty_n;
  input img_width_c38_empty_n;
  input [0:0]SS;
  input ap_clk;
  input [10:0]if_din;
  input ap_rst_n;

  wire [10:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [10:0]if_din;
  wire img_height_c37_empty_n;
  wire img_height_c39_full_n;
  wire img_width_c38_empty_n;
  wire img_width_c40_empty_n;
  wire img_width_c40_full_n;
  wire internal_empty_n_i_1__25_n_3;
  wire internal_empty_n_i_2__10_n_3;
  wire internal_full_n_i_1__25_n_3;
  wire internal_full_n_i_2__49_n_3;
  wire internal_full_n_reg_0;
  wire k_c_empty_n;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__25_n_3 ;
  wire \mOutPtr[1]_i_1__23_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_60 U_cornerHarris_accel_fifo_w11_d2_S_ram
       (.D(D),
        .Q(Q[0]),
        .\ap_CS_fsm_reg[0] (xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .img_height_c37_empty_n(img_height_c37_empty_n),
        .img_height_c39_full_n(img_height_c39_full_n),
        .img_width_c38_empty_n(img_width_c38_empty_n),
        .img_width_c40_full_n(img_width_c40_full_n),
        .\img_width_read_reg_183_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\img_width_read_reg_183_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .k_c_empty_n(k_c_empty_n),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__25
       (.I0(ap_rst_n),
        .I1(internal_empty_n_i_2__10_n_3),
        .I2(img_width_c40_empty_n),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__25_n_3));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__10
       (.I0(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I1(img_width_c40_full_n),
        .O(internal_empty_n_i_2__10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__9
       (.I0(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I1(img_height_c39_full_n),
        .O(internal_full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_3),
        .Q(img_width_c40_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__25
       (.I0(internal_full_n_i_2__49_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_width_c40_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__25_n_3));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__49
       (.I0(img_width_c40_empty_n),
        .I1(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I2(img_width_c40_full_n),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .O(internal_full_n_i_2__49_n_3));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__14
       (.I0(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I1(img_width_c40_empty_n),
        .I2(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I3(img_width_c40_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_3),
        .Q(img_width_c40_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__25 
       (.I0(img_width_c40_empty_n),
        .I1(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I2(img_width_c40_full_n),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__25_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__23 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I2(img_width_c40_full_n),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I4(img_width_c40_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__23_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__25_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__23_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \row_V_reg_149[10]_i_1 
       (.I0(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I1(Q[1]),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_43
   (img_width_c42_full_n,
    img_width_c42_empty_n,
    D,
    ap_clk,
    internal_empty_n_reg_0,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read,
    ap_rst_n,
    internal_empty_n_reg_1,
    SS,
    \SRL_SIG_reg[0][10] );
  output img_width_c42_full_n;
  output img_width_c42_empty_n;
  output [10:0]D;
  input ap_clk;
  input internal_empty_n_reg_0;
  input xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_width_c42_empty_n;
  wire img_width_c42_full_n;
  wire internal_empty_n_i_1__28_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__28_n_3;
  wire internal_full_n_i_2__51_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__28_n_3 ;
  wire \mOutPtr[1]_i_1__26_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_59 U_cornerHarris_accel_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (img_width_c42_full_n),
        .ap_clk(ap_clk),
        .\img_width_read_reg_59_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\img_width_read_reg_59_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__28
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_1),
        .I2(img_width_c42_empty_n),
        .I3(internal_empty_n_reg_0),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__28_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_3),
        .Q(img_width_c42_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__28
       (.I0(internal_full_n_i_2__51_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_width_c42_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__28_n_3));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__51
       (.I0(img_width_c42_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_width_c42_full_n),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .O(internal_full_n_i_2__51_n_3));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__16
       (.I0(internal_empty_n_reg_0),
        .I1(img_width_c42_empty_n),
        .I2(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I3(img_width_c42_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_3),
        .Q(img_width_c42_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__28 
       (.I0(img_width_c42_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(img_width_c42_full_n),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__28_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__26 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I2(img_width_c42_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(img_width_c42_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__26_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__28_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__26_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_44
   (img_width_c_full_n,
    img_width_c_empty_n,
    in,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    ap_rst_n,
    internal_empty_n_reg_0,
    SS,
    \SRL_SIG_reg[0][10] );
  output img_width_c_full_n;
  output img_width_c_empty_n;
  output [10:0]in;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [10:0]\SRL_SIG_reg[0][10] ;

  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire img_width_c_empty_n;
  wire img_width_c_full_n;
  wire [10:0]in;
  wire internal_empty_n_i_1__2_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_3;
  wire internal_full_n_i_2__26_n_3;
  wire internal_full_n_i_3__29_n_3;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg U_cornerHarris_accel_fifo_w11_d2_S_ram
       (.\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[1][0]_0 (img_width_c_full_n),
        .ap_clk(ap_clk),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .\img_width_reg_54_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\img_width_reg_54_reg[0]_0 (\mOutPtr_reg_n_3_[1] ),
        .in(in));
  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(internal_empty_n_reg_0),
        .I3(img_width_c_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_3),
        .Q(img_width_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__26_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(img_width_c_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__29_n_3),
        .O(internal_full_n_i_1__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    internal_full_n_i_2__26
       (.I0(img_width_c_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(img_width_c_full_n),
        .I3(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(internal_full_n_i_2__26_n_3));
  LUT4 #(
    .INIT(16'h002A)) 
    internal_full_n_i_3__29
       (.I0(img_width_c_empty_n),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I2(img_width_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_3__29_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_3),
        .Q(img_width_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h2DDDD222)) 
    \mOutPtr[0]_i_1__2 
       (.I0(img_width_c_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(img_width_c_full_n),
        .I3(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'h7FEA7F7F80158080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I2(img_width_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(img_width_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg
   (in,
    \SRL_SIG_reg[1][0]_0 ,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    \img_width_reg_54_reg[0] ,
    \img_width_reg_54_reg[0]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]in;
  input \SRL_SIG_reg[1][0]_0 ;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input \img_width_reg_54_reg[0] ;
  input \img_width_reg_54_reg[0]_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_6 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_7 ;
  wire ap_clk;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire \img_width_reg_54_reg[0] ;
  wire \img_width_reg_54_reg[0]_0 ;
  wire [10:0]in;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_6 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_6 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_6 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_6 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_6 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_6 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_6 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_6 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_6 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_6 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_6 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [0]),
        .Q(\SRL_SIG_reg[1]_7 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [10]),
        .Q(\SRL_SIG_reg[1]_7 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [1]),
        .Q(\SRL_SIG_reg[1]_7 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [2]),
        .Q(\SRL_SIG_reg[1]_7 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [3]),
        .Q(\SRL_SIG_reg[1]_7 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [4]),
        .Q(\SRL_SIG_reg[1]_7 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [5]),
        .Q(\SRL_SIG_reg[1]_7 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [6]),
        .Q(\SRL_SIG_reg[1]_7 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [7]),
        .Q(\SRL_SIG_reg[1]_7 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [8]),
        .Q(\SRL_SIG_reg[1]_7 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_6 [9]),
        .Q(\SRL_SIG_reg[1]_7 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(\SRL_SIG_reg[1]_7 [0]),
        .I1(\SRL_SIG_reg[0]_6 [0]),
        .I2(\img_width_reg_54_reg[0] ),
        .I3(\img_width_reg_54_reg[0]_0 ),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [10]),
        .I1(\SRL_SIG_reg[0]_6 [10]),
        .I2(\img_width_reg_54_reg[0] ),
        .I3(\img_width_reg_54_reg[0]_0 ),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [1]),
        .I1(\SRL_SIG_reg[0]_6 [1]),
        .I2(\img_width_reg_54_reg[0] ),
        .I3(\img_width_reg_54_reg[0]_0 ),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [2]),
        .I1(\SRL_SIG_reg[0]_6 [2]),
        .I2(\img_width_reg_54_reg[0] ),
        .I3(\img_width_reg_54_reg[0]_0 ),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [3]),
        .I1(\SRL_SIG_reg[0]_6 [3]),
        .I2(\img_width_reg_54_reg[0] ),
        .I3(\img_width_reg_54_reg[0]_0 ),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [4]),
        .I1(\SRL_SIG_reg[0]_6 [4]),
        .I2(\img_width_reg_54_reg[0] ),
        .I3(\img_width_reg_54_reg[0]_0 ),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [5]),
        .I1(\SRL_SIG_reg[0]_6 [5]),
        .I2(\img_width_reg_54_reg[0] ),
        .I3(\img_width_reg_54_reg[0]_0 ),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [6]),
        .I1(\SRL_SIG_reg[0]_6 [6]),
        .I2(\img_width_reg_54_reg[0] ),
        .I3(\img_width_reg_54_reg[0]_0 ),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [7]),
        .I1(\SRL_SIG_reg[0]_6 [7]),
        .I2(\img_width_reg_54_reg[0] ),
        .I3(\img_width_reg_54_reg[0]_0 ),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [8]),
        .I1(\SRL_SIG_reg[0]_6 [8]),
        .I2(\img_width_reg_54_reg[0] ),
        .I3(\img_width_reg_54_reg[0]_0 ),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[1]_7 [9]),
        .I1(\SRL_SIG_reg[0]_6 [9]),
        .I2(\img_width_reg_54_reg[0] ),
        .I3(\img_width_reg_54_reg[0]_0 ),
        .O(in[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_59
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read,
    \img_width_read_reg_59_reg[0] ,
    \img_width_read_reg_59_reg[0]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;
  input \img_width_read_reg_59_reg[0] ;
  input \img_width_read_reg_59_reg[0]_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_54 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_55 ;
  wire ap_clk;
  wire \img_width_read_reg_59_reg[0] ;
  wire \img_width_read_reg_59_reg[0]_0 ;
  wire shiftReg_ce;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__10 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_54 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_54 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_54 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_54 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_54 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_54 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_54 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_54 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_54 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_54 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_54 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_54 [0]),
        .Q(\SRL_SIG_reg[1]_55 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_54 [10]),
        .Q(\SRL_SIG_reg[1]_55 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_54 [1]),
        .Q(\SRL_SIG_reg[1]_55 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_54 [2]),
        .Q(\SRL_SIG_reg[1]_55 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_54 [3]),
        .Q(\SRL_SIG_reg[1]_55 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_54 [4]),
        .Q(\SRL_SIG_reg[1]_55 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_54 [5]),
        .Q(\SRL_SIG_reg[1]_55 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_54 [6]),
        .Q(\SRL_SIG_reg[1]_55 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_54 [7]),
        .Q(\SRL_SIG_reg[1]_55 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_54 [8]),
        .Q(\SRL_SIG_reg[1]_55 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_54 [9]),
        .Q(\SRL_SIG_reg[1]_55 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_59[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_55 [0]),
        .I1(\SRL_SIG_reg[0]_54 [0]),
        .I2(\img_width_read_reg_59_reg[0] ),
        .I3(\img_width_read_reg_59_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_59[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_55 [10]),
        .I1(\SRL_SIG_reg[0]_54 [10]),
        .I2(\img_width_read_reg_59_reg[0] ),
        .I3(\img_width_read_reg_59_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_59[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_55 [1]),
        .I1(\SRL_SIG_reg[0]_54 [1]),
        .I2(\img_width_read_reg_59_reg[0] ),
        .I3(\img_width_read_reg_59_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_59[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_55 [2]),
        .I1(\SRL_SIG_reg[0]_54 [2]),
        .I2(\img_width_read_reg_59_reg[0] ),
        .I3(\img_width_read_reg_59_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_59[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_55 [3]),
        .I1(\SRL_SIG_reg[0]_54 [3]),
        .I2(\img_width_read_reg_59_reg[0] ),
        .I3(\img_width_read_reg_59_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_59[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_55 [4]),
        .I1(\SRL_SIG_reg[0]_54 [4]),
        .I2(\img_width_read_reg_59_reg[0] ),
        .I3(\img_width_read_reg_59_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_59[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_55 [5]),
        .I1(\SRL_SIG_reg[0]_54 [5]),
        .I2(\img_width_read_reg_59_reg[0] ),
        .I3(\img_width_read_reg_59_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_59[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_55 [6]),
        .I1(\SRL_SIG_reg[0]_54 [6]),
        .I2(\img_width_read_reg_59_reg[0] ),
        .I3(\img_width_read_reg_59_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_59[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_55 [7]),
        .I1(\SRL_SIG_reg[0]_54 [7]),
        .I2(\img_width_read_reg_59_reg[0] ),
        .I3(\img_width_read_reg_59_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_59[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_55 [8]),
        .I1(\SRL_SIG_reg[0]_54 [8]),
        .I2(\img_width_read_reg_59_reg[0] ),
        .I3(\img_width_read_reg_59_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_59[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_55 [9]),
        .I1(\SRL_SIG_reg[0]_54 [9]),
        .I2(\img_width_read_reg_59_reg[0] ),
        .I3(\img_width_read_reg_59_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_60
   (\ap_CS_fsm_reg[0] ,
    D,
    Q,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start,
    img_height_c37_empty_n,
    img_width_c40_full_n,
    img_height_c39_full_n,
    k_c_empty_n,
    img_width_c38_empty_n,
    \img_width_read_reg_183_reg[0] ,
    \img_width_read_reg_183_reg[0]_0 ,
    if_din,
    ap_clk);
  output \ap_CS_fsm_reg[0] ;
  output [10:0]D;
  input [0:0]Q;
  input xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start;
  input img_height_c37_empty_n;
  input img_width_c40_full_n;
  input img_height_c39_full_n;
  input k_c_empty_n;
  input img_width_c38_empty_n;
  input \img_width_read_reg_183_reg[0] ;
  input \img_width_read_reg_183_reg[0]_0 ;
  input [10:0]if_din;
  input ap_clk;

  wire [10:0]D;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0]_48 ;
  wire [10:0]\SRL_SIG_reg[1]_49 ;
  wire \ap_CS_fsm[1]_i_3__4_n_3 ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire [10:0]if_din;
  wire img_height_c37_empty_n;
  wire img_height_c39_full_n;
  wire img_width_c38_empty_n;
  wire img_width_c40_full_n;
  wire \img_width_read_reg_183_reg[0] ;
  wire \img_width_read_reg_183_reg[0]_0 ;
  wire k_c_empty_n;
  wire shiftReg_ce;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__8 
       (.I0(img_width_c40_full_n),
        .I1(\ap_CS_fsm_reg[0] ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_48 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_48 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_48 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_48 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_48 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_48 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_48 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_48 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_48 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_48 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_48 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_48 [0]),
        .Q(\SRL_SIG_reg[1]_49 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_48 [10]),
        .Q(\SRL_SIG_reg[1]_49 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_48 [1]),
        .Q(\SRL_SIG_reg[1]_49 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_48 [2]),
        .Q(\SRL_SIG_reg[1]_49 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_48 [3]),
        .Q(\SRL_SIG_reg[1]_49 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_48 [4]),
        .Q(\SRL_SIG_reg[1]_49 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_48 [5]),
        .Q(\SRL_SIG_reg[1]_49 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_48 [6]),
        .Q(\SRL_SIG_reg[1]_49 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_48 [7]),
        .Q(\SRL_SIG_reg[1]_49 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_48 [8]),
        .Q(\SRL_SIG_reg[1]_49 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_48 [9]),
        .Q(\SRL_SIG_reg[1]_49 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_2__10 
       (.I0(\ap_CS_fsm[1]_i_3__4_n_3 ),
        .I1(Q),
        .I2(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start),
        .I3(img_height_c37_empty_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_3__4 
       (.I0(img_width_c40_full_n),
        .I1(img_height_c39_full_n),
        .I2(k_c_empty_n),
        .I3(img_width_c38_empty_n),
        .O(\ap_CS_fsm[1]_i_3__4_n_3 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_183[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_49 [0]),
        .I1(\SRL_SIG_reg[0]_48 [0]),
        .I2(\img_width_read_reg_183_reg[0] ),
        .I3(\img_width_read_reg_183_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_183[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_49 [10]),
        .I1(\SRL_SIG_reg[0]_48 [10]),
        .I2(\img_width_read_reg_183_reg[0] ),
        .I3(\img_width_read_reg_183_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_183[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_49 [1]),
        .I1(\SRL_SIG_reg[0]_48 [1]),
        .I2(\img_width_read_reg_183_reg[0] ),
        .I3(\img_width_read_reg_183_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_183[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_49 [2]),
        .I1(\SRL_SIG_reg[0]_48 [2]),
        .I2(\img_width_read_reg_183_reg[0] ),
        .I3(\img_width_read_reg_183_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_183[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_49 [3]),
        .I1(\SRL_SIG_reg[0]_48 [3]),
        .I2(\img_width_read_reg_183_reg[0] ),
        .I3(\img_width_read_reg_183_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_183[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_49 [4]),
        .I1(\SRL_SIG_reg[0]_48 [4]),
        .I2(\img_width_read_reg_183_reg[0] ),
        .I3(\img_width_read_reg_183_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_183[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_49 [5]),
        .I1(\SRL_SIG_reg[0]_48 [5]),
        .I2(\img_width_read_reg_183_reg[0] ),
        .I3(\img_width_read_reg_183_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_183[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_49 [6]),
        .I1(\SRL_SIG_reg[0]_48 [6]),
        .I2(\img_width_read_reg_183_reg[0] ),
        .I3(\img_width_read_reg_183_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_183[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_49 [7]),
        .I1(\SRL_SIG_reg[0]_48 [7]),
        .I2(\img_width_read_reg_183_reg[0] ),
        .I3(\img_width_read_reg_183_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_183[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_49 [8]),
        .I1(\SRL_SIG_reg[0]_48 [8]),
        .I2(\img_width_read_reg_183_reg[0] ),
        .I3(\img_width_read_reg_183_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_183[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_49 [9]),
        .I1(\SRL_SIG_reg[0]_48 [9]),
        .I2(\img_width_read_reg_183_reg[0] ),
        .I3(\img_width_read_reg_183_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_61
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read,
    \img_width_read_reg_185_reg[0] ,
    \img_width_read_reg_185_reg[0]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;
  input \img_width_read_reg_185_reg[0] ;
  input \img_width_read_reg_185_reg[0]_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_30 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_31 ;
  wire ap_clk;
  wire \img_width_read_reg_185_reg[0] ;
  wire \img_width_read_reg_185_reg[0]_0 ;
  wire shiftReg_ce;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__6 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_30 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_30 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_30 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_30 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_30 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_30 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_30 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_30 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_30 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_30 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_30 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [0]),
        .Q(\SRL_SIG_reg[1]_31 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [10]),
        .Q(\SRL_SIG_reg[1]_31 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [1]),
        .Q(\SRL_SIG_reg[1]_31 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [2]),
        .Q(\SRL_SIG_reg[1]_31 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [3]),
        .Q(\SRL_SIG_reg[1]_31 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [4]),
        .Q(\SRL_SIG_reg[1]_31 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [5]),
        .Q(\SRL_SIG_reg[1]_31 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [6]),
        .Q(\SRL_SIG_reg[1]_31 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [7]),
        .Q(\SRL_SIG_reg[1]_31 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [8]),
        .Q(\SRL_SIG_reg[1]_31 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_30 [9]),
        .Q(\SRL_SIG_reg[1]_31 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_185[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [0]),
        .I1(\SRL_SIG_reg[0]_30 [0]),
        .I2(\img_width_read_reg_185_reg[0] ),
        .I3(\img_width_read_reg_185_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_185[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [10]),
        .I1(\SRL_SIG_reg[0]_30 [10]),
        .I2(\img_width_read_reg_185_reg[0] ),
        .I3(\img_width_read_reg_185_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_185[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [1]),
        .I1(\SRL_SIG_reg[0]_30 [1]),
        .I2(\img_width_read_reg_185_reg[0] ),
        .I3(\img_width_read_reg_185_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_185[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [2]),
        .I1(\SRL_SIG_reg[0]_30 [2]),
        .I2(\img_width_read_reg_185_reg[0] ),
        .I3(\img_width_read_reg_185_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_185[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [3]),
        .I1(\SRL_SIG_reg[0]_30 [3]),
        .I2(\img_width_read_reg_185_reg[0] ),
        .I3(\img_width_read_reg_185_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_185[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [4]),
        .I1(\SRL_SIG_reg[0]_30 [4]),
        .I2(\img_width_read_reg_185_reg[0] ),
        .I3(\img_width_read_reg_185_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_185[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [5]),
        .I1(\SRL_SIG_reg[0]_30 [5]),
        .I2(\img_width_read_reg_185_reg[0] ),
        .I3(\img_width_read_reg_185_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_185[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [6]),
        .I1(\SRL_SIG_reg[0]_30 [6]),
        .I2(\img_width_read_reg_185_reg[0] ),
        .I3(\img_width_read_reg_185_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_185[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [7]),
        .I1(\SRL_SIG_reg[0]_30 [7]),
        .I2(\img_width_read_reg_185_reg[0] ),
        .I3(\img_width_read_reg_185_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_185[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [8]),
        .I1(\SRL_SIG_reg[0]_30 [8]),
        .I2(\img_width_read_reg_185_reg[0] ),
        .I3(\img_width_read_reg_185_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_185[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_31 [9]),
        .I1(\SRL_SIG_reg[0]_30 [9]),
        .I2(\img_width_read_reg_185_reg[0] ),
        .I3(\img_width_read_reg_185_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_62
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read,
    \img_width_read_reg_178_reg[0] ,
    \img_width_read_reg_178_reg[0]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  input \img_width_read_reg_178_reg[0] ;
  input \img_width_read_reg_178_reg[0]_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_22 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_23 ;
  wire ap_clk;
  wire \img_width_read_reg_178_reg[0] ;
  wire \img_width_read_reg_178_reg[0]_0 ;
  wire shiftReg_ce;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__4 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_22 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_22 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_22 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_22 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_22 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_22 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_22 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_22 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_22 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_22 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_22 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [0]),
        .Q(\SRL_SIG_reg[1]_23 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [10]),
        .Q(\SRL_SIG_reg[1]_23 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [1]),
        .Q(\SRL_SIG_reg[1]_23 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [2]),
        .Q(\SRL_SIG_reg[1]_23 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [3]),
        .Q(\SRL_SIG_reg[1]_23 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [4]),
        .Q(\SRL_SIG_reg[1]_23 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [5]),
        .Q(\SRL_SIG_reg[1]_23 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [6]),
        .Q(\SRL_SIG_reg[1]_23 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [7]),
        .Q(\SRL_SIG_reg[1]_23 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [8]),
        .Q(\SRL_SIG_reg[1]_23 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_22 [9]),
        .Q(\SRL_SIG_reg[1]_23 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_178[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [0]),
        .I1(\SRL_SIG_reg[0]_22 [0]),
        .I2(\img_width_read_reg_178_reg[0] ),
        .I3(\img_width_read_reg_178_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_178[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [10]),
        .I1(\SRL_SIG_reg[0]_22 [10]),
        .I2(\img_width_read_reg_178_reg[0] ),
        .I3(\img_width_read_reg_178_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_178[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [1]),
        .I1(\SRL_SIG_reg[0]_22 [1]),
        .I2(\img_width_read_reg_178_reg[0] ),
        .I3(\img_width_read_reg_178_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_178[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [2]),
        .I1(\SRL_SIG_reg[0]_22 [2]),
        .I2(\img_width_read_reg_178_reg[0] ),
        .I3(\img_width_read_reg_178_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_178[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [3]),
        .I1(\SRL_SIG_reg[0]_22 [3]),
        .I2(\img_width_read_reg_178_reg[0] ),
        .I3(\img_width_read_reg_178_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_178[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [4]),
        .I1(\SRL_SIG_reg[0]_22 [4]),
        .I2(\img_width_read_reg_178_reg[0] ),
        .I3(\img_width_read_reg_178_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_178[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [5]),
        .I1(\SRL_SIG_reg[0]_22 [5]),
        .I2(\img_width_read_reg_178_reg[0] ),
        .I3(\img_width_read_reg_178_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_178[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [6]),
        .I1(\SRL_SIG_reg[0]_22 [6]),
        .I2(\img_width_read_reg_178_reg[0] ),
        .I3(\img_width_read_reg_178_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_178[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [7]),
        .I1(\SRL_SIG_reg[0]_22 [7]),
        .I2(\img_width_read_reg_178_reg[0] ),
        .I3(\img_width_read_reg_178_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_178[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [8]),
        .I1(\SRL_SIG_reg[0]_22 [8]),
        .I2(\img_width_read_reg_178_reg[0] ),
        .I3(\img_width_read_reg_178_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_178[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_23 [9]),
        .I1(\SRL_SIG_reg[0]_22 [9]),
        .I2(\img_width_read_reg_178_reg[0] ),
        .I3(\img_width_read_reg_178_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_63
   (in,
    \SRL_SIG_reg[1][0]_0 ,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read,
    \img_width_read_reg_207_reg[0] ,
    \img_width_read_reg_207_reg[0]_0 ,
    D,
    ap_clk);
  output [10:0]in;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  input \img_width_read_reg_207_reg[0] ;
  input \img_width_read_reg_207_reg[0]_0 ;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0]_20 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_21 ;
  wire ap_clk;
  wire \img_width_read_reg_207_reg[0] ;
  wire \img_width_read_reg_207_reg[0]_0 ;
  wire [10:0]in;
  wire shiftReg_ce;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_20 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_20 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_20 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_20 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_20 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_20 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_20 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_20 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_20 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_20 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_20 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [0]),
        .Q(\SRL_SIG_reg[1]_21 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [10]),
        .Q(\SRL_SIG_reg[1]_21 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [1]),
        .Q(\SRL_SIG_reg[1]_21 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [2]),
        .Q(\SRL_SIG_reg[1]_21 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [3]),
        .Q(\SRL_SIG_reg[1]_21 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [4]),
        .Q(\SRL_SIG_reg[1]_21 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [5]),
        .Q(\SRL_SIG_reg[1]_21 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [6]),
        .Q(\SRL_SIG_reg[1]_21 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [7]),
        .Q(\SRL_SIG_reg[1]_21 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [8]),
        .Q(\SRL_SIG_reg[1]_21 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_20 [9]),
        .Q(\SRL_SIG_reg[1]_21 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_207[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [0]),
        .I1(\SRL_SIG_reg[0]_20 [0]),
        .I2(\img_width_read_reg_207_reg[0] ),
        .I3(\img_width_read_reg_207_reg[0]_0 ),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_207[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [10]),
        .I1(\SRL_SIG_reg[0]_20 [10]),
        .I2(\img_width_read_reg_207_reg[0] ),
        .I3(\img_width_read_reg_207_reg[0]_0 ),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_207[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [1]),
        .I1(\SRL_SIG_reg[0]_20 [1]),
        .I2(\img_width_read_reg_207_reg[0] ),
        .I3(\img_width_read_reg_207_reg[0]_0 ),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_207[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [2]),
        .I1(\SRL_SIG_reg[0]_20 [2]),
        .I2(\img_width_read_reg_207_reg[0] ),
        .I3(\img_width_read_reg_207_reg[0]_0 ),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_207[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [3]),
        .I1(\SRL_SIG_reg[0]_20 [3]),
        .I2(\img_width_read_reg_207_reg[0] ),
        .I3(\img_width_read_reg_207_reg[0]_0 ),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_207[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [4]),
        .I1(\SRL_SIG_reg[0]_20 [4]),
        .I2(\img_width_read_reg_207_reg[0] ),
        .I3(\img_width_read_reg_207_reg[0]_0 ),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_207[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [5]),
        .I1(\SRL_SIG_reg[0]_20 [5]),
        .I2(\img_width_read_reg_207_reg[0] ),
        .I3(\img_width_read_reg_207_reg[0]_0 ),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_207[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [6]),
        .I1(\SRL_SIG_reg[0]_20 [6]),
        .I2(\img_width_read_reg_207_reg[0] ),
        .I3(\img_width_read_reg_207_reg[0]_0 ),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_207[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [7]),
        .I1(\SRL_SIG_reg[0]_20 [7]),
        .I2(\img_width_read_reg_207_reg[0] ),
        .I3(\img_width_read_reg_207_reg[0]_0 ),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_207[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [8]),
        .I1(\SRL_SIG_reg[0]_20 [8]),
        .I2(\img_width_read_reg_207_reg[0] ),
        .I3(\img_width_read_reg_207_reg[0]_0 ),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_width_read_reg_207[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_21 [9]),
        .I1(\SRL_SIG_reg[0]_20 [9]),
        .I2(\img_width_read_reg_207_reg[0] ),
        .I3(\img_width_read_reg_207_reg[0]_0 ),
        .O(in[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_66
   (internal_full_n_reg,
    in,
    \SRL_SIG_reg[1][0]_0 ,
    p_src_mat_cols_c_full_n,
    img_height_c28_full_n,
    img_height_c27_full_n,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    \img_height_reg_59_reg[0] ,
    \img_height_reg_59_reg[0]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output internal_full_n_reg;
  output [10:0]in;
  input \SRL_SIG_reg[1][0]_0 ;
  input p_src_mat_cols_c_full_n;
  input img_height_c28_full_n;
  input img_height_c27_full_n;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input \img_height_reg_59_reg[0] ;
  input \img_height_reg_59_reg[0]_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_4 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_5 ;
  wire ap_clk;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire img_height_c27_full_n;
  wire img_height_c28_full_n;
  wire \img_height_reg_59_reg[0] ;
  wire \img_height_reg_59_reg[0]_0 ;
  wire [10:0]in;
  wire internal_full_n_reg;
  wire p_src_mat_cols_c_full_n;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_4 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [10]),
        .Q(\SRL_SIG_reg[1]_5 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [8]),
        .Q(\SRL_SIG_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(\SRL_SIG_reg[1]_5 [0]),
        .I1(\SRL_SIG_reg[0]_4 [0]),
        .I2(\img_height_reg_59_reg[0] ),
        .I3(\img_height_reg_59_reg[0]_0 ),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][10]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [10]),
        .I1(\SRL_SIG_reg[0]_4 [10]),
        .I2(\img_height_reg_59_reg[0] ),
        .I3(\img_height_reg_59_reg[0]_0 ),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][1]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [1]),
        .I1(\SRL_SIG_reg[0]_4 [1]),
        .I2(\img_height_reg_59_reg[0] ),
        .I3(\img_height_reg_59_reg[0]_0 ),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][2]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [2]),
        .I1(\SRL_SIG_reg[0]_4 [2]),
        .I2(\img_height_reg_59_reg[0] ),
        .I3(\img_height_reg_59_reg[0]_0 ),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][3]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [3]),
        .I1(\SRL_SIG_reg[0]_4 [3]),
        .I2(\img_height_reg_59_reg[0] ),
        .I3(\img_height_reg_59_reg[0]_0 ),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][4]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [4]),
        .I1(\SRL_SIG_reg[0]_4 [4]),
        .I2(\img_height_reg_59_reg[0] ),
        .I3(\img_height_reg_59_reg[0]_0 ),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][5]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [5]),
        .I1(\SRL_SIG_reg[0]_4 [5]),
        .I2(\img_height_reg_59_reg[0] ),
        .I3(\img_height_reg_59_reg[0]_0 ),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][6]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [6]),
        .I1(\SRL_SIG_reg[0]_4 [6]),
        .I2(\img_height_reg_59_reg[0] ),
        .I3(\img_height_reg_59_reg[0]_0 ),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][7]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [7]),
        .I1(\SRL_SIG_reg[0]_4 [7]),
        .I2(\img_height_reg_59_reg[0] ),
        .I3(\img_height_reg_59_reg[0]_0 ),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][8]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [8]),
        .I1(\SRL_SIG_reg[0]_4 [8]),
        .I2(\img_height_reg_59_reg[0] ),
        .I3(\img_height_reg_59_reg[0]_0 ),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][9]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_5 [9]),
        .I1(\SRL_SIG_reg[0]_4 [9]),
        .I2(\img_height_reg_59_reg[0] ),
        .I3(\img_height_reg_59_reg[0]_0 ),
        .O(in[9]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_3 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(p_src_mat_cols_c_full_n),
        .I2(img_height_c28_full_n),
        .I3(img_height_c27_full_n),
        .O(internal_full_n_reg));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_67
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read,
    \img_height_read_reg_54_reg[0] ,
    \img_height_read_reg_54_reg[0]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;
  input \img_height_read_reg_54_reg[0] ;
  input \img_height_read_reg_54_reg[0]_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_52 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_53 ;
  wire ap_clk;
  wire \img_height_read_reg_54_reg[0] ;
  wire \img_height_read_reg_54_reg[0]_0 ;
  wire shiftReg_ce;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__9 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_52 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_52 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_52 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_52 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_52 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_52 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_52 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_52 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_52 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_52 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_52 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [0]),
        .Q(\SRL_SIG_reg[1]_53 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [10]),
        .Q(\SRL_SIG_reg[1]_53 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [1]),
        .Q(\SRL_SIG_reg[1]_53 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [2]),
        .Q(\SRL_SIG_reg[1]_53 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [3]),
        .Q(\SRL_SIG_reg[1]_53 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [4]),
        .Q(\SRL_SIG_reg[1]_53 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [5]),
        .Q(\SRL_SIG_reg[1]_53 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [6]),
        .Q(\SRL_SIG_reg[1]_53 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [7]),
        .Q(\SRL_SIG_reg[1]_53 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [8]),
        .Q(\SRL_SIG_reg[1]_53 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_52 [9]),
        .Q(\SRL_SIG_reg[1]_53 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_54[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_53 [0]),
        .I1(\SRL_SIG_reg[0]_52 [0]),
        .I2(\img_height_read_reg_54_reg[0] ),
        .I3(\img_height_read_reg_54_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_54[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_53 [10]),
        .I1(\SRL_SIG_reg[0]_52 [10]),
        .I2(\img_height_read_reg_54_reg[0] ),
        .I3(\img_height_read_reg_54_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_54[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_53 [1]),
        .I1(\SRL_SIG_reg[0]_52 [1]),
        .I2(\img_height_read_reg_54_reg[0] ),
        .I3(\img_height_read_reg_54_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_54[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_53 [2]),
        .I1(\SRL_SIG_reg[0]_52 [2]),
        .I2(\img_height_read_reg_54_reg[0] ),
        .I3(\img_height_read_reg_54_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_54[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_53 [3]),
        .I1(\SRL_SIG_reg[0]_52 [3]),
        .I2(\img_height_read_reg_54_reg[0] ),
        .I3(\img_height_read_reg_54_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_54[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_53 [4]),
        .I1(\SRL_SIG_reg[0]_52 [4]),
        .I2(\img_height_read_reg_54_reg[0] ),
        .I3(\img_height_read_reg_54_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_54[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_53 [5]),
        .I1(\SRL_SIG_reg[0]_52 [5]),
        .I2(\img_height_read_reg_54_reg[0] ),
        .I3(\img_height_read_reg_54_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_54[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_53 [6]),
        .I1(\SRL_SIG_reg[0]_52 [6]),
        .I2(\img_height_read_reg_54_reg[0] ),
        .I3(\img_height_read_reg_54_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_54[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_53 [7]),
        .I1(\SRL_SIG_reg[0]_52 [7]),
        .I2(\img_height_read_reg_54_reg[0] ),
        .I3(\img_height_read_reg_54_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_54[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_53 [8]),
        .I1(\SRL_SIG_reg[0]_52 [8]),
        .I2(\img_height_read_reg_54_reg[0] ),
        .I3(\img_height_read_reg_54_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_54[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_53 [9]),
        .I1(\SRL_SIG_reg[0]_52 [9]),
        .I2(\img_height_read_reg_54_reg[0] ),
        .I3(\img_height_read_reg_54_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_68
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read,
    \img_height_read_reg_178_reg[0] ,
    \img_height_read_reg_178_reg[0]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;
  input \img_height_read_reg_178_reg[0] ;
  input \img_height_read_reg_178_reg[0]_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_46 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_47 ;
  wire ap_clk;
  wire \img_height_read_reg_178_reg[0] ;
  wire \img_height_read_reg_178_reg[0]_0 ;
  wire shiftReg_ce;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__7 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_46 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_46 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_46 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_46 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_46 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_46 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_46 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_46 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_46 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_46 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_46 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [0]),
        .Q(\SRL_SIG_reg[1]_47 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [10]),
        .Q(\SRL_SIG_reg[1]_47 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [1]),
        .Q(\SRL_SIG_reg[1]_47 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [2]),
        .Q(\SRL_SIG_reg[1]_47 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [3]),
        .Q(\SRL_SIG_reg[1]_47 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [4]),
        .Q(\SRL_SIG_reg[1]_47 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [5]),
        .Q(\SRL_SIG_reg[1]_47 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [6]),
        .Q(\SRL_SIG_reg[1]_47 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [7]),
        .Q(\SRL_SIG_reg[1]_47 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [8]),
        .Q(\SRL_SIG_reg[1]_47 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_46 [9]),
        .Q(\SRL_SIG_reg[1]_47 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_178[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [0]),
        .I1(\SRL_SIG_reg[0]_46 [0]),
        .I2(\img_height_read_reg_178_reg[0] ),
        .I3(\img_height_read_reg_178_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_178[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [10]),
        .I1(\SRL_SIG_reg[0]_46 [10]),
        .I2(\img_height_read_reg_178_reg[0] ),
        .I3(\img_height_read_reg_178_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_178[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [1]),
        .I1(\SRL_SIG_reg[0]_46 [1]),
        .I2(\img_height_read_reg_178_reg[0] ),
        .I3(\img_height_read_reg_178_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_178[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [2]),
        .I1(\SRL_SIG_reg[0]_46 [2]),
        .I2(\img_height_read_reg_178_reg[0] ),
        .I3(\img_height_read_reg_178_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_178[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [3]),
        .I1(\SRL_SIG_reg[0]_46 [3]),
        .I2(\img_height_read_reg_178_reg[0] ),
        .I3(\img_height_read_reg_178_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_178[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [4]),
        .I1(\SRL_SIG_reg[0]_46 [4]),
        .I2(\img_height_read_reg_178_reg[0] ),
        .I3(\img_height_read_reg_178_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_178[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [5]),
        .I1(\SRL_SIG_reg[0]_46 [5]),
        .I2(\img_height_read_reg_178_reg[0] ),
        .I3(\img_height_read_reg_178_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_178[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [6]),
        .I1(\SRL_SIG_reg[0]_46 [6]),
        .I2(\img_height_read_reg_178_reg[0] ),
        .I3(\img_height_read_reg_178_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_178[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [7]),
        .I1(\SRL_SIG_reg[0]_46 [7]),
        .I2(\img_height_read_reg_178_reg[0] ),
        .I3(\img_height_read_reg_178_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_178[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [8]),
        .I1(\SRL_SIG_reg[0]_46 [8]),
        .I2(\img_height_read_reg_178_reg[0] ),
        .I3(\img_height_read_reg_178_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_178[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_47 [9]),
        .I1(\SRL_SIG_reg[0]_46 [9]),
        .I2(\img_height_read_reg_178_reg[0] ),
        .I3(\img_height_read_reg_178_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_70
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read,
    \img_height_read_reg_180_reg[0] ,
    \img_height_read_reg_180_reg[0]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;
  input \img_height_read_reg_180_reg[0] ;
  input \img_height_read_reg_180_reg[0]_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_28 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_29 ;
  wire ap_clk;
  wire \img_height_read_reg_180_reg[0] ;
  wire \img_height_read_reg_180_reg[0]_0 ;
  wire shiftReg_ce;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__5 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_28 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_28 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_28 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_28 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_28 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_28 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_28 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_28 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_28 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_28 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_28 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [0]),
        .Q(\SRL_SIG_reg[1]_29 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [10]),
        .Q(\SRL_SIG_reg[1]_29 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [1]),
        .Q(\SRL_SIG_reg[1]_29 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [2]),
        .Q(\SRL_SIG_reg[1]_29 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [3]),
        .Q(\SRL_SIG_reg[1]_29 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [4]),
        .Q(\SRL_SIG_reg[1]_29 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [5]),
        .Q(\SRL_SIG_reg[1]_29 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [6]),
        .Q(\SRL_SIG_reg[1]_29 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [7]),
        .Q(\SRL_SIG_reg[1]_29 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [8]),
        .Q(\SRL_SIG_reg[1]_29 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_28 [9]),
        .Q(\SRL_SIG_reg[1]_29 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_180[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [0]),
        .I1(\SRL_SIG_reg[0]_28 [0]),
        .I2(\img_height_read_reg_180_reg[0] ),
        .I3(\img_height_read_reg_180_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_180[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [10]),
        .I1(\SRL_SIG_reg[0]_28 [10]),
        .I2(\img_height_read_reg_180_reg[0] ),
        .I3(\img_height_read_reg_180_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_180[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [1]),
        .I1(\SRL_SIG_reg[0]_28 [1]),
        .I2(\img_height_read_reg_180_reg[0] ),
        .I3(\img_height_read_reg_180_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_180[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [2]),
        .I1(\SRL_SIG_reg[0]_28 [2]),
        .I2(\img_height_read_reg_180_reg[0] ),
        .I3(\img_height_read_reg_180_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_180[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [3]),
        .I1(\SRL_SIG_reg[0]_28 [3]),
        .I2(\img_height_read_reg_180_reg[0] ),
        .I3(\img_height_read_reg_180_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_180[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [4]),
        .I1(\SRL_SIG_reg[0]_28 [4]),
        .I2(\img_height_read_reg_180_reg[0] ),
        .I3(\img_height_read_reg_180_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_180[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [5]),
        .I1(\SRL_SIG_reg[0]_28 [5]),
        .I2(\img_height_read_reg_180_reg[0] ),
        .I3(\img_height_read_reg_180_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_180[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [6]),
        .I1(\SRL_SIG_reg[0]_28 [6]),
        .I2(\img_height_read_reg_180_reg[0] ),
        .I3(\img_height_read_reg_180_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_180[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [7]),
        .I1(\SRL_SIG_reg[0]_28 [7]),
        .I2(\img_height_read_reg_180_reg[0] ),
        .I3(\img_height_read_reg_180_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_180[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [8]),
        .I1(\SRL_SIG_reg[0]_28 [8]),
        .I2(\img_height_read_reg_180_reg[0] ),
        .I3(\img_height_read_reg_180_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_180[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_29 [9]),
        .I1(\SRL_SIG_reg[0]_28 [9]),
        .I2(\img_height_read_reg_180_reg[0] ),
        .I3(\img_height_read_reg_180_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_71
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read,
    \img_height_read_reg_173_reg[0] ,
    \img_height_read_reg_173_reg[0]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk);
  output [10:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  input \img_height_read_reg_173_reg[0] ;
  input \img_height_read_reg_173_reg[0]_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_18 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_19 ;
  wire ap_clk;
  wire \img_height_read_reg_173_reg[0] ;
  wire \img_height_read_reg_173_reg[0]_0 ;
  wire shiftReg_ce;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [0]),
        .Q(\SRL_SIG_reg[0]_18 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [10]),
        .Q(\SRL_SIG_reg[0]_18 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [1]),
        .Q(\SRL_SIG_reg[0]_18 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [2]),
        .Q(\SRL_SIG_reg[0]_18 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [3]),
        .Q(\SRL_SIG_reg[0]_18 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [4]),
        .Q(\SRL_SIG_reg[0]_18 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [5]),
        .Q(\SRL_SIG_reg[0]_18 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [6]),
        .Q(\SRL_SIG_reg[0]_18 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [7]),
        .Q(\SRL_SIG_reg[0]_18 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [8]),
        .Q(\SRL_SIG_reg[0]_18 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_0 [9]),
        .Q(\SRL_SIG_reg[0]_18 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [0]),
        .Q(\SRL_SIG_reg[1]_19 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [10]),
        .Q(\SRL_SIG_reg[1]_19 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [1]),
        .Q(\SRL_SIG_reg[1]_19 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [2]),
        .Q(\SRL_SIG_reg[1]_19 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [3]),
        .Q(\SRL_SIG_reg[1]_19 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [4]),
        .Q(\SRL_SIG_reg[1]_19 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [5]),
        .Q(\SRL_SIG_reg[1]_19 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [6]),
        .Q(\SRL_SIG_reg[1]_19 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [7]),
        .Q(\SRL_SIG_reg[1]_19 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [8]),
        .Q(\SRL_SIG_reg[1]_19 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_18 [9]),
        .Q(\SRL_SIG_reg[1]_19 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_173[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_19 [0]),
        .I1(\SRL_SIG_reg[0]_18 [0]),
        .I2(\img_height_read_reg_173_reg[0] ),
        .I3(\img_height_read_reg_173_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_173[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_19 [10]),
        .I1(\SRL_SIG_reg[0]_18 [10]),
        .I2(\img_height_read_reg_173_reg[0] ),
        .I3(\img_height_read_reg_173_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_173[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_19 [1]),
        .I1(\SRL_SIG_reg[0]_18 [1]),
        .I2(\img_height_read_reg_173_reg[0] ),
        .I3(\img_height_read_reg_173_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_173[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_19 [2]),
        .I1(\SRL_SIG_reg[0]_18 [2]),
        .I2(\img_height_read_reg_173_reg[0] ),
        .I3(\img_height_read_reg_173_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_173[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_19 [3]),
        .I1(\SRL_SIG_reg[0]_18 [3]),
        .I2(\img_height_read_reg_173_reg[0] ),
        .I3(\img_height_read_reg_173_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_173[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_19 [4]),
        .I1(\SRL_SIG_reg[0]_18 [4]),
        .I2(\img_height_read_reg_173_reg[0] ),
        .I3(\img_height_read_reg_173_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_173[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_19 [5]),
        .I1(\SRL_SIG_reg[0]_18 [5]),
        .I2(\img_height_read_reg_173_reg[0] ),
        .I3(\img_height_read_reg_173_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_173[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_19 [6]),
        .I1(\SRL_SIG_reg[0]_18 [6]),
        .I2(\img_height_read_reg_173_reg[0] ),
        .I3(\img_height_read_reg_173_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_173[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_19 [7]),
        .I1(\SRL_SIG_reg[0]_18 [7]),
        .I2(\img_height_read_reg_173_reg[0] ),
        .I3(\img_height_read_reg_173_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_173[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_19 [8]),
        .I1(\SRL_SIG_reg[0]_18 [8]),
        .I2(\img_height_read_reg_173_reg[0] ),
        .I3(\img_height_read_reg_173_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_173[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_19 [9]),
        .I1(\SRL_SIG_reg[0]_18 [9]),
        .I2(\img_height_read_reg_173_reg[0] ),
        .I3(\img_height_read_reg_173_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_shiftReg_72
   (in,
    \SRL_SIG_reg[1][0]_0 ,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read,
    \img_height_read_reg_202_reg[0] ,
    \img_height_read_reg_202_reg[0]_0 ,
    D,
    ap_clk);
  output [10:0]in;
  input \SRL_SIG_reg[1][0]_0 ;
  input xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  input \img_height_read_reg_202_reg[0] ;
  input \img_height_read_reg_202_reg[0]_0 ;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire [10:0]\SRL_SIG_reg[0]_16 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_17 ;
  wire ap_clk;
  wire \img_height_read_reg_202_reg[0] ;
  wire \img_height_read_reg_202_reg[0]_0 ;
  wire [10:0]in;
  wire shiftReg_ce;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_16 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_16 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_16 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_16 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_16 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_16 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_16 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_16 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_16 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_16 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_16 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [0]),
        .Q(\SRL_SIG_reg[1]_17 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [10]),
        .Q(\SRL_SIG_reg[1]_17 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [1]),
        .Q(\SRL_SIG_reg[1]_17 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [2]),
        .Q(\SRL_SIG_reg[1]_17 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [3]),
        .Q(\SRL_SIG_reg[1]_17 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [4]),
        .Q(\SRL_SIG_reg[1]_17 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [5]),
        .Q(\SRL_SIG_reg[1]_17 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [6]),
        .Q(\SRL_SIG_reg[1]_17 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [7]),
        .Q(\SRL_SIG_reg[1]_17 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [8]),
        .Q(\SRL_SIG_reg[1]_17 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_16 [9]),
        .Q(\SRL_SIG_reg[1]_17 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_202[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [0]),
        .I1(\SRL_SIG_reg[0]_16 [0]),
        .I2(\img_height_read_reg_202_reg[0] ),
        .I3(\img_height_read_reg_202_reg[0]_0 ),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_202[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [10]),
        .I1(\SRL_SIG_reg[0]_16 [10]),
        .I2(\img_height_read_reg_202_reg[0] ),
        .I3(\img_height_read_reg_202_reg[0]_0 ),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_202[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [1]),
        .I1(\SRL_SIG_reg[0]_16 [1]),
        .I2(\img_height_read_reg_202_reg[0] ),
        .I3(\img_height_read_reg_202_reg[0]_0 ),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_202[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [2]),
        .I1(\SRL_SIG_reg[0]_16 [2]),
        .I2(\img_height_read_reg_202_reg[0] ),
        .I3(\img_height_read_reg_202_reg[0]_0 ),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_202[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [3]),
        .I1(\SRL_SIG_reg[0]_16 [3]),
        .I2(\img_height_read_reg_202_reg[0] ),
        .I3(\img_height_read_reg_202_reg[0]_0 ),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_202[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [4]),
        .I1(\SRL_SIG_reg[0]_16 [4]),
        .I2(\img_height_read_reg_202_reg[0] ),
        .I3(\img_height_read_reg_202_reg[0]_0 ),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_202[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [5]),
        .I1(\SRL_SIG_reg[0]_16 [5]),
        .I2(\img_height_read_reg_202_reg[0] ),
        .I3(\img_height_read_reg_202_reg[0]_0 ),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_202[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [6]),
        .I1(\SRL_SIG_reg[0]_16 [6]),
        .I2(\img_height_read_reg_202_reg[0] ),
        .I3(\img_height_read_reg_202_reg[0]_0 ),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_202[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [7]),
        .I1(\SRL_SIG_reg[0]_16 [7]),
        .I2(\img_height_read_reg_202_reg[0] ),
        .I3(\img_height_read_reg_202_reg[0]_0 ),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_202[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [8]),
        .I1(\SRL_SIG_reg[0]_16 [8]),
        .I2(\img_height_read_reg_202_reg[0] ),
        .I3(\img_height_read_reg_202_reg[0]_0 ),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \img_height_read_reg_202[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_17 [9]),
        .I1(\SRL_SIG_reg[0]_16 [9]),
        .I2(\img_height_read_reg_202_reg[0] ),
        .I3(\img_height_read_reg_202_reg[0]_0 ),
        .O(in[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d3_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S
   (img_height_c27_full_n,
    img_height_c27_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    SS);
  output img_height_c27_full_n;
  output img_height_c27_empty_n;
  output [10:0]out;
  input ap_clk;
  input ap_rst_n;
  input xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input [10:0]in;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire img_height_c27_empty_n;
  wire img_height_c27_full_n;
  wire [10:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__32_n_3;
  wire internal_full_n__1;
  wire internal_full_n_i_1__32_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_shiftReg_74 U_cornerHarris_accel_fifo_w11_d3_S_ram
       (.ap_clk(ap_clk),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .\img_height_read_reg_174_reg[0] (img_height_c27_full_n),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__32
       (.I0(ap_rst_n),
        .I1(img_height_c27_full_n),
        .I2(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I3(img_height_c27_empty_n),
        .I4(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__32_n_3));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__16
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__32_n_3),
        .Q(img_height_c27_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__32
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I3(img_height_c27_empty_n),
        .I4(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I5(img_height_c27_full_n),
        .O(internal_full_n_i_1__32_n_3));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__15
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__32_n_3),
        .Q(img_height_c27_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(img_height_c27_empty_n),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I2(img_height_c27_full_n),
        .I3(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I2(img_height_c27_full_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I4(img_height_c27_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I4(img_height_c27_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d3_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_29
   (img_height_c28_full_n,
    img_height_c28_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    in,
    \mOutPtr_reg[2]_0 ,
    SS);
  output img_height_c28_full_n;
  output img_height_c28_empty_n;
  output [10:0]out;
  input ap_clk;
  input ap_rst_n;
  input xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input [10:0]in;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire img_height_c28_empty_n;
  wire img_height_c28_full_n;
  wire [10:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__33_n_3;
  wire internal_full_n__1;
  wire internal_full_n_i_1__33_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_shiftReg_73 U_cornerHarris_accel_fifo_w11_d3_S_ram
       (.ap_clk(ap_clk),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .\img_height_read_reg_154_reg[0] (img_height_c28_full_n),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__33
       (.I0(ap_rst_n),
        .I1(img_height_c28_full_n),
        .I2(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I3(img_height_c28_empty_n),
        .I4(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__33_n_3));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__17
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__33_n_3),
        .Q(img_height_c28_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__33
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I3(img_height_c28_empty_n),
        .I4(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I5(img_height_c28_full_n),
        .O(internal_full_n_i_1__33_n_3));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__16
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__33_n_3),
        .Q(img_height_c28_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(img_height_c28_empty_n),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I2(img_height_c28_full_n),
        .I3(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I2(img_height_c28_full_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I4(img_height_c28_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I4(img_height_c28_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d3_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_32
   (img_height_c37_full_n,
    img_height_c37_empty_n,
    internal_full_n_reg_0,
    out,
    ap_clk,
    ap_rst_n,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read,
    img_height_c31_empty_n,
    img_width_c33_empty_n,
    Q,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start,
    img_width_c38_full_n,
    in,
    \mOutPtr_reg[2]_0 ,
    SS);
  output img_height_c37_full_n;
  output img_height_c37_empty_n;
  output internal_full_n_reg_0;
  output [10:0]out;
  input ap_clk;
  input ap_rst_n;
  input xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read;
  input img_height_c31_empty_n;
  input img_width_c33_empty_n;
  input [0:0]Q;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start;
  input img_width_c38_full_n;
  input [10:0]in;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_height_c31_empty_n;
  wire img_height_c37_empty_n;
  wire img_height_c37_full_n;
  wire img_width_c33_empty_n;
  wire img_width_c38_full_n;
  wire [10:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__51_n_3;
  wire internal_full_n__1;
  wire internal_full_n_i_1__51_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_shiftReg_69 U_cornerHarris_accel_fifo_w11_d3_S_ram
       (.Q(Q),
        .ap_clk(ap_clk),
        .img_height_c31_empty_n(img_height_c31_empty_n),
        .\img_height_read_reg_308_reg[0] (img_height_c37_full_n),
        .img_width_c33_empty_n(img_width_c33_empty_n),
        .img_width_c38_full_n(img_width_c38_full_n),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__51
       (.I0(ap_rst_n),
        .I1(img_height_c37_full_n),
        .I2(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I3(img_height_c37_empty_n),
        .I4(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__51_n_3));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__20
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__51_n_3),
        .Q(img_height_c37_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__51
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I3(img_height_c37_empty_n),
        .I4(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I5(img_height_c37_full_n),
        .O(internal_full_n_i_1__51_n_3));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__19
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__51_n_3),
        .Q(img_height_c37_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(img_height_c37_empty_n),
        .I1(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I2(img_height_c37_full_n),
        .I3(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I2(img_height_c37_full_n),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I4(img_height_c37_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I4(img_height_c37_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mOutPtr[2]_i_2__9 
       (.I0(img_height_c37_full_n),
        .I1(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start),
        .I2(Q),
        .I3(img_width_c33_empty_n),
        .I4(img_height_c31_empty_n),
        .I5(img_width_c38_full_n),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d3_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_36
   (img_width_c29_full_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    ap_rst_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    img_height_c31_full_n,
    img_width_c33_full_n,
    img_height_c32_full_n,
    img_height_c27_empty_n,
    img_width_c34_full_n,
    \img_width_read_reg_179_reg[10] ,
    \mOutPtr_reg[2]_0 ,
    SS);
  output img_width_c29_full_n;
  output internal_empty_n_reg_0;
  output [10:0]out;
  input ap_clk;
  input ap_rst_n;
  input xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input img_height_c31_full_n;
  input img_width_c33_full_n;
  input img_height_c32_full_n;
  input img_height_c27_empty_n;
  input img_width_c34_full_n;
  input [10:0]\img_width_read_reg_179_reg[10] ;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire img_height_c27_empty_n;
  wire img_height_c31_full_n;
  wire img_height_c32_full_n;
  wire img_width_c29_empty_n;
  wire img_width_c29_full_n;
  wire img_width_c33_full_n;
  wire img_width_c34_full_n;
  wire [10:0]\img_width_read_reg_179_reg[10] ;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__31_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__31_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_shiftReg_65 U_cornerHarris_accel_fifo_w11_d3_S_ram
       (.ap_clk(ap_clk),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .\img_width_read_reg_179_reg[0] (img_width_c29_full_n),
        .\img_width_read_reg_179_reg[10] (\img_width_read_reg_179_reg[10] ),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(img_width_c29_empty_n),
        .I1(img_height_c31_full_n),
        .I2(img_width_c33_full_n),
        .I3(img_height_c32_full_n),
        .I4(img_height_c27_empty_n),
        .I5(img_width_c34_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__31
       (.I0(ap_rst_n),
        .I1(img_width_c29_full_n),
        .I2(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I3(img_width_c29_empty_n),
        .I4(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__31_n_3));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__18
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__31_n_3),
        .Q(img_width_c29_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__31
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I3(img_width_c29_empty_n),
        .I4(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I5(img_width_c29_full_n),
        .O(internal_full_n_i_1__31_n_3));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__17
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__31_n_3),
        .Q(img_width_c29_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(img_width_c29_empty_n),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I2(img_width_c29_full_n),
        .I3(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I2(img_width_c29_full_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I4(img_width_c29_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I4(img_width_c29_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d3_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_37
   (img_width_c30_full_n,
    img_width_c30_empty_n,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    out,
    ap_clk,
    ap_rst_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    img_height_c27_full_n,
    img_height_c28_full_n,
    p_src_mat_cols_c_full_n,
    img_height_c_full_n,
    p_threshold_c_full_n,
    img_width_c_full_n,
    img_width_c29_full_n,
    p_src_mat_rows_c_full_n,
    k_c_full_n,
    \img_width_read_reg_159_reg[10] ,
    \mOutPtr_reg[2]_0 ,
    SS);
  output img_width_c30_full_n;
  output img_width_c30_empty_n;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output [10:0]out;
  input ap_clk;
  input ap_rst_n;
  input xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input img_height_c27_full_n;
  input img_height_c28_full_n;
  input p_src_mat_cols_c_full_n;
  input img_height_c_full_n;
  input p_threshold_c_full_n;
  input img_width_c_full_n;
  input img_width_c29_full_n;
  input p_src_mat_rows_c_full_n;
  input k_c_full_n;
  input [10:0]\img_width_read_reg_159_reg[10] ;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire img_height_c27_full_n;
  wire img_height_c28_full_n;
  wire img_height_c_full_n;
  wire img_width_c29_full_n;
  wire img_width_c30_empty_n;
  wire img_width_c30_full_n;
  wire img_width_c_full_n;
  wire [10:0]\img_width_read_reg_159_reg[10] ;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__34_n_3;
  wire internal_full_n__1;
  wire internal_full_n_i_1__34_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire k_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;
  wire p_src_mat_cols_c_full_n;
  wire p_src_mat_rows_c_full_n;
  wire p_threshold_c_full_n;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_shiftReg_64 U_cornerHarris_accel_fifo_w11_d3_S_ram
       (.ap_clk(ap_clk),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .\img_width_read_reg_159_reg[0] (img_width_c30_full_n),
        .\img_width_read_reg_159_reg[10] (\img_width_read_reg_159_reg[10] ),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__34
       (.I0(ap_rst_n),
        .I1(img_width_c30_full_n),
        .I2(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I3(img_width_c30_empty_n),
        .I4(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__34_n_3));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__19
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__34_n_3),
        .Q(img_width_c30_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__34
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I3(img_width_c30_empty_n),
        .I4(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I5(img_width_c30_full_n),
        .O(internal_full_n_i_1__34_n_3));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__18
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__34_n_3),
        .Q(img_width_c30_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(img_width_c30_empty_n),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I2(img_width_c30_full_n),
        .I3(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I2(img_width_c30_full_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I4(img_width_c30_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I4(img_width_c30_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    start_once_reg_i_3
       (.I0(internal_full_n_reg_1),
        .I1(img_height_c27_full_n),
        .I2(img_height_c28_full_n),
        .I3(p_src_mat_cols_c_full_n),
        .I4(img_height_c_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    start_once_reg_i_4
       (.I0(img_width_c30_full_n),
        .I1(p_threshold_c_full_n),
        .I2(img_width_c_full_n),
        .I3(img_width_c29_full_n),
        .I4(p_src_mat_rows_c_full_n),
        .I5(k_c_full_n),
        .O(internal_full_n_reg_1));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d3_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_41
   (img_width_c38_full_n,
    img_width_c38_empty_n,
    internal_full_n_reg_0,
    out,
    ap_clk,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start,
    Q,
    img_width_c33_empty_n,
    img_height_c31_empty_n,
    img_height_c37_full_n,
    ap_rst_n,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read,
    in,
    \mOutPtr_reg[2]_0 ,
    SS);
  output img_width_c38_full_n;
  output img_width_c38_empty_n;
  output internal_full_n_reg_0;
  output [10:0]out;
  input ap_clk;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start;
  input [0:0]Q;
  input img_width_c33_empty_n;
  input img_height_c31_empty_n;
  input img_height_c37_full_n;
  input ap_rst_n;
  input xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read;
  input [10:0]in;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_height_c31_empty_n;
  wire img_height_c37_full_n;
  wire img_width_c33_empty_n;
  wire img_width_c38_empty_n;
  wire img_width_c38_full_n;
  wire [10:0]in;
  wire internal_empty_n__1;
  wire internal_empty_n_i_1__52_n_3;
  wire internal_full_n__1;
  wire internal_full_n_i_1__52_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_shiftReg U_cornerHarris_accel_fifo_w11_d3_S_ram
       (.Q(Q),
        .ap_clk(ap_clk),
        .img_height_c31_empty_n(img_height_c31_empty_n),
        .img_height_c37_full_n(img_height_c37_full_n),
        .img_width_c33_empty_n(img_width_c33_empty_n),
        .\img_width_read_reg_313_reg[0] (img_width_c38_full_n),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__52
       (.I0(ap_rst_n),
        .I1(img_width_c38_full_n),
        .I2(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I3(img_width_c38_empty_n),
        .I4(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I5(internal_empty_n__1),
        .O(internal_empty_n_i_1__52_n_3));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2__21
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n__1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__52_n_3),
        .Q(img_width_c38_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__52
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I3(img_width_c38_empty_n),
        .I4(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I5(img_width_c38_full_n),
        .O(internal_full_n_i_1__52_n_3));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__20
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__52_n_3),
        .Q(img_width_c38_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(img_width_c38_empty_n),
        .I1(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I2(img_width_c38_full_n),
        .I3(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I2(img_width_c38_full_n),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I4(img_width_c38_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I4(img_width_c38_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mOutPtr[2]_i_2__8 
       (.I0(img_width_c38_full_n),
        .I1(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start),
        .I2(Q),
        .I3(img_width_c33_empty_n),
        .I4(img_height_c31_empty_n),
        .I5(img_height_c37_full_n),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d3_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_shiftReg
   (out,
    \img_width_read_reg_313_reg[0] ,
    img_height_c31_empty_n,
    img_width_c33_empty_n,
    Q,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start,
    img_height_c37_full_n,
    mOutPtr,
    in,
    ap_clk);
  output [10:0]out;
  input \img_width_read_reg_313_reg[0] ;
  input img_height_c31_empty_n;
  input img_width_c33_empty_n;
  input [0:0]Q;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start;
  input img_height_c37_full_n;
  input [2:0]mOutPtr;
  input [10:0]in;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire img_height_c31_empty_n;
  wire img_height_c37_full_n;
  wire img_width_c33_empty_n;
  wire \img_width_read_reg_313_reg[0] ;
  wire [10:0]in;
  wire [2:0]mOutPtr;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start;

  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__4 
       (.I0(\img_width_read_reg_313_reg[0] ),
        .I1(img_height_c31_empty_n),
        .I2(img_width_c33_empty_n),
        .I3(Q),
        .I4(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start),
        .I5(img_height_c37_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c38_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d3_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_shiftReg_64
   (out,
    \img_width_read_reg_159_reg[0] ,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    mOutPtr,
    \img_width_read_reg_159_reg[10] ,
    ap_clk);
  output [10:0]out;
  input \img_width_read_reg_159_reg[0] ;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input [2:0]mOutPtr;
  input [10:0]\img_width_read_reg_159_reg[10] ;
  input ap_clk;

  wire ap_clk;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire \img_width_read_reg_159_reg[0] ;
  wire [10:0]\img_width_read_reg_159_reg[10] ;
  wire [2:0]mOutPtr;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_159_reg[10] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__2 
       (.I0(\img_width_read_reg_159_reg[0] ),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_159_reg[10] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_159_reg[10] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_159_reg[10] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_159_reg[10] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_159_reg[10] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_159_reg[10] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_159_reg[10] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_159_reg[10] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_159_reg[10] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c30_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_159_reg[10] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d3_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_shiftReg_65
   (out,
    \img_width_read_reg_179_reg[0] ,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    mOutPtr,
    \img_width_read_reg_179_reg[10] ,
    ap_clk);
  output [10:0]out;
  input \img_width_read_reg_179_reg[0] ;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input [2:0]mOutPtr;
  input [10:0]\img_width_read_reg_179_reg[10] ;
  input ap_clk;

  wire ap_clk;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire \img_width_read_reg_179_reg[0] ;
  wire [10:0]\img_width_read_reg_179_reg[10] ;
  wire [2:0]mOutPtr;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_179_reg[10] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(\img_width_read_reg_179_reg[0] ),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_179_reg[10] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_179_reg[10] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_179_reg[10] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_179_reg[10] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_179_reg[10] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_179_reg[10] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_179_reg[10] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_179_reg[10] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_179_reg[10] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_width_c29_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\img_width_read_reg_179_reg[10] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d3_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_shiftReg_69
   (out,
    \img_height_read_reg_308_reg[0] ,
    img_height_c31_empty_n,
    img_width_c33_empty_n,
    Q,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start,
    img_width_c38_full_n,
    mOutPtr,
    in,
    ap_clk);
  output [10:0]out;
  input \img_height_read_reg_308_reg[0] ;
  input img_height_c31_empty_n;
  input img_width_c33_empty_n;
  input [0:0]Q;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start;
  input img_width_c38_full_n;
  input [2:0]mOutPtr;
  input [10:0]in;
  input ap_clk;

  wire [0:0]Q;
  wire ap_clk;
  wire img_height_c31_empty_n;
  wire \img_height_read_reg_308_reg[0] ;
  wire img_width_c33_empty_n;
  wire img_width_c38_full_n;
  wire [10:0]in;
  wire [2:0]mOutPtr;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start;

  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__3 
       (.I0(\img_height_read_reg_308_reg[0] ),
        .I1(img_height_c31_empty_n),
        .I2(img_width_c33_empty_n),
        .I3(Q),
        .I4(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start),
        .I5(img_width_c38_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c37_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d3_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_shiftReg_73
   (out,
    \img_height_read_reg_154_reg[0] ,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [10:0]out;
  input \img_height_read_reg_154_reg[0] ;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input [2:0]mOutPtr;
  input [10:0]in;
  input ap_clk;

  wire ap_clk;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire \img_height_read_reg_154_reg[0] ;
  wire [10:0]in;
  wire [2:0]mOutPtr;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__1 
       (.I0(\img_height_read_reg_154_reg[0] ),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c28_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d3_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_shiftReg_74
   (out,
    \img_height_read_reg_174_reg[0] ,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    mOutPtr,
    in,
    ap_clk);
  output [10:0]out;
  input \img_height_read_reg_174_reg[0] ;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input [2:0]mOutPtr;
  input [10:0]in;
  input ap_clk;

  wire ap_clk;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire \img_height_read_reg_174_reg[0] ;
  wire [10:0]in;
  wire [2:0]mOutPtr;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__0 
       (.I0(\img_height_read_reg_174_reg[0] ),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/img_height_c27_U/U_cornerHarris_accel_fifo_w11_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d4_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S
   (gradx_2_cols_c_full_n,
    gradx_2_cols_c_empty_n,
    out,
    ap_clk,
    Q,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start,
    gradx_2_rows_c_empty_n,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read,
    in,
    SS);
  output gradx_2_cols_c_full_n;
  output gradx_2_cols_c_empty_n;
  output [10:0]out;
  input ap_clk;
  input [0:0]Q;
  input boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start;
  input gradx_2_rows_c_empty_n;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read;
  input [10:0]in;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read;
  wire gradx_2_cols_c_empty_n;
  wire gradx_2_cols_c_full_n;
  wire gradx_2_rows_c_empty_n;
  wire [10:0]in;
  wire internal_empty_n_i_1__44_n_3;
  wire internal_full_n_i_1__44_n_3;
  wire internal_full_n_i_2__36_n_3;
  wire internal_full_n_i_3__21_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_shiftReg_88 U_cornerHarris_accel_fifo_w11_d4_S_ram
       (.ap_clk(ap_clk),
        .\img_width_reg_54_reg[0] (gradx_2_cols_c_full_n),
        .\img_width_reg_54_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__44
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(gradx_2_cols_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__21_n_3),
        .O(internal_empty_n_i_1__44_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__44_n_3),
        .Q(gradx_2_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__44
       (.I0(internal_full_n_i_2__36_n_3),
        .I1(internal_full_n_i_3__21_n_3),
        .I2(mOutPtr[1]),
        .I3(gradx_2_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__44_n_3));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    internal_full_n_i_2__36
       (.I0(gradx_2_cols_c_empty_n),
        .I1(Q),
        .I2(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .I3(gradx_2_rows_c_empty_n),
        .I4(gradx_2_cols_c_full_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__36_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__21
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__21_n_3));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    internal_full_n_i_4__5
       (.I0(gradx_2_rows_c_empty_n),
        .I1(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .I2(Q),
        .I3(gradx_2_cols_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(gradx_2_cols_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__44_n_3),
        .Q(gradx_2_cols_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(gradx_2_cols_c_empty_n),
        .I1(boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read),
        .I2(gradx_2_cols_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gradx_2_cols_c_full_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read),
        .I4(gradx_2_cols_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read),
        .I4(gradx_2_cols_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d4_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_16
   (gradx_2_rows_c_full_n,
    gradx_2_rows_c_empty_n,
    out,
    ap_clk,
    Q,
    gradx_2_cols_c_empty_n,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read,
    in,
    SS);
  output gradx_2_rows_c_full_n;
  output gradx_2_rows_c_empty_n;
  output [10:0]out;
  input ap_clk;
  input [0:0]Q;
  input gradx_2_cols_c_empty_n;
  input boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read;
  input [10:0]in;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read;
  wire gradx_2_cols_c_empty_n;
  wire gradx_2_rows_c_empty_n;
  wire gradx_2_rows_c_full_n;
  wire [10:0]in;
  wire internal_empty_n_i_1__45_n_3;
  wire internal_full_n_i_1__45_n_3;
  wire internal_full_n_i_2__37_n_3;
  wire internal_full_n_i_3__20_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_shiftReg_86 U_cornerHarris_accel_fifo_w11_d4_S_ram
       (.ap_clk(ap_clk),
        .\img_height_reg_59_reg[0] (gradx_2_rows_c_full_n),
        .\img_height_reg_59_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__45
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(gradx_2_rows_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__20_n_3),
        .O(internal_empty_n_i_1__45_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__45_n_3),
        .Q(gradx_2_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__45
       (.I0(internal_full_n_i_2__37_n_3),
        .I1(internal_full_n_i_3__20_n_3),
        .I2(mOutPtr[1]),
        .I3(gradx_2_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__45_n_3));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    internal_full_n_i_2__37
       (.I0(gradx_2_rows_c_empty_n),
        .I1(Q),
        .I2(gradx_2_cols_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .I4(gradx_2_rows_c_full_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__37_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__20
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__20_n_3));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    internal_full_n_i_4__6
       (.I0(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .I1(gradx_2_cols_c_empty_n),
        .I2(Q),
        .I3(gradx_2_rows_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(gradx_2_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__45_n_3),
        .Q(gradx_2_rows_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(gradx_2_rows_c_empty_n),
        .I1(boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read),
        .I2(gradx_2_rows_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gradx_2_rows_c_full_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read),
        .I4(gradx_2_rows_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read),
        .I4(gradx_2_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d4_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_18
   (gradxy_cols_c_full_n,
    gradxy_cols_c_empty_n,
    out,
    ap_clk,
    Q,
    boxFilter_0_3_2_1080_1920_1_false_U0_ap_start,
    gradxy_rows_c_empty_n,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read,
    in,
    SS);
  output gradxy_cols_c_full_n;
  output gradxy_cols_c_empty_n;
  output [10:0]out;
  input ap_clk;
  input [0:0]Q;
  input boxFilter_0_3_2_1080_1920_1_false_U0_ap_start;
  input gradxy_rows_c_empty_n;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  input [10:0]in;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_ap_start;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  wire gradxy_cols_c_empty_n;
  wire gradxy_cols_c_full_n;
  wire gradxy_rows_c_empty_n;
  wire [10:0]in;
  wire internal_empty_n_i_1__42_n_3;
  wire internal_full_n_i_1__42_n_3;
  wire internal_full_n_i_2__34_n_3;
  wire internal_full_n_i_3__25_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_shiftReg_84 U_cornerHarris_accel_fifo_w11_d4_S_ram
       (.ap_clk(ap_clk),
        .\img_width_reg_54_reg[0] (gradxy_cols_c_full_n),
        .\img_width_reg_54_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__42
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(gradxy_cols_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__25_n_3),
        .O(internal_empty_n_i_1__42_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__42_n_3),
        .Q(gradxy_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__42
       (.I0(internal_full_n_i_2__34_n_3),
        .I1(internal_full_n_i_3__25_n_3),
        .I2(mOutPtr[1]),
        .I3(gradxy_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__42_n_3));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    internal_full_n_i_2__34
       (.I0(gradxy_cols_c_empty_n),
        .I1(Q),
        .I2(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .I3(gradxy_rows_c_empty_n),
        .I4(gradxy_cols_c_full_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__34_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__25
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__25_n_3));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    internal_full_n_i_4__3
       (.I0(gradxy_rows_c_empty_n),
        .I1(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .I2(Q),
        .I3(gradxy_cols_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(gradxy_cols_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__42_n_3),
        .Q(gradxy_cols_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(gradxy_cols_c_empty_n),
        .I1(boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .I2(gradxy_cols_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gradxy_cols_c_full_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .I4(gradxy_cols_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .I4(gradxy_cols_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d4_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_20
   (gradxy_rows_c_full_n,
    gradxy_rows_c_empty_n,
    out,
    ap_clk,
    Q,
    gradxy_cols_c_empty_n,
    boxFilter_0_3_2_1080_1920_1_false_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read,
    in,
    SS);
  output gradxy_rows_c_full_n;
  output gradxy_rows_c_empty_n;
  output [10:0]out;
  input ap_clk;
  input [0:0]Q;
  input gradxy_cols_c_empty_n;
  input boxFilter_0_3_2_1080_1920_1_false_U0_ap_start;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  input [10:0]in;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_ap_start;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  wire gradxy_cols_c_empty_n;
  wire gradxy_rows_c_empty_n;
  wire gradxy_rows_c_full_n;
  wire [10:0]in;
  wire internal_empty_n_i_1__47_n_3;
  wire internal_full_n_i_1__47_n_3;
  wire internal_full_n_i_2__39_n_3;
  wire internal_full_n_i_3__24_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_shiftReg_82 U_cornerHarris_accel_fifo_w11_d4_S_ram
       (.ap_clk(ap_clk),
        .\img_height_reg_59_reg[0] (gradxy_rows_c_full_n),
        .\img_height_reg_59_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__47
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(gradxy_rows_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__24_n_3),
        .O(internal_empty_n_i_1__47_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__47_n_3),
        .Q(gradxy_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__47
       (.I0(internal_full_n_i_2__39_n_3),
        .I1(internal_full_n_i_3__24_n_3),
        .I2(mOutPtr[1]),
        .I3(gradxy_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__47_n_3));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    internal_full_n_i_2__39
       (.I0(gradxy_rows_c_empty_n),
        .I1(Q),
        .I2(gradxy_cols_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .I4(gradxy_rows_c_full_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__39_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__24
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__24_n_3));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    internal_full_n_i_4__8
       (.I0(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .I1(gradxy_cols_c_empty_n),
        .I2(Q),
        .I3(gradxy_rows_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(gradxy_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__47_n_3),
        .Q(gradxy_rows_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(gradxy_rows_c_empty_n),
        .I1(boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .I2(gradxy_rows_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gradxy_rows_c_full_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .I4(gradxy_rows_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .I4(gradxy_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d4_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_25
   (grady_2_cols_c_empty_n,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    mOutPtr110_out,
    out,
    ap_clk,
    gradxy_cols_c_full_n,
    Q,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start,
    grady_2_rows_c_empty_n,
    gradx_2_cols_c_full_n,
    gradx_2_rows_c_full_n,
    grady_2_rows_c_full_n,
    gradxy_rows_c_full_n,
    img_width_c_empty_n,
    img_height_c_empty_n,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read,
    in,
    SS);
  output grady_2_cols_c_empty_n;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  output internal_full_n_reg_4;
  output mOutPtr110_out;
  output [10:0]out;
  input ap_clk;
  input gradxy_cols_c_full_n;
  input [0:0]Q;
  input boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start;
  input grady_2_rows_c_empty_n;
  input gradx_2_cols_c_full_n;
  input gradx_2_rows_c_full_n;
  input grady_2_rows_c_full_n;
  input gradxy_rows_c_full_n;
  input img_width_c_empty_n;
  input img_height_c_empty_n;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read;
  input [10:0]in;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read;
  wire gradx_2_cols_c_full_n;
  wire gradx_2_rows_c_full_n;
  wire gradxy_cols_c_full_n;
  wire gradxy_rows_c_full_n;
  wire grady_2_cols_c_empty_n;
  wire grady_2_cols_c_full_n;
  wire grady_2_rows_c_empty_n;
  wire grady_2_rows_c_full_n;
  wire img_height_c_empty_n;
  wire img_width_c_empty_n;
  wire [10:0]in;
  wire internal_empty_n_i_1__43_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__43_n_3;
  wire internal_full_n_i_2__35_n_3;
  wire internal_full_n_i_3__23_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[2]_i_2__14_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [10:0]out;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_shiftReg_77 U_cornerHarris_accel_fifo_w11_d4_S_ram
       (.ap_clk(ap_clk),
        .gradx_2_cols_c_full_n(gradx_2_cols_c_full_n),
        .gradx_2_rows_c_full_n(gradx_2_rows_c_full_n),
        .gradxy_cols_c_full_n(gradxy_cols_c_full_n),
        .gradxy_rows_c_full_n(gradxy_rows_c_full_n),
        .grady_2_cols_c_full_n(grady_2_cols_c_full_n),
        .grady_2_rows_c_full_n(grady_2_rows_c_full_n),
        .img_height_c_empty_n(img_height_c_empty_n),
        .img_width_c_empty_n(img_width_c_empty_n),
        .in(in),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0]_0 ),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__43
       (.I0(ap_rst_n),
        .I1(\mOutPtr[2]_i_2__14_n_3 ),
        .I2(grady_2_cols_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__23_n_3),
        .O(internal_empty_n_i_1__43_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__43_n_3),
        .Q(grady_2_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__43
       (.I0(internal_full_n_i_2__35_n_3),
        .I1(internal_full_n_i_3__23_n_3),
        .I2(mOutPtr[1]),
        .I3(grady_2_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out_0),
        .O(internal_full_n_i_1__43_n_3));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    internal_full_n_i_2__35
       (.I0(grady_2_cols_c_empty_n),
        .I1(Q),
        .I2(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .I3(grady_2_rows_c_empty_n),
        .I4(grady_2_cols_c_full_n),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_2__35_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__23
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__23_n_3));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    internal_full_n_i_4__4
       (.I0(grady_2_rows_c_empty_n),
        .I1(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .I2(Q),
        .I3(grady_2_cols_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(grady_2_cols_c_full_n),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    internal_full_n_i_4__7
       (.I0(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .I1(grady_2_cols_c_empty_n),
        .I2(Q),
        .I3(grady_2_rows_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(grady_2_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__43_n_3),
        .Q(grady_2_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(grady_2_cols_c_empty_n),
        .I1(boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read),
        .I2(grady_2_cols_c_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(grady_2_cols_c_full_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read),
        .I4(grady_2_cols_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr[2]_i_2__14_n_3 ),
        .I3(boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read),
        .I4(grady_2_cols_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__13 
       (.I0(internal_empty_n_reg_0),
        .I1(gradxy_cols_c_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__14 
       (.I0(internal_empty_n_reg_0),
        .I1(grady_2_cols_c_full_n),
        .O(\mOutPtr[2]_i_2__14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__15 
       (.I0(internal_empty_n_reg_0),
        .I1(gradx_2_cols_c_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__16 
       (.I0(internal_empty_n_reg_0),
        .I1(gradx_2_rows_c_full_n),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__17 
       (.I0(internal_empty_n_reg_0),
        .I1(grady_2_rows_c_full_n),
        .O(internal_full_n_reg_3));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__18 
       (.I0(internal_empty_n_reg_0),
        .I1(gradxy_rows_c_full_n),
        .O(internal_full_n_reg_4));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d4_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_27
   (grady_2_rows_c_full_n,
    grady_2_rows_c_empty_n,
    out,
    ap_clk,
    Q,
    grady_2_cols_c_empty_n,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[2]_0 ,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read,
    in,
    SS);
  output grady_2_rows_c_full_n;
  output grady_2_rows_c_empty_n;
  output [10:0]out;
  input ap_clk;
  input [0:0]Q;
  input grady_2_cols_c_empty_n;
  input boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[2]_0 ;
  input boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read;
  input [10:0]in;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read;
  wire grady_2_cols_c_empty_n;
  wire grady_2_rows_c_empty_n;
  wire grady_2_rows_c_full_n;
  wire [10:0]in;
  wire internal_empty_n_i_1__46_n_3;
  wire internal_full_n_i_1__46_n_3;
  wire internal_full_n_i_2__38_n_3;
  wire internal_full_n_i_3__22_n_3;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [10:0]out;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_shiftReg U_cornerHarris_accel_fifo_w11_d4_S_ram
       (.ap_clk(ap_clk),
        .\img_height_reg_59_reg[0] (grady_2_rows_c_full_n),
        .\img_height_reg_59_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__46
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(grady_2_rows_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__22_n_3),
        .O(internal_empty_n_i_1__46_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__46_n_3),
        .Q(grady_2_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__46
       (.I0(internal_full_n_i_2__38_n_3),
        .I1(internal_full_n_i_3__22_n_3),
        .I2(mOutPtr[1]),
        .I3(grady_2_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__46_n_3));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    internal_full_n_i_2__38
       (.I0(grady_2_rows_c_empty_n),
        .I1(Q),
        .I2(grady_2_cols_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .I4(grady_2_rows_c_full_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__38_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__22
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__22_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__46_n_3),
        .Q(grady_2_rows_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(grady_2_rows_c_empty_n),
        .I1(boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read),
        .I2(grady_2_rows_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(grady_2_rows_c_full_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read),
        .I4(grady_2_rows_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read),
        .I4(grady_2_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d4_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_shiftReg
   (out,
    \img_height_reg_59_reg[0] ,
    \img_height_reg_59_reg[0]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [10:0]out;
  input \img_height_reg_59_reg[0] ;
  input \img_height_reg_59_reg[0]_0 ;
  input [2:0]mOutPtr;
  input [10:0]in;
  input ap_clk;

  wire ap_clk;
  wire \img_height_reg_59_reg[0] ;
  wire \img_height_reg_59_reg[0]_0 ;
  wire [10:0]in;
  wire [2:0]mOutPtr;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__3 
       (.I0(\img_height_reg_59_reg[0] ),
        .I1(\img_height_reg_59_reg[0]_0 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d4_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_shiftReg_77
   (internal_empty_n_reg,
    out,
    img_width_c_empty_n,
    img_height_c_empty_n,
    gradx_2_cols_c_full_n,
    gradx_2_rows_c_full_n,
    \mOutPtr_reg[0] ,
    grady_2_cols_c_full_n,
    mOutPtr,
    grady_2_rows_c_full_n,
    gradxy_cols_c_full_n,
    gradxy_rows_c_full_n,
    in,
    ap_clk);
  output internal_empty_n_reg;
  output [10:0]out;
  input img_width_c_empty_n;
  input img_height_c_empty_n;
  input gradx_2_cols_c_full_n;
  input gradx_2_rows_c_full_n;
  input \mOutPtr_reg[0] ;
  input grady_2_cols_c_full_n;
  input [2:0]mOutPtr;
  input grady_2_rows_c_full_n;
  input gradxy_cols_c_full_n;
  input gradxy_rows_c_full_n;
  input [10:0]in;
  input ap_clk;

  wire ap_clk;
  wire gradx_2_cols_c_full_n;
  wire gradx_2_rows_c_full_n;
  wire gradxy_cols_c_full_n;
  wire gradxy_rows_c_full_n;
  wire grady_2_cols_c_full_n;
  wire grady_2_rows_c_full_n;
  wire img_height_c_empty_n;
  wire img_width_c_empty_n;
  wire [10:0]in;
  wire internal_empty_n_reg;
  wire [2:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire start_once_reg_i_3__0_n_3;

  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(grady_2_cols_c_full_n),
        .I1(internal_empty_n_reg),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/grady_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    start_once_reg_i_2__0
       (.I0(start_once_reg_i_3__0_n_3),
        .I1(img_width_c_empty_n),
        .I2(img_height_c_empty_n),
        .I3(gradx_2_cols_c_full_n),
        .I4(gradx_2_rows_c_full_n),
        .I5(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h7FFF)) 
    start_once_reg_i_3__0
       (.I0(grady_2_cols_c_full_n),
        .I1(grady_2_rows_c_full_n),
        .I2(gradxy_cols_c_full_n),
        .I3(gradxy_rows_c_full_n),
        .O(start_once_reg_i_3__0_n_3));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d4_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_shiftReg_82
   (out,
    \img_height_reg_59_reg[0] ,
    \img_height_reg_59_reg[0]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [10:0]out;
  input \img_height_reg_59_reg[0] ;
  input \img_height_reg_59_reg[0]_0 ;
  input [2:0]mOutPtr;
  input [10:0]in;
  input ap_clk;

  wire ap_clk;
  wire \img_height_reg_59_reg[0] ;
  wire \img_height_reg_59_reg[0]_0 ;
  wire [10:0]in;
  wire [2:0]mOutPtr;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__4 
       (.I0(\img_height_reg_59_reg[0] ),
        .I1(\img_height_reg_59_reg[0]_0 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d4_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_shiftReg_84
   (out,
    \img_width_reg_54_reg[0] ,
    \img_width_reg_54_reg[0]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [10:0]out;
  input \img_width_reg_54_reg[0] ;
  input \img_width_reg_54_reg[0]_0 ;
  input [2:0]mOutPtr;
  input [10:0]in;
  input ap_clk;

  wire ap_clk;
  wire \img_width_reg_54_reg[0] ;
  wire \img_width_reg_54_reg[0]_0 ;
  wire [10:0]in;
  wire [2:0]mOutPtr;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\img_width_reg_54_reg[0] ),
        .I1(\img_width_reg_54_reg[0]_0 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__4 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradxy_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d4_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_shiftReg_86
   (out,
    \img_height_reg_59_reg[0] ,
    \img_height_reg_59_reg[0]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [10:0]out;
  input \img_height_reg_59_reg[0] ;
  input \img_height_reg_59_reg[0]_0 ;
  input [2:0]mOutPtr;
  input [10:0]in;
  input ap_clk;

  wire ap_clk;
  wire \img_height_reg_59_reg[0] ;
  wire \img_height_reg_59_reg[0]_0 ;
  wire [10:0]in;
  wire [2:0]mOutPtr;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__2 
       (.I0(\img_height_reg_59_reg[0] ),
        .I1(\img_height_reg_59_reg[0]_0 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_rows_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w11_d4_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_shiftReg_88
   (out,
    \img_width_reg_54_reg[0] ,
    \img_width_reg_54_reg[0]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [10:0]out;
  input \img_width_reg_54_reg[0] ;
  input \img_width_reg_54_reg[0]_0 ;
  input [2:0]mOutPtr;
  input [10:0]in;
  input ap_clk;

  wire ap_clk;
  wire \img_width_reg_54_reg[0] ;
  wire \img_width_reg_54_reg[0]_0 ;
  wire [10:0]in;
  wire [2:0]mOutPtr;
  wire [10:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__1 
       (.I0(\img_width_reg_54_reg[0] ),
        .I1(\img_width_reg_54_reg[0]_0 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/gradx_2_cols_c_U/U_cornerHarris_accel_fifo_w11_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S
   (\mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    gradx1_mat_data_full_n,
    gradx1_mat_data_empty_n,
    gradx1_mat_data_dout,
    Q,
    \SRL_SIG_reg[0][15] ,
    gradx1_mat_411_dout,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output gradx1_mat_data_full_n;
  output gradx1_mat_data_empty_n;
  output [10:0]gradx1_mat_data_dout;
  output [9:0]Q;
  output [9:0]\SRL_SIG_reg[0][15] ;
  output [0:0]gradx1_mat_411_dout;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n;
  input [0:0]E;
  input [10:0]D;

  wire [10:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [9:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]gradx1_mat_411_dout;
  wire [10:0]gradx1_mat_data_dout;
  wire gradx1_mat_data_empty_n;
  wire gradx1_mat_data_full_n;
  wire internal_empty_n_i_1__7_n_3;
  wire internal_full_n_i_1__7_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__5_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_91 U_cornerHarris_accel_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .gradx1_mat_411_dout(gradx1_mat_411_dout),
        .gradx1_mat_data_dout(gradx1_mat_data_dout),
        .\src_buf_V_0_reg_230_reg[15] (\mOutPtr_reg[0]_0 ),
        .\src_buf_V_0_reg_230_reg[15]_0 (\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__7
       (.I0(gradx1_mat_data_empty_n),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_3),
        .Q(gradx1_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__7
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(gradx1_mat_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_3),
        .Q(gradx1_mat_data_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1__5_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_13
   (\mOutPtr_reg[0]_0 ,
    gradx2_mat_data_full_n,
    gradx2_mat_data_empty_n,
    gradx2_mat_413_dout,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read,
    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    E,
    if_din);
  output \mOutPtr_reg[0]_0 ;
  output gradx2_mat_data_full_n;
  output gradx2_mat_data_empty_n;
  output [10:0]gradx2_mat_413_dout;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read;
  input xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]E;
  input [10:0]if_din;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [10:0]gradx2_mat_413_dout;
  wire gradx2_mat_data_empty_n;
  wire gradx2_mat_data_full_n;
  wire [10:0]if_din;
  wire internal_empty_n_i_1__8_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__8_n_3;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_90 U_cornerHarris_accel_fifo_w16_d2_S_ram
       (.E(E),
        .ap_clk(ap_clk),
        .gradx2_mat_413_dout(gradx2_mat_413_dout),
        .if_din(if_din),
        .p_reg_reg(\mOutPtr_reg[0]_0 ),
        .p_reg_reg_0(\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(gradx2_mat_data_empty_n),
        .I3(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__8_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_3),
        .Q(gradx2_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read),
        .I3(gradx2_mat_data_empty_n),
        .I4(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read),
        .I5(gradx2_mat_data_full_n),
        .O(internal_full_n_i_1__8_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__3
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_3),
        .Q(gradx2_mat_data_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read),
        .I2(gradx2_mat_data_full_n),
        .I3(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read),
        .I4(gradx2_mat_data_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_14
   (gradx2g_data_full_n,
    gradx2g_data_empty_n,
    S,
    Q,
    \SRL_SIG_reg[1][14] ,
    B,
    shiftReg_addr,
    internal_full_n_reg_0,
    ap_clk,
    A,
    ap_rst_n,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read,
    \mOutPtr_reg[0]_0 ,
    \row_ind_V_reg_260_reg[0] ,
    SS,
    E,
    D);
  output gradx2g_data_full_n;
  output gradx2g_data_empty_n;
  output [0:0]S;
  output [12:0]Q;
  output [12:0]\SRL_SIG_reg[1][14] ;
  output [13:0]B;
  output shiftReg_addr;
  output [0:0]internal_full_n_reg_0;
  input ap_clk;
  input [0:0]A;
  input ap_rst_n;
  input xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]\row_ind_V_reg_260_reg[0] ;
  input [0:0]SS;
  input [0:0]E;
  input [13:0]D;

  wire [0:0]A;
  wire [13:0]B;
  wire [13:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire [0:0]S;
  wire [12:0]\SRL_SIG_reg[1][14] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire gradx2g_data_empty_n;
  wire gradx2g_data_full_n;
  wire internal_empty_n_i_1__20_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__20_n_3;
  wire [0:0]internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__20_n_3 ;
  wire \mOutPtr[1]_i_1__18_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [0:0]\row_ind_V_reg_260_reg[0] ;
  wire shiftReg_addr;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_89 U_cornerHarris_accel_fifo_w16_d2_S_ram
       (.A(A),
        .B(B),
        .D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .ap_clk(ap_clk),
        .p_reg_reg(\mOutPtr_reg_n_3_[1] ),
        .p_reg_reg_0(\mOutPtr_reg_n_3_[0] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__20
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gradx2g_data_empty_n),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__20_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_3),
        .Q(gradx2g_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__20
       (.I0(internal_full_n),
        .I1(gradx2g_data_full_n),
        .I2(ap_rst_n),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read),
        .I4(gradx2g_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__20_n_3));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__8
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_3),
        .Q(gradx2g_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__20 
       (.I0(gradx2g_data_empty_n),
        .I1(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__18 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read),
        .I3(gradx2g_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__18_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ret_14_reg_378_reg_i_24
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h8)) 
    \row_V_reg_248[11]_i_2 
       (.I0(gradx2g_data_full_n),
        .I1(\row_ind_V_reg_260_reg[0] ),
        .O(internal_full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_15
   (gradx_2_data_full_n,
    gradx_2_data_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read,
    \mOutPtr_reg[0]_0 ,
    Q,
    \mOutPtr_reg[0]_1 ,
    SS,
    E,
    \SRL_SIG_reg[0][15] );
  output gradx_2_data_full_n;
  output gradx_2_data_empty_n;
  output [15:0]D;
  input ap_clk;
  input ap_rst_n;
  input boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]Q;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]SS;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read;
  wire gradx_2_data_empty_n;
  wire gradx_2_data_full_n;
  wire internal_empty_n_i_1__17_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__17_n_3;
  wire \mOutPtr[0]_i_1__17_n_3 ;
  wire \mOutPtr[1]_i_1__15_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_87 U_cornerHarris_accel_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\reg_391_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\reg_391_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gradx_2_data_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__17_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_3),
        .Q(gradx_2_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n),
        .I1(gradx_2_data_full_n),
        .I2(ap_rst_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read),
        .I4(gradx_2_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__17_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__5
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_3),
        .Q(gradx_2_data_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \mOutPtr[0]_i_1__17 
       (.I0(gradx_2_data_empty_n),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_3 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1__15 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(Q),
        .I4(gradx_2_data_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_17
   (gradx_mat_data_full_n,
    gradx_mat_data_empty_n,
    if_din,
    ap_clk,
    ap_rst_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read,
    \mOutPtr_reg[0]_0 ,
    SS,
    E,
    D);
  output gradx_mat_data_full_n;
  output gradx_mat_data_empty_n;
  output [10:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;
  input [0:0]E;
  input [10:0]D;

  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire gradx_mat_data_empty_n;
  wire gradx_mat_data_full_n;
  wire [10:0]if_din;
  wire internal_empty_n_i_1__5_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__5_n_3;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_85 U_cornerHarris_accel_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gradx_mat_data_empty_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_3),
        .Q(gradx_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n),
        .I1(gradx_mat_data_full_n),
        .I2(ap_rst_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read),
        .I4(gradx_mat_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__1
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_3),
        .Q(gradx_mat_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__5 
       (.I0(gradx_mat_data_empty_n),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read),
        .I3(gradx_mat_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_19
   (gradxy_data_full_n,
    gradxy_data_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read,
    \mOutPtr_reg[0]_0 ,
    Q,
    \mOutPtr_reg[0]_1 ,
    SS,
    E,
    \SRL_SIG_reg[0][15] );
  output gradxy_data_full_n;
  output gradxy_data_empty_n;
  output [15:0]D;
  input ap_clk;
  input ap_rst_n;
  input boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]Q;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]SS;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read;
  wire gradxy_data_empty_n;
  wire gradxy_data_full_n;
  wire internal_empty_n_i_1__19_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__19_n_3;
  wire \mOutPtr[0]_i_1__19_n_3 ;
  wire \mOutPtr[1]_i_1__17_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_83 U_cornerHarris_accel_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\reg_391_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\reg_391_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__19
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gradxy_data_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__19_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_3),
        .Q(gradxy_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__19
       (.I0(internal_full_n),
        .I1(gradxy_data_full_n),
        .I2(ap_rst_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read),
        .I4(gradxy_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__19_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__7
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_3),
        .Q(gradxy_data_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \mOutPtr[0]_i_1__19 
       (.I0(gradxy_data_empty_n),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__19_n_3 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1__17 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(Q),
        .I4(gradxy_data_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__17_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__19_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_21
   (gradxyg_data_full_n,
    gradxyg_data_empty_n,
    D,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read,
    \mOutPtr_reg[0]_0 ,
    \row_ind_V_reg_260_reg[0] ,
    SS,
    E,
    \SRL_SIG_reg[0][15] );
  output gradxyg_data_full_n;
  output gradxyg_data_empty_n;
  output [13:0]D;
  output [0:0]internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]\row_ind_V_reg_260_reg[0] ;
  input [0:0]SS;
  input [0:0]E;
  input [13:0]\SRL_SIG_reg[0][15] ;

  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire gradxyg_data_empty_n;
  wire gradxyg_data_full_n;
  wire internal_empty_n_i_1__22_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__22_n_3;
  wire [0:0]internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__22_n_3 ;
  wire \mOutPtr[1]_i_1__20_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [0:0]\row_ind_V_reg_260_reg[0] ;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_81 U_cornerHarris_accel_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\trunc_ln_reg_341_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\trunc_ln_reg_341_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__22
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gradxyg_data_empty_n),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__22_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_3),
        .Q(gradxyg_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__22
       (.I0(internal_full_n),
        .I1(gradxyg_data_full_n),
        .I2(ap_rst_n),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read),
        .I4(gradxyg_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__22_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__10
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_3),
        .Q(gradxyg_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__22 
       (.I0(gradxyg_data_empty_n),
        .I1(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__22_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__20 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read),
        .I3(gradxyg_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__20_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__20_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  LUT2 #(
    .INIT(4'h8)) 
    \row_V_reg_248[11]_i_2__1 
       (.I0(gradxyg_data_full_n),
        .I1(\row_ind_V_reg_260_reg[0] ),
        .O(internal_full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_22
   (\mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    grady1_mat_data_full_n,
    grady1_mat_data_empty_n,
    grady1_mat_data_dout,
    Q,
    \SRL_SIG_reg[0][15] ,
    gradx1_mat_411_dout,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output grady1_mat_data_full_n;
  output grady1_mat_data_empty_n;
  output [10:0]grady1_mat_data_dout;
  output [9:0]Q;
  output [9:0]\SRL_SIG_reg[0][15] ;
  output [0:0]gradx1_mat_411_dout;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n;
  input [0:0]E;
  input [10:0]D;

  wire [10:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [9:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]gradx1_mat_411_dout;
  wire [10:0]grady1_mat_data_dout;
  wire grady1_mat_data_empty_n;
  wire grady1_mat_data_full_n;
  wire internal_empty_n_i_1__13_n_3;
  wire internal_full_n_i_1__13_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__11_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_80 U_cornerHarris_accel_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .gradx1_mat_411_dout(gradx1_mat_411_dout),
        .grady1_mat_data_dout(grady1_mat_data_dout),
        .\src_buf_V_0_reg_208_reg[15] (\mOutPtr_reg[0]_0 ),
        .\src_buf_V_0_reg_208_reg[15]_0 (\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__13
       (.I0(grady1_mat_data_empty_n),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__13_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_3),
        .Q(grady1_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__13
       (.I0(\mOutPtr_reg[1]_1 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(grady1_mat_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__13_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_3),
        .Q(grady1_mat_data_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1__11_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_3 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_23
   (\mOutPtr_reg[0]_0 ,
    grady2_mat_data_full_n,
    grady2_mat_data_empty_n,
    grady2_mat_414_dout,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read,
    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    E,
    if_din);
  output \mOutPtr_reg[0]_0 ;
  output grady2_mat_data_full_n;
  output grady2_mat_data_empty_n;
  output [10:0]grady2_mat_414_dout;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read;
  input xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [0:0]E;
  input [10:0]if_din;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [10:0]grady2_mat_414_dout;
  wire grady2_mat_data_empty_n;
  wire grady2_mat_data_full_n;
  wire [10:0]if_din;
  wire internal_empty_n_i_1__14_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__14_n_3;
  wire \mOutPtr[1]_i_1__12_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_79 U_cornerHarris_accel_fifo_w16_d2_S_ram
       (.E(E),
        .ap_clk(ap_clk),
        .grady2_mat_414_dout(grady2_mat_414_dout),
        .if_din(if_din),
        .p_reg_reg(\mOutPtr_reg[0]_0 ),
        .p_reg_reg_0(\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(grady2_mat_data_empty_n),
        .I3(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__14_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_3),
        .Q(grady2_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read),
        .I3(grady2_mat_data_empty_n),
        .I4(xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read),
        .I5(grady2_mat_data_full_n),
        .O(internal_full_n_i_1__14_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__4
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_3),
        .Q(grady2_mat_data_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read),
        .I2(grady2_mat_data_full_n),
        .I3(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read),
        .I4(grady2_mat_data_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_24
   (grady2g_data_full_n,
    grady2g_data_empty_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_0 ,
    A,
    Q,
    \SRL_SIG_reg[0][15] ,
    shiftReg_addr,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read,
    \mOutPtr_reg[0]_1 ,
    \row_ind_V_reg_260_reg[0] ,
    SS,
    E,
    D);
  output grady2g_data_full_n;
  output grady2g_data_empty_n;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[0]_0 ;
  output [13:0]A;
  output [13:0]Q;
  output [13:0]\SRL_SIG_reg[0][15] ;
  output shiftReg_addr;
  output [0:0]internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]\row_ind_V_reg_260_reg[0] ;
  input [0:0]SS;
  input [0:0]E;
  input [13:0]D;

  wire [13:0]A;
  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]Q;
  wire [13:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grady2g_data_empty_n;
  wire grady2g_data_full_n;
  wire internal_empty_n_i_1__21_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__21_n_3;
  wire [0:0]internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__21_n_3 ;
  wire \mOutPtr[1]_i_1__19_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [0:0]\row_ind_V_reg_260_reg[0] ;
  wire shiftReg_addr;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_78 U_cornerHarris_accel_fifo_w16_d2_S_ram
       (.A(A),
        .D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .p_reg_reg(\mOutPtr_reg[0]_0 ),
        .p_reg_reg_0(\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__21
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(grady2g_data_empty_n),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__21_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_3),
        .Q(grady2g_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__21
       (.I0(internal_full_n),
        .I1(grady2g_data_full_n),
        .I2(ap_rst_n),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read),
        .I4(grady2g_data_empty_n),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_full_n_i_1__21_n_3));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__9
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_3),
        .Q(grady2g_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__21 
       (.I0(grady2g_data_empty_n),
        .I1(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr[0]_i_1__21_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__19 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read),
        .I3(grady2g_data_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_1__19_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_3 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__19_n_3 ),
        .Q(\mOutPtr_reg[1]_0 ),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ret_14_reg_378_reg_i_23
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h8)) 
    \row_V_reg_248[11]_i_2__0 
       (.I0(grady2g_data_full_n),
        .I1(\row_ind_V_reg_260_reg[0] ),
        .O(internal_full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_26
   (grady_2_data_full_n,
    grady_2_data_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read,
    \mOutPtr_reg[0]_0 ,
    Q,
    \mOutPtr_reg[0]_1 ,
    SS,
    E,
    \SRL_SIG_reg[0][15] );
  output grady_2_data_full_n;
  output grady_2_data_empty_n;
  output [15:0]D;
  input ap_clk;
  input ap_rst_n;
  input boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]Q;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]SS;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read;
  wire grady_2_data_empty_n;
  wire grady_2_data_full_n;
  wire internal_empty_n_i_1__18_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__18_n_3;
  wire \mOutPtr[0]_i_1__18_n_3 ;
  wire \mOutPtr[1]_i_1__16_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_76 U_cornerHarris_accel_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\reg_391_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\reg_391_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(grady_2_data_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__18_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_3),
        .Q(grady_2_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__18
       (.I0(internal_full_n),
        .I1(grady_2_data_full_n),
        .I2(ap_rst_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read),
        .I4(grady_2_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__18_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__6
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_3),
        .Q(grady_2_data_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \mOutPtr[0]_i_1__18 
       (.I0(grady_2_data_empty_n),
        .I1(Q),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_3 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1__16 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(Q),
        .I4(grady_2_data_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__16_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_28
   (grady_mat_data_full_n,
    grady_mat_data_empty_n,
    if_din,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read,
    \mOutPtr_reg[0]_0 ,
    gradx_mat_data_full_n,
    SS,
    E,
    D);
  output grady_mat_data_full_n;
  output grady_mat_data_empty_n;
  output [10:0]if_din;
  output internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read;
  input \mOutPtr_reg[0]_0 ;
  input gradx_mat_data_full_n;
  input [0:0]SS;
  input [0:0]E;
  input [10:0]D;

  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire gradx_mat_data_full_n;
  wire grady_mat_data_empty_n;
  wire grady_mat_data_full_n;
  wire [10:0]if_din;
  wire internal_empty_n_i_1__6_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__6_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_75 U_cornerHarris_accel_fifo_w16_d2_S_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_3_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_3_[1] ),
        .ap_clk(ap_clk),
        .if_din(if_din));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(grady_mat_data_empty_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_3),
        .Q(grady_mat_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n),
        .I1(grady_mat_data_full_n),
        .I2(ap_rst_n),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read),
        .I4(grady_mat_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__2
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_3),
        .Q(grady_mat_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__6 
       (.I0(grady_mat_data_empty_n),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read),
        .I3(grady_mat_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_30
       (.I0(grady_mat_data_full_n),
        .I1(gradx_mat_data_full_n),
        .O(internal_full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_45
   (p_src_mat_cols_c_full_n,
    p_src_mat_cols_c_empty_n,
    \SRL_SIG_reg[1][15] ,
    ap_clk,
    Q,
    p_src_mat_rows_c_empty_n,
    Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read,
    SS,
    D);
  output p_src_mat_cols_c_full_n;
  output p_src_mat_cols_c_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input ap_clk;
  input [0:0]Q;
  input p_src_mat_rows_c_empty_n;
  input Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  input [0:0]SS;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire [0:0]SS;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire internal_empty_n_i_1__0_n_3;
  wire internal_full_n_i_1__0_n_3;
  wire internal_full_n_i_2__28_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_empty_n;
  wire p_src_mat_cols_c_full_n;
  wire p_src_mat_rows_c_empty_n;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_58 U_cornerHarris_accel_fifo_w16_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (p_src_mat_cols_c_full_n),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .\width_reg_58_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\width_reg_58_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(p_src_mat_cols_c_empty_n),
        .I3(Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_3),
        .Q(p_src_mat_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__28_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(p_src_mat_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__28
       (.I0(p_src_mat_cols_c_empty_n),
        .I1(Q),
        .I2(p_src_mat_rows_c_empty_n),
        .I3(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .I4(p_src_mat_cols_c_full_n),
        .I5(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(internal_full_n_i_2__28_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_3),
        .Q(p_src_mat_cols_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__0 
       (.I0(p_src_mat_cols_c_empty_n),
        .I1(Q),
        .I2(p_src_mat_rows_c_empty_n),
        .I3(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I2(p_src_mat_cols_c_full_n),
        .I3(Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .I4(p_src_mat_cols_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_46
   (p_src_mat_rows_c_full_n,
    p_src_mat_rows_c_empty_n,
    \SRL_SIG_reg[1][15] ,
    ap_clk,
    Q,
    p_src_mat_cols_c_empty_n,
    Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read,
    SS,
    D);
  output p_src_mat_rows_c_full_n;
  output p_src_mat_rows_c_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input ap_clk;
  input [0:0]Q;
  input p_src_mat_cols_c_empty_n;
  input Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  input [0:0]SS;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]Q;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire [0:0]SS;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire internal_empty_n_i_1_n_3;
  wire internal_full_n_i_1_n_3;
  wire internal_full_n_i_2__29_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_empty_n;
  wire p_src_mat_rows_c_empty_n;
  wire p_src_mat_rows_c_full_n;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg U_cornerHarris_accel_fifo_w16_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (p_src_mat_rows_c_full_n),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .\height_reg_63_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\height_reg_63_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(p_src_mat_rows_c_empty_n),
        .I3(Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_3),
        .Q(p_src_mat_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__29_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(p_src_mat_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_3));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__29
       (.I0(p_src_mat_rows_c_empty_n),
        .I1(Q),
        .I2(p_src_mat_cols_c_empty_n),
        .I3(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .I4(p_src_mat_rows_c_full_n),
        .I5(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(internal_full_n_i_2__29_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_3),
        .Q(p_src_mat_rows_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1 
       (.I0(p_src_mat_rows_c_empty_n),
        .I1(Q),
        .I2(p_src_mat_cols_c_empty_n),
        .I3(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I2(p_src_mat_rows_c_full_n),
        .I3(Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .I4(p_src_mat_rows_c_empty_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg
   (\SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    \height_reg_63_reg[0] ,
    \height_reg_63_reg[0]_0 ,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input \height_reg_63_reg[0] ;
  input \height_reg_63_reg[0]_0 ;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire \height_reg_63_reg[0] ;
  wire \height_reg_63_reg[0]_0 ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \height_reg_63[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\height_reg_63_reg[0] ),
        .I3(\height_reg_63_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_58
   (\SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    \width_reg_58_reg[0] ,
    \width_reg_58_reg[0]_0 ,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input \width_reg_58_reg[0] ;
  input \width_reg_58_reg[0]_0 ;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0]_2 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire shiftReg_ce;
  wire \width_reg_58_reg[0] ;
  wire \width_reg_58_reg[0]_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_2 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [10]),
        .Q(\SRL_SIG_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [11]),
        .Q(\SRL_SIG_reg[1]_3 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [12]),
        .Q(\SRL_SIG_reg[1]_3 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [13]),
        .Q(\SRL_SIG_reg[1]_3 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [14]),
        .Q(\SRL_SIG_reg[1]_3 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [15]),
        .Q(\SRL_SIG_reg[1]_3 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [9]),
        .Q(\SRL_SIG_reg[1]_3 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [0]),
        .I1(\SRL_SIG_reg[0]_2 [0]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [10]),
        .I1(\SRL_SIG_reg[0]_2 [10]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [11]),
        .I1(\SRL_SIG_reg[0]_2 [11]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [12]),
        .I1(\SRL_SIG_reg[0]_2 [12]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [13]),
        .I1(\SRL_SIG_reg[0]_2 [13]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [14]),
        .I1(\SRL_SIG_reg[0]_2 [14]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [15]),
        .I1(\SRL_SIG_reg[0]_2 [15]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [1]),
        .I1(\SRL_SIG_reg[0]_2 [1]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [2]),
        .I1(\SRL_SIG_reg[0]_2 [2]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [3]),
        .I1(\SRL_SIG_reg[0]_2 [3]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [4]),
        .I1(\SRL_SIG_reg[0]_2 [4]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [5]),
        .I1(\SRL_SIG_reg[0]_2 [5]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [6]),
        .I1(\SRL_SIG_reg[0]_2 [6]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [7]),
        .I1(\SRL_SIG_reg[0]_2 [7]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [8]),
        .I1(\SRL_SIG_reg[0]_2 [8]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \width_reg_58[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_3 [9]),
        .I1(\SRL_SIG_reg[0]_2 [9]),
        .I2(\width_reg_58_reg[0] ),
        .I3(\width_reg_58_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_75
   (if_din,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    E,
    D,
    ap_clk);
  output [10:0]if_din;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [0:0]E;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [15:0]\SRL_SIG_reg[0]_10 ;
  wire [10:0]\SRL_SIG_reg[1]_11 ;
  wire ap_clk;
  wire [10:0]if_din;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_11 [0]),
        .I1(\SRL_SIG_reg[0]_10 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_2__2 
       (.I0(\SRL_SIG_reg[1]_11 [10]),
        .I1(\SRL_SIG_reg[0]_10 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_11 [1]),
        .I1(\SRL_SIG_reg[0]_10 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_11 [2]),
        .I1(\SRL_SIG_reg[0]_10 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_11 [3]),
        .I1(\SRL_SIG_reg[0]_10 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_11 [4]),
        .I1(\SRL_SIG_reg[0]_10 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_11 [5]),
        .I1(\SRL_SIG_reg[0]_10 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_11 [6]),
        .I1(\SRL_SIG_reg[0]_10 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_11 [7]),
        .I1(\SRL_SIG_reg[0]_10 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_11 [8]),
        .I1(\SRL_SIG_reg[0]_10 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_11 [9]),
        .I1(\SRL_SIG_reg[0]_10 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_10 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_10 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_10 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_10 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_10 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_10 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_10 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_10 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_10 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_10 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_10 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [0]),
        .Q(\SRL_SIG_reg[1]_11 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [15]),
        .Q(\SRL_SIG_reg[1]_11 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [1]),
        .Q(\SRL_SIG_reg[1]_11 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [2]),
        .Q(\SRL_SIG_reg[1]_11 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [3]),
        .Q(\SRL_SIG_reg[1]_11 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [4]),
        .Q(\SRL_SIG_reg[1]_11 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [5]),
        .Q(\SRL_SIG_reg[1]_11 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [6]),
        .Q(\SRL_SIG_reg[1]_11 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [7]),
        .Q(\SRL_SIG_reg[1]_11 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [8]),
        .Q(\SRL_SIG_reg[1]_11 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_10 [9]),
        .Q(\SRL_SIG_reg[1]_11 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_76
   (D,
    \reg_391_reg[0] ,
    \reg_391_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [15:0]D;
  input \reg_391_reg[0] ;
  input \reg_391_reg[0]_0 ;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_34 ;
  wire [15:0]\SRL_SIG_reg[1]_35 ;
  wire ap_clk;
  wire \reg_391_reg[0] ;
  wire \reg_391_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_34 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_34 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_34 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_34 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_34 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [14]),
        .Q(\SRL_SIG_reg[0]_34 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [15]),
        .Q(\SRL_SIG_reg[0]_34 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_34 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_34 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_34 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_34 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_34 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_34 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_34 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_34 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_34 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [0]),
        .Q(\SRL_SIG_reg[1]_35 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [10]),
        .Q(\SRL_SIG_reg[1]_35 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [11]),
        .Q(\SRL_SIG_reg[1]_35 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [12]),
        .Q(\SRL_SIG_reg[1]_35 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [13]),
        .Q(\SRL_SIG_reg[1]_35 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [14]),
        .Q(\SRL_SIG_reg[1]_35 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [15]),
        .Q(\SRL_SIG_reg[1]_35 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [1]),
        .Q(\SRL_SIG_reg[1]_35 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [2]),
        .Q(\SRL_SIG_reg[1]_35 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [3]),
        .Q(\SRL_SIG_reg[1]_35 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [4]),
        .Q(\SRL_SIG_reg[1]_35 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [5]),
        .Q(\SRL_SIG_reg[1]_35 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [6]),
        .Q(\SRL_SIG_reg[1]_35 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [7]),
        .Q(\SRL_SIG_reg[1]_35 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [8]),
        .Q(\SRL_SIG_reg[1]_35 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_34 [9]),
        .Q(\SRL_SIG_reg[1]_35 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [0]),
        .I1(\SRL_SIG_reg[0]_34 [0]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [10]),
        .I1(\SRL_SIG_reg[0]_34 [10]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[11]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [11]),
        .I1(\SRL_SIG_reg[0]_34 [11]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[12]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [12]),
        .I1(\SRL_SIG_reg[0]_34 [12]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[13]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [13]),
        .I1(\SRL_SIG_reg[0]_34 [13]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[14]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [14]),
        .I1(\SRL_SIG_reg[0]_34 [14]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[15]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_35 [15]),
        .I1(\SRL_SIG_reg[0]_34 [15]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [1]),
        .I1(\SRL_SIG_reg[0]_34 [1]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [2]),
        .I1(\SRL_SIG_reg[0]_34 [2]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [3]),
        .I1(\SRL_SIG_reg[0]_34 [3]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [4]),
        .I1(\SRL_SIG_reg[0]_34 [4]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [5]),
        .I1(\SRL_SIG_reg[0]_34 [5]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [6]),
        .I1(\SRL_SIG_reg[0]_34 [6]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [7]),
        .I1(\SRL_SIG_reg[0]_34 [7]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [8]),
        .I1(\SRL_SIG_reg[0]_34 [8]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[9]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_35 [9]),
        .I1(\SRL_SIG_reg[0]_34 [9]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_78
   (A,
    Q,
    \SRL_SIG_reg[0][15]_0 ,
    p_reg_reg,
    p_reg_reg_0,
    E,
    D,
    ap_clk);
  output [13:0]A;
  output [13:0]Q;
  output [13:0]\SRL_SIG_reg[0][15]_0 ;
  input p_reg_reg;
  input p_reg_reg_0;
  input [0:0]E;
  input [13:0]D;
  input ap_clk;

  wire [13:0]A;
  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]Q;
  wire [13:0]\SRL_SIG_reg[0][15]_0 ;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;

  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0][15]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0][15]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0][15]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0][15]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0][15]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0][15]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][15]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][15]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][15]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][15]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][15]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_15__0
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[0][15]_0 [13]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_16__0
       (.I0(Q[12]),
        .I1(\SRL_SIG_reg[0][15]_0 [12]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_17__0
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg[0][15]_0 [11]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_18__0
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg[0][15]_0 [10]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_19__0
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[0][15]_0 [9]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_20__0
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[0][15]_0 [8]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_21__0
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0][15]_0 [7]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_22__0
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[0][15]_0 [6]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_23__0
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][15]_0 [5]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_24
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][15]_0 [4]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_25
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][15]_0 [3]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_26
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][15]_0 [2]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_27
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][15]_0 [1]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_28
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][15]_0 [0]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(A[0]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_79
   (grady2_mat_414_dout,
    p_reg_reg,
    p_reg_reg_0,
    E,
    if_din,
    ap_clk);
  output [10:0]grady2_mat_414_dout;
  input p_reg_reg;
  input p_reg_reg_0;
  input [0:0]E;
  input [10:0]if_din;
  input ap_clk;

  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0]_26 ;
  wire [10:0]\SRL_SIG_reg[1]_27 ;
  wire ap_clk;
  wire [10:0]grady2_mat_414_dout;
  wire [10:0]if_din;
  wire p_reg_reg;
  wire p_reg_reg_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_26 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_26 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_26 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_26 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_26 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_26 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_26 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_26 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_26 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_26 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_26 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_26 [0]),
        .Q(\SRL_SIG_reg[1]_27 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_26 [15]),
        .Q(\SRL_SIG_reg[1]_27 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_26 [1]),
        .Q(\SRL_SIG_reg[1]_27 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_26 [2]),
        .Q(\SRL_SIG_reg[1]_27 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_26 [3]),
        .Q(\SRL_SIG_reg[1]_27 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_26 [4]),
        .Q(\SRL_SIG_reg[1]_27 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_26 [5]),
        .Q(\SRL_SIG_reg[1]_27 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_26 [6]),
        .Q(\SRL_SIG_reg[1]_27 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_26 [7]),
        .Q(\SRL_SIG_reg[1]_27 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_26 [8]),
        .Q(\SRL_SIG_reg[1]_27 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_26 [9]),
        .Q(\SRL_SIG_reg[1]_27 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_13
       (.I0(\SRL_SIG_reg[1]_27 [10]),
        .I1(\SRL_SIG_reg[0]_26 [15]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(grady2_mat_414_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_14
       (.I0(\SRL_SIG_reg[1]_27 [9]),
        .I1(\SRL_SIG_reg[0]_26 [9]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(grady2_mat_414_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_15
       (.I0(\SRL_SIG_reg[1]_27 [8]),
        .I1(\SRL_SIG_reg[0]_26 [8]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(grady2_mat_414_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_16
       (.I0(\SRL_SIG_reg[1]_27 [7]),
        .I1(\SRL_SIG_reg[0]_26 [7]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(grady2_mat_414_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_17
       (.I0(\SRL_SIG_reg[1]_27 [6]),
        .I1(\SRL_SIG_reg[0]_26 [6]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(grady2_mat_414_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_18
       (.I0(\SRL_SIG_reg[1]_27 [5]),
        .I1(\SRL_SIG_reg[0]_26 [5]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(grady2_mat_414_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_19
       (.I0(\SRL_SIG_reg[1]_27 [4]),
        .I1(\SRL_SIG_reg[0]_26 [4]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(grady2_mat_414_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_20
       (.I0(\SRL_SIG_reg[1]_27 [3]),
        .I1(\SRL_SIG_reg[0]_26 [3]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(grady2_mat_414_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_21
       (.I0(\SRL_SIG_reg[1]_27 [2]),
        .I1(\SRL_SIG_reg[0]_26 [2]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(grady2_mat_414_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_22
       (.I0(\SRL_SIG_reg[1]_27 [1]),
        .I1(\SRL_SIG_reg[0]_26 [1]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(grady2_mat_414_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_23
       (.I0(\SRL_SIG_reg[1]_27 [0]),
        .I1(\SRL_SIG_reg[0]_26 [0]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(grady2_mat_414_dout[0]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_80
   (grady1_mat_data_dout,
    Q,
    \SRL_SIG_reg[0][15]_0 ,
    gradx1_mat_411_dout,
    \src_buf_V_0_reg_208_reg[15] ,
    \src_buf_V_0_reg_208_reg[15]_0 ,
    E,
    D,
    ap_clk);
  output [10:0]grady1_mat_data_dout;
  output [9:0]Q;
  output [9:0]\SRL_SIG_reg[0][15]_0 ;
  output [0:0]gradx1_mat_411_dout;
  input \src_buf_V_0_reg_208_reg[15] ;
  input \src_buf_V_0_reg_208_reg[15]_0 ;
  input [0:0]E;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [9:0]\SRL_SIG_reg[0][15]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_24 ;
  wire [0:0]\SRL_SIG_reg[1]_25 ;
  wire ap_clk;
  wire [0:0]gradx1_mat_411_dout;
  wire [10:0]grady1_mat_data_dout;
  wire \src_buf_V_0_reg_208_reg[15] ;
  wire \src_buf_V_0_reg_208_reg[15]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_24 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0][15]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][15]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][15]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][15]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][15]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0][15]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0][15]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_24 ),
        .Q(\SRL_SIG_reg[1]_25 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_208[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_25 ),
        .I1(\SRL_SIG_reg[0]_24 ),
        .I2(\src_buf_V_0_reg_208_reg[15] ),
        .I3(\src_buf_V_0_reg_208_reg[15]_0 ),
        .O(grady1_mat_data_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_208[15]_i_1 
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[0][15]_0 [9]),
        .I2(\src_buf_V_0_reg_208_reg[15] ),
        .I3(\src_buf_V_0_reg_208_reg[15]_0 ),
        .O(grady1_mat_data_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_208[1]_i_1 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][15]_0 [0]),
        .I2(\src_buf_V_0_reg_208_reg[15] ),
        .I3(\src_buf_V_0_reg_208_reg[15]_0 ),
        .O(grady1_mat_data_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_208[2]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][15]_0 [1]),
        .I2(\src_buf_V_0_reg_208_reg[15] ),
        .I3(\src_buf_V_0_reg_208_reg[15]_0 ),
        .O(grady1_mat_data_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_208[3]_i_1 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][15]_0 [2]),
        .I2(\src_buf_V_0_reg_208_reg[15] ),
        .I3(\src_buf_V_0_reg_208_reg[15]_0 ),
        .O(grady1_mat_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_208[4]_i_1 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][15]_0 [3]),
        .I2(\src_buf_V_0_reg_208_reg[15] ),
        .I3(\src_buf_V_0_reg_208_reg[15]_0 ),
        .O(grady1_mat_data_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_208[5]_i_1 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][15]_0 [4]),
        .I2(\src_buf_V_0_reg_208_reg[15] ),
        .I3(\src_buf_V_0_reg_208_reg[15]_0 ),
        .O(grady1_mat_data_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_208[6]_i_1 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][15]_0 [5]),
        .I2(\src_buf_V_0_reg_208_reg[15] ),
        .I3(\src_buf_V_0_reg_208_reg[15]_0 ),
        .O(grady1_mat_data_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_208[7]_i_1 
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[0][15]_0 [6]),
        .I2(\src_buf_V_0_reg_208_reg[15] ),
        .I3(\src_buf_V_0_reg_208_reg[15]_0 ),
        .O(grady1_mat_data_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_208[8]_i_1 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0][15]_0 [7]),
        .I2(\src_buf_V_0_reg_208_reg[15] ),
        .I3(\src_buf_V_0_reg_208_reg[15]_0 ),
        .O(grady1_mat_data_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_208[9]_i_2 
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[0][15]_0 [8]),
        .I2(\src_buf_V_0_reg_208_reg[15] ),
        .I3(\src_buf_V_0_reg_208_reg[15]_0 ),
        .O(grady1_mat_data_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_V_reg_218[3]_i_5 
       (.I0(\SRL_SIG_reg[1]_25 ),
        .I1(\SRL_SIG_reg[0]_24 ),
        .I2(\src_buf_V_0_reg_208_reg[15] ),
        .I3(\src_buf_V_0_reg_208_reg[15]_0 ),
        .O(gradx1_mat_411_dout));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_81
   (D,
    \trunc_ln_reg_341_reg[0] ,
    \trunc_ln_reg_341_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [13:0]D;
  input \trunc_ln_reg_341_reg[0] ;
  input \trunc_ln_reg_341_reg[0]_0 ;
  input [0:0]E;
  input [13:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:2]\SRL_SIG_reg[0]_42 ;
  wire [15:2]\SRL_SIG_reg[1]_43 ;
  wire ap_clk;
  wire \trunc_ln_reg_341_reg[0] ;
  wire \trunc_ln_reg_341_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_42 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_42 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_42 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_42 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_42 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_42 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_42 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_42 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_42 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_42 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_42 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_42 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_42 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_42 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [10]),
        .Q(\SRL_SIG_reg[1]_43 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [11]),
        .Q(\SRL_SIG_reg[1]_43 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [12]),
        .Q(\SRL_SIG_reg[1]_43 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [13]),
        .Q(\SRL_SIG_reg[1]_43 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [14]),
        .Q(\SRL_SIG_reg[1]_43 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [15]),
        .Q(\SRL_SIG_reg[1]_43 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [2]),
        .Q(\SRL_SIG_reg[1]_43 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [3]),
        .Q(\SRL_SIG_reg[1]_43 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [4]),
        .Q(\SRL_SIG_reg[1]_43 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [5]),
        .Q(\SRL_SIG_reg[1]_43 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [6]),
        .Q(\SRL_SIG_reg[1]_43 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [7]),
        .Q(\SRL_SIG_reg[1]_43 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [8]),
        .Q(\SRL_SIG_reg[1]_43 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_42 [9]),
        .Q(\SRL_SIG_reg[1]_43 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln_reg_341[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_43 [2]),
        .I1(\SRL_SIG_reg[0]_42 [2]),
        .I2(\trunc_ln_reg_341_reg[0] ),
        .I3(\trunc_ln_reg_341_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln_reg_341[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_43 [12]),
        .I1(\SRL_SIG_reg[0]_42 [12]),
        .I2(\trunc_ln_reg_341_reg[0] ),
        .I3(\trunc_ln_reg_341_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln_reg_341[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_43 [13]),
        .I1(\SRL_SIG_reg[0]_42 [13]),
        .I2(\trunc_ln_reg_341_reg[0] ),
        .I3(\trunc_ln_reg_341_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln_reg_341[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_43 [14]),
        .I1(\SRL_SIG_reg[0]_42 [14]),
        .I2(\trunc_ln_reg_341_reg[0] ),
        .I3(\trunc_ln_reg_341_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln_reg_341[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_43 [15]),
        .I1(\SRL_SIG_reg[0]_42 [15]),
        .I2(\trunc_ln_reg_341_reg[0] ),
        .I3(\trunc_ln_reg_341_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln_reg_341[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_43 [3]),
        .I1(\SRL_SIG_reg[0]_42 [3]),
        .I2(\trunc_ln_reg_341_reg[0] ),
        .I3(\trunc_ln_reg_341_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln_reg_341[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_43 [4]),
        .I1(\SRL_SIG_reg[0]_42 [4]),
        .I2(\trunc_ln_reg_341_reg[0] ),
        .I3(\trunc_ln_reg_341_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln_reg_341[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_43 [5]),
        .I1(\SRL_SIG_reg[0]_42 [5]),
        .I2(\trunc_ln_reg_341_reg[0] ),
        .I3(\trunc_ln_reg_341_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln_reg_341[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_43 [6]),
        .I1(\SRL_SIG_reg[0]_42 [6]),
        .I2(\trunc_ln_reg_341_reg[0] ),
        .I3(\trunc_ln_reg_341_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln_reg_341[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_43 [7]),
        .I1(\SRL_SIG_reg[0]_42 [7]),
        .I2(\trunc_ln_reg_341_reg[0] ),
        .I3(\trunc_ln_reg_341_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln_reg_341[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_43 [8]),
        .I1(\SRL_SIG_reg[0]_42 [8]),
        .I2(\trunc_ln_reg_341_reg[0] ),
        .I3(\trunc_ln_reg_341_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln_reg_341[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_43 [9]),
        .I1(\SRL_SIG_reg[0]_42 [9]),
        .I2(\trunc_ln_reg_341_reg[0] ),
        .I3(\trunc_ln_reg_341_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln_reg_341[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_43 [10]),
        .I1(\SRL_SIG_reg[0]_42 [10]),
        .I2(\trunc_ln_reg_341_reg[0] ),
        .I3(\trunc_ln_reg_341_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln_reg_341[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_43 [11]),
        .I1(\SRL_SIG_reg[0]_42 [11]),
        .I2(\trunc_ln_reg_341_reg[0] ),
        .I3(\trunc_ln_reg_341_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_83
   (D,
    \reg_391_reg[0] ,
    \reg_391_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [15:0]D;
  input \reg_391_reg[0] ;
  input \reg_391_reg[0]_0 ;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_36 ;
  wire [15:0]\SRL_SIG_reg[1]_37 ;
  wire ap_clk;
  wire \reg_391_reg[0] ;
  wire \reg_391_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_36 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_36 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_36 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_36 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_36 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [14]),
        .Q(\SRL_SIG_reg[0]_36 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [15]),
        .Q(\SRL_SIG_reg[0]_36 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_36 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_36 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_36 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_36 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_36 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_36 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_36 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_36 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_36 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [0]),
        .Q(\SRL_SIG_reg[1]_37 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [10]),
        .Q(\SRL_SIG_reg[1]_37 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [11]),
        .Q(\SRL_SIG_reg[1]_37 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [12]),
        .Q(\SRL_SIG_reg[1]_37 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [13]),
        .Q(\SRL_SIG_reg[1]_37 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [14]),
        .Q(\SRL_SIG_reg[1]_37 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [15]),
        .Q(\SRL_SIG_reg[1]_37 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [1]),
        .Q(\SRL_SIG_reg[1]_37 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [2]),
        .Q(\SRL_SIG_reg[1]_37 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [3]),
        .Q(\SRL_SIG_reg[1]_37 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [4]),
        .Q(\SRL_SIG_reg[1]_37 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [5]),
        .Q(\SRL_SIG_reg[1]_37 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [6]),
        .Q(\SRL_SIG_reg[1]_37 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [7]),
        .Q(\SRL_SIG_reg[1]_37 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [8]),
        .Q(\SRL_SIG_reg[1]_37 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_36 [9]),
        .Q(\SRL_SIG_reg[1]_37 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [0]),
        .I1(\SRL_SIG_reg[0]_36 [0]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[10]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [10]),
        .I1(\SRL_SIG_reg[0]_36 [10]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[11]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [11]),
        .I1(\SRL_SIG_reg[0]_36 [11]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[12]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [12]),
        .I1(\SRL_SIG_reg[0]_36 [12]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[13]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [13]),
        .I1(\SRL_SIG_reg[0]_36 [13]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[14]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [14]),
        .I1(\SRL_SIG_reg[0]_36 [14]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[15]_i_2__1 
       (.I0(\SRL_SIG_reg[1]_37 [15]),
        .I1(\SRL_SIG_reg[0]_36 [15]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [1]),
        .I1(\SRL_SIG_reg[0]_36 [1]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[2]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [2]),
        .I1(\SRL_SIG_reg[0]_36 [2]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[3]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [3]),
        .I1(\SRL_SIG_reg[0]_36 [3]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[4]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [4]),
        .I1(\SRL_SIG_reg[0]_36 [4]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[5]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [5]),
        .I1(\SRL_SIG_reg[0]_36 [5]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[6]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [6]),
        .I1(\SRL_SIG_reg[0]_36 [6]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [7]),
        .I1(\SRL_SIG_reg[0]_36 [7]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [8]),
        .I1(\SRL_SIG_reg[0]_36 [8]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_37 [9]),
        .I1(\SRL_SIG_reg[0]_36 [9]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_85
   (if_din,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    E,
    D,
    ap_clk);
  output [10:0]if_din;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [0:0]E;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [15:0]\SRL_SIG_reg[0]_8 ;
  wire [10:0]\SRL_SIG_reg[1]_9 ;
  wire ap_clk;
  wire [10:0]if_din;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [0]),
        .I1(\SRL_SIG_reg[0]_8 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_2__1 
       (.I0(\SRL_SIG_reg[1]_9 [10]),
        .I1(\SRL_SIG_reg[0]_8 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [1]),
        .I1(\SRL_SIG_reg[0]_8 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [2]),
        .I1(\SRL_SIG_reg[0]_8 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [3]),
        .I1(\SRL_SIG_reg[0]_8 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [4]),
        .I1(\SRL_SIG_reg[0]_8 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [5]),
        .I1(\SRL_SIG_reg[0]_8 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(\SRL_SIG_reg[1]_9 [6]),
        .I1(\SRL_SIG_reg[0]_8 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_9 [7]),
        .I1(\SRL_SIG_reg[0]_8 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_9 [8]),
        .I1(\SRL_SIG_reg[0]_8 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_9 [9]),
        .I1(\SRL_SIG_reg[0]_8 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(if_din[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_8 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_8 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_8 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_8 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_8 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_8 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_8 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_8 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_8 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_8 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_8 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [0]),
        .Q(\SRL_SIG_reg[1]_9 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [15]),
        .Q(\SRL_SIG_reg[1]_9 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [1]),
        .Q(\SRL_SIG_reg[1]_9 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [2]),
        .Q(\SRL_SIG_reg[1]_9 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [3]),
        .Q(\SRL_SIG_reg[1]_9 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [4]),
        .Q(\SRL_SIG_reg[1]_9 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [5]),
        .Q(\SRL_SIG_reg[1]_9 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [6]),
        .Q(\SRL_SIG_reg[1]_9 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [7]),
        .Q(\SRL_SIG_reg[1]_9 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [8]),
        .Q(\SRL_SIG_reg[1]_9 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_8 [9]),
        .Q(\SRL_SIG_reg[1]_9 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_87
   (D,
    \reg_391_reg[0] ,
    \reg_391_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [15:0]D;
  input \reg_391_reg[0] ;
  input \reg_391_reg[0]_0 ;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_32 ;
  wire [15:0]\SRL_SIG_reg[1]_33 ;
  wire ap_clk;
  wire \reg_391_reg[0] ;
  wire \reg_391_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_32 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_32 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_32 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_32 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_32 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [14]),
        .Q(\SRL_SIG_reg[0]_32 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [15]),
        .Q(\SRL_SIG_reg[0]_32 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_32 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_32 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_32 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_32 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_32 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_32 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_32 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_32 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_32 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [0]),
        .Q(\SRL_SIG_reg[1]_33 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [10]),
        .Q(\SRL_SIG_reg[1]_33 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [11]),
        .Q(\SRL_SIG_reg[1]_33 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [12]),
        .Q(\SRL_SIG_reg[1]_33 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [13]),
        .Q(\SRL_SIG_reg[1]_33 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [14]),
        .Q(\SRL_SIG_reg[1]_33 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [15]),
        .Q(\SRL_SIG_reg[1]_33 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [1]),
        .Q(\SRL_SIG_reg[1]_33 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [2]),
        .Q(\SRL_SIG_reg[1]_33 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [3]),
        .Q(\SRL_SIG_reg[1]_33 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [4]),
        .Q(\SRL_SIG_reg[1]_33 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [5]),
        .Q(\SRL_SIG_reg[1]_33 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [6]),
        .Q(\SRL_SIG_reg[1]_33 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [7]),
        .Q(\SRL_SIG_reg[1]_33 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [8]),
        .Q(\SRL_SIG_reg[1]_33 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_32 [9]),
        .Q(\SRL_SIG_reg[1]_33 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [0]),
        .I1(\SRL_SIG_reg[0]_32 [0]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [10]),
        .I1(\SRL_SIG_reg[0]_32 [10]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [11]),
        .I1(\SRL_SIG_reg[0]_32 [11]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [12]),
        .I1(\SRL_SIG_reg[0]_32 [12]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [13]),
        .I1(\SRL_SIG_reg[0]_32 [13]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [14]),
        .I1(\SRL_SIG_reg[0]_32 [14]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_33 [15]),
        .I1(\SRL_SIG_reg[0]_32 [15]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [1]),
        .I1(\SRL_SIG_reg[0]_32 [1]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [2]),
        .I1(\SRL_SIG_reg[0]_32 [2]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [3]),
        .I1(\SRL_SIG_reg[0]_32 [3]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [4]),
        .I1(\SRL_SIG_reg[0]_32 [4]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [5]),
        .I1(\SRL_SIG_reg[0]_32 [5]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [6]),
        .I1(\SRL_SIG_reg[0]_32 [6]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [7]),
        .I1(\SRL_SIG_reg[0]_32 [7]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [8]),
        .I1(\SRL_SIG_reg[0]_32 [8]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \reg_391[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_33 [9]),
        .I1(\SRL_SIG_reg[0]_32 [9]),
        .I2(\reg_391_reg[0] ),
        .I3(\reg_391_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_89
   (S,
    B,
    \SRL_SIG_reg[1][14]_0 ,
    Q,
    A,
    p_reg_reg,
    p_reg_reg_0,
    E,
    D,
    ap_clk);
  output [0:0]S;
  output [13:0]B;
  output [12:0]\SRL_SIG_reg[1][14]_0 ;
  output [12:0]Q;
  input [0:0]A;
  input p_reg_reg;
  input p_reg_reg_0;
  input [0:0]E;
  input [13:0]D;
  input ap_clk;

  wire [0:0]A;
  wire [13:0]B;
  wire [13:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire [0:0]S;
  wire [15:15]\SRL_SIG_reg[0]_38 ;
  wire [12:0]\SRL_SIG_reg[1][14]_0 ;
  wire [15:15]\SRL_SIG_reg[1]_39 ;
  wire ap_clk;
  wire p_reg_reg;
  wire p_reg_reg_0;

  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_38 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[1][14]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[1][14]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[1][14]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[1][14]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[1][14]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_38 ),
        .Q(\SRL_SIG_reg[1]_39 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[1][14]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[1][14]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[1][14]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[1][14]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[1][14]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[1][14]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[1][14]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[1][14]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_10__0
       (.I0(\SRL_SIG_reg[1][14]_0 [4]),
        .I1(Q[4]),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_11__0
       (.I0(\SRL_SIG_reg[1][14]_0 [3]),
        .I1(Q[3]),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_12__0
       (.I0(\SRL_SIG_reg[1][14]_0 [2]),
        .I1(Q[2]),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_13__0
       (.I0(\SRL_SIG_reg[1][14]_0 [1]),
        .I1(Q[1]),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_14__0
       (.I0(\SRL_SIG_reg[1][14]_0 [0]),
        .I1(Q[0]),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_1__2
       (.I0(\SRL_SIG_reg[1]_39 ),
        .I1(\SRL_SIG_reg[0]_38 ),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg),
        .O(B[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_2__0
       (.I0(\SRL_SIG_reg[1][14]_0 [12]),
        .I1(Q[12]),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg),
        .O(B[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_3__0
       (.I0(\SRL_SIG_reg[1][14]_0 [11]),
        .I1(Q[11]),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg),
        .O(B[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_4__0
       (.I0(\SRL_SIG_reg[1][14]_0 [10]),
        .I1(Q[10]),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_5__0
       (.I0(\SRL_SIG_reg[1][14]_0 [9]),
        .I1(Q[9]),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_6__0
       (.I0(\SRL_SIG_reg[1][14]_0 [8]),
        .I1(Q[8]),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg),
        .O(B[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_7__0
       (.I0(\SRL_SIG_reg[1][14]_0 [7]),
        .I1(Q[7]),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_8__0
       (.I0(\SRL_SIG_reg[1][14]_0 [6]),
        .I1(Q[6]),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_9__0
       (.I0(\SRL_SIG_reg[1][14]_0 [5]),
        .I1(Q[5]),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg),
        .O(B[5]));
  LUT5 #(
    .INIT(32'h559A65AA)) 
    ret_14_reg_378_reg_i_9
       (.I0(A),
        .I1(p_reg_reg),
        .I2(p_reg_reg_0),
        .I3(\SRL_SIG_reg[0]_38 ),
        .I4(\SRL_SIG_reg[1]_39 ),
        .O(S));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_90
   (gradx2_mat_413_dout,
    p_reg_reg,
    p_reg_reg_0,
    E,
    if_din,
    ap_clk);
  output [10:0]gradx2_mat_413_dout;
  input p_reg_reg;
  input p_reg_reg_0;
  input [0:0]E;
  input [10:0]if_din;
  input ap_clk;

  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0]_14 ;
  wire [10:0]\SRL_SIG_reg[1]_15 ;
  wire ap_clk;
  wire [10:0]gradx2_mat_413_dout;
  wire [10:0]if_din;
  wire p_reg_reg;
  wire p_reg_reg_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_14 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_14 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_14 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_14 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_14 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_14 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_14 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_14 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_14 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_14 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_14 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [0]),
        .Q(\SRL_SIG_reg[1]_15 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [15]),
        .Q(\SRL_SIG_reg[1]_15 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [1]),
        .Q(\SRL_SIG_reg[1]_15 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [2]),
        .Q(\SRL_SIG_reg[1]_15 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [3]),
        .Q(\SRL_SIG_reg[1]_15 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [4]),
        .Q(\SRL_SIG_reg[1]_15 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [5]),
        .Q(\SRL_SIG_reg[1]_15 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [6]),
        .Q(\SRL_SIG_reg[1]_15 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [7]),
        .Q(\SRL_SIG_reg[1]_15 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [8]),
        .Q(\SRL_SIG_reg[1]_15 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_14 [9]),
        .Q(\SRL_SIG_reg[1]_15 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_10
       (.I0(\SRL_SIG_reg[1]_15 [2]),
        .I1(\SRL_SIG_reg[0]_14 [2]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(gradx2_mat_413_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_11
       (.I0(\SRL_SIG_reg[1]_15 [1]),
        .I1(\SRL_SIG_reg[0]_14 [1]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(gradx2_mat_413_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_12
       (.I0(\SRL_SIG_reg[1]_15 [0]),
        .I1(\SRL_SIG_reg[0]_14 [0]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(gradx2_mat_413_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_2
       (.I0(\SRL_SIG_reg[1]_15 [10]),
        .I1(\SRL_SIG_reg[0]_14 [15]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(gradx2_mat_413_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_3
       (.I0(\SRL_SIG_reg[1]_15 [9]),
        .I1(\SRL_SIG_reg[0]_14 [9]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(gradx2_mat_413_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_4
       (.I0(\SRL_SIG_reg[1]_15 [8]),
        .I1(\SRL_SIG_reg[0]_14 [8]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(gradx2_mat_413_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_5
       (.I0(\SRL_SIG_reg[1]_15 [7]),
        .I1(\SRL_SIG_reg[0]_14 [7]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(gradx2_mat_413_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_6
       (.I0(\SRL_SIG_reg[1]_15 [6]),
        .I1(\SRL_SIG_reg[0]_14 [6]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(gradx2_mat_413_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_7
       (.I0(\SRL_SIG_reg[1]_15 [5]),
        .I1(\SRL_SIG_reg[0]_14 [5]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(gradx2_mat_413_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_8
       (.I0(\SRL_SIG_reg[1]_15 [4]),
        .I1(\SRL_SIG_reg[0]_14 [4]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(gradx2_mat_413_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_reg_reg_i_9
       (.I0(\SRL_SIG_reg[1]_15 [3]),
        .I1(\SRL_SIG_reg[0]_14 [3]),
        .I2(p_reg_reg),
        .I3(p_reg_reg_0),
        .O(gradx2_mat_413_dout[3]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_shiftReg_91
   (gradx1_mat_data_dout,
    Q,
    \SRL_SIG_reg[0][15]_0 ,
    gradx1_mat_411_dout,
    \src_buf_V_0_reg_230_reg[15] ,
    \src_buf_V_0_reg_230_reg[15]_0 ,
    E,
    D,
    ap_clk);
  output [10:0]gradx1_mat_data_dout;
  output [9:0]Q;
  output [9:0]\SRL_SIG_reg[0][15]_0 ;
  output [0:0]gradx1_mat_411_dout;
  input \src_buf_V_0_reg_230_reg[15] ;
  input \src_buf_V_0_reg_230_reg[15]_0 ;
  input [0:0]E;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [9:0]\SRL_SIG_reg[0][15]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_12 ;
  wire [0:0]\SRL_SIG_reg[1]_13 ;
  wire ap_clk;
  wire [0:0]gradx1_mat_411_dout;
  wire [10:0]gradx1_mat_data_dout;
  wire \src_buf_V_0_reg_230_reg[15] ;
  wire \src_buf_V_0_reg_230_reg[15]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_12 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0][15]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][15]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][15]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][15]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][15]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][15]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][15]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][15]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0][15]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0][15]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_12 ),
        .Q(\SRL_SIG_reg[1]_13 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_230[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 ),
        .I1(\SRL_SIG_reg[0]_12 ),
        .I2(\src_buf_V_0_reg_230_reg[15] ),
        .I3(\src_buf_V_0_reg_230_reg[15]_0 ),
        .O(gradx1_mat_data_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_230[15]_i_1 
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[0][15]_0 [9]),
        .I2(\src_buf_V_0_reg_230_reg[15] ),
        .I3(\src_buf_V_0_reg_230_reg[15]_0 ),
        .O(gradx1_mat_data_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_230[1]_i_1 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][15]_0 [0]),
        .I2(\src_buf_V_0_reg_230_reg[15] ),
        .I3(\src_buf_V_0_reg_230_reg[15]_0 ),
        .O(gradx1_mat_data_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_230[2]_i_1 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][15]_0 [1]),
        .I2(\src_buf_V_0_reg_230_reg[15] ),
        .I3(\src_buf_V_0_reg_230_reg[15]_0 ),
        .O(gradx1_mat_data_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_230[3]_i_1 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][15]_0 [2]),
        .I2(\src_buf_V_0_reg_230_reg[15] ),
        .I3(\src_buf_V_0_reg_230_reg[15]_0 ),
        .O(gradx1_mat_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_230[4]_i_1 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][15]_0 [3]),
        .I2(\src_buf_V_0_reg_230_reg[15] ),
        .I3(\src_buf_V_0_reg_230_reg[15]_0 ),
        .O(gradx1_mat_data_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_230[5]_i_1 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][15]_0 [4]),
        .I2(\src_buf_V_0_reg_230_reg[15] ),
        .I3(\src_buf_V_0_reg_230_reg[15]_0 ),
        .O(gradx1_mat_data_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_230[6]_i_1 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][15]_0 [5]),
        .I2(\src_buf_V_0_reg_230_reg[15] ),
        .I3(\src_buf_V_0_reg_230_reg[15]_0 ),
        .O(gradx1_mat_data_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_230[7]_i_1 
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[0][15]_0 [6]),
        .I2(\src_buf_V_0_reg_230_reg[15] ),
        .I3(\src_buf_V_0_reg_230_reg[15]_0 ),
        .O(gradx1_mat_data_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_230[8]_i_1 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0][15]_0 [7]),
        .I2(\src_buf_V_0_reg_230_reg[15] ),
        .I3(\src_buf_V_0_reg_230_reg[15]_0 ),
        .O(gradx1_mat_data_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \src_buf_V_0_reg_230[9]_i_2 
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[0][15]_0 [8]),
        .I2(\src_buf_V_0_reg_230_reg[15] ),
        .I3(\src_buf_V_0_reg_230_reg[15]_0 ),
        .O(gradx1_mat_data_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \val_V_reg_240[3]_i_5 
       (.I0(\SRL_SIG_reg[1]_13 ),
        .I1(\SRL_SIG_reg[0]_12 ),
        .I2(\src_buf_V_0_reg_230_reg[15] ),
        .I3(\src_buf_V_0_reg_230_reg[15]_0 ),
        .O(gradx1_mat_411_dout));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d3_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d3_S
   (internal_empty_n_reg_0,
    internal_full_n_reg_0,
    out,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_empty_n4_out,
    threshold_c_full_n,
    img_out_cols_c_full_n,
    img_out_rows_c_full_n,
    img_in_rows_c_full_n,
    img_in_cols_c_full_n,
    img_in_cols_c10_empty_n,
    threshold_c_empty_n,
    img_in_rows_c9_empty_n,
    internal_full_n_reg_1,
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start,
    in,
    SS,
    E);
  output internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  output [15:0]out;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_empty_n4_out;
  input threshold_c_full_n;
  input img_out_cols_c_full_n;
  input img_out_rows_c_full_n;
  input img_in_rows_c_full_n;
  input img_in_cols_c_full_n;
  input img_in_cols_c10_empty_n;
  input threshold_c_empty_n;
  input img_in_rows_c9_empty_n;
  input [0:0]internal_full_n_reg_1;
  input cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  input [15:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  wire img_in_cols_c10_empty_n;
  wire img_in_cols_c_full_n;
  wire img_in_rows_c9_empty_n;
  wire img_in_rows_c_full_n;
  wire img_out_cols_c_full_n;
  wire img_out_rows_c_full_n;
  wire [15:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__62_n_3;
  wire internal_empty_n_i_3_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__63_n_3;
  wire internal_full_n_reg_0;
  wire [0:0]internal_full_n_reg_1;
  wire k_c_empty_n;
  wire k_c_full_n;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__40_n_3 ;
  wire \mOutPtr[1]_i_1__39_n_3 ;
  wire \mOutPtr[2]_i_1__6_n_3 ;
  wire [15:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire threshold_c_empty_n;
  wire threshold_c_full_n;

  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \SRL_SIG[0][31]_i_2 
       (.I0(k_c_full_n),
        .I1(threshold_c_full_n),
        .I2(img_out_cols_c_full_n),
        .I3(img_out_rows_c_full_n),
        .I4(img_in_rows_c_full_n),
        .I5(img_in_cols_c_full_n),
        .O(internal_full_n_reg_0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d3_S_shiftReg_7 U_cornerHarris_accel_fifo_w16_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_3__6 
       (.I0(k_c_empty_n),
        .I1(img_in_cols_c10_empty_n),
        .I2(threshold_c_empty_n),
        .I3(img_in_rows_c9_empty_n),
        .I4(internal_full_n_reg_1),
        .I5(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    internal_empty_n_i_1__62
       (.I0(internal_empty_n4_out),
        .I1(k_c_empty_n),
        .I2(ap_rst_n),
        .I3(mOutPtr[0]),
        .I4(internal_empty_n_i_3_n_3),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__62_n_3));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_3
       (.I0(mOutPtr[1]),
        .I1(shiftReg_ce),
        .I2(internal_empty_n_reg_0),
        .O(internal_empty_n_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__62_n_3),
        .Q(k_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__63
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(k_c_full_n),
        .I3(ap_rst_n),
        .I4(internal_empty_n_reg_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__63_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__63_n_3),
        .Q(k_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__40 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__40_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \mOutPtr[1]_i_1__39 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__39_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'h59AAAAA6)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr[2]),
        .I1(internal_empty_n_reg_0),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__6_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__40_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__39_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__6_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d3_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d3_S_5
   (threshold_c_full_n,
    threshold_c_empty_n,
    out,
    ap_clk,
    internal_empty_n_reg_0,
    shiftReg_ce,
    ap_rst_n,
    in,
    SS,
    E);
  output threshold_c_full_n;
  output threshold_c_empty_n;
  output [15:0]out;
  input ap_clk;
  input internal_empty_n_reg_0;
  input shiftReg_ce;
  input ap_rst_n;
  input [15:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]in;
  wire internal_empty_n_i_1__61_n_3;
  wire internal_empty_n_i_2__25_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__62_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__39_n_3 ;
  wire \mOutPtr[1]_i_1__40_n_3 ;
  wire \mOutPtr[2]_i_2__12_n_3 ;
  wire [15:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire threshold_c_empty_n;
  wire threshold_c_full_n;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d3_S_shiftReg U_cornerHarris_accel_fifo_w16_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__61
       (.I0(internal_empty_n_i_2__25_n_3),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(threshold_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__61_n_3));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    internal_empty_n_i_2__25
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .O(internal_empty_n_i_2__25_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__61_n_3),
        .Q(threshold_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__62
       (.I0(shiftReg_addr),
        .I1(mOutPtr[1]),
        .I2(threshold_c_full_n),
        .I3(ap_rst_n),
        .I4(internal_empty_n_reg_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__62_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__62_n_3),
        .Q(threshold_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__39 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__39_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \mOutPtr[1]_i_1__40 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__40_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'h66A6AA9A)) 
    \mOutPtr[2]_i_2__12 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__12_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__39_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__40_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__12_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d3_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d3_S_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [15:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [15:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]in;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [15:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__5 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d3_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d3_S_shiftReg_7
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [15:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [15:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [15:0]in;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [15:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1__6 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2__6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\k_c_U/U_cornerHarris_accel_fifo_w16_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d6_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d6_S
   (out,
    k_c_full_n,
    k_c_empty_n,
    tmp_product,
    ap_clk,
    SS,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read,
    ap_rst_n);
  output [15:0]out;
  output k_c_full_n;
  output k_c_empty_n;
  input [15:0]tmp_product;
  input ap_clk;
  input [0:0]SS;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;
  input ap_rst_n;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire internal_empty_n;
  wire internal_empty_n_i_1__4_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__4_n_3;
  wire k_c_empty_n;
  wire k_c_full_n;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_1__35_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire \mOutPtr[3]_i_1__0_n_3 ;
  wire \mOutPtr[3]_i_2__0_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire [15:0]tmp_product;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d6_S_shiftReg U_cornerHarris_accel_fifo_w16_d6_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .out(out),
        .tmp_product(k_c_full_n),
        .tmp_product_0(tmp_product));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(k_c_full_n),
        .I2(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I3(k_c_empty_n),
        .I4(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_3),
        .Q(k_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I3(k_c_empty_n),
        .I4(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I5(k_c_full_n),
        .O(internal_full_n_i_1__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_3),
        .Q(k_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__35 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__35_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__0 
       (.I0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I1(k_c_full_n),
        .I2(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I3(k_c_empty_n),
        .O(\mOutPtr[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_3 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__1 
       (.I0(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I1(k_c_empty_n),
        .I2(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I3(k_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[1]_i_1__35_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[2]_i_1__0_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_3 ),
        .D(\mOutPtr[3]_i_2__0_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d6_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d6_S_shiftReg
   (out,
    tmp_product,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    Q,
    tmp_product_0,
    ap_clk);
  output [15:0]out;
  input tmp_product;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input [3:0]Q;
  input [15:0]tmp_product_0;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire tmp_product;
  wire [15:0]tmp_product_0;

  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(tmp_product),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/k_c_U/U_cornerHarris_accel_fifo_w16_d6_S_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(tmp_product_0[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d7_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d7_S
   (SR,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    out,
    p_threshold_c_full_n,
    Q,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start,
    start_once_reg,
    start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n,
    img_height_c39_empty_n,
    img_width_c42_full_n,
    img_height_c41_full_n,
    img_width_c40_empty_n,
    \zext_ln161_reg_188_reg[15] ,
    ap_clk,
    SS,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    ap_rst_n);
  output [0:0]SR;
  output xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output [15:0]out;
  output p_threshold_c_full_n;
  input [1:0]Q;
  input xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start;
  input start_once_reg;
  input start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n;
  input img_height_c39_empty_n;
  input img_width_c42_full_n;
  input img_height_c41_full_n;
  input img_width_c40_empty_n;
  input [15:0]\zext_ln161_reg_188_reg[15] ;
  input ap_clk;
  input [0:0]SS;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input ap_rst_n;

  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[1]_i_3__5_n_3 ;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire img_height_c39_empty_n;
  wire img_height_c41_full_n;
  wire img_width_c40_empty_n;
  wire img_width_c42_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__3_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__36_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[3]_i_1_n_3 ;
  wire \mOutPtr[3]_i_2_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;
  wire p_threshold_c_empty_n;
  wire p_threshold_c_full_n;
  wire start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n;
  wire start_once_reg;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;
  wire [15:0]\zext_ln161_reg_188_reg[15] ;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d7_S_shiftReg U_cornerHarris_accel_fifo_w16_d7_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .out(out),
        .\zext_ln161_reg_188_reg[0] (p_threshold_c_full_n),
        .\zext_ln161_reg_188_reg[15] (\zext_ln161_reg_188_reg[15] ));
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_fsm[1]_i_2__11 
       (.I0(\ap_CS_fsm[1]_i_3__5_n_3 ),
        .I1(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n),
        .O(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_3__5 
       (.I0(p_threshold_c_empty_n),
        .I1(img_height_c39_empty_n),
        .I2(Q[0]),
        .I3(img_width_c42_full_n),
        .I4(img_height_c41_full_n),
        .I5(img_width_c40_empty_n),
        .O(\ap_CS_fsm[1]_i_3__5_n_3 ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_threshold_c_full_n),
        .I2(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I3(p_threshold_c_empty_n),
        .I4(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__11
       (.I0(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I1(img_height_c41_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__12
       (.I0(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I1(img_width_c42_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__1__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_3),
        .Q(p_threshold_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I3(p_threshold_c_empty_n),
        .I4(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I5(p_threshold_c_full_n),
        .O(internal_full_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_3),
        .Q(p_threshold_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__36 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__36_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1 
       (.I0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I1(p_threshold_c_full_n),
        .I2(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I3(p_threshold_c_empty_n),
        .O(\mOutPtr[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_3__0 
       (.I0(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I1(p_threshold_c_empty_n),
        .I2(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I3(p_threshold_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[1]_i_1__36_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_3 ),
        .D(\mOutPtr[3]_i_2_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \row_reg_111[10]_i_1 
       (.I0(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I1(Q[1]),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w16_d7_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d7_S_shiftReg
   (out,
    \zext_ln161_reg_188_reg[0] ,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    Q,
    \zext_ln161_reg_188_reg[15] ,
    ap_clk);
  output [15:0]out;
  input \zext_ln161_reg_188_reg[0] ;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input [3:0]Q;
  input [15:0]\zext_ln161_reg_188_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \zext_ln161_reg_188_reg[0] ;
  wire [15:0]\zext_ln161_reg_188_reg[15] ;

  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[6][0]_srl7_i_1 
       (.I0(\zext_ln161_reg_188_reg[0] ),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/p_threshold_c_U/U_cornerHarris_accel_fifo_w16_d7_S_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\zext_ln161_reg_188_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S
   (score_data_full_n,
    score_data_empty_n,
    score_data_dout,
    ap_clk,
    ap_rst_n,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read,
    \mOutPtr_reg[0]_0 ,
    SS,
    E,
    Q);
  output score_data_full_n;
  output score_data_empty_n;
  output [30:0]score_data_dout;
  input ap_clk;
  input ap_rst_n;
  input xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;
  input [0:0]E;
  input [30:0]Q;

  wire [0:0]E;
  wire [30:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__23_n_3;
  wire internal_full_n;
  wire internal_full_n_i_1__23_n_3;
  wire \mOutPtr[0]_i_1__23_n_3 ;
  wire \mOutPtr[1]_i_1__21_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire [30:0]score_data_dout;
  wire score_data_empty_n;
  wire score_data_full_n;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_shiftReg_57 U_cornerHarris_accel_fifo_w32_d2_S_ram
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .score_data_dout(score_data_dout),
        .\tmp_V_reg_211_reg[0] (\mOutPtr_reg_n_3_[0] ),
        .\tmp_V_reg_211_reg[0]_0 (\mOutPtr_reg_n_3_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__23
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(score_data_empty_n),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__23_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_3),
        .Q(score_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__23
       (.I0(internal_full_n),
        .I1(score_data_full_n),
        .I2(ap_rst_n),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read),
        .I4(score_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__23_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__11
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_3),
        .Q(score_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__23 
       (.I0(score_data_empty_n),
        .I1(xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__21 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read),
        .I3(score_data_empty_n),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__21_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__23_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__21_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_47
   (\mOutPtr_reg[0]_0 ,
    thresh_data_full_n,
    thresh_data_empty_n,
    D,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    E,
    Q);
  output \mOutPtr_reg[0]_0 ;
  output thresh_data_full_n;
  output thresh_data_empty_n;
  output [30:0]D;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [0:0]E;
  input [30:0]Q;

  wire [30:0]D;
  wire [0:0]E;
  wire [30:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__26_n_3;
  wire internal_full_n_i_1__26_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__24_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire thresh_data_empty_n;
  wire thresh_data_full_n;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_shiftReg U_cornerHarris_accel_fifo_w32_d2_S_ram
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .\tmp_V_reg_737_reg[0] (\mOutPtr_reg_n_3_[1] ),
        .\tmp_V_reg_737_reg[30] (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__26
       (.I0(thresh_data_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__26_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_3),
        .Q(thresh_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__26
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(thresh_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__26_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_3),
        .Q(thresh_data_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__24 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__24_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__24_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_shiftReg
   (D,
    \tmp_V_reg_737_reg[30] ,
    \tmp_V_reg_737_reg[0] ,
    E,
    Q,
    ap_clk);
  output [30:0]D;
  input \tmp_V_reg_737_reg[30] ;
  input \tmp_V_reg_737_reg[0] ;
  input [0:0]E;
  input [30:0]Q;
  input ap_clk;

  wire [30:0]D;
  wire [0:0]E;
  wire [30:0]Q;
  wire [30:0]\SRL_SIG_reg[0]_50 ;
  wire [30:0]\SRL_SIG_reg[1]_51 ;
  wire ap_clk;
  wire \tmp_V_reg_737_reg[0] ;
  wire \tmp_V_reg_737_reg[30] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_50 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_50 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_50 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_50 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_50 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_50 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_50 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_50 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_50 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_50 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_50 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_50 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_50 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_50 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_50 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_50 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[0]_50 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[0]_50 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[0]_50 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[0]_50 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[0]_50 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[0]_50 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_50 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[0]_50 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_50 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_50 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_50 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_50 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_50 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_50 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_50 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [0]),
        .Q(\SRL_SIG_reg[1]_51 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [10]),
        .Q(\SRL_SIG_reg[1]_51 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [11]),
        .Q(\SRL_SIG_reg[1]_51 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [12]),
        .Q(\SRL_SIG_reg[1]_51 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [13]),
        .Q(\SRL_SIG_reg[1]_51 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [14]),
        .Q(\SRL_SIG_reg[1]_51 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [15]),
        .Q(\SRL_SIG_reg[1]_51 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [16]),
        .Q(\SRL_SIG_reg[1]_51 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [17]),
        .Q(\SRL_SIG_reg[1]_51 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [18]),
        .Q(\SRL_SIG_reg[1]_51 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [19]),
        .Q(\SRL_SIG_reg[1]_51 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [1]),
        .Q(\SRL_SIG_reg[1]_51 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [20]),
        .Q(\SRL_SIG_reg[1]_51 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [21]),
        .Q(\SRL_SIG_reg[1]_51 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [22]),
        .Q(\SRL_SIG_reg[1]_51 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [23]),
        .Q(\SRL_SIG_reg[1]_51 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [24]),
        .Q(\SRL_SIG_reg[1]_51 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [25]),
        .Q(\SRL_SIG_reg[1]_51 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [26]),
        .Q(\SRL_SIG_reg[1]_51 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [27]),
        .Q(\SRL_SIG_reg[1]_51 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [28]),
        .Q(\SRL_SIG_reg[1]_51 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [29]),
        .Q(\SRL_SIG_reg[1]_51 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [2]),
        .Q(\SRL_SIG_reg[1]_51 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [30]),
        .Q(\SRL_SIG_reg[1]_51 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [3]),
        .Q(\SRL_SIG_reg[1]_51 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [4]),
        .Q(\SRL_SIG_reg[1]_51 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [5]),
        .Q(\SRL_SIG_reg[1]_51 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [6]),
        .Q(\SRL_SIG_reg[1]_51 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [7]),
        .Q(\SRL_SIG_reg[1]_51 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [8]),
        .Q(\SRL_SIG_reg[1]_51 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_50 [9]),
        .Q(\SRL_SIG_reg[1]_51 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [0]),
        .I1(\SRL_SIG_reg[0]_50 [0]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [10]),
        .I1(\SRL_SIG_reg[0]_50 [10]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [11]),
        .I1(\SRL_SIG_reg[0]_50 [11]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [12]),
        .I1(\SRL_SIG_reg[0]_50 [12]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [13]),
        .I1(\SRL_SIG_reg[0]_50 [13]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [14]),
        .I1(\SRL_SIG_reg[0]_50 [14]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [15]),
        .I1(\SRL_SIG_reg[0]_50 [15]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [16]),
        .I1(\SRL_SIG_reg[0]_50 [16]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [17]),
        .I1(\SRL_SIG_reg[0]_50 [17]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [18]),
        .I1(\SRL_SIG_reg[0]_50 [18]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [19]),
        .I1(\SRL_SIG_reg[0]_50 [19]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [1]),
        .I1(\SRL_SIG_reg[0]_50 [1]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [20]),
        .I1(\SRL_SIG_reg[0]_50 [20]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [21]),
        .I1(\SRL_SIG_reg[0]_50 [21]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [22]),
        .I1(\SRL_SIG_reg[0]_50 [22]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [23]),
        .I1(\SRL_SIG_reg[0]_50 [23]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [24]),
        .I1(\SRL_SIG_reg[0]_50 [24]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [25]),
        .I1(\SRL_SIG_reg[0]_50 [25]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [26]),
        .I1(\SRL_SIG_reg[0]_50 [26]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [27]),
        .I1(\SRL_SIG_reg[0]_50 [27]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [28]),
        .I1(\SRL_SIG_reg[0]_50 [28]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [29]),
        .I1(\SRL_SIG_reg[0]_50 [29]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [2]),
        .I1(\SRL_SIG_reg[0]_50 [2]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[30]_i_2 
       (.I0(\SRL_SIG_reg[1]_51 [30]),
        .I1(\SRL_SIG_reg[0]_50 [30]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [3]),
        .I1(\SRL_SIG_reg[0]_50 [3]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [4]),
        .I1(\SRL_SIG_reg[0]_50 [4]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [5]),
        .I1(\SRL_SIG_reg[0]_50 [5]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [6]),
        .I1(\SRL_SIG_reg[0]_50 [6]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [7]),
        .I1(\SRL_SIG_reg[0]_50 [7]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [8]),
        .I1(\SRL_SIG_reg[0]_50 [8]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_737[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_51 [9]),
        .I1(\SRL_SIG_reg[0]_50 [9]),
        .I2(\tmp_V_reg_737_reg[30] ),
        .I3(\tmp_V_reg_737_reg[0] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_shiftReg_57
   (score_data_dout,
    \tmp_V_reg_211_reg[0] ,
    \tmp_V_reg_211_reg[0]_0 ,
    E,
    Q,
    ap_clk);
  output [30:0]score_data_dout;
  input \tmp_V_reg_211_reg[0] ;
  input \tmp_V_reg_211_reg[0]_0 ;
  input [0:0]E;
  input [30:0]Q;
  input ap_clk;

  wire [0:0]E;
  wire [30:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_44 ;
  wire [30:0]\SRL_SIG_reg[1]_45 ;
  wire ap_clk;
  wire [30:0]score_data_dout;
  wire \tmp_V_reg_211_reg[0] ;
  wire \tmp_V_reg_211_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_44 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_44 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_44 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_44 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_44 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_44 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_44 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_44 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_44 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_44 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_44 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_44 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_44 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_44 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_44 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_44 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[0]_44 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[0]_44 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[0]_44 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[0]_44 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[0]_44 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[0]_44 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_44 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[0]_44 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_44 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_44 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_44 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_44 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_44 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_44 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_44 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [0]),
        .Q(\SRL_SIG_reg[1]_45 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [10]),
        .Q(\SRL_SIG_reg[1]_45 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [11]),
        .Q(\SRL_SIG_reg[1]_45 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [12]),
        .Q(\SRL_SIG_reg[1]_45 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [13]),
        .Q(\SRL_SIG_reg[1]_45 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [14]),
        .Q(\SRL_SIG_reg[1]_45 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [15]),
        .Q(\SRL_SIG_reg[1]_45 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [16]),
        .Q(\SRL_SIG_reg[1]_45 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [17]),
        .Q(\SRL_SIG_reg[1]_45 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [18]),
        .Q(\SRL_SIG_reg[1]_45 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [19]),
        .Q(\SRL_SIG_reg[1]_45 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [1]),
        .Q(\SRL_SIG_reg[1]_45 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [20]),
        .Q(\SRL_SIG_reg[1]_45 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [21]),
        .Q(\SRL_SIG_reg[1]_45 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [22]),
        .Q(\SRL_SIG_reg[1]_45 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [23]),
        .Q(\SRL_SIG_reg[1]_45 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [24]),
        .Q(\SRL_SIG_reg[1]_45 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [25]),
        .Q(\SRL_SIG_reg[1]_45 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [26]),
        .Q(\SRL_SIG_reg[1]_45 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [27]),
        .Q(\SRL_SIG_reg[1]_45 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [28]),
        .Q(\SRL_SIG_reg[1]_45 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [29]),
        .Q(\SRL_SIG_reg[1]_45 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [2]),
        .Q(\SRL_SIG_reg[1]_45 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [31]),
        .Q(\SRL_SIG_reg[1]_45 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [3]),
        .Q(\SRL_SIG_reg[1]_45 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [4]),
        .Q(\SRL_SIG_reg[1]_45 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [5]),
        .Q(\SRL_SIG_reg[1]_45 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [6]),
        .Q(\SRL_SIG_reg[1]_45 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [7]),
        .Q(\SRL_SIG_reg[1]_45 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [8]),
        .Q(\SRL_SIG_reg[1]_45 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_44 [9]),
        .Q(\SRL_SIG_reg[1]_45 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_45 [0]),
        .I1(\SRL_SIG_reg[0]_44 [0]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [10]),
        .I1(\SRL_SIG_reg[0]_44 [10]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [11]),
        .I1(\SRL_SIG_reg[0]_44 [11]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [12]),
        .I1(\SRL_SIG_reg[0]_44 [12]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [13]),
        .I1(\SRL_SIG_reg[0]_44 [13]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [14]),
        .I1(\SRL_SIG_reg[0]_44 [14]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [15]),
        .I1(\SRL_SIG_reg[0]_44 [15]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [16]),
        .I1(\SRL_SIG_reg[0]_44 [16]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [17]),
        .I1(\SRL_SIG_reg[0]_44 [17]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [18]),
        .I1(\SRL_SIG_reg[0]_44 [18]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [19]),
        .I1(\SRL_SIG_reg[0]_44 [19]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [1]),
        .I1(\SRL_SIG_reg[0]_44 [1]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [20]),
        .I1(\SRL_SIG_reg[0]_44 [20]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [21]),
        .I1(\SRL_SIG_reg[0]_44 [21]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [22]),
        .I1(\SRL_SIG_reg[0]_44 [22]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [23]),
        .I1(\SRL_SIG_reg[0]_44 [23]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [24]),
        .I1(\SRL_SIG_reg[0]_44 [24]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [25]),
        .I1(\SRL_SIG_reg[0]_44 [25]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [26]),
        .I1(\SRL_SIG_reg[0]_44 [26]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [27]),
        .I1(\SRL_SIG_reg[0]_44 [27]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [28]),
        .I1(\SRL_SIG_reg[0]_44 [28]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [29]),
        .I1(\SRL_SIG_reg[0]_44 [29]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [2]),
        .I1(\SRL_SIG_reg[0]_44 [2]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [30]),
        .I1(\SRL_SIG_reg[0]_44 [31]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [3]),
        .I1(\SRL_SIG_reg[0]_44 [3]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [4]),
        .I1(\SRL_SIG_reg[0]_44 [4]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [5]),
        .I1(\SRL_SIG_reg[0]_44 [5]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [6]),
        .I1(\SRL_SIG_reg[0]_44 [6]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [7]),
        .I1(\SRL_SIG_reg[0]_44 [7]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [8]),
        .I1(\SRL_SIG_reg[0]_44 [8]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_V_reg_211[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_45 [9]),
        .I1(\SRL_SIG_reg[0]_44 [9]),
        .I2(\tmp_V_reg_211_reg[0] ),
        .I3(\tmp_V_reg_211_reg[0]_0 ),
        .O(score_data_dout[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d2_S_x" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x
   (img_in_cols_c10_full_n,
    img_in_cols_c10_empty_n,
    img_in_cols_c10_dout,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    shiftReg_ce,
    SS,
    E,
    D);
  output img_in_cols_c10_full_n;
  output img_in_cols_c10_empty_n;
  output [15:0]img_in_cols_c10_dout;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input shiftReg_ce;
  input [0:0]SS;
  input [0:0]E;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]img_in_cols_c10_dout;
  wire img_in_cols_c10_empty_n;
  wire img_in_cols_c10_full_n;
  wire internal_empty_n_i_1__65_n_3;
  wire internal_full_n_i_1__66_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__38_n_3 ;
  wire \mOutPtr[1]_i_1__33_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x_shiftReg_12 U_cornerHarris_accel_fifo_w32_d2_S_x_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .img_in_cols_c10_dout(img_in_cols_c10_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__65
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_rst_n),
        .I3(internal_full_n_reg_0),
        .I4(shiftReg_ce),
        .I5(img_in_cols_c10_empty_n),
        .O(internal_empty_n_i_1__65_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__65_n_3),
        .Q(img_in_cols_c10_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__66
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(img_in_cols_c10_full_n),
        .I3(ap_rst_n),
        .I4(internal_full_n_reg_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__66_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__66_n_3),
        .Q(img_in_cols_c10_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__38 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__38_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__33 
       (.I0(shiftReg_ce),
        .I1(internal_full_n_reg_0),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__33_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__38_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__33_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d2_S_x" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x_0
   (img_in_cols_c_full_n,
    img_in_cols_c_empty_n,
    internal_empty_n_reg_0,
    D,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    img_in_rows_c9_full_n,
    AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start,
    img_in_cols_c10_full_n,
    img_in_rows_c_empty_n,
    SS,
    E,
    in);
  output img_in_cols_c_full_n;
  output img_in_cols_c_empty_n;
  output internal_empty_n_reg_0;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input img_in_rows_c9_full_n;
  input AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start;
  input img_in_cols_c10_full_n;
  input img_in_rows_c_empty_n;
  input [0:0]SS;
  input [0:0]E;
  input [31:0]in;

  wire AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_in_cols_c10_full_n;
  wire img_in_cols_c_empty_n;
  wire img_in_cols_c_full_n;
  wire img_in_rows_c9_full_n;
  wire img_in_rows_c_empty_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__58_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__59_n_3;
  wire \mOutPtr[0]_i_1__36_n_3 ;
  wire \mOutPtr[1]_i_1__30_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x_shiftReg_11 U_cornerHarris_accel_fifo_w32_d2_S_x_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(img_in_cols_c_empty_n),
        .I1(img_in_rows_c9_full_n),
        .I2(AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start),
        .I3(img_in_cols_c10_full_n),
        .I4(img_in_rows_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__58
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(img_in_cols_c_empty_n),
        .O(internal_empty_n_i_1__58_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__58_n_3),
        .Q(img_in_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__59
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(img_in_cols_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__59_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__59_n_3),
        .Q(img_in_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__36 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__36_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__30 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__30_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__36_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__30_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d2_S_x" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x_1
   (img_in_rows_c9_full_n,
    img_in_rows_c9_empty_n,
    img_in_rows_c9_dout,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    shiftReg_ce,
    SS,
    E,
    D);
  output img_in_rows_c9_full_n;
  output img_in_rows_c9_empty_n;
  output [15:0]img_in_rows_c9_dout;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input shiftReg_ce;
  input [0:0]SS;
  input [0:0]E;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]img_in_rows_c9_dout;
  wire img_in_rows_c9_empty_n;
  wire img_in_rows_c9_full_n;
  wire internal_empty_n_i_1__64_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__65_n_3;
  wire \mOutPtr[0]_i_1__37_n_3 ;
  wire \mOutPtr[1]_i_2__25_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x_shiftReg_9 U_cornerHarris_accel_fifo_w32_d2_S_x_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .img_in_rows_c9_dout(img_in_rows_c9_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__64
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_rst_n),
        .I3(internal_empty_n_reg_0),
        .I4(shiftReg_ce),
        .I5(img_in_rows_c9_empty_n),
        .O(internal_empty_n_i_1__64_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__64_n_3),
        .Q(img_in_rows_c9_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__65
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(img_in_rows_c9_full_n),
        .I3(ap_rst_n),
        .I4(internal_empty_n_reg_0),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__65_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__65_n_3),
        .Q(img_in_rows_c9_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__37 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__37_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__25 
       (.I0(shiftReg_ce),
        .I1(internal_empty_n_reg_0),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__25_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__37_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__25_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d2_S_x" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x_2
   (img_in_rows_c_full_n,
    img_in_rows_c_empty_n,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    SS,
    E,
    in);
  output img_in_rows_c_full_n;
  output img_in_rows_c_empty_n;
  output [31:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input [0:0]SS;
  input [0:0]E;
  input [31:0]in;

  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_in_rows_c_empty_n;
  wire img_in_rows_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__57_n_3;
  wire internal_full_n_i_1__58_n_3;
  wire \mOutPtr[0]_i_1__35_n_3 ;
  wire \mOutPtr[1]_i_2__24_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x_shiftReg U_cornerHarris_accel_fifo_w32_d2_S_x_ram
       (.Q({\mOutPtr_reg_n_3_[1] ,\mOutPtr_reg_n_3_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__57
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(ap_rst_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(img_in_rows_c_empty_n),
        .O(internal_empty_n_i_1__57_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__57_n_3),
        .Q(img_in_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__58
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(img_in_rows_c_full_n),
        .I3(ap_rst_n),
        .I4(shiftReg_ce),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__58_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__58_n_3),
        .Q(img_in_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__35 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__35_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__24 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__24_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__35_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__24_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d2_S_x_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x_shiftReg
   (\SRL_SIG_reg[0][31]_0 ,
    Q,
    shiftReg_ce_0,
    in,
    ap_clk);
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]in;
  input ap_clk;

  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(\SRL_SIG_reg[0][31]_0 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(\SRL_SIG_reg[0][31]_0 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(\SRL_SIG_reg[0][31]_0 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[24]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(\SRL_SIG_reg[0][31]_0 [24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[25]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(\SRL_SIG_reg[0][31]_0 [25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[26]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(\SRL_SIG_reg[0][31]_0 [26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[27]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(\SRL_SIG_reg[0][31]_0 [27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[28]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(\SRL_SIG_reg[0][31]_0 [28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[29]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(\SRL_SIG_reg[0][31]_0 [29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[30]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(\SRL_SIG_reg[0][31]_0 [30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[31]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(\SRL_SIG_reg[0][31]_0 [31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_443[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d2_S_x_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x_shiftReg_11
   (D,
    Q,
    shiftReg_ce_0,
    in,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]in;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(in[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[24]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[25]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[26]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[27]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[28]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[29]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[30]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[31]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_448[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d2_S_x_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x_shiftReg_12
   (img_in_cols_c10_dout,
    Q,
    shiftReg_ce,
    D,
    ap_clk);
  output [15:0]img_in_cols_c10_dout;
  input [1:0]Q;
  input shiftReg_ce;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [1:0]Q;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]img_in_cols_c10_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_121[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(img_in_cols_c10_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_121[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(img_in_cols_c10_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_121[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(img_in_cols_c10_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_121[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(img_in_cols_c10_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_121[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(img_in_cols_c10_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_121[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(img_in_cols_c10_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_121[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(img_in_cols_c10_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_121[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(img_in_cols_c10_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_121[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(img_in_cols_c10_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_121[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(img_in_cols_c10_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_width_reg_121[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(img_in_cols_c10_dout[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln217_1_reg_101[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(img_in_cols_c10_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln217_1_reg_101[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(img_in_cols_c10_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln217_1_reg_101[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(img_in_cols_c10_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln217_1_reg_101[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(img_in_cols_c10_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln217_1_reg_101[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(img_in_cols_c10_dout[15]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d2_S_x_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_x_shiftReg_9
   (img_in_rows_c9_dout,
    Q,
    shiftReg_ce,
    D,
    ap_clk);
  output [15:0]img_in_rows_c9_dout;
  input [1:0]Q;
  input shiftReg_ce;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [1:0]Q;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]img_in_rows_c9_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_116[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(img_in_rows_c9_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_116[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(img_in_rows_c9_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_116[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(img_in_rows_c9_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_116[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(img_in_rows_c9_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_116[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(img_in_rows_c9_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_116[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(img_in_rows_c9_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_116[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(img_in_rows_c9_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_116[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(img_in_rows_c9_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_116[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(img_in_rows_c9_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_116[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(img_in_rows_c9_dout[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \img_height_reg_116[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(img_in_rows_c9_dout[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln217_reg_96[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(img_in_rows_c9_dout[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln217_reg_96[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(img_in_rows_c9_dout[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln217_reg_96[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(img_in_rows_c9_dout[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln217_reg_96[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(img_in_rows_c9_dout[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \trunc_ln217_reg_96[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(img_in_rows_c9_dout[15]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d4_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d4_S
   (img_out_cols_c_full_n,
    img_out_cols_c_empty_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    ap_rst_n,
    ap_NS_fsm,
    shiftReg_ce,
    Q,
    img_out_rows_c_empty_n,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
    in,
    SS,
    E);
  output img_out_cols_c_full_n;
  output img_out_cols_c_empty_n;
  output internal_empty_n_reg_0;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input [0:0]ap_NS_fsm;
  input shiftReg_ce;
  input [0:0]Q;
  input img_out_rows_c_empty_n;
  input xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  input [31:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire img_out_cols_c_empty_n;
  wire img_out_cols_c_full_n;
  wire img_out_rows_c_empty_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__60_n_3;
  wire internal_empty_n_i_2__28_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__61_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__34_n_3 ;
  wire \mOutPtr[1]_i_1__31_n_3 ;
  wire \mOutPtr[2]_i_1__5_n_3 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d4_S_shiftReg_8 U_cornerHarris_accel_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h0000FFEF)) 
    internal_empty_n_i_1__60
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_reg_0),
        .I3(mOutPtr[2]),
        .I4(internal_empty_n_i_2__28_n_3),
        .O(internal_empty_n_i_1__60_n_3));
  LUT3 #(
    .INIT(8'h57)) 
    internal_empty_n_i_2__28
       (.I0(ap_rst_n),
        .I1(img_out_cols_c_empty_n),
        .I2(shiftReg_ce),
        .O(internal_empty_n_i_2__28_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__60_n_3),
        .Q(img_out_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__61
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(img_out_cols_c_full_n),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__61_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__61_n_3),
        .Q(img_out_cols_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__34 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__34_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__31 
       (.I0(internal_empty_n_reg_0),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__31_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr[2]),
        .I1(internal_empty_n_reg_0),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__5_n_3 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[2]_i_3__1 
       (.I0(img_out_cols_c_empty_n),
        .I1(Q),
        .I2(img_out_rows_c_empty_n),
        .I3(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I4(shiftReg_ce),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__34_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__31_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__5_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d4_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d4_S_4
   (img_out_rows_c_full_n,
    img_out_rows_c_empty_n,
    out,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    ap_NS_fsm,
    shiftReg_ce,
    in,
    SS,
    E);
  output img_out_rows_c_full_n;
  output img_out_rows_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input [0:0]ap_NS_fsm;
  input shiftReg_ce;
  input [31:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire img_out_rows_c_empty_n;
  wire img_out_rows_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__59_n_3;
  wire internal_empty_n_i_2__27_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__60_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__33_n_3 ;
  wire \mOutPtr[1]_i_1__32_n_3 ;
  wire \mOutPtr[2]_i_2__11_n_3 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d4_S_shiftReg U_cornerHarris_accel_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h0000FFEF)) 
    internal_empty_n_i_1__59
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_reg_0),
        .I3(mOutPtr[2]),
        .I4(internal_empty_n_i_2__27_n_3),
        .O(internal_empty_n_i_1__59_n_3));
  LUT3 #(
    .INIT(8'h57)) 
    internal_empty_n_i_2__27
       (.I0(ap_rst_n),
        .I1(img_out_rows_c_empty_n),
        .I2(shiftReg_ce),
        .O(internal_empty_n_i_2__27_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__59_n_3),
        .Q(img_out_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__60
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(img_out_rows_c_full_n),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__60_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__60_n_3),
        .Q(img_out_rows_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__33 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__33_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__32 
       (.I0(internal_empty_n_reg_0),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__32_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_2__11 
       (.I0(mOutPtr[2]),
        .I1(internal_empty_n_reg_0),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__11_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__33_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__32_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__11_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d4_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d4_S_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__5 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_rows_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w32_d4_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d4_S_shiftReg_8
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__6 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_cols_c_U/U_cornerHarris_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w8_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w8_d2_S
   (\mOutPtr_reg[0]_0 ,
    img_in_data_full_n,
    img_in_data_empty_n,
    img_in_419_dout,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    D);
  output \mOutPtr_reg[0]_0 ;
  output img_in_data_full_n;
  output img_in_data_empty_n;
  output [7:0]img_in_419_dout;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]img_in_419_dout;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire internal_empty_n_i_1__55_n_3;
  wire internal_full_n_i_1__55_n_3;
  wire \mOutPtr[1]_i_1__27_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire shiftReg_ce;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w8_d2_S_shiftReg_10 U_cornerHarris_accel_fifo_w8_d2_S_ram
       (.D(D),
        .ap_clk(ap_clk),
        .img_in_419_dout(img_in_419_dout),
        .\reg_426_reg[0] (\mOutPtr_reg_n_3_[1] ),
        .\reg_426_reg[7] (\mOutPtr_reg[0]_0 ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hF0F0E0F000F00000)) 
    internal_empty_n_i_1__55
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_rst_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce),
        .I5(img_in_data_empty_n),
        .O(internal_empty_n_i_1__55_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__55_n_3),
        .Q(img_in_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__55
       (.I0(img_in_data_full_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__55_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__55_n_3),
        .Q(img_in_data_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1__27 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__27_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__27_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w8_d2_S" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w8_d2_S_3
   (\mOutPtr_reg[0]_0 ,
    img_out_data_full_n,
    img_out_data_empty_n,
    grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready,
    D,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    Q,
    B_V_data_1_sel_wr01_out,
    \mOutPtr_reg[1]_0 ,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write,
    ap_rst_n,
    internal_full_n_reg_0,
    E,
    \SRL_SIG_reg[0][7] );
  output \mOutPtr_reg[0]_0 ;
  output img_out_data_full_n;
  output img_out_data_empty_n;
  output grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready;
  output [7:0]D;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]Q;
  input B_V_data_1_sel_wr01_out;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire B_V_data_1_sel_wr01_out;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire internal_empty_n_i_1__56_n_3;
  wire internal_empty_n_i_2__26_n_3;
  wire internal_full_n_i_1__56_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[1]_i_1__28_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[1] ;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w8_d2_S_shiftReg U_cornerHarris_accel_fifo_w8_d2_S_ram
       (.\B_V_data_1_payload_B_reg[0] (\mOutPtr_reg_n_3_[1] ),
        .\B_V_data_1_payload_B_reg[7] (\mOutPtr_reg[0]_0 ),
        .D(D),
        .E(E),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'h8C8CCC8C00000C00)) 
    internal_empty_n_i_1__56
       (.I0(internal_empty_n_i_2__26_n_3),
        .I1(ap_rst_n),
        .I2(B_V_data_1_sel_wr01_out),
        .I3(img_out_data_full_n),
        .I4(internal_full_n_reg_0),
        .I5(img_out_data_empty_n),
        .O(internal_empty_n_i_1__56_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__26
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_2__26_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__56_n_3),
        .Q(img_out_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFD5555)) 
    internal_full_n_i_1__56
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(internal_full_n_reg_0),
        .I4(img_out_data_full_n),
        .I5(B_V_data_1_sel_wr01_out),
        .O(internal_full_n_i_1__56_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__56_n_3),
        .Q(img_out_data_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDBBBBBBB24444444)) 
    \mOutPtr[1]_i_1__28 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write),
        .I4(img_out_data_full_n),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1__28_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_3__7 
       (.I0(img_out_data_full_n),
        .I1(Q),
        .O(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__28_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w8_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w8_d2_S_shiftReg
   (D,
    \B_V_data_1_payload_B_reg[0] ,
    \B_V_data_1_payload_B_reg[7] ,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \B_V_data_1_payload_B_reg[0] ;
  input \B_V_data_1_payload_B_reg[7] ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire \B_V_data_1_payload_B_reg[0] ;
  wire \B_V_data_1_payload_B_reg[7] ;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\B_V_data_1_payload_B_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_fifo_w8_d2_S_shiftReg" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w8_d2_S_shiftReg_10
   (img_in_419_dout,
    \reg_426_reg[0] ,
    \reg_426_reg[7] ,
    shiftReg_ce,
    D,
    ap_clk);
  output [7:0]img_in_419_dout;
  input \reg_426_reg[0] ;
  input \reg_426_reg[7] ;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]img_in_419_dout;
  wire \reg_426_reg[0] ;
  wire \reg_426_reg[7] ;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_426[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\reg_426_reg[0] ),
        .I2(\reg_426_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(img_in_419_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_426[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\reg_426_reg[0] ),
        .I2(\reg_426_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(img_in_419_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_426[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\reg_426_reg[0] ),
        .I2(\reg_426_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(img_in_419_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_426[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\reg_426_reg[0] ),
        .I2(\reg_426_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(img_in_419_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_426[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\reg_426_reg[0] ),
        .I2(\reg_426_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(img_in_419_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_426[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\reg_426_reg[0] ),
        .I2(\reg_426_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(img_in_419_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_426[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\reg_426_reg[0] ),
        .I2(\reg_426_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(img_in_419_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \reg_426[7]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\reg_426_reg[0] ),
        .I2(\reg_426_reg[7] ),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(img_in_419_dout[7]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    ret_14_reg_3780,
    ap_block_pp0_stage0_11001,
    p_4_in,
    ap_clk,
    Q,
    P,
    icmp_ln344_reg_337_pp0_iter3_reg,
    score_data_full_n,
    p_reg_reg,
    icmp_ln344_reg_337_pp0_iter8_reg,
    \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2 ,
    grady2g_data_empty_n,
    \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_0 ,
    gradx2g_data_empty_n,
    gradxyg_data_empty_n);
  output [27:0]D;
  output ap_block_pp0_stage0_subdone;
  output ret_14_reg_3780;
  output ap_block_pp0_stage0_11001;
  input p_4_in;
  input ap_clk;
  input [13:0]Q;
  input [27:0]P;
  input icmp_ln344_reg_337_pp0_iter3_reg;
  input score_data_full_n;
  input p_reg_reg;
  input icmp_ln344_reg_337_pp0_iter8_reg;
  input \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2 ;
  input grady2g_data_empty_n;
  input \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_0 ;
  input gradx2g_data_empty_n;
  input gradxyg_data_empty_n;

  wire [27:0]D;
  wire [27:0]P;
  wire [13:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire gradx2g_data_empty_n;
  wire gradxyg_data_empty_n;
  wire grady2g_data_empty_n;
  wire \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2 ;
  wire \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_0 ;
  wire icmp_ln344_reg_337_pp0_iter3_reg;
  wire icmp_ln344_reg_337_pp0_iter8_reg;
  wire p_4_in;
  wire p_reg_reg;
  wire ret_14_reg_3780;
  wire score_data_full_n;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_4 cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_4_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .gradx2g_data_empty_n(gradx2g_data_empty_n),
        .gradxyg_data_empty_n(gradxyg_data_empty_n),
        .grady2g_data_empty_n(grady2g_data_empty_n),
        .\icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_0 (\icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2 ),
        .\icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_1 (\icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_0 ),
        .icmp_ln344_reg_337_pp0_iter3_reg(icmp_ln344_reg_337_pp0_iter3_reg),
        .icmp_ln344_reg_337_pp0_iter8_reg(icmp_ln344_reg_337_pp0_iter8_reg),
        .p_4_in(p_4_in),
        .p_reg_reg_0(p_reg_reg),
        .ret_14_reg_3780(ret_14_reg_3780),
        .score_data_full_n(score_data_full_n));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_4" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_4
   (D,
    ap_block_pp0_stage0_subdone,
    ret_14_reg_3780,
    ap_block_pp0_stage0_11001,
    p_4_in,
    ap_clk,
    Q,
    P,
    icmp_ln344_reg_337_pp0_iter3_reg,
    score_data_full_n,
    p_reg_reg_0,
    icmp_ln344_reg_337_pp0_iter8_reg,
    \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_0 ,
    grady2g_data_empty_n,
    \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_1 ,
    gradx2g_data_empty_n,
    gradxyg_data_empty_n);
  output [27:0]D;
  output ap_block_pp0_stage0_subdone;
  output ret_14_reg_3780;
  output ap_block_pp0_stage0_11001;
  input p_4_in;
  input ap_clk;
  input [13:0]Q;
  input [27:0]P;
  input icmp_ln344_reg_337_pp0_iter3_reg;
  input score_data_full_n;
  input p_reg_reg_0;
  input icmp_ln344_reg_337_pp0_iter8_reg;
  input \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_0 ;
  input grady2g_data_empty_n;
  input \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_1 ;
  input gradx2g_data_empty_n;
  input gradxyg_data_empty_n;

  wire [27:0]D;
  wire [27:0]P;
  wire [13:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire gradx2g_data_empty_n;
  wire gradxyg_data_empty_n;
  wire grady2g_data_empty_n;
  wire \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_0 ;
  wire \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_1 ;
  wire \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_3_n_3 ;
  wire icmp_ln344_reg_337_pp0_iter3_reg;
  wire icmp_ln344_reg_337_pp0_iter8_reg;
  wire p_4_in;
  wire p_reg_reg_0;
  wire ret_14_reg_3780;
  wire score_data_full_n;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .O(ap_block_pp0_stage0_subdone));
  LUT4 #(
    .INIT(16'hFF04)) 
    \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2 
       (.I0(score_data_full_n),
        .I1(p_reg_reg_0),
        .I2(icmp_ln344_reg_337_pp0_iter8_reg),
        .I3(\icmp_ln344_reg_337_pp0_iter2_reg[0]_i_3_n_3 ),
        .O(ap_block_pp0_stage0_11001));
  LUT5 #(
    .INIT(32'h020A0A0A)) 
    \icmp_ln344_reg_337_pp0_iter2_reg[0]_i_3 
       (.I0(\icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_0 ),
        .I1(grady2g_data_empty_n),
        .I2(\icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_1 ),
        .I3(gradx2g_data_empty_n),
        .I4(gradxyg_data_empty_n),
        .O(\icmp_ln344_reg_337_pp0_iter2_reg[0]_i_3_n_3 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({Q[13],Q[13],Q[13],Q[13],Q[13],Q[13],Q[13],Q[13],Q[13],Q[13],Q[13],Q[13],Q[13],Q[13],Q[13],Q[13],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({Q[13],Q[13],Q[13],Q[13],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P[27],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(p_4_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(p_4_in),
        .CEC(ret_14_reg_3780),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_4_in),
        .CEP(p_4_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h1)) 
    ret_14_reg_378_reg_i_3
       (.I0(icmp_ln344_reg_337_pp0_iter3_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(ret_14_reg_3780));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_mul_30s_16ns_46_3_1" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_30s_16ns_46_3_1
   (p_4_in,
    D,
    Q,
    ap_clk,
    out,
    P,
    ap_block_pp0_stage0_11001);
  output p_4_in;
  output [29:0]D;
  input [1:0]Q;
  input ap_clk;
  input [15:0]out;
  input [29:0]P;
  input ap_block_pp0_stage0_11001;

  wire [29:0]D;
  wire [29:0]P;
  wire [1:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire [15:0]out;
  wire p_4_in;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0 cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U
       (.D(D),
        .P(P),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (p_4_in),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .out(out));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0
   (\ap_CS_fsm_reg[2] ,
    D,
    Q,
    ap_clk,
    out,
    P,
    ap_block_pp0_stage0_11001);
  output \ap_CS_fsm_reg[2] ;
  output [29:0]D;
  input [1:0]Q;
  input ap_clk;
  input [15:0]out;
  input [29:0]P;
  input ap_block_pp0_stage0_11001;

  wire [29:0]D;
  wire [29:0]P;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire \buff0[16]_i_1_n_3 ;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire [15:0]out;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \buff0[16]_i_1 
       (.I0(tmp_product_n_92),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(D[0]),
        .O(\buff0[16]_i_1_n_3 ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({P[29],P[29],P[29],P[29],P[29],P[29:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[2] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\ap_CS_fsm_reg[2] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,D[29:1]}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff0[16]_i_1_n_3 ),
        .Q(D[0]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ret_14_reg_378_reg_i_2
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_11001),
        .O(\ap_CS_fsm_reg[2] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(\ap_CS_fsm_reg[2] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_mul_mul_14s_14s_28_4_1" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_14s_14s_28_4_1
   (P,
    p_4_in,
    ap_clk,
    B,
    A);
  output [27:0]P;
  input p_4_in;
  input ap_clk;
  input [13:0]B;
  input [13:0]A;

  wire [13:0]A;
  wire [13:0]B;
  wire [27:0]P;
  wire ap_clk;
  wire p_4_in;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_14s_14s_28_4_1_DSP48_2 cornerHarris_accel_mul_mul_14s_14s_28_4_1_DSP48_2_U
       (.A(A),
        .B(B),
        .P(P),
        .ap_clk(ap_clk),
        .p_4_in(p_4_in));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_mul_mul_14s_14s_28_4_1_DSP48_2" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_14s_14s_28_4_1_DSP48_2
   (P,
    p_4_in,
    ap_clk,
    B,
    A);
  output [27:0]P;
  input p_4_in;
  input ap_clk;
  input [13:0]B;
  input [13:0]A;

  wire [13:0]A;
  wire [13:0]B;
  wire [27:0]P;
  wire ap_clk;
  wire p_4_in;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_4_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_4_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_4_in),
        .CEP(p_4_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_mul_mul_16s_16s_22_4_1" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_16s_16s_22_4_1
   (D,
    p_4_in,
    ap_block_pp0_stage0_11001,
    ap_clk,
    A,
    Q,
    src_buf_V_0_reg_208,
    p_reg_reg,
    p_reg_reg_0,
    grady1_mat_data_empty_n,
    p_reg_reg_1,
    grady_2_data_full_n,
    p_reg_reg_2,
    icmp_ln97_reg_204_pp0_iter5_reg);
  output [15:0]D;
  output p_4_in;
  output ap_block_pp0_stage0_11001;
  input ap_clk;
  input [9:0]A;
  input [5:0]Q;
  input [0:0]src_buf_V_0_reg_208;
  input [0:0]p_reg_reg;
  input p_reg_reg_0;
  input grady1_mat_data_empty_n;
  input p_reg_reg_1;
  input grady_2_data_full_n;
  input p_reg_reg_2;
  input icmp_ln97_reg_204_pp0_iter5_reg;

  wire [9:0]A;
  wire [15:0]D;
  wire [5:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire grady1_mat_data_empty_n;
  wire grady_2_data_full_n;
  wire icmp_ln97_reg_204_pp0_iter5_reg;
  wire p_4_in;
  wire [0:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [0:0]src_buf_V_0_reg_208;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_16s_16s_22_4_1_DSP48_0 cornerHarris_accel_mul_mul_16s_16s_22_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (p_4_in),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .grady1_mat_data_empty_n(grady1_mat_data_empty_n),
        .grady_2_data_full_n(grady_2_data_full_n),
        .icmp_ln97_reg_204_pp0_iter5_reg(icmp_ln97_reg_204_pp0_iter5_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .src_buf_V_0_reg_208(src_buf_V_0_reg_208));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_mul_mul_16s_16s_22_4_1" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_16s_16s_22_4_1_48
   (D,
    p_4_in,
    ap_block_pp0_stage0_11001,
    ap_clk,
    A,
    Q,
    src_buf_V_0_reg_230,
    p_reg_reg,
    p_reg_reg_0,
    gradx1_mat_data_empty_n,
    p_reg_reg_1,
    gradx_2_data_full_n,
    p_reg_reg_2,
    icmp_ln97_reg_226_pp0_iter5_reg);
  output [15:0]D;
  output p_4_in;
  output ap_block_pp0_stage0_11001;
  input ap_clk;
  input [9:0]A;
  input [5:0]Q;
  input [0:0]src_buf_V_0_reg_230;
  input [0:0]p_reg_reg;
  input p_reg_reg_0;
  input gradx1_mat_data_empty_n;
  input p_reg_reg_1;
  input gradx_2_data_full_n;
  input p_reg_reg_2;
  input icmp_ln97_reg_226_pp0_iter5_reg;

  wire [9:0]A;
  wire [15:0]D;
  wire [5:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire gradx1_mat_data_empty_n;
  wire gradx_2_data_full_n;
  wire icmp_ln97_reg_226_pp0_iter5_reg;
  wire p_4_in;
  wire [0:0]p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire [0:0]src_buf_V_0_reg_230;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_16s_16s_22_4_1_DSP48_0_49 cornerHarris_accel_mul_mul_16s_16s_22_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (p_4_in),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .gradx1_mat_data_empty_n(gradx1_mat_data_empty_n),
        .gradx_2_data_full_n(gradx_2_data_full_n),
        .icmp_ln97_reg_226_pp0_iter5_reg(icmp_ln97_reg_226_pp0_iter5_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .src_buf_V_0_reg_230(src_buf_V_0_reg_230));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_mul_mul_16s_16s_22_4_1" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_16s_16s_22_4_1_50
   (D,
    p_3_in,
    ap_block_pp0_stage0_11001,
    ap_clk,
    gradx2_mat_413_dout,
    grady2_mat_414_dout,
    Q,
    grady2_mat_data_empty_n,
    gradx2_mat_data_empty_n,
    p_reg_reg,
    p_reg_reg_0,
    gradxy_data_full_n,
    ap_enable_reg_pp0_iter2_i_2,
    icmp_ln186_reg_197_pp0_iter4_reg);
  output [15:0]D;
  output p_3_in;
  output ap_block_pp0_stage0_11001;
  input ap_clk;
  input [10:0]gradx2_mat_413_dout;
  input [10:0]grady2_mat_414_dout;
  input [0:0]Q;
  input grady2_mat_data_empty_n;
  input gradx2_mat_data_empty_n;
  input p_reg_reg;
  input p_reg_reg_0;
  input gradxy_data_full_n;
  input ap_enable_reg_pp0_iter2_i_2;
  input icmp_ln186_reg_197_pp0_iter4_reg;

  wire [15:0]D;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_i_2;
  wire [10:0]gradx2_mat_413_dout;
  wire gradx2_mat_data_empty_n;
  wire gradxy_data_full_n;
  wire [10:0]grady2_mat_414_dout;
  wire grady2_mat_data_empty_n;
  wire icmp_ln186_reg_197_pp0_iter4_reg;
  wire p_3_in;
  wire p_reg_reg;
  wire p_reg_reg_0;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_16s_16s_22_4_1_DSP48_0_51 cornerHarris_accel_mul_mul_16s_16s_22_4_1_DSP48_0_U
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[2] (p_3_in),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_i_2_0(ap_enable_reg_pp0_iter2_i_2),
        .gradx2_mat_413_dout(gradx2_mat_413_dout),
        .gradx2_mat_data_empty_n(gradx2_mat_data_empty_n),
        .gradxy_data_full_n(gradxy_data_full_n),
        .grady2_mat_414_dout(grady2_mat_414_dout),
        .grady2_mat_data_empty_n(grady2_mat_data_empty_n),
        .icmp_ln186_reg_197_pp0_iter4_reg(icmp_ln186_reg_197_pp0_iter4_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_mul_mul_16s_16s_22_4_1_DSP48_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_16s_16s_22_4_1_DSP48_0
   (D,
    \ap_CS_fsm_reg[2] ,
    ap_block_pp0_stage0_11001,
    ap_clk,
    A,
    Q,
    src_buf_V_0_reg_208,
    p_reg_reg_0,
    p_reg_reg_1,
    grady1_mat_data_empty_n,
    p_reg_reg_2,
    grady_2_data_full_n,
    p_reg_reg_3,
    icmp_ln97_reg_204_pp0_iter5_reg);
  output [15:0]D;
  output \ap_CS_fsm_reg[2] ;
  output ap_block_pp0_stage0_11001;
  input ap_clk;
  input [9:0]A;
  input [5:0]Q;
  input [0:0]src_buf_V_0_reg_208;
  input [0:0]p_reg_reg_0;
  input p_reg_reg_1;
  input grady1_mat_data_empty_n;
  input p_reg_reg_2;
  input grady_2_data_full_n;
  input p_reg_reg_3;
  input icmp_ln97_reg_204_pp0_iter5_reg;

  wire [9:0]A;
  wire [15:0]D;
  wire [5:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire grady1_mat_data_empty_n;
  wire grady_2_data_full_n;
  wire icmp_ln97_reg_204_pp0_iter5_reg;
  wire [0:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_i_2__2_n_3;
  wire p_reg_reg_i_3__2_n_3;
  wire p_reg_reg_i_4__2_n_3;
  wire p_reg_reg_i_5__2_n_3;
  wire p_reg_reg_i_6__2_n_3;
  wire p_reg_reg_i_7__2_n_3;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire [0:0]src_buf_V_0_reg_208;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_3__2_n_3,p_reg_reg_i_4__2_n_3,p_reg_reg_i_5__2_n_3,p_reg_reg_i_6__2_n_3,p_reg_reg_i_7__2_n_3,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_2__2_n_3,p_reg_reg_i_3__2_n_3,p_reg_reg_i_4__2_n_3,p_reg_reg_i_5__2_n_3,p_reg_reg_i_6__2_n_3,p_reg_reg_i_7__2_n_3,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[2] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[2] ),
        .CEP(\ap_CS_fsm_reg[2] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],D,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1__0
       (.I0(p_reg_reg_0),
        .I1(ap_block_pp0_stage0_11001),
        .O(\ap_CS_fsm_reg[2] ));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_2__2
       (.I0(Q[5]),
        .I1(src_buf_V_0_reg_208),
        .O(p_reg_reg_i_2__2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_3__2
       (.I0(Q[4]),
        .I1(src_buf_V_0_reg_208),
        .O(p_reg_reg_i_3__2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_4__2
       (.I0(Q[3]),
        .I1(src_buf_V_0_reg_208),
        .O(p_reg_reg_i_4__2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_5__2
       (.I0(Q[2]),
        .I1(src_buf_V_0_reg_208),
        .O(p_reg_reg_i_5__2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_6__2
       (.I0(Q[1]),
        .I1(src_buf_V_0_reg_208),
        .O(p_reg_reg_i_6__2_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_7__2
       (.I0(Q[0]),
        .I1(src_buf_V_0_reg_208),
        .O(p_reg_reg_i_7__2_n_3));
  LUT6 #(
    .INIT(64'h0202020202FF0202)) 
    \src_buf_V_0_reg_208[9]_i_3 
       (.I0(p_reg_reg_1),
        .I1(grady1_mat_data_empty_n),
        .I2(p_reg_reg_2),
        .I3(grady_2_data_full_n),
        .I4(p_reg_reg_3),
        .I5(icmp_ln97_reg_204_pp0_iter5_reg),
        .O(ap_block_pp0_stage0_11001));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_mul_mul_16s_16s_22_4_1_DSP48_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_16s_16s_22_4_1_DSP48_0_49
   (D,
    \ap_CS_fsm_reg[2] ,
    ap_block_pp0_stage0_11001,
    ap_clk,
    A,
    Q,
    src_buf_V_0_reg_230,
    p_reg_reg_0,
    p_reg_reg_1,
    gradx1_mat_data_empty_n,
    p_reg_reg_2,
    gradx_2_data_full_n,
    p_reg_reg_3,
    icmp_ln97_reg_226_pp0_iter5_reg);
  output [15:0]D;
  output \ap_CS_fsm_reg[2] ;
  output ap_block_pp0_stage0_11001;
  input ap_clk;
  input [9:0]A;
  input [5:0]Q;
  input [0:0]src_buf_V_0_reg_230;
  input [0:0]p_reg_reg_0;
  input p_reg_reg_1;
  input gradx1_mat_data_empty_n;
  input p_reg_reg_2;
  input gradx_2_data_full_n;
  input p_reg_reg_3;
  input icmp_ln97_reg_226_pp0_iter5_reg;

  wire [9:0]A;
  wire [15:0]D;
  wire [5:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire gradx1_mat_data_empty_n;
  wire gradx_2_data_full_n;
  wire icmp_ln97_reg_226_pp0_iter5_reg;
  wire [0:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_i_2__1_n_3;
  wire p_reg_reg_i_3__1_n_3;
  wire p_reg_reg_i_4__1_n_3;
  wire p_reg_reg_i_5__1_n_3;
  wire p_reg_reg_i_6__1_n_3;
  wire p_reg_reg_i_7__1_n_3;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire [0:0]src_buf_V_0_reg_230;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_4__1_n_3,p_reg_reg_i_5__1_n_3,p_reg_reg_i_6__1_n_3,p_reg_reg_i_7__1_n_3,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_2__1_n_3,p_reg_reg_i_3__1_n_3,p_reg_reg_i_4__1_n_3,p_reg_reg_i_5__1_n_3,p_reg_reg_i_6__1_n_3,p_reg_reg_i_7__1_n_3,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[2] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[2] ),
        .CEP(\ap_CS_fsm_reg[2] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],D,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1
       (.I0(p_reg_reg_0),
        .I1(ap_block_pp0_stage0_11001),
        .O(\ap_CS_fsm_reg[2] ));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_2__1
       (.I0(Q[5]),
        .I1(src_buf_V_0_reg_230),
        .O(p_reg_reg_i_2__1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_3__1
       (.I0(Q[4]),
        .I1(src_buf_V_0_reg_230),
        .O(p_reg_reg_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_4__1
       (.I0(Q[3]),
        .I1(src_buf_V_0_reg_230),
        .O(p_reg_reg_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_5__1
       (.I0(Q[2]),
        .I1(src_buf_V_0_reg_230),
        .O(p_reg_reg_i_5__1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_6__1
       (.I0(Q[1]),
        .I1(src_buf_V_0_reg_230),
        .O(p_reg_reg_i_6__1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_7__1
       (.I0(Q[0]),
        .I1(src_buf_V_0_reg_230),
        .O(p_reg_reg_i_7__1_n_3));
  LUT6 #(
    .INIT(64'h0202020202FF0202)) 
    \src_buf_V_0_reg_230[9]_i_3 
       (.I0(p_reg_reg_1),
        .I1(gradx1_mat_data_empty_n),
        .I2(p_reg_reg_2),
        .I3(gradx_2_data_full_n),
        .I4(p_reg_reg_3),
        .I5(icmp_ln97_reg_226_pp0_iter5_reg),
        .O(ap_block_pp0_stage0_11001));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_mul_mul_16s_16s_22_4_1_DSP48_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_16s_16s_22_4_1_DSP48_0_51
   (D,
    \ap_CS_fsm_reg[2] ,
    ap_block_pp0_stage0_11001,
    ap_clk,
    gradx2_mat_413_dout,
    grady2_mat_414_dout,
    Q,
    grady2_mat_data_empty_n,
    gradx2_mat_data_empty_n,
    p_reg_reg_0,
    p_reg_reg_1,
    gradxy_data_full_n,
    ap_enable_reg_pp0_iter2_i_2_0,
    icmp_ln186_reg_197_pp0_iter4_reg);
  output [15:0]D;
  output \ap_CS_fsm_reg[2] ;
  output ap_block_pp0_stage0_11001;
  input ap_clk;
  input [10:0]gradx2_mat_413_dout;
  input [10:0]grady2_mat_414_dout;
  input [0:0]Q;
  input grady2_mat_data_empty_n;
  input gradx2_mat_data_empty_n;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input gradxy_data_full_n;
  input ap_enable_reg_pp0_iter2_i_2_0;
  input icmp_ln186_reg_197_pp0_iter4_reg;

  wire [15:0]D;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_i_2_0;
  wire ap_enable_reg_pp0_iter2_i_3_n_3;
  wire [10:0]gradx2_mat_413_dout;
  wire gradx2_mat_data_empty_n;
  wire gradxy_data_full_n;
  wire [10:0]grady2_mat_414_dout;
  wire grady2_mat_data_empty_n;
  wire icmp_ln186_reg_197_pp0_iter4_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0070FFFF00700070)) 
    ap_enable_reg_pp0_iter2_i_2
       (.I0(grady2_mat_data_empty_n),
        .I1(gradx2_mat_data_empty_n),
        .I2(p_reg_reg_0),
        .I3(p_reg_reg_1),
        .I4(gradxy_data_full_n),
        .I5(ap_enable_reg_pp0_iter2_i_3_n_3),
        .O(ap_block_pp0_stage0_11001));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter2_i_3
       (.I0(ap_enable_reg_pp0_iter2_i_2_0),
        .I1(icmp_ln186_reg_197_pp0_iter4_reg),
        .O(ap_enable_reg_pp0_iter2_i_3_n_3));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout[10],grady2_mat_414_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({gradx2_mat_413_dout[10],gradx2_mat_413_dout[10],gradx2_mat_413_dout[10],gradx2_mat_413_dout[10],gradx2_mat_413_dout[10],gradx2_mat_413_dout[10],gradx2_mat_413_dout[10],gradx2_mat_413_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\ap_CS_fsm_reg[2] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[2] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[2] ),
        .CEP(\ap_CS_fsm_reg[2] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],D,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1__1
       (.I0(Q),
        .I1(ap_block_pp0_stage0_11001),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_regslice_both" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_regslice_both
   (\B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    ap_NS_fsm112_out,
    ap_enable_reg_pp0_iter2_reg,
    \sof_3_reg_155_reg[0] ,
    \icmp_ln197_reg_279_reg[0] ,
    D,
    E,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[3]_0 ,
    \icmp_ln197_reg_279_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    stream_out_TDATA,
    SS,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg_0,
    sof_3_reg_155,
    sof_fu_82,
    \sof_3_reg_155_reg[0]_0 ,
    stream_out_TREADY,
    Q,
    CO,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
    img_out_rows_c_empty_n,
    img_out_cols_c_empty_n,
    \axi_last_V_reg_283_reg[0] ,
    cmp71_i_reg_256,
    \icmp_ln197_reg_279_pp0_iter1_reg_reg[0] ,
    img_out_data_empty_n,
    \axi_last_V_reg_283_reg[0]_0 ,
    axi_last_V_reg_283,
    \B_V_data_1_payload_B_reg[7]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_NS_fsm112_out;
  output ap_enable_reg_pp0_iter2_reg;
  output \sof_3_reg_155_reg[0] ;
  output \icmp_ln197_reg_279_reg[0] ;
  output [3:0]D;
  output [0:0]E;
  output xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  output \ap_CS_fsm_reg[3] ;
  output [0:0]ap_enable_reg_pp0_iter0_reg;
  output \ap_CS_fsm_reg[3]_0 ;
  output \icmp_ln197_reg_279_reg[0]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output [7:0]stream_out_TDATA;
  input [0:0]SS;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter2_reg_0;
  input sof_3_reg_155;
  input sof_fu_82;
  input \sof_3_reg_155_reg[0]_0 ;
  input stream_out_TREADY;
  input [4:0]Q;
  input [0:0]CO;
  input xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  input img_out_rows_c_empty_n;
  input img_out_cols_c_empty_n;
  input [0:0]\axi_last_V_reg_283_reg[0] ;
  input cmp71_i_reg_256;
  input \icmp_ln197_reg_279_pp0_iter1_reg_reg[0] ;
  input img_out_data_empty_n;
  input [0:0]\axi_last_V_reg_283_reg[0]_0 ;
  input axi_last_V_reg_283;
  input [7:0]\B_V_data_1_payload_B_reg[7]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire ap_NS_fsm112_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire axi_last_V_reg_283;
  wire [0:0]\axi_last_V_reg_283_reg[0] ;
  wire [0:0]\axi_last_V_reg_283_reg[0]_0 ;
  wire cmp71_i_reg_256;
  wire \icmp_ln197_reg_279_pp0_iter1_reg_reg[0] ;
  wire \icmp_ln197_reg_279_reg[0] ;
  wire \icmp_ln197_reg_279_reg[0]_0 ;
  wire img_out_cols_c_empty_n;
  wire img_out_data_empty_n;
  wire img_out_rows_c_empty_n;
  wire p_10_in;
  wire sof_3_reg_155;
  wire \sof_3_reg_155_reg[0] ;
  wire \sof_3_reg_155_reg[0]_0 ;
  wire sof_fu_82;
  wire [7:0]stream_out_TDATA;
  wire stream_out_TREADY;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[7]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[7]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(stream_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\icmp_ln197_reg_279_reg[0] ),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'h8AAA8888)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\icmp_ln197_reg_279_reg[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(stream_out_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \B_V_data_1_state[0]_i_2__0 
       (.I0(\icmp_ln197_reg_279_pp0_iter1_reg_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(Q[3]),
        .O(\icmp_ln197_reg_279_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\icmp_ln197_reg_279_reg[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  LUT6 #(
    .INIT(64'h4FFF4444FFFF4444)) 
    \ap_CS_fsm[0]_i_1__17 
       (.I0(CO),
        .I1(E),
        .I2(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I3(img_out_rows_c_empty_n),
        .I4(Q[0]),
        .I5(img_out_cols_c_empty_n),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7000)) 
    \ap_CS_fsm[2]_i_1__12 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(stream_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'hFAFABAFA)) 
    \ap_CS_fsm[3]_i_1__9 
       (.I0(ap_NS_fsm112_out),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFDFDFDFDF000FDFD)) 
    \ap_CS_fsm[3]_i_2__6 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(\sof_3_reg_155_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(img_out_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\icmp_ln197_reg_279_pp0_iter1_reg_reg[0] ),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \ap_CS_fsm[4]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(p_10_in),
        .I3(cmp71_i_reg_256),
        .I4(CO),
        .I5(E),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(Q[3]),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h7F007F007F000000)) 
    ap_enable_reg_pp0_iter0_i_1__12
       (.I0(Q[3]),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\axi_last_V_reg_283_reg[0] ),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm112_out),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[3] ));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__12
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm112_out),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hC000C0000000AA00)) 
    ap_enable_reg_pp0_iter2_i_1__6
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm112_out),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_last_V_reg_283[0]_i_1 
       (.I0(\axi_last_V_reg_283_reg[0]_0 ),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(Q[3]),
        .I3(\axi_last_V_reg_283_reg[0] ),
        .I4(axi_last_V_reg_283),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \i_1_reg_260[10]_i_1 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(stream_out_TREADY),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln197_reg_279[0]_i_1 
       (.I0(\axi_last_V_reg_283_reg[0] ),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\icmp_ln197_reg_279_pp0_iter1_reg_reg[0] ),
        .O(\ap_CS_fsm_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln197_reg_279_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln197_reg_279_pp0_iter1_reg_reg[0] ),
        .I1(Q[3]),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\sof_3_reg_155_reg[0]_0 ),
        .O(\icmp_ln197_reg_279_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8F00000000000000)) 
    \j_reg_144[10]_i_1 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(stream_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(CO),
        .I5(cmp71_i_reg_256),
        .O(ap_NS_fsm112_out));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \j_reg_144[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\axi_last_V_reg_283_reg[0] ),
        .I2(Q[3]),
        .I3(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'h00008F00)) 
    \mOutPtr[2]_i_2__10 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(stream_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(CO),
        .O(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready));
  LUT6 #(
    .INIT(64'hCAC0CACACACACACA)) 
    \sof_3_reg_155[0]_i_1 
       (.I0(sof_3_reg_155),
        .I1(sof_fu_82),
        .I2(ap_NS_fsm112_out),
        .I3(\sof_3_reg_155_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\sof_3_reg_155_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(stream_out_TDATA[7]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_regslice_both" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_regslice_both_122
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    ap_rst_n_0,
    internal_full_n_reg,
    E,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[4] ,
    ap_rst_n_1,
    ap_rst_n_2,
    internal_full_n_reg_0,
    \axi_last_V_8_reg_269_reg[0] ,
    D,
    \B_V_data_1_payload_B_reg[0]_0 ,
    \p_Val2_s_reg_282_reg[7] ,
    \B_V_data_1_payload_B_reg[1]_0 ,
    \B_V_data_1_payload_B_reg[2]_0 ,
    \B_V_data_1_payload_B_reg[3]_0 ,
    \B_V_data_1_payload_B_reg[4]_0 ,
    \B_V_data_1_payload_B_reg[5]_0 ,
    \B_V_data_1_payload_B_reg[6]_0 ,
    \B_V_data_1_payload_B_reg[7]_0 ,
    \ap_CS_fsm_reg[5] ,
    \axi_data_V_3_reg_248_reg[7] ,
    \icmp_ln132_reg_494_reg[0] ,
    \B_V_data_1_state_reg[0]_1 ,
    \B_V_data_1_state_reg[0]_2 ,
    \start_reg_171_reg[0] ,
    SS,
    ap_clk,
    ap_NS_fsm116_out,
    ap_rst_n,
    ap_enable_reg_pp1_iter1_reg,
    ap_enable_reg_pp1_iter0,
    CO,
    Q,
    stream_in_TVALID,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[0]_3 ,
    B_V_data_1_sel_rd_reg_0,
    \B_V_data_1_state_reg[0]_4 ,
    B_V_data_1_sel_rd_reg_1,
    ap_enable_reg_pp1_iter1_reg_0,
    img_in_data_full_n,
    \icmp_ln132_reg_494_reg[0]_0 ,
    \trunc_ln674_reg_502_reg[7] ,
    \trunc_ln674_reg_502_reg[0] ,
    \trunc_ln674_reg_502_reg[7]_0 ,
    B_V_data_1_sel_rd_reg_2,
    last_reg_226,
    start_3_reg_238,
    \axi_data_V_5_reg_343_reg[0] ,
    start_reg_171,
    cmp743_i_reg_471,
    \axi_data_V_5_reg_343_reg[7] ,
    B_V_data_1_sel,
    B_V_data_1_sel_0,
    stream_in_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_rst_n_0;
  output internal_full_n_reg;
  output [0:0]E;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[4] ;
  output ap_rst_n_1;
  output ap_rst_n_2;
  output internal_full_n_reg_0;
  output \axi_last_V_8_reg_269_reg[0] ;
  output [7:0]D;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output [7:0]\p_Val2_s_reg_282_reg[7] ;
  output \B_V_data_1_payload_B_reg[1]_0 ;
  output \B_V_data_1_payload_B_reg[2]_0 ;
  output \B_V_data_1_payload_B_reg[3]_0 ;
  output \B_V_data_1_payload_B_reg[4]_0 ;
  output \B_V_data_1_payload_B_reg[5]_0 ;
  output \B_V_data_1_payload_B_reg[6]_0 ;
  output \B_V_data_1_payload_B_reg[7]_0 ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [7:0]\axi_data_V_3_reg_248_reg[7] ;
  output \icmp_ln132_reg_494_reg[0] ;
  output \B_V_data_1_state_reg[0]_1 ;
  output \B_V_data_1_state_reg[0]_2 ;
  output \start_reg_171_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input ap_NS_fsm116_out;
  input ap_rst_n;
  input ap_enable_reg_pp1_iter1_reg;
  input ap_enable_reg_pp1_iter0;
  input [0:0]CO;
  input [3:0]Q;
  input stream_in_TVALID;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state_reg[0]_3 ;
  input B_V_data_1_sel_rd_reg_0;
  input \B_V_data_1_state_reg[0]_4 ;
  input B_V_data_1_sel_rd_reg_1;
  input ap_enable_reg_pp1_iter1_reg_0;
  input img_in_data_full_n;
  input \icmp_ln132_reg_494_reg[0]_0 ;
  input [7:0]\trunc_ln674_reg_502_reg[7] ;
  input \trunc_ln674_reg_502_reg[0] ;
  input [7:0]\trunc_ln674_reg_502_reg[7]_0 ;
  input B_V_data_1_sel_rd_reg_2;
  input last_reg_226;
  input start_3_reg_238;
  input \axi_data_V_5_reg_343_reg[0] ;
  input start_reg_171;
  input cmp743_i_reg_471;
  input [7:0]\axi_data_V_5_reg_343_reg[7] ;
  input B_V_data_1_sel;
  input B_V_data_1_sel_0;
  input [7:0]stream_in_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire \B_V_data_1_payload_B_reg[1]_0 ;
  wire \B_V_data_1_payload_B_reg[2]_0 ;
  wire \B_V_data_1_payload_B_reg[3]_0 ;
  wire \B_V_data_1_payload_B_reg[4]_0 ;
  wire \B_V_data_1_payload_B_reg[5]_0 ;
  wire \B_V_data_1_payload_B_reg[6]_0 ;
  wire \B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire B_V_data_1_sel__0;
  wire B_V_data_1_sel_rd_i_1__1_n_3;
  wire B_V_data_1_sel_rd_i_2_n_3;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_rd_reg_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state[0]_i_2_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire \B_V_data_1_state_reg[0]_3 ;
  wire \B_V_data_1_state_reg[0]_4 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[6] ;
  wire ap_NS_fsm116_out;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire [7:0]\axi_data_V_3_reg_248_reg[7] ;
  wire \axi_data_V_5_reg_343_reg[0] ;
  wire [7:0]\axi_data_V_5_reg_343_reg[7] ;
  wire \axi_last_V_8_reg_269_reg[0] ;
  wire cmp743_i_reg_471;
  wire \icmp_ln132_reg_494_reg[0] ;
  wire \icmp_ln132_reg_494_reg[0]_0 ;
  wire img_in_data_full_n;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire last_reg_226;
  wire [7:0]\p_Val2_s_reg_282_reg[7] ;
  wire start_3_reg_238;
  wire start_reg_171;
  wire \start_reg_171_reg[0] ;
  wire [7:0]stream_in_TDATA;
  wire stream_in_TVALID;
  wire \trunc_ln674_reg_502_reg[0] ;
  wire [7:0]\trunc_ln674_reg_502_reg[7] ;
  wire [7:0]\trunc_ln674_reg_502_reg[7]_0 ;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[7]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(stream_in_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[7]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(stream_in_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5554FFFFAAAB0000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(CO),
        .I2(\axi_last_V_8_reg_269_reg[0] ),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(B_V_data_1_sel_rd_reg_0),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h5554FFFFAAAB0000)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\ap_CS_fsm_reg[6] ),
        .I1(CO),
        .I2(\axi_last_V_8_reg_269_reg[0] ),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(B_V_data_1_sel_rd_reg_1),
        .I5(B_V_data_1_sel_0),
        .O(\B_V_data_1_state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h000000FEFFFFFF01)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\axi_last_V_8_reg_269_reg[0] ),
        .I2(CO),
        .I3(B_V_data_1_sel_rd_i_2_n_3),
        .I4(\start_reg_171_reg[0] ),
        .I5(B_V_data_1_sel__0),
        .O(B_V_data_1_sel_rd_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h40)) 
    B_V_data_1_sel_rd_i_2
       (.I0(\axi_data_V_5_reg_343_reg[0] ),
        .I1(Q[3]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_sel_rd_i_2_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_3),
        .Q(B_V_data_1_sel__0),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(stream_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'hF020F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state[0]_i_2_n_3 ),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_rst_n),
        .I3(stream_in_TVALID),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hF020F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state[0]_i_2_n_3 ),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_rst_n),
        .I3(stream_in_TVALID),
        .I4(\B_V_data_1_state_reg[0]_3 ),
        .I5(B_V_data_1_sel_rd_reg_0),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hF020F0F0F0000000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(\B_V_data_1_state[0]_i_2_n_3 ),
        .I1(\ap_CS_fsm_reg[6] ),
        .I2(ap_rst_n),
        .I3(stream_in_TVALID),
        .I4(\B_V_data_1_state_reg[0]_4 ),
        .I5(B_V_data_1_sel_rd_reg_1),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(internal_full_n_reg_0),
        .I3(Q[1]),
        .I4(\axi_last_V_8_reg_269_reg[0] ),
        .I5(CO),
        .O(\B_V_data_1_state[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFFFFFFF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\ap_CS_fsm_reg[6] ),
        .I3(\B_V_data_1_state_reg[1]_1 ),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h2020F020)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(Q[3]),
        .I1(\axi_data_V_5_reg_343_reg[0] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[0]),
        .I4(start_reg_171),
        .O(\ap_CS_fsm_reg[6] ));
  LUT6 #(
    .INIT(64'hDDDDDDDFFFFFFFFF)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(Q[1]),
        .I1(internal_full_n_reg_0),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(CO),
        .I4(\axi_last_V_8_reg_269_reg[0] ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[4] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT3 #(
    .INIT(8'h04)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(img_in_data_full_n),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\icmp_ln132_reg_494_reg[0]_0 ),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h1111111111111F11)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp1_iter1_reg_0),
        .I1(img_in_data_full_n),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(CO),
        .I5(\axi_last_V_8_reg_269_reg[0] ),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h4000400040CC4000)) 
    ap_enable_reg_pp1_iter1_i_1__4
       (.I0(ap_NS_fsm116_out),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(internal_full_n_reg),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(CO),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_343[0]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7]_0 [0]),
        .I1(cmp743_i_reg_471),
        .I2(\axi_data_V_5_reg_343_reg[7] [0]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(\axi_data_V_3_reg_248_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_343[1]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7]_0 [1]),
        .I1(cmp743_i_reg_471),
        .I2(\axi_data_V_5_reg_343_reg[7] [1]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[1]_0 ),
        .O(\axi_data_V_3_reg_248_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_343[2]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7]_0 [2]),
        .I1(cmp743_i_reg_471),
        .I2(\axi_data_V_5_reg_343_reg[7] [2]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[2]_0 ),
        .O(\axi_data_V_3_reg_248_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_343[3]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7]_0 [3]),
        .I1(cmp743_i_reg_471),
        .I2(\axi_data_V_5_reg_343_reg[7] [3]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[3]_0 ),
        .O(\axi_data_V_3_reg_248_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_343[4]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7]_0 [4]),
        .I1(cmp743_i_reg_471),
        .I2(\axi_data_V_5_reg_343_reg[7] [4]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[4]_0 ),
        .O(\axi_data_V_3_reg_248_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_343[5]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7]_0 [5]),
        .I1(cmp743_i_reg_471),
        .I2(\axi_data_V_5_reg_343_reg[7] [5]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[5]_0 ),
        .O(\axi_data_V_3_reg_248_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_343[6]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7]_0 [6]),
        .I1(cmp743_i_reg_471),
        .I2(\axi_data_V_5_reg_343_reg[7] [6]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[6]_0 ),
        .O(\axi_data_V_3_reg_248_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_5_reg_343[7]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7]_0 [7]),
        .I1(cmp743_i_reg_471),
        .I2(\axi_data_V_5_reg_343_reg[7] [7]),
        .I3(Q[2]),
        .I4(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(\axi_data_V_3_reg_248_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .O(\B_V_data_1_payload_B_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .O(\B_V_data_1_payload_B_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .O(\B_V_data_1_payload_B_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .O(\B_V_data_1_payload_B_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .O(\B_V_data_1_payload_B_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .O(\B_V_data_1_payload_B_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_159[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(B_V_data_1_sel__0),
        .I2(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .O(\B_V_data_1_payload_B_reg[7]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \axi_last_V_reg_147[0]_i_1 
       (.I0(start_reg_171),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\start_reg_171_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln132_reg_494[0]_i_1 
       (.I0(\icmp_ln132_reg_494_reg[0]_0 ),
        .I1(internal_full_n_reg),
        .I2(Q[1]),
        .I3(CO),
        .O(\icmp_ln132_reg_494_reg[0] ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \last_1_reg_355[0]_i_1 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(Q[3]),
        .I3(\axi_data_V_5_reg_343_reg[0] ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_282[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[0]_0 ),
        .I1(CO),
        .I2(\axi_last_V_8_reg_269_reg[0] ),
        .I3(\trunc_ln674_reg_502_reg[7] [0]),
        .I4(\trunc_ln674_reg_502_reg[0] ),
        .I5(\trunc_ln674_reg_502_reg[7]_0 [0]),
        .O(\p_Val2_s_reg_282_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_282[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[1]_0 ),
        .I1(CO),
        .I2(\axi_last_V_8_reg_269_reg[0] ),
        .I3(\trunc_ln674_reg_502_reg[7] [1]),
        .I4(\trunc_ln674_reg_502_reg[0] ),
        .I5(\trunc_ln674_reg_502_reg[7]_0 [1]),
        .O(\p_Val2_s_reg_282_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_282[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[2]_0 ),
        .I1(CO),
        .I2(\axi_last_V_8_reg_269_reg[0] ),
        .I3(\trunc_ln674_reg_502_reg[7] [2]),
        .I4(\trunc_ln674_reg_502_reg[0] ),
        .I5(\trunc_ln674_reg_502_reg[7]_0 [2]),
        .O(\p_Val2_s_reg_282_reg[7] [2]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_282[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[3]_0 ),
        .I1(CO),
        .I2(\axi_last_V_8_reg_269_reg[0] ),
        .I3(\trunc_ln674_reg_502_reg[7] [3]),
        .I4(\trunc_ln674_reg_502_reg[0] ),
        .I5(\trunc_ln674_reg_502_reg[7]_0 [3]),
        .O(\p_Val2_s_reg_282_reg[7] [3]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_282[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[4]_0 ),
        .I1(CO),
        .I2(\axi_last_V_8_reg_269_reg[0] ),
        .I3(\trunc_ln674_reg_502_reg[7] [4]),
        .I4(\trunc_ln674_reg_502_reg[0] ),
        .I5(\trunc_ln674_reg_502_reg[7]_0 [4]),
        .O(\p_Val2_s_reg_282_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_282[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[5]_0 ),
        .I1(CO),
        .I2(\axi_last_V_8_reg_269_reg[0] ),
        .I3(\trunc_ln674_reg_502_reg[7] [5]),
        .I4(\trunc_ln674_reg_502_reg[0] ),
        .I5(\trunc_ln674_reg_502_reg[7]_0 [5]),
        .O(\p_Val2_s_reg_282_reg[7] [5]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_282[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[6]_0 ),
        .I1(CO),
        .I2(\axi_last_V_8_reg_269_reg[0] ),
        .I3(\trunc_ln674_reg_502_reg[7] [6]),
        .I4(\trunc_ln674_reg_502_reg[0] ),
        .I5(\trunc_ln674_reg_502_reg[7]_0 [6]),
        .O(\p_Val2_s_reg_282_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \p_Val2_s_reg_282[7]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(internal_full_n_reg),
        .I2(Q[1]),
        .O(E));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_282[7]_i_2 
       (.I0(\B_V_data_1_payload_B_reg[7]_0 ),
        .I1(CO),
        .I2(\axi_last_V_8_reg_269_reg[0] ),
        .I3(\trunc_ln674_reg_502_reg[7] [7]),
        .I4(\trunc_ln674_reg_502_reg[0] ),
        .I5(\trunc_ln674_reg_502_reg[7]_0 [7]),
        .O(\p_Val2_s_reg_282_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFBF0080)) 
    \p_Val2_s_reg_282[7]_i_3 
       (.I0(B_V_data_1_sel_rd_reg_2),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(\icmp_ln132_reg_494_reg[0]_0 ),
        .I4(last_reg_226),
        .I5(start_3_reg_238),
        .O(\axi_last_V_8_reg_269_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \trunc_ln674_reg_502[0]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7] [0]),
        .I1(\trunc_ln674_reg_502_reg[0] ),
        .I2(\trunc_ln674_reg_502_reg[7]_0 [0]),
        .I3(\axi_last_V_8_reg_269_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[0]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \trunc_ln674_reg_502[1]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7] [1]),
        .I1(\trunc_ln674_reg_502_reg[0] ),
        .I2(\trunc_ln674_reg_502_reg[7]_0 [1]),
        .I3(\axi_last_V_8_reg_269_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[1]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \trunc_ln674_reg_502[2]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7] [2]),
        .I1(\trunc_ln674_reg_502_reg[0] ),
        .I2(\trunc_ln674_reg_502_reg[7]_0 [2]),
        .I3(\axi_last_V_8_reg_269_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[2]_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \trunc_ln674_reg_502[3]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7] [3]),
        .I1(\trunc_ln674_reg_502_reg[0] ),
        .I2(\trunc_ln674_reg_502_reg[7]_0 [3]),
        .I3(\axi_last_V_8_reg_269_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[3]_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \trunc_ln674_reg_502[4]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7] [4]),
        .I1(\trunc_ln674_reg_502_reg[0] ),
        .I2(\trunc_ln674_reg_502_reg[7]_0 [4]),
        .I3(\axi_last_V_8_reg_269_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[4]_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \trunc_ln674_reg_502[5]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7] [5]),
        .I1(\trunc_ln674_reg_502_reg[0] ),
        .I2(\trunc_ln674_reg_502_reg[7]_0 [5]),
        .I3(\axi_last_V_8_reg_269_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[5]_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \trunc_ln674_reg_502[6]_i_1 
       (.I0(\trunc_ln674_reg_502_reg[7] [6]),
        .I1(\trunc_ln674_reg_502_reg[0] ),
        .I2(\trunc_ln674_reg_502_reg[7]_0 [6]),
        .I3(\axi_last_V_8_reg_269_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[6]_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \trunc_ln674_reg_502[7]_i_2 
       (.I0(\trunc_ln674_reg_502_reg[7] [7]),
        .I1(\trunc_ln674_reg_502_reg[0] ),
        .I2(\trunc_ln674_reg_502_reg[7]_0 [7]),
        .I3(\axi_last_V_8_reg_269_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[7]_0 ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_regslice_both" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_regslice_both__parameterized1
   (stream_out_TLAST,
    SS,
    ap_clk,
    ap_rst_n,
    \B_V_data_1_state_reg[1]_0 ,
    stream_out_TREADY,
    axi_last_V_reg_283);
  output [0:0]stream_out_TLAST;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input \B_V_data_1_state_reg[1]_0 ;
  input stream_out_TREADY;
  input axi_last_V_reg_283;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__3_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire axi_last_V_reg_283;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__3 
       (.I0(axi_last_V_reg_283),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__3_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__3_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(axi_last_V_reg_283),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(stream_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AA8080)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(stream_out_TREADY),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_out_TLAST));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_regslice_both" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_regslice_both__parameterized1_123
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \start_3_reg_238_reg[0] ,
    \ap_CS_fsm_reg[4] ,
    \last_reg_226_reg[0] ,
    stream_in_TLAST_int_regslice,
    \last_1_ph_reg_318_reg[0] ,
    S,
    \axi_last_V_3_reg_259_reg[0] ,
    SS,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_rd_reg_0,
    stream_in_TVALID,
    \B_V_data_1_state_reg[1]_1 ,
    \axi_last_V_8_reg_269_reg[0] ,
    Q,
    \axi_last_V_8_reg_269_reg[0]_0 ,
    \axi_last_V_8_reg_269_reg[0]_1 ,
    last_reg_226,
    cmp743_i_reg_471,
    axi_last_V_5_ph_reg_294,
    \last_1_reg_355_reg[0] ,
    \icmp_ln132_fu_423_p2_inferred__0/i__carry__1 ,
    stream_in_TLAST,
    axi_last_V_3_reg_259,
    \axi_last_V_8_reg_269_reg[0]_2 ,
    \axi_last_V_8_reg_269_reg[0]_3 ,
    CO,
    start_3_reg_238);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \start_3_reg_238_reg[0] ;
  output \ap_CS_fsm_reg[4] ;
  output \last_reg_226_reg[0] ;
  output stream_in_TLAST_int_regslice;
  output \last_1_ph_reg_318_reg[0] ;
  output [2:0]S;
  output \axi_last_V_3_reg_259_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_rd_reg_0;
  input stream_in_TVALID;
  input \B_V_data_1_state_reg[1]_1 ;
  input \axi_last_V_8_reg_269_reg[0] ;
  input [1:0]Q;
  input \axi_last_V_8_reg_269_reg[0]_0 ;
  input \axi_last_V_8_reg_269_reg[0]_1 ;
  input last_reg_226;
  input cmp743_i_reg_471;
  input axi_last_V_5_ph_reg_294;
  input \last_1_reg_355_reg[0] ;
  input [7:0]\icmp_ln132_fu_423_p2_inferred__0/i__carry__1 ;
  input [0:0]stream_in_TLAST;
  input axi_last_V_3_reg_259;
  input \axi_last_V_8_reg_269_reg[0]_2 ;
  input \axi_last_V_8_reg_269_reg[0]_3 ;
  input [0:0]CO;
  input start_3_reg_238;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]CO;
  wire [1:0]Q;
  wire [2:0]S;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire axi_last_V_3_reg_259;
  wire \axi_last_V_3_reg_259_reg[0] ;
  wire axi_last_V_5_ph_reg_294;
  wire \axi_last_V_8_reg_269_reg[0] ;
  wire \axi_last_V_8_reg_269_reg[0]_0 ;
  wire \axi_last_V_8_reg_269_reg[0]_1 ;
  wire \axi_last_V_8_reg_269_reg[0]_2 ;
  wire \axi_last_V_8_reg_269_reg[0]_3 ;
  wire cmp743_i_reg_471;
  wire [7:0]\icmp_ln132_fu_423_p2_inferred__0/i__carry__1 ;
  wire \last_1_ph_reg_318_reg[0] ;
  wire \last_1_reg_355_reg[0] ;
  wire last_reg_226;
  wire \last_reg_226_reg[0] ;
  wire start_3_reg_238;
  wire \start_3_reg_238_reg[0] ;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TLAST_int_regslice;
  wire stream_in_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(stream_in_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(stream_in_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(stream_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFFFFFFF)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[1]_1 ),
        .I3(\start_3_reg_238_reg[0] ),
        .I4(\axi_last_V_8_reg_269_reg[0] ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  LUT5 #(
    .INIT(32'h00015501)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(CO),
        .I1(start_3_reg_238),
        .I2(last_reg_226),
        .I3(\ap_CS_fsm_reg[4] ),
        .I4(\axi_last_V_8_reg_269_reg[0]_3 ),
        .O(\start_3_reg_238_reg[0] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT5 #(
    .INIT(32'hCFAAC0AA)) 
    \axi_last_V_5_reg_331[0]_i_1 
       (.I0(stream_in_TLAST_int_regslice),
        .I1(last_reg_226),
        .I2(cmp743_i_reg_471),
        .I3(Q[1]),
        .I4(axi_last_V_5_ph_reg_294),
        .O(\last_reg_226_reg[0] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A000A0C)) 
    \axi_last_V_8_reg_269[0]_i_1 
       (.I0(stream_in_TLAST_int_regslice),
        .I1(axi_last_V_3_reg_259),
        .I2(\axi_last_V_8_reg_269_reg[0] ),
        .I3(\axi_last_V_8_reg_269_reg[0]_2 ),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(\axi_last_V_8_reg_269_reg[0]_3 ),
        .O(\axi_last_V_3_reg_259_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_reg_147[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_in_TLAST_int_regslice));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_1
       (.I0(\icmp_ln132_fu_423_p2_inferred__0/i__carry__1 [6]),
        .I1(\icmp_ln132_fu_423_p2_inferred__0/i__carry__1 [7]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_2
       (.I0(\icmp_ln132_fu_423_p2_inferred__0/i__carry__1 [5]),
        .I1(\icmp_ln132_fu_423_p2_inferred__0/i__carry__1 [4]),
        .I2(\icmp_ln132_fu_423_p2_inferred__0/i__carry__1 [3]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_3
       (.I0(\icmp_ln132_fu_423_p2_inferred__0/i__carry__1 [1]),
        .I1(\icmp_ln132_fu_423_p2_inferred__0/i__carry__1 [0]),
        .I2(\icmp_ln132_fu_423_p2_inferred__0/i__carry__1 [2]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    \last_1_reg_355[0]_i_2 
       (.I0(\last_1_reg_355_reg[0] ),
        .I1(stream_in_TLAST_int_regslice),
        .I2(Q[1]),
        .I3(last_reg_226),
        .I4(cmp743_i_reg_471),
        .O(\last_1_ph_reg_318_reg[0] ));
  LUT3 #(
    .INIT(8'h08)) 
    \p_Val2_s_reg_282[7]_i_4 
       (.I0(Q[0]),
        .I1(\axi_last_V_8_reg_269_reg[0]_0 ),
        .I2(\axi_last_V_8_reg_269_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[4] ));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_regslice_both" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_regslice_both__parameterized1_124
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \start_reg_171_reg[0] ,
    SS,
    ap_clk,
    \B_V_data_1_state_reg[0]_1 ,
    B_V_data_1_sel_rd_reg_0,
    start_reg_171,
    E,
    \start_reg_171_reg[0]_0 ,
    stream_in_TVALID,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[1]_2 ,
    \B_V_data_1_state_reg[1]_3 ,
    stream_in_TUSER);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \start_reg_171_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input \B_V_data_1_state_reg[0]_1 ;
  input B_V_data_1_sel_rd_reg_0;
  input start_reg_171;
  input [0:0]E;
  input \start_reg_171_reg[0]_0 ;
  input stream_in_TVALID;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state_reg[1]_2 ;
  input \B_V_data_1_state_reg[1]_3 ;
  input [0:0]stream_in_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire \B_V_data_1_state_reg[1]_3 ;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire start_reg_171;
  wire \start_reg_171_reg[0] ;
  wire \start_reg_171_reg[0]_0 ;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(stream_in_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(stream_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'hF4F4FFF4FFFFFFFF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(stream_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[1]_1 ),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .I4(\B_V_data_1_state_reg[1]_3 ),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state_reg[0]_1 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \start_reg_171[0]_i_1 
       (.I0(start_reg_171),
        .I1(E),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .I5(\start_reg_171_reg[0]_0 ),
        .O(\start_reg_171_reg[0] ));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_regslice_both" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_regslice_both__parameterized1_6
   (stream_out_TUSER,
    SS,
    ap_clk,
    ap_rst_n,
    \B_V_data_1_state_reg[1]_0 ,
    stream_out_TREADY,
    sof_3_reg_155,
    \B_V_data_1_payload_A_reg[0]_0 ,
    \B_V_data_1_payload_A_reg[0]_1 );
  output [0:0]stream_out_TUSER;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input \B_V_data_1_state_reg[1]_0 ;
  input stream_out_TREADY;
  input sof_3_reg_155;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input \B_V_data_1_payload_A_reg[0]_1 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_3 ;
  wire \B_V_data_1_payload_A[0]_i_2_n_3 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire \B_V_data_1_payload_A_reg[0]_1 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire sof_3_reg_155;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;

  LUT6 #(
    .INIT(64'hFFFFFF8A0000008A)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(sof_3_reg_155),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_3 ),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .O(\B_V_data_1_payload_A[0]_i_2_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF8AFF00008A00)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(sof_3_reg_155),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_3 ),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(stream_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_3),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'hA2AA8080)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(stream_out_TREADY),
        .I4(\B_V_data_1_state_reg_n_3_[0] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(stream_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_out_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(stream_out_TUSER));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0
   (start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n,
    AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    internal_full_n_reg_1,
    start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n,
    start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n,
    start_once_reg,
    Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start,
    start_once_reg_reg,
    CO,
    Q,
    SS);
  output start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n;
  output AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input internal_full_n_reg_1;
  input start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n;
  input start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n;
  input start_once_reg;
  input Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start;
  input start_once_reg_reg;
  input [0:0]CO;
  input [0:0]Q;
  input [0:0]SS;

  wire AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start;
  wire Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start;
  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__63_n_3;
  wire internal_full_n_i_1__64_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n;
  wire start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n;
  wire start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__63
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(internal_full_n_reg_1),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__63_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__63_n_3),
        .Q(AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__64
       (.I0(ap_rst_n),
        .I1(start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__64_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__64_n_3),
        .Q(start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \mOutPtr[0]_i_1 
       (.I0(AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7E77777781888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(CO),
        .I3(Q),
        .I4(AXIvideo2xfMat_24_0_1080_1920_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  LUT6 #(
    .INIT(64'hFF80FF000000FF00)) 
    start_once_reg_i_1__3
       (.I0(start_for_AXIvideo2xfMat_24_0_1080_1920_1_U0_full_n),
        .I1(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .I2(start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n),
        .I3(start_once_reg),
        .I4(Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc54_U0_ap_start),
        .I5(start_once_reg_reg),
        .O(internal_full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_Sobel_0_3_0_2_1080_1920_1_false_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_Sobel_0_3_0_2_1080_1920_1_false_U0
   (start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n,
    Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start,
    ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready_reg,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    \ap_CS_fsm_reg[1] ,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n,
    mOutPtr110_out,
    internal_full_n_reg_4,
    mOutPtr110_out_0,
    internal_full_n_reg_5,
    internal_full_n_reg_6,
    internal_full_n_reg_7,
    ap_clk,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_0,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_1,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg,
    img_width_c29_full_n,
    img_height_c27_full_n,
    img_height_c28_full_n,
    img_width_c30_full_n,
    ap_rst_n,
    Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready,
    internal_full_n_reg_8,
    internal_empty_n_reg_0,
    start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n,
    start_once_reg_reg,
    start_once_reg_reg_0,
    start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n,
    start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n,
    start_once_reg,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_2,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_3,
    p_src_mat_cols_c_empty_n,
    Q,
    p_src_mat_rows_c_empty_n,
    p_src_mat_rows_c_full_n,
    p_src_mat_cols_c_full_n,
    img_height_c_full_n,
    img_width_c_full_n,
    SS);
  output start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n;
  output Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start;
  output ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready_reg;
  output grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  output \ap_CS_fsm_reg[1] ;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  output xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n;
  output mOutPtr110_out;
  output internal_full_n_reg_4;
  output mOutPtr110_out_0;
  output internal_full_n_reg_5;
  output internal_full_n_reg_6;
  output internal_full_n_reg_7;
  input ap_clk;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg;
  input [0:0]grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_0;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_1;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg;
  input img_width_c29_full_n;
  input img_height_c27_full_n;
  input img_height_c28_full_n;
  input img_width_c30_full_n;
  input ap_rst_n;
  input Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready;
  input internal_full_n_reg_8;
  input internal_empty_n_reg_0;
  input start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n;
  input start_once_reg_reg;
  input start_once_reg_reg_0;
  input start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n;
  input start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n;
  input start_once_reg;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_2;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_3;
  input p_src_mat_cols_c_empty_n;
  input [0:0]Q;
  input p_src_mat_rows_c_empty_n;
  input p_src_mat_rows_c_full_n;
  input p_src_mat_cols_c_full_n;
  input img_height_c_full_n;
  input img_width_c_full_n;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready_reg;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg;
  wire [0:0]grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_0;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_1;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_2;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_3;
  wire img_height_c27_full_n;
  wire img_height_c28_full_n;
  wire img_height_c_full_n;
  wire img_width_c29_full_n;
  wire img_width_c30_full_n;
  wire img_width_c_full_n;
  wire internal_empty_n_i_1__37_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__37_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire internal_full_n_reg_6;
  wire internal_full_n_reg_7;
  wire internal_full_n_reg_8;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire p_src_mat_cols_c_empty_n;
  wire p_src_mat_cols_c_full_n;
  wire p_src_mat_rows_c_empty_n;
  wire p_src_mat_rows_c_full_n;
  wire start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n;
  wire start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n;
  wire start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n;
  wire start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n;

  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ap_done_reg_i_2
       (.I0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_i_1
       (.I0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_0),
        .I1(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I2(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg),
        .I3(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_1),
        .I4(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__37
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .I3(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__37_n_3));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__0__0
       (.I0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I1(img_width_c_full_n),
        .O(internal_full_n_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__1
       (.I0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I1(img_height_c_full_n),
        .O(internal_full_n_reg_6));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__37_n_3),
        .Q(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__37
       (.I0(internal_full_n__0),
        .I1(ap_rst_n),
        .I2(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready),
        .I3(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .I4(internal_full_n_reg_8),
        .I5(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n),
        .O(internal_full_n_i_1__37_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__14
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .O(internal_full_n__0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__5
       (.I0(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .I1(p_src_mat_cols_c_empty_n),
        .I2(Q),
        .I3(p_src_mat_rows_c_empty_n),
        .I4(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I5(p_src_mat_rows_c_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__6
       (.I0(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .I1(p_src_mat_rows_c_empty_n),
        .I2(Q),
        .I3(p_src_mat_cols_c_empty_n),
        .I4(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I5(p_src_mat_cols_c_full_n),
        .O(mOutPtr110_out_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__37_n_3),
        .Q(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .I1(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready),
        .I2(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n),
        .I3(internal_full_n_reg_8),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[0]_i_2__1 
       (.I0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I1(p_src_mat_rows_c_full_n),
        .O(internal_full_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[0]_i_2__2 
       (.I0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I1(p_src_mat_cols_c_full_n),
        .O(internal_full_n_reg_5));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(internal_full_n_reg_8),
        .I2(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n),
        .I3(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready),
        .I4(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h000000A8)) 
    \mOutPtr[1]_i_2 
       (.I0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg),
        .I1(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n),
        .I2(start_once_reg),
        .I3(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_2),
        .I4(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_3),
        .O(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2 
       (.I0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I1(img_width_c29_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2__0 
       (.I0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I1(img_height_c27_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2__1 
       (.I0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I1(img_height_c28_full_n),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2__2 
       (.I0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I1(img_width_c30_full_n),
        .O(internal_full_n_reg_3));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    start_once_reg_i_2
       (.I0(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n),
        .I1(start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n),
        .I2(start_once_reg_reg),
        .I3(start_once_reg_reg_0),
        .I4(start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n),
        .I5(start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n),
        .O(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0
   (start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_clk,
    start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n,
    start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n,
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start,
    start_once_reg,
    internal_full_n_reg_2,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[2]_0 ,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready,
    SS);
  output start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n;
  output boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  input ap_clk;
  input start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n;
  input start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n;
  input xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start;
  input start_once_reg;
  input internal_full_n_reg_2;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[2]_0 ;
  input boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start;
  wire internal_empty_n_i_1__39_n_3;
  wire internal_full_n_i_1__39_n_3;
  wire internal_full_n_i_3__26_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n;
  wire start_once_reg;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start;

  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__39
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .I3(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__26_n_3),
        .O(internal_empty_n_i_1__39_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__39_n_3),
        .Q(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__39
       (.I0(internal_full_n_reg_2),
        .I1(internal_full_n_i_3__26_n_3),
        .I2(mOutPtr[1]),
        .I3(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__39_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__26
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__26_n_3));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    internal_full_n_i_6
       (.I0(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .I1(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .I3(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .I4(start_once_reg),
        .I5(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .O(internal_full_n_reg_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__39_n_3),
        .Q(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .I1(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .I3(internal_full_n_reg_0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_0),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready),
        .I4(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[1]_i_2__26 
       (.I0(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .I1(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .I3(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready),
        .I4(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0
   (start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    internal_full_n_reg_1,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[2]_0 ,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready,
    start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n,
    start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n,
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    SS);
  output start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n;
  output boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input internal_full_n_reg_1;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[2]_0 ;
  input boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready;
  input start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n;
  input start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n;
  input xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start;
  wire internal_empty_n_i_1__40_n_3;
  wire internal_full_n_i_1__40_n_3;
  wire internal_full_n_i_3__27_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n;
  wire start_once_reg;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start;

  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__40
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .I3(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__27_n_3),
        .O(internal_empty_n_i_1__40_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__40_n_3),
        .Q(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__40
       (.I0(internal_full_n_reg_1),
        .I1(internal_full_n_i_3__27_n_3),
        .I2(mOutPtr[1]),
        .I3(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__40_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__27
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__27_n_3));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    internal_full_n_i_6__0
       (.I0(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .I1(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .I3(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .I4(start_once_reg),
        .I5(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .O(internal_full_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__40_n_3),
        .Q(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .I1(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready),
        .I4(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready),
        .I4(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_boxFilter_0_3_2_1080_1920_1_false_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_boxFilter_0_3_2_1080_1920_1_false_U0
   (start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n,
    boxFilter_0_3_2_1080_1920_1_false_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    internal_full_n_reg_1,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[2]_0 ,
    boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready,
    start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n,
    start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n,
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    SS);
  output start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n;
  output boxFilter_0_3_2_1080_1920_1_false_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input internal_full_n_reg_1;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[2]_0 ;
  input boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready;
  input start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n;
  input start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n;
  input xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_ap_start;
  wire internal_empty_n_i_1__41_n_3;
  wire internal_full_n_i_1__41_n_3;
  wire internal_full_n_i_3__28_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n;
  wire start_once_reg;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start;

  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__41
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .I3(boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__28_n_3),
        .O(internal_empty_n_i_1__41_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__41_n_3),
        .Q(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__41
       (.I0(internal_full_n_reg_1),
        .I1(internal_full_n_i_3__28_n_3),
        .I2(mOutPtr[1]),
        .I3(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__41_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__28
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__28_n_3));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    internal_full_n_i_6__1
       (.I0(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .I1(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .I3(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .I4(start_once_reg),
        .I5(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .O(internal_full_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__41_n_3),
        .Q(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .I1(boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready),
        .I4(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready),
        .I4(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0
   (start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n,
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start,
    ap_clk,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready,
    SS);
  output start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n;
  output cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  input ap_clk;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  wire internal_empty_n_i_1__54_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__54_n_3;
  wire internal_full_n_i_2__53_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n;

  LUT6 #(
    .INIT(64'hFFFB000000000000)) 
    internal_empty_n_i_1__54
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(internal_empty_n_reg_1),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__54_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__54_n_3),
        .Q(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__54
       (.I0(ap_rst_n),
        .I1(start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n),
        .I2(internal_full_n_i_2__53_n_3),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready),
        .I5(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .O(internal_full_n_i_1__54_n_3));
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__53
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__53_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__54_n_3),
        .Q(start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .I1(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready),
        .I3(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready),
        .I4(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0
   (start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start,
    ap_clk,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    CO,
    Q,
    ap_rst_n,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready,
    SS);
  output start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n;
  output xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start;
  input ap_clk;
  input mOutPtr110_out;
  input internal_empty_n_reg_0;
  input [0:0]CO;
  input [0:0]Q;
  input ap_rst_n;
  input xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__29_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__29_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__29_n_3 ;
  wire \mOutPtr[1]_i_1__38_n_3 ;
  wire \mOutPtr[2]_i_1__1_n_3 ;
  wire \mOutPtr[3]_i_1__1_n_3 ;
  wire \mOutPtr[3]_i_2__1_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start;

  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__29
       (.I0(ap_rst_n),
        .I1(start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n),
        .I2(internal_empty_n_reg_0),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start),
        .I4(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__29_n_3));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__13
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_3),
        .Q(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__29
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready),
        .I3(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start),
        .I4(internal_empty_n_reg_0),
        .I5(start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n),
        .O(internal_full_n_i_1__29_n_3));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__12
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_3),
        .Q(start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__29 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__38 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__38_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[3]_i_1__1 
       (.I0(internal_empty_n_reg_0),
        .I1(start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n),
        .I2(CO),
        .I3(Q),
        .I4(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start),
        .O(\mOutPtr[3]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[0]_i_1__29_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[1]_i_1__38_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[2]_i_1__1_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_3 ),
        .D(\mOutPtr[3]_i_2__1_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Bbkb" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Bbkb
   (start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n,
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    start_once_reg,
    start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n,
    start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n,
    start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n,
    SS);
  output start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n;
  output xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input start_once_reg;
  input start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n;
  input start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n;
  input start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__38_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__38_n_3;
  wire internal_full_n_i_2__30_n_3;
  wire internal_full_n_i_3__31_n_3;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n;
  wire start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n;
  wire start_once_reg;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__38
       (.I0(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .I1(internal_full_n_i_2__30_n_3),
        .I2(ap_rst_n),
        .I3(internal_full_n_i_3__31_n_3),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__38_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__38_n_3),
        .Q(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__38
       (.I0(internal_full_n_i_2__30_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n),
        .I4(ap_rst_n),
        .I5(internal_full_n_i_3__31_n_3),
        .O(internal_full_n_i_1__38_n_3));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    internal_full_n_i_2__30
       (.I0(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_2__30_n_3));
  LUT4 #(
    .INIT(16'h002A)) 
    internal_full_n_i_3__31
       (.I0(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_3__31_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__38_n_3),
        .Q(start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h2DDDD222)) 
    \mOutPtr[0]_i_1 
       (.I0(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7FEA7F7F80158080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
  LUT6 #(
    .INIT(64'hECCCCCCC00000000)) 
    start_once_reg_i_1
       (.I0(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .I3(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .I4(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg_1));
  LUT5 #(
    .INIT(32'hA8888888)) 
    start_once_reg_i_4__0
       (.I0(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .I3(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .I4(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .O(internal_empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0
   (internal_full_n_reg_0,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    internal_full_n_reg_1,
    Q,
    CO,
    ap_rst_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_ready,
    internal_empty_n_reg_2,
    mOutPtr110_out,
    start_once_reg,
    start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n,
    start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n,
    \ap_CS_fsm_reg[0] ,
    SS);
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input internal_full_n_reg_1;
  input [0:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_ready;
  input internal_empty_n_reg_2;
  input mOutPtr110_out;
  input start_once_reg;
  input start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  input start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n;
  input \ap_CS_fsm_reg[0] ;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__36_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_full_n__1;
  wire internal_full_n_i_1__36_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[2]_i_3__0_n_3 ;
  wire start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  wire start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n;
  wire start_once_reg;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_ready;

  LUT5 #(
    .INIT(32'hFFFF5777)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(internal_empty_n_reg_0),
        .I1(start_once_reg),
        .I2(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .I3(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(internal_empty_n_reg_1));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    internal_empty_n_i_1__36
       (.I0(internal_empty_n_reg_2),
        .I1(ap_rst_n),
        .I2(mOutPtr110_out),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__36_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__36_n_3),
        .Q(internal_empty_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__36
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_ready),
        .I3(internal_empty_n_reg_0),
        .I4(internal_full_n_reg_1),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__36_n_3));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__21
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__36_n_3),
        .Q(internal_full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h807F7F7F7F808080)) 
    \mOutPtr[0]_i_1 
       (.I0(internal_empty_n_reg_0),
        .I1(CO),
        .I2(Q),
        .I3(internal_full_n_reg_0),
        .I4(internal_full_n_reg_1),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_1),
        .I2(internal_full_n_reg_0),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_ready),
        .I4(internal_empty_n_reg_0),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3__0_n_3 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[2]_i_3__0 
       (.I0(internal_full_n_reg_1),
        .I1(internal_full_n_reg_0),
        .I2(Q),
        .I3(CO),
        .I4(internal_empty_n_reg_0),
        .O(\mOutPtr[2]_i_3__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0
   (internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    internal_full_n_reg_1,
    Q,
    CO,
    ap_rst_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready,
    internal_empty_n_reg_1,
    mOutPtr110_out,
    SS);
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input internal_full_n_reg_1;
  input [0:0]Q;
  input [0:0]CO;
  input ap_rst_n;
  input xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready;
  input internal_empty_n_reg_1;
  input mOutPtr110_out;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__35_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n__1;
  wire internal_full_n_i_1__35_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr[2]_i_3_n_3 ;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready;

  LUT6 #(
    .INIT(64'h8888888888888808)) 
    internal_empty_n_i_1__35
       (.I0(internal_empty_n_reg_1),
        .I1(ap_rst_n),
        .I2(mOutPtr110_out),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__35_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__35_n_3),
        .Q(internal_empty_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__35
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready),
        .I3(internal_empty_n_reg_0),
        .I4(internal_full_n_reg_1),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__35_n_3));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__22
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__35_n_3),
        .Q(internal_full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h807F7F7F7F808080)) 
    \mOutPtr[0]_i_1 
       (.I0(internal_empty_n_reg_0),
        .I1(CO),
        .I2(Q),
        .I3(internal_full_n_reg_0),
        .I4(internal_full_n_reg_1),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_1),
        .I2(internal_full_n_reg_0),
        .I3(xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready),
        .I4(internal_empty_n_reg_0),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3_n_3 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[2]_i_3 
       (.I0(internal_full_n_reg_1),
        .I1(internal_full_n_reg_0),
        .I2(Q),
        .I3(CO),
        .I4(internal_empty_n_reg_0),
        .O(\mOutPtr[2]_i_3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0
   (start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n,
    xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start,
    ap_clk,
    xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start,
    start_once_reg,
    ap_rst_n,
    SS);
  output start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n;
  output xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start;
  input ap_clk;
  input xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready;
  input xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start;
  input start_once_reg;
  input ap_rst_n;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__53_n_3;
  wire internal_full_n_i_1__53_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[1]_i_3__10_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n;
  wire start_once_reg;
  wire xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready;
  wire xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__53
       (.I0(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start),
        .I1(\mOutPtr[1]_i_3__10_n_3 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__53_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__53_n_3),
        .Q(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__53
       (.I0(\mOutPtr[1]_i_3__10_n_3 ),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__53_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__53_n_3),
        .Q(start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start),
        .I1(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready),
        .I2(start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[1]_i_3__10_n_3 ),
        .I3(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[1]_i_2__20 
       (.I0(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready),
        .I1(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start),
        .I2(start_once_reg),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start),
        .I4(start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    \mOutPtr[1]_i_3__10 
       (.I0(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start),
        .I1(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready),
        .I2(start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start),
        .I4(start_once_reg),
        .O(\mOutPtr[1]_i_3__10_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0
   (start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n,
    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start,
    internal_full_n_reg_0,
    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read,
    ap_clk,
    Q,
    CO,
    start_once_reg,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n,
    img_width_c34_empty_n,
    img_height_c32_empty_n,
    \mOutPtr_reg[0]_1 ,
    SS);
  output start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  output xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  output internal_full_n_reg_0;
  output xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read;
  input ap_clk;
  input [1:0]Q;
  input [0:0]CO;
  input start_once_reg;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n;
  input img_width_c34_empty_n;
  input img_height_c32_empty_n;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]SS;

  wire [0:0]CO;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_height_c32_empty_n;
  wire img_width_c34_empty_n;
  wire internal_empty_n_i_1__48_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__48_n_3;
  wire internal_full_n_i_2__40_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  wire start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n;
  wire start_once_reg;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__48
       (.I0(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I1(internal_full_n_i_2__40_n_3),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__48_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__48_n_3),
        .Q(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__48
       (.I0(internal_full_n_i_2__40_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__48_n_3));
  LUT6 #(
    .INIT(64'h0000000000007F00)) 
    internal_full_n_i_2__40
       (.I0(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .I3(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .I4(start_once_reg),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_2__40_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__48_n_3),
        .Q(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[0]_i_1 
       (.I0(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(CO),
        .I3(Q[1]),
        .I4(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \mOutPtr[1]_i_2__18 
       (.I0(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .I1(start_once_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_2__3 
       (.I0(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I1(Q[0]),
        .I2(img_width_c34_empty_n),
        .I3(img_height_c32_empty_n),
        .O(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0
   (start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    ap_clk,
    CO,
    Q,
    start_once_reg,
    \mOutPtr_reg[0]_0 ,
    start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n,
    ap_rst_n,
    \mOutPtr_reg[0]_1 ,
    SS);
  output start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n;
  output xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  input ap_clk;
  input [0:0]CO;
  input [0:0]Q;
  input start_once_reg;
  input \mOutPtr_reg[0]_0 ;
  input start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  input ap_rst_n;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__49_n_3;
  wire internal_full_n_i_1__49_n_3;
  wire internal_full_n_i_2__41_n_3;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  wire start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n;
  wire start_once_reg;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__49
       (.I0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start),
        .I1(internal_full_n_i_2__41_n_3),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__49_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__49_n_3),
        .Q(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__49
       (.I0(internal_full_n_i_2__41_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__49_n_3));
  LUT6 #(
    .INIT(64'h0000000000007F00)) 
    internal_full_n_i_2__41
       (.I0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n),
        .I4(start_once_reg),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_2__41_n_3));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    internal_full_n_i_3__18
       (.I0(Q),
        .I1(CO),
        .I2(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start),
        .I3(internal_full_n_reg_0),
        .I4(start_once_reg),
        .I5(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h07FF)) 
    internal_full_n_i_4
       (.I0(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n),
        .I1(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .I2(start_once_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__49_n_3),
        .Q(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \mOutPtr[0]_i_1 
       (.I0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(Q),
        .I3(CO),
        .I4(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \mOutPtr[1]_i_2__17 
       (.I0(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n),
        .I1(start_once_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .O(internal_full_n_reg_1));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0
   (start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    ap_clk,
    CO,
    Q,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    ap_rst_n,
    mOutPtr110_out,
    img_width_c36_empty_n,
    img_height_c35_empty_n,
    img_width_c30_empty_n,
    img_width_c36_full_n,
    img_height_c35_full_n,
    img_height_c28_empty_n,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    SS);
  output start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  output xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  output xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read;
  output internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  input ap_clk;
  input [0:0]CO;
  input [1:0]Q;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input ap_rst_n;
  input mOutPtr110_out;
  input img_width_c36_empty_n;
  input img_height_c35_empty_n;
  input img_width_c30_empty_n;
  input img_width_c36_full_n;
  input img_height_c35_full_n;
  input img_height_c28_empty_n;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]SS;

  wire [0:0]CO;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img_height_c28_empty_n;
  wire img_height_c35_empty_n;
  wire img_height_c35_full_n;
  wire img_width_c30_empty_n;
  wire img_width_c36_empty_n;
  wire img_width_c36_full_n;
  wire internal_empty_n_i_1__50_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__50_n_3;
  wire internal_full_n_i_2__46_n_3;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  wire start_once_reg;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read;

  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(internal_full_n_reg_0),
        .I1(img_width_c30_empty_n),
        .I2(img_width_c36_full_n),
        .I3(img_height_c35_full_n),
        .I4(img_height_c28_empty_n),
        .O(internal_empty_n_reg_0));
  LUT3 #(
    .INIT(8'h1F)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .I1(start_once_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__50
       (.I0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I1(internal_full_n_i_2__46_n_3),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(internal_empty_n_i_1__50_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__50_n_3),
        .Q(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__50
       (.I0(internal_full_n_i_2__46_n_3),
        .I1(\mOutPtr_reg_n_3_[1] ),
        .I2(\mOutPtr_reg_n_3_[0] ),
        .I3(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__50_n_3));
  LUT6 #(
    .INIT(64'h000000007F000000)) 
    internal_full_n_i_2__46
       (.I0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I1(CO),
        .I2(Q[1]),
        .I3(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__46_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__50_n_3),
        .Q(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I1(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready),
        .I2(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q[1]),
        .I3(CO),
        .I4(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I5(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I1(Q[0]),
        .I2(img_width_c36_empty_n),
        .I3(img_height_c35_empty_n),
        .O(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0
   (start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start,
    ap_clk,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    CO,
    Q,
    ap_rst_n,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready,
    SS);
  output start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n;
  output xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start;
  input ap_clk;
  input mOutPtr110_out;
  input internal_empty_n_reg_0;
  input [0:0]CO;
  input [0:0]Q;
  input ap_rst_n;
  input xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__30_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__30_n_3;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__30_n_3 ;
  wire \mOutPtr[1]_i_1__37_n_3 ;
  wire \mOutPtr[2]_i_1__2_n_3 ;
  wire \mOutPtr[3]_i_1__2_n_3 ;
  wire \mOutPtr[3]_i_2__2_n_3 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start;

  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__30
       (.I0(ap_rst_n),
        .I1(start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n),
        .I2(internal_empty_n_reg_0),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start),
        .I4(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__30_n_3));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__14
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__30_n_3),
        .Q(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__30
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready),
        .I3(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start),
        .I4(internal_empty_n_reg_0),
        .I5(start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n),
        .O(internal_full_n_i_1__30_n_3));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__13
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__30_n_3),
        .Q(start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__30 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__30_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__37 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__37_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_3 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[3]_i_1__2 
       (.I0(internal_empty_n_reg_0),
        .I1(start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n),
        .I2(CO),
        .I3(Q),
        .I4(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start),
        .O(\mOutPtr[3]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_3 ),
        .D(\mOutPtr[0]_i_1__30_n_3 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_3 ),
        .D(\mOutPtr[1]_i_1__37_n_3 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_3 ),
        .D(\mOutPtr[2]_i_1__2_n_3 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_3 ),
        .D(\mOutPtr[3]_i_2__2_n_3 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0
   (start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
    ap_NS_fsm,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    CO,
    i_1_reg_2600,
    ap_rst_n,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready,
    img_out_rows_c_empty_n,
    Q,
    img_out_cols_c_empty_n,
    SS);
  output start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n;
  output xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  output [0:0]ap_NS_fsm;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]CO;
  input i_1_reg_2600;
  input ap_rst_n;
  input xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  input img_out_rows_c_empty_n;
  input [0:0]Q;
  input img_out_cols_c_empty_n;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire i_1_reg_2600;
  wire img_out_cols_c_empty_n;
  wire img_out_rows_c_empty_n;
  wire internal_empty_n_i_1__66_n_3;
  wire internal_empty_n_i_2__23_n_3;
  wire internal_full_n_i_1__57_n_3;
  wire internal_full_n_i_2__25_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;

  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__19 
       (.I0(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I1(img_out_rows_c_empty_n),
        .I2(Q),
        .I3(img_out_cols_c_empty_n),
        .O(ap_NS_fsm));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__66
       (.I0(internal_empty_n_i_2__23_n_3),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__66_n_3));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    internal_empty_n_i_2__23
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I4(CO),
        .I5(i_1_reg_2600),
        .O(internal_empty_n_i_2__23_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__66_n_3),
        .Q(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__57
       (.I0(ap_rst_n),
        .I1(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .I2(internal_full_n_i_2__25_n_3),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready),
        .I5(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .O(internal_full_n_i_1__57_n_3));
  LUT3 #(
    .INIT(8'hFB)) 
    internal_full_n_i_2__25
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(internal_full_n_i_2__25_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__57_n_3),
        .Q(start_for_xfMat2AXIvideo_24_0_1080_1920_1_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I1(CO),
        .I2(i_1_reg_2600),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(i_1_reg_2600),
        .I3(CO),
        .I4(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready),
        .I4(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_3 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFApplyMask3x3_3_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFApplyMask3x3_3_s
   (p_reg_reg,
    ap_clk,
    Q,
    ap_block_pp1_stage0_subdone,
    \p_i10_int_reg_reg[15]_0 ,
    ap_enable_reg_pp1_iter7,
    \p_i10_int_reg_reg[0]_0 ,
    \p_i10_int_reg_reg[15]_1 ,
    \p_i20_int_reg_reg[15]_0 ,
    \p_i20_int_reg_reg[15]_1 ,
    \p_i00_int_reg_reg[15]_0 ,
    \p_i00_int_reg_reg[15]_1 ,
    gradxyg_data_full_n,
    \p_i02_int_reg_reg[15]_0 ,
    \p_i22_int_reg_reg[15]_0 ,
    \p_i01_int_reg_reg[15]_0 ,
    \p_i12_int_reg_reg[15]_0 ,
    \p_i21_int_reg_reg[15]_0 ,
    \p_i11_int_reg_reg[15]_0 );
  output [13:0]p_reg_reg;
  input ap_clk;
  input [7:0]Q;
  input ap_block_pp1_stage0_subdone;
  input [15:0]\p_i10_int_reg_reg[15]_0 ;
  input ap_enable_reg_pp1_iter7;
  input \p_i10_int_reg_reg[0]_0 ;
  input [15:0]\p_i10_int_reg_reg[15]_1 ;
  input [15:0]\p_i20_int_reg_reg[15]_0 ;
  input [15:0]\p_i20_int_reg_reg[15]_1 ;
  input [15:0]\p_i00_int_reg_reg[15]_0 ;
  input [15:0]\p_i00_int_reg_reg[15]_1 ;
  input gradxyg_data_full_n;
  input [15:0]\p_i02_int_reg_reg[15]_0 ;
  input [15:0]\p_i22_int_reg_reg[15]_0 ;
  input [15:0]\p_i01_int_reg_reg[15]_0 ;
  input [15:0]\p_i12_int_reg_reg[15]_0 ;
  input [15:0]\p_i21_int_reg_reg[15]_0 ;
  input [15:0]\p_i11_int_reg_reg[15]_0 ;

  wire [7:0]Q;
  wire am_addmul_19s_16s_13ns_31_4_0_U125_n_17;
  wire ap_block_pp1_stage0_subdone;
  wire ap_ce_reg;
  wire ap_ce_reg_i_1__2_n_3;
  wire ap_ce_reg_i_2__1_n_3;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter7;
  wire [15:2]ap_return_int_reg;
  wire [17:0]g0_fu_146_p2;
  wire [17:0]g0_reg_207;
  wire \g0_reg_207[11]_i_10_n_3 ;
  wire \g0_reg_207[11]_i_12_n_3 ;
  wire \g0_reg_207[11]_i_13_n_3 ;
  wire \g0_reg_207[11]_i_14_n_3 ;
  wire \g0_reg_207[11]_i_15_n_3 ;
  wire \g0_reg_207[11]_i_3_n_3 ;
  wire \g0_reg_207[11]_i_4_n_3 ;
  wire \g0_reg_207[11]_i_5_n_3 ;
  wire \g0_reg_207[11]_i_6_n_3 ;
  wire \g0_reg_207[11]_i_7_n_3 ;
  wire \g0_reg_207[11]_i_8_n_3 ;
  wire \g0_reg_207[11]_i_9_n_3 ;
  wire \g0_reg_207[15]_i_10_n_3 ;
  wire \g0_reg_207[15]_i_11_n_3 ;
  wire \g0_reg_207[15]_i_13_n_3 ;
  wire \g0_reg_207[15]_i_14__1_n_3 ;
  wire \g0_reg_207[15]_i_15_n_3 ;
  wire \g0_reg_207[15]_i_16_n_3 ;
  wire \g0_reg_207[15]_i_17_n_3 ;
  wire \g0_reg_207[15]_i_3_n_3 ;
  wire \g0_reg_207[15]_i_4_n_3 ;
  wire \g0_reg_207[15]_i_5_n_3 ;
  wire \g0_reg_207[15]_i_6_n_3 ;
  wire \g0_reg_207[15]_i_7_n_3 ;
  wire \g0_reg_207[15]_i_8__1_n_3 ;
  wire \g0_reg_207[15]_i_9_n_3 ;
  wire \g0_reg_207[17]_i_3_n_3 ;
  wire \g0_reg_207[3]_i_10_n_3 ;
  wire \g0_reg_207[3]_i_12_n_3 ;
  wire \g0_reg_207[3]_i_13_n_3 ;
  wire \g0_reg_207[3]_i_14_n_3 ;
  wire \g0_reg_207[3]_i_15_n_3 ;
  wire \g0_reg_207[3]_i_3_n_3 ;
  wire \g0_reg_207[3]_i_4_n_3 ;
  wire \g0_reg_207[3]_i_5_n_3 ;
  wire \g0_reg_207[3]_i_6_n_3 ;
  wire \g0_reg_207[3]_i_7_n_3 ;
  wire \g0_reg_207[3]_i_8_n_3 ;
  wire \g0_reg_207[3]_i_9_n_3 ;
  wire \g0_reg_207[7]_i_10_n_3 ;
  wire \g0_reg_207[7]_i_12_n_3 ;
  wire \g0_reg_207[7]_i_13_n_3 ;
  wire \g0_reg_207[7]_i_14_n_3 ;
  wire \g0_reg_207[7]_i_15_n_3 ;
  wire \g0_reg_207[7]_i_3_n_3 ;
  wire \g0_reg_207[7]_i_4_n_3 ;
  wire \g0_reg_207[7]_i_5_n_3 ;
  wire \g0_reg_207[7]_i_6_n_3 ;
  wire \g0_reg_207[7]_i_7_n_3 ;
  wire \g0_reg_207[7]_i_8_n_3 ;
  wire \g0_reg_207[7]_i_9_n_3 ;
  wire \g0_reg_207_reg[11]_i_11_n_3 ;
  wire \g0_reg_207_reg[11]_i_11_n_4 ;
  wire \g0_reg_207_reg[11]_i_11_n_5 ;
  wire \g0_reg_207_reg[11]_i_11_n_6 ;
  wire \g0_reg_207_reg[11]_i_1_n_3 ;
  wire \g0_reg_207_reg[11]_i_1_n_4 ;
  wire \g0_reg_207_reg[11]_i_1_n_5 ;
  wire \g0_reg_207_reg[11]_i_1_n_6 ;
  wire \g0_reg_207_reg[11]_i_2_n_3 ;
  wire \g0_reg_207_reg[11]_i_2_n_4 ;
  wire \g0_reg_207_reg[11]_i_2_n_5 ;
  wire \g0_reg_207_reg[11]_i_2_n_6 ;
  wire \g0_reg_207_reg[15]_i_12_n_3 ;
  wire \g0_reg_207_reg[15]_i_12_n_4 ;
  wire \g0_reg_207_reg[15]_i_12_n_5 ;
  wire \g0_reg_207_reg[15]_i_12_n_6 ;
  wire \g0_reg_207_reg[15]_i_1_n_3 ;
  wire \g0_reg_207_reg[15]_i_1_n_4 ;
  wire \g0_reg_207_reg[15]_i_1_n_5 ;
  wire \g0_reg_207_reg[15]_i_1_n_6 ;
  wire \g0_reg_207_reg[15]_i_2_n_3 ;
  wire \g0_reg_207_reg[15]_i_2_n_4 ;
  wire \g0_reg_207_reg[15]_i_2_n_5 ;
  wire \g0_reg_207_reg[15]_i_2_n_6 ;
  wire \g0_reg_207_reg[17]_i_1_n_6 ;
  wire \g0_reg_207_reg[17]_i_2_n_6 ;
  wire \g0_reg_207_reg[17]_i_4_n_6 ;
  wire \g0_reg_207_reg[3]_i_11_n_3 ;
  wire \g0_reg_207_reg[3]_i_11_n_4 ;
  wire \g0_reg_207_reg[3]_i_11_n_5 ;
  wire \g0_reg_207_reg[3]_i_11_n_6 ;
  wire \g0_reg_207_reg[3]_i_1_n_3 ;
  wire \g0_reg_207_reg[3]_i_1_n_4 ;
  wire \g0_reg_207_reg[3]_i_1_n_5 ;
  wire \g0_reg_207_reg[3]_i_1_n_6 ;
  wire \g0_reg_207_reg[3]_i_2_n_3 ;
  wire \g0_reg_207_reg[3]_i_2_n_4 ;
  wire \g0_reg_207_reg[3]_i_2_n_5 ;
  wire \g0_reg_207_reg[3]_i_2_n_6 ;
  wire \g0_reg_207_reg[7]_i_11_n_3 ;
  wire \g0_reg_207_reg[7]_i_11_n_4 ;
  wire \g0_reg_207_reg[7]_i_11_n_5 ;
  wire \g0_reg_207_reg[7]_i_11_n_6 ;
  wire \g0_reg_207_reg[7]_i_1_n_3 ;
  wire \g0_reg_207_reg[7]_i_1_n_4 ;
  wire \g0_reg_207_reg[7]_i_1_n_5 ;
  wire \g0_reg_207_reg[7]_i_1_n_6 ;
  wire \g0_reg_207_reg[7]_i_2_n_3 ;
  wire \g0_reg_207_reg[7]_i_2_n_4 ;
  wire \g0_reg_207_reg[7]_i_2_n_5 ;
  wire \g0_reg_207_reg[7]_i_2_n_6 ;
  wire [17:0]g1_fu_160_p2;
  wire [17:0]g1_reg_212;
  wire \g1_reg_212[11]_i_10_n_3 ;
  wire \g1_reg_212[11]_i_12_n_3 ;
  wire \g1_reg_212[11]_i_13_n_3 ;
  wire \g1_reg_212[11]_i_14_n_3 ;
  wire \g1_reg_212[11]_i_15_n_3 ;
  wire \g1_reg_212[11]_i_3_n_3 ;
  wire \g1_reg_212[11]_i_4_n_3 ;
  wire \g1_reg_212[11]_i_5_n_3 ;
  wire \g1_reg_212[11]_i_6_n_3 ;
  wire \g1_reg_212[11]_i_7_n_3 ;
  wire \g1_reg_212[11]_i_8_n_3 ;
  wire \g1_reg_212[11]_i_9_n_3 ;
  wire \g1_reg_212[15]_i_10_n_3 ;
  wire \g1_reg_212[15]_i_11_n_3 ;
  wire \g1_reg_212[15]_i_13_n_3 ;
  wire \g1_reg_212[15]_i_14__1_n_3 ;
  wire \g1_reg_212[15]_i_15_n_3 ;
  wire \g1_reg_212[15]_i_16_n_3 ;
  wire \g1_reg_212[15]_i_17_n_3 ;
  wire \g1_reg_212[15]_i_3_n_3 ;
  wire \g1_reg_212[15]_i_4_n_3 ;
  wire \g1_reg_212[15]_i_5_n_3 ;
  wire \g1_reg_212[15]_i_6_n_3 ;
  wire \g1_reg_212[15]_i_7_n_3 ;
  wire \g1_reg_212[15]_i_8__1_n_3 ;
  wire \g1_reg_212[15]_i_9_n_3 ;
  wire \g1_reg_212[17]_i_3_n_3 ;
  wire \g1_reg_212[3]_i_10_n_3 ;
  wire \g1_reg_212[3]_i_12_n_3 ;
  wire \g1_reg_212[3]_i_13_n_3 ;
  wire \g1_reg_212[3]_i_14_n_3 ;
  wire \g1_reg_212[3]_i_15_n_3 ;
  wire \g1_reg_212[3]_i_3_n_3 ;
  wire \g1_reg_212[3]_i_4_n_3 ;
  wire \g1_reg_212[3]_i_5_n_3 ;
  wire \g1_reg_212[3]_i_6_n_3 ;
  wire \g1_reg_212[3]_i_7_n_3 ;
  wire \g1_reg_212[3]_i_8_n_3 ;
  wire \g1_reg_212[3]_i_9_n_3 ;
  wire \g1_reg_212[7]_i_10_n_3 ;
  wire \g1_reg_212[7]_i_12_n_3 ;
  wire \g1_reg_212[7]_i_13_n_3 ;
  wire \g1_reg_212[7]_i_14_n_3 ;
  wire \g1_reg_212[7]_i_15_n_3 ;
  wire \g1_reg_212[7]_i_3_n_3 ;
  wire \g1_reg_212[7]_i_4_n_3 ;
  wire \g1_reg_212[7]_i_5_n_3 ;
  wire \g1_reg_212[7]_i_6_n_3 ;
  wire \g1_reg_212[7]_i_7_n_3 ;
  wire \g1_reg_212[7]_i_8_n_3 ;
  wire \g1_reg_212[7]_i_9_n_3 ;
  wire \g1_reg_212_reg[11]_i_11_n_3 ;
  wire \g1_reg_212_reg[11]_i_11_n_4 ;
  wire \g1_reg_212_reg[11]_i_11_n_5 ;
  wire \g1_reg_212_reg[11]_i_11_n_6 ;
  wire \g1_reg_212_reg[11]_i_1_n_3 ;
  wire \g1_reg_212_reg[11]_i_1_n_4 ;
  wire \g1_reg_212_reg[11]_i_1_n_5 ;
  wire \g1_reg_212_reg[11]_i_1_n_6 ;
  wire \g1_reg_212_reg[11]_i_2_n_3 ;
  wire \g1_reg_212_reg[11]_i_2_n_4 ;
  wire \g1_reg_212_reg[11]_i_2_n_5 ;
  wire \g1_reg_212_reg[11]_i_2_n_6 ;
  wire \g1_reg_212_reg[15]_i_12_n_3 ;
  wire \g1_reg_212_reg[15]_i_12_n_4 ;
  wire \g1_reg_212_reg[15]_i_12_n_5 ;
  wire \g1_reg_212_reg[15]_i_12_n_6 ;
  wire \g1_reg_212_reg[15]_i_1_n_3 ;
  wire \g1_reg_212_reg[15]_i_1_n_4 ;
  wire \g1_reg_212_reg[15]_i_1_n_5 ;
  wire \g1_reg_212_reg[15]_i_1_n_6 ;
  wire \g1_reg_212_reg[15]_i_2_n_3 ;
  wire \g1_reg_212_reg[15]_i_2_n_4 ;
  wire \g1_reg_212_reg[15]_i_2_n_5 ;
  wire \g1_reg_212_reg[15]_i_2_n_6 ;
  wire \g1_reg_212_reg[17]_i_1_n_6 ;
  wire \g1_reg_212_reg[17]_i_2_n_6 ;
  wire \g1_reg_212_reg[17]_i_4_n_6 ;
  wire \g1_reg_212_reg[3]_i_11_n_3 ;
  wire \g1_reg_212_reg[3]_i_11_n_4 ;
  wire \g1_reg_212_reg[3]_i_11_n_5 ;
  wire \g1_reg_212_reg[3]_i_11_n_6 ;
  wire \g1_reg_212_reg[3]_i_1_n_3 ;
  wire \g1_reg_212_reg[3]_i_1_n_4 ;
  wire \g1_reg_212_reg[3]_i_1_n_5 ;
  wire \g1_reg_212_reg[3]_i_1_n_6 ;
  wire \g1_reg_212_reg[3]_i_2_n_3 ;
  wire \g1_reg_212_reg[3]_i_2_n_4 ;
  wire \g1_reg_212_reg[3]_i_2_n_5 ;
  wire \g1_reg_212_reg[3]_i_2_n_6 ;
  wire \g1_reg_212_reg[7]_i_11_n_3 ;
  wire \g1_reg_212_reg[7]_i_11_n_4 ;
  wire \g1_reg_212_reg[7]_i_11_n_5 ;
  wire \g1_reg_212_reg[7]_i_11_n_6 ;
  wire \g1_reg_212_reg[7]_i_1_n_3 ;
  wire \g1_reg_212_reg[7]_i_1_n_4 ;
  wire \g1_reg_212_reg[7]_i_1_n_5 ;
  wire \g1_reg_212_reg[7]_i_1_n_6 ;
  wire \g1_reg_212_reg[7]_i_2_n_3 ;
  wire \g1_reg_212_reg[7]_i_2_n_4 ;
  wire \g1_reg_212_reg[7]_i_2_n_5 ;
  wire \g1_reg_212_reg[7]_i_2_n_6 ;
  wire gradxyg_data_full_n;
  wire [15:0]grp_xFApplyMask3x3_3_s_fu_359_p_i00;
  wire [15:0]grp_xFApplyMask3x3_3_s_fu_359_p_i10;
  wire [15:0]grp_xFApplyMask3x3_3_s_fu_359_p_i20;
  wire [15:2]p_0_in;
  wire [15:0]p_i00_int_reg;
  wire [15:0]\p_i00_int_reg_reg[15]_0 ;
  wire [15:0]\p_i00_int_reg_reg[15]_1 ;
  wire [15:0]p_i01_int_reg;
  wire [15:0]\p_i01_int_reg_reg[15]_0 ;
  wire [15:0]p_i02_int_reg;
  wire \p_i02_int_reg[15]_i_1__1_n_3 ;
  wire [15:0]\p_i02_int_reg_reg[15]_0 ;
  wire [15:0]p_i10_int_reg;
  wire \p_i10_int_reg_reg[0]_0 ;
  wire [15:0]\p_i10_int_reg_reg[15]_0 ;
  wire [15:0]\p_i10_int_reg_reg[15]_1 ;
  wire [15:0]p_i11_int_reg;
  wire [15:0]\p_i11_int_reg_reg[15]_0 ;
  wire [15:0]p_i12_int_reg;
  wire [15:0]\p_i12_int_reg_reg[15]_0 ;
  wire [15:0]p_i20_int_reg;
  wire [15:0]\p_i20_int_reg_reg[15]_0 ;
  wire [15:0]\p_i20_int_reg_reg[15]_1 ;
  wire [15:0]p_i21_int_reg;
  wire [15:0]\p_i21_int_reg_reg[15]_0 ;
  wire [15:0]p_i22_int_reg;
  wire [15:0]\p_i22_int_reg_reg[15]_0 ;
  wire [13:0]p_reg_reg;
  wire p_reg_reg_i_10_n_3;
  wire p_reg_reg_i_11_n_3;
  wire p_reg_reg_i_12_n_3;
  wire p_reg_reg_i_13_n_3;
  wire p_reg_reg_i_14_n_3;
  wire p_reg_reg_i_15_n_3;
  wire p_reg_reg_i_16_n_3;
  wire p_reg_reg_i_17_n_3;
  wire p_reg_reg_i_18_n_3;
  wire p_reg_reg_i_19_n_3;
  wire p_reg_reg_i_1_n_5;
  wire p_reg_reg_i_1_n_6;
  wire p_reg_reg_i_20_n_3;
  wire p_reg_reg_i_21_n_3;
  wire p_reg_reg_i_22_n_3;
  wire p_reg_reg_i_23_n_3;
  wire p_reg_reg_i_24_n_3;
  wire p_reg_reg_i_2_n_3;
  wire p_reg_reg_i_2_n_4;
  wire p_reg_reg_i_2_n_5;
  wire p_reg_reg_i_2_n_6;
  wire p_reg_reg_i_3_n_3;
  wire p_reg_reg_i_3_n_4;
  wire p_reg_reg_i_3_n_5;
  wire p_reg_reg_i_3_n_6;
  wire p_reg_reg_i_4_n_3;
  wire p_reg_reg_i_4_n_4;
  wire p_reg_reg_i_4_n_5;
  wire p_reg_reg_i_4_n_6;
  wire p_reg_reg_i_5_n_3;
  wire p_reg_reg_i_5_n_4;
  wire p_reg_reg_i_5_n_5;
  wire p_reg_reg_i_5_n_6;
  wire p_reg_reg_i_6_n_3;
  wire p_reg_reg_i_8_n_3;
  wire p_reg_reg_i_9_n_3;
  wire [18:0]ret_20_fu_172_p2;
  wire [15:0]sext_ln69_1_fu_142_p1__1;
  wire [15:0]sext_ln69_2_fu_152_p1__1;
  wire [15:0]sext_ln69_3_fu_156_p1__1;
  wire [15:0]sext_ln69_fu_138_p1__1;
  wire [3:1]\NLW_g0_reg_207_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_g0_reg_207_reg[17]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_g0_reg_207_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_g0_reg_207_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_g0_reg_207_reg[17]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_g0_reg_207_reg[17]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_g1_reg_212_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_g1_reg_212_reg[17]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_g1_reg_212_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_g1_reg_212_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_g1_reg_212_reg[17]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_g1_reg_212_reg[17]_i_4_O_UNCONNECTED ;
  wire [3:2]NLW_p_reg_reg_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(p_0_in[10]),
        .I1(ap_return_int_reg[10]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(p_0_in[11]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(p_0_in[12]),
        .I1(ap_return_int_reg[12]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(p_0_in[13]),
        .I1(ap_return_int_reg[13]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[11]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(p_0_in[14]),
        .I1(ap_return_int_reg[14]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(p_0_in[15]),
        .I1(ap_return_int_reg[15]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(p_0_in[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(p_0_in[3]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(p_0_in[4]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(p_0_in[5]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(p_0_in[6]),
        .I1(ap_return_int_reg[6]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(p_0_in[7]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(p_0_in[8]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(p_0_in[9]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[7]));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0 am_addmul_19s_16s_13ns_31_4_0_U125
       (.D(p_0_in),
        .Q(p_i11_int_reg),
        .S(am_addmul_19s_16s_13ns_31_4_0_U125_n_17),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(g1_reg_212[17]),
        .p_reg_reg_0(g0_reg_207[17]),
        .ret_20_fu_172_p2(ret_20_fu_172_p2));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    ap_ce_reg_i_1__2
       (.I0(Q[5]),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_ce_reg_i_2__1_n_3),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ap_ce_reg_i_1__2_n_3));
  LUT4 #(
    .INIT(16'hFFF4)) 
    ap_ce_reg_i_2__1
       (.I0(gradxyg_data_full_n),
        .I1(Q[7]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(ap_ce_reg_i_2__1_n_3));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ce_reg_i_1__2_n_3),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[12]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[13]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[14]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[15]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_10 
       (.I0(p_i22_int_reg[8]),
        .I1(p_i20_int_reg[8]),
        .O(\g0_reg_207[11]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_12 
       (.I0(p_i02_int_reg[11]),
        .I1(p_i00_int_reg[11]),
        .O(\g0_reg_207[11]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_13 
       (.I0(p_i02_int_reg[10]),
        .I1(p_i00_int_reg[10]),
        .O(\g0_reg_207[11]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_14 
       (.I0(p_i02_int_reg[9]),
        .I1(p_i00_int_reg[9]),
        .O(\g0_reg_207[11]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_15 
       (.I0(p_i02_int_reg[8]),
        .I1(p_i00_int_reg[8]),
        .O(\g0_reg_207[11]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_3 
       (.I0(sext_ln69_1_fu_142_p1__1[11]),
        .I1(sext_ln69_fu_138_p1__1[11]),
        .O(\g0_reg_207[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_4 
       (.I0(sext_ln69_1_fu_142_p1__1[10]),
        .I1(sext_ln69_fu_138_p1__1[10]),
        .O(\g0_reg_207[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_5 
       (.I0(sext_ln69_1_fu_142_p1__1[9]),
        .I1(sext_ln69_fu_138_p1__1[9]),
        .O(\g0_reg_207[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_6 
       (.I0(sext_ln69_1_fu_142_p1__1[8]),
        .I1(sext_ln69_fu_138_p1__1[8]),
        .O(\g0_reg_207[11]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_7 
       (.I0(p_i22_int_reg[11]),
        .I1(p_i20_int_reg[11]),
        .O(\g0_reg_207[11]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_8 
       (.I0(p_i22_int_reg[10]),
        .I1(p_i20_int_reg[10]),
        .O(\g0_reg_207[11]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_9 
       (.I0(p_i22_int_reg[9]),
        .I1(p_i20_int_reg[9]),
        .O(\g0_reg_207[11]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_10 
       (.I0(p_i22_int_reg[13]),
        .I1(p_i20_int_reg[13]),
        .O(\g0_reg_207[15]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_11 
       (.I0(p_i22_int_reg[12]),
        .I1(p_i20_int_reg[12]),
        .O(\g0_reg_207[15]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g0_reg_207[15]_i_13 
       (.I0(p_i02_int_reg[15]),
        .O(\g0_reg_207[15]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_14__1 
       (.I0(p_i02_int_reg[15]),
        .I1(p_i00_int_reg[15]),
        .O(\g0_reg_207[15]_i_14__1_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_15 
       (.I0(p_i02_int_reg[14]),
        .I1(p_i00_int_reg[14]),
        .O(\g0_reg_207[15]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_16 
       (.I0(p_i02_int_reg[13]),
        .I1(p_i00_int_reg[13]),
        .O(\g0_reg_207[15]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_17 
       (.I0(p_i02_int_reg[12]),
        .I1(p_i00_int_reg[12]),
        .O(\g0_reg_207[15]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_3 
       (.I0(sext_ln69_1_fu_142_p1__1[15]),
        .I1(sext_ln69_fu_138_p1__1[15]),
        .O(\g0_reg_207[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_4 
       (.I0(sext_ln69_1_fu_142_p1__1[14]),
        .I1(sext_ln69_fu_138_p1__1[14]),
        .O(\g0_reg_207[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_5 
       (.I0(sext_ln69_1_fu_142_p1__1[13]),
        .I1(sext_ln69_fu_138_p1__1[13]),
        .O(\g0_reg_207[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_6 
       (.I0(sext_ln69_1_fu_142_p1__1[12]),
        .I1(sext_ln69_fu_138_p1__1[12]),
        .O(\g0_reg_207[15]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g0_reg_207[15]_i_7 
       (.I0(p_i22_int_reg[15]),
        .O(\g0_reg_207[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_8__1 
       (.I0(p_i22_int_reg[15]),
        .I1(p_i20_int_reg[15]),
        .O(\g0_reg_207[15]_i_8__1_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_9 
       (.I0(p_i22_int_reg[14]),
        .I1(p_i20_int_reg[14]),
        .O(\g0_reg_207[15]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[17]_i_3 
       (.I0(\g0_reg_207_reg[17]_i_2_n_6 ),
        .I1(\g0_reg_207_reg[17]_i_4_n_6 ),
        .O(\g0_reg_207[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_10 
       (.I0(p_i22_int_reg[0]),
        .I1(p_i20_int_reg[0]),
        .O(\g0_reg_207[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_12 
       (.I0(p_i02_int_reg[3]),
        .I1(p_i00_int_reg[3]),
        .O(\g0_reg_207[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_13 
       (.I0(p_i02_int_reg[2]),
        .I1(p_i00_int_reg[2]),
        .O(\g0_reg_207[3]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_14 
       (.I0(p_i02_int_reg[1]),
        .I1(p_i00_int_reg[1]),
        .O(\g0_reg_207[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_15 
       (.I0(p_i02_int_reg[0]),
        .I1(p_i00_int_reg[0]),
        .O(\g0_reg_207[3]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_3 
       (.I0(sext_ln69_1_fu_142_p1__1[3]),
        .I1(sext_ln69_fu_138_p1__1[3]),
        .O(\g0_reg_207[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_4 
       (.I0(sext_ln69_1_fu_142_p1__1[2]),
        .I1(sext_ln69_fu_138_p1__1[2]),
        .O(\g0_reg_207[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_5 
       (.I0(sext_ln69_1_fu_142_p1__1[1]),
        .I1(sext_ln69_fu_138_p1__1[1]),
        .O(\g0_reg_207[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_6 
       (.I0(sext_ln69_1_fu_142_p1__1[0]),
        .I1(sext_ln69_fu_138_p1__1[0]),
        .O(\g0_reg_207[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_7 
       (.I0(p_i22_int_reg[3]),
        .I1(p_i20_int_reg[3]),
        .O(\g0_reg_207[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_8 
       (.I0(p_i22_int_reg[2]),
        .I1(p_i20_int_reg[2]),
        .O(\g0_reg_207[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_9 
       (.I0(p_i22_int_reg[1]),
        .I1(p_i20_int_reg[1]),
        .O(\g0_reg_207[3]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_10 
       (.I0(p_i22_int_reg[4]),
        .I1(p_i20_int_reg[4]),
        .O(\g0_reg_207[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_12 
       (.I0(p_i02_int_reg[7]),
        .I1(p_i00_int_reg[7]),
        .O(\g0_reg_207[7]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_13 
       (.I0(p_i02_int_reg[6]),
        .I1(p_i00_int_reg[6]),
        .O(\g0_reg_207[7]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_14 
       (.I0(p_i02_int_reg[5]),
        .I1(p_i00_int_reg[5]),
        .O(\g0_reg_207[7]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_15 
       (.I0(p_i02_int_reg[4]),
        .I1(p_i00_int_reg[4]),
        .O(\g0_reg_207[7]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_3 
       (.I0(sext_ln69_1_fu_142_p1__1[7]),
        .I1(sext_ln69_fu_138_p1__1[7]),
        .O(\g0_reg_207[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_4 
       (.I0(sext_ln69_1_fu_142_p1__1[6]),
        .I1(sext_ln69_fu_138_p1__1[6]),
        .O(\g0_reg_207[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_5 
       (.I0(sext_ln69_1_fu_142_p1__1[5]),
        .I1(sext_ln69_fu_138_p1__1[5]),
        .O(\g0_reg_207[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_6 
       (.I0(sext_ln69_1_fu_142_p1__1[4]),
        .I1(sext_ln69_fu_138_p1__1[4]),
        .O(\g0_reg_207[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_7 
       (.I0(p_i22_int_reg[7]),
        .I1(p_i20_int_reg[7]),
        .O(\g0_reg_207[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_8 
       (.I0(p_i22_int_reg[6]),
        .I1(p_i20_int_reg[6]),
        .O(\g0_reg_207[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_9 
       (.I0(p_i22_int_reg[5]),
        .I1(p_i20_int_reg[5]),
        .O(\g0_reg_207[7]_i_9_n_3 ));
  FDRE \g0_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[0]),
        .Q(g0_reg_207[0]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[10]),
        .Q(g0_reg_207[10]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[11]),
        .Q(g0_reg_207[11]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[11]_i_1 
       (.CI(\g0_reg_207_reg[7]_i_1_n_3 ),
        .CO({\g0_reg_207_reg[11]_i_1_n_3 ,\g0_reg_207_reg[11]_i_1_n_4 ,\g0_reg_207_reg[11]_i_1_n_5 ,\g0_reg_207_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_1_fu_142_p1__1[11:8]),
        .O(g0_fu_146_p2[11:8]),
        .S({\g0_reg_207[11]_i_3_n_3 ,\g0_reg_207[11]_i_4_n_3 ,\g0_reg_207[11]_i_5_n_3 ,\g0_reg_207[11]_i_6_n_3 }));
  CARRY4 \g0_reg_207_reg[11]_i_11 
       (.CI(\g0_reg_207_reg[7]_i_11_n_3 ),
        .CO({\g0_reg_207_reg[11]_i_11_n_3 ,\g0_reg_207_reg[11]_i_11_n_4 ,\g0_reg_207_reg[11]_i_11_n_5 ,\g0_reg_207_reg[11]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i02_int_reg[11:8]),
        .O(sext_ln69_fu_138_p1__1[11:8]),
        .S({\g0_reg_207[11]_i_12_n_3 ,\g0_reg_207[11]_i_13_n_3 ,\g0_reg_207[11]_i_14_n_3 ,\g0_reg_207[11]_i_15_n_3 }));
  CARRY4 \g0_reg_207_reg[11]_i_2 
       (.CI(\g0_reg_207_reg[7]_i_2_n_3 ),
        .CO({\g0_reg_207_reg[11]_i_2_n_3 ,\g0_reg_207_reg[11]_i_2_n_4 ,\g0_reg_207_reg[11]_i_2_n_5 ,\g0_reg_207_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i22_int_reg[11:8]),
        .O(sext_ln69_1_fu_142_p1__1[11:8]),
        .S({\g0_reg_207[11]_i_7_n_3 ,\g0_reg_207[11]_i_8_n_3 ,\g0_reg_207[11]_i_9_n_3 ,\g0_reg_207[11]_i_10_n_3 }));
  FDRE \g0_reg_207_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[12]),
        .Q(g0_reg_207[12]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[13]),
        .Q(g0_reg_207[13]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[14]),
        .Q(g0_reg_207[14]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[15]),
        .Q(g0_reg_207[15]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[15]_i_1 
       (.CI(\g0_reg_207_reg[11]_i_1_n_3 ),
        .CO({\g0_reg_207_reg[15]_i_1_n_3 ,\g0_reg_207_reg[15]_i_1_n_4 ,\g0_reg_207_reg[15]_i_1_n_5 ,\g0_reg_207_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_1_fu_142_p1__1[15:12]),
        .O(g0_fu_146_p2[15:12]),
        .S({\g0_reg_207[15]_i_3_n_3 ,\g0_reg_207[15]_i_4_n_3 ,\g0_reg_207[15]_i_5_n_3 ,\g0_reg_207[15]_i_6_n_3 }));
  CARRY4 \g0_reg_207_reg[15]_i_12 
       (.CI(\g0_reg_207_reg[11]_i_11_n_3 ),
        .CO({\g0_reg_207_reg[15]_i_12_n_3 ,\g0_reg_207_reg[15]_i_12_n_4 ,\g0_reg_207_reg[15]_i_12_n_5 ,\g0_reg_207_reg[15]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\g0_reg_207[15]_i_13_n_3 ,p_i02_int_reg[14:12]}),
        .O(sext_ln69_fu_138_p1__1[15:12]),
        .S({\g0_reg_207[15]_i_14__1_n_3 ,\g0_reg_207[15]_i_15_n_3 ,\g0_reg_207[15]_i_16_n_3 ,\g0_reg_207[15]_i_17_n_3 }));
  CARRY4 \g0_reg_207_reg[15]_i_2 
       (.CI(\g0_reg_207_reg[11]_i_2_n_3 ),
        .CO({\g0_reg_207_reg[15]_i_2_n_3 ,\g0_reg_207_reg[15]_i_2_n_4 ,\g0_reg_207_reg[15]_i_2_n_5 ,\g0_reg_207_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\g0_reg_207[15]_i_7_n_3 ,p_i22_int_reg[14:12]}),
        .O(sext_ln69_1_fu_142_p1__1[15:12]),
        .S({\g0_reg_207[15]_i_8__1_n_3 ,\g0_reg_207[15]_i_9_n_3 ,\g0_reg_207[15]_i_10_n_3 ,\g0_reg_207[15]_i_11_n_3 }));
  FDRE \g0_reg_207_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[16]),
        .Q(g0_reg_207[16]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[17]),
        .Q(g0_reg_207[17]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[17]_i_1 
       (.CI(\g0_reg_207_reg[15]_i_1_n_3 ),
        .CO({\NLW_g0_reg_207_reg[17]_i_1_CO_UNCONNECTED [3:1],\g0_reg_207_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\g0_reg_207_reg[17]_i_2_n_6 }),
        .O({\NLW_g0_reg_207_reg[17]_i_1_O_UNCONNECTED [3:2],g0_fu_146_p2[17:16]}),
        .S({1'b0,1'b0,1'b1,\g0_reg_207[17]_i_3_n_3 }));
  CARRY4 \g0_reg_207_reg[17]_i_2 
       (.CI(\g0_reg_207_reg[15]_i_2_n_3 ),
        .CO({\NLW_g0_reg_207_reg[17]_i_2_CO_UNCONNECTED [3:1],\g0_reg_207_reg[17]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_g0_reg_207_reg[17]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \g0_reg_207_reg[17]_i_4 
       (.CI(\g0_reg_207_reg[15]_i_12_n_3 ),
        .CO({\NLW_g0_reg_207_reg[17]_i_4_CO_UNCONNECTED [3:1],\g0_reg_207_reg[17]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_g0_reg_207_reg[17]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \g0_reg_207_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[1]),
        .Q(g0_reg_207[1]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[2]),
        .Q(g0_reg_207[2]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[3]),
        .Q(g0_reg_207[3]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\g0_reg_207_reg[3]_i_1_n_3 ,\g0_reg_207_reg[3]_i_1_n_4 ,\g0_reg_207_reg[3]_i_1_n_5 ,\g0_reg_207_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_1_fu_142_p1__1[3:0]),
        .O(g0_fu_146_p2[3:0]),
        .S({\g0_reg_207[3]_i_3_n_3 ,\g0_reg_207[3]_i_4_n_3 ,\g0_reg_207[3]_i_5_n_3 ,\g0_reg_207[3]_i_6_n_3 }));
  CARRY4 \g0_reg_207_reg[3]_i_11 
       (.CI(1'b0),
        .CO({\g0_reg_207_reg[3]_i_11_n_3 ,\g0_reg_207_reg[3]_i_11_n_4 ,\g0_reg_207_reg[3]_i_11_n_5 ,\g0_reg_207_reg[3]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i02_int_reg[3:0]),
        .O(sext_ln69_fu_138_p1__1[3:0]),
        .S({\g0_reg_207[3]_i_12_n_3 ,\g0_reg_207[3]_i_13_n_3 ,\g0_reg_207[3]_i_14_n_3 ,\g0_reg_207[3]_i_15_n_3 }));
  CARRY4 \g0_reg_207_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\g0_reg_207_reg[3]_i_2_n_3 ,\g0_reg_207_reg[3]_i_2_n_4 ,\g0_reg_207_reg[3]_i_2_n_5 ,\g0_reg_207_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i22_int_reg[3:0]),
        .O(sext_ln69_1_fu_142_p1__1[3:0]),
        .S({\g0_reg_207[3]_i_7_n_3 ,\g0_reg_207[3]_i_8_n_3 ,\g0_reg_207[3]_i_9_n_3 ,\g0_reg_207[3]_i_10_n_3 }));
  FDRE \g0_reg_207_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[4]),
        .Q(g0_reg_207[4]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[5]),
        .Q(g0_reg_207[5]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[6]),
        .Q(g0_reg_207[6]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[7]),
        .Q(g0_reg_207[7]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[7]_i_1 
       (.CI(\g0_reg_207_reg[3]_i_1_n_3 ),
        .CO({\g0_reg_207_reg[7]_i_1_n_3 ,\g0_reg_207_reg[7]_i_1_n_4 ,\g0_reg_207_reg[7]_i_1_n_5 ,\g0_reg_207_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_1_fu_142_p1__1[7:4]),
        .O(g0_fu_146_p2[7:4]),
        .S({\g0_reg_207[7]_i_3_n_3 ,\g0_reg_207[7]_i_4_n_3 ,\g0_reg_207[7]_i_5_n_3 ,\g0_reg_207[7]_i_6_n_3 }));
  CARRY4 \g0_reg_207_reg[7]_i_11 
       (.CI(\g0_reg_207_reg[3]_i_11_n_3 ),
        .CO({\g0_reg_207_reg[7]_i_11_n_3 ,\g0_reg_207_reg[7]_i_11_n_4 ,\g0_reg_207_reg[7]_i_11_n_5 ,\g0_reg_207_reg[7]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i02_int_reg[7:4]),
        .O(sext_ln69_fu_138_p1__1[7:4]),
        .S({\g0_reg_207[7]_i_12_n_3 ,\g0_reg_207[7]_i_13_n_3 ,\g0_reg_207[7]_i_14_n_3 ,\g0_reg_207[7]_i_15_n_3 }));
  CARRY4 \g0_reg_207_reg[7]_i_2 
       (.CI(\g0_reg_207_reg[3]_i_2_n_3 ),
        .CO({\g0_reg_207_reg[7]_i_2_n_3 ,\g0_reg_207_reg[7]_i_2_n_4 ,\g0_reg_207_reg[7]_i_2_n_5 ,\g0_reg_207_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i22_int_reg[7:4]),
        .O(sext_ln69_1_fu_142_p1__1[7:4]),
        .S({\g0_reg_207[7]_i_7_n_3 ,\g0_reg_207[7]_i_8_n_3 ,\g0_reg_207[7]_i_9_n_3 ,\g0_reg_207[7]_i_10_n_3 }));
  FDRE \g0_reg_207_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[8]),
        .Q(g0_reg_207[8]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[9]),
        .Q(g0_reg_207[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_10 
       (.I0(p_i21_int_reg[8]),
        .I1(p_i12_int_reg[8]),
        .O(\g1_reg_212[11]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_12 
       (.I0(p_i10_int_reg[11]),
        .I1(p_i01_int_reg[11]),
        .O(\g1_reg_212[11]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_13 
       (.I0(p_i10_int_reg[10]),
        .I1(p_i01_int_reg[10]),
        .O(\g1_reg_212[11]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_14 
       (.I0(p_i10_int_reg[9]),
        .I1(p_i01_int_reg[9]),
        .O(\g1_reg_212[11]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_15 
       (.I0(p_i10_int_reg[8]),
        .I1(p_i01_int_reg[8]),
        .O(\g1_reg_212[11]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_3 
       (.I0(sext_ln69_3_fu_156_p1__1[11]),
        .I1(sext_ln69_2_fu_152_p1__1[11]),
        .O(\g1_reg_212[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_4 
       (.I0(sext_ln69_3_fu_156_p1__1[10]),
        .I1(sext_ln69_2_fu_152_p1__1[10]),
        .O(\g1_reg_212[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_5 
       (.I0(sext_ln69_3_fu_156_p1__1[9]),
        .I1(sext_ln69_2_fu_152_p1__1[9]),
        .O(\g1_reg_212[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_6 
       (.I0(sext_ln69_3_fu_156_p1__1[8]),
        .I1(sext_ln69_2_fu_152_p1__1[8]),
        .O(\g1_reg_212[11]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_7 
       (.I0(p_i21_int_reg[11]),
        .I1(p_i12_int_reg[11]),
        .O(\g1_reg_212[11]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_8 
       (.I0(p_i21_int_reg[10]),
        .I1(p_i12_int_reg[10]),
        .O(\g1_reg_212[11]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_9 
       (.I0(p_i21_int_reg[9]),
        .I1(p_i12_int_reg[9]),
        .O(\g1_reg_212[11]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_10 
       (.I0(p_i21_int_reg[13]),
        .I1(p_i12_int_reg[13]),
        .O(\g1_reg_212[15]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_11 
       (.I0(p_i21_int_reg[12]),
        .I1(p_i12_int_reg[12]),
        .O(\g1_reg_212[15]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g1_reg_212[15]_i_13 
       (.I0(p_i10_int_reg[15]),
        .O(\g1_reg_212[15]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_14__1 
       (.I0(p_i10_int_reg[15]),
        .I1(p_i01_int_reg[15]),
        .O(\g1_reg_212[15]_i_14__1_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_15 
       (.I0(p_i10_int_reg[14]),
        .I1(p_i01_int_reg[14]),
        .O(\g1_reg_212[15]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_16 
       (.I0(p_i10_int_reg[13]),
        .I1(p_i01_int_reg[13]),
        .O(\g1_reg_212[15]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_17 
       (.I0(p_i10_int_reg[12]),
        .I1(p_i01_int_reg[12]),
        .O(\g1_reg_212[15]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_3 
       (.I0(sext_ln69_3_fu_156_p1__1[15]),
        .I1(sext_ln69_2_fu_152_p1__1[15]),
        .O(\g1_reg_212[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_4 
       (.I0(sext_ln69_3_fu_156_p1__1[14]),
        .I1(sext_ln69_2_fu_152_p1__1[14]),
        .O(\g1_reg_212[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_5 
       (.I0(sext_ln69_3_fu_156_p1__1[13]),
        .I1(sext_ln69_2_fu_152_p1__1[13]),
        .O(\g1_reg_212[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_6 
       (.I0(sext_ln69_3_fu_156_p1__1[12]),
        .I1(sext_ln69_2_fu_152_p1__1[12]),
        .O(\g1_reg_212[15]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g1_reg_212[15]_i_7 
       (.I0(p_i21_int_reg[15]),
        .O(\g1_reg_212[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_8__1 
       (.I0(p_i21_int_reg[15]),
        .I1(p_i12_int_reg[15]),
        .O(\g1_reg_212[15]_i_8__1_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_9 
       (.I0(p_i21_int_reg[14]),
        .I1(p_i12_int_reg[14]),
        .O(\g1_reg_212[15]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[17]_i_3 
       (.I0(\g1_reg_212_reg[17]_i_2_n_6 ),
        .I1(\g1_reg_212_reg[17]_i_4_n_6 ),
        .O(\g1_reg_212[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_10 
       (.I0(p_i21_int_reg[0]),
        .I1(p_i12_int_reg[0]),
        .O(\g1_reg_212[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_12 
       (.I0(p_i10_int_reg[3]),
        .I1(p_i01_int_reg[3]),
        .O(\g1_reg_212[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_13 
       (.I0(p_i10_int_reg[2]),
        .I1(p_i01_int_reg[2]),
        .O(\g1_reg_212[3]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_14 
       (.I0(p_i10_int_reg[1]),
        .I1(p_i01_int_reg[1]),
        .O(\g1_reg_212[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_15 
       (.I0(p_i10_int_reg[0]),
        .I1(p_i01_int_reg[0]),
        .O(\g1_reg_212[3]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_3 
       (.I0(sext_ln69_3_fu_156_p1__1[3]),
        .I1(sext_ln69_2_fu_152_p1__1[3]),
        .O(\g1_reg_212[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_4 
       (.I0(sext_ln69_3_fu_156_p1__1[2]),
        .I1(sext_ln69_2_fu_152_p1__1[2]),
        .O(\g1_reg_212[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_5 
       (.I0(sext_ln69_3_fu_156_p1__1[1]),
        .I1(sext_ln69_2_fu_152_p1__1[1]),
        .O(\g1_reg_212[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_6 
       (.I0(sext_ln69_3_fu_156_p1__1[0]),
        .I1(sext_ln69_2_fu_152_p1__1[0]),
        .O(\g1_reg_212[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_7 
       (.I0(p_i21_int_reg[3]),
        .I1(p_i12_int_reg[3]),
        .O(\g1_reg_212[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_8 
       (.I0(p_i21_int_reg[2]),
        .I1(p_i12_int_reg[2]),
        .O(\g1_reg_212[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_9 
       (.I0(p_i21_int_reg[1]),
        .I1(p_i12_int_reg[1]),
        .O(\g1_reg_212[3]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_10 
       (.I0(p_i21_int_reg[4]),
        .I1(p_i12_int_reg[4]),
        .O(\g1_reg_212[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_12 
       (.I0(p_i10_int_reg[7]),
        .I1(p_i01_int_reg[7]),
        .O(\g1_reg_212[7]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_13 
       (.I0(p_i10_int_reg[6]),
        .I1(p_i01_int_reg[6]),
        .O(\g1_reg_212[7]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_14 
       (.I0(p_i10_int_reg[5]),
        .I1(p_i01_int_reg[5]),
        .O(\g1_reg_212[7]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_15 
       (.I0(p_i10_int_reg[4]),
        .I1(p_i01_int_reg[4]),
        .O(\g1_reg_212[7]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_3 
       (.I0(sext_ln69_3_fu_156_p1__1[7]),
        .I1(sext_ln69_2_fu_152_p1__1[7]),
        .O(\g1_reg_212[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_4 
       (.I0(sext_ln69_3_fu_156_p1__1[6]),
        .I1(sext_ln69_2_fu_152_p1__1[6]),
        .O(\g1_reg_212[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_5 
       (.I0(sext_ln69_3_fu_156_p1__1[5]),
        .I1(sext_ln69_2_fu_152_p1__1[5]),
        .O(\g1_reg_212[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_6 
       (.I0(sext_ln69_3_fu_156_p1__1[4]),
        .I1(sext_ln69_2_fu_152_p1__1[4]),
        .O(\g1_reg_212[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_7 
       (.I0(p_i21_int_reg[7]),
        .I1(p_i12_int_reg[7]),
        .O(\g1_reg_212[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_8 
       (.I0(p_i21_int_reg[6]),
        .I1(p_i12_int_reg[6]),
        .O(\g1_reg_212[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_9 
       (.I0(p_i21_int_reg[5]),
        .I1(p_i12_int_reg[5]),
        .O(\g1_reg_212[7]_i_9_n_3 ));
  FDRE \g1_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[0]),
        .Q(g1_reg_212[0]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[10]),
        .Q(g1_reg_212[10]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[11]),
        .Q(g1_reg_212[11]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[11]_i_1 
       (.CI(\g1_reg_212_reg[7]_i_1_n_3 ),
        .CO({\g1_reg_212_reg[11]_i_1_n_3 ,\g1_reg_212_reg[11]_i_1_n_4 ,\g1_reg_212_reg[11]_i_1_n_5 ,\g1_reg_212_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_3_fu_156_p1__1[11:8]),
        .O(g1_fu_160_p2[11:8]),
        .S({\g1_reg_212[11]_i_3_n_3 ,\g1_reg_212[11]_i_4_n_3 ,\g1_reg_212[11]_i_5_n_3 ,\g1_reg_212[11]_i_6_n_3 }));
  CARRY4 \g1_reg_212_reg[11]_i_11 
       (.CI(\g1_reg_212_reg[7]_i_11_n_3 ),
        .CO({\g1_reg_212_reg[11]_i_11_n_3 ,\g1_reg_212_reg[11]_i_11_n_4 ,\g1_reg_212_reg[11]_i_11_n_5 ,\g1_reg_212_reg[11]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i10_int_reg[11:8]),
        .O(sext_ln69_2_fu_152_p1__1[11:8]),
        .S({\g1_reg_212[11]_i_12_n_3 ,\g1_reg_212[11]_i_13_n_3 ,\g1_reg_212[11]_i_14_n_3 ,\g1_reg_212[11]_i_15_n_3 }));
  CARRY4 \g1_reg_212_reg[11]_i_2 
       (.CI(\g1_reg_212_reg[7]_i_2_n_3 ),
        .CO({\g1_reg_212_reg[11]_i_2_n_3 ,\g1_reg_212_reg[11]_i_2_n_4 ,\g1_reg_212_reg[11]_i_2_n_5 ,\g1_reg_212_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i21_int_reg[11:8]),
        .O(sext_ln69_3_fu_156_p1__1[11:8]),
        .S({\g1_reg_212[11]_i_7_n_3 ,\g1_reg_212[11]_i_8_n_3 ,\g1_reg_212[11]_i_9_n_3 ,\g1_reg_212[11]_i_10_n_3 }));
  FDRE \g1_reg_212_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[12]),
        .Q(g1_reg_212[12]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[13]),
        .Q(g1_reg_212[13]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[14]),
        .Q(g1_reg_212[14]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[15]),
        .Q(g1_reg_212[15]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[15]_i_1 
       (.CI(\g1_reg_212_reg[11]_i_1_n_3 ),
        .CO({\g1_reg_212_reg[15]_i_1_n_3 ,\g1_reg_212_reg[15]_i_1_n_4 ,\g1_reg_212_reg[15]_i_1_n_5 ,\g1_reg_212_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_3_fu_156_p1__1[15:12]),
        .O(g1_fu_160_p2[15:12]),
        .S({\g1_reg_212[15]_i_3_n_3 ,\g1_reg_212[15]_i_4_n_3 ,\g1_reg_212[15]_i_5_n_3 ,\g1_reg_212[15]_i_6_n_3 }));
  CARRY4 \g1_reg_212_reg[15]_i_12 
       (.CI(\g1_reg_212_reg[11]_i_11_n_3 ),
        .CO({\g1_reg_212_reg[15]_i_12_n_3 ,\g1_reg_212_reg[15]_i_12_n_4 ,\g1_reg_212_reg[15]_i_12_n_5 ,\g1_reg_212_reg[15]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\g1_reg_212[15]_i_13_n_3 ,p_i10_int_reg[14:12]}),
        .O(sext_ln69_2_fu_152_p1__1[15:12]),
        .S({\g1_reg_212[15]_i_14__1_n_3 ,\g1_reg_212[15]_i_15_n_3 ,\g1_reg_212[15]_i_16_n_3 ,\g1_reg_212[15]_i_17_n_3 }));
  CARRY4 \g1_reg_212_reg[15]_i_2 
       (.CI(\g1_reg_212_reg[11]_i_2_n_3 ),
        .CO({\g1_reg_212_reg[15]_i_2_n_3 ,\g1_reg_212_reg[15]_i_2_n_4 ,\g1_reg_212_reg[15]_i_2_n_5 ,\g1_reg_212_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\g1_reg_212[15]_i_7_n_3 ,p_i21_int_reg[14:12]}),
        .O(sext_ln69_3_fu_156_p1__1[15:12]),
        .S({\g1_reg_212[15]_i_8__1_n_3 ,\g1_reg_212[15]_i_9_n_3 ,\g1_reg_212[15]_i_10_n_3 ,\g1_reg_212[15]_i_11_n_3 }));
  FDRE \g1_reg_212_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[16]),
        .Q(g1_reg_212[16]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[17]),
        .Q(g1_reg_212[17]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[17]_i_1 
       (.CI(\g1_reg_212_reg[15]_i_1_n_3 ),
        .CO({\NLW_g1_reg_212_reg[17]_i_1_CO_UNCONNECTED [3:1],\g1_reg_212_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\g1_reg_212_reg[17]_i_2_n_6 }),
        .O({\NLW_g1_reg_212_reg[17]_i_1_O_UNCONNECTED [3:2],g1_fu_160_p2[17:16]}),
        .S({1'b0,1'b0,1'b1,\g1_reg_212[17]_i_3_n_3 }));
  CARRY4 \g1_reg_212_reg[17]_i_2 
       (.CI(\g1_reg_212_reg[15]_i_2_n_3 ),
        .CO({\NLW_g1_reg_212_reg[17]_i_2_CO_UNCONNECTED [3:1],\g1_reg_212_reg[17]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_g1_reg_212_reg[17]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \g1_reg_212_reg[17]_i_4 
       (.CI(\g1_reg_212_reg[15]_i_12_n_3 ),
        .CO({\NLW_g1_reg_212_reg[17]_i_4_CO_UNCONNECTED [3:1],\g1_reg_212_reg[17]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_g1_reg_212_reg[17]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \g1_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[1]),
        .Q(g1_reg_212[1]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[2]),
        .Q(g1_reg_212[2]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[3]),
        .Q(g1_reg_212[3]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\g1_reg_212_reg[3]_i_1_n_3 ,\g1_reg_212_reg[3]_i_1_n_4 ,\g1_reg_212_reg[3]_i_1_n_5 ,\g1_reg_212_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_3_fu_156_p1__1[3:0]),
        .O(g1_fu_160_p2[3:0]),
        .S({\g1_reg_212[3]_i_3_n_3 ,\g1_reg_212[3]_i_4_n_3 ,\g1_reg_212[3]_i_5_n_3 ,\g1_reg_212[3]_i_6_n_3 }));
  CARRY4 \g1_reg_212_reg[3]_i_11 
       (.CI(1'b0),
        .CO({\g1_reg_212_reg[3]_i_11_n_3 ,\g1_reg_212_reg[3]_i_11_n_4 ,\g1_reg_212_reg[3]_i_11_n_5 ,\g1_reg_212_reg[3]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i10_int_reg[3:0]),
        .O(sext_ln69_2_fu_152_p1__1[3:0]),
        .S({\g1_reg_212[3]_i_12_n_3 ,\g1_reg_212[3]_i_13_n_3 ,\g1_reg_212[3]_i_14_n_3 ,\g1_reg_212[3]_i_15_n_3 }));
  CARRY4 \g1_reg_212_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\g1_reg_212_reg[3]_i_2_n_3 ,\g1_reg_212_reg[3]_i_2_n_4 ,\g1_reg_212_reg[3]_i_2_n_5 ,\g1_reg_212_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i21_int_reg[3:0]),
        .O(sext_ln69_3_fu_156_p1__1[3:0]),
        .S({\g1_reg_212[3]_i_7_n_3 ,\g1_reg_212[3]_i_8_n_3 ,\g1_reg_212[3]_i_9_n_3 ,\g1_reg_212[3]_i_10_n_3 }));
  FDRE \g1_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[4]),
        .Q(g1_reg_212[4]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[5]),
        .Q(g1_reg_212[5]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[6]),
        .Q(g1_reg_212[6]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[7]),
        .Q(g1_reg_212[7]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[7]_i_1 
       (.CI(\g1_reg_212_reg[3]_i_1_n_3 ),
        .CO({\g1_reg_212_reg[7]_i_1_n_3 ,\g1_reg_212_reg[7]_i_1_n_4 ,\g1_reg_212_reg[7]_i_1_n_5 ,\g1_reg_212_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_3_fu_156_p1__1[7:4]),
        .O(g1_fu_160_p2[7:4]),
        .S({\g1_reg_212[7]_i_3_n_3 ,\g1_reg_212[7]_i_4_n_3 ,\g1_reg_212[7]_i_5_n_3 ,\g1_reg_212[7]_i_6_n_3 }));
  CARRY4 \g1_reg_212_reg[7]_i_11 
       (.CI(\g1_reg_212_reg[3]_i_11_n_3 ),
        .CO({\g1_reg_212_reg[7]_i_11_n_3 ,\g1_reg_212_reg[7]_i_11_n_4 ,\g1_reg_212_reg[7]_i_11_n_5 ,\g1_reg_212_reg[7]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i10_int_reg[7:4]),
        .O(sext_ln69_2_fu_152_p1__1[7:4]),
        .S({\g1_reg_212[7]_i_12_n_3 ,\g1_reg_212[7]_i_13_n_3 ,\g1_reg_212[7]_i_14_n_3 ,\g1_reg_212[7]_i_15_n_3 }));
  CARRY4 \g1_reg_212_reg[7]_i_2 
       (.CI(\g1_reg_212_reg[3]_i_2_n_3 ),
        .CO({\g1_reg_212_reg[7]_i_2_n_3 ,\g1_reg_212_reg[7]_i_2_n_4 ,\g1_reg_212_reg[7]_i_2_n_5 ,\g1_reg_212_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i21_int_reg[7:4]),
        .O(sext_ln69_3_fu_156_p1__1[7:4]),
        .S({\g1_reg_212[7]_i_7_n_3 ,\g1_reg_212[7]_i_8_n_3 ,\g1_reg_212[7]_i_9_n_3 ,\g1_reg_212[7]_i_10_n_3 }));
  FDRE \g1_reg_212_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[8]),
        .Q(g1_reg_212[8]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[9]),
        .Q(g1_reg_212[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[0]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [0]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [0]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[0]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[10]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [10]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [10]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[10]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[11]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [11]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [11]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[11]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[12]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [12]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [12]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[12]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[13]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [13]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [13]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[13]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[14]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [14]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [14]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[14]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[15]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [15]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [15]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[15]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[1]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [1]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [1]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[1]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[2]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [2]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [2]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[2]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[3]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [3]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [3]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[3]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[4]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [4]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[4]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[5]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [5]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [5]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[5]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[6]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [6]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [6]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[6]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[7]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [7]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [7]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[7]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[8]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [8]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [8]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[8]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[9]_i_1__1 
       (.I0(\p_i00_int_reg_reg[15]_0 [9]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [9]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[9]));
  FDRE \p_i00_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[0]),
        .Q(p_i00_int_reg[0]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[10]),
        .Q(p_i00_int_reg[10]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[11]),
        .Q(p_i00_int_reg[11]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[12]),
        .Q(p_i00_int_reg[12]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[13]),
        .Q(p_i00_int_reg[13]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[14]),
        .Q(p_i00_int_reg[14]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[15]),
        .Q(p_i00_int_reg[15]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[1]),
        .Q(p_i00_int_reg[1]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[2]),
        .Q(p_i00_int_reg[2]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[3]),
        .Q(p_i00_int_reg[3]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[4]),
        .Q(p_i00_int_reg[4]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[5]),
        .Q(p_i00_int_reg[5]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[6]),
        .Q(p_i00_int_reg[6]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[7]),
        .Q(p_i00_int_reg[7]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[8]),
        .Q(p_i00_int_reg[8]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[9]),
        .Q(p_i00_int_reg[9]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [0]),
        .Q(p_i01_int_reg[0]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [10]),
        .Q(p_i01_int_reg[10]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [11]),
        .Q(p_i01_int_reg[11]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [12]),
        .Q(p_i01_int_reg[12]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [13]),
        .Q(p_i01_int_reg[13]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [14]),
        .Q(p_i01_int_reg[14]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [15]),
        .Q(p_i01_int_reg[15]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [1]),
        .Q(p_i01_int_reg[1]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [2]),
        .Q(p_i01_int_reg[2]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [3]),
        .Q(p_i01_int_reg[3]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [4]),
        .Q(p_i01_int_reg[4]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [5]),
        .Q(p_i01_int_reg[5]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [6]),
        .Q(p_i01_int_reg[6]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [7]),
        .Q(p_i01_int_reg[7]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [8]),
        .Q(p_i01_int_reg[8]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [9]),
        .Q(p_i01_int_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_i02_int_reg[15]_i_1__1 
       (.I0(Q[6]),
        .I1(ap_ce_reg_i_1__2_n_3),
        .O(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [0]),
        .Q(p_i02_int_reg[0]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [10]),
        .Q(p_i02_int_reg[10]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [11]),
        .Q(p_i02_int_reg[11]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [12]),
        .Q(p_i02_int_reg[12]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [13]),
        .Q(p_i02_int_reg[13]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [14]),
        .Q(p_i02_int_reg[14]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [15]),
        .Q(p_i02_int_reg[15]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [1]),
        .Q(p_i02_int_reg[1]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [2]),
        .Q(p_i02_int_reg[2]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [3]),
        .Q(p_i02_int_reg[3]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [4]),
        .Q(p_i02_int_reg[4]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [5]),
        .Q(p_i02_int_reg[5]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [6]),
        .Q(p_i02_int_reg[6]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [7]),
        .Q(p_i02_int_reg[7]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [8]),
        .Q(p_i02_int_reg[8]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i02_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [9]),
        .Q(p_i02_int_reg[9]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[0]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [0]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [0]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[0]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[10]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [10]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [10]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[10]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[11]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [11]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [11]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[11]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[12]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [12]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [12]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[12]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[13]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [13]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [13]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[13]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[14]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [14]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [14]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[14]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[15]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [15]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [15]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[15]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[1]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [1]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [1]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[1]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[2]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [2]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [2]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[2]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[3]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [3]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [3]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[3]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[4]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [4]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[4]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[5]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [5]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [5]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[5]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[6]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [6]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [6]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[6]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[7]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [7]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [7]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[7]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[8]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [8]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [8]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[8]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[9]_i_1__1 
       (.I0(\p_i10_int_reg_reg[15]_0 [9]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [9]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[9]));
  FDRE \p_i10_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[0]),
        .Q(p_i10_int_reg[0]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[10]),
        .Q(p_i10_int_reg[10]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[11]),
        .Q(p_i10_int_reg[11]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[12]),
        .Q(p_i10_int_reg[12]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[13]),
        .Q(p_i10_int_reg[13]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[14]),
        .Q(p_i10_int_reg[14]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[15]),
        .Q(p_i10_int_reg[15]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[1]),
        .Q(p_i10_int_reg[1]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[2]),
        .Q(p_i10_int_reg[2]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[3]),
        .Q(p_i10_int_reg[3]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[4]),
        .Q(p_i10_int_reg[4]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[5]),
        .Q(p_i10_int_reg[5]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[6]),
        .Q(p_i10_int_reg[6]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[7]),
        .Q(p_i10_int_reg[7]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[8]),
        .Q(p_i10_int_reg[8]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[9]),
        .Q(p_i10_int_reg[9]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [0]),
        .Q(p_i11_int_reg[0]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [10]),
        .Q(p_i11_int_reg[10]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [11]),
        .Q(p_i11_int_reg[11]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [12]),
        .Q(p_i11_int_reg[12]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [13]),
        .Q(p_i11_int_reg[13]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [14]),
        .Q(p_i11_int_reg[14]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [15]),
        .Q(p_i11_int_reg[15]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [1]),
        .Q(p_i11_int_reg[1]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [2]),
        .Q(p_i11_int_reg[2]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [3]),
        .Q(p_i11_int_reg[3]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [4]),
        .Q(p_i11_int_reg[4]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [5]),
        .Q(p_i11_int_reg[5]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [6]),
        .Q(p_i11_int_reg[6]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [7]),
        .Q(p_i11_int_reg[7]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [8]),
        .Q(p_i11_int_reg[8]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [9]),
        .Q(p_i11_int_reg[9]),
        .R(1'b0));
  FDRE \p_i12_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [0]),
        .Q(p_i12_int_reg[0]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [10]),
        .Q(p_i12_int_reg[10]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [11]),
        .Q(p_i12_int_reg[11]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [12]),
        .Q(p_i12_int_reg[12]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [13]),
        .Q(p_i12_int_reg[13]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [14]),
        .Q(p_i12_int_reg[14]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [15]),
        .Q(p_i12_int_reg[15]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [1]),
        .Q(p_i12_int_reg[1]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [2]),
        .Q(p_i12_int_reg[2]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [3]),
        .Q(p_i12_int_reg[3]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [4]),
        .Q(p_i12_int_reg[4]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [5]),
        .Q(p_i12_int_reg[5]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [6]),
        .Q(p_i12_int_reg[6]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [7]),
        .Q(p_i12_int_reg[7]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [8]),
        .Q(p_i12_int_reg[8]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i12_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [9]),
        .Q(p_i12_int_reg[9]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[0]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [0]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [0]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[0]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[10]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [10]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [10]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[10]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[11]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [11]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [11]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[11]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[12]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [12]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [12]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[12]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[13]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [13]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [13]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[13]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[14]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [14]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [14]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[14]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[15]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [15]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [15]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[15]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[1]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [1]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [1]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[1]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[2]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [2]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [2]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[2]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[3]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [3]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [3]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[3]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[4]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [4]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[4]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[5]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [5]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [5]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[5]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[6]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [6]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [6]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[6]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[7]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [7]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [7]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[7]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[8]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [8]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [8]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[8]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[9]_i_1__1 
       (.I0(\p_i20_int_reg_reg[15]_0 [9]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [9]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[9]));
  FDRE \p_i20_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[0]),
        .Q(p_i20_int_reg[0]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[10]),
        .Q(p_i20_int_reg[10]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[11]),
        .Q(p_i20_int_reg[11]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[12]),
        .Q(p_i20_int_reg[12]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[13]),
        .Q(p_i20_int_reg[13]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[14]),
        .Q(p_i20_int_reg[14]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[15]),
        .Q(p_i20_int_reg[15]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[1]),
        .Q(p_i20_int_reg[1]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[2]),
        .Q(p_i20_int_reg[2]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[3]),
        .Q(p_i20_int_reg[3]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[4]),
        .Q(p_i20_int_reg[4]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[5]),
        .Q(p_i20_int_reg[5]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[6]),
        .Q(p_i20_int_reg[6]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[7]),
        .Q(p_i20_int_reg[7]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[8]),
        .Q(p_i20_int_reg[8]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[9]),
        .Q(p_i20_int_reg[9]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [0]),
        .Q(p_i21_int_reg[0]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [10]),
        .Q(p_i21_int_reg[10]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [11]),
        .Q(p_i21_int_reg[11]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [12]),
        .Q(p_i21_int_reg[12]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [13]),
        .Q(p_i21_int_reg[13]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [14]),
        .Q(p_i21_int_reg[14]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [15]),
        .Q(p_i21_int_reg[15]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [1]),
        .Q(p_i21_int_reg[1]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [2]),
        .Q(p_i21_int_reg[2]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [3]),
        .Q(p_i21_int_reg[3]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [4]),
        .Q(p_i21_int_reg[4]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [5]),
        .Q(p_i21_int_reg[5]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [6]),
        .Q(p_i21_int_reg[6]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [7]),
        .Q(p_i21_int_reg[7]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [8]),
        .Q(p_i21_int_reg[8]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [9]),
        .Q(p_i21_int_reg[9]),
        .R(1'b0));
  FDRE \p_i22_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [0]),
        .Q(p_i22_int_reg[0]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [10]),
        .Q(p_i22_int_reg[10]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [11]),
        .Q(p_i22_int_reg[11]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [12]),
        .Q(p_i22_int_reg[12]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [13]),
        .Q(p_i22_int_reg[13]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [14]),
        .Q(p_i22_int_reg[14]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [15]),
        .Q(p_i22_int_reg[15]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [1]),
        .Q(p_i22_int_reg[1]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [2]),
        .Q(p_i22_int_reg[2]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [3]),
        .Q(p_i22_int_reg[3]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [4]),
        .Q(p_i22_int_reg[4]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [5]),
        .Q(p_i22_int_reg[5]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [6]),
        .Q(p_i22_int_reg[6]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [7]),
        .Q(p_i22_int_reg[7]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [8]),
        .Q(p_i22_int_reg[8]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  FDRE \p_i22_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__2_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [9]),
        .Q(p_i22_int_reg[9]),
        .R(\p_i02_int_reg[15]_i_1__1_n_3 ));
  CARRY4 p_reg_reg_i_1
       (.CI(p_reg_reg_i_2_n_3),
        .CO({NLW_p_reg_reg_i_1_CO_UNCONNECTED[3:2],p_reg_reg_i_1_n_5,p_reg_reg_i_1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg_reg_i_6_n_3,g1_reg_212[16]}),
        .O({NLW_p_reg_reg_i_1_O_UNCONNECTED[3],ret_20_fu_172_p2[18:16]}),
        .S({1'b0,1'b1,am_addmul_19s_16s_13ns_31_4_0_U125_n_17,p_reg_reg_i_8_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10
       (.I0(g1_reg_212[14]),
        .I1(g0_reg_207[14]),
        .O(p_reg_reg_i_10_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11
       (.I0(g1_reg_212[13]),
        .I1(g0_reg_207[13]),
        .O(p_reg_reg_i_11_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12
       (.I0(g1_reg_212[12]),
        .I1(g0_reg_207[12]),
        .O(p_reg_reg_i_12_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13
       (.I0(g1_reg_212[11]),
        .I1(g0_reg_207[11]),
        .O(p_reg_reg_i_13_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14
       (.I0(g1_reg_212[10]),
        .I1(g0_reg_207[10]),
        .O(p_reg_reg_i_14_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15
       (.I0(g1_reg_212[9]),
        .I1(g0_reg_207[9]),
        .O(p_reg_reg_i_15_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16
       (.I0(g1_reg_212[8]),
        .I1(g0_reg_207[8]),
        .O(p_reg_reg_i_16_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17
       (.I0(g1_reg_212[7]),
        .I1(g0_reg_207[7]),
        .O(p_reg_reg_i_17_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18
       (.I0(g1_reg_212[6]),
        .I1(g0_reg_207[6]),
        .O(p_reg_reg_i_18_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19
       (.I0(g1_reg_212[5]),
        .I1(g0_reg_207[5]),
        .O(p_reg_reg_i_19_n_3));
  CARRY4 p_reg_reg_i_2
       (.CI(p_reg_reg_i_3_n_3),
        .CO({p_reg_reg_i_2_n_3,p_reg_reg_i_2_n_4,p_reg_reg_i_2_n_5,p_reg_reg_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(g1_reg_212[15:12]),
        .O(ret_20_fu_172_p2[15:12]),
        .S({p_reg_reg_i_9_n_3,p_reg_reg_i_10_n_3,p_reg_reg_i_11_n_3,p_reg_reg_i_12_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20
       (.I0(g1_reg_212[4]),
        .I1(g0_reg_207[4]),
        .O(p_reg_reg_i_20_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21
       (.I0(g1_reg_212[3]),
        .I1(g0_reg_207[3]),
        .O(p_reg_reg_i_21_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22
       (.I0(g1_reg_212[2]),
        .I1(g0_reg_207[2]),
        .O(p_reg_reg_i_22_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23
       (.I0(g1_reg_212[1]),
        .I1(g0_reg_207[1]),
        .O(p_reg_reg_i_23_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24
       (.I0(g1_reg_212[0]),
        .I1(g0_reg_207[0]),
        .O(p_reg_reg_i_24_n_3));
  CARRY4 p_reg_reg_i_3
       (.CI(p_reg_reg_i_4_n_3),
        .CO({p_reg_reg_i_3_n_3,p_reg_reg_i_3_n_4,p_reg_reg_i_3_n_5,p_reg_reg_i_3_n_6}),
        .CYINIT(1'b0),
        .DI(g1_reg_212[11:8]),
        .O(ret_20_fu_172_p2[11:8]),
        .S({p_reg_reg_i_13_n_3,p_reg_reg_i_14_n_3,p_reg_reg_i_15_n_3,p_reg_reg_i_16_n_3}));
  CARRY4 p_reg_reg_i_4
       (.CI(p_reg_reg_i_5_n_3),
        .CO({p_reg_reg_i_4_n_3,p_reg_reg_i_4_n_4,p_reg_reg_i_4_n_5,p_reg_reg_i_4_n_6}),
        .CYINIT(1'b0),
        .DI(g1_reg_212[7:4]),
        .O(ret_20_fu_172_p2[7:4]),
        .S({p_reg_reg_i_17_n_3,p_reg_reg_i_18_n_3,p_reg_reg_i_19_n_3,p_reg_reg_i_20_n_3}));
  CARRY4 p_reg_reg_i_5
       (.CI(1'b0),
        .CO({p_reg_reg_i_5_n_3,p_reg_reg_i_5_n_4,p_reg_reg_i_5_n_5,p_reg_reg_i_5_n_6}),
        .CYINIT(1'b0),
        .DI(g1_reg_212[3:0]),
        .O(ret_20_fu_172_p2[3:0]),
        .S({p_reg_reg_i_21_n_3,p_reg_reg_i_22_n_3,p_reg_reg_i_23_n_3,p_reg_reg_i_24_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_6
       (.I0(g1_reg_212[17]),
        .O(p_reg_reg_i_6_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_8
       (.I0(g1_reg_212[16]),
        .I1(g0_reg_207[16]),
        .O(p_reg_reg_i_8_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9
       (.I0(g1_reg_212[15]),
        .I1(g0_reg_207[15]),
        .O(p_reg_reg_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFApplyMask3x3_3_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFApplyMask3x3_3_s_100
   (p_reg_reg,
    ap_clk,
    Q,
    ap_block_pp1_stage0_subdone,
    \p_i10_int_reg_reg[15]_0 ,
    ap_enable_reg_pp1_iter7,
    \p_i10_int_reg_reg[0]_0 ,
    \p_i10_int_reg_reg[15]_1 ,
    \p_i20_int_reg_reg[15]_0 ,
    \p_i20_int_reg_reg[15]_1 ,
    \p_i00_int_reg_reg[15]_0 ,
    \p_i00_int_reg_reg[15]_1 ,
    grady2g_data_full_n,
    \p_i02_int_reg_reg[15]_0 ,
    \p_i22_int_reg_reg[15]_0 ,
    \p_i01_int_reg_reg[15]_0 ,
    \p_i12_int_reg_reg[15]_0 ,
    \p_i21_int_reg_reg[15]_0 ,
    \p_i11_int_reg_reg[15]_0 );
  output [13:0]p_reg_reg;
  input ap_clk;
  input [7:0]Q;
  input ap_block_pp1_stage0_subdone;
  input [15:0]\p_i10_int_reg_reg[15]_0 ;
  input ap_enable_reg_pp1_iter7;
  input \p_i10_int_reg_reg[0]_0 ;
  input [15:0]\p_i10_int_reg_reg[15]_1 ;
  input [15:0]\p_i20_int_reg_reg[15]_0 ;
  input [15:0]\p_i20_int_reg_reg[15]_1 ;
  input [15:0]\p_i00_int_reg_reg[15]_0 ;
  input [15:0]\p_i00_int_reg_reg[15]_1 ;
  input grady2g_data_full_n;
  input [15:0]\p_i02_int_reg_reg[15]_0 ;
  input [15:0]\p_i22_int_reg_reg[15]_0 ;
  input [15:0]\p_i01_int_reg_reg[15]_0 ;
  input [15:0]\p_i12_int_reg_reg[15]_0 ;
  input [15:0]\p_i21_int_reg_reg[15]_0 ;
  input [15:0]\p_i11_int_reg_reg[15]_0 ;

  wire [7:0]Q;
  wire am_addmul_19s_16s_13ns_31_4_0_U125_n_17;
  wire ap_block_pp1_stage0_subdone;
  wire ap_ce_reg;
  wire ap_ce_reg_i_1__1_n_3;
  wire ap_ce_reg_i_2__0_n_3;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter7;
  wire [15:2]ap_return_int_reg;
  wire [17:0]g0_fu_146_p2;
  wire [17:0]g0_reg_207;
  wire \g0_reg_207[11]_i_10_n_3 ;
  wire \g0_reg_207[11]_i_12_n_3 ;
  wire \g0_reg_207[11]_i_13_n_3 ;
  wire \g0_reg_207[11]_i_14_n_3 ;
  wire \g0_reg_207[11]_i_15_n_3 ;
  wire \g0_reg_207[11]_i_3_n_3 ;
  wire \g0_reg_207[11]_i_4_n_3 ;
  wire \g0_reg_207[11]_i_5_n_3 ;
  wire \g0_reg_207[11]_i_6_n_3 ;
  wire \g0_reg_207[11]_i_7_n_3 ;
  wire \g0_reg_207[11]_i_8_n_3 ;
  wire \g0_reg_207[11]_i_9_n_3 ;
  wire \g0_reg_207[15]_i_10_n_3 ;
  wire \g0_reg_207[15]_i_11_n_3 ;
  wire \g0_reg_207[15]_i_13_n_3 ;
  wire \g0_reg_207[15]_i_14__0_n_3 ;
  wire \g0_reg_207[15]_i_15_n_3 ;
  wire \g0_reg_207[15]_i_16_n_3 ;
  wire \g0_reg_207[15]_i_17_n_3 ;
  wire \g0_reg_207[15]_i_3_n_3 ;
  wire \g0_reg_207[15]_i_4_n_3 ;
  wire \g0_reg_207[15]_i_5_n_3 ;
  wire \g0_reg_207[15]_i_6_n_3 ;
  wire \g0_reg_207[15]_i_7_n_3 ;
  wire \g0_reg_207[15]_i_8__0_n_3 ;
  wire \g0_reg_207[15]_i_9_n_3 ;
  wire \g0_reg_207[17]_i_3_n_3 ;
  wire \g0_reg_207[3]_i_10_n_3 ;
  wire \g0_reg_207[3]_i_12_n_3 ;
  wire \g0_reg_207[3]_i_13_n_3 ;
  wire \g0_reg_207[3]_i_14_n_3 ;
  wire \g0_reg_207[3]_i_15_n_3 ;
  wire \g0_reg_207[3]_i_3_n_3 ;
  wire \g0_reg_207[3]_i_4_n_3 ;
  wire \g0_reg_207[3]_i_5_n_3 ;
  wire \g0_reg_207[3]_i_6_n_3 ;
  wire \g0_reg_207[3]_i_7_n_3 ;
  wire \g0_reg_207[3]_i_8_n_3 ;
  wire \g0_reg_207[3]_i_9_n_3 ;
  wire \g0_reg_207[7]_i_10_n_3 ;
  wire \g0_reg_207[7]_i_12_n_3 ;
  wire \g0_reg_207[7]_i_13_n_3 ;
  wire \g0_reg_207[7]_i_14_n_3 ;
  wire \g0_reg_207[7]_i_15_n_3 ;
  wire \g0_reg_207[7]_i_3_n_3 ;
  wire \g0_reg_207[7]_i_4_n_3 ;
  wire \g0_reg_207[7]_i_5_n_3 ;
  wire \g0_reg_207[7]_i_6_n_3 ;
  wire \g0_reg_207[7]_i_7_n_3 ;
  wire \g0_reg_207[7]_i_8_n_3 ;
  wire \g0_reg_207[7]_i_9_n_3 ;
  wire \g0_reg_207_reg[11]_i_11_n_3 ;
  wire \g0_reg_207_reg[11]_i_11_n_4 ;
  wire \g0_reg_207_reg[11]_i_11_n_5 ;
  wire \g0_reg_207_reg[11]_i_11_n_6 ;
  wire \g0_reg_207_reg[11]_i_1_n_3 ;
  wire \g0_reg_207_reg[11]_i_1_n_4 ;
  wire \g0_reg_207_reg[11]_i_1_n_5 ;
  wire \g0_reg_207_reg[11]_i_1_n_6 ;
  wire \g0_reg_207_reg[11]_i_2_n_3 ;
  wire \g0_reg_207_reg[11]_i_2_n_4 ;
  wire \g0_reg_207_reg[11]_i_2_n_5 ;
  wire \g0_reg_207_reg[11]_i_2_n_6 ;
  wire \g0_reg_207_reg[15]_i_12_n_3 ;
  wire \g0_reg_207_reg[15]_i_12_n_4 ;
  wire \g0_reg_207_reg[15]_i_12_n_5 ;
  wire \g0_reg_207_reg[15]_i_12_n_6 ;
  wire \g0_reg_207_reg[15]_i_1_n_3 ;
  wire \g0_reg_207_reg[15]_i_1_n_4 ;
  wire \g0_reg_207_reg[15]_i_1_n_5 ;
  wire \g0_reg_207_reg[15]_i_1_n_6 ;
  wire \g0_reg_207_reg[15]_i_2_n_3 ;
  wire \g0_reg_207_reg[15]_i_2_n_4 ;
  wire \g0_reg_207_reg[15]_i_2_n_5 ;
  wire \g0_reg_207_reg[15]_i_2_n_6 ;
  wire \g0_reg_207_reg[17]_i_1_n_6 ;
  wire \g0_reg_207_reg[17]_i_2_n_6 ;
  wire \g0_reg_207_reg[17]_i_4_n_6 ;
  wire \g0_reg_207_reg[3]_i_11_n_3 ;
  wire \g0_reg_207_reg[3]_i_11_n_4 ;
  wire \g0_reg_207_reg[3]_i_11_n_5 ;
  wire \g0_reg_207_reg[3]_i_11_n_6 ;
  wire \g0_reg_207_reg[3]_i_1_n_3 ;
  wire \g0_reg_207_reg[3]_i_1_n_4 ;
  wire \g0_reg_207_reg[3]_i_1_n_5 ;
  wire \g0_reg_207_reg[3]_i_1_n_6 ;
  wire \g0_reg_207_reg[3]_i_2_n_3 ;
  wire \g0_reg_207_reg[3]_i_2_n_4 ;
  wire \g0_reg_207_reg[3]_i_2_n_5 ;
  wire \g0_reg_207_reg[3]_i_2_n_6 ;
  wire \g0_reg_207_reg[7]_i_11_n_3 ;
  wire \g0_reg_207_reg[7]_i_11_n_4 ;
  wire \g0_reg_207_reg[7]_i_11_n_5 ;
  wire \g0_reg_207_reg[7]_i_11_n_6 ;
  wire \g0_reg_207_reg[7]_i_1_n_3 ;
  wire \g0_reg_207_reg[7]_i_1_n_4 ;
  wire \g0_reg_207_reg[7]_i_1_n_5 ;
  wire \g0_reg_207_reg[7]_i_1_n_6 ;
  wire \g0_reg_207_reg[7]_i_2_n_3 ;
  wire \g0_reg_207_reg[7]_i_2_n_4 ;
  wire \g0_reg_207_reg[7]_i_2_n_5 ;
  wire \g0_reg_207_reg[7]_i_2_n_6 ;
  wire [17:0]g1_fu_160_p2;
  wire [17:0]g1_reg_212;
  wire \g1_reg_212[11]_i_10_n_3 ;
  wire \g1_reg_212[11]_i_12_n_3 ;
  wire \g1_reg_212[11]_i_13_n_3 ;
  wire \g1_reg_212[11]_i_14_n_3 ;
  wire \g1_reg_212[11]_i_15_n_3 ;
  wire \g1_reg_212[11]_i_3_n_3 ;
  wire \g1_reg_212[11]_i_4_n_3 ;
  wire \g1_reg_212[11]_i_5_n_3 ;
  wire \g1_reg_212[11]_i_6_n_3 ;
  wire \g1_reg_212[11]_i_7_n_3 ;
  wire \g1_reg_212[11]_i_8_n_3 ;
  wire \g1_reg_212[11]_i_9_n_3 ;
  wire \g1_reg_212[15]_i_10_n_3 ;
  wire \g1_reg_212[15]_i_11_n_3 ;
  wire \g1_reg_212[15]_i_13_n_3 ;
  wire \g1_reg_212[15]_i_14__0_n_3 ;
  wire \g1_reg_212[15]_i_15_n_3 ;
  wire \g1_reg_212[15]_i_16_n_3 ;
  wire \g1_reg_212[15]_i_17_n_3 ;
  wire \g1_reg_212[15]_i_3_n_3 ;
  wire \g1_reg_212[15]_i_4_n_3 ;
  wire \g1_reg_212[15]_i_5_n_3 ;
  wire \g1_reg_212[15]_i_6_n_3 ;
  wire \g1_reg_212[15]_i_7_n_3 ;
  wire \g1_reg_212[15]_i_8__0_n_3 ;
  wire \g1_reg_212[15]_i_9_n_3 ;
  wire \g1_reg_212[17]_i_3_n_3 ;
  wire \g1_reg_212[3]_i_10_n_3 ;
  wire \g1_reg_212[3]_i_12_n_3 ;
  wire \g1_reg_212[3]_i_13_n_3 ;
  wire \g1_reg_212[3]_i_14_n_3 ;
  wire \g1_reg_212[3]_i_15_n_3 ;
  wire \g1_reg_212[3]_i_3_n_3 ;
  wire \g1_reg_212[3]_i_4_n_3 ;
  wire \g1_reg_212[3]_i_5_n_3 ;
  wire \g1_reg_212[3]_i_6_n_3 ;
  wire \g1_reg_212[3]_i_7_n_3 ;
  wire \g1_reg_212[3]_i_8_n_3 ;
  wire \g1_reg_212[3]_i_9_n_3 ;
  wire \g1_reg_212[7]_i_10_n_3 ;
  wire \g1_reg_212[7]_i_12_n_3 ;
  wire \g1_reg_212[7]_i_13_n_3 ;
  wire \g1_reg_212[7]_i_14_n_3 ;
  wire \g1_reg_212[7]_i_15_n_3 ;
  wire \g1_reg_212[7]_i_3_n_3 ;
  wire \g1_reg_212[7]_i_4_n_3 ;
  wire \g1_reg_212[7]_i_5_n_3 ;
  wire \g1_reg_212[7]_i_6_n_3 ;
  wire \g1_reg_212[7]_i_7_n_3 ;
  wire \g1_reg_212[7]_i_8_n_3 ;
  wire \g1_reg_212[7]_i_9_n_3 ;
  wire \g1_reg_212_reg[11]_i_11_n_3 ;
  wire \g1_reg_212_reg[11]_i_11_n_4 ;
  wire \g1_reg_212_reg[11]_i_11_n_5 ;
  wire \g1_reg_212_reg[11]_i_11_n_6 ;
  wire \g1_reg_212_reg[11]_i_1_n_3 ;
  wire \g1_reg_212_reg[11]_i_1_n_4 ;
  wire \g1_reg_212_reg[11]_i_1_n_5 ;
  wire \g1_reg_212_reg[11]_i_1_n_6 ;
  wire \g1_reg_212_reg[11]_i_2_n_3 ;
  wire \g1_reg_212_reg[11]_i_2_n_4 ;
  wire \g1_reg_212_reg[11]_i_2_n_5 ;
  wire \g1_reg_212_reg[11]_i_2_n_6 ;
  wire \g1_reg_212_reg[15]_i_12_n_3 ;
  wire \g1_reg_212_reg[15]_i_12_n_4 ;
  wire \g1_reg_212_reg[15]_i_12_n_5 ;
  wire \g1_reg_212_reg[15]_i_12_n_6 ;
  wire \g1_reg_212_reg[15]_i_1_n_3 ;
  wire \g1_reg_212_reg[15]_i_1_n_4 ;
  wire \g1_reg_212_reg[15]_i_1_n_5 ;
  wire \g1_reg_212_reg[15]_i_1_n_6 ;
  wire \g1_reg_212_reg[15]_i_2_n_3 ;
  wire \g1_reg_212_reg[15]_i_2_n_4 ;
  wire \g1_reg_212_reg[15]_i_2_n_5 ;
  wire \g1_reg_212_reg[15]_i_2_n_6 ;
  wire \g1_reg_212_reg[17]_i_1_n_6 ;
  wire \g1_reg_212_reg[17]_i_2_n_6 ;
  wire \g1_reg_212_reg[17]_i_4_n_6 ;
  wire \g1_reg_212_reg[3]_i_11_n_3 ;
  wire \g1_reg_212_reg[3]_i_11_n_4 ;
  wire \g1_reg_212_reg[3]_i_11_n_5 ;
  wire \g1_reg_212_reg[3]_i_11_n_6 ;
  wire \g1_reg_212_reg[3]_i_1_n_3 ;
  wire \g1_reg_212_reg[3]_i_1_n_4 ;
  wire \g1_reg_212_reg[3]_i_1_n_5 ;
  wire \g1_reg_212_reg[3]_i_1_n_6 ;
  wire \g1_reg_212_reg[3]_i_2_n_3 ;
  wire \g1_reg_212_reg[3]_i_2_n_4 ;
  wire \g1_reg_212_reg[3]_i_2_n_5 ;
  wire \g1_reg_212_reg[3]_i_2_n_6 ;
  wire \g1_reg_212_reg[7]_i_11_n_3 ;
  wire \g1_reg_212_reg[7]_i_11_n_4 ;
  wire \g1_reg_212_reg[7]_i_11_n_5 ;
  wire \g1_reg_212_reg[7]_i_11_n_6 ;
  wire \g1_reg_212_reg[7]_i_1_n_3 ;
  wire \g1_reg_212_reg[7]_i_1_n_4 ;
  wire \g1_reg_212_reg[7]_i_1_n_5 ;
  wire \g1_reg_212_reg[7]_i_1_n_6 ;
  wire \g1_reg_212_reg[7]_i_2_n_3 ;
  wire \g1_reg_212_reg[7]_i_2_n_4 ;
  wire \g1_reg_212_reg[7]_i_2_n_5 ;
  wire \g1_reg_212_reg[7]_i_2_n_6 ;
  wire grady2g_data_full_n;
  wire [15:0]grp_xFApplyMask3x3_3_s_fu_359_p_i00;
  wire [15:0]grp_xFApplyMask3x3_3_s_fu_359_p_i10;
  wire [15:0]grp_xFApplyMask3x3_3_s_fu_359_p_i20;
  wire [15:2]p_0_in;
  wire [15:0]p_i00_int_reg;
  wire [15:0]\p_i00_int_reg_reg[15]_0 ;
  wire [15:0]\p_i00_int_reg_reg[15]_1 ;
  wire [15:0]p_i01_int_reg;
  wire [15:0]\p_i01_int_reg_reg[15]_0 ;
  wire [15:0]p_i02_int_reg;
  wire \p_i02_int_reg[15]_i_1__0_n_3 ;
  wire [15:0]\p_i02_int_reg_reg[15]_0 ;
  wire [15:0]p_i10_int_reg;
  wire \p_i10_int_reg_reg[0]_0 ;
  wire [15:0]\p_i10_int_reg_reg[15]_0 ;
  wire [15:0]\p_i10_int_reg_reg[15]_1 ;
  wire [15:0]p_i11_int_reg;
  wire [15:0]\p_i11_int_reg_reg[15]_0 ;
  wire [15:0]p_i12_int_reg;
  wire [15:0]\p_i12_int_reg_reg[15]_0 ;
  wire [15:0]p_i20_int_reg;
  wire [15:0]\p_i20_int_reg_reg[15]_0 ;
  wire [15:0]\p_i20_int_reg_reg[15]_1 ;
  wire [15:0]p_i21_int_reg;
  wire [15:0]\p_i21_int_reg_reg[15]_0 ;
  wire [15:0]p_i22_int_reg;
  wire [15:0]\p_i22_int_reg_reg[15]_0 ;
  wire [13:0]p_reg_reg;
  wire p_reg_reg_i_10_n_3;
  wire p_reg_reg_i_11_n_3;
  wire p_reg_reg_i_12_n_3;
  wire p_reg_reg_i_13_n_3;
  wire p_reg_reg_i_14_n_3;
  wire p_reg_reg_i_15_n_3;
  wire p_reg_reg_i_16_n_3;
  wire p_reg_reg_i_17_n_3;
  wire p_reg_reg_i_18_n_3;
  wire p_reg_reg_i_19_n_3;
  wire p_reg_reg_i_1_n_5;
  wire p_reg_reg_i_1_n_6;
  wire p_reg_reg_i_20_n_3;
  wire p_reg_reg_i_21_n_3;
  wire p_reg_reg_i_22_n_3;
  wire p_reg_reg_i_23_n_3;
  wire p_reg_reg_i_24_n_3;
  wire p_reg_reg_i_2_n_3;
  wire p_reg_reg_i_2_n_4;
  wire p_reg_reg_i_2_n_5;
  wire p_reg_reg_i_2_n_6;
  wire p_reg_reg_i_3_n_3;
  wire p_reg_reg_i_3_n_4;
  wire p_reg_reg_i_3_n_5;
  wire p_reg_reg_i_3_n_6;
  wire p_reg_reg_i_4_n_3;
  wire p_reg_reg_i_4_n_4;
  wire p_reg_reg_i_4_n_5;
  wire p_reg_reg_i_4_n_6;
  wire p_reg_reg_i_5_n_3;
  wire p_reg_reg_i_5_n_4;
  wire p_reg_reg_i_5_n_5;
  wire p_reg_reg_i_5_n_6;
  wire p_reg_reg_i_6_n_3;
  wire p_reg_reg_i_8_n_3;
  wire p_reg_reg_i_9_n_3;
  wire [18:0]ret_20_fu_172_p2;
  wire [15:0]sext_ln69_1_fu_142_p1__0;
  wire [15:0]sext_ln69_2_fu_152_p1__0;
  wire [15:0]sext_ln69_3_fu_156_p1__0;
  wire [15:0]sext_ln69_fu_138_p1__0;
  wire [3:1]\NLW_g0_reg_207_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_g0_reg_207_reg[17]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_g0_reg_207_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_g0_reg_207_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_g0_reg_207_reg[17]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_g0_reg_207_reg[17]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_g1_reg_212_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_g1_reg_212_reg[17]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_g1_reg_212_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_g1_reg_212_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_g1_reg_212_reg[17]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_g1_reg_212_reg[17]_i_4_O_UNCONNECTED ;
  wire [3:2]NLW_p_reg_reg_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(p_0_in[10]),
        .I1(ap_return_int_reg[10]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(p_0_in[11]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(p_0_in[12]),
        .I1(ap_return_int_reg[12]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(p_0_in[13]),
        .I1(ap_return_int_reg[13]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[11]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(p_0_in[14]),
        .I1(ap_return_int_reg[14]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(p_0_in[15]),
        .I1(ap_return_int_reg[15]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(p_0_in[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(p_0_in[3]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(p_0_in[4]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(p_0_in[5]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(p_0_in[6]),
        .I1(ap_return_int_reg[6]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(p_0_in[7]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(p_0_in[8]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(p_0_in[9]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[7]));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_101 am_addmul_19s_16s_13ns_31_4_0_U125
       (.D(p_0_in),
        .Q(p_i11_int_reg),
        .S(am_addmul_19s_16s_13ns_31_4_0_U125_n_17),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(g1_reg_212[17]),
        .p_reg_reg_0(g0_reg_207[17]),
        .ret_20_fu_172_p2(ret_20_fu_172_p2));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    ap_ce_reg_i_1__1
       (.I0(Q[5]),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_ce_reg_i_2__0_n_3),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ap_ce_reg_i_1__1_n_3));
  LUT4 #(
    .INIT(16'hFFF4)) 
    ap_ce_reg_i_2__0
       (.I0(grady2g_data_full_n),
        .I1(Q[7]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(ap_ce_reg_i_2__0_n_3));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ce_reg_i_1__1_n_3),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[12]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[13]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[14]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[15]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_10 
       (.I0(p_i22_int_reg[8]),
        .I1(p_i20_int_reg[8]),
        .O(\g0_reg_207[11]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_12 
       (.I0(p_i02_int_reg[11]),
        .I1(p_i00_int_reg[11]),
        .O(\g0_reg_207[11]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_13 
       (.I0(p_i02_int_reg[10]),
        .I1(p_i00_int_reg[10]),
        .O(\g0_reg_207[11]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_14 
       (.I0(p_i02_int_reg[9]),
        .I1(p_i00_int_reg[9]),
        .O(\g0_reg_207[11]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_15 
       (.I0(p_i02_int_reg[8]),
        .I1(p_i00_int_reg[8]),
        .O(\g0_reg_207[11]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_3 
       (.I0(sext_ln69_1_fu_142_p1__0[11]),
        .I1(sext_ln69_fu_138_p1__0[11]),
        .O(\g0_reg_207[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_4 
       (.I0(sext_ln69_1_fu_142_p1__0[10]),
        .I1(sext_ln69_fu_138_p1__0[10]),
        .O(\g0_reg_207[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_5 
       (.I0(sext_ln69_1_fu_142_p1__0[9]),
        .I1(sext_ln69_fu_138_p1__0[9]),
        .O(\g0_reg_207[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_6 
       (.I0(sext_ln69_1_fu_142_p1__0[8]),
        .I1(sext_ln69_fu_138_p1__0[8]),
        .O(\g0_reg_207[11]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_7 
       (.I0(p_i22_int_reg[11]),
        .I1(p_i20_int_reg[11]),
        .O(\g0_reg_207[11]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_8 
       (.I0(p_i22_int_reg[10]),
        .I1(p_i20_int_reg[10]),
        .O(\g0_reg_207[11]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_9 
       (.I0(p_i22_int_reg[9]),
        .I1(p_i20_int_reg[9]),
        .O(\g0_reg_207[11]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_10 
       (.I0(p_i22_int_reg[13]),
        .I1(p_i20_int_reg[13]),
        .O(\g0_reg_207[15]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_11 
       (.I0(p_i22_int_reg[12]),
        .I1(p_i20_int_reg[12]),
        .O(\g0_reg_207[15]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g0_reg_207[15]_i_13 
       (.I0(p_i02_int_reg[15]),
        .O(\g0_reg_207[15]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_14__0 
       (.I0(p_i02_int_reg[15]),
        .I1(p_i00_int_reg[15]),
        .O(\g0_reg_207[15]_i_14__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_15 
       (.I0(p_i02_int_reg[14]),
        .I1(p_i00_int_reg[14]),
        .O(\g0_reg_207[15]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_16 
       (.I0(p_i02_int_reg[13]),
        .I1(p_i00_int_reg[13]),
        .O(\g0_reg_207[15]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_17 
       (.I0(p_i02_int_reg[12]),
        .I1(p_i00_int_reg[12]),
        .O(\g0_reg_207[15]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_3 
       (.I0(sext_ln69_1_fu_142_p1__0[15]),
        .I1(sext_ln69_fu_138_p1__0[15]),
        .O(\g0_reg_207[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_4 
       (.I0(sext_ln69_1_fu_142_p1__0[14]),
        .I1(sext_ln69_fu_138_p1__0[14]),
        .O(\g0_reg_207[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_5 
       (.I0(sext_ln69_1_fu_142_p1__0[13]),
        .I1(sext_ln69_fu_138_p1__0[13]),
        .O(\g0_reg_207[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_6 
       (.I0(sext_ln69_1_fu_142_p1__0[12]),
        .I1(sext_ln69_fu_138_p1__0[12]),
        .O(\g0_reg_207[15]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g0_reg_207[15]_i_7 
       (.I0(p_i22_int_reg[15]),
        .O(\g0_reg_207[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_8__0 
       (.I0(p_i22_int_reg[15]),
        .I1(p_i20_int_reg[15]),
        .O(\g0_reg_207[15]_i_8__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_9 
       (.I0(p_i22_int_reg[14]),
        .I1(p_i20_int_reg[14]),
        .O(\g0_reg_207[15]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[17]_i_3 
       (.I0(\g0_reg_207_reg[17]_i_2_n_6 ),
        .I1(\g0_reg_207_reg[17]_i_4_n_6 ),
        .O(\g0_reg_207[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_10 
       (.I0(p_i22_int_reg[0]),
        .I1(p_i20_int_reg[0]),
        .O(\g0_reg_207[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_12 
       (.I0(p_i02_int_reg[3]),
        .I1(p_i00_int_reg[3]),
        .O(\g0_reg_207[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_13 
       (.I0(p_i02_int_reg[2]),
        .I1(p_i00_int_reg[2]),
        .O(\g0_reg_207[3]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_14 
       (.I0(p_i02_int_reg[1]),
        .I1(p_i00_int_reg[1]),
        .O(\g0_reg_207[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_15 
       (.I0(p_i02_int_reg[0]),
        .I1(p_i00_int_reg[0]),
        .O(\g0_reg_207[3]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_3 
       (.I0(sext_ln69_1_fu_142_p1__0[3]),
        .I1(sext_ln69_fu_138_p1__0[3]),
        .O(\g0_reg_207[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_4 
       (.I0(sext_ln69_1_fu_142_p1__0[2]),
        .I1(sext_ln69_fu_138_p1__0[2]),
        .O(\g0_reg_207[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_5 
       (.I0(sext_ln69_1_fu_142_p1__0[1]),
        .I1(sext_ln69_fu_138_p1__0[1]),
        .O(\g0_reg_207[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_6 
       (.I0(sext_ln69_1_fu_142_p1__0[0]),
        .I1(sext_ln69_fu_138_p1__0[0]),
        .O(\g0_reg_207[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_7 
       (.I0(p_i22_int_reg[3]),
        .I1(p_i20_int_reg[3]),
        .O(\g0_reg_207[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_8 
       (.I0(p_i22_int_reg[2]),
        .I1(p_i20_int_reg[2]),
        .O(\g0_reg_207[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_9 
       (.I0(p_i22_int_reg[1]),
        .I1(p_i20_int_reg[1]),
        .O(\g0_reg_207[3]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_10 
       (.I0(p_i22_int_reg[4]),
        .I1(p_i20_int_reg[4]),
        .O(\g0_reg_207[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_12 
       (.I0(p_i02_int_reg[7]),
        .I1(p_i00_int_reg[7]),
        .O(\g0_reg_207[7]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_13 
       (.I0(p_i02_int_reg[6]),
        .I1(p_i00_int_reg[6]),
        .O(\g0_reg_207[7]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_14 
       (.I0(p_i02_int_reg[5]),
        .I1(p_i00_int_reg[5]),
        .O(\g0_reg_207[7]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_15 
       (.I0(p_i02_int_reg[4]),
        .I1(p_i00_int_reg[4]),
        .O(\g0_reg_207[7]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_3 
       (.I0(sext_ln69_1_fu_142_p1__0[7]),
        .I1(sext_ln69_fu_138_p1__0[7]),
        .O(\g0_reg_207[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_4 
       (.I0(sext_ln69_1_fu_142_p1__0[6]),
        .I1(sext_ln69_fu_138_p1__0[6]),
        .O(\g0_reg_207[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_5 
       (.I0(sext_ln69_1_fu_142_p1__0[5]),
        .I1(sext_ln69_fu_138_p1__0[5]),
        .O(\g0_reg_207[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_6 
       (.I0(sext_ln69_1_fu_142_p1__0[4]),
        .I1(sext_ln69_fu_138_p1__0[4]),
        .O(\g0_reg_207[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_7 
       (.I0(p_i22_int_reg[7]),
        .I1(p_i20_int_reg[7]),
        .O(\g0_reg_207[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_8 
       (.I0(p_i22_int_reg[6]),
        .I1(p_i20_int_reg[6]),
        .O(\g0_reg_207[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_9 
       (.I0(p_i22_int_reg[5]),
        .I1(p_i20_int_reg[5]),
        .O(\g0_reg_207[7]_i_9_n_3 ));
  FDRE \g0_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[0]),
        .Q(g0_reg_207[0]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[10]),
        .Q(g0_reg_207[10]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[11]),
        .Q(g0_reg_207[11]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[11]_i_1 
       (.CI(\g0_reg_207_reg[7]_i_1_n_3 ),
        .CO({\g0_reg_207_reg[11]_i_1_n_3 ,\g0_reg_207_reg[11]_i_1_n_4 ,\g0_reg_207_reg[11]_i_1_n_5 ,\g0_reg_207_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_1_fu_142_p1__0[11:8]),
        .O(g0_fu_146_p2[11:8]),
        .S({\g0_reg_207[11]_i_3_n_3 ,\g0_reg_207[11]_i_4_n_3 ,\g0_reg_207[11]_i_5_n_3 ,\g0_reg_207[11]_i_6_n_3 }));
  CARRY4 \g0_reg_207_reg[11]_i_11 
       (.CI(\g0_reg_207_reg[7]_i_11_n_3 ),
        .CO({\g0_reg_207_reg[11]_i_11_n_3 ,\g0_reg_207_reg[11]_i_11_n_4 ,\g0_reg_207_reg[11]_i_11_n_5 ,\g0_reg_207_reg[11]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i02_int_reg[11:8]),
        .O(sext_ln69_fu_138_p1__0[11:8]),
        .S({\g0_reg_207[11]_i_12_n_3 ,\g0_reg_207[11]_i_13_n_3 ,\g0_reg_207[11]_i_14_n_3 ,\g0_reg_207[11]_i_15_n_3 }));
  CARRY4 \g0_reg_207_reg[11]_i_2 
       (.CI(\g0_reg_207_reg[7]_i_2_n_3 ),
        .CO({\g0_reg_207_reg[11]_i_2_n_3 ,\g0_reg_207_reg[11]_i_2_n_4 ,\g0_reg_207_reg[11]_i_2_n_5 ,\g0_reg_207_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i22_int_reg[11:8]),
        .O(sext_ln69_1_fu_142_p1__0[11:8]),
        .S({\g0_reg_207[11]_i_7_n_3 ,\g0_reg_207[11]_i_8_n_3 ,\g0_reg_207[11]_i_9_n_3 ,\g0_reg_207[11]_i_10_n_3 }));
  FDRE \g0_reg_207_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[12]),
        .Q(g0_reg_207[12]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[13]),
        .Q(g0_reg_207[13]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[14]),
        .Q(g0_reg_207[14]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[15]),
        .Q(g0_reg_207[15]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[15]_i_1 
       (.CI(\g0_reg_207_reg[11]_i_1_n_3 ),
        .CO({\g0_reg_207_reg[15]_i_1_n_3 ,\g0_reg_207_reg[15]_i_1_n_4 ,\g0_reg_207_reg[15]_i_1_n_5 ,\g0_reg_207_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_1_fu_142_p1__0[15:12]),
        .O(g0_fu_146_p2[15:12]),
        .S({\g0_reg_207[15]_i_3_n_3 ,\g0_reg_207[15]_i_4_n_3 ,\g0_reg_207[15]_i_5_n_3 ,\g0_reg_207[15]_i_6_n_3 }));
  CARRY4 \g0_reg_207_reg[15]_i_12 
       (.CI(\g0_reg_207_reg[11]_i_11_n_3 ),
        .CO({\g0_reg_207_reg[15]_i_12_n_3 ,\g0_reg_207_reg[15]_i_12_n_4 ,\g0_reg_207_reg[15]_i_12_n_5 ,\g0_reg_207_reg[15]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\g0_reg_207[15]_i_13_n_3 ,p_i02_int_reg[14:12]}),
        .O(sext_ln69_fu_138_p1__0[15:12]),
        .S({\g0_reg_207[15]_i_14__0_n_3 ,\g0_reg_207[15]_i_15_n_3 ,\g0_reg_207[15]_i_16_n_3 ,\g0_reg_207[15]_i_17_n_3 }));
  CARRY4 \g0_reg_207_reg[15]_i_2 
       (.CI(\g0_reg_207_reg[11]_i_2_n_3 ),
        .CO({\g0_reg_207_reg[15]_i_2_n_3 ,\g0_reg_207_reg[15]_i_2_n_4 ,\g0_reg_207_reg[15]_i_2_n_5 ,\g0_reg_207_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\g0_reg_207[15]_i_7_n_3 ,p_i22_int_reg[14:12]}),
        .O(sext_ln69_1_fu_142_p1__0[15:12]),
        .S({\g0_reg_207[15]_i_8__0_n_3 ,\g0_reg_207[15]_i_9_n_3 ,\g0_reg_207[15]_i_10_n_3 ,\g0_reg_207[15]_i_11_n_3 }));
  FDRE \g0_reg_207_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[16]),
        .Q(g0_reg_207[16]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[17]),
        .Q(g0_reg_207[17]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[17]_i_1 
       (.CI(\g0_reg_207_reg[15]_i_1_n_3 ),
        .CO({\NLW_g0_reg_207_reg[17]_i_1_CO_UNCONNECTED [3:1],\g0_reg_207_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\g0_reg_207_reg[17]_i_2_n_6 }),
        .O({\NLW_g0_reg_207_reg[17]_i_1_O_UNCONNECTED [3:2],g0_fu_146_p2[17:16]}),
        .S({1'b0,1'b0,1'b1,\g0_reg_207[17]_i_3_n_3 }));
  CARRY4 \g0_reg_207_reg[17]_i_2 
       (.CI(\g0_reg_207_reg[15]_i_2_n_3 ),
        .CO({\NLW_g0_reg_207_reg[17]_i_2_CO_UNCONNECTED [3:1],\g0_reg_207_reg[17]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_g0_reg_207_reg[17]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \g0_reg_207_reg[17]_i_4 
       (.CI(\g0_reg_207_reg[15]_i_12_n_3 ),
        .CO({\NLW_g0_reg_207_reg[17]_i_4_CO_UNCONNECTED [3:1],\g0_reg_207_reg[17]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_g0_reg_207_reg[17]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \g0_reg_207_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[1]),
        .Q(g0_reg_207[1]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[2]),
        .Q(g0_reg_207[2]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[3]),
        .Q(g0_reg_207[3]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\g0_reg_207_reg[3]_i_1_n_3 ,\g0_reg_207_reg[3]_i_1_n_4 ,\g0_reg_207_reg[3]_i_1_n_5 ,\g0_reg_207_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_1_fu_142_p1__0[3:0]),
        .O(g0_fu_146_p2[3:0]),
        .S({\g0_reg_207[3]_i_3_n_3 ,\g0_reg_207[3]_i_4_n_3 ,\g0_reg_207[3]_i_5_n_3 ,\g0_reg_207[3]_i_6_n_3 }));
  CARRY4 \g0_reg_207_reg[3]_i_11 
       (.CI(1'b0),
        .CO({\g0_reg_207_reg[3]_i_11_n_3 ,\g0_reg_207_reg[3]_i_11_n_4 ,\g0_reg_207_reg[3]_i_11_n_5 ,\g0_reg_207_reg[3]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i02_int_reg[3:0]),
        .O(sext_ln69_fu_138_p1__0[3:0]),
        .S({\g0_reg_207[3]_i_12_n_3 ,\g0_reg_207[3]_i_13_n_3 ,\g0_reg_207[3]_i_14_n_3 ,\g0_reg_207[3]_i_15_n_3 }));
  CARRY4 \g0_reg_207_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\g0_reg_207_reg[3]_i_2_n_3 ,\g0_reg_207_reg[3]_i_2_n_4 ,\g0_reg_207_reg[3]_i_2_n_5 ,\g0_reg_207_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i22_int_reg[3:0]),
        .O(sext_ln69_1_fu_142_p1__0[3:0]),
        .S({\g0_reg_207[3]_i_7_n_3 ,\g0_reg_207[3]_i_8_n_3 ,\g0_reg_207[3]_i_9_n_3 ,\g0_reg_207[3]_i_10_n_3 }));
  FDRE \g0_reg_207_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[4]),
        .Q(g0_reg_207[4]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[5]),
        .Q(g0_reg_207[5]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[6]),
        .Q(g0_reg_207[6]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[7]),
        .Q(g0_reg_207[7]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[7]_i_1 
       (.CI(\g0_reg_207_reg[3]_i_1_n_3 ),
        .CO({\g0_reg_207_reg[7]_i_1_n_3 ,\g0_reg_207_reg[7]_i_1_n_4 ,\g0_reg_207_reg[7]_i_1_n_5 ,\g0_reg_207_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_1_fu_142_p1__0[7:4]),
        .O(g0_fu_146_p2[7:4]),
        .S({\g0_reg_207[7]_i_3_n_3 ,\g0_reg_207[7]_i_4_n_3 ,\g0_reg_207[7]_i_5_n_3 ,\g0_reg_207[7]_i_6_n_3 }));
  CARRY4 \g0_reg_207_reg[7]_i_11 
       (.CI(\g0_reg_207_reg[3]_i_11_n_3 ),
        .CO({\g0_reg_207_reg[7]_i_11_n_3 ,\g0_reg_207_reg[7]_i_11_n_4 ,\g0_reg_207_reg[7]_i_11_n_5 ,\g0_reg_207_reg[7]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i02_int_reg[7:4]),
        .O(sext_ln69_fu_138_p1__0[7:4]),
        .S({\g0_reg_207[7]_i_12_n_3 ,\g0_reg_207[7]_i_13_n_3 ,\g0_reg_207[7]_i_14_n_3 ,\g0_reg_207[7]_i_15_n_3 }));
  CARRY4 \g0_reg_207_reg[7]_i_2 
       (.CI(\g0_reg_207_reg[3]_i_2_n_3 ),
        .CO({\g0_reg_207_reg[7]_i_2_n_3 ,\g0_reg_207_reg[7]_i_2_n_4 ,\g0_reg_207_reg[7]_i_2_n_5 ,\g0_reg_207_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i22_int_reg[7:4]),
        .O(sext_ln69_1_fu_142_p1__0[7:4]),
        .S({\g0_reg_207[7]_i_7_n_3 ,\g0_reg_207[7]_i_8_n_3 ,\g0_reg_207[7]_i_9_n_3 ,\g0_reg_207[7]_i_10_n_3 }));
  FDRE \g0_reg_207_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[8]),
        .Q(g0_reg_207[8]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[9]),
        .Q(g0_reg_207[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_10 
       (.I0(p_i21_int_reg[8]),
        .I1(p_i12_int_reg[8]),
        .O(\g1_reg_212[11]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_12 
       (.I0(p_i10_int_reg[11]),
        .I1(p_i01_int_reg[11]),
        .O(\g1_reg_212[11]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_13 
       (.I0(p_i10_int_reg[10]),
        .I1(p_i01_int_reg[10]),
        .O(\g1_reg_212[11]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_14 
       (.I0(p_i10_int_reg[9]),
        .I1(p_i01_int_reg[9]),
        .O(\g1_reg_212[11]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_15 
       (.I0(p_i10_int_reg[8]),
        .I1(p_i01_int_reg[8]),
        .O(\g1_reg_212[11]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_3 
       (.I0(sext_ln69_3_fu_156_p1__0[11]),
        .I1(sext_ln69_2_fu_152_p1__0[11]),
        .O(\g1_reg_212[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_4 
       (.I0(sext_ln69_3_fu_156_p1__0[10]),
        .I1(sext_ln69_2_fu_152_p1__0[10]),
        .O(\g1_reg_212[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_5 
       (.I0(sext_ln69_3_fu_156_p1__0[9]),
        .I1(sext_ln69_2_fu_152_p1__0[9]),
        .O(\g1_reg_212[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_6 
       (.I0(sext_ln69_3_fu_156_p1__0[8]),
        .I1(sext_ln69_2_fu_152_p1__0[8]),
        .O(\g1_reg_212[11]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_7 
       (.I0(p_i21_int_reg[11]),
        .I1(p_i12_int_reg[11]),
        .O(\g1_reg_212[11]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_8 
       (.I0(p_i21_int_reg[10]),
        .I1(p_i12_int_reg[10]),
        .O(\g1_reg_212[11]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_9 
       (.I0(p_i21_int_reg[9]),
        .I1(p_i12_int_reg[9]),
        .O(\g1_reg_212[11]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_10 
       (.I0(p_i21_int_reg[13]),
        .I1(p_i12_int_reg[13]),
        .O(\g1_reg_212[15]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_11 
       (.I0(p_i21_int_reg[12]),
        .I1(p_i12_int_reg[12]),
        .O(\g1_reg_212[15]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g1_reg_212[15]_i_13 
       (.I0(p_i10_int_reg[15]),
        .O(\g1_reg_212[15]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_14__0 
       (.I0(p_i10_int_reg[15]),
        .I1(p_i01_int_reg[15]),
        .O(\g1_reg_212[15]_i_14__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_15 
       (.I0(p_i10_int_reg[14]),
        .I1(p_i01_int_reg[14]),
        .O(\g1_reg_212[15]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_16 
       (.I0(p_i10_int_reg[13]),
        .I1(p_i01_int_reg[13]),
        .O(\g1_reg_212[15]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_17 
       (.I0(p_i10_int_reg[12]),
        .I1(p_i01_int_reg[12]),
        .O(\g1_reg_212[15]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_3 
       (.I0(sext_ln69_3_fu_156_p1__0[15]),
        .I1(sext_ln69_2_fu_152_p1__0[15]),
        .O(\g1_reg_212[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_4 
       (.I0(sext_ln69_3_fu_156_p1__0[14]),
        .I1(sext_ln69_2_fu_152_p1__0[14]),
        .O(\g1_reg_212[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_5 
       (.I0(sext_ln69_3_fu_156_p1__0[13]),
        .I1(sext_ln69_2_fu_152_p1__0[13]),
        .O(\g1_reg_212[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_6 
       (.I0(sext_ln69_3_fu_156_p1__0[12]),
        .I1(sext_ln69_2_fu_152_p1__0[12]),
        .O(\g1_reg_212[15]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g1_reg_212[15]_i_7 
       (.I0(p_i21_int_reg[15]),
        .O(\g1_reg_212[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_8__0 
       (.I0(p_i21_int_reg[15]),
        .I1(p_i12_int_reg[15]),
        .O(\g1_reg_212[15]_i_8__0_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_9 
       (.I0(p_i21_int_reg[14]),
        .I1(p_i12_int_reg[14]),
        .O(\g1_reg_212[15]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[17]_i_3 
       (.I0(\g1_reg_212_reg[17]_i_2_n_6 ),
        .I1(\g1_reg_212_reg[17]_i_4_n_6 ),
        .O(\g1_reg_212[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_10 
       (.I0(p_i21_int_reg[0]),
        .I1(p_i12_int_reg[0]),
        .O(\g1_reg_212[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_12 
       (.I0(p_i10_int_reg[3]),
        .I1(p_i01_int_reg[3]),
        .O(\g1_reg_212[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_13 
       (.I0(p_i10_int_reg[2]),
        .I1(p_i01_int_reg[2]),
        .O(\g1_reg_212[3]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_14 
       (.I0(p_i10_int_reg[1]),
        .I1(p_i01_int_reg[1]),
        .O(\g1_reg_212[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_15 
       (.I0(p_i10_int_reg[0]),
        .I1(p_i01_int_reg[0]),
        .O(\g1_reg_212[3]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_3 
       (.I0(sext_ln69_3_fu_156_p1__0[3]),
        .I1(sext_ln69_2_fu_152_p1__0[3]),
        .O(\g1_reg_212[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_4 
       (.I0(sext_ln69_3_fu_156_p1__0[2]),
        .I1(sext_ln69_2_fu_152_p1__0[2]),
        .O(\g1_reg_212[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_5 
       (.I0(sext_ln69_3_fu_156_p1__0[1]),
        .I1(sext_ln69_2_fu_152_p1__0[1]),
        .O(\g1_reg_212[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_6 
       (.I0(sext_ln69_3_fu_156_p1__0[0]),
        .I1(sext_ln69_2_fu_152_p1__0[0]),
        .O(\g1_reg_212[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_7 
       (.I0(p_i21_int_reg[3]),
        .I1(p_i12_int_reg[3]),
        .O(\g1_reg_212[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_8 
       (.I0(p_i21_int_reg[2]),
        .I1(p_i12_int_reg[2]),
        .O(\g1_reg_212[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_9 
       (.I0(p_i21_int_reg[1]),
        .I1(p_i12_int_reg[1]),
        .O(\g1_reg_212[3]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_10 
       (.I0(p_i21_int_reg[4]),
        .I1(p_i12_int_reg[4]),
        .O(\g1_reg_212[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_12 
       (.I0(p_i10_int_reg[7]),
        .I1(p_i01_int_reg[7]),
        .O(\g1_reg_212[7]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_13 
       (.I0(p_i10_int_reg[6]),
        .I1(p_i01_int_reg[6]),
        .O(\g1_reg_212[7]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_14 
       (.I0(p_i10_int_reg[5]),
        .I1(p_i01_int_reg[5]),
        .O(\g1_reg_212[7]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_15 
       (.I0(p_i10_int_reg[4]),
        .I1(p_i01_int_reg[4]),
        .O(\g1_reg_212[7]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_3 
       (.I0(sext_ln69_3_fu_156_p1__0[7]),
        .I1(sext_ln69_2_fu_152_p1__0[7]),
        .O(\g1_reg_212[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_4 
       (.I0(sext_ln69_3_fu_156_p1__0[6]),
        .I1(sext_ln69_2_fu_152_p1__0[6]),
        .O(\g1_reg_212[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_5 
       (.I0(sext_ln69_3_fu_156_p1__0[5]),
        .I1(sext_ln69_2_fu_152_p1__0[5]),
        .O(\g1_reg_212[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_6 
       (.I0(sext_ln69_3_fu_156_p1__0[4]),
        .I1(sext_ln69_2_fu_152_p1__0[4]),
        .O(\g1_reg_212[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_7 
       (.I0(p_i21_int_reg[7]),
        .I1(p_i12_int_reg[7]),
        .O(\g1_reg_212[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_8 
       (.I0(p_i21_int_reg[6]),
        .I1(p_i12_int_reg[6]),
        .O(\g1_reg_212[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_9 
       (.I0(p_i21_int_reg[5]),
        .I1(p_i12_int_reg[5]),
        .O(\g1_reg_212[7]_i_9_n_3 ));
  FDRE \g1_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[0]),
        .Q(g1_reg_212[0]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[10]),
        .Q(g1_reg_212[10]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[11]),
        .Q(g1_reg_212[11]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[11]_i_1 
       (.CI(\g1_reg_212_reg[7]_i_1_n_3 ),
        .CO({\g1_reg_212_reg[11]_i_1_n_3 ,\g1_reg_212_reg[11]_i_1_n_4 ,\g1_reg_212_reg[11]_i_1_n_5 ,\g1_reg_212_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_3_fu_156_p1__0[11:8]),
        .O(g1_fu_160_p2[11:8]),
        .S({\g1_reg_212[11]_i_3_n_3 ,\g1_reg_212[11]_i_4_n_3 ,\g1_reg_212[11]_i_5_n_3 ,\g1_reg_212[11]_i_6_n_3 }));
  CARRY4 \g1_reg_212_reg[11]_i_11 
       (.CI(\g1_reg_212_reg[7]_i_11_n_3 ),
        .CO({\g1_reg_212_reg[11]_i_11_n_3 ,\g1_reg_212_reg[11]_i_11_n_4 ,\g1_reg_212_reg[11]_i_11_n_5 ,\g1_reg_212_reg[11]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i10_int_reg[11:8]),
        .O(sext_ln69_2_fu_152_p1__0[11:8]),
        .S({\g1_reg_212[11]_i_12_n_3 ,\g1_reg_212[11]_i_13_n_3 ,\g1_reg_212[11]_i_14_n_3 ,\g1_reg_212[11]_i_15_n_3 }));
  CARRY4 \g1_reg_212_reg[11]_i_2 
       (.CI(\g1_reg_212_reg[7]_i_2_n_3 ),
        .CO({\g1_reg_212_reg[11]_i_2_n_3 ,\g1_reg_212_reg[11]_i_2_n_4 ,\g1_reg_212_reg[11]_i_2_n_5 ,\g1_reg_212_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i21_int_reg[11:8]),
        .O(sext_ln69_3_fu_156_p1__0[11:8]),
        .S({\g1_reg_212[11]_i_7_n_3 ,\g1_reg_212[11]_i_8_n_3 ,\g1_reg_212[11]_i_9_n_3 ,\g1_reg_212[11]_i_10_n_3 }));
  FDRE \g1_reg_212_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[12]),
        .Q(g1_reg_212[12]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[13]),
        .Q(g1_reg_212[13]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[14]),
        .Q(g1_reg_212[14]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[15]),
        .Q(g1_reg_212[15]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[15]_i_1 
       (.CI(\g1_reg_212_reg[11]_i_1_n_3 ),
        .CO({\g1_reg_212_reg[15]_i_1_n_3 ,\g1_reg_212_reg[15]_i_1_n_4 ,\g1_reg_212_reg[15]_i_1_n_5 ,\g1_reg_212_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_3_fu_156_p1__0[15:12]),
        .O(g1_fu_160_p2[15:12]),
        .S({\g1_reg_212[15]_i_3_n_3 ,\g1_reg_212[15]_i_4_n_3 ,\g1_reg_212[15]_i_5_n_3 ,\g1_reg_212[15]_i_6_n_3 }));
  CARRY4 \g1_reg_212_reg[15]_i_12 
       (.CI(\g1_reg_212_reg[11]_i_11_n_3 ),
        .CO({\g1_reg_212_reg[15]_i_12_n_3 ,\g1_reg_212_reg[15]_i_12_n_4 ,\g1_reg_212_reg[15]_i_12_n_5 ,\g1_reg_212_reg[15]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\g1_reg_212[15]_i_13_n_3 ,p_i10_int_reg[14:12]}),
        .O(sext_ln69_2_fu_152_p1__0[15:12]),
        .S({\g1_reg_212[15]_i_14__0_n_3 ,\g1_reg_212[15]_i_15_n_3 ,\g1_reg_212[15]_i_16_n_3 ,\g1_reg_212[15]_i_17_n_3 }));
  CARRY4 \g1_reg_212_reg[15]_i_2 
       (.CI(\g1_reg_212_reg[11]_i_2_n_3 ),
        .CO({\g1_reg_212_reg[15]_i_2_n_3 ,\g1_reg_212_reg[15]_i_2_n_4 ,\g1_reg_212_reg[15]_i_2_n_5 ,\g1_reg_212_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\g1_reg_212[15]_i_7_n_3 ,p_i21_int_reg[14:12]}),
        .O(sext_ln69_3_fu_156_p1__0[15:12]),
        .S({\g1_reg_212[15]_i_8__0_n_3 ,\g1_reg_212[15]_i_9_n_3 ,\g1_reg_212[15]_i_10_n_3 ,\g1_reg_212[15]_i_11_n_3 }));
  FDRE \g1_reg_212_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[16]),
        .Q(g1_reg_212[16]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[17]),
        .Q(g1_reg_212[17]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[17]_i_1 
       (.CI(\g1_reg_212_reg[15]_i_1_n_3 ),
        .CO({\NLW_g1_reg_212_reg[17]_i_1_CO_UNCONNECTED [3:1],\g1_reg_212_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\g1_reg_212_reg[17]_i_2_n_6 }),
        .O({\NLW_g1_reg_212_reg[17]_i_1_O_UNCONNECTED [3:2],g1_fu_160_p2[17:16]}),
        .S({1'b0,1'b0,1'b1,\g1_reg_212[17]_i_3_n_3 }));
  CARRY4 \g1_reg_212_reg[17]_i_2 
       (.CI(\g1_reg_212_reg[15]_i_2_n_3 ),
        .CO({\NLW_g1_reg_212_reg[17]_i_2_CO_UNCONNECTED [3:1],\g1_reg_212_reg[17]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_g1_reg_212_reg[17]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \g1_reg_212_reg[17]_i_4 
       (.CI(\g1_reg_212_reg[15]_i_12_n_3 ),
        .CO({\NLW_g1_reg_212_reg[17]_i_4_CO_UNCONNECTED [3:1],\g1_reg_212_reg[17]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_g1_reg_212_reg[17]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \g1_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[1]),
        .Q(g1_reg_212[1]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[2]),
        .Q(g1_reg_212[2]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[3]),
        .Q(g1_reg_212[3]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\g1_reg_212_reg[3]_i_1_n_3 ,\g1_reg_212_reg[3]_i_1_n_4 ,\g1_reg_212_reg[3]_i_1_n_5 ,\g1_reg_212_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_3_fu_156_p1__0[3:0]),
        .O(g1_fu_160_p2[3:0]),
        .S({\g1_reg_212[3]_i_3_n_3 ,\g1_reg_212[3]_i_4_n_3 ,\g1_reg_212[3]_i_5_n_3 ,\g1_reg_212[3]_i_6_n_3 }));
  CARRY4 \g1_reg_212_reg[3]_i_11 
       (.CI(1'b0),
        .CO({\g1_reg_212_reg[3]_i_11_n_3 ,\g1_reg_212_reg[3]_i_11_n_4 ,\g1_reg_212_reg[3]_i_11_n_5 ,\g1_reg_212_reg[3]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i10_int_reg[3:0]),
        .O(sext_ln69_2_fu_152_p1__0[3:0]),
        .S({\g1_reg_212[3]_i_12_n_3 ,\g1_reg_212[3]_i_13_n_3 ,\g1_reg_212[3]_i_14_n_3 ,\g1_reg_212[3]_i_15_n_3 }));
  CARRY4 \g1_reg_212_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\g1_reg_212_reg[3]_i_2_n_3 ,\g1_reg_212_reg[3]_i_2_n_4 ,\g1_reg_212_reg[3]_i_2_n_5 ,\g1_reg_212_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i21_int_reg[3:0]),
        .O(sext_ln69_3_fu_156_p1__0[3:0]),
        .S({\g1_reg_212[3]_i_7_n_3 ,\g1_reg_212[3]_i_8_n_3 ,\g1_reg_212[3]_i_9_n_3 ,\g1_reg_212[3]_i_10_n_3 }));
  FDRE \g1_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[4]),
        .Q(g1_reg_212[4]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[5]),
        .Q(g1_reg_212[5]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[6]),
        .Q(g1_reg_212[6]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[7]),
        .Q(g1_reg_212[7]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[7]_i_1 
       (.CI(\g1_reg_212_reg[3]_i_1_n_3 ),
        .CO({\g1_reg_212_reg[7]_i_1_n_3 ,\g1_reg_212_reg[7]_i_1_n_4 ,\g1_reg_212_reg[7]_i_1_n_5 ,\g1_reg_212_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_3_fu_156_p1__0[7:4]),
        .O(g1_fu_160_p2[7:4]),
        .S({\g1_reg_212[7]_i_3_n_3 ,\g1_reg_212[7]_i_4_n_3 ,\g1_reg_212[7]_i_5_n_3 ,\g1_reg_212[7]_i_6_n_3 }));
  CARRY4 \g1_reg_212_reg[7]_i_11 
       (.CI(\g1_reg_212_reg[3]_i_11_n_3 ),
        .CO({\g1_reg_212_reg[7]_i_11_n_3 ,\g1_reg_212_reg[7]_i_11_n_4 ,\g1_reg_212_reg[7]_i_11_n_5 ,\g1_reg_212_reg[7]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i10_int_reg[7:4]),
        .O(sext_ln69_2_fu_152_p1__0[7:4]),
        .S({\g1_reg_212[7]_i_12_n_3 ,\g1_reg_212[7]_i_13_n_3 ,\g1_reg_212[7]_i_14_n_3 ,\g1_reg_212[7]_i_15_n_3 }));
  CARRY4 \g1_reg_212_reg[7]_i_2 
       (.CI(\g1_reg_212_reg[3]_i_2_n_3 ),
        .CO({\g1_reg_212_reg[7]_i_2_n_3 ,\g1_reg_212_reg[7]_i_2_n_4 ,\g1_reg_212_reg[7]_i_2_n_5 ,\g1_reg_212_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i21_int_reg[7:4]),
        .O(sext_ln69_3_fu_156_p1__0[7:4]),
        .S({\g1_reg_212[7]_i_7_n_3 ,\g1_reg_212[7]_i_8_n_3 ,\g1_reg_212[7]_i_9_n_3 ,\g1_reg_212[7]_i_10_n_3 }));
  FDRE \g1_reg_212_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[8]),
        .Q(g1_reg_212[8]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[9]),
        .Q(g1_reg_212[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[0]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [0]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [0]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[0]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[10]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [10]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [10]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[10]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[11]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [11]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [11]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[11]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[12]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [12]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [12]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[12]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[13]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [13]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [13]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[13]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[14]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [14]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [14]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[14]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[15]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [15]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [15]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[15]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[1]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [1]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [1]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[1]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[2]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [2]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [2]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[2]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[3]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [3]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [3]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[3]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[4]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [4]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[4]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[5]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [5]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [5]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[5]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[6]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [6]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [6]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[6]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[7]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [7]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [7]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[7]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[8]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [8]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [8]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[8]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[9]_i_1__0 
       (.I0(\p_i00_int_reg_reg[15]_0 [9]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [9]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[9]));
  FDRE \p_i00_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[0]),
        .Q(p_i00_int_reg[0]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[10]),
        .Q(p_i00_int_reg[10]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[11]),
        .Q(p_i00_int_reg[11]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[12]),
        .Q(p_i00_int_reg[12]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[13]),
        .Q(p_i00_int_reg[13]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[14]),
        .Q(p_i00_int_reg[14]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[15]),
        .Q(p_i00_int_reg[15]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[1]),
        .Q(p_i00_int_reg[1]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[2]),
        .Q(p_i00_int_reg[2]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[3]),
        .Q(p_i00_int_reg[3]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[4]),
        .Q(p_i00_int_reg[4]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[5]),
        .Q(p_i00_int_reg[5]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[6]),
        .Q(p_i00_int_reg[6]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[7]),
        .Q(p_i00_int_reg[7]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[8]),
        .Q(p_i00_int_reg[8]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[9]),
        .Q(p_i00_int_reg[9]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [0]),
        .Q(p_i01_int_reg[0]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [10]),
        .Q(p_i01_int_reg[10]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [11]),
        .Q(p_i01_int_reg[11]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [12]),
        .Q(p_i01_int_reg[12]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [13]),
        .Q(p_i01_int_reg[13]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [14]),
        .Q(p_i01_int_reg[14]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [15]),
        .Q(p_i01_int_reg[15]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [1]),
        .Q(p_i01_int_reg[1]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [2]),
        .Q(p_i01_int_reg[2]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [3]),
        .Q(p_i01_int_reg[3]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [4]),
        .Q(p_i01_int_reg[4]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [5]),
        .Q(p_i01_int_reg[5]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [6]),
        .Q(p_i01_int_reg[6]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [7]),
        .Q(p_i01_int_reg[7]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [8]),
        .Q(p_i01_int_reg[8]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [9]),
        .Q(p_i01_int_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_i02_int_reg[15]_i_1__0 
       (.I0(Q[6]),
        .I1(ap_ce_reg_i_1__1_n_3),
        .O(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [0]),
        .Q(p_i02_int_reg[0]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [10]),
        .Q(p_i02_int_reg[10]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [11]),
        .Q(p_i02_int_reg[11]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [12]),
        .Q(p_i02_int_reg[12]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [13]),
        .Q(p_i02_int_reg[13]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [14]),
        .Q(p_i02_int_reg[14]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [15]),
        .Q(p_i02_int_reg[15]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [1]),
        .Q(p_i02_int_reg[1]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [2]),
        .Q(p_i02_int_reg[2]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [3]),
        .Q(p_i02_int_reg[3]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [4]),
        .Q(p_i02_int_reg[4]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [5]),
        .Q(p_i02_int_reg[5]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [6]),
        .Q(p_i02_int_reg[6]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [7]),
        .Q(p_i02_int_reg[7]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [8]),
        .Q(p_i02_int_reg[8]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i02_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [9]),
        .Q(p_i02_int_reg[9]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[0]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [0]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [0]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[0]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[10]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [10]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [10]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[10]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[11]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [11]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [11]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[11]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[12]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [12]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [12]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[12]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[13]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [13]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [13]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[13]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[14]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [14]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [14]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[14]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[15]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [15]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [15]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[15]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[1]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [1]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [1]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[1]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[2]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [2]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [2]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[2]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[3]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [3]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [3]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[3]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[4]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [4]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[4]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[5]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [5]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [5]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[5]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[6]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [6]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [6]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[6]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[7]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [7]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [7]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[7]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[8]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [8]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [8]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[8]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[9]_i_1__0 
       (.I0(\p_i10_int_reg_reg[15]_0 [9]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [9]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[9]));
  FDRE \p_i10_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[0]),
        .Q(p_i10_int_reg[0]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[10]),
        .Q(p_i10_int_reg[10]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[11]),
        .Q(p_i10_int_reg[11]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[12]),
        .Q(p_i10_int_reg[12]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[13]),
        .Q(p_i10_int_reg[13]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[14]),
        .Q(p_i10_int_reg[14]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[15]),
        .Q(p_i10_int_reg[15]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[1]),
        .Q(p_i10_int_reg[1]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[2]),
        .Q(p_i10_int_reg[2]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[3]),
        .Q(p_i10_int_reg[3]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[4]),
        .Q(p_i10_int_reg[4]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[5]),
        .Q(p_i10_int_reg[5]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[6]),
        .Q(p_i10_int_reg[6]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[7]),
        .Q(p_i10_int_reg[7]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[8]),
        .Q(p_i10_int_reg[8]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[9]),
        .Q(p_i10_int_reg[9]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [0]),
        .Q(p_i11_int_reg[0]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [10]),
        .Q(p_i11_int_reg[10]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [11]),
        .Q(p_i11_int_reg[11]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [12]),
        .Q(p_i11_int_reg[12]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [13]),
        .Q(p_i11_int_reg[13]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [14]),
        .Q(p_i11_int_reg[14]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [15]),
        .Q(p_i11_int_reg[15]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [1]),
        .Q(p_i11_int_reg[1]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [2]),
        .Q(p_i11_int_reg[2]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [3]),
        .Q(p_i11_int_reg[3]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [4]),
        .Q(p_i11_int_reg[4]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [5]),
        .Q(p_i11_int_reg[5]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [6]),
        .Q(p_i11_int_reg[6]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [7]),
        .Q(p_i11_int_reg[7]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [8]),
        .Q(p_i11_int_reg[8]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [9]),
        .Q(p_i11_int_reg[9]),
        .R(1'b0));
  FDRE \p_i12_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [0]),
        .Q(p_i12_int_reg[0]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [10]),
        .Q(p_i12_int_reg[10]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [11]),
        .Q(p_i12_int_reg[11]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [12]),
        .Q(p_i12_int_reg[12]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [13]),
        .Q(p_i12_int_reg[13]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [14]),
        .Q(p_i12_int_reg[14]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [15]),
        .Q(p_i12_int_reg[15]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [1]),
        .Q(p_i12_int_reg[1]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [2]),
        .Q(p_i12_int_reg[2]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [3]),
        .Q(p_i12_int_reg[3]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [4]),
        .Q(p_i12_int_reg[4]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [5]),
        .Q(p_i12_int_reg[5]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [6]),
        .Q(p_i12_int_reg[6]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [7]),
        .Q(p_i12_int_reg[7]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [8]),
        .Q(p_i12_int_reg[8]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i12_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [9]),
        .Q(p_i12_int_reg[9]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[0]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [0]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [0]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[0]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[10]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [10]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [10]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[10]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[11]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [11]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [11]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[11]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[12]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [12]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [12]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[12]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[13]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [13]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [13]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[13]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[14]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [14]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [14]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[14]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[15]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [15]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [15]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[15]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[1]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [1]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [1]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[1]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[2]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [2]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [2]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[2]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[3]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [3]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [3]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[3]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[4]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [4]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[4]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[5]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [5]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [5]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[5]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[6]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [6]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [6]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[6]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[7]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [7]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [7]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[7]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[8]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [8]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [8]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[8]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[9]_i_1__0 
       (.I0(\p_i20_int_reg_reg[15]_0 [9]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [9]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[9]));
  FDRE \p_i20_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[0]),
        .Q(p_i20_int_reg[0]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[10]),
        .Q(p_i20_int_reg[10]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[11]),
        .Q(p_i20_int_reg[11]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[12]),
        .Q(p_i20_int_reg[12]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[13]),
        .Q(p_i20_int_reg[13]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[14]),
        .Q(p_i20_int_reg[14]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[15]),
        .Q(p_i20_int_reg[15]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[1]),
        .Q(p_i20_int_reg[1]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[2]),
        .Q(p_i20_int_reg[2]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[3]),
        .Q(p_i20_int_reg[3]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[4]),
        .Q(p_i20_int_reg[4]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[5]),
        .Q(p_i20_int_reg[5]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[6]),
        .Q(p_i20_int_reg[6]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[7]),
        .Q(p_i20_int_reg[7]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[8]),
        .Q(p_i20_int_reg[8]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[9]),
        .Q(p_i20_int_reg[9]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [0]),
        .Q(p_i21_int_reg[0]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [10]),
        .Q(p_i21_int_reg[10]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [11]),
        .Q(p_i21_int_reg[11]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [12]),
        .Q(p_i21_int_reg[12]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [13]),
        .Q(p_i21_int_reg[13]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [14]),
        .Q(p_i21_int_reg[14]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [15]),
        .Q(p_i21_int_reg[15]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [1]),
        .Q(p_i21_int_reg[1]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [2]),
        .Q(p_i21_int_reg[2]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [3]),
        .Q(p_i21_int_reg[3]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [4]),
        .Q(p_i21_int_reg[4]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [5]),
        .Q(p_i21_int_reg[5]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [6]),
        .Q(p_i21_int_reg[6]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [7]),
        .Q(p_i21_int_reg[7]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [8]),
        .Q(p_i21_int_reg[8]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [9]),
        .Q(p_i21_int_reg[9]),
        .R(1'b0));
  FDRE \p_i22_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [0]),
        .Q(p_i22_int_reg[0]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [10]),
        .Q(p_i22_int_reg[10]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [11]),
        .Q(p_i22_int_reg[11]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [12]),
        .Q(p_i22_int_reg[12]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [13]),
        .Q(p_i22_int_reg[13]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [14]),
        .Q(p_i22_int_reg[14]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [15]),
        .Q(p_i22_int_reg[15]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [1]),
        .Q(p_i22_int_reg[1]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [2]),
        .Q(p_i22_int_reg[2]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [3]),
        .Q(p_i22_int_reg[3]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [4]),
        .Q(p_i22_int_reg[4]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [5]),
        .Q(p_i22_int_reg[5]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [6]),
        .Q(p_i22_int_reg[6]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [7]),
        .Q(p_i22_int_reg[7]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [8]),
        .Q(p_i22_int_reg[8]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  FDRE \p_i22_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__1_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [9]),
        .Q(p_i22_int_reg[9]),
        .R(\p_i02_int_reg[15]_i_1__0_n_3 ));
  CARRY4 p_reg_reg_i_1
       (.CI(p_reg_reg_i_2_n_3),
        .CO({NLW_p_reg_reg_i_1_CO_UNCONNECTED[3:2],p_reg_reg_i_1_n_5,p_reg_reg_i_1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg_reg_i_6_n_3,g1_reg_212[16]}),
        .O({NLW_p_reg_reg_i_1_O_UNCONNECTED[3],ret_20_fu_172_p2[18:16]}),
        .S({1'b0,1'b1,am_addmul_19s_16s_13ns_31_4_0_U125_n_17,p_reg_reg_i_8_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10
       (.I0(g1_reg_212[14]),
        .I1(g0_reg_207[14]),
        .O(p_reg_reg_i_10_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11
       (.I0(g1_reg_212[13]),
        .I1(g0_reg_207[13]),
        .O(p_reg_reg_i_11_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12
       (.I0(g1_reg_212[12]),
        .I1(g0_reg_207[12]),
        .O(p_reg_reg_i_12_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13
       (.I0(g1_reg_212[11]),
        .I1(g0_reg_207[11]),
        .O(p_reg_reg_i_13_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14
       (.I0(g1_reg_212[10]),
        .I1(g0_reg_207[10]),
        .O(p_reg_reg_i_14_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15
       (.I0(g1_reg_212[9]),
        .I1(g0_reg_207[9]),
        .O(p_reg_reg_i_15_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16
       (.I0(g1_reg_212[8]),
        .I1(g0_reg_207[8]),
        .O(p_reg_reg_i_16_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17
       (.I0(g1_reg_212[7]),
        .I1(g0_reg_207[7]),
        .O(p_reg_reg_i_17_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18
       (.I0(g1_reg_212[6]),
        .I1(g0_reg_207[6]),
        .O(p_reg_reg_i_18_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19
       (.I0(g1_reg_212[5]),
        .I1(g0_reg_207[5]),
        .O(p_reg_reg_i_19_n_3));
  CARRY4 p_reg_reg_i_2
       (.CI(p_reg_reg_i_3_n_3),
        .CO({p_reg_reg_i_2_n_3,p_reg_reg_i_2_n_4,p_reg_reg_i_2_n_5,p_reg_reg_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(g1_reg_212[15:12]),
        .O(ret_20_fu_172_p2[15:12]),
        .S({p_reg_reg_i_9_n_3,p_reg_reg_i_10_n_3,p_reg_reg_i_11_n_3,p_reg_reg_i_12_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20
       (.I0(g1_reg_212[4]),
        .I1(g0_reg_207[4]),
        .O(p_reg_reg_i_20_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21
       (.I0(g1_reg_212[3]),
        .I1(g0_reg_207[3]),
        .O(p_reg_reg_i_21_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22
       (.I0(g1_reg_212[2]),
        .I1(g0_reg_207[2]),
        .O(p_reg_reg_i_22_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23
       (.I0(g1_reg_212[1]),
        .I1(g0_reg_207[1]),
        .O(p_reg_reg_i_23_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24
       (.I0(g1_reg_212[0]),
        .I1(g0_reg_207[0]),
        .O(p_reg_reg_i_24_n_3));
  CARRY4 p_reg_reg_i_3
       (.CI(p_reg_reg_i_4_n_3),
        .CO({p_reg_reg_i_3_n_3,p_reg_reg_i_3_n_4,p_reg_reg_i_3_n_5,p_reg_reg_i_3_n_6}),
        .CYINIT(1'b0),
        .DI(g1_reg_212[11:8]),
        .O(ret_20_fu_172_p2[11:8]),
        .S({p_reg_reg_i_13_n_3,p_reg_reg_i_14_n_3,p_reg_reg_i_15_n_3,p_reg_reg_i_16_n_3}));
  CARRY4 p_reg_reg_i_4
       (.CI(p_reg_reg_i_5_n_3),
        .CO({p_reg_reg_i_4_n_3,p_reg_reg_i_4_n_4,p_reg_reg_i_4_n_5,p_reg_reg_i_4_n_6}),
        .CYINIT(1'b0),
        .DI(g1_reg_212[7:4]),
        .O(ret_20_fu_172_p2[7:4]),
        .S({p_reg_reg_i_17_n_3,p_reg_reg_i_18_n_3,p_reg_reg_i_19_n_3,p_reg_reg_i_20_n_3}));
  CARRY4 p_reg_reg_i_5
       (.CI(1'b0),
        .CO({p_reg_reg_i_5_n_3,p_reg_reg_i_5_n_4,p_reg_reg_i_5_n_5,p_reg_reg_i_5_n_6}),
        .CYINIT(1'b0),
        .DI(g1_reg_212[3:0]),
        .O(ret_20_fu_172_p2[3:0]),
        .S({p_reg_reg_i_21_n_3,p_reg_reg_i_22_n_3,p_reg_reg_i_23_n_3,p_reg_reg_i_24_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_6
       (.I0(g1_reg_212[17]),
        .O(p_reg_reg_i_6_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_8
       (.I0(g1_reg_212[16]),
        .I1(g0_reg_207[16]),
        .O(p_reg_reg_i_8_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9
       (.I0(g1_reg_212[15]),
        .I1(g0_reg_207[15]),
        .O(p_reg_reg_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFApplyMask3x3_3_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFApplyMask3x3_3_s_110
   (p_reg_reg,
    ap_clk,
    Q,
    ap_block_pp1_stage0_subdone,
    \p_i10_int_reg_reg[15]_0 ,
    ap_enable_reg_pp1_iter7,
    \p_i10_int_reg_reg[0]_0 ,
    \p_i10_int_reg_reg[15]_1 ,
    \p_i20_int_reg_reg[15]_0 ,
    \p_i20_int_reg_reg[15]_1 ,
    \p_i00_int_reg_reg[15]_0 ,
    \p_i00_int_reg_reg[15]_1 ,
    gradx2g_data_full_n,
    \p_i02_int_reg_reg[15]_0 ,
    \p_i22_int_reg_reg[15]_0 ,
    \p_i01_int_reg_reg[15]_0 ,
    \p_i12_int_reg_reg[15]_0 ,
    \p_i21_int_reg_reg[15]_0 ,
    \p_i11_int_reg_reg[15]_0 );
  output [13:0]p_reg_reg;
  input ap_clk;
  input [7:0]Q;
  input ap_block_pp1_stage0_subdone;
  input [15:0]\p_i10_int_reg_reg[15]_0 ;
  input ap_enable_reg_pp1_iter7;
  input \p_i10_int_reg_reg[0]_0 ;
  input [15:0]\p_i10_int_reg_reg[15]_1 ;
  input [15:0]\p_i20_int_reg_reg[15]_0 ;
  input [15:0]\p_i20_int_reg_reg[15]_1 ;
  input [15:0]\p_i00_int_reg_reg[15]_0 ;
  input [15:0]\p_i00_int_reg_reg[15]_1 ;
  input gradx2g_data_full_n;
  input [15:0]\p_i02_int_reg_reg[15]_0 ;
  input [15:0]\p_i22_int_reg_reg[15]_0 ;
  input [15:0]\p_i01_int_reg_reg[15]_0 ;
  input [15:0]\p_i12_int_reg_reg[15]_0 ;
  input [15:0]\p_i21_int_reg_reg[15]_0 ;
  input [15:0]\p_i11_int_reg_reg[15]_0 ;

  wire [7:0]Q;
  wire am_addmul_19s_16s_13ns_31_4_0_U125_n_17;
  wire ap_block_pp1_stage0_subdone;
  wire ap_ce_reg;
  wire ap_ce_reg_i_1__0_n_3;
  wire ap_ce_reg_i_2_n_3;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter7;
  wire [15:2]ap_return_int_reg;
  wire [17:0]g0_fu_146_p2;
  wire [17:0]g0_reg_207;
  wire \g0_reg_207[11]_i_10_n_3 ;
  wire \g0_reg_207[11]_i_12_n_3 ;
  wire \g0_reg_207[11]_i_13_n_3 ;
  wire \g0_reg_207[11]_i_14_n_3 ;
  wire \g0_reg_207[11]_i_15_n_3 ;
  wire \g0_reg_207[11]_i_3_n_3 ;
  wire \g0_reg_207[11]_i_4_n_3 ;
  wire \g0_reg_207[11]_i_5_n_3 ;
  wire \g0_reg_207[11]_i_6_n_3 ;
  wire \g0_reg_207[11]_i_7_n_3 ;
  wire \g0_reg_207[11]_i_8_n_3 ;
  wire \g0_reg_207[11]_i_9_n_3 ;
  wire \g0_reg_207[15]_i_10_n_3 ;
  wire \g0_reg_207[15]_i_11_n_3 ;
  wire \g0_reg_207[15]_i_13_n_3 ;
  wire \g0_reg_207[15]_i_14_n_3 ;
  wire \g0_reg_207[15]_i_15_n_3 ;
  wire \g0_reg_207[15]_i_16_n_3 ;
  wire \g0_reg_207[15]_i_17_n_3 ;
  wire \g0_reg_207[15]_i_3_n_3 ;
  wire \g0_reg_207[15]_i_4_n_3 ;
  wire \g0_reg_207[15]_i_5_n_3 ;
  wire \g0_reg_207[15]_i_6_n_3 ;
  wire \g0_reg_207[15]_i_7_n_3 ;
  wire \g0_reg_207[15]_i_8_n_3 ;
  wire \g0_reg_207[15]_i_9_n_3 ;
  wire \g0_reg_207[17]_i_3_n_3 ;
  wire \g0_reg_207[3]_i_10_n_3 ;
  wire \g0_reg_207[3]_i_12_n_3 ;
  wire \g0_reg_207[3]_i_13_n_3 ;
  wire \g0_reg_207[3]_i_14_n_3 ;
  wire \g0_reg_207[3]_i_15_n_3 ;
  wire \g0_reg_207[3]_i_3_n_3 ;
  wire \g0_reg_207[3]_i_4_n_3 ;
  wire \g0_reg_207[3]_i_5_n_3 ;
  wire \g0_reg_207[3]_i_6_n_3 ;
  wire \g0_reg_207[3]_i_7_n_3 ;
  wire \g0_reg_207[3]_i_8_n_3 ;
  wire \g0_reg_207[3]_i_9_n_3 ;
  wire \g0_reg_207[7]_i_10_n_3 ;
  wire \g0_reg_207[7]_i_12_n_3 ;
  wire \g0_reg_207[7]_i_13_n_3 ;
  wire \g0_reg_207[7]_i_14_n_3 ;
  wire \g0_reg_207[7]_i_15_n_3 ;
  wire \g0_reg_207[7]_i_3_n_3 ;
  wire \g0_reg_207[7]_i_4_n_3 ;
  wire \g0_reg_207[7]_i_5_n_3 ;
  wire \g0_reg_207[7]_i_6_n_3 ;
  wire \g0_reg_207[7]_i_7_n_3 ;
  wire \g0_reg_207[7]_i_8_n_3 ;
  wire \g0_reg_207[7]_i_9_n_3 ;
  wire \g0_reg_207_reg[11]_i_11_n_3 ;
  wire \g0_reg_207_reg[11]_i_11_n_4 ;
  wire \g0_reg_207_reg[11]_i_11_n_5 ;
  wire \g0_reg_207_reg[11]_i_11_n_6 ;
  wire \g0_reg_207_reg[11]_i_1_n_3 ;
  wire \g0_reg_207_reg[11]_i_1_n_4 ;
  wire \g0_reg_207_reg[11]_i_1_n_5 ;
  wire \g0_reg_207_reg[11]_i_1_n_6 ;
  wire \g0_reg_207_reg[11]_i_2_n_3 ;
  wire \g0_reg_207_reg[11]_i_2_n_4 ;
  wire \g0_reg_207_reg[11]_i_2_n_5 ;
  wire \g0_reg_207_reg[11]_i_2_n_6 ;
  wire \g0_reg_207_reg[15]_i_12_n_3 ;
  wire \g0_reg_207_reg[15]_i_12_n_4 ;
  wire \g0_reg_207_reg[15]_i_12_n_5 ;
  wire \g0_reg_207_reg[15]_i_12_n_6 ;
  wire \g0_reg_207_reg[15]_i_1_n_3 ;
  wire \g0_reg_207_reg[15]_i_1_n_4 ;
  wire \g0_reg_207_reg[15]_i_1_n_5 ;
  wire \g0_reg_207_reg[15]_i_1_n_6 ;
  wire \g0_reg_207_reg[15]_i_2_n_3 ;
  wire \g0_reg_207_reg[15]_i_2_n_4 ;
  wire \g0_reg_207_reg[15]_i_2_n_5 ;
  wire \g0_reg_207_reg[15]_i_2_n_6 ;
  wire \g0_reg_207_reg[17]_i_1_n_6 ;
  wire \g0_reg_207_reg[17]_i_2_n_6 ;
  wire \g0_reg_207_reg[17]_i_4_n_6 ;
  wire \g0_reg_207_reg[3]_i_11_n_3 ;
  wire \g0_reg_207_reg[3]_i_11_n_4 ;
  wire \g0_reg_207_reg[3]_i_11_n_5 ;
  wire \g0_reg_207_reg[3]_i_11_n_6 ;
  wire \g0_reg_207_reg[3]_i_1_n_3 ;
  wire \g0_reg_207_reg[3]_i_1_n_4 ;
  wire \g0_reg_207_reg[3]_i_1_n_5 ;
  wire \g0_reg_207_reg[3]_i_1_n_6 ;
  wire \g0_reg_207_reg[3]_i_2_n_3 ;
  wire \g0_reg_207_reg[3]_i_2_n_4 ;
  wire \g0_reg_207_reg[3]_i_2_n_5 ;
  wire \g0_reg_207_reg[3]_i_2_n_6 ;
  wire \g0_reg_207_reg[7]_i_11_n_3 ;
  wire \g0_reg_207_reg[7]_i_11_n_4 ;
  wire \g0_reg_207_reg[7]_i_11_n_5 ;
  wire \g0_reg_207_reg[7]_i_11_n_6 ;
  wire \g0_reg_207_reg[7]_i_1_n_3 ;
  wire \g0_reg_207_reg[7]_i_1_n_4 ;
  wire \g0_reg_207_reg[7]_i_1_n_5 ;
  wire \g0_reg_207_reg[7]_i_1_n_6 ;
  wire \g0_reg_207_reg[7]_i_2_n_3 ;
  wire \g0_reg_207_reg[7]_i_2_n_4 ;
  wire \g0_reg_207_reg[7]_i_2_n_5 ;
  wire \g0_reg_207_reg[7]_i_2_n_6 ;
  wire [17:0]g1_fu_160_p2;
  wire [17:0]g1_reg_212;
  wire \g1_reg_212[11]_i_10_n_3 ;
  wire \g1_reg_212[11]_i_12_n_3 ;
  wire \g1_reg_212[11]_i_13_n_3 ;
  wire \g1_reg_212[11]_i_14_n_3 ;
  wire \g1_reg_212[11]_i_15_n_3 ;
  wire \g1_reg_212[11]_i_3_n_3 ;
  wire \g1_reg_212[11]_i_4_n_3 ;
  wire \g1_reg_212[11]_i_5_n_3 ;
  wire \g1_reg_212[11]_i_6_n_3 ;
  wire \g1_reg_212[11]_i_7_n_3 ;
  wire \g1_reg_212[11]_i_8_n_3 ;
  wire \g1_reg_212[11]_i_9_n_3 ;
  wire \g1_reg_212[15]_i_10_n_3 ;
  wire \g1_reg_212[15]_i_11_n_3 ;
  wire \g1_reg_212[15]_i_13_n_3 ;
  wire \g1_reg_212[15]_i_14_n_3 ;
  wire \g1_reg_212[15]_i_15_n_3 ;
  wire \g1_reg_212[15]_i_16_n_3 ;
  wire \g1_reg_212[15]_i_17_n_3 ;
  wire \g1_reg_212[15]_i_3_n_3 ;
  wire \g1_reg_212[15]_i_4_n_3 ;
  wire \g1_reg_212[15]_i_5_n_3 ;
  wire \g1_reg_212[15]_i_6_n_3 ;
  wire \g1_reg_212[15]_i_7_n_3 ;
  wire \g1_reg_212[15]_i_8_n_3 ;
  wire \g1_reg_212[15]_i_9_n_3 ;
  wire \g1_reg_212[17]_i_3_n_3 ;
  wire \g1_reg_212[3]_i_10_n_3 ;
  wire \g1_reg_212[3]_i_12_n_3 ;
  wire \g1_reg_212[3]_i_13_n_3 ;
  wire \g1_reg_212[3]_i_14_n_3 ;
  wire \g1_reg_212[3]_i_15_n_3 ;
  wire \g1_reg_212[3]_i_3_n_3 ;
  wire \g1_reg_212[3]_i_4_n_3 ;
  wire \g1_reg_212[3]_i_5_n_3 ;
  wire \g1_reg_212[3]_i_6_n_3 ;
  wire \g1_reg_212[3]_i_7_n_3 ;
  wire \g1_reg_212[3]_i_8_n_3 ;
  wire \g1_reg_212[3]_i_9_n_3 ;
  wire \g1_reg_212[7]_i_10_n_3 ;
  wire \g1_reg_212[7]_i_12_n_3 ;
  wire \g1_reg_212[7]_i_13_n_3 ;
  wire \g1_reg_212[7]_i_14_n_3 ;
  wire \g1_reg_212[7]_i_15_n_3 ;
  wire \g1_reg_212[7]_i_3_n_3 ;
  wire \g1_reg_212[7]_i_4_n_3 ;
  wire \g1_reg_212[7]_i_5_n_3 ;
  wire \g1_reg_212[7]_i_6_n_3 ;
  wire \g1_reg_212[7]_i_7_n_3 ;
  wire \g1_reg_212[7]_i_8_n_3 ;
  wire \g1_reg_212[7]_i_9_n_3 ;
  wire \g1_reg_212_reg[11]_i_11_n_3 ;
  wire \g1_reg_212_reg[11]_i_11_n_4 ;
  wire \g1_reg_212_reg[11]_i_11_n_5 ;
  wire \g1_reg_212_reg[11]_i_11_n_6 ;
  wire \g1_reg_212_reg[11]_i_1_n_3 ;
  wire \g1_reg_212_reg[11]_i_1_n_4 ;
  wire \g1_reg_212_reg[11]_i_1_n_5 ;
  wire \g1_reg_212_reg[11]_i_1_n_6 ;
  wire \g1_reg_212_reg[11]_i_2_n_3 ;
  wire \g1_reg_212_reg[11]_i_2_n_4 ;
  wire \g1_reg_212_reg[11]_i_2_n_5 ;
  wire \g1_reg_212_reg[11]_i_2_n_6 ;
  wire \g1_reg_212_reg[15]_i_12_n_3 ;
  wire \g1_reg_212_reg[15]_i_12_n_4 ;
  wire \g1_reg_212_reg[15]_i_12_n_5 ;
  wire \g1_reg_212_reg[15]_i_12_n_6 ;
  wire \g1_reg_212_reg[15]_i_1_n_3 ;
  wire \g1_reg_212_reg[15]_i_1_n_4 ;
  wire \g1_reg_212_reg[15]_i_1_n_5 ;
  wire \g1_reg_212_reg[15]_i_1_n_6 ;
  wire \g1_reg_212_reg[15]_i_2_n_3 ;
  wire \g1_reg_212_reg[15]_i_2_n_4 ;
  wire \g1_reg_212_reg[15]_i_2_n_5 ;
  wire \g1_reg_212_reg[15]_i_2_n_6 ;
  wire \g1_reg_212_reg[17]_i_1_n_6 ;
  wire \g1_reg_212_reg[17]_i_2_n_6 ;
  wire \g1_reg_212_reg[17]_i_4_n_6 ;
  wire \g1_reg_212_reg[3]_i_11_n_3 ;
  wire \g1_reg_212_reg[3]_i_11_n_4 ;
  wire \g1_reg_212_reg[3]_i_11_n_5 ;
  wire \g1_reg_212_reg[3]_i_11_n_6 ;
  wire \g1_reg_212_reg[3]_i_1_n_3 ;
  wire \g1_reg_212_reg[3]_i_1_n_4 ;
  wire \g1_reg_212_reg[3]_i_1_n_5 ;
  wire \g1_reg_212_reg[3]_i_1_n_6 ;
  wire \g1_reg_212_reg[3]_i_2_n_3 ;
  wire \g1_reg_212_reg[3]_i_2_n_4 ;
  wire \g1_reg_212_reg[3]_i_2_n_5 ;
  wire \g1_reg_212_reg[3]_i_2_n_6 ;
  wire \g1_reg_212_reg[7]_i_11_n_3 ;
  wire \g1_reg_212_reg[7]_i_11_n_4 ;
  wire \g1_reg_212_reg[7]_i_11_n_5 ;
  wire \g1_reg_212_reg[7]_i_11_n_6 ;
  wire \g1_reg_212_reg[7]_i_1_n_3 ;
  wire \g1_reg_212_reg[7]_i_1_n_4 ;
  wire \g1_reg_212_reg[7]_i_1_n_5 ;
  wire \g1_reg_212_reg[7]_i_1_n_6 ;
  wire \g1_reg_212_reg[7]_i_2_n_3 ;
  wire \g1_reg_212_reg[7]_i_2_n_4 ;
  wire \g1_reg_212_reg[7]_i_2_n_5 ;
  wire \g1_reg_212_reg[7]_i_2_n_6 ;
  wire gradx2g_data_full_n;
  wire [15:0]grp_xFApplyMask3x3_3_s_fu_359_p_i00;
  wire [15:0]grp_xFApplyMask3x3_3_s_fu_359_p_i10;
  wire [15:0]grp_xFApplyMask3x3_3_s_fu_359_p_i20;
  wire [15:2]p_0_in;
  wire [15:0]p_i00_int_reg;
  wire [15:0]\p_i00_int_reg_reg[15]_0 ;
  wire [15:0]\p_i00_int_reg_reg[15]_1 ;
  wire [15:0]p_i01_int_reg;
  wire [15:0]\p_i01_int_reg_reg[15]_0 ;
  wire [15:0]p_i02_int_reg;
  wire \p_i02_int_reg[15]_i_1_n_3 ;
  wire [15:0]\p_i02_int_reg_reg[15]_0 ;
  wire [15:0]p_i10_int_reg;
  wire \p_i10_int_reg_reg[0]_0 ;
  wire [15:0]\p_i10_int_reg_reg[15]_0 ;
  wire [15:0]\p_i10_int_reg_reg[15]_1 ;
  wire [15:0]p_i11_int_reg;
  wire [15:0]\p_i11_int_reg_reg[15]_0 ;
  wire [15:0]p_i12_int_reg;
  wire [15:0]\p_i12_int_reg_reg[15]_0 ;
  wire [15:0]p_i20_int_reg;
  wire [15:0]\p_i20_int_reg_reg[15]_0 ;
  wire [15:0]\p_i20_int_reg_reg[15]_1 ;
  wire [15:0]p_i21_int_reg;
  wire [15:0]\p_i21_int_reg_reg[15]_0 ;
  wire [15:0]p_i22_int_reg;
  wire [15:0]\p_i22_int_reg_reg[15]_0 ;
  wire [13:0]p_reg_reg;
  wire p_reg_reg_i_10_n_3;
  wire p_reg_reg_i_11_n_3;
  wire p_reg_reg_i_12_n_3;
  wire p_reg_reg_i_13_n_3;
  wire p_reg_reg_i_14_n_3;
  wire p_reg_reg_i_15_n_3;
  wire p_reg_reg_i_16_n_3;
  wire p_reg_reg_i_17_n_3;
  wire p_reg_reg_i_18_n_3;
  wire p_reg_reg_i_19_n_3;
  wire p_reg_reg_i_1_n_5;
  wire p_reg_reg_i_1_n_6;
  wire p_reg_reg_i_20_n_3;
  wire p_reg_reg_i_21_n_3;
  wire p_reg_reg_i_22_n_3;
  wire p_reg_reg_i_23_n_3;
  wire p_reg_reg_i_24_n_3;
  wire p_reg_reg_i_2_n_3;
  wire p_reg_reg_i_2_n_4;
  wire p_reg_reg_i_2_n_5;
  wire p_reg_reg_i_2_n_6;
  wire p_reg_reg_i_3_n_3;
  wire p_reg_reg_i_3_n_4;
  wire p_reg_reg_i_3_n_5;
  wire p_reg_reg_i_3_n_6;
  wire p_reg_reg_i_4_n_3;
  wire p_reg_reg_i_4_n_4;
  wire p_reg_reg_i_4_n_5;
  wire p_reg_reg_i_4_n_6;
  wire p_reg_reg_i_5_n_3;
  wire p_reg_reg_i_5_n_4;
  wire p_reg_reg_i_5_n_5;
  wire p_reg_reg_i_5_n_6;
  wire p_reg_reg_i_6_n_3;
  wire p_reg_reg_i_8_n_3;
  wire p_reg_reg_i_9_n_3;
  wire [18:0]ret_20_fu_172_p2;
  wire [15:0]sext_ln69_1_fu_142_p1;
  wire [15:0]sext_ln69_2_fu_152_p1;
  wire [15:0]sext_ln69_3_fu_156_p1;
  wire [15:0]sext_ln69_fu_138_p1;
  wire [3:1]\NLW_g0_reg_207_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_g0_reg_207_reg[17]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_g0_reg_207_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_g0_reg_207_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_g0_reg_207_reg[17]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_g0_reg_207_reg[17]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_g1_reg_212_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_g1_reg_212_reg[17]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_g1_reg_212_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_g1_reg_212_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_g1_reg_212_reg[17]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_g1_reg_212_reg[17]_i_4_O_UNCONNECTED ;
  wire [3:2]NLW_p_reg_reg_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(p_0_in[10]),
        .I1(ap_return_int_reg[10]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(p_0_in[11]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(p_0_in[12]),
        .I1(ap_return_int_reg[12]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(p_0_in[13]),
        .I1(ap_return_int_reg[13]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[11]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(p_0_in[14]),
        .I1(ap_return_int_reg[14]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(p_0_in[15]),
        .I1(ap_return_int_reg[15]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(p_0_in[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(p_0_in[3]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(p_0_in[4]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(p_0_in[5]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(p_0_in[6]),
        .I1(ap_return_int_reg[6]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(p_0_in[7]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(p_0_in[8]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(p_0_in[9]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .O(p_reg_reg[7]));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_am_addmul_19s_16s_13ns_31_4_0_111 am_addmul_19s_16s_13ns_31_4_0_U125
       (.D(p_0_in),
        .Q(p_i11_int_reg),
        .S(am_addmul_19s_16s_13ns_31_4_0_U125_n_17),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(g1_reg_212[17]),
        .p_reg_reg_0(g0_reg_207[17]),
        .ret_20_fu_172_p2(ret_20_fu_172_p2));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    ap_ce_reg_i_1__0
       (.I0(Q[5]),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_ce_reg_i_2_n_3),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(ap_ce_reg_i_1__0_n_3));
  LUT4 #(
    .INIT(16'hFFF4)) 
    ap_ce_reg_i_2
       (.I0(gradx2g_data_full_n),
        .I1(Q[7]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(ap_ce_reg_i_2_n_3));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ce_reg_i_1__0_n_3),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[12]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[13]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[14]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[15]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_10 
       (.I0(p_i22_int_reg[8]),
        .I1(p_i20_int_reg[8]),
        .O(\g0_reg_207[11]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_12 
       (.I0(p_i02_int_reg[11]),
        .I1(p_i00_int_reg[11]),
        .O(\g0_reg_207[11]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_13 
       (.I0(p_i02_int_reg[10]),
        .I1(p_i00_int_reg[10]),
        .O(\g0_reg_207[11]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_14 
       (.I0(p_i02_int_reg[9]),
        .I1(p_i00_int_reg[9]),
        .O(\g0_reg_207[11]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_15 
       (.I0(p_i02_int_reg[8]),
        .I1(p_i00_int_reg[8]),
        .O(\g0_reg_207[11]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_3 
       (.I0(sext_ln69_1_fu_142_p1[11]),
        .I1(sext_ln69_fu_138_p1[11]),
        .O(\g0_reg_207[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_4 
       (.I0(sext_ln69_1_fu_142_p1[10]),
        .I1(sext_ln69_fu_138_p1[10]),
        .O(\g0_reg_207[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_5 
       (.I0(sext_ln69_1_fu_142_p1[9]),
        .I1(sext_ln69_fu_138_p1[9]),
        .O(\g0_reg_207[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_6 
       (.I0(sext_ln69_1_fu_142_p1[8]),
        .I1(sext_ln69_fu_138_p1[8]),
        .O(\g0_reg_207[11]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_7 
       (.I0(p_i22_int_reg[11]),
        .I1(p_i20_int_reg[11]),
        .O(\g0_reg_207[11]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_8 
       (.I0(p_i22_int_reg[10]),
        .I1(p_i20_int_reg[10]),
        .O(\g0_reg_207[11]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[11]_i_9 
       (.I0(p_i22_int_reg[9]),
        .I1(p_i20_int_reg[9]),
        .O(\g0_reg_207[11]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_10 
       (.I0(p_i22_int_reg[13]),
        .I1(p_i20_int_reg[13]),
        .O(\g0_reg_207[15]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_11 
       (.I0(p_i22_int_reg[12]),
        .I1(p_i20_int_reg[12]),
        .O(\g0_reg_207[15]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g0_reg_207[15]_i_13 
       (.I0(p_i02_int_reg[15]),
        .O(\g0_reg_207[15]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_14 
       (.I0(p_i02_int_reg[15]),
        .I1(p_i00_int_reg[15]),
        .O(\g0_reg_207[15]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_15 
       (.I0(p_i02_int_reg[14]),
        .I1(p_i00_int_reg[14]),
        .O(\g0_reg_207[15]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_16 
       (.I0(p_i02_int_reg[13]),
        .I1(p_i00_int_reg[13]),
        .O(\g0_reg_207[15]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_17 
       (.I0(p_i02_int_reg[12]),
        .I1(p_i00_int_reg[12]),
        .O(\g0_reg_207[15]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_3 
       (.I0(sext_ln69_1_fu_142_p1[15]),
        .I1(sext_ln69_fu_138_p1[15]),
        .O(\g0_reg_207[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_4 
       (.I0(sext_ln69_1_fu_142_p1[14]),
        .I1(sext_ln69_fu_138_p1[14]),
        .O(\g0_reg_207[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_5 
       (.I0(sext_ln69_1_fu_142_p1[13]),
        .I1(sext_ln69_fu_138_p1[13]),
        .O(\g0_reg_207[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_6 
       (.I0(sext_ln69_1_fu_142_p1[12]),
        .I1(sext_ln69_fu_138_p1[12]),
        .O(\g0_reg_207[15]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g0_reg_207[15]_i_7 
       (.I0(p_i22_int_reg[15]),
        .O(\g0_reg_207[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_8 
       (.I0(p_i22_int_reg[15]),
        .I1(p_i20_int_reg[15]),
        .O(\g0_reg_207[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[15]_i_9 
       (.I0(p_i22_int_reg[14]),
        .I1(p_i20_int_reg[14]),
        .O(\g0_reg_207[15]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[17]_i_3 
       (.I0(\g0_reg_207_reg[17]_i_2_n_6 ),
        .I1(\g0_reg_207_reg[17]_i_4_n_6 ),
        .O(\g0_reg_207[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_10 
       (.I0(p_i22_int_reg[0]),
        .I1(p_i20_int_reg[0]),
        .O(\g0_reg_207[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_12 
       (.I0(p_i02_int_reg[3]),
        .I1(p_i00_int_reg[3]),
        .O(\g0_reg_207[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_13 
       (.I0(p_i02_int_reg[2]),
        .I1(p_i00_int_reg[2]),
        .O(\g0_reg_207[3]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_14 
       (.I0(p_i02_int_reg[1]),
        .I1(p_i00_int_reg[1]),
        .O(\g0_reg_207[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_15 
       (.I0(p_i02_int_reg[0]),
        .I1(p_i00_int_reg[0]),
        .O(\g0_reg_207[3]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_3 
       (.I0(sext_ln69_1_fu_142_p1[3]),
        .I1(sext_ln69_fu_138_p1[3]),
        .O(\g0_reg_207[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_4 
       (.I0(sext_ln69_1_fu_142_p1[2]),
        .I1(sext_ln69_fu_138_p1[2]),
        .O(\g0_reg_207[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_5 
       (.I0(sext_ln69_1_fu_142_p1[1]),
        .I1(sext_ln69_fu_138_p1[1]),
        .O(\g0_reg_207[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_6 
       (.I0(sext_ln69_1_fu_142_p1[0]),
        .I1(sext_ln69_fu_138_p1[0]),
        .O(\g0_reg_207[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_7 
       (.I0(p_i22_int_reg[3]),
        .I1(p_i20_int_reg[3]),
        .O(\g0_reg_207[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_8 
       (.I0(p_i22_int_reg[2]),
        .I1(p_i20_int_reg[2]),
        .O(\g0_reg_207[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[3]_i_9 
       (.I0(p_i22_int_reg[1]),
        .I1(p_i20_int_reg[1]),
        .O(\g0_reg_207[3]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_10 
       (.I0(p_i22_int_reg[4]),
        .I1(p_i20_int_reg[4]),
        .O(\g0_reg_207[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_12 
       (.I0(p_i02_int_reg[7]),
        .I1(p_i00_int_reg[7]),
        .O(\g0_reg_207[7]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_13 
       (.I0(p_i02_int_reg[6]),
        .I1(p_i00_int_reg[6]),
        .O(\g0_reg_207[7]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_14 
       (.I0(p_i02_int_reg[5]),
        .I1(p_i00_int_reg[5]),
        .O(\g0_reg_207[7]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_15 
       (.I0(p_i02_int_reg[4]),
        .I1(p_i00_int_reg[4]),
        .O(\g0_reg_207[7]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_3 
       (.I0(sext_ln69_1_fu_142_p1[7]),
        .I1(sext_ln69_fu_138_p1[7]),
        .O(\g0_reg_207[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_4 
       (.I0(sext_ln69_1_fu_142_p1[6]),
        .I1(sext_ln69_fu_138_p1[6]),
        .O(\g0_reg_207[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_5 
       (.I0(sext_ln69_1_fu_142_p1[5]),
        .I1(sext_ln69_fu_138_p1[5]),
        .O(\g0_reg_207[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_6 
       (.I0(sext_ln69_1_fu_142_p1[4]),
        .I1(sext_ln69_fu_138_p1[4]),
        .O(\g0_reg_207[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_7 
       (.I0(p_i22_int_reg[7]),
        .I1(p_i20_int_reg[7]),
        .O(\g0_reg_207[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_8 
       (.I0(p_i22_int_reg[6]),
        .I1(p_i20_int_reg[6]),
        .O(\g0_reg_207[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g0_reg_207[7]_i_9 
       (.I0(p_i22_int_reg[5]),
        .I1(p_i20_int_reg[5]),
        .O(\g0_reg_207[7]_i_9_n_3 ));
  FDRE \g0_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[0]),
        .Q(g0_reg_207[0]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[10]),
        .Q(g0_reg_207[10]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[11]),
        .Q(g0_reg_207[11]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[11]_i_1 
       (.CI(\g0_reg_207_reg[7]_i_1_n_3 ),
        .CO({\g0_reg_207_reg[11]_i_1_n_3 ,\g0_reg_207_reg[11]_i_1_n_4 ,\g0_reg_207_reg[11]_i_1_n_5 ,\g0_reg_207_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_1_fu_142_p1[11:8]),
        .O(g0_fu_146_p2[11:8]),
        .S({\g0_reg_207[11]_i_3_n_3 ,\g0_reg_207[11]_i_4_n_3 ,\g0_reg_207[11]_i_5_n_3 ,\g0_reg_207[11]_i_6_n_3 }));
  CARRY4 \g0_reg_207_reg[11]_i_11 
       (.CI(\g0_reg_207_reg[7]_i_11_n_3 ),
        .CO({\g0_reg_207_reg[11]_i_11_n_3 ,\g0_reg_207_reg[11]_i_11_n_4 ,\g0_reg_207_reg[11]_i_11_n_5 ,\g0_reg_207_reg[11]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i02_int_reg[11:8]),
        .O(sext_ln69_fu_138_p1[11:8]),
        .S({\g0_reg_207[11]_i_12_n_3 ,\g0_reg_207[11]_i_13_n_3 ,\g0_reg_207[11]_i_14_n_3 ,\g0_reg_207[11]_i_15_n_3 }));
  CARRY4 \g0_reg_207_reg[11]_i_2 
       (.CI(\g0_reg_207_reg[7]_i_2_n_3 ),
        .CO({\g0_reg_207_reg[11]_i_2_n_3 ,\g0_reg_207_reg[11]_i_2_n_4 ,\g0_reg_207_reg[11]_i_2_n_5 ,\g0_reg_207_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i22_int_reg[11:8]),
        .O(sext_ln69_1_fu_142_p1[11:8]),
        .S({\g0_reg_207[11]_i_7_n_3 ,\g0_reg_207[11]_i_8_n_3 ,\g0_reg_207[11]_i_9_n_3 ,\g0_reg_207[11]_i_10_n_3 }));
  FDRE \g0_reg_207_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[12]),
        .Q(g0_reg_207[12]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[13]),
        .Q(g0_reg_207[13]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[14]),
        .Q(g0_reg_207[14]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[15]),
        .Q(g0_reg_207[15]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[15]_i_1 
       (.CI(\g0_reg_207_reg[11]_i_1_n_3 ),
        .CO({\g0_reg_207_reg[15]_i_1_n_3 ,\g0_reg_207_reg[15]_i_1_n_4 ,\g0_reg_207_reg[15]_i_1_n_5 ,\g0_reg_207_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_1_fu_142_p1[15:12]),
        .O(g0_fu_146_p2[15:12]),
        .S({\g0_reg_207[15]_i_3_n_3 ,\g0_reg_207[15]_i_4_n_3 ,\g0_reg_207[15]_i_5_n_3 ,\g0_reg_207[15]_i_6_n_3 }));
  CARRY4 \g0_reg_207_reg[15]_i_12 
       (.CI(\g0_reg_207_reg[11]_i_11_n_3 ),
        .CO({\g0_reg_207_reg[15]_i_12_n_3 ,\g0_reg_207_reg[15]_i_12_n_4 ,\g0_reg_207_reg[15]_i_12_n_5 ,\g0_reg_207_reg[15]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\g0_reg_207[15]_i_13_n_3 ,p_i02_int_reg[14:12]}),
        .O(sext_ln69_fu_138_p1[15:12]),
        .S({\g0_reg_207[15]_i_14_n_3 ,\g0_reg_207[15]_i_15_n_3 ,\g0_reg_207[15]_i_16_n_3 ,\g0_reg_207[15]_i_17_n_3 }));
  CARRY4 \g0_reg_207_reg[15]_i_2 
       (.CI(\g0_reg_207_reg[11]_i_2_n_3 ),
        .CO({\g0_reg_207_reg[15]_i_2_n_3 ,\g0_reg_207_reg[15]_i_2_n_4 ,\g0_reg_207_reg[15]_i_2_n_5 ,\g0_reg_207_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\g0_reg_207[15]_i_7_n_3 ,p_i22_int_reg[14:12]}),
        .O(sext_ln69_1_fu_142_p1[15:12]),
        .S({\g0_reg_207[15]_i_8_n_3 ,\g0_reg_207[15]_i_9_n_3 ,\g0_reg_207[15]_i_10_n_3 ,\g0_reg_207[15]_i_11_n_3 }));
  FDRE \g0_reg_207_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[16]),
        .Q(g0_reg_207[16]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[17]),
        .Q(g0_reg_207[17]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[17]_i_1 
       (.CI(\g0_reg_207_reg[15]_i_1_n_3 ),
        .CO({\NLW_g0_reg_207_reg[17]_i_1_CO_UNCONNECTED [3:1],\g0_reg_207_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\g0_reg_207_reg[17]_i_2_n_6 }),
        .O({\NLW_g0_reg_207_reg[17]_i_1_O_UNCONNECTED [3:2],g0_fu_146_p2[17:16]}),
        .S({1'b0,1'b0,1'b1,\g0_reg_207[17]_i_3_n_3 }));
  CARRY4 \g0_reg_207_reg[17]_i_2 
       (.CI(\g0_reg_207_reg[15]_i_2_n_3 ),
        .CO({\NLW_g0_reg_207_reg[17]_i_2_CO_UNCONNECTED [3:1],\g0_reg_207_reg[17]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_g0_reg_207_reg[17]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \g0_reg_207_reg[17]_i_4 
       (.CI(\g0_reg_207_reg[15]_i_12_n_3 ),
        .CO({\NLW_g0_reg_207_reg[17]_i_4_CO_UNCONNECTED [3:1],\g0_reg_207_reg[17]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_g0_reg_207_reg[17]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \g0_reg_207_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[1]),
        .Q(g0_reg_207[1]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[2]),
        .Q(g0_reg_207[2]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[3]),
        .Q(g0_reg_207[3]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\g0_reg_207_reg[3]_i_1_n_3 ,\g0_reg_207_reg[3]_i_1_n_4 ,\g0_reg_207_reg[3]_i_1_n_5 ,\g0_reg_207_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_1_fu_142_p1[3:0]),
        .O(g0_fu_146_p2[3:0]),
        .S({\g0_reg_207[3]_i_3_n_3 ,\g0_reg_207[3]_i_4_n_3 ,\g0_reg_207[3]_i_5_n_3 ,\g0_reg_207[3]_i_6_n_3 }));
  CARRY4 \g0_reg_207_reg[3]_i_11 
       (.CI(1'b0),
        .CO({\g0_reg_207_reg[3]_i_11_n_3 ,\g0_reg_207_reg[3]_i_11_n_4 ,\g0_reg_207_reg[3]_i_11_n_5 ,\g0_reg_207_reg[3]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i02_int_reg[3:0]),
        .O(sext_ln69_fu_138_p1[3:0]),
        .S({\g0_reg_207[3]_i_12_n_3 ,\g0_reg_207[3]_i_13_n_3 ,\g0_reg_207[3]_i_14_n_3 ,\g0_reg_207[3]_i_15_n_3 }));
  CARRY4 \g0_reg_207_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\g0_reg_207_reg[3]_i_2_n_3 ,\g0_reg_207_reg[3]_i_2_n_4 ,\g0_reg_207_reg[3]_i_2_n_5 ,\g0_reg_207_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i22_int_reg[3:0]),
        .O(sext_ln69_1_fu_142_p1[3:0]),
        .S({\g0_reg_207[3]_i_7_n_3 ,\g0_reg_207[3]_i_8_n_3 ,\g0_reg_207[3]_i_9_n_3 ,\g0_reg_207[3]_i_10_n_3 }));
  FDRE \g0_reg_207_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[4]),
        .Q(g0_reg_207[4]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[5]),
        .Q(g0_reg_207[5]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[6]),
        .Q(g0_reg_207[6]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[7]),
        .Q(g0_reg_207[7]),
        .R(1'b0));
  CARRY4 \g0_reg_207_reg[7]_i_1 
       (.CI(\g0_reg_207_reg[3]_i_1_n_3 ),
        .CO({\g0_reg_207_reg[7]_i_1_n_3 ,\g0_reg_207_reg[7]_i_1_n_4 ,\g0_reg_207_reg[7]_i_1_n_5 ,\g0_reg_207_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_1_fu_142_p1[7:4]),
        .O(g0_fu_146_p2[7:4]),
        .S({\g0_reg_207[7]_i_3_n_3 ,\g0_reg_207[7]_i_4_n_3 ,\g0_reg_207[7]_i_5_n_3 ,\g0_reg_207[7]_i_6_n_3 }));
  CARRY4 \g0_reg_207_reg[7]_i_11 
       (.CI(\g0_reg_207_reg[3]_i_11_n_3 ),
        .CO({\g0_reg_207_reg[7]_i_11_n_3 ,\g0_reg_207_reg[7]_i_11_n_4 ,\g0_reg_207_reg[7]_i_11_n_5 ,\g0_reg_207_reg[7]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i02_int_reg[7:4]),
        .O(sext_ln69_fu_138_p1[7:4]),
        .S({\g0_reg_207[7]_i_12_n_3 ,\g0_reg_207[7]_i_13_n_3 ,\g0_reg_207[7]_i_14_n_3 ,\g0_reg_207[7]_i_15_n_3 }));
  CARRY4 \g0_reg_207_reg[7]_i_2 
       (.CI(\g0_reg_207_reg[3]_i_2_n_3 ),
        .CO({\g0_reg_207_reg[7]_i_2_n_3 ,\g0_reg_207_reg[7]_i_2_n_4 ,\g0_reg_207_reg[7]_i_2_n_5 ,\g0_reg_207_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i22_int_reg[7:4]),
        .O(sext_ln69_1_fu_142_p1[7:4]),
        .S({\g0_reg_207[7]_i_7_n_3 ,\g0_reg_207[7]_i_8_n_3 ,\g0_reg_207[7]_i_9_n_3 ,\g0_reg_207[7]_i_10_n_3 }));
  FDRE \g0_reg_207_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[8]),
        .Q(g0_reg_207[8]),
        .R(1'b0));
  FDRE \g0_reg_207_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g0_fu_146_p2[9]),
        .Q(g0_reg_207[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_10 
       (.I0(p_i21_int_reg[8]),
        .I1(p_i12_int_reg[8]),
        .O(\g1_reg_212[11]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_12 
       (.I0(p_i10_int_reg[11]),
        .I1(p_i01_int_reg[11]),
        .O(\g1_reg_212[11]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_13 
       (.I0(p_i10_int_reg[10]),
        .I1(p_i01_int_reg[10]),
        .O(\g1_reg_212[11]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_14 
       (.I0(p_i10_int_reg[9]),
        .I1(p_i01_int_reg[9]),
        .O(\g1_reg_212[11]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_15 
       (.I0(p_i10_int_reg[8]),
        .I1(p_i01_int_reg[8]),
        .O(\g1_reg_212[11]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_3 
       (.I0(sext_ln69_3_fu_156_p1[11]),
        .I1(sext_ln69_2_fu_152_p1[11]),
        .O(\g1_reg_212[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_4 
       (.I0(sext_ln69_3_fu_156_p1[10]),
        .I1(sext_ln69_2_fu_152_p1[10]),
        .O(\g1_reg_212[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_5 
       (.I0(sext_ln69_3_fu_156_p1[9]),
        .I1(sext_ln69_2_fu_152_p1[9]),
        .O(\g1_reg_212[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_6 
       (.I0(sext_ln69_3_fu_156_p1[8]),
        .I1(sext_ln69_2_fu_152_p1[8]),
        .O(\g1_reg_212[11]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_7 
       (.I0(p_i21_int_reg[11]),
        .I1(p_i12_int_reg[11]),
        .O(\g1_reg_212[11]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_8 
       (.I0(p_i21_int_reg[10]),
        .I1(p_i12_int_reg[10]),
        .O(\g1_reg_212[11]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[11]_i_9 
       (.I0(p_i21_int_reg[9]),
        .I1(p_i12_int_reg[9]),
        .O(\g1_reg_212[11]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_10 
       (.I0(p_i21_int_reg[13]),
        .I1(p_i12_int_reg[13]),
        .O(\g1_reg_212[15]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_11 
       (.I0(p_i21_int_reg[12]),
        .I1(p_i12_int_reg[12]),
        .O(\g1_reg_212[15]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g1_reg_212[15]_i_13 
       (.I0(p_i10_int_reg[15]),
        .O(\g1_reg_212[15]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_14 
       (.I0(p_i10_int_reg[15]),
        .I1(p_i01_int_reg[15]),
        .O(\g1_reg_212[15]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_15 
       (.I0(p_i10_int_reg[14]),
        .I1(p_i01_int_reg[14]),
        .O(\g1_reg_212[15]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_16 
       (.I0(p_i10_int_reg[13]),
        .I1(p_i01_int_reg[13]),
        .O(\g1_reg_212[15]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_17 
       (.I0(p_i10_int_reg[12]),
        .I1(p_i01_int_reg[12]),
        .O(\g1_reg_212[15]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_3 
       (.I0(sext_ln69_3_fu_156_p1[15]),
        .I1(sext_ln69_2_fu_152_p1[15]),
        .O(\g1_reg_212[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_4 
       (.I0(sext_ln69_3_fu_156_p1[14]),
        .I1(sext_ln69_2_fu_152_p1[14]),
        .O(\g1_reg_212[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_5 
       (.I0(sext_ln69_3_fu_156_p1[13]),
        .I1(sext_ln69_2_fu_152_p1[13]),
        .O(\g1_reg_212[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_6 
       (.I0(sext_ln69_3_fu_156_p1[12]),
        .I1(sext_ln69_2_fu_152_p1[12]),
        .O(\g1_reg_212[15]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \g1_reg_212[15]_i_7 
       (.I0(p_i21_int_reg[15]),
        .O(\g1_reg_212[15]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_8 
       (.I0(p_i21_int_reg[15]),
        .I1(p_i12_int_reg[15]),
        .O(\g1_reg_212[15]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[15]_i_9 
       (.I0(p_i21_int_reg[14]),
        .I1(p_i12_int_reg[14]),
        .O(\g1_reg_212[15]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[17]_i_3 
       (.I0(\g1_reg_212_reg[17]_i_2_n_6 ),
        .I1(\g1_reg_212_reg[17]_i_4_n_6 ),
        .O(\g1_reg_212[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_10 
       (.I0(p_i21_int_reg[0]),
        .I1(p_i12_int_reg[0]),
        .O(\g1_reg_212[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_12 
       (.I0(p_i10_int_reg[3]),
        .I1(p_i01_int_reg[3]),
        .O(\g1_reg_212[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_13 
       (.I0(p_i10_int_reg[2]),
        .I1(p_i01_int_reg[2]),
        .O(\g1_reg_212[3]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_14 
       (.I0(p_i10_int_reg[1]),
        .I1(p_i01_int_reg[1]),
        .O(\g1_reg_212[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_15 
       (.I0(p_i10_int_reg[0]),
        .I1(p_i01_int_reg[0]),
        .O(\g1_reg_212[3]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_3 
       (.I0(sext_ln69_3_fu_156_p1[3]),
        .I1(sext_ln69_2_fu_152_p1[3]),
        .O(\g1_reg_212[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_4 
       (.I0(sext_ln69_3_fu_156_p1[2]),
        .I1(sext_ln69_2_fu_152_p1[2]),
        .O(\g1_reg_212[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_5 
       (.I0(sext_ln69_3_fu_156_p1[1]),
        .I1(sext_ln69_2_fu_152_p1[1]),
        .O(\g1_reg_212[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_6 
       (.I0(sext_ln69_3_fu_156_p1[0]),
        .I1(sext_ln69_2_fu_152_p1[0]),
        .O(\g1_reg_212[3]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_7 
       (.I0(p_i21_int_reg[3]),
        .I1(p_i12_int_reg[3]),
        .O(\g1_reg_212[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_8 
       (.I0(p_i21_int_reg[2]),
        .I1(p_i12_int_reg[2]),
        .O(\g1_reg_212[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[3]_i_9 
       (.I0(p_i21_int_reg[1]),
        .I1(p_i12_int_reg[1]),
        .O(\g1_reg_212[3]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_10 
       (.I0(p_i21_int_reg[4]),
        .I1(p_i12_int_reg[4]),
        .O(\g1_reg_212[7]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_12 
       (.I0(p_i10_int_reg[7]),
        .I1(p_i01_int_reg[7]),
        .O(\g1_reg_212[7]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_13 
       (.I0(p_i10_int_reg[6]),
        .I1(p_i01_int_reg[6]),
        .O(\g1_reg_212[7]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_14 
       (.I0(p_i10_int_reg[5]),
        .I1(p_i01_int_reg[5]),
        .O(\g1_reg_212[7]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_15 
       (.I0(p_i10_int_reg[4]),
        .I1(p_i01_int_reg[4]),
        .O(\g1_reg_212[7]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_3 
       (.I0(sext_ln69_3_fu_156_p1[7]),
        .I1(sext_ln69_2_fu_152_p1[7]),
        .O(\g1_reg_212[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_4 
       (.I0(sext_ln69_3_fu_156_p1[6]),
        .I1(sext_ln69_2_fu_152_p1[6]),
        .O(\g1_reg_212[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_5 
       (.I0(sext_ln69_3_fu_156_p1[5]),
        .I1(sext_ln69_2_fu_152_p1[5]),
        .O(\g1_reg_212[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_6 
       (.I0(sext_ln69_3_fu_156_p1[4]),
        .I1(sext_ln69_2_fu_152_p1[4]),
        .O(\g1_reg_212[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_7 
       (.I0(p_i21_int_reg[7]),
        .I1(p_i12_int_reg[7]),
        .O(\g1_reg_212[7]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_8 
       (.I0(p_i21_int_reg[6]),
        .I1(p_i12_int_reg[6]),
        .O(\g1_reg_212[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \g1_reg_212[7]_i_9 
       (.I0(p_i21_int_reg[5]),
        .I1(p_i12_int_reg[5]),
        .O(\g1_reg_212[7]_i_9_n_3 ));
  FDRE \g1_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[0]),
        .Q(g1_reg_212[0]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[10]),
        .Q(g1_reg_212[10]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[11]),
        .Q(g1_reg_212[11]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[11]_i_1 
       (.CI(\g1_reg_212_reg[7]_i_1_n_3 ),
        .CO({\g1_reg_212_reg[11]_i_1_n_3 ,\g1_reg_212_reg[11]_i_1_n_4 ,\g1_reg_212_reg[11]_i_1_n_5 ,\g1_reg_212_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_3_fu_156_p1[11:8]),
        .O(g1_fu_160_p2[11:8]),
        .S({\g1_reg_212[11]_i_3_n_3 ,\g1_reg_212[11]_i_4_n_3 ,\g1_reg_212[11]_i_5_n_3 ,\g1_reg_212[11]_i_6_n_3 }));
  CARRY4 \g1_reg_212_reg[11]_i_11 
       (.CI(\g1_reg_212_reg[7]_i_11_n_3 ),
        .CO({\g1_reg_212_reg[11]_i_11_n_3 ,\g1_reg_212_reg[11]_i_11_n_4 ,\g1_reg_212_reg[11]_i_11_n_5 ,\g1_reg_212_reg[11]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i10_int_reg[11:8]),
        .O(sext_ln69_2_fu_152_p1[11:8]),
        .S({\g1_reg_212[11]_i_12_n_3 ,\g1_reg_212[11]_i_13_n_3 ,\g1_reg_212[11]_i_14_n_3 ,\g1_reg_212[11]_i_15_n_3 }));
  CARRY4 \g1_reg_212_reg[11]_i_2 
       (.CI(\g1_reg_212_reg[7]_i_2_n_3 ),
        .CO({\g1_reg_212_reg[11]_i_2_n_3 ,\g1_reg_212_reg[11]_i_2_n_4 ,\g1_reg_212_reg[11]_i_2_n_5 ,\g1_reg_212_reg[11]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i21_int_reg[11:8]),
        .O(sext_ln69_3_fu_156_p1[11:8]),
        .S({\g1_reg_212[11]_i_7_n_3 ,\g1_reg_212[11]_i_8_n_3 ,\g1_reg_212[11]_i_9_n_3 ,\g1_reg_212[11]_i_10_n_3 }));
  FDRE \g1_reg_212_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[12]),
        .Q(g1_reg_212[12]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[13]),
        .Q(g1_reg_212[13]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[14]),
        .Q(g1_reg_212[14]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[15]),
        .Q(g1_reg_212[15]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[15]_i_1 
       (.CI(\g1_reg_212_reg[11]_i_1_n_3 ),
        .CO({\g1_reg_212_reg[15]_i_1_n_3 ,\g1_reg_212_reg[15]_i_1_n_4 ,\g1_reg_212_reg[15]_i_1_n_5 ,\g1_reg_212_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_3_fu_156_p1[15:12]),
        .O(g1_fu_160_p2[15:12]),
        .S({\g1_reg_212[15]_i_3_n_3 ,\g1_reg_212[15]_i_4_n_3 ,\g1_reg_212[15]_i_5_n_3 ,\g1_reg_212[15]_i_6_n_3 }));
  CARRY4 \g1_reg_212_reg[15]_i_12 
       (.CI(\g1_reg_212_reg[11]_i_11_n_3 ),
        .CO({\g1_reg_212_reg[15]_i_12_n_3 ,\g1_reg_212_reg[15]_i_12_n_4 ,\g1_reg_212_reg[15]_i_12_n_5 ,\g1_reg_212_reg[15]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\g1_reg_212[15]_i_13_n_3 ,p_i10_int_reg[14:12]}),
        .O(sext_ln69_2_fu_152_p1[15:12]),
        .S({\g1_reg_212[15]_i_14_n_3 ,\g1_reg_212[15]_i_15_n_3 ,\g1_reg_212[15]_i_16_n_3 ,\g1_reg_212[15]_i_17_n_3 }));
  CARRY4 \g1_reg_212_reg[15]_i_2 
       (.CI(\g1_reg_212_reg[11]_i_2_n_3 ),
        .CO({\g1_reg_212_reg[15]_i_2_n_3 ,\g1_reg_212_reg[15]_i_2_n_4 ,\g1_reg_212_reg[15]_i_2_n_5 ,\g1_reg_212_reg[15]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\g1_reg_212[15]_i_7_n_3 ,p_i21_int_reg[14:12]}),
        .O(sext_ln69_3_fu_156_p1[15:12]),
        .S({\g1_reg_212[15]_i_8_n_3 ,\g1_reg_212[15]_i_9_n_3 ,\g1_reg_212[15]_i_10_n_3 ,\g1_reg_212[15]_i_11_n_3 }));
  FDRE \g1_reg_212_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[16]),
        .Q(g1_reg_212[16]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[17]),
        .Q(g1_reg_212[17]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[17]_i_1 
       (.CI(\g1_reg_212_reg[15]_i_1_n_3 ),
        .CO({\NLW_g1_reg_212_reg[17]_i_1_CO_UNCONNECTED [3:1],\g1_reg_212_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\g1_reg_212_reg[17]_i_2_n_6 }),
        .O({\NLW_g1_reg_212_reg[17]_i_1_O_UNCONNECTED [3:2],g1_fu_160_p2[17:16]}),
        .S({1'b0,1'b0,1'b1,\g1_reg_212[17]_i_3_n_3 }));
  CARRY4 \g1_reg_212_reg[17]_i_2 
       (.CI(\g1_reg_212_reg[15]_i_2_n_3 ),
        .CO({\NLW_g1_reg_212_reg[17]_i_2_CO_UNCONNECTED [3:1],\g1_reg_212_reg[17]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_g1_reg_212_reg[17]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \g1_reg_212_reg[17]_i_4 
       (.CI(\g1_reg_212_reg[15]_i_12_n_3 ),
        .CO({\NLW_g1_reg_212_reg[17]_i_4_CO_UNCONNECTED [3:1],\g1_reg_212_reg[17]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_g1_reg_212_reg[17]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \g1_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[1]),
        .Q(g1_reg_212[1]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[2]),
        .Q(g1_reg_212[2]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[3]),
        .Q(g1_reg_212[3]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\g1_reg_212_reg[3]_i_1_n_3 ,\g1_reg_212_reg[3]_i_1_n_4 ,\g1_reg_212_reg[3]_i_1_n_5 ,\g1_reg_212_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_3_fu_156_p1[3:0]),
        .O(g1_fu_160_p2[3:0]),
        .S({\g1_reg_212[3]_i_3_n_3 ,\g1_reg_212[3]_i_4_n_3 ,\g1_reg_212[3]_i_5_n_3 ,\g1_reg_212[3]_i_6_n_3 }));
  CARRY4 \g1_reg_212_reg[3]_i_11 
       (.CI(1'b0),
        .CO({\g1_reg_212_reg[3]_i_11_n_3 ,\g1_reg_212_reg[3]_i_11_n_4 ,\g1_reg_212_reg[3]_i_11_n_5 ,\g1_reg_212_reg[3]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i10_int_reg[3:0]),
        .O(sext_ln69_2_fu_152_p1[3:0]),
        .S({\g1_reg_212[3]_i_12_n_3 ,\g1_reg_212[3]_i_13_n_3 ,\g1_reg_212[3]_i_14_n_3 ,\g1_reg_212[3]_i_15_n_3 }));
  CARRY4 \g1_reg_212_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\g1_reg_212_reg[3]_i_2_n_3 ,\g1_reg_212_reg[3]_i_2_n_4 ,\g1_reg_212_reg[3]_i_2_n_5 ,\g1_reg_212_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i21_int_reg[3:0]),
        .O(sext_ln69_3_fu_156_p1[3:0]),
        .S({\g1_reg_212[3]_i_7_n_3 ,\g1_reg_212[3]_i_8_n_3 ,\g1_reg_212[3]_i_9_n_3 ,\g1_reg_212[3]_i_10_n_3 }));
  FDRE \g1_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[4]),
        .Q(g1_reg_212[4]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[5]),
        .Q(g1_reg_212[5]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[6]),
        .Q(g1_reg_212[6]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[7]),
        .Q(g1_reg_212[7]),
        .R(1'b0));
  CARRY4 \g1_reg_212_reg[7]_i_1 
       (.CI(\g1_reg_212_reg[3]_i_1_n_3 ),
        .CO({\g1_reg_212_reg[7]_i_1_n_3 ,\g1_reg_212_reg[7]_i_1_n_4 ,\g1_reg_212_reg[7]_i_1_n_5 ,\g1_reg_212_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sext_ln69_3_fu_156_p1[7:4]),
        .O(g1_fu_160_p2[7:4]),
        .S({\g1_reg_212[7]_i_3_n_3 ,\g1_reg_212[7]_i_4_n_3 ,\g1_reg_212[7]_i_5_n_3 ,\g1_reg_212[7]_i_6_n_3 }));
  CARRY4 \g1_reg_212_reg[7]_i_11 
       (.CI(\g1_reg_212_reg[3]_i_11_n_3 ),
        .CO({\g1_reg_212_reg[7]_i_11_n_3 ,\g1_reg_212_reg[7]_i_11_n_4 ,\g1_reg_212_reg[7]_i_11_n_5 ,\g1_reg_212_reg[7]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i10_int_reg[7:4]),
        .O(sext_ln69_2_fu_152_p1[7:4]),
        .S({\g1_reg_212[7]_i_12_n_3 ,\g1_reg_212[7]_i_13_n_3 ,\g1_reg_212[7]_i_14_n_3 ,\g1_reg_212[7]_i_15_n_3 }));
  CARRY4 \g1_reg_212_reg[7]_i_2 
       (.CI(\g1_reg_212_reg[3]_i_2_n_3 ),
        .CO({\g1_reg_212_reg[7]_i_2_n_3 ,\g1_reg_212_reg[7]_i_2_n_4 ,\g1_reg_212_reg[7]_i_2_n_5 ,\g1_reg_212_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(p_i21_int_reg[7:4]),
        .O(sext_ln69_3_fu_156_p1[7:4]),
        .S({\g1_reg_212[7]_i_7_n_3 ,\g1_reg_212[7]_i_8_n_3 ,\g1_reg_212[7]_i_9_n_3 ,\g1_reg_212[7]_i_10_n_3 }));
  FDRE \g1_reg_212_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[8]),
        .Q(g1_reg_212[8]),
        .R(1'b0));
  FDRE \g1_reg_212_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(g1_fu_160_p2[9]),
        .Q(g1_reg_212[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[0]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [0]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [0]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[0]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[10]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [10]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [10]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[10]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[11]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [11]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [11]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[11]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[12]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [12]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [12]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[12]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[13]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [13]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [13]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[13]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[14]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [14]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [14]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[14]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[15]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [15]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [15]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[15]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[1]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [1]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [1]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[1]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[2]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [2]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [2]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[2]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[3]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [3]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [3]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[3]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[4]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [4]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[4]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[5]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [5]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [5]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[5]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[6]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [6]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [6]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[6]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[7]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [7]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [7]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[7]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[8]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [8]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [8]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[8]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i00_int_reg[9]_i_1 
       (.I0(\p_i00_int_reg_reg[15]_0 [9]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i00_int_reg_reg[15]_1 [9]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i00[9]));
  FDRE \p_i00_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[0]),
        .Q(p_i00_int_reg[0]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[10]),
        .Q(p_i00_int_reg[10]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[11]),
        .Q(p_i00_int_reg[11]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[12]),
        .Q(p_i00_int_reg[12]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[13]),
        .Q(p_i00_int_reg[13]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[14]),
        .Q(p_i00_int_reg[14]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[15]),
        .Q(p_i00_int_reg[15]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[1]),
        .Q(p_i00_int_reg[1]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[2]),
        .Q(p_i00_int_reg[2]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[3]),
        .Q(p_i00_int_reg[3]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[4]),
        .Q(p_i00_int_reg[4]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[5]),
        .Q(p_i00_int_reg[5]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[6]),
        .Q(p_i00_int_reg[6]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[7]),
        .Q(p_i00_int_reg[7]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[8]),
        .Q(p_i00_int_reg[8]),
        .R(1'b0));
  FDRE \p_i00_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i00[9]),
        .Q(p_i00_int_reg[9]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [0]),
        .Q(p_i01_int_reg[0]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [10]),
        .Q(p_i01_int_reg[10]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [11]),
        .Q(p_i01_int_reg[11]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [12]),
        .Q(p_i01_int_reg[12]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [13]),
        .Q(p_i01_int_reg[13]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [14]),
        .Q(p_i01_int_reg[14]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [15]),
        .Q(p_i01_int_reg[15]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [1]),
        .Q(p_i01_int_reg[1]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [2]),
        .Q(p_i01_int_reg[2]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [3]),
        .Q(p_i01_int_reg[3]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [4]),
        .Q(p_i01_int_reg[4]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [5]),
        .Q(p_i01_int_reg[5]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [6]),
        .Q(p_i01_int_reg[6]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [7]),
        .Q(p_i01_int_reg[7]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [8]),
        .Q(p_i01_int_reg[8]),
        .R(1'b0));
  FDRE \p_i01_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i01_int_reg_reg[15]_0 [9]),
        .Q(p_i01_int_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_i02_int_reg[15]_i_1 
       (.I0(Q[6]),
        .I1(ap_ce_reg_i_1__0_n_3),
        .O(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [0]),
        .Q(p_i02_int_reg[0]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [10]),
        .Q(p_i02_int_reg[10]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [11]),
        .Q(p_i02_int_reg[11]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [12]),
        .Q(p_i02_int_reg[12]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [13]),
        .Q(p_i02_int_reg[13]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [14]),
        .Q(p_i02_int_reg[14]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [15]),
        .Q(p_i02_int_reg[15]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [1]),
        .Q(p_i02_int_reg[1]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [2]),
        .Q(p_i02_int_reg[2]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [3]),
        .Q(p_i02_int_reg[3]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [4]),
        .Q(p_i02_int_reg[4]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [5]),
        .Q(p_i02_int_reg[5]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [6]),
        .Q(p_i02_int_reg[6]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [7]),
        .Q(p_i02_int_reg[7]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [8]),
        .Q(p_i02_int_reg[8]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i02_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i02_int_reg_reg[15]_0 [9]),
        .Q(p_i02_int_reg[9]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[0]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [0]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [0]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[0]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[10]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [10]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [10]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[10]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[11]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [11]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [11]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[11]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[12]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [12]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [12]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[12]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[13]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [13]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [13]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[13]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[14]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [14]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [14]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[14]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[15]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [15]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [15]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[15]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[1]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [1]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [1]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[1]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[2]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [2]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [2]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[2]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[3]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [3]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [3]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[3]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[4]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [4]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[4]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[5]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [5]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [5]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[5]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[6]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [6]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [6]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[6]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[7]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [7]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [7]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[7]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[8]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [8]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [8]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[8]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i10_int_reg[9]_i_1 
       (.I0(\p_i10_int_reg_reg[15]_0 [9]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i10_int_reg_reg[15]_1 [9]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i10[9]));
  FDRE \p_i10_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[0]),
        .Q(p_i10_int_reg[0]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[10]),
        .Q(p_i10_int_reg[10]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[11]),
        .Q(p_i10_int_reg[11]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[12]),
        .Q(p_i10_int_reg[12]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[13]),
        .Q(p_i10_int_reg[13]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[14]),
        .Q(p_i10_int_reg[14]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[15]),
        .Q(p_i10_int_reg[15]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[1]),
        .Q(p_i10_int_reg[1]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[2]),
        .Q(p_i10_int_reg[2]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[3]),
        .Q(p_i10_int_reg[3]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[4]),
        .Q(p_i10_int_reg[4]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[5]),
        .Q(p_i10_int_reg[5]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[6]),
        .Q(p_i10_int_reg[6]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[7]),
        .Q(p_i10_int_reg[7]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[8]),
        .Q(p_i10_int_reg[8]),
        .R(1'b0));
  FDRE \p_i10_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i10[9]),
        .Q(p_i10_int_reg[9]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [0]),
        .Q(p_i11_int_reg[0]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [10]),
        .Q(p_i11_int_reg[10]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [11]),
        .Q(p_i11_int_reg[11]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [12]),
        .Q(p_i11_int_reg[12]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [13]),
        .Q(p_i11_int_reg[13]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [14]),
        .Q(p_i11_int_reg[14]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [15]),
        .Q(p_i11_int_reg[15]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [1]),
        .Q(p_i11_int_reg[1]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [2]),
        .Q(p_i11_int_reg[2]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [3]),
        .Q(p_i11_int_reg[3]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [4]),
        .Q(p_i11_int_reg[4]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [5]),
        .Q(p_i11_int_reg[5]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [6]),
        .Q(p_i11_int_reg[6]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [7]),
        .Q(p_i11_int_reg[7]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [8]),
        .Q(p_i11_int_reg[8]),
        .R(1'b0));
  FDRE \p_i11_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i11_int_reg_reg[15]_0 [9]),
        .Q(p_i11_int_reg[9]),
        .R(1'b0));
  FDRE \p_i12_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [0]),
        .Q(p_i12_int_reg[0]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [10]),
        .Q(p_i12_int_reg[10]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [11]),
        .Q(p_i12_int_reg[11]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [12]),
        .Q(p_i12_int_reg[12]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [13]),
        .Q(p_i12_int_reg[13]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [14]),
        .Q(p_i12_int_reg[14]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [15]),
        .Q(p_i12_int_reg[15]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [1]),
        .Q(p_i12_int_reg[1]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [2]),
        .Q(p_i12_int_reg[2]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [3]),
        .Q(p_i12_int_reg[3]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [4]),
        .Q(p_i12_int_reg[4]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [5]),
        .Q(p_i12_int_reg[5]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [6]),
        .Q(p_i12_int_reg[6]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [7]),
        .Q(p_i12_int_reg[7]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [8]),
        .Q(p_i12_int_reg[8]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i12_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i12_int_reg_reg[15]_0 [9]),
        .Q(p_i12_int_reg[9]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[0]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [0]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [0]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[0]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[10]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [10]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [10]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[10]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[11]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [11]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [11]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[11]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[12]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [12]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [12]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[12]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[13]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [13]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [13]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[13]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[14]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [14]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [14]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[14]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[15]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [15]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [15]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[15]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[1]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [1]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [1]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[1]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[2]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [2]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [2]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[2]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[3]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [3]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [3]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[3]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[4]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [4]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [4]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[4]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[5]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [5]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [5]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[5]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[6]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [6]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [6]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[6]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[7]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [7]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [7]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[7]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[8]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [8]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [8]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[8]));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \p_i20_int_reg[9]_i_1 
       (.I0(\p_i20_int_reg_reg[15]_0 [9]),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(\p_i10_int_reg_reg[0]_0 ),
        .I4(\p_i20_int_reg_reg[15]_1 [9]),
        .O(grp_xFApplyMask3x3_3_s_fu_359_p_i20[9]));
  FDRE \p_i20_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[0]),
        .Q(p_i20_int_reg[0]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[10]),
        .Q(p_i20_int_reg[10]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[11]),
        .Q(p_i20_int_reg[11]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[12]),
        .Q(p_i20_int_reg[12]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[13]),
        .Q(p_i20_int_reg[13]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[14]),
        .Q(p_i20_int_reg[14]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[15]),
        .Q(p_i20_int_reg[15]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[1]),
        .Q(p_i20_int_reg[1]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[2]),
        .Q(p_i20_int_reg[2]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[3]),
        .Q(p_i20_int_reg[3]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[4]),
        .Q(p_i20_int_reg[4]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[5]),
        .Q(p_i20_int_reg[5]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[6]),
        .Q(p_i20_int_reg[6]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[7]),
        .Q(p_i20_int_reg[7]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[8]),
        .Q(p_i20_int_reg[8]),
        .R(1'b0));
  FDRE \p_i20_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(grp_xFApplyMask3x3_3_s_fu_359_p_i20[9]),
        .Q(p_i20_int_reg[9]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [0]),
        .Q(p_i21_int_reg[0]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [10]),
        .Q(p_i21_int_reg[10]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [11]),
        .Q(p_i21_int_reg[11]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [12]),
        .Q(p_i21_int_reg[12]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [13]),
        .Q(p_i21_int_reg[13]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [14]),
        .Q(p_i21_int_reg[14]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [15]),
        .Q(p_i21_int_reg[15]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [1]),
        .Q(p_i21_int_reg[1]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [2]),
        .Q(p_i21_int_reg[2]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [3]),
        .Q(p_i21_int_reg[3]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [4]),
        .Q(p_i21_int_reg[4]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [5]),
        .Q(p_i21_int_reg[5]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [6]),
        .Q(p_i21_int_reg[6]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [7]),
        .Q(p_i21_int_reg[7]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [8]),
        .Q(p_i21_int_reg[8]),
        .R(1'b0));
  FDRE \p_i21_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i21_int_reg_reg[15]_0 [9]),
        .Q(p_i21_int_reg[9]),
        .R(1'b0));
  FDRE \p_i22_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [0]),
        .Q(p_i22_int_reg[0]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [10]),
        .Q(p_i22_int_reg[10]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [11]),
        .Q(p_i22_int_reg[11]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [12]),
        .Q(p_i22_int_reg[12]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [13]),
        .Q(p_i22_int_reg[13]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [14]),
        .Q(p_i22_int_reg[14]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [15]),
        .Q(p_i22_int_reg[15]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [1]),
        .Q(p_i22_int_reg[1]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [2]),
        .Q(p_i22_int_reg[2]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [3]),
        .Q(p_i22_int_reg[3]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [4]),
        .Q(p_i22_int_reg[4]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [5]),
        .Q(p_i22_int_reg[5]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [6]),
        .Q(p_i22_int_reg[6]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [7]),
        .Q(p_i22_int_reg[7]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [8]),
        .Q(p_i22_int_reg[8]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  FDRE \p_i22_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_i_1__0_n_3),
        .D(\p_i22_int_reg_reg[15]_0 [9]),
        .Q(p_i22_int_reg[9]),
        .R(\p_i02_int_reg[15]_i_1_n_3 ));
  CARRY4 p_reg_reg_i_1
       (.CI(p_reg_reg_i_2_n_3),
        .CO({NLW_p_reg_reg_i_1_CO_UNCONNECTED[3:2],p_reg_reg_i_1_n_5,p_reg_reg_i_1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg_reg_i_6_n_3,g1_reg_212[16]}),
        .O({NLW_p_reg_reg_i_1_O_UNCONNECTED[3],ret_20_fu_172_p2[18:16]}),
        .S({1'b0,1'b1,am_addmul_19s_16s_13ns_31_4_0_U125_n_17,p_reg_reg_i_8_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10
       (.I0(g1_reg_212[14]),
        .I1(g0_reg_207[14]),
        .O(p_reg_reg_i_10_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11
       (.I0(g1_reg_212[13]),
        .I1(g0_reg_207[13]),
        .O(p_reg_reg_i_11_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12
       (.I0(g1_reg_212[12]),
        .I1(g0_reg_207[12]),
        .O(p_reg_reg_i_12_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13
       (.I0(g1_reg_212[11]),
        .I1(g0_reg_207[11]),
        .O(p_reg_reg_i_13_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14
       (.I0(g1_reg_212[10]),
        .I1(g0_reg_207[10]),
        .O(p_reg_reg_i_14_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15
       (.I0(g1_reg_212[9]),
        .I1(g0_reg_207[9]),
        .O(p_reg_reg_i_15_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16
       (.I0(g1_reg_212[8]),
        .I1(g0_reg_207[8]),
        .O(p_reg_reg_i_16_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17
       (.I0(g1_reg_212[7]),
        .I1(g0_reg_207[7]),
        .O(p_reg_reg_i_17_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18
       (.I0(g1_reg_212[6]),
        .I1(g0_reg_207[6]),
        .O(p_reg_reg_i_18_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19
       (.I0(g1_reg_212[5]),
        .I1(g0_reg_207[5]),
        .O(p_reg_reg_i_19_n_3));
  CARRY4 p_reg_reg_i_2
       (.CI(p_reg_reg_i_3_n_3),
        .CO({p_reg_reg_i_2_n_3,p_reg_reg_i_2_n_4,p_reg_reg_i_2_n_5,p_reg_reg_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(g1_reg_212[15:12]),
        .O(ret_20_fu_172_p2[15:12]),
        .S({p_reg_reg_i_9_n_3,p_reg_reg_i_10_n_3,p_reg_reg_i_11_n_3,p_reg_reg_i_12_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20
       (.I0(g1_reg_212[4]),
        .I1(g0_reg_207[4]),
        .O(p_reg_reg_i_20_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21
       (.I0(g1_reg_212[3]),
        .I1(g0_reg_207[3]),
        .O(p_reg_reg_i_21_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22
       (.I0(g1_reg_212[2]),
        .I1(g0_reg_207[2]),
        .O(p_reg_reg_i_22_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23
       (.I0(g1_reg_212[1]),
        .I1(g0_reg_207[1]),
        .O(p_reg_reg_i_23_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24
       (.I0(g1_reg_212[0]),
        .I1(g0_reg_207[0]),
        .O(p_reg_reg_i_24_n_3));
  CARRY4 p_reg_reg_i_3
       (.CI(p_reg_reg_i_4_n_3),
        .CO({p_reg_reg_i_3_n_3,p_reg_reg_i_3_n_4,p_reg_reg_i_3_n_5,p_reg_reg_i_3_n_6}),
        .CYINIT(1'b0),
        .DI(g1_reg_212[11:8]),
        .O(ret_20_fu_172_p2[11:8]),
        .S({p_reg_reg_i_13_n_3,p_reg_reg_i_14_n_3,p_reg_reg_i_15_n_3,p_reg_reg_i_16_n_3}));
  CARRY4 p_reg_reg_i_4
       (.CI(p_reg_reg_i_5_n_3),
        .CO({p_reg_reg_i_4_n_3,p_reg_reg_i_4_n_4,p_reg_reg_i_4_n_5,p_reg_reg_i_4_n_6}),
        .CYINIT(1'b0),
        .DI(g1_reg_212[7:4]),
        .O(ret_20_fu_172_p2[7:4]),
        .S({p_reg_reg_i_17_n_3,p_reg_reg_i_18_n_3,p_reg_reg_i_19_n_3,p_reg_reg_i_20_n_3}));
  CARRY4 p_reg_reg_i_5
       (.CI(1'b0),
        .CO({p_reg_reg_i_5_n_3,p_reg_reg_i_5_n_4,p_reg_reg_i_5_n_5,p_reg_reg_i_5_n_6}),
        .CYINIT(1'b0),
        .DI(g1_reg_212[3:0]),
        .O(ret_20_fu_172_p2[3:0]),
        .S({p_reg_reg_i_21_n_3,p_reg_reg_i_22_n_3,p_reg_reg_i_23_n_3,p_reg_reg_i_24_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_6
       (.I0(g1_reg_212[17]),
        .O(p_reg_reg_i_6_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_8
       (.I0(g1_reg_212[16]),
        .I1(g0_reg_207[16]),
        .O(p_reg_reg_i_8_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9
       (.I0(g1_reg_212[15]),
        .I1(g0_reg_207[15]),
        .O(p_reg_reg_i_9_n_3));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s
   (internal_empty_n_reg,
    mOutPtr110_out,
    E,
    \ap_CS_fsm_reg[12]_0 ,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ,
    boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read,
    \cmp_i_i382_i_reg_673_reg[0]_0 ,
    D,
    boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready,
    \ap_CS_fsm_reg[3]_0 ,
    p_reg_reg,
    ap_clk,
    SS,
    boxFilter_0_3_2_1080_1920_1_false_U0_ap_start,
    Q,
    internal_full_n_reg,
    gradxy_data_empty_n,
    grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg,
    internal_full_n_reg_0,
    gradxyg_data_full_n,
    ap_rst_n,
    \icmp_ln133_reg_686_reg[0]_0 ,
    gradxy_cols_c_empty_n,
    gradxy_rows_c_empty_n,
    boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read,
    \img_height_cast2_reg_653_reg[10]_0 ,
    \row_ind_V_reg_260_reg[0]_0 ,
    \reg_391_reg[15]_0 );
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[12]_0 ;
  output \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  output boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read;
  output \cmp_i_i382_i_reg_673_reg[0]_0 ;
  output [1:0]D;
  output boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready;
  output \ap_CS_fsm_reg[3]_0 ;
  output [13:0]p_reg_reg;
  input ap_clk;
  input [0:0]SS;
  input boxFilter_0_3_2_1080_1920_1_false_U0_ap_start;
  input [1:0]Q;
  input internal_full_n_reg;
  input gradxy_data_empty_n;
  input grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg;
  input internal_full_n_reg_0;
  input gradxyg_data_full_n;
  input ap_rst_n;
  input [10:0]\icmp_ln133_reg_686_reg[0]_0 ;
  input gradxy_cols_c_empty_n;
  input gradxy_rows_c_empty_n;
  input boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  input [10:0]\img_height_cast2_reg_653_reg[10]_0 ;
  input [0:0]\row_ind_V_reg_260_reg[0]_0 ;
  input [15:0]\reg_391_reg[15]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [11:0]add_ln257_fu_417_p2;
  wire [11:0]add_ln257_reg_658;
  wire \add_ln257_reg_658[11]_i_2_n_3 ;
  wire [15:0]agg_tmp12_i_i_0_reg_309;
  wire agg_tmp12_i_i_0_reg_3090;
  wire agg_tmp12_i_i_0_reg_309_2;
  wire [15:0]agg_tmp12_i_i_0_reg_309_pp1_iter6_reg;
  wire [15:0]agg_tmp20_i_i_0_reg_296;
  wire agg_tmp20_i_i_0_reg_2960;
  wire agg_tmp20_i_i_0_reg_296_3;
  wire [15:0]agg_tmp23_i_i_0_reg_284;
  wire [15:0]agg_tmp23_i_i_0_reg_284_pp1_iter6_reg;
  wire [15:0]agg_tmp2_i_i_0_reg_334;
  wire [15:0]agg_tmp2_i_i_0_reg_334_pp1_iter6_reg;
  wire [15:0]agg_tmp78_0_reg_346;
  wire [15:0]agg_tmp9_i_i_0_reg_321;
  wire \ap_CS_fsm[1]_i_3__3_n_3 ;
  wire \ap_CS_fsm[1]_i_4__1_n_3 ;
  wire \ap_CS_fsm[1]_i_5__1_n_3 ;
  wire \ap_CS_fsm[5]_i_2__2_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire [0:0]\ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[10] ;
  wire \ap_CS_fsm_reg_n_3_[11] ;
  wire \ap_CS_fsm_reg_n_3_[7] ;
  wire \ap_CS_fsm_reg_n_3_[8] ;
  wire \ap_CS_fsm_reg_n_3_[9] ;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [12:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__7_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__7_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__2_n_3;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter11;
  wire ap_enable_reg_pp1_iter12_i_1__1_n_3;
  wire ap_enable_reg_pp1_iter12_reg_n_3;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8;
  wire ap_enable_reg_pp1_iter9;
  wire ap_rst_n;
  wire [1:0]bottom_fu_92;
  wire \bottom_fu_92[0]_i_1__1_n_3 ;
  wire \bottom_fu_92[1]_i_1__1_n_3 ;
  wire \bottom_fu_92[1]_i_2__1_n_3 ;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_ap_start;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  wire [15:0]buf0_V_fu_550_p5;
  wire [15:0]buf0_V_reg_733;
  wire buf0_V_reg_7330;
  wire [15:0]buf1_V_fu_559_p5;
  wire [15:0]buf1_V_reg_739;
  wire [15:0]buf2_V_fu_568_p5;
  wire [15:0]buf2_V_reg_745;
  wire buf_V_0_ce0;
  wire [15:0]buf_V_0_load_reg_712;
  wire buf_V_0_load_reg_7120;
  wire buf_V_1_U_n_19;
  wire [15:0]buf_V_1_load_reg_719;
  wire cmp_i_i382_i_fu_500_p2;
  wire cmp_i_i382_i_fu_500_p2_carry__0_i_1__1_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry__0_i_2__1_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry__0_i_3__1_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry__0_i_4__1_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry__0_n_6;
  wire cmp_i_i382_i_fu_500_p2_carry_i_1__1_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_2__1_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_3__1_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_4__1_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_5__1_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_6__1_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_7__1_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_8__1_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_n_4;
  wire cmp_i_i382_i_fu_500_p2_carry_n_5;
  wire cmp_i_i382_i_fu_500_p2_carry_n_6;
  wire cmp_i_i382_i_reg_673;
  wire \cmp_i_i382_i_reg_673[0]_i_1__1_n_3 ;
  wire \cmp_i_i382_i_reg_673_reg[0]_0 ;
  wire [10:0]col_V_12_fu_398_p2;
  wire \col_V_12_reg_614[10]_i_3__1_n_3 ;
  wire \col_V_12_reg_614[10]_i_4__1_n_3 ;
  wire \col_V_12_reg_614[10]_i_5__1_n_3 ;
  wire \col_V_12_reg_614[10]_i_6__1_n_3 ;
  wire \col_V_12_reg_614[10]_i_7__1_n_3 ;
  wire \col_V_12_reg_614[10]_i_8__1_n_3 ;
  wire \col_V_12_reg_614[3]_i_2__1_n_3 ;
  wire \col_V_12_reg_614[4]_i_2__1_n_3 ;
  wire \col_V_12_reg_614[5]_i_2__1_n_3 ;
  wire \col_V_12_reg_614[6]_i_2__1_n_3 ;
  wire \col_V_12_reg_614[8]_i_2__1_n_3 ;
  wire [10:0]col_V_12_reg_614_reg;
  wire [10:0]col_V_13_fu_509_p2;
  wire \col_V_13_reg_681[10]_i_1__1_n_3 ;
  wire \col_V_13_reg_681[10]_i_3__1_n_3 ;
  wire \col_V_13_reg_681[10]_i_4__1_n_3 ;
  wire \col_V_13_reg_681[10]_i_5__1_n_3 ;
  wire \col_V_13_reg_681[10]_i_6__1_n_3 ;
  wire \col_V_13_reg_681[10]_i_7__1_n_3 ;
  wire \col_V_13_reg_681[10]_i_8__1_n_3 ;
  wire \col_V_13_reg_681[3]_i_2__1_n_3 ;
  wire \col_V_13_reg_681[4]_i_2__1_n_3 ;
  wire \col_V_13_reg_681[5]_i_2__1_n_3 ;
  wire \col_V_13_reg_681[6]_i_2__1_n_3 ;
  wire \col_V_13_reg_681[8]_i_2__1_n_3 ;
  wire [10:0]col_V_13_reg_681_reg;
  wire [10:0]col_V_5_reg_272;
  wire col_V_5_reg_2720;
  wire col_V_5_reg_272_1;
  wire [10:0]col_V_5_reg_272_pp1_iter1_reg;
  wire [10:0]col_V_5_reg_272_pp1_iter2_reg;
  wire [10:0]col_V_reg_236;
  wire \col_V_reg_236[10]_i_2__1_n_3 ;
  wire col_V_reg_236_0;
  wire gradxy_cols_c_empty_n;
  wire gradxy_data_empty_n;
  wire gradxy_rows_c_empty_n;
  wire gradxyg_data_full_n;
  wire grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg;
  wire grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read;
  wire icmp_ln133_fu_515_p2;
  wire icmp_ln133_fu_515_p2_carry_i_1__1_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_2__1_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_3__1_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_4__1_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_5__1_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_6__1_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_7__1_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_8__1_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_9__1_n_3;
  wire icmp_ln133_fu_515_p2_carry_n_4;
  wire icmp_ln133_fu_515_p2_carry_n_5;
  wire icmp_ln133_fu_515_p2_carry_n_6;
  wire icmp_ln133_reg_686;
  wire \icmp_ln133_reg_686[0]_i_1__1_n_3 ;
  wire \icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ;
  wire icmp_ln133_reg_686_pp1_iter2_reg;
  wire icmp_ln133_reg_686_pp1_iter3_reg;
  wire icmp_ln133_reg_686_pp1_iter4_reg;
  wire \icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ;
  wire \icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ;
  wire [10:0]\icmp_ln133_reg_686_reg[0]_0 ;
  wire icmp_ln241_fu_404_p2_carry_i_1__1_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_2__1_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_3__1_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_4__1_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_5__1_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_6__1_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_7__1_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_8__1_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_9__1_n_3;
  wire icmp_ln241_fu_404_p2_carry_n_4;
  wire icmp_ln241_fu_404_p2_carry_n_5;
  wire icmp_ln241_fu_404_p2_carry_n_6;
  wire \icmp_ln241_reg_619[0]_i_1__1_n_3 ;
  wire icmp_ln241_reg_619_pp0_iter1_reg;
  wire \icmp_ln241_reg_619_pp0_iter1_reg[0]_i_1__1_n_3 ;
  wire \icmp_ln241_reg_619_reg_n_3_[0] ;
  wire icmp_ln257_fu_423_p255_in;
  wire icmp_ln257_fu_423_p2_carry_i_1__1_n_3;
  wire icmp_ln257_fu_423_p2_carry_i_2__1_n_3;
  wire icmp_ln257_fu_423_p2_carry_i_3__1_n_3;
  wire icmp_ln257_fu_423_p2_carry_i_4__1_n_3;
  wire icmp_ln257_fu_423_p2_carry_n_4;
  wire icmp_ln257_fu_423_p2_carry_n_5;
  wire icmp_ln257_fu_423_p2_carry_n_6;
  wire icmp_ln870_4_reg_7080;
  wire \icmp_ln870_4_reg_708[0]_i_1__1_n_3 ;
  wire \icmp_ln870_4_reg_708[0]_i_2__1_n_3 ;
  wire \icmp_ln870_4_reg_708[0]_i_4__1_n_3 ;
  wire \icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7_n_3 ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ;
  wire \icmp_ln870_4_reg_708_reg_n_3_[0] ;
  wire \icmp_ln870_reg_666[0]_i_1__1_n_3 ;
  wire \icmp_ln870_reg_666[0]_i_2__1_n_3 ;
  wire \icmp_ln870_reg_666[0]_i_3__1_n_3 ;
  wire \icmp_ln870_reg_666[0]_i_4__1_n_3 ;
  wire \icmp_ln870_reg_666_reg_n_3_[0] ;
  wire [10:0]img_height_cast2_reg_653;
  wire [10:0]\img_height_cast2_reg_653_reg[10]_0 ;
  wire internal_empty_n_reg;
  wire internal_full_n_i_5__1_n_3;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mid_fu_96[0]_i_1__1_n_3 ;
  wire \mid_fu_96_reg_n_3_[0] ;
  wire p_1_in;
  wire p_40_in;
  wire [13:0]p_reg_reg;
  wire [15:0]reg_391;
  wire [15:0]\reg_391_reg[15]_0 ;
  wire [11:0]row_V_9_fu_577_p2;
  wire [11:0]row_V_9_reg_751;
  wire \row_V_9_reg_751_reg[11]_i_1__1_n_5 ;
  wire \row_V_9_reg_751_reg[11]_i_1__1_n_6 ;
  wire \row_V_9_reg_751_reg[4]_i_1__1_n_3 ;
  wire \row_V_9_reg_751_reg[4]_i_1__1_n_4 ;
  wire \row_V_9_reg_751_reg[4]_i_1__1_n_5 ;
  wire \row_V_9_reg_751_reg[4]_i_1__1_n_6 ;
  wire \row_V_9_reg_751_reg[8]_i_1__1_n_3 ;
  wire \row_V_9_reg_751_reg[8]_i_1__1_n_4 ;
  wire \row_V_9_reg_751_reg[8]_i_1__1_n_5 ;
  wire \row_V_9_reg_751_reg[8]_i_1__1_n_6 ;
  wire [11:0]row_V_reg_248;
  wire row_V_reg_248_4;
  wire [12:0]row_ind_V_5_fu_583_p2;
  wire row_ind_V_5_fu_583_p2_carry__0_n_3;
  wire row_ind_V_5_fu_583_p2_carry__0_n_4;
  wire row_ind_V_5_fu_583_p2_carry__0_n_5;
  wire row_ind_V_5_fu_583_p2_carry__0_n_6;
  wire row_ind_V_5_fu_583_p2_carry__1_n_4;
  wire row_ind_V_5_fu_583_p2_carry__1_n_5;
  wire row_ind_V_5_fu_583_p2_carry__1_n_6;
  wire row_ind_V_5_fu_583_p2_carry_n_3;
  wire row_ind_V_5_fu_583_p2_carry_n_4;
  wire row_ind_V_5_fu_583_p2_carry_n_5;
  wire row_ind_V_5_fu_583_p2_carry_n_6;
  wire [12:0]row_ind_V_6_reg_756;
  wire \row_ind_V_6_reg_756[12]_i_2__1_n_3 ;
  wire \row_ind_V_6_reg_756[12]_i_3__1_n_3 ;
  wire row_ind_V_6_reg_756_5;
  wire [0:0]\row_ind_V_reg_260_reg[0]_0 ;
  wire \row_ind_V_reg_260_reg_n_3_[0] ;
  wire \row_ind_V_reg_260_reg_n_3_[10] ;
  wire \row_ind_V_reg_260_reg_n_3_[11] ;
  wire \row_ind_V_reg_260_reg_n_3_[12] ;
  wire \row_ind_V_reg_260_reg_n_3_[1] ;
  wire \row_ind_V_reg_260_reg_n_3_[2] ;
  wire \row_ind_V_reg_260_reg_n_3_[3] ;
  wire \row_ind_V_reg_260_reg_n_3_[4] ;
  wire \row_ind_V_reg_260_reg_n_3_[5] ;
  wire \row_ind_V_reg_260_reg_n_3_[6] ;
  wire \row_ind_V_reg_260_reg_n_3_[7] ;
  wire \row_ind_V_reg_260_reg_n_3_[8] ;
  wire \row_ind_V_reg_260_reg_n_3_[9] ;
  wire sel;
  wire [1:0]top_fu_100;
  wire \top_fu_100[0]_i_1__1_n_3 ;
  wire \top_fu_100[1]_i_1__1_n_3 ;
  wire [1:0]trunc_ln140_reg_677;
  wire \trunc_ln140_reg_677[0]_i_1__1_n_3 ;
  wire \trunc_ln140_reg_677[1]_i_1__1_n_3 ;
  wire [10:0]zext_ln534_reg_623_reg;
  wire zext_ln534_reg_623_reg0;
  wire [3:0]NLW_cmp_i_i382_i_fu_500_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_cmp_i_i382_i_fu_500_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i382_i_fu_500_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln133_fu_515_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln241_fu_404_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln257_fu_423_p2_carry_O_UNCONNECTED;
  wire [3:2]\NLW_row_V_9_reg_751_reg[11]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_V_9_reg_751_reg[11]_i_1__1_O_UNCONNECTED ;
  wire [3:3]NLW_row_ind_V_5_fu_583_p2_carry__1_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8080888080808080)) 
    \SRL_SIG[0][15]_i_1__12 
       (.I0(gradxyg_data_full_n),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[12]_0 ),
        .I3(ap_enable_reg_pp1_iter12_reg_n_3),
        .I4(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ),
        .I5(ap_block_pp1_stage0_subdone),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln257_reg_658[0]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .O(add_ln257_fu_417_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln257_reg_658[10]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I2(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [9]),
        .I5(\img_height_cast2_reg_653_reg[10]_0 [10]),
        .O(add_ln257_fu_417_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln257_reg_658[11]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [10]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I3(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .I5(\img_height_cast2_reg_653_reg[10]_0 [9]),
        .O(add_ln257_fu_417_p2[11]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln257_reg_658[11]_i_2 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [5]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .I5(\img_height_cast2_reg_653_reg[10]_0 [4]),
        .O(\add_ln257_reg_658[11]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln257_reg_658[1]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .O(add_ln257_fu_417_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln257_reg_658[2]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .O(add_ln257_fu_417_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln257_reg_658[3]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .O(add_ln257_fu_417_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln257_reg_658[4]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [4]),
        .O(add_ln257_fu_417_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln257_reg_658[5]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [4]),
        .I5(\img_height_cast2_reg_653_reg[10]_0 [5]),
        .O(add_ln257_fu_417_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln257_reg_658[6]_i_1 
       (.I0(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .O(add_ln257_fu_417_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln257_reg_658[7]_i_1 
       (.I0(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .O(add_ln257_fu_417_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln257_reg_658[8]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I1(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .O(add_ln257_fu_417_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln257_reg_658[9]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .I1(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [9]),
        .O(add_ln257_fu_417_p2[9]));
  FDRE \add_ln257_reg_658_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[0]),
        .Q(add_ln257_reg_658[0]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[10]),
        .Q(add_ln257_reg_658[10]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[11]),
        .Q(add_ln257_reg_658[11]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[1]),
        .Q(add_ln257_reg_658[1]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[2]),
        .Q(add_ln257_reg_658[2]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[3]),
        .Q(add_ln257_reg_658[3]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[4]),
        .Q(add_ln257_reg_658[4]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[5]),
        .Q(add_ln257_reg_658[5]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[6]),
        .Q(add_ln257_reg_658[6]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[7]),
        .Q(add_ln257_reg_658[7]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[8]),
        .Q(add_ln257_reg_658[8]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[9]),
        .Q(add_ln257_reg_658[9]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[0]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[10]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[10]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[11]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[11]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[12]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[12]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[13]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[13]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[14]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[14]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[15]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[15]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[1]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[2]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[3]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[4]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[5]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[6]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[7]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[8]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[8]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[9]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[9]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[0]),
        .Q(agg_tmp12_i_i_0_reg_309[0]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[10]),
        .Q(agg_tmp12_i_i_0_reg_309[10]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[11]),
        .Q(agg_tmp12_i_i_0_reg_309[11]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[12]),
        .Q(agg_tmp12_i_i_0_reg_309[12]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[13]),
        .Q(agg_tmp12_i_i_0_reg_309[13]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[14]),
        .Q(agg_tmp12_i_i_0_reg_309[14]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[15]),
        .Q(agg_tmp12_i_i_0_reg_309[15]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[1]),
        .Q(agg_tmp12_i_i_0_reg_309[1]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[2]),
        .Q(agg_tmp12_i_i_0_reg_309[2]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[3]),
        .Q(agg_tmp12_i_i_0_reg_309[3]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[4]),
        .Q(agg_tmp12_i_i_0_reg_309[4]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[5]),
        .Q(agg_tmp12_i_i_0_reg_309[5]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[6]),
        .Q(agg_tmp12_i_i_0_reg_309[6]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[7]),
        .Q(agg_tmp12_i_i_0_reg_309[7]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[8]),
        .Q(agg_tmp12_i_i_0_reg_309[8]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[9]),
        .Q(agg_tmp12_i_i_0_reg_309[9]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[0]),
        .Q(agg_tmp20_i_i_0_reg_296[0]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[10]),
        .Q(agg_tmp20_i_i_0_reg_296[10]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[11]),
        .Q(agg_tmp20_i_i_0_reg_296[11]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[12]),
        .Q(agg_tmp20_i_i_0_reg_296[12]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[13]),
        .Q(agg_tmp20_i_i_0_reg_296[13]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[14]),
        .Q(agg_tmp20_i_i_0_reg_296[14]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[15]),
        .Q(agg_tmp20_i_i_0_reg_296[15]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[1]),
        .Q(agg_tmp20_i_i_0_reg_296[1]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[2]),
        .Q(agg_tmp20_i_i_0_reg_296[2]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[3]),
        .Q(agg_tmp20_i_i_0_reg_296[3]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[4]),
        .Q(agg_tmp20_i_i_0_reg_296[4]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[5]),
        .Q(agg_tmp20_i_i_0_reg_296[5]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[6]),
        .Q(agg_tmp20_i_i_0_reg_296[6]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[7]),
        .Q(agg_tmp20_i_i_0_reg_296[7]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[8]),
        .Q(agg_tmp20_i_i_0_reg_296[8]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[9]),
        .Q(agg_tmp20_i_i_0_reg_296[9]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[0]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[10]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[10]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[11]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[11]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[12]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[12]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[13]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[13]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[14]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[14]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[15]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[15]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[1]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[2]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[3]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[4]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[5]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[6]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[7]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[8]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[8]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[9]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[9]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[0]),
        .Q(agg_tmp23_i_i_0_reg_284[0]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[10]),
        .Q(agg_tmp23_i_i_0_reg_284[10]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[11]),
        .Q(agg_tmp23_i_i_0_reg_284[11]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[12]),
        .Q(agg_tmp23_i_i_0_reg_284[12]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[13]),
        .Q(agg_tmp23_i_i_0_reg_284[13]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[14]),
        .Q(agg_tmp23_i_i_0_reg_284[14]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[15]),
        .Q(agg_tmp23_i_i_0_reg_284[15]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[1]),
        .Q(agg_tmp23_i_i_0_reg_284[1]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[2]),
        .Q(agg_tmp23_i_i_0_reg_284[2]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[3]),
        .Q(agg_tmp23_i_i_0_reg_284[3]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[4]),
        .Q(agg_tmp23_i_i_0_reg_284[4]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[5]),
        .Q(agg_tmp23_i_i_0_reg_284[5]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[6]),
        .Q(agg_tmp23_i_i_0_reg_284[6]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[7]),
        .Q(agg_tmp23_i_i_0_reg_284[7]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[8]),
        .Q(agg_tmp23_i_i_0_reg_284[8]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[9]),
        .Q(agg_tmp23_i_i_0_reg_284[9]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \agg_tmp2_i_i_0_reg_334[15]_i_1__1 
       (.I0(ap_CS_fsm_state7),
        .I1(\icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(ap_block_pp1_stage0_subdone),
        .O(agg_tmp12_i_i_0_reg_309_2));
  LUT3 #(
    .INIT(8'h08)) 
    \agg_tmp2_i_i_0_reg_334[15]_i_2__1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ),
        .O(agg_tmp12_i_i_0_reg_3090));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[0]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[10]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[10]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[11]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[11]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[12]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[12]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[13]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[13]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[14]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[14]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[15]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[15]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[1]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[2]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[3]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[4]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[5]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[6]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[7]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[8]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[8]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[9]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[9]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[0]),
        .Q(agg_tmp2_i_i_0_reg_334[0]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[10]),
        .Q(agg_tmp2_i_i_0_reg_334[10]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[11]),
        .Q(agg_tmp2_i_i_0_reg_334[11]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[12]),
        .Q(agg_tmp2_i_i_0_reg_334[12]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[13]),
        .Q(agg_tmp2_i_i_0_reg_334[13]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[14]),
        .Q(agg_tmp2_i_i_0_reg_334[14]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[15]),
        .Q(agg_tmp2_i_i_0_reg_334[15]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[1]),
        .Q(agg_tmp2_i_i_0_reg_334[1]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[2]),
        .Q(agg_tmp2_i_i_0_reg_334[2]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[3]),
        .Q(agg_tmp2_i_i_0_reg_334[3]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[4]),
        .Q(agg_tmp2_i_i_0_reg_334[4]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[5]),
        .Q(agg_tmp2_i_i_0_reg_334[5]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[6]),
        .Q(agg_tmp2_i_i_0_reg_334[6]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[7]),
        .Q(agg_tmp2_i_i_0_reg_334[7]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[8]),
        .Q(agg_tmp2_i_i_0_reg_334[8]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[9]),
        .Q(agg_tmp2_i_i_0_reg_334[9]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \agg_tmp78_0_reg_346[15]_i_1__1 
       (.I0(ap_CS_fsm_state7),
        .I1(\icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(ap_block_pp1_stage0_subdone),
        .O(agg_tmp20_i_i_0_reg_296_3));
  LUT3 #(
    .INIT(8'h08)) 
    \agg_tmp78_0_reg_346[15]_i_2__1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ),
        .O(agg_tmp20_i_i_0_reg_2960));
  FDRE \agg_tmp78_0_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[0]),
        .Q(agg_tmp78_0_reg_346[0]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[10]),
        .Q(agg_tmp78_0_reg_346[10]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[11]),
        .Q(agg_tmp78_0_reg_346[11]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[12]),
        .Q(agg_tmp78_0_reg_346[12]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[13]),
        .Q(agg_tmp78_0_reg_346[13]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[14]),
        .Q(agg_tmp78_0_reg_346[14]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[15]),
        .Q(agg_tmp78_0_reg_346[15]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[1]),
        .Q(agg_tmp78_0_reg_346[1]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[2]),
        .Q(agg_tmp78_0_reg_346[2]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[3]),
        .Q(agg_tmp78_0_reg_346[3]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[4]),
        .Q(agg_tmp78_0_reg_346[4]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[5]),
        .Q(agg_tmp78_0_reg_346[5]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[6]),
        .Q(agg_tmp78_0_reg_346[6]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[7]),
        .Q(agg_tmp78_0_reg_346[7]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[8]),
        .Q(agg_tmp78_0_reg_346[8]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[9]),
        .Q(agg_tmp78_0_reg_346[9]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[0]),
        .Q(agg_tmp9_i_i_0_reg_321[0]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[10]),
        .Q(agg_tmp9_i_i_0_reg_321[10]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[11]),
        .Q(agg_tmp9_i_i_0_reg_321[11]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[12]),
        .Q(agg_tmp9_i_i_0_reg_321[12]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[13]),
        .Q(agg_tmp9_i_i_0_reg_321[13]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[14]),
        .Q(agg_tmp9_i_i_0_reg_321[14]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[15]),
        .Q(agg_tmp9_i_i_0_reg_321[15]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[1]),
        .Q(agg_tmp9_i_i_0_reg_321[1]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[2]),
        .Q(agg_tmp9_i_i_0_reg_321[2]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[3]),
        .Q(agg_tmp9_i_i_0_reg_321[3]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[4]),
        .Q(agg_tmp9_i_i_0_reg_321[4]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[5]),
        .Q(agg_tmp9_i_i_0_reg_321[5]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[6]),
        .Q(agg_tmp9_i_i_0_reg_321[6]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[7]),
        .Q(agg_tmp9_i_i_0_reg_321[7]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[8]),
        .Q(agg_tmp9_i_i_0_reg_321[8]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[9]),
        .Q(agg_tmp9_i_i_0_reg_321[9]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0F88)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln257_fu_423_p255_in),
        .I2(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h7F7FFF00)) 
    \ap_CS_fsm[0]_i_1__11 
       (.I0(gradxy_rows_c_empty_n),
        .I1(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .I2(gradxy_cols_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready),
        .I4(Q[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[12]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_3_[11] ),
        .I1(gradxyg_data_full_n),
        .I2(\ap_CS_fsm_reg[12]_0 ),
        .O(ap_NS_fsm[12]));
  LUT6 #(
    .INIT(64'hBABABABBBABBBABB)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(ap_NS_fsm1),
        .I1(\ap_CS_fsm[1]_i_3__3_n_3 ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hB1111111)) 
    \ap_CS_fsm[1]_i_1__11 
       (.I0(Q[0]),
        .I1(boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready),
        .I2(gradxy_cols_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .I4(gradxy_rows_c_empty_n),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_2__8 
       (.I0(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \ap_CS_fsm[1]_i_2__9 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state6),
        .I2(icmp_ln257_fu_423_p255_in),
        .I3(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .O(boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3__3 
       (.I0(\ap_CS_fsm_reg_n_3_[7] ),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(ap_CS_fsm_state6),
        .I4(\ap_CS_fsm[1]_i_4__1_n_3 ),
        .I5(\ap_CS_fsm[1]_i_5__1_n_3 ),
        .O(\ap_CS_fsm[1]_i_3__3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4__1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm_reg_n_3_[9] ),
        .I3(ap_CS_fsm_state21),
        .O(\ap_CS_fsm[1]_i_4__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_5__1 
       (.I0(\ap_CS_fsm_reg_n_3_[10] ),
        .I1(ap_CS_fsm_state5),
        .I2(\ap_CS_fsm_reg_n_3_[11] ),
        .I3(\ap_CS_fsm_reg[12]_0 ),
        .O(\ap_CS_fsm[1]_i_5__1_n_3 ));
  LUT5 #(
    .INIT(32'h0000AA80)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm_reg[12]_0 ),
        .I2(gradxyg_data_full_n),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln257_fu_423_p255_in),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[5]_i_2__2_n_3 ),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_state7),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hBBBBB0BB)) 
    \ap_CS_fsm[5]_i_2__2 
       (.I0(ap_enable_reg_pp1_iter11),
        .I1(ap_enable_reg_pp1_iter12_reg_n_3),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(ap_enable_reg_pp1_iter4),
        .O(\ap_CS_fsm[5]_i_2__2_n_3 ));
  LUT6 #(
    .INIT(64'h00200020AAAA0020)) 
    \ap_CS_fsm[6]_i_1__2 
       (.I0(\icmp_ln133_reg_686[0]_i_1__1_n_3 ),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(ap_enable_reg_pp1_iter12_reg_n_3),
        .I5(ap_enable_reg_pp1_iter11),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[9] ),
        .Q(\ap_CS_fsm_reg_n_3_[10] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[10] ),
        .Q(\ap_CS_fsm_reg_n_3_[11] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(\ap_CS_fsm_reg[12]_0 ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state21),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(\ap_CS_fsm_reg_n_3_[7] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[7] ),
        .Q(\ap_CS_fsm_reg_n_3_[8] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[8] ),
        .Q(\ap_CS_fsm_reg_n_3_[9] ),
        .R(SS));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1__7
       (.I0(p_40_in),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    ap_enable_reg_pp0_iter0_i_2__3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(gradxy_data_empty_n),
        .O(p_40_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__7_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5575003000000000)) 
    ap_enable_reg_pp0_iter1_i_1__7
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(gradxy_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__7_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(buf_V_1_U_n_19),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp1_iter0_i_1__2
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln133_fu_515_p2),
        .I3(ap_CS_fsm_state7),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__2_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter9),
        .Q(ap_enable_reg_pp1_iter10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter10),
        .Q(ap_enable_reg_pp1_iter11),
        .R(SS));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp1_iter12_i_1__1
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp1_iter11),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_enable_reg_pp1_iter12_reg_n_3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter12_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter12_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter12_i_1__1_n_3),
        .Q(ap_enable_reg_pp1_iter12_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter6_i_1__2
       (.I0(ap_enable_reg_pp1_iter4),
        .I1(ap_enable_reg_pp1_iter5),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_1_in),
        .Q(ap_enable_reg_pp1_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter6),
        .Q(ap_enable_reg_pp1_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter7),
        .Q(ap_enable_reg_pp1_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter8),
        .Q(ap_enable_reg_pp1_iter9),
        .R(SS));
  LUT6 #(
    .INIT(64'hEAEAEAEAAAAA00AA)) 
    \bottom_fu_92[0]_i_1__1 
       (.I0(bottom_fu_92[0]),
        .I1(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state6),
        .I4(icmp_ln257_fu_423_p255_in),
        .I5(\bottom_fu_92[1]_i_2__1_n_3 ),
        .O(\bottom_fu_92[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h70FF70F0700070F0)) 
    \bottom_fu_92[1]_i_1__1 
       (.I0(ap_CS_fsm_state7),
        .I1(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I2(bottom_fu_92[1]),
        .I3(\bottom_fu_92[1]_i_2__1_n_3 ),
        .I4(ap_NS_fsm[4]),
        .I5(\row_ind_V_reg_260_reg_n_3_[1] ),
        .O(\bottom_fu_92[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \bottom_fu_92[1]_i_2__1 
       (.I0(\icmp_ln870_reg_666[0]_i_3__1_n_3 ),
        .I1(\row_ind_V_reg_260_reg_n_3_[8] ),
        .I2(\row_ind_V_reg_260_reg_n_3_[7] ),
        .I3(\row_ind_V_reg_260_reg_n_3_[0] ),
        .O(\bottom_fu_92[1]_i_2__1_n_3 ));
  FDRE \bottom_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bottom_fu_92[0]_i_1__1_n_3 ),
        .Q(bottom_fu_92[0]),
        .R(1'b0));
  FDRE \bottom_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bottom_fu_92[1]_i_1__1_n_3 ),
        .Q(bottom_fu_92[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \buf0_V_reg_733[15]_i_1__1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(icmp_ln133_reg_686_pp1_iter4_reg),
        .O(buf0_V_reg_7330));
  FDRE \buf0_V_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[0]),
        .Q(buf0_V_reg_733[0]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[10] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[10]),
        .Q(buf0_V_reg_733[10]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[11] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[11]),
        .Q(buf0_V_reg_733[11]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[12] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[12]),
        .Q(buf0_V_reg_733[12]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[13] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[13]),
        .Q(buf0_V_reg_733[13]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[14] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[14]),
        .Q(buf0_V_reg_733[14]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[15] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[15]),
        .Q(buf0_V_reg_733[15]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[1]),
        .Q(buf0_V_reg_733[1]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[2]),
        .Q(buf0_V_reg_733[2]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[3]),
        .Q(buf0_V_reg_733[3]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[4]),
        .Q(buf0_V_reg_733[4]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[5]),
        .Q(buf0_V_reg_733[5]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[6]),
        .Q(buf0_V_reg_733[6]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[7]),
        .Q(buf0_V_reg_733[7]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[8] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[8]),
        .Q(buf0_V_reg_733[8]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[9] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[9]),
        .Q(buf0_V_reg_733[9]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[0]),
        .Q(buf1_V_reg_739[0]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[10] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[10]),
        .Q(buf1_V_reg_739[10]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[11] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[11]),
        .Q(buf1_V_reg_739[11]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[12] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[12]),
        .Q(buf1_V_reg_739[12]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[13] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[13]),
        .Q(buf1_V_reg_739[13]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[14] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[14]),
        .Q(buf1_V_reg_739[14]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[15] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[15]),
        .Q(buf1_V_reg_739[15]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[1]),
        .Q(buf1_V_reg_739[1]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[2]),
        .Q(buf1_V_reg_739[2]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[3]),
        .Q(buf1_V_reg_739[3]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[4]),
        .Q(buf1_V_reg_739[4]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[5]),
        .Q(buf1_V_reg_739[5]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[6]),
        .Q(buf1_V_reg_739[6]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[7]),
        .Q(buf1_V_reg_739[7]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[8] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[8]),
        .Q(buf1_V_reg_739[8]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[9] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[9]),
        .Q(buf1_V_reg_739[9]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[0]),
        .Q(buf2_V_reg_745[0]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[10] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[10]),
        .Q(buf2_V_reg_745[10]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[11] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[11]),
        .Q(buf2_V_reg_745[11]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[12] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[12]),
        .Q(buf2_V_reg_745[12]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[13] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[13]),
        .Q(buf2_V_reg_745[13]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[14] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[14]),
        .Q(buf2_V_reg_745[14]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[15] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[15]),
        .Q(buf2_V_reg_745[15]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[1]),
        .Q(buf2_V_reg_745[1]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[2]),
        .Q(buf2_V_reg_745[2]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[3]),
        .Q(buf2_V_reg_745[3]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[4]),
        .Q(buf2_V_reg_745[4]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[5]),
        .Q(buf2_V_reg_745[5]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[6]),
        .Q(buf2_V_reg_745[6]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[7]),
        .Q(buf2_V_reg_745[7]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[8] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[8]),
        .Q(buf2_V_reg_745[8]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[9] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[9]),
        .Q(buf2_V_reg_745[9]),
        .R(1'b0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0 buf_V_0_U
       (.DOBDO(buf_V_0_load_reg_712),
        .Q(col_V_5_reg_272_pp1_iter2_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .bottom_fu_92(bottom_fu_92),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .gradxy_data_empty_n(gradxy_data_empty_n),
        .ram_reg(ap_CS_fsm_pp0_stage0),
        .ram_reg_0(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .ram_reg_1(ap_enable_reg_pp0_iter1_reg_n_3),
        .ram_reg_2(col_V_reg_236),
        .ram_reg_3(col_V_5_reg_272_pp1_iter1_reg),
        .ram_reg_4(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .ram_reg_5(reg_391),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_92 buf_V_1_U
       (.DOBDO(buf_V_1_load_reg_719),
        .Q(col_V_5_reg_272_pp1_iter2_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .bottom_fu_92(bottom_fu_92),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .gradxy_data_empty_n(gradxy_data_empty_n),
        .icmp_ln241_reg_619_pp0_iter1_reg(icmp_ln241_reg_619_pp0_iter1_reg),
        .internal_empty_n_reg(buf_V_1_U_n_19),
        .ram_reg(ap_enable_reg_pp0_iter1_reg_n_3),
        .ram_reg_0(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .ram_reg_1(ap_enable_reg_pp0_iter2_reg_n_3),
        .ram_reg_2(reg_391),
        .ram_reg_3(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .ram_reg_4(col_V_5_reg_272_pp1_iter1_reg),
        .ram_reg_5(zext_ln534_reg_623_reg),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_93 buf_V_2_U
       (.D(buf0_V_fu_550_p5),
        .DOBDO(buf_V_1_load_reg_719),
        .Q(col_V_5_reg_272_pp1_iter1_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .bottom_fu_92(bottom_fu_92),
        .\buf1_V_reg_739_reg[0] (\mid_fu_96_reg_n_3_[0] ),
        .\buf1_V_reg_739_reg[15] (buf_V_0_load_reg_712),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .gradxy_data_empty_n(gradxy_data_empty_n),
        .gradxyg_data_full_n(gradxyg_data_full_n),
        .icmp_ln133_reg_686(icmp_ln133_reg_686),
        .icmp_ln133_reg_686_pp1_iter3_reg(icmp_ln133_reg_686_pp1_iter3_reg),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] (\icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 (ap_enable_reg_pp1_iter12_reg_n_3),
        .ram_reg(buf2_V_fu_568_p5),
        .ram_reg_0(buf1_V_fu_559_p5),
        .ram_reg_1(col_V_5_reg_272_pp1_iter2_reg),
        .ram_reg_2(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .ram_reg_3(reg_391),
        .top_fu_100(top_fu_100),
        .trunc_ln140_reg_677(trunc_ln140_reg_677[1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i382_i_fu_500_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i382_i_fu_500_p2_carry_n_3,cmp_i_i382_i_fu_500_p2_carry_n_4,cmp_i_i382_i_fu_500_p2_carry_n_5,cmp_i_i382_i_fu_500_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i382_i_fu_500_p2_carry_i_1__1_n_3,cmp_i_i382_i_fu_500_p2_carry_i_2__1_n_3,cmp_i_i382_i_fu_500_p2_carry_i_3__1_n_3,cmp_i_i382_i_fu_500_p2_carry_i_4__1_n_3}),
        .O(NLW_cmp_i_i382_i_fu_500_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i382_i_fu_500_p2_carry_i_5__1_n_3,cmp_i_i382_i_fu_500_p2_carry_i_6__1_n_3,cmp_i_i382_i_fu_500_p2_carry_i_7__1_n_3,cmp_i_i382_i_fu_500_p2_carry_i_8__1_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i382_i_fu_500_p2_carry__0
       (.CI(cmp_i_i382_i_fu_500_p2_carry_n_3),
        .CO({NLW_cmp_i_i382_i_fu_500_p2_carry__0_CO_UNCONNECTED[3:2],cmp_i_i382_i_fu_500_p2,cmp_i_i382_i_fu_500_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmp_i_i382_i_fu_500_p2_carry__0_i_1__1_n_3,cmp_i_i382_i_fu_500_p2_carry__0_i_2__1_n_3}),
        .O(NLW_cmp_i_i382_i_fu_500_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,cmp_i_i382_i_fu_500_p2_carry__0_i_3__1_n_3,cmp_i_i382_i_fu_500_p2_carry__0_i_4__1_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    cmp_i_i382_i_fu_500_p2_carry__0_i_1__1
       (.I0(row_V_reg_248[11]),
        .I1(img_height_cast2_reg_653[10]),
        .I2(row_V_reg_248[10]),
        .O(cmp_i_i382_i_fu_500_p2_carry__0_i_1__1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry__0_i_2__1
       (.I0(img_height_cast2_reg_653[9]),
        .I1(row_V_reg_248[9]),
        .I2(img_height_cast2_reg_653[8]),
        .I3(row_V_reg_248[8]),
        .O(cmp_i_i382_i_fu_500_p2_carry__0_i_2__1_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    cmp_i_i382_i_fu_500_p2_carry__0_i_3__1
       (.I0(row_V_reg_248[11]),
        .I1(row_V_reg_248[10]),
        .I2(img_height_cast2_reg_653[10]),
        .O(cmp_i_i382_i_fu_500_p2_carry__0_i_3__1_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry__0_i_4__1
       (.I0(row_V_reg_248[9]),
        .I1(img_height_cast2_reg_653[9]),
        .I2(row_V_reg_248[8]),
        .I3(img_height_cast2_reg_653[8]),
        .O(cmp_i_i382_i_fu_500_p2_carry__0_i_4__1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry_i_1__1
       (.I0(img_height_cast2_reg_653[7]),
        .I1(row_V_reg_248[7]),
        .I2(img_height_cast2_reg_653[6]),
        .I3(row_V_reg_248[6]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_1__1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry_i_2__1
       (.I0(img_height_cast2_reg_653[5]),
        .I1(row_V_reg_248[5]),
        .I2(img_height_cast2_reg_653[4]),
        .I3(row_V_reg_248[4]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_2__1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry_i_3__1
       (.I0(img_height_cast2_reg_653[3]),
        .I1(row_V_reg_248[3]),
        .I2(img_height_cast2_reg_653[2]),
        .I3(row_V_reg_248[2]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_3__1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry_i_4__1
       (.I0(img_height_cast2_reg_653[1]),
        .I1(row_V_reg_248[1]),
        .I2(img_height_cast2_reg_653[0]),
        .I3(row_V_reg_248[0]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_4__1_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry_i_5__1
       (.I0(row_V_reg_248[7]),
        .I1(img_height_cast2_reg_653[7]),
        .I2(row_V_reg_248[6]),
        .I3(img_height_cast2_reg_653[6]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_5__1_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry_i_6__1
       (.I0(row_V_reg_248[5]),
        .I1(img_height_cast2_reg_653[5]),
        .I2(row_V_reg_248[4]),
        .I3(img_height_cast2_reg_653[4]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_6__1_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry_i_7__1
       (.I0(row_V_reg_248[3]),
        .I1(img_height_cast2_reg_653[3]),
        .I2(row_V_reg_248[2]),
        .I3(img_height_cast2_reg_653[2]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_7__1_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry_i_8__1
       (.I0(row_V_reg_248[1]),
        .I1(img_height_cast2_reg_653[1]),
        .I2(row_V_reg_248[0]),
        .I3(img_height_cast2_reg_653[0]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_8__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cmp_i_i382_i_reg_673[0]_i_1__1 
       (.I0(cmp_i_i382_i_fu_500_p2),
        .I1(ap_CS_fsm_state7),
        .I2(cmp_i_i382_i_reg_673),
        .O(\cmp_i_i382_i_reg_673[0]_i_1__1_n_3 ));
  FDRE \cmp_i_i382_i_reg_673_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i_i382_i_reg_673[0]_i_1__1_n_3 ),
        .Q(cmp_i_i382_i_reg_673),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[0]_i_1__1 
       (.I0(col_V_12_reg_614_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[0]),
        .O(col_V_12_fu_398_p2[0]));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \col_V_12_reg_614[10]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(gradxy_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(sel));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \col_V_12_reg_614[10]_i_2__1 
       (.I0(\col_V_12_reg_614[10]_i_3__1_n_3 ),
        .I1(\col_V_12_reg_614[10]_i_4__1_n_3 ),
        .I2(\col_V_12_reg_614[10]_i_5__1_n_3 ),
        .I3(\col_V_12_reg_614[10]_i_6__1_n_3 ),
        .I4(\col_V_12_reg_614[10]_i_7__1_n_3 ),
        .I5(\col_V_12_reg_614[10]_i_8__1_n_3 ),
        .O(col_V_12_fu_398_p2[10]));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_3__1 
       (.I0(col_V_12_reg_614_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[9]),
        .O(\col_V_12_reg_614[10]_i_3__1_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_4__1 
       (.I0(col_V_12_reg_614_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[7]),
        .O(\col_V_12_reg_614[10]_i_4__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFFFEF)) 
    \col_V_12_reg_614[10]_i_5__1 
       (.I0(icmp_ln241_fu_404_p2_carry_i_5__1_n_3),
        .I1(\col_V_12_reg_614[4]_i_2__1_n_3 ),
        .I2(col_V_reg_236[3]),
        .I3(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I4(col_V_12_reg_614_reg[3]),
        .I5(icmp_ln241_fu_404_p2_carry_i_6__1_n_3),
        .O(\col_V_12_reg_614[10]_i_5__1_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_6__1 
       (.I0(col_V_12_reg_614_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[6]),
        .O(\col_V_12_reg_614[10]_i_6__1_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_7__1 
       (.I0(col_V_12_reg_614_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[8]),
        .O(\col_V_12_reg_614[10]_i_7__1_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_8__1 
       (.I0(col_V_12_reg_614_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[10]),
        .O(\col_V_12_reg_614[10]_i_8__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_V_12_reg_614[1]_i_1__1 
       (.I0(col_V_reg_236[0]),
        .I1(col_V_12_reg_614_reg[0]),
        .I2(col_V_reg_236[1]),
        .I3(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I4(col_V_12_reg_614_reg[1]),
        .O(col_V_12_fu_398_p2[1]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[2]_i_1__1 
       (.I0(col_V_12_reg_614_reg[1]),
        .I1(col_V_reg_236[1]),
        .I2(col_V_12_fu_398_p2[0]),
        .I3(col_V_reg_236[2]),
        .I4(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I5(col_V_12_reg_614_reg[2]),
        .O(col_V_12_fu_398_p2[2]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[3]_i_1__1 
       (.I0(col_V_12_reg_614_reg[2]),
        .I1(col_V_reg_236[2]),
        .I2(\col_V_12_reg_614[3]_i_2__1_n_3 ),
        .I3(col_V_reg_236[3]),
        .I4(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I5(col_V_12_reg_614_reg[3]),
        .O(col_V_12_fu_398_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \col_V_12_reg_614[3]_i_2__1 
       (.I0(col_V_reg_236[0]),
        .I1(col_V_12_reg_614_reg[0]),
        .I2(col_V_reg_236[1]),
        .I3(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I4(col_V_12_reg_614_reg[1]),
        .O(\col_V_12_reg_614[3]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[4]_i_1__1 
       (.I0(col_V_12_reg_614_reg[3]),
        .I1(col_V_reg_236[3]),
        .I2(\col_V_12_reg_614[4]_i_2__1_n_3 ),
        .I3(col_V_reg_236[4]),
        .I4(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I5(col_V_12_reg_614_reg[4]),
        .O(col_V_12_fu_398_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_12_reg_614[4]_i_2__1 
       (.I0(col_V_12_reg_614_reg[1]),
        .I1(col_V_reg_236[1]),
        .I2(col_V_12_fu_398_p2[0]),
        .I3(col_V_reg_236[2]),
        .I4(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I5(col_V_12_reg_614_reg[2]),
        .O(\col_V_12_reg_614[4]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[5]_i_1__1 
       (.I0(col_V_12_reg_614_reg[4]),
        .I1(col_V_reg_236[4]),
        .I2(\col_V_12_reg_614[5]_i_2__1_n_3 ),
        .I3(col_V_reg_236[5]),
        .I4(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I5(col_V_12_reg_614_reg[5]),
        .O(col_V_12_fu_398_p2[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_12_reg_614[5]_i_2__1 
       (.I0(col_V_12_reg_614_reg[2]),
        .I1(col_V_reg_236[2]),
        .I2(\col_V_12_reg_614[3]_i_2__1_n_3 ),
        .I3(col_V_reg_236[3]),
        .I4(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I5(col_V_12_reg_614_reg[3]),
        .O(\col_V_12_reg_614[5]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[6]_i_1__1 
       (.I0(col_V_12_reg_614_reg[5]),
        .I1(col_V_reg_236[5]),
        .I2(\col_V_12_reg_614[6]_i_2__1_n_3 ),
        .I3(col_V_reg_236[6]),
        .I4(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I5(col_V_12_reg_614_reg[6]),
        .O(col_V_12_fu_398_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_12_reg_614[6]_i_2__1 
       (.I0(col_V_12_reg_614_reg[3]),
        .I1(col_V_reg_236[3]),
        .I2(\col_V_12_reg_614[4]_i_2__1_n_3 ),
        .I3(col_V_reg_236[4]),
        .I4(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I5(col_V_12_reg_614_reg[4]),
        .O(\col_V_12_reg_614[6]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[7]_i_1__1 
       (.I0(col_V_12_reg_614_reg[6]),
        .I1(col_V_reg_236[6]),
        .I2(\col_V_12_reg_614[10]_i_5__1_n_3 ),
        .I3(col_V_reg_236[7]),
        .I4(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I5(col_V_12_reg_614_reg[7]),
        .O(col_V_12_fu_398_p2[7]));
  LUT6 #(
    .INIT(64'h11100010EEEFFFEF)) 
    \col_V_12_reg_614[8]_i_1__1 
       (.I0(\col_V_12_reg_614[10]_i_4__1_n_3 ),
        .I1(\col_V_12_reg_614[10]_i_5__1_n_3 ),
        .I2(col_V_reg_236[6]),
        .I3(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I4(col_V_12_reg_614_reg[6]),
        .I5(\col_V_12_reg_614[10]_i_7__1_n_3 ),
        .O(col_V_12_fu_398_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \col_V_12_reg_614[8]_i_2__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .O(\col_V_12_reg_614[8]_i_2__1_n_3 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \col_V_12_reg_614[9]_i_1__1 
       (.I0(\col_V_12_reg_614[10]_i_7__1_n_3 ),
        .I1(\col_V_12_reg_614[10]_i_6__1_n_3 ),
        .I2(\col_V_12_reg_614[10]_i_5__1_n_3 ),
        .I3(\col_V_12_reg_614[10]_i_4__1_n_3 ),
        .I4(\col_V_12_reg_614[10]_i_3__1_n_3 ),
        .O(col_V_12_fu_398_p2[9]));
  FDRE \col_V_12_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[0]),
        .Q(col_V_12_reg_614_reg[0]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[10]),
        .Q(col_V_12_reg_614_reg[10]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[1]),
        .Q(col_V_12_reg_614_reg[1]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[2]),
        .Q(col_V_12_reg_614_reg[2]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[3]),
        .Q(col_V_12_reg_614_reg[3]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[4]),
        .Q(col_V_12_reg_614_reg[4]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[5]),
        .Q(col_V_12_reg_614_reg[5]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[6]),
        .Q(col_V_12_reg_614_reg[6]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[7]),
        .Q(col_V_12_reg_614_reg[7]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[8]),
        .Q(col_V_12_reg_614_reg[8]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[9]),
        .Q(col_V_12_reg_614_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[0]_i_1__1 
       (.I0(col_V_13_reg_681_reg[0]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[0]),
        .O(col_V_13_fu_509_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \col_V_13_reg_681[10]_i_1__1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .O(\col_V_13_reg_681[10]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \col_V_13_reg_681[10]_i_2__1 
       (.I0(\col_V_13_reg_681[10]_i_3__1_n_3 ),
        .I1(\col_V_13_reg_681[10]_i_4__1_n_3 ),
        .I2(\col_V_13_reg_681[10]_i_5__1_n_3 ),
        .I3(\col_V_13_reg_681[10]_i_6__1_n_3 ),
        .I4(\col_V_13_reg_681[10]_i_7__1_n_3 ),
        .I5(\col_V_13_reg_681[10]_i_8__1_n_3 ),
        .O(col_V_13_fu_509_p2[10]));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_3__1 
       (.I0(col_V_13_reg_681_reg[9]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[9]),
        .O(\col_V_13_reg_681[10]_i_3__1_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_4__1 
       (.I0(col_V_13_reg_681_reg[7]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[7]),
        .O(\col_V_13_reg_681[10]_i_4__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFFFEF)) 
    \col_V_13_reg_681[10]_i_5__1 
       (.I0(icmp_ln133_fu_515_p2_carry_i_5__1_n_3),
        .I1(\col_V_13_reg_681[4]_i_2__1_n_3 ),
        .I2(col_V_5_reg_272[3]),
        .I3(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I4(col_V_13_reg_681_reg[3]),
        .I5(icmp_ln133_fu_515_p2_carry_i_6__1_n_3),
        .O(\col_V_13_reg_681[10]_i_5__1_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_6__1 
       (.I0(col_V_13_reg_681_reg[6]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[6]),
        .O(\col_V_13_reg_681[10]_i_6__1_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_7__1 
       (.I0(col_V_13_reg_681_reg[8]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[8]),
        .O(\col_V_13_reg_681[10]_i_7__1_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_8__1 
       (.I0(col_V_13_reg_681_reg[10]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[10]),
        .O(\col_V_13_reg_681[10]_i_8__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_V_13_reg_681[1]_i_1__1 
       (.I0(col_V_5_reg_272[0]),
        .I1(col_V_13_reg_681_reg[0]),
        .I2(col_V_5_reg_272[1]),
        .I3(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I4(col_V_13_reg_681_reg[1]),
        .O(col_V_13_fu_509_p2[1]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[2]_i_1__1 
       (.I0(col_V_13_reg_681_reg[1]),
        .I1(col_V_5_reg_272[1]),
        .I2(col_V_13_fu_509_p2[0]),
        .I3(col_V_5_reg_272[2]),
        .I4(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I5(col_V_13_reg_681_reg[2]),
        .O(col_V_13_fu_509_p2[2]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[3]_i_1__1 
       (.I0(col_V_13_reg_681_reg[2]),
        .I1(col_V_5_reg_272[2]),
        .I2(\col_V_13_reg_681[3]_i_2__1_n_3 ),
        .I3(col_V_5_reg_272[3]),
        .I4(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I5(col_V_13_reg_681_reg[3]),
        .O(col_V_13_fu_509_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \col_V_13_reg_681[3]_i_2__1 
       (.I0(col_V_5_reg_272[0]),
        .I1(col_V_13_reg_681_reg[0]),
        .I2(col_V_5_reg_272[1]),
        .I3(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I4(col_V_13_reg_681_reg[1]),
        .O(\col_V_13_reg_681[3]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[4]_i_1__1 
       (.I0(col_V_13_reg_681_reg[3]),
        .I1(col_V_5_reg_272[3]),
        .I2(\col_V_13_reg_681[4]_i_2__1_n_3 ),
        .I3(col_V_5_reg_272[4]),
        .I4(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I5(col_V_13_reg_681_reg[4]),
        .O(col_V_13_fu_509_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_13_reg_681[4]_i_2__1 
       (.I0(col_V_13_reg_681_reg[1]),
        .I1(col_V_5_reg_272[1]),
        .I2(col_V_13_fu_509_p2[0]),
        .I3(col_V_5_reg_272[2]),
        .I4(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I5(col_V_13_reg_681_reg[2]),
        .O(\col_V_13_reg_681[4]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[5]_i_1__1 
       (.I0(col_V_13_reg_681_reg[4]),
        .I1(col_V_5_reg_272[4]),
        .I2(\col_V_13_reg_681[5]_i_2__1_n_3 ),
        .I3(col_V_5_reg_272[5]),
        .I4(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I5(col_V_13_reg_681_reg[5]),
        .O(col_V_13_fu_509_p2[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_13_reg_681[5]_i_2__1 
       (.I0(col_V_13_reg_681_reg[2]),
        .I1(col_V_5_reg_272[2]),
        .I2(\col_V_13_reg_681[3]_i_2__1_n_3 ),
        .I3(col_V_5_reg_272[3]),
        .I4(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I5(col_V_13_reg_681_reg[3]),
        .O(\col_V_13_reg_681[5]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[6]_i_1__1 
       (.I0(col_V_13_reg_681_reg[5]),
        .I1(col_V_5_reg_272[5]),
        .I2(\col_V_13_reg_681[6]_i_2__1_n_3 ),
        .I3(col_V_5_reg_272[6]),
        .I4(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I5(col_V_13_reg_681_reg[6]),
        .O(col_V_13_fu_509_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_13_reg_681[6]_i_2__1 
       (.I0(col_V_13_reg_681_reg[3]),
        .I1(col_V_5_reg_272[3]),
        .I2(\col_V_13_reg_681[4]_i_2__1_n_3 ),
        .I3(col_V_5_reg_272[4]),
        .I4(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I5(col_V_13_reg_681_reg[4]),
        .O(\col_V_13_reg_681[6]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[7]_i_1__1 
       (.I0(col_V_13_reg_681_reg[6]),
        .I1(col_V_5_reg_272[6]),
        .I2(\col_V_13_reg_681[10]_i_5__1_n_3 ),
        .I3(col_V_5_reg_272[7]),
        .I4(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I5(col_V_13_reg_681_reg[7]),
        .O(col_V_13_fu_509_p2[7]));
  LUT6 #(
    .INIT(64'h11100010EEEFFFEF)) 
    \col_V_13_reg_681[8]_i_1__1 
       (.I0(\col_V_13_reg_681[10]_i_4__1_n_3 ),
        .I1(\col_V_13_reg_681[10]_i_5__1_n_3 ),
        .I2(col_V_5_reg_272[6]),
        .I3(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I4(col_V_13_reg_681_reg[6]),
        .I5(\col_V_13_reg_681[10]_i_7__1_n_3 ),
        .O(col_V_13_fu_509_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \col_V_13_reg_681[8]_i_2__1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(icmp_ln133_reg_686),
        .O(\col_V_13_reg_681[8]_i_2__1_n_3 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \col_V_13_reg_681[9]_i_1__1 
       (.I0(\col_V_13_reg_681[10]_i_7__1_n_3 ),
        .I1(\col_V_13_reg_681[10]_i_6__1_n_3 ),
        .I2(\col_V_13_reg_681[10]_i_5__1_n_3 ),
        .I3(\col_V_13_reg_681[10]_i_4__1_n_3 ),
        .I4(\col_V_13_reg_681[10]_i_3__1_n_3 ),
        .O(col_V_13_fu_509_p2[9]));
  FDRE \col_V_13_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__1_n_3 ),
        .D(col_V_13_fu_509_p2[0]),
        .Q(col_V_13_reg_681_reg[0]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[10] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__1_n_3 ),
        .D(col_V_13_fu_509_p2[10]),
        .Q(col_V_13_reg_681_reg[10]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[1] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__1_n_3 ),
        .D(col_V_13_fu_509_p2[1]),
        .Q(col_V_13_reg_681_reg[1]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[2] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__1_n_3 ),
        .D(col_V_13_fu_509_p2[2]),
        .Q(col_V_13_reg_681_reg[2]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[3] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__1_n_3 ),
        .D(col_V_13_fu_509_p2[3]),
        .Q(col_V_13_reg_681_reg[3]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[4] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__1_n_3 ),
        .D(col_V_13_fu_509_p2[4]),
        .Q(col_V_13_reg_681_reg[4]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[5] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__1_n_3 ),
        .D(col_V_13_fu_509_p2[5]),
        .Q(col_V_13_reg_681_reg[5]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[6] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__1_n_3 ),
        .D(col_V_13_fu_509_p2[6]),
        .Q(col_V_13_reg_681_reg[6]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[7] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__1_n_3 ),
        .D(col_V_13_fu_509_p2[7]),
        .Q(col_V_13_reg_681_reg[7]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[8] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__1_n_3 ),
        .D(col_V_13_fu_509_p2[8]),
        .Q(col_V_13_reg_681_reg[8]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[9] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__1_n_3 ),
        .D(col_V_13_fu_509_p2[9]),
        .Q(col_V_13_reg_681_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA2AAAAA)) 
    \col_V_5_reg_272[10]_i_1__1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(ap_block_pp1_stage0_subdone),
        .O(col_V_5_reg_272_1));
  LUT4 #(
    .INIT(16'h2000)) 
    \col_V_5_reg_272[10]_i_2__1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln133_reg_686),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(col_V_5_reg_2720));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__1_n_3 ),
        .D(col_V_5_reg_272[0]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__1_n_3 ),
        .D(col_V_5_reg_272[10]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__1_n_3 ),
        .D(col_V_5_reg_272[1]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__1_n_3 ),
        .D(col_V_5_reg_272[2]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__1_n_3 ),
        .D(col_V_5_reg_272[3]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__1_n_3 ),
        .D(col_V_5_reg_272[4]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__1_n_3 ),
        .D(col_V_5_reg_272[5]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__1_n_3 ),
        .D(col_V_5_reg_272[6]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__1_n_3 ),
        .D(col_V_5_reg_272[7]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__1_n_3 ),
        .D(col_V_5_reg_272[8]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__1_n_3 ),
        .D(col_V_5_reg_272[9]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[0]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[10]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[10]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[1]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[2]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[3]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[4]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[5]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[6]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[7]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[8]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[8]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[9]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[9]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_reg[0] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[0]),
        .Q(col_V_5_reg_272[0]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[10] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[10]),
        .Q(col_V_5_reg_272[10]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[1] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[1]),
        .Q(col_V_5_reg_272[1]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[2] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[2]),
        .Q(col_V_5_reg_272[2]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[3] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[3]),
        .Q(col_V_5_reg_272[3]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[4] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[4]),
        .Q(col_V_5_reg_272[4]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[5] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[5]),
        .Q(col_V_5_reg_272[5]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[6] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[6]),
        .Q(col_V_5_reg_272[6]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[7] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[7]),
        .Q(col_V_5_reg_272[7]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[8] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[8]),
        .Q(col_V_5_reg_272[8]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[9] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[9]),
        .Q(col_V_5_reg_272[9]),
        .R(col_V_5_reg_272_1));
  LUT6 #(
    .INIT(64'h8888888808888888)) 
    \col_V_reg_236[10]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I2(gradxy_data_empty_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .O(col_V_reg_236_0));
  LUT4 #(
    .INIT(16'h4000)) 
    \col_V_reg_236[10]_i_2__1 
       (.I0(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(gradxy_data_empty_n),
        .O(\col_V_reg_236[10]_i_2__1_n_3 ));
  FDRE \col_V_reg_236_reg[0] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__1_n_3 ),
        .D(col_V_12_reg_614_reg[0]),
        .Q(col_V_reg_236[0]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[10] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__1_n_3 ),
        .D(col_V_12_reg_614_reg[10]),
        .Q(col_V_reg_236[10]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[1] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__1_n_3 ),
        .D(col_V_12_reg_614_reg[1]),
        .Q(col_V_reg_236[1]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[2] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__1_n_3 ),
        .D(col_V_12_reg_614_reg[2]),
        .Q(col_V_reg_236[2]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[3] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__1_n_3 ),
        .D(col_V_12_reg_614_reg[3]),
        .Q(col_V_reg_236[3]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[4] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__1_n_3 ),
        .D(col_V_12_reg_614_reg[4]),
        .Q(col_V_reg_236[4]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[5] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__1_n_3 ),
        .D(col_V_12_reg_614_reg[5]),
        .Q(col_V_reg_236[5]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[6] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__1_n_3 ),
        .D(col_V_12_reg_614_reg[6]),
        .Q(col_V_reg_236[6]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[7] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__1_n_3 ),
        .D(col_V_12_reg_614_reg[7]),
        .Q(col_V_reg_236[7]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[8] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__1_n_3 ),
        .D(col_V_12_reg_614_reg[8]),
        .Q(col_V_reg_236[8]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[9] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__1_n_3 ),
        .D(col_V_12_reg_614_reg[9]),
        .Q(col_V_reg_236[9]),
        .R(col_V_reg_236_0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFApplyMask3x3_3_s grp_xFApplyMask3x3_3_s_fu_359
       (.Q({\ap_CS_fsm_reg[12]_0 ,ap_CS_fsm_state21,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_3_[0] }),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .gradxyg_data_full_n(gradxyg_data_full_n),
        .\p_i00_int_reg_reg[15]_0 (agg_tmp78_0_reg_346),
        .\p_i00_int_reg_reg[15]_1 (agg_tmp2_i_i_0_reg_334_pp1_iter6_reg),
        .\p_i01_int_reg_reg[15]_0 (agg_tmp2_i_i_0_reg_334),
        .\p_i02_int_reg_reg[15]_0 (buf0_V_reg_733),
        .\p_i10_int_reg_reg[0]_0 (\icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ),
        .\p_i10_int_reg_reg[15]_0 (agg_tmp9_i_i_0_reg_321),
        .\p_i10_int_reg_reg[15]_1 (agg_tmp12_i_i_0_reg_309_pp1_iter6_reg),
        .\p_i11_int_reg_reg[15]_0 (agg_tmp12_i_i_0_reg_309),
        .\p_i12_int_reg_reg[15]_0 (buf1_V_reg_739),
        .\p_i20_int_reg_reg[15]_0 (agg_tmp20_i_i_0_reg_296),
        .\p_i20_int_reg_reg[15]_1 (agg_tmp23_i_i_0_reg_284_pp1_iter6_reg),
        .\p_i21_int_reg_reg[15]_0 (agg_tmp23_i_i_0_reg_284),
        .\p_i22_int_reg_reg[15]_0 (buf2_V_reg_745),
        .p_reg_reg(p_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg_i_1__1
       (.I0(icmp_ln257_fu_423_p255_in),
        .I1(ap_CS_fsm_state6),
        .I2(boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .I3(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  CARRY4 icmp_ln133_fu_515_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln133_fu_515_p2,icmp_ln133_fu_515_p2_carry_n_4,icmp_ln133_fu_515_p2_carry_n_5,icmp_ln133_fu_515_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln133_fu_515_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln133_fu_515_p2_carry_i_1__1_n_3,icmp_ln133_fu_515_p2_carry_i_2__1_n_3,icmp_ln133_fu_515_p2_carry_i_3__1_n_3,icmp_ln133_fu_515_p2_carry_i_4__1_n_3}));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    icmp_ln133_fu_515_p2_carry_i_1__1
       (.I0(col_V_13_reg_681_reg[10]),
        .I1(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I2(col_V_5_reg_272[10]),
        .I3(\icmp_ln133_reg_686_reg[0]_0 [10]),
        .I4(\col_V_13_reg_681[10]_i_3__1_n_3 ),
        .I5(\icmp_ln133_reg_686_reg[0]_0 [9]),
        .O(icmp_ln133_fu_515_p2_carry_i_1__1_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln133_fu_515_p2_carry_i_2__1
       (.I0(\col_V_13_reg_681[10]_i_4__1_n_3 ),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [7]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [8]),
        .I3(\col_V_13_reg_681[10]_i_7__1_n_3 ),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [6]),
        .I5(\col_V_13_reg_681[10]_i_6__1_n_3 ),
        .O(icmp_ln133_fu_515_p2_carry_i_2__1_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln133_fu_515_p2_carry_i_3__1
       (.I0(icmp_ln133_fu_515_p2_carry_i_5__1_n_3),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [4]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [5]),
        .I3(icmp_ln133_fu_515_p2_carry_i_6__1_n_3),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [3]),
        .I5(icmp_ln133_fu_515_p2_carry_i_7__1_n_3),
        .O(icmp_ln133_fu_515_p2_carry_i_3__1_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln133_fu_515_p2_carry_i_4__1
       (.I0(icmp_ln133_fu_515_p2_carry_i_8__1_n_3),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [1]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [2]),
        .I3(icmp_ln133_fu_515_p2_carry_i_9__1_n_3),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [0]),
        .I5(col_V_13_fu_509_p2[0]),
        .O(icmp_ln133_fu_515_p2_carry_i_4__1_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_5__1
       (.I0(col_V_13_reg_681_reg[4]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[4]),
        .O(icmp_ln133_fu_515_p2_carry_i_5__1_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_6__1
       (.I0(col_V_13_reg_681_reg[5]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[5]),
        .O(icmp_ln133_fu_515_p2_carry_i_6__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_7__1
       (.I0(col_V_13_reg_681_reg[3]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[3]),
        .O(icmp_ln133_fu_515_p2_carry_i_7__1_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_8__1
       (.I0(col_V_13_reg_681_reg[1]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[1]),
        .O(icmp_ln133_fu_515_p2_carry_i_8__1_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_9__1
       (.I0(col_V_13_reg_681_reg[2]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[2]),
        .O(icmp_ln133_fu_515_p2_carry_i_9__1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln133_reg_686[0]_i_1__1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(\icmp_ln133_reg_686[0]_i_1__1_n_3 ));
  FDRE \icmp_ln133_reg_686_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__1_n_3 ),
        .D(icmp_ln133_reg_686),
        .Q(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .Q(icmp_ln133_reg_686_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln133_reg_686_pp1_iter2_reg),
        .Q(icmp_ln133_reg_686_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln133_reg_686_pp1_iter3_reg),
        .Q(icmp_ln133_reg_686_pp1_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln133_reg_686_pp1_iter4_reg),
        .Q(\icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ),
        .Q(\icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__1_n_3 ),
        .D(icmp_ln133_fu_515_p2),
        .Q(icmp_ln133_reg_686),
        .R(1'b0));
  CARRY4 icmp_ln241_fu_404_p2_carry
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state2,icmp_ln241_fu_404_p2_carry_n_4,icmp_ln241_fu_404_p2_carry_n_5,icmp_ln241_fu_404_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln241_fu_404_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln241_fu_404_p2_carry_i_1__1_n_3,icmp_ln241_fu_404_p2_carry_i_2__1_n_3,icmp_ln241_fu_404_p2_carry_i_3__1_n_3,icmp_ln241_fu_404_p2_carry_i_4__1_n_3}));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    icmp_ln241_fu_404_p2_carry_i_1__1
       (.I0(col_V_12_reg_614_reg[10]),
        .I1(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I2(col_V_reg_236[10]),
        .I3(\icmp_ln133_reg_686_reg[0]_0 [10]),
        .I4(\col_V_12_reg_614[10]_i_3__1_n_3 ),
        .I5(\icmp_ln133_reg_686_reg[0]_0 [9]),
        .O(icmp_ln241_fu_404_p2_carry_i_1__1_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln241_fu_404_p2_carry_i_2__1
       (.I0(\col_V_12_reg_614[10]_i_4__1_n_3 ),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [7]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [8]),
        .I3(\col_V_12_reg_614[10]_i_7__1_n_3 ),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [6]),
        .I5(\col_V_12_reg_614[10]_i_6__1_n_3 ),
        .O(icmp_ln241_fu_404_p2_carry_i_2__1_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln241_fu_404_p2_carry_i_3__1
       (.I0(icmp_ln241_fu_404_p2_carry_i_5__1_n_3),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [4]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [5]),
        .I3(icmp_ln241_fu_404_p2_carry_i_6__1_n_3),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [3]),
        .I5(icmp_ln241_fu_404_p2_carry_i_7__1_n_3),
        .O(icmp_ln241_fu_404_p2_carry_i_3__1_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln241_fu_404_p2_carry_i_4__1
       (.I0(icmp_ln241_fu_404_p2_carry_i_8__1_n_3),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [1]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [2]),
        .I3(icmp_ln241_fu_404_p2_carry_i_9__1_n_3),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [0]),
        .I5(col_V_12_fu_398_p2[0]),
        .O(icmp_ln241_fu_404_p2_carry_i_4__1_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_5__1
       (.I0(col_V_12_reg_614_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[4]),
        .O(icmp_ln241_fu_404_p2_carry_i_5__1_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_6__1
       (.I0(col_V_12_reg_614_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[5]),
        .O(icmp_ln241_fu_404_p2_carry_i_6__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_7__1
       (.I0(col_V_12_reg_614_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[3]),
        .O(icmp_ln241_fu_404_p2_carry_i_7__1_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_8__1
       (.I0(col_V_12_reg_614_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[1]),
        .O(icmp_ln241_fu_404_p2_carry_i_8__1_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_9__1
       (.I0(col_V_12_reg_614_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[2]),
        .O(icmp_ln241_fu_404_p2_carry_i_9__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hB8B8B0B8)) 
    \icmp_ln241_reg_619[0]_i_1__1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(gradxy_data_empty_n),
        .O(\icmp_ln241_reg_619[0]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'hDDFD8888)) 
    \icmp_ln241_reg_619_pp0_iter1_reg[0]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(gradxy_data_empty_n),
        .I4(icmp_ln241_reg_619_pp0_iter1_reg),
        .O(\icmp_ln241_reg_619_pp0_iter1_reg[0]_i_1__1_n_3 ));
  FDRE \icmp_ln241_reg_619_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln241_reg_619_pp0_iter1_reg[0]_i_1__1_n_3 ),
        .Q(icmp_ln241_reg_619_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln241_reg_619_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln241_reg_619[0]_i_1__1_n_3 ),
        .Q(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .R(1'b0));
  CARRY4 icmp_ln257_fu_423_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln257_fu_423_p255_in,icmp_ln257_fu_423_p2_carry_n_4,icmp_ln257_fu_423_p2_carry_n_5,icmp_ln257_fu_423_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln257_fu_423_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln257_fu_423_p2_carry_i_1__1_n_3,icmp_ln257_fu_423_p2_carry_i_2__1_n_3,icmp_ln257_fu_423_p2_carry_i_3__1_n_3,icmp_ln257_fu_423_p2_carry_i_4__1_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln257_fu_423_p2_carry_i_1__1
       (.I0(add_ln257_reg_658[11]),
        .I1(row_V_reg_248[11]),
        .I2(row_V_reg_248[9]),
        .I3(add_ln257_reg_658[9]),
        .I4(row_V_reg_248[10]),
        .I5(add_ln257_reg_658[10]),
        .O(icmp_ln257_fu_423_p2_carry_i_1__1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln257_fu_423_p2_carry_i_2__1
       (.I0(row_V_reg_248[6]),
        .I1(add_ln257_reg_658[6]),
        .I2(row_V_reg_248[7]),
        .I3(add_ln257_reg_658[7]),
        .I4(add_ln257_reg_658[8]),
        .I5(row_V_reg_248[8]),
        .O(icmp_ln257_fu_423_p2_carry_i_2__1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln257_fu_423_p2_carry_i_3__1
       (.I0(row_V_reg_248[4]),
        .I1(add_ln257_reg_658[4]),
        .I2(row_V_reg_248[3]),
        .I3(add_ln257_reg_658[3]),
        .I4(add_ln257_reg_658[5]),
        .I5(row_V_reg_248[5]),
        .O(icmp_ln257_fu_423_p2_carry_i_3__1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln257_fu_423_p2_carry_i_4__1
       (.I0(row_V_reg_248[1]),
        .I1(add_ln257_reg_658[1]),
        .I2(row_V_reg_248[0]),
        .I3(add_ln257_reg_658[0]),
        .I4(add_ln257_reg_658[2]),
        .I5(row_V_reg_248[2]),
        .O(icmp_ln257_fu_423_p2_carry_i_4__1_n_3));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln870_4_reg_708[0]_i_1__1 
       (.I0(\icmp_ln870_4_reg_708_reg_n_3_[0] ),
        .I1(col_V_5_reg_272_pp1_iter2_reg[0]),
        .I2(col_V_5_reg_272_pp1_iter2_reg[7]),
        .I3(col_V_5_reg_272_pp1_iter2_reg[5]),
        .I4(\icmp_ln870_4_reg_708[0]_i_2__1_n_3 ),
        .I5(icmp_ln870_4_reg_7080),
        .O(\icmp_ln870_4_reg_708[0]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln870_4_reg_708[0]_i_2__1 
       (.I0(col_V_5_reg_272_pp1_iter2_reg[3]),
        .I1(col_V_5_reg_272_pp1_iter2_reg[9]),
        .I2(col_V_5_reg_272_pp1_iter2_reg[2]),
        .I3(col_V_5_reg_272_pp1_iter2_reg[10]),
        .I4(\icmp_ln870_4_reg_708[0]_i_4__1_n_3 ),
        .O(\icmp_ln870_4_reg_708[0]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln870_4_reg_708[0]_i_3__1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln133_reg_686_pp1_iter2_reg),
        .O(icmp_ln870_4_reg_7080));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln870_4_reg_708[0]_i_4__1 
       (.I0(col_V_5_reg_272_pp1_iter2_reg[8]),
        .I1(col_V_5_reg_272_pp1_iter2_reg[4]),
        .I2(col_V_5_reg_272_pp1_iter2_reg[6]),
        .I3(col_V_5_reg_272_pp1_iter2_reg[1]),
        .O(\icmp_ln870_4_reg_708[0]_i_4__1_n_3 ));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/boxFilter_0_3_2_1080_1920_1_false_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/icmp_ln870_4_reg_708_pp1_iter10_reg_reg " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/boxFilter_0_3_2_1080_1920_1_false_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7 " *) 
  SRL16E \icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln870_4_reg_708_reg_n_3_[0] ),
        .Q(\icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7_n_3 ));
  FDRE \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7_n_3 ),
        .Q(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln870_4_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln870_4_reg_708[0]_i_1__1_n_3 ),
        .Q(\icmp_ln870_4_reg_708_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0232AAAA0000AAAA)) 
    \icmp_ln870_reg_666[0]_i_1__1 
       (.I0(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I1(\icmp_ln870_reg_666[0]_i_2__1_n_3 ),
        .I2(\row_ind_V_reg_260_reg_n_3_[0] ),
        .I3(\row_ind_V_reg_260_reg_n_3_[1] ),
        .I4(ap_NS_fsm[4]),
        .I5(\icmp_ln870_reg_666[0]_i_3__1_n_3 ),
        .O(\icmp_ln870_reg_666[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln870_reg_666[0]_i_2__1 
       (.I0(\row_ind_V_reg_260_reg_n_3_[8] ),
        .I1(\row_ind_V_reg_260_reg_n_3_[7] ),
        .O(\icmp_ln870_reg_666[0]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln870_reg_666[0]_i_3__1 
       (.I0(\row_ind_V_reg_260_reg_n_3_[2] ),
        .I1(\icmp_ln870_reg_666[0]_i_4__1_n_3 ),
        .I2(\row_ind_V_reg_260_reg_n_3_[4] ),
        .I3(\row_ind_V_reg_260_reg_n_3_[5] ),
        .I4(\row_ind_V_reg_260_reg_n_3_[11] ),
        .I5(\row_ind_V_reg_260_reg_n_3_[10] ),
        .O(\icmp_ln870_reg_666[0]_i_3__1_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln870_reg_666[0]_i_4__1 
       (.I0(\row_ind_V_reg_260_reg_n_3_[3] ),
        .I1(\row_ind_V_reg_260_reg_n_3_[6] ),
        .I2(\row_ind_V_reg_260_reg_n_3_[12] ),
        .I3(\row_ind_V_reg_260_reg_n_3_[9] ),
        .O(\icmp_ln870_reg_666[0]_i_4__1_n_3 ));
  FDRE \icmp_ln870_reg_666_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln870_reg_666[0]_i_1__1_n_3 ),
        .Q(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .Q(img_height_cast2_reg_653[0]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [10]),
        .Q(img_height_cast2_reg_653[10]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .Q(img_height_cast2_reg_653[1]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .Q(img_height_cast2_reg_653[2]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .Q(img_height_cast2_reg_653[3]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [4]),
        .Q(img_height_cast2_reg_653[4]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [5]),
        .Q(img_height_cast2_reg_653[5]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .Q(img_height_cast2_reg_653[6]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .Q(img_height_cast2_reg_653[7]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .Q(img_height_cast2_reg_653[8]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [9]),
        .Q(img_height_cast2_reg_653[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000007FFF7777)) 
    internal_full_n_i_2__33
       (.I0(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state6),
        .I3(icmp_ln257_fu_423_p255_in),
        .I4(internal_full_n_i_5__1_n_3),
        .I5(internal_full_n_reg),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hAAAA800080008000)) 
    internal_full_n_i_3__1
       (.I0(Q[1]),
        .I1(\col_V_13_reg_681[8]_i_2__1_n_3 ),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(cmp_i_i382_i_reg_673),
        .I4(\col_V_12_reg_614[8]_i_2__1_n_3 ),
        .I5(gradxy_data_empty_n),
        .O(boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    internal_full_n_i_4__2
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I2(icmp_ln257_fu_423_p255_in),
        .I3(ap_CS_fsm_state6),
        .I4(Q[1]),
        .I5(internal_full_n_reg_0),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_full_n_i_5__1
       (.I0(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .O(internal_full_n_i_5__1_n_3));
  LUT6 #(
    .INIT(64'h00DFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__14 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter12_reg_n_3),
        .I3(\ap_CS_fsm_reg[12]_0 ),
        .I4(Q[1]),
        .I5(gradxyg_data_full_n),
        .O(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h5515555555555555)) 
    \mOutPtr[1]_i_3__4 
       (.I0(\col_V_reg_236[10]_i_2__1_n_3 ),
        .I1(cmp_i_i382_i_reg_673),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(icmp_ln133_reg_686),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(\cmp_i_i382_i_reg_673_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3F3FAAFF0000AA00)) 
    \mid_fu_96[0]_i_1__1 
       (.I0(\row_ind_V_reg_260_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I3(ap_NS_fsm[4]),
        .I4(\bottom_fu_92[1]_i_2__1_n_3 ),
        .I5(\mid_fu_96_reg_n_3_[0] ),
        .O(\mid_fu_96[0]_i_1__1_n_3 ));
  FDRE \mid_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mid_fu_96[0]_i_1__1_n_3 ),
        .Q(\mid_fu_96_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \reg_391[15]_i_1__1 
       (.I0(col_V_5_reg_2720),
        .I1(cmp_i_i382_i_reg_673),
        .I2(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(gradxy_data_empty_n),
        .O(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read));
  FDRE \reg_391_reg[0] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [0]),
        .Q(reg_391[0]),
        .R(1'b0));
  FDRE \reg_391_reg[10] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [10]),
        .Q(reg_391[10]),
        .R(1'b0));
  FDRE \reg_391_reg[11] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [11]),
        .Q(reg_391[11]),
        .R(1'b0));
  FDRE \reg_391_reg[12] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [12]),
        .Q(reg_391[12]),
        .R(1'b0));
  FDRE \reg_391_reg[13] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [13]),
        .Q(reg_391[13]),
        .R(1'b0));
  FDRE \reg_391_reg[14] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [14]),
        .Q(reg_391[14]),
        .R(1'b0));
  FDRE \reg_391_reg[15] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [15]),
        .Q(reg_391[15]),
        .R(1'b0));
  FDRE \reg_391_reg[1] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [1]),
        .Q(reg_391[1]),
        .R(1'b0));
  FDRE \reg_391_reg[2] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [2]),
        .Q(reg_391[2]),
        .R(1'b0));
  FDRE \reg_391_reg[3] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [3]),
        .Q(reg_391[3]),
        .R(1'b0));
  FDRE \reg_391_reg[4] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [4]),
        .Q(reg_391[4]),
        .R(1'b0));
  FDRE \reg_391_reg[5] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [5]),
        .Q(reg_391[5]),
        .R(1'b0));
  FDRE \reg_391_reg[6] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [6]),
        .Q(reg_391[6]),
        .R(1'b0));
  FDRE \reg_391_reg[7] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [7]),
        .Q(reg_391[7]),
        .R(1'b0));
  FDRE \reg_391_reg[8] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [8]),
        .Q(reg_391[8]),
        .R(1'b0));
  FDRE \reg_391_reg[9] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [9]),
        .Q(reg_391[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_9_reg_751[0]_i_1__1 
       (.I0(row_V_reg_248[0]),
        .O(row_V_9_fu_577_p2[0]));
  FDRE \row_V_9_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[0]),
        .Q(row_V_9_reg_751[0]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[10]),
        .Q(row_V_9_reg_751[10]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[11]),
        .Q(row_V_9_reg_751[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_9_reg_751_reg[11]_i_1__1 
       (.CI(\row_V_9_reg_751_reg[8]_i_1__1_n_3 ),
        .CO({\NLW_row_V_9_reg_751_reg[11]_i_1__1_CO_UNCONNECTED [3:2],\row_V_9_reg_751_reg[11]_i_1__1_n_5 ,\row_V_9_reg_751_reg[11]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_V_9_reg_751_reg[11]_i_1__1_O_UNCONNECTED [3],row_V_9_fu_577_p2[11:9]}),
        .S({1'b0,row_V_reg_248[11:9]}));
  FDRE \row_V_9_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[1]),
        .Q(row_V_9_reg_751[1]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[2]),
        .Q(row_V_9_reg_751[2]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[3]),
        .Q(row_V_9_reg_751[3]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[4]),
        .Q(row_V_9_reg_751[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_9_reg_751_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\row_V_9_reg_751_reg[4]_i_1__1_n_3 ,\row_V_9_reg_751_reg[4]_i_1__1_n_4 ,\row_V_9_reg_751_reg[4]_i_1__1_n_5 ,\row_V_9_reg_751_reg[4]_i_1__1_n_6 }),
        .CYINIT(row_V_reg_248[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_9_fu_577_p2[4:1]),
        .S(row_V_reg_248[4:1]));
  FDRE \row_V_9_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[5]),
        .Q(row_V_9_reg_751[5]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[6]),
        .Q(row_V_9_reg_751[6]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[7]),
        .Q(row_V_9_reg_751[7]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[8]),
        .Q(row_V_9_reg_751[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_9_reg_751_reg[8]_i_1__1 
       (.CI(\row_V_9_reg_751_reg[4]_i_1__1_n_3 ),
        .CO({\row_V_9_reg_751_reg[8]_i_1__1_n_3 ,\row_V_9_reg_751_reg[8]_i_1__1_n_4 ,\row_V_9_reg_751_reg[8]_i_1__1_n_5 ,\row_V_9_reg_751_reg[8]_i_1__1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_9_fu_577_p2[8:5]),
        .S(row_V_reg_248[8:5]));
  FDRE \row_V_9_reg_751_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[9]),
        .Q(row_V_9_reg_751[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \row_V_reg_248[11]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm_reg[12]_0 ),
        .I2(gradxyg_data_full_n),
        .O(row_V_reg_248_4));
  FDSE \row_V_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[0]),
        .Q(row_V_reg_248[0]),
        .S(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[10] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[10]),
        .Q(row_V_reg_248[10]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[11] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[11]),
        .Q(row_V_reg_248[11]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[1]),
        .Q(row_V_reg_248[1]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[2] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[2]),
        .Q(row_V_reg_248[2]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[3] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[3]),
        .Q(row_V_reg_248[3]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[4] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[4]),
        .Q(row_V_reg_248[4]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[5] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[5]),
        .Q(row_V_reg_248[5]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[6] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[6]),
        .Q(row_V_reg_248[6]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[7] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[7]),
        .Q(row_V_reg_248[7]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[8] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[8]),
        .Q(row_V_reg_248[8]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[9] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[9]),
        .Q(row_V_reg_248[9]),
        .R(row_V_reg_248_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_V_5_fu_583_p2_carry
       (.CI(1'b0),
        .CO({row_ind_V_5_fu_583_p2_carry_n_3,row_ind_V_5_fu_583_p2_carry_n_4,row_ind_V_5_fu_583_p2_carry_n_5,row_ind_V_5_fu_583_p2_carry_n_6}),
        .CYINIT(\row_ind_V_reg_260_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_5_fu_583_p2[4:1]),
        .S({\row_ind_V_reg_260_reg_n_3_[4] ,\row_ind_V_reg_260_reg_n_3_[3] ,\row_ind_V_reg_260_reg_n_3_[2] ,\row_ind_V_reg_260_reg_n_3_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_V_5_fu_583_p2_carry__0
       (.CI(row_ind_V_5_fu_583_p2_carry_n_3),
        .CO({row_ind_V_5_fu_583_p2_carry__0_n_3,row_ind_V_5_fu_583_p2_carry__0_n_4,row_ind_V_5_fu_583_p2_carry__0_n_5,row_ind_V_5_fu_583_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_5_fu_583_p2[8:5]),
        .S({\row_ind_V_reg_260_reg_n_3_[8] ,\row_ind_V_reg_260_reg_n_3_[7] ,\row_ind_V_reg_260_reg_n_3_[6] ,\row_ind_V_reg_260_reg_n_3_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_V_5_fu_583_p2_carry__1
       (.CI(row_ind_V_5_fu_583_p2_carry__0_n_3),
        .CO({NLW_row_ind_V_5_fu_583_p2_carry__1_CO_UNCONNECTED[3],row_ind_V_5_fu_583_p2_carry__1_n_4,row_ind_V_5_fu_583_p2_carry__1_n_5,row_ind_V_5_fu_583_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_5_fu_583_p2[12:9]),
        .S({\row_ind_V_reg_260_reg_n_3_[12] ,\row_ind_V_reg_260_reg_n_3_[11] ,\row_ind_V_reg_260_reg_n_3_[10] ,\row_ind_V_reg_260_reg_n_3_[9] }));
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_V_6_reg_756[0]_i_1__1 
       (.I0(\row_ind_V_reg_260_reg_n_3_[0] ),
        .O(row_ind_V_5_fu_583_p2[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \row_ind_V_6_reg_756[12]_i_1__1 
       (.I0(\row_ind_V_6_reg_756[12]_i_2__1_n_3 ),
        .I1(\row_ind_V_6_reg_756[12]_i_3__1_n_3 ),
        .I2(row_ind_V_5_fu_583_p2[4]),
        .I3(row_ind_V_5_fu_583_p2[2]),
        .I4(row_ind_V_5_fu_583_p2[8]),
        .I5(row_ind_V_5_fu_583_p2[12]),
        .O(row_ind_V_6_reg_756_5));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \row_ind_V_6_reg_756[12]_i_2__1 
       (.I0(row_ind_V_5_fu_583_p2[1]),
        .I1(ap_CS_fsm_state21),
        .I2(row_ind_V_5_fu_583_p2[5]),
        .I3(row_ind_V_5_fu_583_p2[6]),
        .I4(\row_ind_V_reg_260_reg_n_3_[0] ),
        .I5(row_ind_V_5_fu_583_p2[10]),
        .O(\row_ind_V_6_reg_756[12]_i_2__1_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \row_ind_V_6_reg_756[12]_i_3__1 
       (.I0(row_ind_V_5_fu_583_p2[11]),
        .I1(row_ind_V_5_fu_583_p2[3]),
        .I2(row_ind_V_5_fu_583_p2[9]),
        .I3(row_ind_V_5_fu_583_p2[7]),
        .O(\row_ind_V_6_reg_756[12]_i_3__1_n_3 ));
  FDRE \row_ind_V_6_reg_756_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[0]),
        .Q(row_ind_V_6_reg_756[0]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[10]),
        .Q(row_ind_V_6_reg_756[10]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[11]),
        .Q(row_ind_V_6_reg_756[11]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[12]),
        .Q(row_ind_V_6_reg_756[12]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[1]),
        .Q(row_ind_V_6_reg_756[1]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[2]),
        .Q(row_ind_V_6_reg_756[2]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[3]),
        .Q(row_ind_V_6_reg_756[3]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[4]),
        .Q(row_ind_V_6_reg_756[4]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[5]),
        .Q(row_ind_V_6_reg_756[5]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[6]),
        .Q(row_ind_V_6_reg_756[6]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[7]),
        .Q(row_ind_V_6_reg_756[7]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[8]),
        .Q(row_ind_V_6_reg_756[8]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[9]),
        .Q(row_ind_V_6_reg_756[9]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[0]),
        .Q(\row_ind_V_reg_260_reg_n_3_[0] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[10] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[10]),
        .Q(\row_ind_V_reg_260_reg_n_3_[10] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[11] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[11]),
        .Q(\row_ind_V_reg_260_reg_n_3_[11] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[12] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[12]),
        .Q(\row_ind_V_reg_260_reg_n_3_[12] ),
        .R(row_V_reg_248_4));
  FDSE \row_ind_V_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[1]),
        .Q(\row_ind_V_reg_260_reg_n_3_[1] ),
        .S(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[2]),
        .Q(\row_ind_V_reg_260_reg_n_3_[2] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[3]),
        .Q(\row_ind_V_reg_260_reg_n_3_[3] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[4]),
        .Q(\row_ind_V_reg_260_reg_n_3_[4] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[5]),
        .Q(\row_ind_V_reg_260_reg_n_3_[5] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[6]),
        .Q(\row_ind_V_reg_260_reg_n_3_[6] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[7] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[7]),
        .Q(\row_ind_V_reg_260_reg_n_3_[7] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[8] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[8]),
        .Q(\row_ind_V_reg_260_reg_n_3_[8] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[9] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[9]),
        .Q(\row_ind_V_reg_260_reg_n_3_[9] ),
        .R(row_V_reg_248_4));
  LUT6 #(
    .INIT(64'h3F3F55FF00005500)) 
    \top_fu_100[0]_i_1__1 
       (.I0(\row_ind_V_reg_260_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I3(ap_NS_fsm[4]),
        .I4(\bottom_fu_92[1]_i_2__1_n_3 ),
        .I5(top_fu_100[0]),
        .O(\top_fu_100[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFF0F88880000)) 
    \top_fu_100[1]_i_1__1 
       (.I0(ap_CS_fsm_state7),
        .I1(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state6),
        .I3(icmp_ln257_fu_423_p255_in),
        .I4(\bottom_fu_92[1]_i_2__1_n_3 ),
        .I5(top_fu_100[1]),
        .O(\top_fu_100[1]_i_1__1_n_3 ));
  FDRE \top_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\top_fu_100[0]_i_1__1_n_3 ),
        .Q(top_fu_100[0]),
        .R(1'b0));
  FDRE \top_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\top_fu_100[1]_i_1__1_n_3 ),
        .Q(top_fu_100[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln140_reg_677[0]_i_1__1 
       (.I0(\row_ind_V_reg_260_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(trunc_ln140_reg_677[0]),
        .O(\trunc_ln140_reg_677[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln140_reg_677[1]_i_1__1 
       (.I0(\row_ind_V_reg_260_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(trunc_ln140_reg_677[1]),
        .O(\trunc_ln140_reg_677[1]_i_1__1_n_3 ));
  FDRE \trunc_ln140_reg_677_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln140_reg_677[0]_i_1__1_n_3 ),
        .Q(trunc_ln140_reg_677[0]),
        .R(1'b0));
  FDRE \trunc_ln140_reg_677_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln140_reg_677[1]_i_1__1_n_3 ),
        .Q(trunc_ln140_reg_677[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00B0)) 
    \zext_ln534_reg_623[10]_i_1__1 
       (.I0(gradxy_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .O(zext_ln534_reg_623_reg0));
  FDRE \zext_ln534_reg_623_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[0]),
        .Q(zext_ln534_reg_623_reg[0]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[10] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[10]),
        .Q(zext_ln534_reg_623_reg[10]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[1]),
        .Q(zext_ln534_reg_623_reg[1]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[2]),
        .Q(zext_ln534_reg_623_reg[2]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[3]),
        .Q(zext_ln534_reg_623_reg[3]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[4]),
        .Q(zext_ln534_reg_623_reg[4]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[5]),
        .Q(zext_ln534_reg_623_reg[5]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[6]),
        .Q(zext_ln534_reg_623_reg[6]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[7]),
        .Q(zext_ln534_reg_623_reg[7]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[8] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[8]),
        .Q(zext_ln534_reg_623_reg[8]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[9] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[9]),
        .Q(zext_ln534_reg_623_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_106
   (internal_empty_n_reg,
    mOutPtr110_out,
    E,
    \ap_CS_fsm_reg[12]_0 ,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read,
    \cmp_i_i382_i_reg_673_reg[0]_0 ,
    D,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready,
    \ap_CS_fsm_reg[3]_0 ,
    p_reg_reg,
    ap_clk,
    SS,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start,
    Q,
    internal_full_n_reg,
    gradx_2_data_empty_n,
    grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg,
    internal_full_n_reg_0,
    gradx2g_data_full_n,
    ap_rst_n,
    \icmp_ln133_reg_686_reg[0]_0 ,
    gradx_2_cols_c_empty_n,
    gradx_2_rows_c_empty_n,
    boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read,
    \img_height_cast2_reg_653_reg[10]_0 ,
    \row_ind_V_reg_260_reg[0]_0 ,
    \reg_391_reg[15]_0 );
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[12]_0 ;
  output \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  output boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read;
  output \cmp_i_i382_i_reg_673_reg[0]_0 ;
  output [1:0]D;
  output boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready;
  output \ap_CS_fsm_reg[3]_0 ;
  output [13:0]p_reg_reg;
  input ap_clk;
  input [0:0]SS;
  input boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start;
  input [1:0]Q;
  input internal_full_n_reg;
  input gradx_2_data_empty_n;
  input grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg;
  input internal_full_n_reg_0;
  input gradx2g_data_full_n;
  input ap_rst_n;
  input [10:0]\icmp_ln133_reg_686_reg[0]_0 ;
  input gradx_2_cols_c_empty_n;
  input gradx_2_rows_c_empty_n;
  input boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read;
  input [10:0]\img_height_cast2_reg_653_reg[10]_0 ;
  input [0:0]\row_ind_V_reg_260_reg[0]_0 ;
  input [15:0]\reg_391_reg[15]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [11:0]add_ln257_fu_417_p2;
  wire [11:0]add_ln257_reg_658;
  wire \add_ln257_reg_658[11]_i_2_n_3 ;
  wire [15:0]agg_tmp12_i_i_0_reg_309;
  wire agg_tmp12_i_i_0_reg_3090;
  wire agg_tmp12_i_i_0_reg_309_2;
  wire [15:0]agg_tmp12_i_i_0_reg_309_pp1_iter6_reg;
  wire [15:0]agg_tmp20_i_i_0_reg_296;
  wire agg_tmp20_i_i_0_reg_2960;
  wire agg_tmp20_i_i_0_reg_296_3;
  wire [15:0]agg_tmp23_i_i_0_reg_284;
  wire [15:0]agg_tmp23_i_i_0_reg_284_pp1_iter6_reg;
  wire [15:0]agg_tmp2_i_i_0_reg_334;
  wire [15:0]agg_tmp2_i_i_0_reg_334_pp1_iter6_reg;
  wire [15:0]agg_tmp78_0_reg_346;
  wire [15:0]agg_tmp9_i_i_0_reg_321;
  wire \ap_CS_fsm[1]_i_3__1_n_3 ;
  wire \ap_CS_fsm[1]_i_4_n_3 ;
  wire \ap_CS_fsm[1]_i_5_n_3 ;
  wire \ap_CS_fsm[5]_i_2__0_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire [0:0]\ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[10] ;
  wire \ap_CS_fsm_reg_n_3_[11] ;
  wire \ap_CS_fsm_reg_n_3_[7] ;
  wire \ap_CS_fsm_reg_n_3_[8] ;
  wire \ap_CS_fsm_reg_n_3_[9] ;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [12:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_3;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter11;
  wire ap_enable_reg_pp1_iter12_i_1_n_3;
  wire ap_enable_reg_pp1_iter12_reg_n_3;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8;
  wire ap_enable_reg_pp1_iter9;
  wire ap_rst_n;
  wire [1:0]bottom_fu_92;
  wire \bottom_fu_92[0]_i_1_n_3 ;
  wire \bottom_fu_92[1]_i_1_n_3 ;
  wire \bottom_fu_92[1]_i_2_n_3 ;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read;
  wire [15:0]buf0_V_fu_550_p5;
  wire [15:0]buf0_V_reg_733;
  wire buf0_V_reg_7330;
  wire [15:0]buf1_V_fu_559_p5;
  wire [15:0]buf1_V_reg_739;
  wire [15:0]buf2_V_fu_568_p5;
  wire [15:0]buf2_V_reg_745;
  wire buf_V_0_ce0;
  wire [15:0]buf_V_0_load_reg_712;
  wire buf_V_0_load_reg_7120;
  wire buf_V_1_U_n_19;
  wire [15:0]buf_V_1_load_reg_719;
  wire cmp_i_i382_i_fu_500_p2;
  wire cmp_i_i382_i_fu_500_p2_carry__0_i_1_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry__0_i_2_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry__0_i_3_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry__0_i_4_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry__0_n_6;
  wire cmp_i_i382_i_fu_500_p2_carry_i_1_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_2_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_3_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_4_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_5_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_6_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_7_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_8_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_n_4;
  wire cmp_i_i382_i_fu_500_p2_carry_n_5;
  wire cmp_i_i382_i_fu_500_p2_carry_n_6;
  wire cmp_i_i382_i_reg_673;
  wire \cmp_i_i382_i_reg_673[0]_i_1_n_3 ;
  wire \cmp_i_i382_i_reg_673_reg[0]_0 ;
  wire [10:0]col_V_12_fu_398_p2;
  wire \col_V_12_reg_614[10]_i_3_n_3 ;
  wire \col_V_12_reg_614[10]_i_4_n_3 ;
  wire \col_V_12_reg_614[10]_i_5_n_3 ;
  wire \col_V_12_reg_614[10]_i_6_n_3 ;
  wire \col_V_12_reg_614[10]_i_7_n_3 ;
  wire \col_V_12_reg_614[10]_i_8_n_3 ;
  wire \col_V_12_reg_614[3]_i_2_n_3 ;
  wire \col_V_12_reg_614[4]_i_2_n_3 ;
  wire \col_V_12_reg_614[5]_i_2_n_3 ;
  wire \col_V_12_reg_614[6]_i_2_n_3 ;
  wire \col_V_12_reg_614[8]_i_2_n_3 ;
  wire [10:0]col_V_12_reg_614_reg;
  wire [10:0]col_V_13_fu_509_p2;
  wire \col_V_13_reg_681[10]_i_1_n_3 ;
  wire \col_V_13_reg_681[10]_i_3_n_3 ;
  wire \col_V_13_reg_681[10]_i_4_n_3 ;
  wire \col_V_13_reg_681[10]_i_5_n_3 ;
  wire \col_V_13_reg_681[10]_i_6_n_3 ;
  wire \col_V_13_reg_681[10]_i_7_n_3 ;
  wire \col_V_13_reg_681[10]_i_8_n_3 ;
  wire \col_V_13_reg_681[3]_i_2_n_3 ;
  wire \col_V_13_reg_681[4]_i_2_n_3 ;
  wire \col_V_13_reg_681[5]_i_2_n_3 ;
  wire \col_V_13_reg_681[6]_i_2_n_3 ;
  wire \col_V_13_reg_681[8]_i_2_n_3 ;
  wire [10:0]col_V_13_reg_681_reg;
  wire [10:0]col_V_5_reg_272;
  wire col_V_5_reg_2720;
  wire col_V_5_reg_272_1;
  wire [10:0]col_V_5_reg_272_pp1_iter1_reg;
  wire [10:0]col_V_5_reg_272_pp1_iter2_reg;
  wire [10:0]col_V_reg_236;
  wire \col_V_reg_236[10]_i_2_n_3 ;
  wire col_V_reg_236_0;
  wire gradx2g_data_full_n;
  wire gradx_2_cols_c_empty_n;
  wire gradx_2_data_empty_n;
  wire gradx_2_rows_c_empty_n;
  wire grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg;
  wire grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read;
  wire icmp_ln133_fu_515_p2;
  wire icmp_ln133_fu_515_p2_carry_i_1_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_2_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_3_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_4_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_5_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_6_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_7_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_8_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_9_n_3;
  wire icmp_ln133_fu_515_p2_carry_n_4;
  wire icmp_ln133_fu_515_p2_carry_n_5;
  wire icmp_ln133_fu_515_p2_carry_n_6;
  wire icmp_ln133_reg_686;
  wire \icmp_ln133_reg_686[0]_i_1_n_3 ;
  wire \icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ;
  wire icmp_ln133_reg_686_pp1_iter2_reg;
  wire icmp_ln133_reg_686_pp1_iter3_reg;
  wire icmp_ln133_reg_686_pp1_iter4_reg;
  wire \icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ;
  wire \icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ;
  wire [10:0]\icmp_ln133_reg_686_reg[0]_0 ;
  wire icmp_ln241_fu_404_p2_carry_i_1_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_2_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_3_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_4_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_5_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_6_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_7_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_8_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_9_n_3;
  wire icmp_ln241_fu_404_p2_carry_n_4;
  wire icmp_ln241_fu_404_p2_carry_n_5;
  wire icmp_ln241_fu_404_p2_carry_n_6;
  wire \icmp_ln241_reg_619[0]_i_1_n_3 ;
  wire icmp_ln241_reg_619_pp0_iter1_reg;
  wire \icmp_ln241_reg_619_pp0_iter1_reg[0]_i_1_n_3 ;
  wire \icmp_ln241_reg_619_reg_n_3_[0] ;
  wire icmp_ln257_fu_423_p255_in;
  wire icmp_ln257_fu_423_p2_carry_i_1_n_3;
  wire icmp_ln257_fu_423_p2_carry_i_2_n_3;
  wire icmp_ln257_fu_423_p2_carry_i_3_n_3;
  wire icmp_ln257_fu_423_p2_carry_i_4_n_3;
  wire icmp_ln257_fu_423_p2_carry_n_4;
  wire icmp_ln257_fu_423_p2_carry_n_5;
  wire icmp_ln257_fu_423_p2_carry_n_6;
  wire icmp_ln870_4_reg_7080;
  wire \icmp_ln870_4_reg_708[0]_i_1_n_3 ;
  wire \icmp_ln870_4_reg_708[0]_i_2_n_3 ;
  wire \icmp_ln870_4_reg_708[0]_i_4_n_3 ;
  wire \icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7_n_3 ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ;
  wire \icmp_ln870_4_reg_708_reg_n_3_[0] ;
  wire \icmp_ln870_reg_666[0]_i_1_n_3 ;
  wire \icmp_ln870_reg_666[0]_i_2_n_3 ;
  wire \icmp_ln870_reg_666[0]_i_3_n_3 ;
  wire \icmp_ln870_reg_666[0]_i_4_n_3 ;
  wire \icmp_ln870_reg_666_reg_n_3_[0] ;
  wire [10:0]img_height_cast2_reg_653;
  wire [10:0]\img_height_cast2_reg_653_reg[10]_0 ;
  wire internal_empty_n_reg;
  wire internal_full_n_i_5_n_3;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mid_fu_96[0]_i_1_n_3 ;
  wire \mid_fu_96_reg_n_3_[0] ;
  wire p_1_in;
  wire p_40_in;
  wire [13:0]p_reg_reg;
  wire [15:0]reg_391;
  wire [15:0]\reg_391_reg[15]_0 ;
  wire [11:0]row_V_9_fu_577_p2;
  wire [11:0]row_V_9_reg_751;
  wire \row_V_9_reg_751_reg[11]_i_1_n_5 ;
  wire \row_V_9_reg_751_reg[11]_i_1_n_6 ;
  wire \row_V_9_reg_751_reg[4]_i_1_n_3 ;
  wire \row_V_9_reg_751_reg[4]_i_1_n_4 ;
  wire \row_V_9_reg_751_reg[4]_i_1_n_5 ;
  wire \row_V_9_reg_751_reg[4]_i_1_n_6 ;
  wire \row_V_9_reg_751_reg[8]_i_1_n_3 ;
  wire \row_V_9_reg_751_reg[8]_i_1_n_4 ;
  wire \row_V_9_reg_751_reg[8]_i_1_n_5 ;
  wire \row_V_9_reg_751_reg[8]_i_1_n_6 ;
  wire [11:0]row_V_reg_248;
  wire row_V_reg_248_4;
  wire [12:0]row_ind_V_5_fu_583_p2;
  wire row_ind_V_5_fu_583_p2_carry__0_n_3;
  wire row_ind_V_5_fu_583_p2_carry__0_n_4;
  wire row_ind_V_5_fu_583_p2_carry__0_n_5;
  wire row_ind_V_5_fu_583_p2_carry__0_n_6;
  wire row_ind_V_5_fu_583_p2_carry__1_n_4;
  wire row_ind_V_5_fu_583_p2_carry__1_n_5;
  wire row_ind_V_5_fu_583_p2_carry__1_n_6;
  wire row_ind_V_5_fu_583_p2_carry_n_3;
  wire row_ind_V_5_fu_583_p2_carry_n_4;
  wire row_ind_V_5_fu_583_p2_carry_n_5;
  wire row_ind_V_5_fu_583_p2_carry_n_6;
  wire [12:0]row_ind_V_6_reg_756;
  wire \row_ind_V_6_reg_756[12]_i_2_n_3 ;
  wire \row_ind_V_6_reg_756[12]_i_3_n_3 ;
  wire row_ind_V_6_reg_756_5;
  wire [0:0]\row_ind_V_reg_260_reg[0]_0 ;
  wire \row_ind_V_reg_260_reg_n_3_[0] ;
  wire \row_ind_V_reg_260_reg_n_3_[10] ;
  wire \row_ind_V_reg_260_reg_n_3_[11] ;
  wire \row_ind_V_reg_260_reg_n_3_[12] ;
  wire \row_ind_V_reg_260_reg_n_3_[1] ;
  wire \row_ind_V_reg_260_reg_n_3_[2] ;
  wire \row_ind_V_reg_260_reg_n_3_[3] ;
  wire \row_ind_V_reg_260_reg_n_3_[4] ;
  wire \row_ind_V_reg_260_reg_n_3_[5] ;
  wire \row_ind_V_reg_260_reg_n_3_[6] ;
  wire \row_ind_V_reg_260_reg_n_3_[7] ;
  wire \row_ind_V_reg_260_reg_n_3_[8] ;
  wire \row_ind_V_reg_260_reg_n_3_[9] ;
  wire sel;
  wire [1:0]top_fu_100;
  wire \top_fu_100[0]_i_1_n_3 ;
  wire \top_fu_100[1]_i_1_n_3 ;
  wire [1:0]trunc_ln140_reg_677;
  wire \trunc_ln140_reg_677[0]_i_1_n_3 ;
  wire \trunc_ln140_reg_677[1]_i_1_n_3 ;
  wire [10:0]zext_ln534_reg_623_reg;
  wire zext_ln534_reg_623_reg0;
  wire [3:0]NLW_cmp_i_i382_i_fu_500_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_cmp_i_i382_i_fu_500_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i382_i_fu_500_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln133_fu_515_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln241_fu_404_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln257_fu_423_p2_carry_O_UNCONNECTED;
  wire [3:2]\NLW_row_V_9_reg_751_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_V_9_reg_751_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_row_ind_V_5_fu_583_p2_carry__1_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8080888080808080)) 
    \SRL_SIG[0][15]_i_1__10 
       (.I0(gradx2g_data_full_n),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[12]_0 ),
        .I3(ap_enable_reg_pp1_iter12_reg_n_3),
        .I4(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ),
        .I5(ap_block_pp1_stage0_subdone),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln257_reg_658[0]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .O(add_ln257_fu_417_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln257_reg_658[10]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I2(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [9]),
        .I5(\img_height_cast2_reg_653_reg[10]_0 [10]),
        .O(add_ln257_fu_417_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln257_reg_658[11]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [10]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I3(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .I5(\img_height_cast2_reg_653_reg[10]_0 [9]),
        .O(add_ln257_fu_417_p2[11]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln257_reg_658[11]_i_2 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [5]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .I5(\img_height_cast2_reg_653_reg[10]_0 [4]),
        .O(\add_ln257_reg_658[11]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln257_reg_658[1]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .O(add_ln257_fu_417_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln257_reg_658[2]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .O(add_ln257_fu_417_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln257_reg_658[3]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .O(add_ln257_fu_417_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln257_reg_658[4]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [4]),
        .O(add_ln257_fu_417_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln257_reg_658[5]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [4]),
        .I5(\img_height_cast2_reg_653_reg[10]_0 [5]),
        .O(add_ln257_fu_417_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln257_reg_658[6]_i_1 
       (.I0(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .O(add_ln257_fu_417_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln257_reg_658[7]_i_1 
       (.I0(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .O(add_ln257_fu_417_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln257_reg_658[8]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I1(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .O(add_ln257_fu_417_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln257_reg_658[9]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .I1(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [9]),
        .O(add_ln257_fu_417_p2[9]));
  FDRE \add_ln257_reg_658_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[0]),
        .Q(add_ln257_reg_658[0]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[10]),
        .Q(add_ln257_reg_658[10]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[11]),
        .Q(add_ln257_reg_658[11]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[1]),
        .Q(add_ln257_reg_658[1]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[2]),
        .Q(add_ln257_reg_658[2]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[3]),
        .Q(add_ln257_reg_658[3]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[4]),
        .Q(add_ln257_reg_658[4]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[5]),
        .Q(add_ln257_reg_658[5]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[6]),
        .Q(add_ln257_reg_658[6]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[7]),
        .Q(add_ln257_reg_658[7]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[8]),
        .Q(add_ln257_reg_658[8]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[9]),
        .Q(add_ln257_reg_658[9]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[0]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[10]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[10]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[11]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[11]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[12]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[12]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[13]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[13]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[14]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[14]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[15]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[15]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[1]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[2]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[3]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[4]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[5]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[6]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[7]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[8]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[8]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[9]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[9]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[0]),
        .Q(agg_tmp12_i_i_0_reg_309[0]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[10]),
        .Q(agg_tmp12_i_i_0_reg_309[10]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[11]),
        .Q(agg_tmp12_i_i_0_reg_309[11]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[12]),
        .Q(agg_tmp12_i_i_0_reg_309[12]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[13]),
        .Q(agg_tmp12_i_i_0_reg_309[13]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[14]),
        .Q(agg_tmp12_i_i_0_reg_309[14]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[15]),
        .Q(agg_tmp12_i_i_0_reg_309[15]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[1]),
        .Q(agg_tmp12_i_i_0_reg_309[1]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[2]),
        .Q(agg_tmp12_i_i_0_reg_309[2]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[3]),
        .Q(agg_tmp12_i_i_0_reg_309[3]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[4]),
        .Q(agg_tmp12_i_i_0_reg_309[4]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[5]),
        .Q(agg_tmp12_i_i_0_reg_309[5]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[6]),
        .Q(agg_tmp12_i_i_0_reg_309[6]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[7]),
        .Q(agg_tmp12_i_i_0_reg_309[7]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[8]),
        .Q(agg_tmp12_i_i_0_reg_309[8]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[9]),
        .Q(agg_tmp12_i_i_0_reg_309[9]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[0]),
        .Q(agg_tmp20_i_i_0_reg_296[0]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[10]),
        .Q(agg_tmp20_i_i_0_reg_296[10]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[11]),
        .Q(agg_tmp20_i_i_0_reg_296[11]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[12]),
        .Q(agg_tmp20_i_i_0_reg_296[12]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[13]),
        .Q(agg_tmp20_i_i_0_reg_296[13]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[14]),
        .Q(agg_tmp20_i_i_0_reg_296[14]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[15]),
        .Q(agg_tmp20_i_i_0_reg_296[15]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[1]),
        .Q(agg_tmp20_i_i_0_reg_296[1]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[2]),
        .Q(agg_tmp20_i_i_0_reg_296[2]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[3]),
        .Q(agg_tmp20_i_i_0_reg_296[3]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[4]),
        .Q(agg_tmp20_i_i_0_reg_296[4]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[5]),
        .Q(agg_tmp20_i_i_0_reg_296[5]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[6]),
        .Q(agg_tmp20_i_i_0_reg_296[6]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[7]),
        .Q(agg_tmp20_i_i_0_reg_296[7]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[8]),
        .Q(agg_tmp20_i_i_0_reg_296[8]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[9]),
        .Q(agg_tmp20_i_i_0_reg_296[9]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[0]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[10]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[10]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[11]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[11]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[12]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[12]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[13]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[13]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[14]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[14]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[15]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[15]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[1]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[2]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[3]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[4]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[5]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[6]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[7]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[8]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[8]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[9]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[9]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[0]),
        .Q(agg_tmp23_i_i_0_reg_284[0]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[10]),
        .Q(agg_tmp23_i_i_0_reg_284[10]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[11]),
        .Q(agg_tmp23_i_i_0_reg_284[11]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[12]),
        .Q(agg_tmp23_i_i_0_reg_284[12]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[13]),
        .Q(agg_tmp23_i_i_0_reg_284[13]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[14]),
        .Q(agg_tmp23_i_i_0_reg_284[14]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[15]),
        .Q(agg_tmp23_i_i_0_reg_284[15]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[1]),
        .Q(agg_tmp23_i_i_0_reg_284[1]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[2]),
        .Q(agg_tmp23_i_i_0_reg_284[2]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[3]),
        .Q(agg_tmp23_i_i_0_reg_284[3]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[4]),
        .Q(agg_tmp23_i_i_0_reg_284[4]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[5]),
        .Q(agg_tmp23_i_i_0_reg_284[5]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[6]),
        .Q(agg_tmp23_i_i_0_reg_284[6]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[7]),
        .Q(agg_tmp23_i_i_0_reg_284[7]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[8]),
        .Q(agg_tmp23_i_i_0_reg_284[8]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[9]),
        .Q(agg_tmp23_i_i_0_reg_284[9]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \agg_tmp2_i_i_0_reg_334[15]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(ap_block_pp1_stage0_subdone),
        .O(agg_tmp12_i_i_0_reg_309_2));
  LUT3 #(
    .INIT(8'h08)) 
    \agg_tmp2_i_i_0_reg_334[15]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ),
        .O(agg_tmp12_i_i_0_reg_3090));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[0]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[10]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[10]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[11]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[11]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[12]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[12]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[13]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[13]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[14]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[14]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[15]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[15]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[1]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[2]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[3]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[4]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[5]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[6]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[7]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[8]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[8]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[9]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[9]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[0]),
        .Q(agg_tmp2_i_i_0_reg_334[0]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[10]),
        .Q(agg_tmp2_i_i_0_reg_334[10]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[11]),
        .Q(agg_tmp2_i_i_0_reg_334[11]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[12]),
        .Q(agg_tmp2_i_i_0_reg_334[12]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[13]),
        .Q(agg_tmp2_i_i_0_reg_334[13]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[14]),
        .Q(agg_tmp2_i_i_0_reg_334[14]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[15]),
        .Q(agg_tmp2_i_i_0_reg_334[15]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[1]),
        .Q(agg_tmp2_i_i_0_reg_334[1]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[2]),
        .Q(agg_tmp2_i_i_0_reg_334[2]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[3]),
        .Q(agg_tmp2_i_i_0_reg_334[3]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[4]),
        .Q(agg_tmp2_i_i_0_reg_334[4]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[5]),
        .Q(agg_tmp2_i_i_0_reg_334[5]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[6]),
        .Q(agg_tmp2_i_i_0_reg_334[6]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[7]),
        .Q(agg_tmp2_i_i_0_reg_334[7]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[8]),
        .Q(agg_tmp2_i_i_0_reg_334[8]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[9]),
        .Q(agg_tmp2_i_i_0_reg_334[9]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \agg_tmp78_0_reg_346[15]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(ap_block_pp1_stage0_subdone),
        .O(agg_tmp20_i_i_0_reg_296_3));
  LUT3 #(
    .INIT(8'h08)) 
    \agg_tmp78_0_reg_346[15]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ),
        .O(agg_tmp20_i_i_0_reg_2960));
  FDRE \agg_tmp78_0_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[0]),
        .Q(agg_tmp78_0_reg_346[0]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[10]),
        .Q(agg_tmp78_0_reg_346[10]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[11]),
        .Q(agg_tmp78_0_reg_346[11]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[12]),
        .Q(agg_tmp78_0_reg_346[12]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[13]),
        .Q(agg_tmp78_0_reg_346[13]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[14]),
        .Q(agg_tmp78_0_reg_346[14]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[15]),
        .Q(agg_tmp78_0_reg_346[15]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[1]),
        .Q(agg_tmp78_0_reg_346[1]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[2]),
        .Q(agg_tmp78_0_reg_346[2]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[3]),
        .Q(agg_tmp78_0_reg_346[3]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[4]),
        .Q(agg_tmp78_0_reg_346[4]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[5]),
        .Q(agg_tmp78_0_reg_346[5]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[6]),
        .Q(agg_tmp78_0_reg_346[6]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[7]),
        .Q(agg_tmp78_0_reg_346[7]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[8]),
        .Q(agg_tmp78_0_reg_346[8]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[9]),
        .Q(agg_tmp78_0_reg_346[9]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[0]),
        .Q(agg_tmp9_i_i_0_reg_321[0]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[10]),
        .Q(agg_tmp9_i_i_0_reg_321[10]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[11]),
        .Q(agg_tmp9_i_i_0_reg_321[11]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[12]),
        .Q(agg_tmp9_i_i_0_reg_321[12]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[13]),
        .Q(agg_tmp9_i_i_0_reg_321[13]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[14]),
        .Q(agg_tmp9_i_i_0_reg_321[14]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[15]),
        .Q(agg_tmp9_i_i_0_reg_321[15]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[1]),
        .Q(agg_tmp9_i_i_0_reg_321[1]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[2]),
        .Q(agg_tmp9_i_i_0_reg_321[2]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[3]),
        .Q(agg_tmp9_i_i_0_reg_321[3]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[4]),
        .Q(agg_tmp9_i_i_0_reg_321[4]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[5]),
        .Q(agg_tmp9_i_i_0_reg_321[5]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[6]),
        .Q(agg_tmp9_i_i_0_reg_321[6]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[7]),
        .Q(agg_tmp9_i_i_0_reg_321[7]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[8]),
        .Q(agg_tmp9_i_i_0_reg_321[8]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[9]),
        .Q(agg_tmp9_i_i_0_reg_321[9]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0F88)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln257_fu_423_p255_in),
        .I2(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h7F7FFF00)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(gradx_2_rows_c_empty_n),
        .I1(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .I2(gradx_2_cols_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready),
        .I4(Q[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[11] ),
        .I1(gradx2g_data_full_n),
        .I2(\ap_CS_fsm_reg[12]_0 ),
        .O(ap_NS_fsm[12]));
  LUT6 #(
    .INIT(64'hBABABABBBABBBABB)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(ap_NS_fsm1),
        .I1(\ap_CS_fsm[1]_i_3__1_n_3 ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hB1111111)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(Q[0]),
        .I1(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready),
        .I2(gradx_2_cols_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .I4(gradx_2_rows_c_empty_n),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_2__4 
       (.I0(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \ap_CS_fsm[1]_i_2__5 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state6),
        .I2(icmp_ln257_fu_423_p255_in),
        .I3(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .O(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(\ap_CS_fsm_reg_n_3_[7] ),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(ap_CS_fsm_state6),
        .I4(\ap_CS_fsm[1]_i_4_n_3 ),
        .I5(\ap_CS_fsm[1]_i_5_n_3 ),
        .O(\ap_CS_fsm[1]_i_3__1_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm_reg_n_3_[9] ),
        .I3(ap_CS_fsm_state21),
        .O(\ap_CS_fsm[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm_reg_n_3_[10] ),
        .I1(ap_CS_fsm_state5),
        .I2(\ap_CS_fsm_reg_n_3_[11] ),
        .I3(\ap_CS_fsm_reg[12]_0 ),
        .O(\ap_CS_fsm[1]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0000AA80)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm_reg[12]_0 ),
        .I2(gradx2g_data_full_n),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln257_fu_423_p255_in),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[5]_i_2__0_n_3 ),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_state7),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hBBBBB0BB)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(ap_enable_reg_pp1_iter11),
        .I1(ap_enable_reg_pp1_iter12_reg_n_3),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(ap_enable_reg_pp1_iter4),
        .O(\ap_CS_fsm[5]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h00200020AAAA0020)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(\icmp_ln133_reg_686[0]_i_1_n_3 ),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(ap_enable_reg_pp1_iter12_reg_n_3),
        .I5(ap_enable_reg_pp1_iter11),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[9] ),
        .Q(\ap_CS_fsm_reg_n_3_[10] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[10] ),
        .Q(\ap_CS_fsm_reg_n_3_[11] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(\ap_CS_fsm_reg[12]_0 ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state21),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(\ap_CS_fsm_reg_n_3_[7] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[7] ),
        .Q(\ap_CS_fsm_reg_n_3_[8] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[8] ),
        .Q(\ap_CS_fsm_reg_n_3_[9] ),
        .R(SS));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(p_40_in),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    ap_enable_reg_pp0_iter0_i_2__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(gradx_2_data_empty_n),
        .O(p_40_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5575003000000000)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(gradx_2_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(buf_V_1_U_n_19),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln133_fu_515_p2),
        .I3(ap_CS_fsm_state7),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter9),
        .Q(ap_enable_reg_pp1_iter10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter10),
        .Q(ap_enable_reg_pp1_iter11),
        .R(SS));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp1_iter12_i_1
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp1_iter11),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_enable_reg_pp1_iter12_reg_n_3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter12_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter12_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter12_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter12_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter6_i_1__0
       (.I0(ap_enable_reg_pp1_iter4),
        .I1(ap_enable_reg_pp1_iter5),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_1_in),
        .Q(ap_enable_reg_pp1_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter6),
        .Q(ap_enable_reg_pp1_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter7),
        .Q(ap_enable_reg_pp1_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter8),
        .Q(ap_enable_reg_pp1_iter9),
        .R(SS));
  LUT6 #(
    .INIT(64'hEAEAEAEAAAAA00AA)) 
    \bottom_fu_92[0]_i_1 
       (.I0(bottom_fu_92[0]),
        .I1(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state6),
        .I4(icmp_ln257_fu_423_p255_in),
        .I5(\bottom_fu_92[1]_i_2_n_3 ),
        .O(\bottom_fu_92[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h70FF70F0700070F0)) 
    \bottom_fu_92[1]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I2(bottom_fu_92[1]),
        .I3(\bottom_fu_92[1]_i_2_n_3 ),
        .I4(ap_NS_fsm[4]),
        .I5(\row_ind_V_reg_260_reg_n_3_[1] ),
        .O(\bottom_fu_92[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \bottom_fu_92[1]_i_2 
       (.I0(\icmp_ln870_reg_666[0]_i_3_n_3 ),
        .I1(\row_ind_V_reg_260_reg_n_3_[8] ),
        .I2(\row_ind_V_reg_260_reg_n_3_[7] ),
        .I3(\row_ind_V_reg_260_reg_n_3_[0] ),
        .O(\bottom_fu_92[1]_i_2_n_3 ));
  FDRE \bottom_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bottom_fu_92[0]_i_1_n_3 ),
        .Q(bottom_fu_92[0]),
        .R(1'b0));
  FDRE \bottom_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bottom_fu_92[1]_i_1_n_3 ),
        .Q(bottom_fu_92[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \buf0_V_reg_733[15]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(icmp_ln133_reg_686_pp1_iter4_reg),
        .O(buf0_V_reg_7330));
  FDRE \buf0_V_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[0]),
        .Q(buf0_V_reg_733[0]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[10] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[10]),
        .Q(buf0_V_reg_733[10]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[11] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[11]),
        .Q(buf0_V_reg_733[11]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[12] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[12]),
        .Q(buf0_V_reg_733[12]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[13] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[13]),
        .Q(buf0_V_reg_733[13]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[14] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[14]),
        .Q(buf0_V_reg_733[14]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[15] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[15]),
        .Q(buf0_V_reg_733[15]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[1]),
        .Q(buf0_V_reg_733[1]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[2]),
        .Q(buf0_V_reg_733[2]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[3]),
        .Q(buf0_V_reg_733[3]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[4]),
        .Q(buf0_V_reg_733[4]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[5]),
        .Q(buf0_V_reg_733[5]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[6]),
        .Q(buf0_V_reg_733[6]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[7]),
        .Q(buf0_V_reg_733[7]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[8] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[8]),
        .Q(buf0_V_reg_733[8]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[9] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[9]),
        .Q(buf0_V_reg_733[9]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[0]),
        .Q(buf1_V_reg_739[0]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[10] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[10]),
        .Q(buf1_V_reg_739[10]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[11] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[11]),
        .Q(buf1_V_reg_739[11]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[12] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[12]),
        .Q(buf1_V_reg_739[12]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[13] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[13]),
        .Q(buf1_V_reg_739[13]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[14] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[14]),
        .Q(buf1_V_reg_739[14]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[15] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[15]),
        .Q(buf1_V_reg_739[15]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[1]),
        .Q(buf1_V_reg_739[1]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[2]),
        .Q(buf1_V_reg_739[2]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[3]),
        .Q(buf1_V_reg_739[3]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[4]),
        .Q(buf1_V_reg_739[4]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[5]),
        .Q(buf1_V_reg_739[5]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[6]),
        .Q(buf1_V_reg_739[6]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[7]),
        .Q(buf1_V_reg_739[7]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[8] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[8]),
        .Q(buf1_V_reg_739[8]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[9] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[9]),
        .Q(buf1_V_reg_739[9]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[0]),
        .Q(buf2_V_reg_745[0]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[10] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[10]),
        .Q(buf2_V_reg_745[10]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[11] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[11]),
        .Q(buf2_V_reg_745[11]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[12] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[12]),
        .Q(buf2_V_reg_745[12]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[13] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[13]),
        .Q(buf2_V_reg_745[13]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[14] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[14]),
        .Q(buf2_V_reg_745[14]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[15] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[15]),
        .Q(buf2_V_reg_745[15]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[1]),
        .Q(buf2_V_reg_745[1]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[2]),
        .Q(buf2_V_reg_745[2]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[3]),
        .Q(buf2_V_reg_745[3]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[4]),
        .Q(buf2_V_reg_745[4]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[5]),
        .Q(buf2_V_reg_745[5]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[6]),
        .Q(buf2_V_reg_745[6]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[7]),
        .Q(buf2_V_reg_745[7]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[8] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[8]),
        .Q(buf2_V_reg_745[8]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[9] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[9]),
        .Q(buf2_V_reg_745[9]),
        .R(1'b0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_107 buf_V_0_U
       (.DOBDO(buf_V_0_load_reg_712),
        .Q(col_V_5_reg_272_pp1_iter2_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .bottom_fu_92(bottom_fu_92),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .gradx_2_data_empty_n(gradx_2_data_empty_n),
        .ram_reg(ap_CS_fsm_pp0_stage0),
        .ram_reg_0(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .ram_reg_1(ap_enable_reg_pp0_iter1_reg_n_3),
        .ram_reg_2(col_V_reg_236),
        .ram_reg_3(col_V_5_reg_272_pp1_iter1_reg),
        .ram_reg_4(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .ram_reg_5(reg_391),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_108 buf_V_1_U
       (.DOBDO(buf_V_1_load_reg_719),
        .Q(col_V_5_reg_272_pp1_iter2_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .bottom_fu_92(bottom_fu_92),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .gradx_2_data_empty_n(gradx_2_data_empty_n),
        .icmp_ln241_reg_619_pp0_iter1_reg(icmp_ln241_reg_619_pp0_iter1_reg),
        .internal_empty_n_reg(buf_V_1_U_n_19),
        .ram_reg(ap_enable_reg_pp0_iter1_reg_n_3),
        .ram_reg_0(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .ram_reg_1(ap_enable_reg_pp0_iter2_reg_n_3),
        .ram_reg_2(reg_391),
        .ram_reg_3(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .ram_reg_4(col_V_5_reg_272_pp1_iter1_reg),
        .ram_reg_5(zext_ln534_reg_623_reg),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_109 buf_V_2_U
       (.D(buf0_V_fu_550_p5),
        .DOBDO(buf_V_1_load_reg_719),
        .Q(col_V_5_reg_272_pp1_iter1_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .bottom_fu_92(bottom_fu_92),
        .\buf1_V_reg_739_reg[0] (\mid_fu_96_reg_n_3_[0] ),
        .\buf1_V_reg_739_reg[15] (buf_V_0_load_reg_712),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .gradx2g_data_full_n(gradx2g_data_full_n),
        .gradx_2_data_empty_n(gradx_2_data_empty_n),
        .icmp_ln133_reg_686(icmp_ln133_reg_686),
        .icmp_ln133_reg_686_pp1_iter3_reg(icmp_ln133_reg_686_pp1_iter3_reg),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] (\icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 (ap_enable_reg_pp1_iter12_reg_n_3),
        .ram_reg(buf2_V_fu_568_p5),
        .ram_reg_0(buf1_V_fu_559_p5),
        .ram_reg_1(col_V_5_reg_272_pp1_iter2_reg),
        .ram_reg_2(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .ram_reg_3(reg_391),
        .top_fu_100(top_fu_100),
        .trunc_ln140_reg_677(trunc_ln140_reg_677[1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i382_i_fu_500_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i382_i_fu_500_p2_carry_n_3,cmp_i_i382_i_fu_500_p2_carry_n_4,cmp_i_i382_i_fu_500_p2_carry_n_5,cmp_i_i382_i_fu_500_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i382_i_fu_500_p2_carry_i_1_n_3,cmp_i_i382_i_fu_500_p2_carry_i_2_n_3,cmp_i_i382_i_fu_500_p2_carry_i_3_n_3,cmp_i_i382_i_fu_500_p2_carry_i_4_n_3}),
        .O(NLW_cmp_i_i382_i_fu_500_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i382_i_fu_500_p2_carry_i_5_n_3,cmp_i_i382_i_fu_500_p2_carry_i_6_n_3,cmp_i_i382_i_fu_500_p2_carry_i_7_n_3,cmp_i_i382_i_fu_500_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i382_i_fu_500_p2_carry__0
       (.CI(cmp_i_i382_i_fu_500_p2_carry_n_3),
        .CO({NLW_cmp_i_i382_i_fu_500_p2_carry__0_CO_UNCONNECTED[3:2],cmp_i_i382_i_fu_500_p2,cmp_i_i382_i_fu_500_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmp_i_i382_i_fu_500_p2_carry__0_i_1_n_3,cmp_i_i382_i_fu_500_p2_carry__0_i_2_n_3}),
        .O(NLW_cmp_i_i382_i_fu_500_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,cmp_i_i382_i_fu_500_p2_carry__0_i_3_n_3,cmp_i_i382_i_fu_500_p2_carry__0_i_4_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    cmp_i_i382_i_fu_500_p2_carry__0_i_1
       (.I0(row_V_reg_248[11]),
        .I1(img_height_cast2_reg_653[10]),
        .I2(row_V_reg_248[10]),
        .O(cmp_i_i382_i_fu_500_p2_carry__0_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry__0_i_2
       (.I0(img_height_cast2_reg_653[9]),
        .I1(row_V_reg_248[9]),
        .I2(img_height_cast2_reg_653[8]),
        .I3(row_V_reg_248[8]),
        .O(cmp_i_i382_i_fu_500_p2_carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    cmp_i_i382_i_fu_500_p2_carry__0_i_3
       (.I0(row_V_reg_248[11]),
        .I1(row_V_reg_248[10]),
        .I2(img_height_cast2_reg_653[10]),
        .O(cmp_i_i382_i_fu_500_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry__0_i_4
       (.I0(row_V_reg_248[9]),
        .I1(img_height_cast2_reg_653[9]),
        .I2(row_V_reg_248[8]),
        .I3(img_height_cast2_reg_653[8]),
        .O(cmp_i_i382_i_fu_500_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry_i_1
       (.I0(img_height_cast2_reg_653[7]),
        .I1(row_V_reg_248[7]),
        .I2(img_height_cast2_reg_653[6]),
        .I3(row_V_reg_248[6]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry_i_2
       (.I0(img_height_cast2_reg_653[5]),
        .I1(row_V_reg_248[5]),
        .I2(img_height_cast2_reg_653[4]),
        .I3(row_V_reg_248[4]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry_i_3
       (.I0(img_height_cast2_reg_653[3]),
        .I1(row_V_reg_248[3]),
        .I2(img_height_cast2_reg_653[2]),
        .I3(row_V_reg_248[2]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry_i_4
       (.I0(img_height_cast2_reg_653[1]),
        .I1(row_V_reg_248[1]),
        .I2(img_height_cast2_reg_653[0]),
        .I3(row_V_reg_248[0]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry_i_5
       (.I0(row_V_reg_248[7]),
        .I1(img_height_cast2_reg_653[7]),
        .I2(row_V_reg_248[6]),
        .I3(img_height_cast2_reg_653[6]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry_i_6
       (.I0(row_V_reg_248[5]),
        .I1(img_height_cast2_reg_653[5]),
        .I2(row_V_reg_248[4]),
        .I3(img_height_cast2_reg_653[4]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry_i_7
       (.I0(row_V_reg_248[3]),
        .I1(img_height_cast2_reg_653[3]),
        .I2(row_V_reg_248[2]),
        .I3(img_height_cast2_reg_653[2]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry_i_8
       (.I0(row_V_reg_248[1]),
        .I1(img_height_cast2_reg_653[1]),
        .I2(row_V_reg_248[0]),
        .I3(img_height_cast2_reg_653[0]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cmp_i_i382_i_reg_673[0]_i_1 
       (.I0(cmp_i_i382_i_fu_500_p2),
        .I1(ap_CS_fsm_state7),
        .I2(cmp_i_i382_i_reg_673),
        .O(\cmp_i_i382_i_reg_673[0]_i_1_n_3 ));
  FDRE \cmp_i_i382_i_reg_673_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i_i382_i_reg_673[0]_i_1_n_3 ),
        .Q(cmp_i_i382_i_reg_673),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[0]_i_1 
       (.I0(col_V_12_reg_614_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[0]),
        .O(col_V_12_fu_398_p2[0]));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \col_V_12_reg_614[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(gradx_2_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(sel));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \col_V_12_reg_614[10]_i_2 
       (.I0(\col_V_12_reg_614[10]_i_3_n_3 ),
        .I1(\col_V_12_reg_614[10]_i_4_n_3 ),
        .I2(\col_V_12_reg_614[10]_i_5_n_3 ),
        .I3(\col_V_12_reg_614[10]_i_6_n_3 ),
        .I4(\col_V_12_reg_614[10]_i_7_n_3 ),
        .I5(\col_V_12_reg_614[10]_i_8_n_3 ),
        .O(col_V_12_fu_398_p2[10]));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_3 
       (.I0(col_V_12_reg_614_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[9]),
        .O(\col_V_12_reg_614[10]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_4 
       (.I0(col_V_12_reg_614_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[7]),
        .O(\col_V_12_reg_614[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFFFEF)) 
    \col_V_12_reg_614[10]_i_5 
       (.I0(icmp_ln241_fu_404_p2_carry_i_5_n_3),
        .I1(\col_V_12_reg_614[4]_i_2_n_3 ),
        .I2(col_V_reg_236[3]),
        .I3(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I4(col_V_12_reg_614_reg[3]),
        .I5(icmp_ln241_fu_404_p2_carry_i_6_n_3),
        .O(\col_V_12_reg_614[10]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_6 
       (.I0(col_V_12_reg_614_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[6]),
        .O(\col_V_12_reg_614[10]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_7 
       (.I0(col_V_12_reg_614_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[8]),
        .O(\col_V_12_reg_614[10]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_8 
       (.I0(col_V_12_reg_614_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[10]),
        .O(\col_V_12_reg_614[10]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_V_12_reg_614[1]_i_1 
       (.I0(col_V_reg_236[0]),
        .I1(col_V_12_reg_614_reg[0]),
        .I2(col_V_reg_236[1]),
        .I3(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I4(col_V_12_reg_614_reg[1]),
        .O(col_V_12_fu_398_p2[1]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[2]_i_1 
       (.I0(col_V_12_reg_614_reg[1]),
        .I1(col_V_reg_236[1]),
        .I2(col_V_12_fu_398_p2[0]),
        .I3(col_V_reg_236[2]),
        .I4(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I5(col_V_12_reg_614_reg[2]),
        .O(col_V_12_fu_398_p2[2]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[3]_i_1 
       (.I0(col_V_12_reg_614_reg[2]),
        .I1(col_V_reg_236[2]),
        .I2(\col_V_12_reg_614[3]_i_2_n_3 ),
        .I3(col_V_reg_236[3]),
        .I4(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I5(col_V_12_reg_614_reg[3]),
        .O(col_V_12_fu_398_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \col_V_12_reg_614[3]_i_2 
       (.I0(col_V_reg_236[0]),
        .I1(col_V_12_reg_614_reg[0]),
        .I2(col_V_reg_236[1]),
        .I3(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I4(col_V_12_reg_614_reg[1]),
        .O(\col_V_12_reg_614[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[4]_i_1 
       (.I0(col_V_12_reg_614_reg[3]),
        .I1(col_V_reg_236[3]),
        .I2(\col_V_12_reg_614[4]_i_2_n_3 ),
        .I3(col_V_reg_236[4]),
        .I4(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I5(col_V_12_reg_614_reg[4]),
        .O(col_V_12_fu_398_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_12_reg_614[4]_i_2 
       (.I0(col_V_12_reg_614_reg[1]),
        .I1(col_V_reg_236[1]),
        .I2(col_V_12_fu_398_p2[0]),
        .I3(col_V_reg_236[2]),
        .I4(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I5(col_V_12_reg_614_reg[2]),
        .O(\col_V_12_reg_614[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[5]_i_1 
       (.I0(col_V_12_reg_614_reg[4]),
        .I1(col_V_reg_236[4]),
        .I2(\col_V_12_reg_614[5]_i_2_n_3 ),
        .I3(col_V_reg_236[5]),
        .I4(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I5(col_V_12_reg_614_reg[5]),
        .O(col_V_12_fu_398_p2[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_12_reg_614[5]_i_2 
       (.I0(col_V_12_reg_614_reg[2]),
        .I1(col_V_reg_236[2]),
        .I2(\col_V_12_reg_614[3]_i_2_n_3 ),
        .I3(col_V_reg_236[3]),
        .I4(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I5(col_V_12_reg_614_reg[3]),
        .O(\col_V_12_reg_614[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[6]_i_1 
       (.I0(col_V_12_reg_614_reg[5]),
        .I1(col_V_reg_236[5]),
        .I2(\col_V_12_reg_614[6]_i_2_n_3 ),
        .I3(col_V_reg_236[6]),
        .I4(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I5(col_V_12_reg_614_reg[6]),
        .O(col_V_12_fu_398_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_12_reg_614[6]_i_2 
       (.I0(col_V_12_reg_614_reg[3]),
        .I1(col_V_reg_236[3]),
        .I2(\col_V_12_reg_614[4]_i_2_n_3 ),
        .I3(col_V_reg_236[4]),
        .I4(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I5(col_V_12_reg_614_reg[4]),
        .O(\col_V_12_reg_614[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[7]_i_1 
       (.I0(col_V_12_reg_614_reg[6]),
        .I1(col_V_reg_236[6]),
        .I2(\col_V_12_reg_614[10]_i_5_n_3 ),
        .I3(col_V_reg_236[7]),
        .I4(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I5(col_V_12_reg_614_reg[7]),
        .O(col_V_12_fu_398_p2[7]));
  LUT6 #(
    .INIT(64'h11100010EEEFFFEF)) 
    \col_V_12_reg_614[8]_i_1 
       (.I0(\col_V_12_reg_614[10]_i_4_n_3 ),
        .I1(\col_V_12_reg_614[10]_i_5_n_3 ),
        .I2(col_V_reg_236[6]),
        .I3(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I4(col_V_12_reg_614_reg[6]),
        .I5(\col_V_12_reg_614[10]_i_7_n_3 ),
        .O(col_V_12_fu_398_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \col_V_12_reg_614[8]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .O(\col_V_12_reg_614[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \col_V_12_reg_614[9]_i_1 
       (.I0(\col_V_12_reg_614[10]_i_7_n_3 ),
        .I1(\col_V_12_reg_614[10]_i_6_n_3 ),
        .I2(\col_V_12_reg_614[10]_i_5_n_3 ),
        .I3(\col_V_12_reg_614[10]_i_4_n_3 ),
        .I4(\col_V_12_reg_614[10]_i_3_n_3 ),
        .O(col_V_12_fu_398_p2[9]));
  FDRE \col_V_12_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[0]),
        .Q(col_V_12_reg_614_reg[0]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[10]),
        .Q(col_V_12_reg_614_reg[10]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[1]),
        .Q(col_V_12_reg_614_reg[1]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[2]),
        .Q(col_V_12_reg_614_reg[2]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[3]),
        .Q(col_V_12_reg_614_reg[3]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[4]),
        .Q(col_V_12_reg_614_reg[4]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[5]),
        .Q(col_V_12_reg_614_reg[5]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[6]),
        .Q(col_V_12_reg_614_reg[6]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[7]),
        .Q(col_V_12_reg_614_reg[7]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[8]),
        .Q(col_V_12_reg_614_reg[8]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[9]),
        .Q(col_V_12_reg_614_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[0]_i_1 
       (.I0(col_V_13_reg_681_reg[0]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[0]),
        .O(col_V_13_fu_509_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \col_V_13_reg_681[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .O(\col_V_13_reg_681[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \col_V_13_reg_681[10]_i_2 
       (.I0(\col_V_13_reg_681[10]_i_3_n_3 ),
        .I1(\col_V_13_reg_681[10]_i_4_n_3 ),
        .I2(\col_V_13_reg_681[10]_i_5_n_3 ),
        .I3(\col_V_13_reg_681[10]_i_6_n_3 ),
        .I4(\col_V_13_reg_681[10]_i_7_n_3 ),
        .I5(\col_V_13_reg_681[10]_i_8_n_3 ),
        .O(col_V_13_fu_509_p2[10]));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_3 
       (.I0(col_V_13_reg_681_reg[9]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[9]),
        .O(\col_V_13_reg_681[10]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_4 
       (.I0(col_V_13_reg_681_reg[7]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[7]),
        .O(\col_V_13_reg_681[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFFFEF)) 
    \col_V_13_reg_681[10]_i_5 
       (.I0(icmp_ln133_fu_515_p2_carry_i_5_n_3),
        .I1(\col_V_13_reg_681[4]_i_2_n_3 ),
        .I2(col_V_5_reg_272[3]),
        .I3(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I4(col_V_13_reg_681_reg[3]),
        .I5(icmp_ln133_fu_515_p2_carry_i_6_n_3),
        .O(\col_V_13_reg_681[10]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_6 
       (.I0(col_V_13_reg_681_reg[6]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[6]),
        .O(\col_V_13_reg_681[10]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_7 
       (.I0(col_V_13_reg_681_reg[8]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[8]),
        .O(\col_V_13_reg_681[10]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_8 
       (.I0(col_V_13_reg_681_reg[10]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[10]),
        .O(\col_V_13_reg_681[10]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_V_13_reg_681[1]_i_1 
       (.I0(col_V_5_reg_272[0]),
        .I1(col_V_13_reg_681_reg[0]),
        .I2(col_V_5_reg_272[1]),
        .I3(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I4(col_V_13_reg_681_reg[1]),
        .O(col_V_13_fu_509_p2[1]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[2]_i_1 
       (.I0(col_V_13_reg_681_reg[1]),
        .I1(col_V_5_reg_272[1]),
        .I2(col_V_13_fu_509_p2[0]),
        .I3(col_V_5_reg_272[2]),
        .I4(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I5(col_V_13_reg_681_reg[2]),
        .O(col_V_13_fu_509_p2[2]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[3]_i_1 
       (.I0(col_V_13_reg_681_reg[2]),
        .I1(col_V_5_reg_272[2]),
        .I2(\col_V_13_reg_681[3]_i_2_n_3 ),
        .I3(col_V_5_reg_272[3]),
        .I4(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I5(col_V_13_reg_681_reg[3]),
        .O(col_V_13_fu_509_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \col_V_13_reg_681[3]_i_2 
       (.I0(col_V_5_reg_272[0]),
        .I1(col_V_13_reg_681_reg[0]),
        .I2(col_V_5_reg_272[1]),
        .I3(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I4(col_V_13_reg_681_reg[1]),
        .O(\col_V_13_reg_681[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[4]_i_1 
       (.I0(col_V_13_reg_681_reg[3]),
        .I1(col_V_5_reg_272[3]),
        .I2(\col_V_13_reg_681[4]_i_2_n_3 ),
        .I3(col_V_5_reg_272[4]),
        .I4(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I5(col_V_13_reg_681_reg[4]),
        .O(col_V_13_fu_509_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_13_reg_681[4]_i_2 
       (.I0(col_V_13_reg_681_reg[1]),
        .I1(col_V_5_reg_272[1]),
        .I2(col_V_13_fu_509_p2[0]),
        .I3(col_V_5_reg_272[2]),
        .I4(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I5(col_V_13_reg_681_reg[2]),
        .O(\col_V_13_reg_681[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[5]_i_1 
       (.I0(col_V_13_reg_681_reg[4]),
        .I1(col_V_5_reg_272[4]),
        .I2(\col_V_13_reg_681[5]_i_2_n_3 ),
        .I3(col_V_5_reg_272[5]),
        .I4(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I5(col_V_13_reg_681_reg[5]),
        .O(col_V_13_fu_509_p2[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_13_reg_681[5]_i_2 
       (.I0(col_V_13_reg_681_reg[2]),
        .I1(col_V_5_reg_272[2]),
        .I2(\col_V_13_reg_681[3]_i_2_n_3 ),
        .I3(col_V_5_reg_272[3]),
        .I4(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I5(col_V_13_reg_681_reg[3]),
        .O(\col_V_13_reg_681[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[6]_i_1 
       (.I0(col_V_13_reg_681_reg[5]),
        .I1(col_V_5_reg_272[5]),
        .I2(\col_V_13_reg_681[6]_i_2_n_3 ),
        .I3(col_V_5_reg_272[6]),
        .I4(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I5(col_V_13_reg_681_reg[6]),
        .O(col_V_13_fu_509_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_13_reg_681[6]_i_2 
       (.I0(col_V_13_reg_681_reg[3]),
        .I1(col_V_5_reg_272[3]),
        .I2(\col_V_13_reg_681[4]_i_2_n_3 ),
        .I3(col_V_5_reg_272[4]),
        .I4(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I5(col_V_13_reg_681_reg[4]),
        .O(\col_V_13_reg_681[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[7]_i_1 
       (.I0(col_V_13_reg_681_reg[6]),
        .I1(col_V_5_reg_272[6]),
        .I2(\col_V_13_reg_681[10]_i_5_n_3 ),
        .I3(col_V_5_reg_272[7]),
        .I4(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I5(col_V_13_reg_681_reg[7]),
        .O(col_V_13_fu_509_p2[7]));
  LUT6 #(
    .INIT(64'h11100010EEEFFFEF)) 
    \col_V_13_reg_681[8]_i_1 
       (.I0(\col_V_13_reg_681[10]_i_4_n_3 ),
        .I1(\col_V_13_reg_681[10]_i_5_n_3 ),
        .I2(col_V_5_reg_272[6]),
        .I3(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I4(col_V_13_reg_681_reg[6]),
        .I5(\col_V_13_reg_681[10]_i_7_n_3 ),
        .O(col_V_13_fu_509_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \col_V_13_reg_681[8]_i_2 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(icmp_ln133_reg_686),
        .O(\col_V_13_reg_681[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \col_V_13_reg_681[9]_i_1 
       (.I0(\col_V_13_reg_681[10]_i_7_n_3 ),
        .I1(\col_V_13_reg_681[10]_i_6_n_3 ),
        .I2(\col_V_13_reg_681[10]_i_5_n_3 ),
        .I3(\col_V_13_reg_681[10]_i_4_n_3 ),
        .I4(\col_V_13_reg_681[10]_i_3_n_3 ),
        .O(col_V_13_fu_509_p2[9]));
  FDRE \col_V_13_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1_n_3 ),
        .D(col_V_13_fu_509_p2[0]),
        .Q(col_V_13_reg_681_reg[0]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[10] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1_n_3 ),
        .D(col_V_13_fu_509_p2[10]),
        .Q(col_V_13_reg_681_reg[10]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[1] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1_n_3 ),
        .D(col_V_13_fu_509_p2[1]),
        .Q(col_V_13_reg_681_reg[1]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[2] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1_n_3 ),
        .D(col_V_13_fu_509_p2[2]),
        .Q(col_V_13_reg_681_reg[2]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[3] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1_n_3 ),
        .D(col_V_13_fu_509_p2[3]),
        .Q(col_V_13_reg_681_reg[3]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[4] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1_n_3 ),
        .D(col_V_13_fu_509_p2[4]),
        .Q(col_V_13_reg_681_reg[4]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[5] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1_n_3 ),
        .D(col_V_13_fu_509_p2[5]),
        .Q(col_V_13_reg_681_reg[5]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[6] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1_n_3 ),
        .D(col_V_13_fu_509_p2[6]),
        .Q(col_V_13_reg_681_reg[6]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[7] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1_n_3 ),
        .D(col_V_13_fu_509_p2[7]),
        .Q(col_V_13_reg_681_reg[7]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[8] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1_n_3 ),
        .D(col_V_13_fu_509_p2[8]),
        .Q(col_V_13_reg_681_reg[8]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[9] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1_n_3 ),
        .D(col_V_13_fu_509_p2[9]),
        .Q(col_V_13_reg_681_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA2AAAAA)) 
    \col_V_5_reg_272[10]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(ap_block_pp1_stage0_subdone),
        .O(col_V_5_reg_272_1));
  LUT4 #(
    .INIT(16'h2000)) 
    \col_V_5_reg_272[10]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln133_reg_686),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(col_V_5_reg_2720));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1_n_3 ),
        .D(col_V_5_reg_272[0]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1_n_3 ),
        .D(col_V_5_reg_272[10]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1_n_3 ),
        .D(col_V_5_reg_272[1]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1_n_3 ),
        .D(col_V_5_reg_272[2]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1_n_3 ),
        .D(col_V_5_reg_272[3]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1_n_3 ),
        .D(col_V_5_reg_272[4]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1_n_3 ),
        .D(col_V_5_reg_272[5]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1_n_3 ),
        .D(col_V_5_reg_272[6]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1_n_3 ),
        .D(col_V_5_reg_272[7]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1_n_3 ),
        .D(col_V_5_reg_272[8]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1_n_3 ),
        .D(col_V_5_reg_272[9]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[0]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[10]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[10]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[1]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[2]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[3]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[4]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[5]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[6]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[7]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[8]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[8]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[9]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[9]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_reg[0] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[0]),
        .Q(col_V_5_reg_272[0]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[10] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[10]),
        .Q(col_V_5_reg_272[10]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[1] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[1]),
        .Q(col_V_5_reg_272[1]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[2] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[2]),
        .Q(col_V_5_reg_272[2]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[3] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[3]),
        .Q(col_V_5_reg_272[3]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[4] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[4]),
        .Q(col_V_5_reg_272[4]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[5] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[5]),
        .Q(col_V_5_reg_272[5]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[6] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[6]),
        .Q(col_V_5_reg_272[6]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[7] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[7]),
        .Q(col_V_5_reg_272[7]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[8] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[8]),
        .Q(col_V_5_reg_272[8]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[9] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[9]),
        .Q(col_V_5_reg_272[9]),
        .R(col_V_5_reg_272_1));
  LUT6 #(
    .INIT(64'h8888888808888888)) 
    \col_V_reg_236[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I2(gradx_2_data_empty_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .O(col_V_reg_236_0));
  LUT4 #(
    .INIT(16'h4000)) 
    \col_V_reg_236[10]_i_2 
       (.I0(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(gradx_2_data_empty_n),
        .O(\col_V_reg_236[10]_i_2_n_3 ));
  FDRE \col_V_reg_236_reg[0] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2_n_3 ),
        .D(col_V_12_reg_614_reg[0]),
        .Q(col_V_reg_236[0]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[10] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2_n_3 ),
        .D(col_V_12_reg_614_reg[10]),
        .Q(col_V_reg_236[10]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[1] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2_n_3 ),
        .D(col_V_12_reg_614_reg[1]),
        .Q(col_V_reg_236[1]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[2] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2_n_3 ),
        .D(col_V_12_reg_614_reg[2]),
        .Q(col_V_reg_236[2]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[3] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2_n_3 ),
        .D(col_V_12_reg_614_reg[3]),
        .Q(col_V_reg_236[3]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[4] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2_n_3 ),
        .D(col_V_12_reg_614_reg[4]),
        .Q(col_V_reg_236[4]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[5] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2_n_3 ),
        .D(col_V_12_reg_614_reg[5]),
        .Q(col_V_reg_236[5]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[6] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2_n_3 ),
        .D(col_V_12_reg_614_reg[6]),
        .Q(col_V_reg_236[6]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[7] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2_n_3 ),
        .D(col_V_12_reg_614_reg[7]),
        .Q(col_V_reg_236[7]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[8] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2_n_3 ),
        .D(col_V_12_reg_614_reg[8]),
        .Q(col_V_reg_236[8]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[9] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2_n_3 ),
        .D(col_V_12_reg_614_reg[9]),
        .Q(col_V_reg_236[9]),
        .R(col_V_reg_236_0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFApplyMask3x3_3_s_110 grp_xFApplyMask3x3_3_s_fu_359
       (.Q({\ap_CS_fsm_reg[12]_0 ,ap_CS_fsm_state21,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_3_[0] }),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .gradx2g_data_full_n(gradx2g_data_full_n),
        .\p_i00_int_reg_reg[15]_0 (agg_tmp78_0_reg_346),
        .\p_i00_int_reg_reg[15]_1 (agg_tmp2_i_i_0_reg_334_pp1_iter6_reg),
        .\p_i01_int_reg_reg[15]_0 (agg_tmp2_i_i_0_reg_334),
        .\p_i02_int_reg_reg[15]_0 (buf0_V_reg_733),
        .\p_i10_int_reg_reg[0]_0 (\icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ),
        .\p_i10_int_reg_reg[15]_0 (agg_tmp9_i_i_0_reg_321),
        .\p_i10_int_reg_reg[15]_1 (agg_tmp12_i_i_0_reg_309_pp1_iter6_reg),
        .\p_i11_int_reg_reg[15]_0 (agg_tmp12_i_i_0_reg_309),
        .\p_i12_int_reg_reg[15]_0 (buf1_V_reg_739),
        .\p_i20_int_reg_reg[15]_0 (agg_tmp20_i_i_0_reg_296),
        .\p_i20_int_reg_reg[15]_1 (agg_tmp23_i_i_0_reg_284_pp1_iter6_reg),
        .\p_i21_int_reg_reg[15]_0 (agg_tmp23_i_i_0_reg_284),
        .\p_i22_int_reg_reg[15]_0 (buf2_V_reg_745),
        .p_reg_reg(p_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg_i_1
       (.I0(icmp_ln257_fu_423_p255_in),
        .I1(ap_CS_fsm_state6),
        .I2(boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read),
        .I3(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  CARRY4 icmp_ln133_fu_515_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln133_fu_515_p2,icmp_ln133_fu_515_p2_carry_n_4,icmp_ln133_fu_515_p2_carry_n_5,icmp_ln133_fu_515_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln133_fu_515_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln133_fu_515_p2_carry_i_1_n_3,icmp_ln133_fu_515_p2_carry_i_2_n_3,icmp_ln133_fu_515_p2_carry_i_3_n_3,icmp_ln133_fu_515_p2_carry_i_4_n_3}));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    icmp_ln133_fu_515_p2_carry_i_1
       (.I0(col_V_13_reg_681_reg[10]),
        .I1(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I2(col_V_5_reg_272[10]),
        .I3(\icmp_ln133_reg_686_reg[0]_0 [10]),
        .I4(\col_V_13_reg_681[10]_i_3_n_3 ),
        .I5(\icmp_ln133_reg_686_reg[0]_0 [9]),
        .O(icmp_ln133_fu_515_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln133_fu_515_p2_carry_i_2
       (.I0(\col_V_13_reg_681[10]_i_4_n_3 ),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [7]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [8]),
        .I3(\col_V_13_reg_681[10]_i_7_n_3 ),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [6]),
        .I5(\col_V_13_reg_681[10]_i_6_n_3 ),
        .O(icmp_ln133_fu_515_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln133_fu_515_p2_carry_i_3
       (.I0(icmp_ln133_fu_515_p2_carry_i_5_n_3),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [4]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [5]),
        .I3(icmp_ln133_fu_515_p2_carry_i_6_n_3),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [3]),
        .I5(icmp_ln133_fu_515_p2_carry_i_7_n_3),
        .O(icmp_ln133_fu_515_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln133_fu_515_p2_carry_i_4
       (.I0(icmp_ln133_fu_515_p2_carry_i_8_n_3),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [1]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [2]),
        .I3(icmp_ln133_fu_515_p2_carry_i_9_n_3),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [0]),
        .I5(col_V_13_fu_509_p2[0]),
        .O(icmp_ln133_fu_515_p2_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_5
       (.I0(col_V_13_reg_681_reg[4]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[4]),
        .O(icmp_ln133_fu_515_p2_carry_i_5_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_6
       (.I0(col_V_13_reg_681_reg[5]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[5]),
        .O(icmp_ln133_fu_515_p2_carry_i_6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_7
       (.I0(col_V_13_reg_681_reg[3]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[3]),
        .O(icmp_ln133_fu_515_p2_carry_i_7_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_8
       (.I0(col_V_13_reg_681_reg[1]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[1]),
        .O(icmp_ln133_fu_515_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_9
       (.I0(col_V_13_reg_681_reg[2]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[2]),
        .O(icmp_ln133_fu_515_p2_carry_i_9_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln133_reg_686[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(\icmp_ln133_reg_686[0]_i_1_n_3 ));
  FDRE \icmp_ln133_reg_686_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1_n_3 ),
        .D(icmp_ln133_reg_686),
        .Q(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .Q(icmp_ln133_reg_686_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln133_reg_686_pp1_iter2_reg),
        .Q(icmp_ln133_reg_686_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln133_reg_686_pp1_iter3_reg),
        .Q(icmp_ln133_reg_686_pp1_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln133_reg_686_pp1_iter4_reg),
        .Q(\icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ),
        .Q(\icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1_n_3 ),
        .D(icmp_ln133_fu_515_p2),
        .Q(icmp_ln133_reg_686),
        .R(1'b0));
  CARRY4 icmp_ln241_fu_404_p2_carry
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state2,icmp_ln241_fu_404_p2_carry_n_4,icmp_ln241_fu_404_p2_carry_n_5,icmp_ln241_fu_404_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln241_fu_404_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln241_fu_404_p2_carry_i_1_n_3,icmp_ln241_fu_404_p2_carry_i_2_n_3,icmp_ln241_fu_404_p2_carry_i_3_n_3,icmp_ln241_fu_404_p2_carry_i_4_n_3}));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    icmp_ln241_fu_404_p2_carry_i_1
       (.I0(col_V_12_reg_614_reg[10]),
        .I1(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I2(col_V_reg_236[10]),
        .I3(\icmp_ln133_reg_686_reg[0]_0 [10]),
        .I4(\col_V_12_reg_614[10]_i_3_n_3 ),
        .I5(\icmp_ln133_reg_686_reg[0]_0 [9]),
        .O(icmp_ln241_fu_404_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln241_fu_404_p2_carry_i_2
       (.I0(\col_V_12_reg_614[10]_i_4_n_3 ),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [7]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [8]),
        .I3(\col_V_12_reg_614[10]_i_7_n_3 ),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [6]),
        .I5(\col_V_12_reg_614[10]_i_6_n_3 ),
        .O(icmp_ln241_fu_404_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln241_fu_404_p2_carry_i_3
       (.I0(icmp_ln241_fu_404_p2_carry_i_5_n_3),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [4]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [5]),
        .I3(icmp_ln241_fu_404_p2_carry_i_6_n_3),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [3]),
        .I5(icmp_ln241_fu_404_p2_carry_i_7_n_3),
        .O(icmp_ln241_fu_404_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln241_fu_404_p2_carry_i_4
       (.I0(icmp_ln241_fu_404_p2_carry_i_8_n_3),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [1]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [2]),
        .I3(icmp_ln241_fu_404_p2_carry_i_9_n_3),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [0]),
        .I5(col_V_12_fu_398_p2[0]),
        .O(icmp_ln241_fu_404_p2_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_5
       (.I0(col_V_12_reg_614_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[4]),
        .O(icmp_ln241_fu_404_p2_carry_i_5_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_6
       (.I0(col_V_12_reg_614_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[5]),
        .O(icmp_ln241_fu_404_p2_carry_i_6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_7
       (.I0(col_V_12_reg_614_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[3]),
        .O(icmp_ln241_fu_404_p2_carry_i_7_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_8
       (.I0(col_V_12_reg_614_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[1]),
        .O(icmp_ln241_fu_404_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_9
       (.I0(col_V_12_reg_614_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[2]),
        .O(icmp_ln241_fu_404_p2_carry_i_9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hB8B8B0B8)) 
    \icmp_ln241_reg_619[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(gradx_2_data_empty_n),
        .O(\icmp_ln241_reg_619[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hDDFD8888)) 
    \icmp_ln241_reg_619_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(gradx_2_data_empty_n),
        .I4(icmp_ln241_reg_619_pp0_iter1_reg),
        .O(\icmp_ln241_reg_619_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln241_reg_619_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln241_reg_619_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(icmp_ln241_reg_619_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln241_reg_619_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln241_reg_619[0]_i_1_n_3 ),
        .Q(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .R(1'b0));
  CARRY4 icmp_ln257_fu_423_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln257_fu_423_p255_in,icmp_ln257_fu_423_p2_carry_n_4,icmp_ln257_fu_423_p2_carry_n_5,icmp_ln257_fu_423_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln257_fu_423_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln257_fu_423_p2_carry_i_1_n_3,icmp_ln257_fu_423_p2_carry_i_2_n_3,icmp_ln257_fu_423_p2_carry_i_3_n_3,icmp_ln257_fu_423_p2_carry_i_4_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln257_fu_423_p2_carry_i_1
       (.I0(add_ln257_reg_658[11]),
        .I1(row_V_reg_248[11]),
        .I2(row_V_reg_248[9]),
        .I3(add_ln257_reg_658[9]),
        .I4(row_V_reg_248[10]),
        .I5(add_ln257_reg_658[10]),
        .O(icmp_ln257_fu_423_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln257_fu_423_p2_carry_i_2
       (.I0(row_V_reg_248[6]),
        .I1(add_ln257_reg_658[6]),
        .I2(row_V_reg_248[7]),
        .I3(add_ln257_reg_658[7]),
        .I4(add_ln257_reg_658[8]),
        .I5(row_V_reg_248[8]),
        .O(icmp_ln257_fu_423_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln257_fu_423_p2_carry_i_3
       (.I0(row_V_reg_248[4]),
        .I1(add_ln257_reg_658[4]),
        .I2(row_V_reg_248[3]),
        .I3(add_ln257_reg_658[3]),
        .I4(add_ln257_reg_658[5]),
        .I5(row_V_reg_248[5]),
        .O(icmp_ln257_fu_423_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln257_fu_423_p2_carry_i_4
       (.I0(row_V_reg_248[1]),
        .I1(add_ln257_reg_658[1]),
        .I2(row_V_reg_248[0]),
        .I3(add_ln257_reg_658[0]),
        .I4(add_ln257_reg_658[2]),
        .I5(row_V_reg_248[2]),
        .O(icmp_ln257_fu_423_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln870_4_reg_708[0]_i_1 
       (.I0(\icmp_ln870_4_reg_708_reg_n_3_[0] ),
        .I1(col_V_5_reg_272_pp1_iter2_reg[0]),
        .I2(col_V_5_reg_272_pp1_iter2_reg[7]),
        .I3(col_V_5_reg_272_pp1_iter2_reg[5]),
        .I4(\icmp_ln870_4_reg_708[0]_i_2_n_3 ),
        .I5(icmp_ln870_4_reg_7080),
        .O(\icmp_ln870_4_reg_708[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln870_4_reg_708[0]_i_2 
       (.I0(col_V_5_reg_272_pp1_iter2_reg[3]),
        .I1(col_V_5_reg_272_pp1_iter2_reg[9]),
        .I2(col_V_5_reg_272_pp1_iter2_reg[2]),
        .I3(col_V_5_reg_272_pp1_iter2_reg[10]),
        .I4(\icmp_ln870_4_reg_708[0]_i_4_n_3 ),
        .O(\icmp_ln870_4_reg_708[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln870_4_reg_708[0]_i_3 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln133_reg_686_pp1_iter2_reg),
        .O(icmp_ln870_4_reg_7080));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln870_4_reg_708[0]_i_4 
       (.I0(col_V_5_reg_272_pp1_iter2_reg[8]),
        .I1(col_V_5_reg_272_pp1_iter2_reg[4]),
        .I2(col_V_5_reg_272_pp1_iter2_reg[6]),
        .I3(col_V_5_reg_272_pp1_iter2_reg[1]),
        .O(\icmp_ln870_4_reg_708[0]_i_4_n_3 ));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/boxFilter_0_3_2_1080_1920_1_false_21_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/icmp_ln870_4_reg_708_pp1_iter10_reg_reg " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/boxFilter_0_3_2_1080_1920_1_false_21_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7 " *) 
  SRL16E \icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln870_4_reg_708_reg_n_3_[0] ),
        .Q(\icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7_n_3 ));
  FDRE \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7_n_3 ),
        .Q(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln870_4_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln870_4_reg_708[0]_i_1_n_3 ),
        .Q(\icmp_ln870_4_reg_708_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0232AAAA0000AAAA)) 
    \icmp_ln870_reg_666[0]_i_1 
       (.I0(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I1(\icmp_ln870_reg_666[0]_i_2_n_3 ),
        .I2(\row_ind_V_reg_260_reg_n_3_[0] ),
        .I3(\row_ind_V_reg_260_reg_n_3_[1] ),
        .I4(ap_NS_fsm[4]),
        .I5(\icmp_ln870_reg_666[0]_i_3_n_3 ),
        .O(\icmp_ln870_reg_666[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln870_reg_666[0]_i_2 
       (.I0(\row_ind_V_reg_260_reg_n_3_[8] ),
        .I1(\row_ind_V_reg_260_reg_n_3_[7] ),
        .O(\icmp_ln870_reg_666[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln870_reg_666[0]_i_3 
       (.I0(\row_ind_V_reg_260_reg_n_3_[2] ),
        .I1(\icmp_ln870_reg_666[0]_i_4_n_3 ),
        .I2(\row_ind_V_reg_260_reg_n_3_[4] ),
        .I3(\row_ind_V_reg_260_reg_n_3_[5] ),
        .I4(\row_ind_V_reg_260_reg_n_3_[11] ),
        .I5(\row_ind_V_reg_260_reg_n_3_[10] ),
        .O(\icmp_ln870_reg_666[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln870_reg_666[0]_i_4 
       (.I0(\row_ind_V_reg_260_reg_n_3_[3] ),
        .I1(\row_ind_V_reg_260_reg_n_3_[6] ),
        .I2(\row_ind_V_reg_260_reg_n_3_[12] ),
        .I3(\row_ind_V_reg_260_reg_n_3_[9] ),
        .O(\icmp_ln870_reg_666[0]_i_4_n_3 ));
  FDRE \icmp_ln870_reg_666_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln870_reg_666[0]_i_1_n_3 ),
        .Q(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .Q(img_height_cast2_reg_653[0]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [10]),
        .Q(img_height_cast2_reg_653[10]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .Q(img_height_cast2_reg_653[1]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .Q(img_height_cast2_reg_653[2]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .Q(img_height_cast2_reg_653[3]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [4]),
        .Q(img_height_cast2_reg_653[4]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [5]),
        .Q(img_height_cast2_reg_653[5]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .Q(img_height_cast2_reg_653[6]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .Q(img_height_cast2_reg_653[7]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .Q(img_height_cast2_reg_653[8]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [9]),
        .Q(img_height_cast2_reg_653[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000007FFF7777)) 
    internal_full_n_i_2__31
       (.I0(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state6),
        .I3(icmp_ln257_fu_423_p255_in),
        .I4(internal_full_n_i_5_n_3),
        .I5(internal_full_n_reg),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hAAAA800080008000)) 
    internal_full_n_i_3
       (.I0(Q[1]),
        .I1(\col_V_13_reg_681[8]_i_2_n_3 ),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(cmp_i_i382_i_reg_673),
        .I4(\col_V_12_reg_614[8]_i_2_n_3 ),
        .I5(gradx_2_data_empty_n),
        .O(boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    internal_full_n_i_4__0
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I2(icmp_ln257_fu_423_p255_in),
        .I3(ap_CS_fsm_state6),
        .I4(Q[1]),
        .I5(internal_full_n_reg_0),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_full_n_i_5
       (.I0(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .O(internal_full_n_i_5_n_3));
  LUT6 #(
    .INIT(64'h00DFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__12 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter12_reg_n_3),
        .I3(\ap_CS_fsm_reg[12]_0 ),
        .I4(Q[1]),
        .I5(gradx2g_data_full_n),
        .O(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h5515555555555555)) 
    \mOutPtr[1]_i_3__2 
       (.I0(\col_V_reg_236[10]_i_2_n_3 ),
        .I1(cmp_i_i382_i_reg_673),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(icmp_ln133_reg_686),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(\cmp_i_i382_i_reg_673_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3F3FAAFF0000AA00)) 
    \mid_fu_96[0]_i_1 
       (.I0(\row_ind_V_reg_260_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I3(ap_NS_fsm[4]),
        .I4(\bottom_fu_92[1]_i_2_n_3 ),
        .I5(\mid_fu_96_reg_n_3_[0] ),
        .O(\mid_fu_96[0]_i_1_n_3 ));
  FDRE \mid_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mid_fu_96[0]_i_1_n_3 ),
        .Q(\mid_fu_96_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \reg_391[15]_i_1 
       (.I0(col_V_5_reg_2720),
        .I1(cmp_i_i382_i_reg_673),
        .I2(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(gradx_2_data_empty_n),
        .O(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read));
  FDRE \reg_391_reg[0] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [0]),
        .Q(reg_391[0]),
        .R(1'b0));
  FDRE \reg_391_reg[10] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [10]),
        .Q(reg_391[10]),
        .R(1'b0));
  FDRE \reg_391_reg[11] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [11]),
        .Q(reg_391[11]),
        .R(1'b0));
  FDRE \reg_391_reg[12] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [12]),
        .Q(reg_391[12]),
        .R(1'b0));
  FDRE \reg_391_reg[13] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [13]),
        .Q(reg_391[13]),
        .R(1'b0));
  FDRE \reg_391_reg[14] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [14]),
        .Q(reg_391[14]),
        .R(1'b0));
  FDRE \reg_391_reg[15] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [15]),
        .Q(reg_391[15]),
        .R(1'b0));
  FDRE \reg_391_reg[1] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [1]),
        .Q(reg_391[1]),
        .R(1'b0));
  FDRE \reg_391_reg[2] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [2]),
        .Q(reg_391[2]),
        .R(1'b0));
  FDRE \reg_391_reg[3] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [3]),
        .Q(reg_391[3]),
        .R(1'b0));
  FDRE \reg_391_reg[4] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [4]),
        .Q(reg_391[4]),
        .R(1'b0));
  FDRE \reg_391_reg[5] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [5]),
        .Q(reg_391[5]),
        .R(1'b0));
  FDRE \reg_391_reg[6] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [6]),
        .Q(reg_391[6]),
        .R(1'b0));
  FDRE \reg_391_reg[7] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [7]),
        .Q(reg_391[7]),
        .R(1'b0));
  FDRE \reg_391_reg[8] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [8]),
        .Q(reg_391[8]),
        .R(1'b0));
  FDRE \reg_391_reg[9] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [9]),
        .Q(reg_391[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_9_reg_751[0]_i_1 
       (.I0(row_V_reg_248[0]),
        .O(row_V_9_fu_577_p2[0]));
  FDRE \row_V_9_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[0]),
        .Q(row_V_9_reg_751[0]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[10]),
        .Q(row_V_9_reg_751[10]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[11]),
        .Q(row_V_9_reg_751[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_9_reg_751_reg[11]_i_1 
       (.CI(\row_V_9_reg_751_reg[8]_i_1_n_3 ),
        .CO({\NLW_row_V_9_reg_751_reg[11]_i_1_CO_UNCONNECTED [3:2],\row_V_9_reg_751_reg[11]_i_1_n_5 ,\row_V_9_reg_751_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_V_9_reg_751_reg[11]_i_1_O_UNCONNECTED [3],row_V_9_fu_577_p2[11:9]}),
        .S({1'b0,row_V_reg_248[11:9]}));
  FDRE \row_V_9_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[1]),
        .Q(row_V_9_reg_751[1]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[2]),
        .Q(row_V_9_reg_751[2]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[3]),
        .Q(row_V_9_reg_751[3]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[4]),
        .Q(row_V_9_reg_751[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_9_reg_751_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\row_V_9_reg_751_reg[4]_i_1_n_3 ,\row_V_9_reg_751_reg[4]_i_1_n_4 ,\row_V_9_reg_751_reg[4]_i_1_n_5 ,\row_V_9_reg_751_reg[4]_i_1_n_6 }),
        .CYINIT(row_V_reg_248[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_9_fu_577_p2[4:1]),
        .S(row_V_reg_248[4:1]));
  FDRE \row_V_9_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[5]),
        .Q(row_V_9_reg_751[5]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[6]),
        .Q(row_V_9_reg_751[6]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[7]),
        .Q(row_V_9_reg_751[7]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[8]),
        .Q(row_V_9_reg_751[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_9_reg_751_reg[8]_i_1 
       (.CI(\row_V_9_reg_751_reg[4]_i_1_n_3 ),
        .CO({\row_V_9_reg_751_reg[8]_i_1_n_3 ,\row_V_9_reg_751_reg[8]_i_1_n_4 ,\row_V_9_reg_751_reg[8]_i_1_n_5 ,\row_V_9_reg_751_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_9_fu_577_p2[8:5]),
        .S(row_V_reg_248[8:5]));
  FDRE \row_V_9_reg_751_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[9]),
        .Q(row_V_9_reg_751[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \row_V_reg_248[11]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm_reg[12]_0 ),
        .I2(gradx2g_data_full_n),
        .O(row_V_reg_248_4));
  FDSE \row_V_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[0]),
        .Q(row_V_reg_248[0]),
        .S(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[10] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[10]),
        .Q(row_V_reg_248[10]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[11] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[11]),
        .Q(row_V_reg_248[11]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[1]),
        .Q(row_V_reg_248[1]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[2] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[2]),
        .Q(row_V_reg_248[2]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[3] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[3]),
        .Q(row_V_reg_248[3]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[4] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[4]),
        .Q(row_V_reg_248[4]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[5] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[5]),
        .Q(row_V_reg_248[5]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[6] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[6]),
        .Q(row_V_reg_248[6]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[7] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[7]),
        .Q(row_V_reg_248[7]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[8] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[8]),
        .Q(row_V_reg_248[8]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[9] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[9]),
        .Q(row_V_reg_248[9]),
        .R(row_V_reg_248_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_V_5_fu_583_p2_carry
       (.CI(1'b0),
        .CO({row_ind_V_5_fu_583_p2_carry_n_3,row_ind_V_5_fu_583_p2_carry_n_4,row_ind_V_5_fu_583_p2_carry_n_5,row_ind_V_5_fu_583_p2_carry_n_6}),
        .CYINIT(\row_ind_V_reg_260_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_5_fu_583_p2[4:1]),
        .S({\row_ind_V_reg_260_reg_n_3_[4] ,\row_ind_V_reg_260_reg_n_3_[3] ,\row_ind_V_reg_260_reg_n_3_[2] ,\row_ind_V_reg_260_reg_n_3_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_V_5_fu_583_p2_carry__0
       (.CI(row_ind_V_5_fu_583_p2_carry_n_3),
        .CO({row_ind_V_5_fu_583_p2_carry__0_n_3,row_ind_V_5_fu_583_p2_carry__0_n_4,row_ind_V_5_fu_583_p2_carry__0_n_5,row_ind_V_5_fu_583_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_5_fu_583_p2[8:5]),
        .S({\row_ind_V_reg_260_reg_n_3_[8] ,\row_ind_V_reg_260_reg_n_3_[7] ,\row_ind_V_reg_260_reg_n_3_[6] ,\row_ind_V_reg_260_reg_n_3_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_V_5_fu_583_p2_carry__1
       (.CI(row_ind_V_5_fu_583_p2_carry__0_n_3),
        .CO({NLW_row_ind_V_5_fu_583_p2_carry__1_CO_UNCONNECTED[3],row_ind_V_5_fu_583_p2_carry__1_n_4,row_ind_V_5_fu_583_p2_carry__1_n_5,row_ind_V_5_fu_583_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_5_fu_583_p2[12:9]),
        .S({\row_ind_V_reg_260_reg_n_3_[12] ,\row_ind_V_reg_260_reg_n_3_[11] ,\row_ind_V_reg_260_reg_n_3_[10] ,\row_ind_V_reg_260_reg_n_3_[9] }));
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_V_6_reg_756[0]_i_1 
       (.I0(\row_ind_V_reg_260_reg_n_3_[0] ),
        .O(row_ind_V_5_fu_583_p2[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \row_ind_V_6_reg_756[12]_i_1 
       (.I0(\row_ind_V_6_reg_756[12]_i_2_n_3 ),
        .I1(\row_ind_V_6_reg_756[12]_i_3_n_3 ),
        .I2(row_ind_V_5_fu_583_p2[4]),
        .I3(row_ind_V_5_fu_583_p2[2]),
        .I4(row_ind_V_5_fu_583_p2[8]),
        .I5(row_ind_V_5_fu_583_p2[12]),
        .O(row_ind_V_6_reg_756_5));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \row_ind_V_6_reg_756[12]_i_2 
       (.I0(row_ind_V_5_fu_583_p2[1]),
        .I1(ap_CS_fsm_state21),
        .I2(row_ind_V_5_fu_583_p2[5]),
        .I3(row_ind_V_5_fu_583_p2[6]),
        .I4(\row_ind_V_reg_260_reg_n_3_[0] ),
        .I5(row_ind_V_5_fu_583_p2[10]),
        .O(\row_ind_V_6_reg_756[12]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \row_ind_V_6_reg_756[12]_i_3 
       (.I0(row_ind_V_5_fu_583_p2[11]),
        .I1(row_ind_V_5_fu_583_p2[3]),
        .I2(row_ind_V_5_fu_583_p2[9]),
        .I3(row_ind_V_5_fu_583_p2[7]),
        .O(\row_ind_V_6_reg_756[12]_i_3_n_3 ));
  FDRE \row_ind_V_6_reg_756_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[0]),
        .Q(row_ind_V_6_reg_756[0]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[10]),
        .Q(row_ind_V_6_reg_756[10]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[11]),
        .Q(row_ind_V_6_reg_756[11]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[12]),
        .Q(row_ind_V_6_reg_756[12]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[1]),
        .Q(row_ind_V_6_reg_756[1]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[2]),
        .Q(row_ind_V_6_reg_756[2]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[3]),
        .Q(row_ind_V_6_reg_756[3]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[4]),
        .Q(row_ind_V_6_reg_756[4]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[5]),
        .Q(row_ind_V_6_reg_756[5]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[6]),
        .Q(row_ind_V_6_reg_756[6]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[7]),
        .Q(row_ind_V_6_reg_756[7]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[8]),
        .Q(row_ind_V_6_reg_756[8]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[9]),
        .Q(row_ind_V_6_reg_756[9]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[0]),
        .Q(\row_ind_V_reg_260_reg_n_3_[0] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[10] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[10]),
        .Q(\row_ind_V_reg_260_reg_n_3_[10] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[11] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[11]),
        .Q(\row_ind_V_reg_260_reg_n_3_[11] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[12] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[12]),
        .Q(\row_ind_V_reg_260_reg_n_3_[12] ),
        .R(row_V_reg_248_4));
  FDSE \row_ind_V_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[1]),
        .Q(\row_ind_V_reg_260_reg_n_3_[1] ),
        .S(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[2]),
        .Q(\row_ind_V_reg_260_reg_n_3_[2] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[3]),
        .Q(\row_ind_V_reg_260_reg_n_3_[3] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[4]),
        .Q(\row_ind_V_reg_260_reg_n_3_[4] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[5]),
        .Q(\row_ind_V_reg_260_reg_n_3_[5] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[6]),
        .Q(\row_ind_V_reg_260_reg_n_3_[6] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[7] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[7]),
        .Q(\row_ind_V_reg_260_reg_n_3_[7] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[8] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[8]),
        .Q(\row_ind_V_reg_260_reg_n_3_[8] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[9] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[9]),
        .Q(\row_ind_V_reg_260_reg_n_3_[9] ),
        .R(row_V_reg_248_4));
  LUT6 #(
    .INIT(64'h3F3F55FF00005500)) 
    \top_fu_100[0]_i_1 
       (.I0(\row_ind_V_reg_260_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I3(ap_NS_fsm[4]),
        .I4(\bottom_fu_92[1]_i_2_n_3 ),
        .I5(top_fu_100[0]),
        .O(\top_fu_100[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFF0F88880000)) 
    \top_fu_100[1]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state6),
        .I3(icmp_ln257_fu_423_p255_in),
        .I4(\bottom_fu_92[1]_i_2_n_3 ),
        .I5(top_fu_100[1]),
        .O(\top_fu_100[1]_i_1_n_3 ));
  FDRE \top_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\top_fu_100[0]_i_1_n_3 ),
        .Q(top_fu_100[0]),
        .R(1'b0));
  FDRE \top_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\top_fu_100[1]_i_1_n_3 ),
        .Q(top_fu_100[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln140_reg_677[0]_i_1 
       (.I0(\row_ind_V_reg_260_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(trunc_ln140_reg_677[0]),
        .O(\trunc_ln140_reg_677[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln140_reg_677[1]_i_1 
       (.I0(\row_ind_V_reg_260_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(trunc_ln140_reg_677[1]),
        .O(\trunc_ln140_reg_677[1]_i_1_n_3 ));
  FDRE \trunc_ln140_reg_677_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln140_reg_677[0]_i_1_n_3 ),
        .Q(trunc_ln140_reg_677[0]),
        .R(1'b0));
  FDRE \trunc_ln140_reg_677_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln140_reg_677[1]_i_1_n_3 ),
        .Q(trunc_ln140_reg_677[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00B0)) 
    \zext_ln534_reg_623[10]_i_1 
       (.I0(gradx_2_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .O(zext_ln534_reg_623_reg0));
  FDRE \zext_ln534_reg_623_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[0]),
        .Q(zext_ln534_reg_623_reg[0]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[10] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[10]),
        .Q(zext_ln534_reg_623_reg[10]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[1]),
        .Q(zext_ln534_reg_623_reg[1]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[2]),
        .Q(zext_ln534_reg_623_reg[2]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[3]),
        .Q(zext_ln534_reg_623_reg[3]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[4]),
        .Q(zext_ln534_reg_623_reg[4]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[5]),
        .Q(zext_ln534_reg_623_reg[5]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[6]),
        .Q(zext_ln534_reg_623_reg[6]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[7]),
        .Q(zext_ln534_reg_623_reg[7]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[8] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[8]),
        .Q(zext_ln534_reg_623_reg[8]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[9] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[9]),
        .Q(zext_ln534_reg_623_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_96
   (internal_empty_n_reg,
    mOutPtr110_out,
    E,
    \ap_CS_fsm_reg[12]_0 ,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read,
    \cmp_i_i382_i_reg_673_reg[0]_0 ,
    D,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready,
    \ap_CS_fsm_reg[3]_0 ,
    p_reg_reg,
    ap_clk,
    SS,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start,
    Q,
    internal_full_n_reg,
    grady_2_data_empty_n,
    grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg,
    internal_full_n_reg_0,
    grady2g_data_full_n,
    ap_rst_n,
    \icmp_ln133_reg_686_reg[0]_0 ,
    grady_2_cols_c_empty_n,
    grady_2_rows_c_empty_n,
    boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read,
    \img_height_cast2_reg_653_reg[10]_0 ,
    \row_ind_V_reg_260_reg[0]_0 ,
    \reg_391_reg[15]_0 );
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[12]_0 ;
  output \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  output boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read;
  output \cmp_i_i382_i_reg_673_reg[0]_0 ;
  output [1:0]D;
  output boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready;
  output \ap_CS_fsm_reg[3]_0 ;
  output [13:0]p_reg_reg;
  input ap_clk;
  input [0:0]SS;
  input boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start;
  input [1:0]Q;
  input internal_full_n_reg;
  input grady_2_data_empty_n;
  input grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg;
  input internal_full_n_reg_0;
  input grady2g_data_full_n;
  input ap_rst_n;
  input [10:0]\icmp_ln133_reg_686_reg[0]_0 ;
  input grady_2_cols_c_empty_n;
  input grady_2_rows_c_empty_n;
  input boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read;
  input [10:0]\img_height_cast2_reg_653_reg[10]_0 ;
  input [0:0]\row_ind_V_reg_260_reg[0]_0 ;
  input [15:0]\reg_391_reg[15]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [11:0]add_ln257_fu_417_p2;
  wire [11:0]add_ln257_reg_658;
  wire \add_ln257_reg_658[11]_i_2_n_3 ;
  wire [15:0]agg_tmp12_i_i_0_reg_309;
  wire agg_tmp12_i_i_0_reg_3090;
  wire agg_tmp12_i_i_0_reg_309_2;
  wire [15:0]agg_tmp12_i_i_0_reg_309_pp1_iter6_reg;
  wire [15:0]agg_tmp20_i_i_0_reg_296;
  wire agg_tmp20_i_i_0_reg_2960;
  wire agg_tmp20_i_i_0_reg_296_3;
  wire [15:0]agg_tmp23_i_i_0_reg_284;
  wire [15:0]agg_tmp23_i_i_0_reg_284_pp1_iter6_reg;
  wire [15:0]agg_tmp2_i_i_0_reg_334;
  wire [15:0]agg_tmp2_i_i_0_reg_334_pp1_iter6_reg;
  wire [15:0]agg_tmp78_0_reg_346;
  wire [15:0]agg_tmp9_i_i_0_reg_321;
  wire \ap_CS_fsm[1]_i_3__2_n_3 ;
  wire \ap_CS_fsm[1]_i_4__0_n_3 ;
  wire \ap_CS_fsm[1]_i_5__0_n_3 ;
  wire \ap_CS_fsm[5]_i_2__1_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire [0:0]\ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[10] ;
  wire \ap_CS_fsm_reg_n_3_[11] ;
  wire \ap_CS_fsm_reg_n_3_[7] ;
  wire \ap_CS_fsm_reg_n_3_[8] ;
  wire \ap_CS_fsm_reg_n_3_[9] ;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [12:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__6_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__1_n_3;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter11;
  wire ap_enable_reg_pp1_iter12_i_1__0_n_3;
  wire ap_enable_reg_pp1_iter12_reg_n_3;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8;
  wire ap_enable_reg_pp1_iter9;
  wire ap_rst_n;
  wire [1:0]bottom_fu_92;
  wire \bottom_fu_92[0]_i_1__0_n_3 ;
  wire \bottom_fu_92[1]_i_1__0_n_3 ;
  wire \bottom_fu_92[1]_i_2__0_n_3 ;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read;
  wire [15:0]buf0_V_fu_550_p5;
  wire [15:0]buf0_V_reg_733;
  wire buf0_V_reg_7330;
  wire [15:0]buf1_V_fu_559_p5;
  wire [15:0]buf1_V_reg_739;
  wire [15:0]buf2_V_fu_568_p5;
  wire [15:0]buf2_V_reg_745;
  wire buf_V_0_ce0;
  wire [15:0]buf_V_0_load_reg_712;
  wire buf_V_0_load_reg_7120;
  wire buf_V_1_U_n_19;
  wire [15:0]buf_V_1_load_reg_719;
  wire cmp_i_i382_i_fu_500_p2;
  wire cmp_i_i382_i_fu_500_p2_carry__0_i_1__0_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry__0_i_2__0_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry__0_i_3__0_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry__0_i_4__0_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry__0_n_6;
  wire cmp_i_i382_i_fu_500_p2_carry_i_1__0_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_2__0_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_3__0_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_4__0_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_5__0_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_6__0_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_7__0_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_i_8__0_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_n_3;
  wire cmp_i_i382_i_fu_500_p2_carry_n_4;
  wire cmp_i_i382_i_fu_500_p2_carry_n_5;
  wire cmp_i_i382_i_fu_500_p2_carry_n_6;
  wire cmp_i_i382_i_reg_673;
  wire \cmp_i_i382_i_reg_673[0]_i_1__0_n_3 ;
  wire \cmp_i_i382_i_reg_673_reg[0]_0 ;
  wire [10:0]col_V_12_fu_398_p2;
  wire \col_V_12_reg_614[10]_i_3__0_n_3 ;
  wire \col_V_12_reg_614[10]_i_4__0_n_3 ;
  wire \col_V_12_reg_614[10]_i_5__0_n_3 ;
  wire \col_V_12_reg_614[10]_i_6__0_n_3 ;
  wire \col_V_12_reg_614[10]_i_7__0_n_3 ;
  wire \col_V_12_reg_614[10]_i_8__0_n_3 ;
  wire \col_V_12_reg_614[3]_i_2__0_n_3 ;
  wire \col_V_12_reg_614[4]_i_2__0_n_3 ;
  wire \col_V_12_reg_614[5]_i_2__0_n_3 ;
  wire \col_V_12_reg_614[6]_i_2__0_n_3 ;
  wire \col_V_12_reg_614[8]_i_2__0_n_3 ;
  wire [10:0]col_V_12_reg_614_reg;
  wire [10:0]col_V_13_fu_509_p2;
  wire \col_V_13_reg_681[10]_i_1__0_n_3 ;
  wire \col_V_13_reg_681[10]_i_3__0_n_3 ;
  wire \col_V_13_reg_681[10]_i_4__0_n_3 ;
  wire \col_V_13_reg_681[10]_i_5__0_n_3 ;
  wire \col_V_13_reg_681[10]_i_6__0_n_3 ;
  wire \col_V_13_reg_681[10]_i_7__0_n_3 ;
  wire \col_V_13_reg_681[10]_i_8__0_n_3 ;
  wire \col_V_13_reg_681[3]_i_2__0_n_3 ;
  wire \col_V_13_reg_681[4]_i_2__0_n_3 ;
  wire \col_V_13_reg_681[5]_i_2__0_n_3 ;
  wire \col_V_13_reg_681[6]_i_2__0_n_3 ;
  wire \col_V_13_reg_681[8]_i_2__0_n_3 ;
  wire [10:0]col_V_13_reg_681_reg;
  wire [10:0]col_V_5_reg_272;
  wire col_V_5_reg_2720;
  wire col_V_5_reg_272_1;
  wire [10:0]col_V_5_reg_272_pp1_iter1_reg;
  wire [10:0]col_V_5_reg_272_pp1_iter2_reg;
  wire [10:0]col_V_reg_236;
  wire \col_V_reg_236[10]_i_2__0_n_3 ;
  wire col_V_reg_236_0;
  wire grady2g_data_full_n;
  wire grady_2_cols_c_empty_n;
  wire grady_2_data_empty_n;
  wire grady_2_rows_c_empty_n;
  wire grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg;
  wire grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read;
  wire icmp_ln133_fu_515_p2;
  wire icmp_ln133_fu_515_p2_carry_i_1__0_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_2__0_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_3__0_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_4__0_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_5__0_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_6__0_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_7__0_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_8__0_n_3;
  wire icmp_ln133_fu_515_p2_carry_i_9__0_n_3;
  wire icmp_ln133_fu_515_p2_carry_n_4;
  wire icmp_ln133_fu_515_p2_carry_n_5;
  wire icmp_ln133_fu_515_p2_carry_n_6;
  wire icmp_ln133_reg_686;
  wire \icmp_ln133_reg_686[0]_i_1__0_n_3 ;
  wire \icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ;
  wire icmp_ln133_reg_686_pp1_iter2_reg;
  wire icmp_ln133_reg_686_pp1_iter3_reg;
  wire icmp_ln133_reg_686_pp1_iter4_reg;
  wire \icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ;
  wire \icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ;
  wire [10:0]\icmp_ln133_reg_686_reg[0]_0 ;
  wire icmp_ln241_fu_404_p2_carry_i_1__0_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_2__0_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_3__0_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_4__0_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_5__0_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_6__0_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_7__0_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_8__0_n_3;
  wire icmp_ln241_fu_404_p2_carry_i_9__0_n_3;
  wire icmp_ln241_fu_404_p2_carry_n_4;
  wire icmp_ln241_fu_404_p2_carry_n_5;
  wire icmp_ln241_fu_404_p2_carry_n_6;
  wire \icmp_ln241_reg_619[0]_i_1__0_n_3 ;
  wire icmp_ln241_reg_619_pp0_iter1_reg;
  wire \icmp_ln241_reg_619_pp0_iter1_reg[0]_i_1__0_n_3 ;
  wire \icmp_ln241_reg_619_reg_n_3_[0] ;
  wire icmp_ln257_fu_423_p255_in;
  wire icmp_ln257_fu_423_p2_carry_i_1__0_n_3;
  wire icmp_ln257_fu_423_p2_carry_i_2__0_n_3;
  wire icmp_ln257_fu_423_p2_carry_i_3__0_n_3;
  wire icmp_ln257_fu_423_p2_carry_i_4__0_n_3;
  wire icmp_ln257_fu_423_p2_carry_n_4;
  wire icmp_ln257_fu_423_p2_carry_n_5;
  wire icmp_ln257_fu_423_p2_carry_n_6;
  wire icmp_ln870_4_reg_7080;
  wire \icmp_ln870_4_reg_708[0]_i_1__0_n_3 ;
  wire \icmp_ln870_4_reg_708[0]_i_2__0_n_3 ;
  wire \icmp_ln870_4_reg_708[0]_i_4__0_n_3 ;
  wire \icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7_n_3 ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ;
  wire \icmp_ln870_4_reg_708_reg_n_3_[0] ;
  wire \icmp_ln870_reg_666[0]_i_1__0_n_3 ;
  wire \icmp_ln870_reg_666[0]_i_2__0_n_3 ;
  wire \icmp_ln870_reg_666[0]_i_3__0_n_3 ;
  wire \icmp_ln870_reg_666[0]_i_4__0_n_3 ;
  wire \icmp_ln870_reg_666_reg_n_3_[0] ;
  wire [10:0]img_height_cast2_reg_653;
  wire [10:0]\img_height_cast2_reg_653_reg[10]_0 ;
  wire internal_empty_n_reg;
  wire internal_full_n_i_5__0_n_3;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mid_fu_96[0]_i_1__0_n_3 ;
  wire \mid_fu_96_reg_n_3_[0] ;
  wire p_1_in;
  wire p_40_in;
  wire [13:0]p_reg_reg;
  wire [15:0]reg_391;
  wire [15:0]\reg_391_reg[15]_0 ;
  wire [11:0]row_V_9_fu_577_p2;
  wire [11:0]row_V_9_reg_751;
  wire \row_V_9_reg_751_reg[11]_i_1__0_n_5 ;
  wire \row_V_9_reg_751_reg[11]_i_1__0_n_6 ;
  wire \row_V_9_reg_751_reg[4]_i_1__0_n_3 ;
  wire \row_V_9_reg_751_reg[4]_i_1__0_n_4 ;
  wire \row_V_9_reg_751_reg[4]_i_1__0_n_5 ;
  wire \row_V_9_reg_751_reg[4]_i_1__0_n_6 ;
  wire \row_V_9_reg_751_reg[8]_i_1__0_n_3 ;
  wire \row_V_9_reg_751_reg[8]_i_1__0_n_4 ;
  wire \row_V_9_reg_751_reg[8]_i_1__0_n_5 ;
  wire \row_V_9_reg_751_reg[8]_i_1__0_n_6 ;
  wire [11:0]row_V_reg_248;
  wire row_V_reg_248_4;
  wire [12:0]row_ind_V_5_fu_583_p2;
  wire row_ind_V_5_fu_583_p2_carry__0_n_3;
  wire row_ind_V_5_fu_583_p2_carry__0_n_4;
  wire row_ind_V_5_fu_583_p2_carry__0_n_5;
  wire row_ind_V_5_fu_583_p2_carry__0_n_6;
  wire row_ind_V_5_fu_583_p2_carry__1_n_4;
  wire row_ind_V_5_fu_583_p2_carry__1_n_5;
  wire row_ind_V_5_fu_583_p2_carry__1_n_6;
  wire row_ind_V_5_fu_583_p2_carry_n_3;
  wire row_ind_V_5_fu_583_p2_carry_n_4;
  wire row_ind_V_5_fu_583_p2_carry_n_5;
  wire row_ind_V_5_fu_583_p2_carry_n_6;
  wire [12:0]row_ind_V_6_reg_756;
  wire \row_ind_V_6_reg_756[12]_i_2__0_n_3 ;
  wire \row_ind_V_6_reg_756[12]_i_3__0_n_3 ;
  wire row_ind_V_6_reg_756_5;
  wire [0:0]\row_ind_V_reg_260_reg[0]_0 ;
  wire \row_ind_V_reg_260_reg_n_3_[0] ;
  wire \row_ind_V_reg_260_reg_n_3_[10] ;
  wire \row_ind_V_reg_260_reg_n_3_[11] ;
  wire \row_ind_V_reg_260_reg_n_3_[12] ;
  wire \row_ind_V_reg_260_reg_n_3_[1] ;
  wire \row_ind_V_reg_260_reg_n_3_[2] ;
  wire \row_ind_V_reg_260_reg_n_3_[3] ;
  wire \row_ind_V_reg_260_reg_n_3_[4] ;
  wire \row_ind_V_reg_260_reg_n_3_[5] ;
  wire \row_ind_V_reg_260_reg_n_3_[6] ;
  wire \row_ind_V_reg_260_reg_n_3_[7] ;
  wire \row_ind_V_reg_260_reg_n_3_[8] ;
  wire \row_ind_V_reg_260_reg_n_3_[9] ;
  wire sel;
  wire [1:0]top_fu_100;
  wire \top_fu_100[0]_i_1__0_n_3 ;
  wire \top_fu_100[1]_i_1__0_n_3 ;
  wire [1:0]trunc_ln140_reg_677;
  wire \trunc_ln140_reg_677[0]_i_1__0_n_3 ;
  wire \trunc_ln140_reg_677[1]_i_1__0_n_3 ;
  wire [10:0]zext_ln534_reg_623_reg;
  wire zext_ln534_reg_623_reg0;
  wire [3:0]NLW_cmp_i_i382_i_fu_500_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_cmp_i_i382_i_fu_500_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i382_i_fu_500_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln133_fu_515_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln241_fu_404_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln257_fu_423_p2_carry_O_UNCONNECTED;
  wire [3:2]\NLW_row_V_9_reg_751_reg[11]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_V_9_reg_751_reg[11]_i_1__0_O_UNCONNECTED ;
  wire [3:3]NLW_row_ind_V_5_fu_583_p2_carry__1_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8080888080808080)) 
    \SRL_SIG[0][15]_i_1__11 
       (.I0(grady2g_data_full_n),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[12]_0 ),
        .I3(ap_enable_reg_pp1_iter12_reg_n_3),
        .I4(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ),
        .I5(ap_block_pp1_stage0_subdone),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln257_reg_658[0]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .O(add_ln257_fu_417_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln257_reg_658[10]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I2(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [9]),
        .I5(\img_height_cast2_reg_653_reg[10]_0 [10]),
        .O(add_ln257_fu_417_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln257_reg_658[11]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [10]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I3(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .I5(\img_height_cast2_reg_653_reg[10]_0 [9]),
        .O(add_ln257_fu_417_p2[11]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln257_reg_658[11]_i_2 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [5]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .I5(\img_height_cast2_reg_653_reg[10]_0 [4]),
        .O(\add_ln257_reg_658[11]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln257_reg_658[1]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .O(add_ln257_fu_417_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln257_reg_658[2]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .O(add_ln257_fu_417_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln257_reg_658[3]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .O(add_ln257_fu_417_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln257_reg_658[4]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [4]),
        .O(add_ln257_fu_417_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln257_reg_658[5]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [4]),
        .I5(\img_height_cast2_reg_653_reg[10]_0 [5]),
        .O(add_ln257_fu_417_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln257_reg_658[6]_i_1 
       (.I0(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .O(add_ln257_fu_417_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln257_reg_658[7]_i_1 
       (.I0(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I1(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .O(add_ln257_fu_417_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln257_reg_658[8]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I1(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .O(add_ln257_fu_417_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln257_reg_658[9]_i_1 
       (.I0(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .I1(\add_ln257_reg_658[11]_i_2_n_3 ),
        .I2(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .I3(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .I4(\img_height_cast2_reg_653_reg[10]_0 [9]),
        .O(add_ln257_fu_417_p2[9]));
  FDRE \add_ln257_reg_658_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[0]),
        .Q(add_ln257_reg_658[0]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[10]),
        .Q(add_ln257_reg_658[10]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[11]),
        .Q(add_ln257_reg_658[11]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[1]),
        .Q(add_ln257_reg_658[1]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[2]),
        .Q(add_ln257_reg_658[2]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[3]),
        .Q(add_ln257_reg_658[3]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[4]),
        .Q(add_ln257_reg_658[4]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[5]),
        .Q(add_ln257_reg_658[5]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[6]),
        .Q(add_ln257_reg_658[6]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[7]),
        .Q(add_ln257_reg_658[7]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[8]),
        .Q(add_ln257_reg_658[8]),
        .R(1'b0));
  FDRE \add_ln257_reg_658_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln257_fu_417_p2[9]),
        .Q(add_ln257_reg_658[9]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[0]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[10]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[10]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[11]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[11]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[12]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[12]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[13]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[13]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[14]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[14]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[15]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[15]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[1]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[2]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[3]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[4]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[5]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[6]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[7]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[8]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[8]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_pp1_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp12_i_i_0_reg_309[9]),
        .Q(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[9]),
        .R(1'b0));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[0]),
        .Q(agg_tmp12_i_i_0_reg_309[0]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[10]),
        .Q(agg_tmp12_i_i_0_reg_309[10]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[11]),
        .Q(agg_tmp12_i_i_0_reg_309[11]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[12]),
        .Q(agg_tmp12_i_i_0_reg_309[12]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[13]),
        .Q(agg_tmp12_i_i_0_reg_309[13]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[14]),
        .Q(agg_tmp12_i_i_0_reg_309[14]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[15]),
        .Q(agg_tmp12_i_i_0_reg_309[15]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[1]),
        .Q(agg_tmp12_i_i_0_reg_309[1]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[2]),
        .Q(agg_tmp12_i_i_0_reg_309[2]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[3]),
        .Q(agg_tmp12_i_i_0_reg_309[3]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[4]),
        .Q(agg_tmp12_i_i_0_reg_309[4]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[5]),
        .Q(agg_tmp12_i_i_0_reg_309[5]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[6]),
        .Q(agg_tmp12_i_i_0_reg_309[6]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[7]),
        .Q(agg_tmp12_i_i_0_reg_309[7]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[8]),
        .Q(agg_tmp12_i_i_0_reg_309[8]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp12_i_i_0_reg_309_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf1_V_reg_739[9]),
        .Q(agg_tmp12_i_i_0_reg_309[9]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[0]),
        .Q(agg_tmp20_i_i_0_reg_296[0]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[10]),
        .Q(agg_tmp20_i_i_0_reg_296[10]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[11]),
        .Q(agg_tmp20_i_i_0_reg_296[11]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[12]),
        .Q(agg_tmp20_i_i_0_reg_296[12]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[13]),
        .Q(agg_tmp20_i_i_0_reg_296[13]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[14]),
        .Q(agg_tmp20_i_i_0_reg_296[14]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[15]),
        .Q(agg_tmp20_i_i_0_reg_296[15]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[1]),
        .Q(agg_tmp20_i_i_0_reg_296[1]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[2]),
        .Q(agg_tmp20_i_i_0_reg_296[2]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[3]),
        .Q(agg_tmp20_i_i_0_reg_296[3]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[4]),
        .Q(agg_tmp20_i_i_0_reg_296[4]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[5]),
        .Q(agg_tmp20_i_i_0_reg_296[5]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[6]),
        .Q(agg_tmp20_i_i_0_reg_296[6]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[7]),
        .Q(agg_tmp20_i_i_0_reg_296[7]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[8]),
        .Q(agg_tmp20_i_i_0_reg_296[8]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp20_i_i_0_reg_296_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[9]),
        .Q(agg_tmp20_i_i_0_reg_296[9]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[0]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[10]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[10]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[11]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[11]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[12]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[12]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[13]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[13]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[14]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[14]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[15]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[15]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[1]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[2]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[3]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[4]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[5]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[6]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[7]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[8]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[8]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_pp1_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp23_i_i_0_reg_284[9]),
        .Q(agg_tmp23_i_i_0_reg_284_pp1_iter6_reg[9]),
        .R(1'b0));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[0]),
        .Q(agg_tmp23_i_i_0_reg_284[0]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[10]),
        .Q(agg_tmp23_i_i_0_reg_284[10]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[11]),
        .Q(agg_tmp23_i_i_0_reg_284[11]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[12]),
        .Q(agg_tmp23_i_i_0_reg_284[12]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[13]),
        .Q(agg_tmp23_i_i_0_reg_284[13]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[14]),
        .Q(agg_tmp23_i_i_0_reg_284[14]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[15]),
        .Q(agg_tmp23_i_i_0_reg_284[15]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[1]),
        .Q(agg_tmp23_i_i_0_reg_284[1]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[2]),
        .Q(agg_tmp23_i_i_0_reg_284[2]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[3]),
        .Q(agg_tmp23_i_i_0_reg_284[3]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[4]),
        .Q(agg_tmp23_i_i_0_reg_284[4]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[5]),
        .Q(agg_tmp23_i_i_0_reg_284[5]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[6]),
        .Q(agg_tmp23_i_i_0_reg_284[6]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[7]),
        .Q(agg_tmp23_i_i_0_reg_284[7]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[8]),
        .Q(agg_tmp23_i_i_0_reg_284[8]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp23_i_i_0_reg_284_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf2_V_reg_745[9]),
        .Q(agg_tmp23_i_i_0_reg_284[9]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \agg_tmp2_i_i_0_reg_334[15]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(\icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(ap_block_pp1_stage0_subdone),
        .O(agg_tmp12_i_i_0_reg_309_2));
  LUT3 #(
    .INIT(8'h08)) 
    \agg_tmp2_i_i_0_reg_334[15]_i_2__0 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(\icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ),
        .O(agg_tmp12_i_i_0_reg_3090));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[0]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[0]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[10]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[10]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[11]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[11]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[12]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[12]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[13]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[13]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[14]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[14]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[15]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[15]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[1]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[1]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[2]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[2]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[3]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[3]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[4]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[4]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[5]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[5]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[6]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[6]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[7]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[7]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[8]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[8]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_pp1_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(agg_tmp2_i_i_0_reg_334[9]),
        .Q(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[9]),
        .R(1'b0));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[0]),
        .Q(agg_tmp2_i_i_0_reg_334[0]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[10]),
        .Q(agg_tmp2_i_i_0_reg_334[10]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[11]),
        .Q(agg_tmp2_i_i_0_reg_334[11]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[12]),
        .Q(agg_tmp2_i_i_0_reg_334[12]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[13]),
        .Q(agg_tmp2_i_i_0_reg_334[13]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[14]),
        .Q(agg_tmp2_i_i_0_reg_334[14]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[15]),
        .Q(agg_tmp2_i_i_0_reg_334[15]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[1]),
        .Q(agg_tmp2_i_i_0_reg_334[1]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[2]),
        .Q(agg_tmp2_i_i_0_reg_334[2]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[3]),
        .Q(agg_tmp2_i_i_0_reg_334[3]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[4]),
        .Q(agg_tmp2_i_i_0_reg_334[4]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[5]),
        .Q(agg_tmp2_i_i_0_reg_334[5]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[6]),
        .Q(agg_tmp2_i_i_0_reg_334[6]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[7]),
        .Q(agg_tmp2_i_i_0_reg_334[7]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[8]),
        .Q(agg_tmp2_i_i_0_reg_334[8]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  FDRE \agg_tmp2_i_i_0_reg_334_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp12_i_i_0_reg_3090),
        .D(buf0_V_reg_733[9]),
        .Q(agg_tmp2_i_i_0_reg_334[9]),
        .R(agg_tmp12_i_i_0_reg_309_2));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \agg_tmp78_0_reg_346[15]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(\icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter7),
        .I3(ap_block_pp1_stage0_subdone),
        .O(agg_tmp20_i_i_0_reg_296_3));
  LUT3 #(
    .INIT(8'h08)) 
    \agg_tmp78_0_reg_346[15]_i_2__0 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter7),
        .I2(\icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ),
        .O(agg_tmp20_i_i_0_reg_2960));
  FDRE \agg_tmp78_0_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[0]),
        .Q(agg_tmp78_0_reg_346[0]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[10]),
        .Q(agg_tmp78_0_reg_346[10]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[11]),
        .Q(agg_tmp78_0_reg_346[11]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[12]),
        .Q(agg_tmp78_0_reg_346[12]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[13]),
        .Q(agg_tmp78_0_reg_346[13]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[14]),
        .Q(agg_tmp78_0_reg_346[14]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[15]),
        .Q(agg_tmp78_0_reg_346[15]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[1]),
        .Q(agg_tmp78_0_reg_346[1]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[2]),
        .Q(agg_tmp78_0_reg_346[2]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[3]),
        .Q(agg_tmp78_0_reg_346[3]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[4]),
        .Q(agg_tmp78_0_reg_346[4]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[5]),
        .Q(agg_tmp78_0_reg_346[5]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[6]),
        .Q(agg_tmp78_0_reg_346[6]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[7]),
        .Q(agg_tmp78_0_reg_346[7]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[8]),
        .Q(agg_tmp78_0_reg_346[8]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp78_0_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp2_i_i_0_reg_334_pp1_iter6_reg[9]),
        .Q(agg_tmp78_0_reg_346[9]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[0]),
        .Q(agg_tmp9_i_i_0_reg_321[0]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[10] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[10]),
        .Q(agg_tmp9_i_i_0_reg_321[10]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[11] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[11]),
        .Q(agg_tmp9_i_i_0_reg_321[11]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[12] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[12]),
        .Q(agg_tmp9_i_i_0_reg_321[12]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[13] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[13]),
        .Q(agg_tmp9_i_i_0_reg_321[13]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[14] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[14]),
        .Q(agg_tmp9_i_i_0_reg_321[14]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[15] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[15]),
        .Q(agg_tmp9_i_i_0_reg_321[15]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[1]),
        .Q(agg_tmp9_i_i_0_reg_321[1]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[2] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[2]),
        .Q(agg_tmp9_i_i_0_reg_321[2]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[3] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[3]),
        .Q(agg_tmp9_i_i_0_reg_321[3]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[4] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[4]),
        .Q(agg_tmp9_i_i_0_reg_321[4]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[5] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[5]),
        .Q(agg_tmp9_i_i_0_reg_321[5]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[6] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[6]),
        .Q(agg_tmp9_i_i_0_reg_321[6]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[7] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[7]),
        .Q(agg_tmp9_i_i_0_reg_321[7]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[8] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[8]),
        .Q(agg_tmp9_i_i_0_reg_321[8]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  FDRE \agg_tmp9_i_i_0_reg_321_reg[9] 
       (.C(ap_clk),
        .CE(agg_tmp20_i_i_0_reg_2960),
        .D(agg_tmp12_i_i_0_reg_309_pp1_iter6_reg[9]),
        .Q(agg_tmp9_i_i_0_reg_321[9]),
        .R(agg_tmp20_i_i_0_reg_296_3));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0F88)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln257_fu_423_p255_in),
        .I2(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h7F7FFF00)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(grady_2_rows_c_empty_n),
        .I1(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .I2(grady_2_cols_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready),
        .I4(Q[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[12]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_3_[11] ),
        .I1(grady2g_data_full_n),
        .I2(\ap_CS_fsm_reg[12]_0 ),
        .O(ap_NS_fsm[12]));
  LUT6 #(
    .INIT(64'hBABABABBBABBBABB)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(ap_NS_fsm1),
        .I1(\ap_CS_fsm[1]_i_3__2_n_3 ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hB1111111)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(Q[0]),
        .I1(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready),
        .I2(grady_2_cols_c_empty_n),
        .I3(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .I4(grady_2_rows_c_empty_n),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_2__6 
       (.I0(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h80AA8080)) 
    \ap_CS_fsm[1]_i_2__7 
       (.I0(Q[1]),
        .I1(ap_CS_fsm_state6),
        .I2(icmp_ln257_fu_423_p255_in),
        .I3(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .O(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3__2 
       (.I0(\ap_CS_fsm_reg_n_3_[7] ),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(ap_CS_fsm_state6),
        .I4(\ap_CS_fsm[1]_i_4__0_n_3 ),
        .I5(\ap_CS_fsm[1]_i_5__0_n_3 ),
        .O(\ap_CS_fsm[1]_i_3__2_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_4__0 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm_reg_n_3_[9] ),
        .I3(ap_CS_fsm_state21),
        .O(\ap_CS_fsm[1]_i_4__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_5__0 
       (.I0(\ap_CS_fsm_reg_n_3_[10] ),
        .I1(ap_CS_fsm_state5),
        .I2(\ap_CS_fsm_reg_n_3_[11] ),
        .I3(\ap_CS_fsm_reg[12]_0 ),
        .O(\ap_CS_fsm[1]_i_5__0_n_3 ));
  LUT5 #(
    .INIT(32'h0000AA80)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm_reg[12]_0 ),
        .I2(grady2g_data_full_n),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln257_fu_423_p255_in),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[5]_i_2__1_n_3 ),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_state7),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hBBBBB0BB)) 
    \ap_CS_fsm[5]_i_2__1 
       (.I0(ap_enable_reg_pp1_iter11),
        .I1(ap_enable_reg_pp1_iter12_reg_n_3),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(ap_enable_reg_pp1_iter4),
        .O(\ap_CS_fsm[5]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'h00200020AAAA0020)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(\icmp_ln133_reg_686[0]_i_1__0_n_3 ),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(ap_enable_reg_pp1_iter12_reg_n_3),
        .I5(ap_enable_reg_pp1_iter11),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[9] ),
        .Q(\ap_CS_fsm_reg_n_3_[10] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[10] ),
        .Q(\ap_CS_fsm_reg_n_3_[11] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(\ap_CS_fsm_reg[12]_0 ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state21),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(\ap_CS_fsm_reg_n_3_[7] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[7] ),
        .Q(\ap_CS_fsm_reg_n_3_[8] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_3_[8] ),
        .Q(\ap_CS_fsm_reg_n_3_[9] ),
        .R(SS));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1__6
       (.I0(p_40_in),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    ap_enable_reg_pp0_iter0_i_2__2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(grady_2_data_empty_n),
        .O(p_40_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__6_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5575003000000000)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(grady_2_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(buf_V_1_U_n_19),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp1_iter0_i_1__1
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln133_fu_515_p2),
        .I3(ap_CS_fsm_state7),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__1_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter9),
        .Q(ap_enable_reg_pp1_iter10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter10),
        .Q(ap_enable_reg_pp1_iter11),
        .R(SS));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp1_iter12_i_1__0
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp1_iter11),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_enable_reg_pp1_iter12_reg_n_3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter12_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter12_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter12_i_1__0_n_3),
        .Q(ap_enable_reg_pp1_iter12_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter6_i_1__1
       (.I0(ap_enable_reg_pp1_iter4),
        .I1(ap_enable_reg_pp1_iter5),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_1_in),
        .Q(ap_enable_reg_pp1_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter6),
        .Q(ap_enable_reg_pp1_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter7),
        .Q(ap_enable_reg_pp1_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter8),
        .Q(ap_enable_reg_pp1_iter9),
        .R(SS));
  LUT6 #(
    .INIT(64'hEAEAEAEAAAAA00AA)) 
    \bottom_fu_92[0]_i_1__0 
       (.I0(bottom_fu_92[0]),
        .I1(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state6),
        .I4(icmp_ln257_fu_423_p255_in),
        .I5(\bottom_fu_92[1]_i_2__0_n_3 ),
        .O(\bottom_fu_92[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h70FF70F0700070F0)) 
    \bottom_fu_92[1]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I2(bottom_fu_92[1]),
        .I3(\bottom_fu_92[1]_i_2__0_n_3 ),
        .I4(ap_NS_fsm[4]),
        .I5(\row_ind_V_reg_260_reg_n_3_[1] ),
        .O(\bottom_fu_92[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \bottom_fu_92[1]_i_2__0 
       (.I0(\icmp_ln870_reg_666[0]_i_3__0_n_3 ),
        .I1(\row_ind_V_reg_260_reg_n_3_[8] ),
        .I2(\row_ind_V_reg_260_reg_n_3_[7] ),
        .I3(\row_ind_V_reg_260_reg_n_3_[0] ),
        .O(\bottom_fu_92[1]_i_2__0_n_3 ));
  FDRE \bottom_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bottom_fu_92[0]_i_1__0_n_3 ),
        .Q(bottom_fu_92[0]),
        .R(1'b0));
  FDRE \bottom_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bottom_fu_92[1]_i_1__0_n_3 ),
        .Q(bottom_fu_92[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \buf0_V_reg_733[15]_i_1__0 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(icmp_ln133_reg_686_pp1_iter4_reg),
        .O(buf0_V_reg_7330));
  FDRE \buf0_V_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[0]),
        .Q(buf0_V_reg_733[0]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[10] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[10]),
        .Q(buf0_V_reg_733[10]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[11] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[11]),
        .Q(buf0_V_reg_733[11]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[12] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[12]),
        .Q(buf0_V_reg_733[12]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[13] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[13]),
        .Q(buf0_V_reg_733[13]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[14] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[14]),
        .Q(buf0_V_reg_733[14]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[15] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[15]),
        .Q(buf0_V_reg_733[15]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[1]),
        .Q(buf0_V_reg_733[1]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[2]),
        .Q(buf0_V_reg_733[2]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[3]),
        .Q(buf0_V_reg_733[3]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[4]),
        .Q(buf0_V_reg_733[4]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[5]),
        .Q(buf0_V_reg_733[5]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[6]),
        .Q(buf0_V_reg_733[6]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[7]),
        .Q(buf0_V_reg_733[7]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[8] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[8]),
        .Q(buf0_V_reg_733[8]),
        .R(1'b0));
  FDRE \buf0_V_reg_733_reg[9] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf0_V_fu_550_p5[9]),
        .Q(buf0_V_reg_733[9]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[0]),
        .Q(buf1_V_reg_739[0]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[10] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[10]),
        .Q(buf1_V_reg_739[10]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[11] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[11]),
        .Q(buf1_V_reg_739[11]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[12] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[12]),
        .Q(buf1_V_reg_739[12]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[13] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[13]),
        .Q(buf1_V_reg_739[13]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[14] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[14]),
        .Q(buf1_V_reg_739[14]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[15] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[15]),
        .Q(buf1_V_reg_739[15]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[1]),
        .Q(buf1_V_reg_739[1]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[2]),
        .Q(buf1_V_reg_739[2]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[3]),
        .Q(buf1_V_reg_739[3]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[4]),
        .Q(buf1_V_reg_739[4]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[5]),
        .Q(buf1_V_reg_739[5]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[6]),
        .Q(buf1_V_reg_739[6]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[7]),
        .Q(buf1_V_reg_739[7]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[8] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[8]),
        .Q(buf1_V_reg_739[8]),
        .R(1'b0));
  FDRE \buf1_V_reg_739_reg[9] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf1_V_fu_559_p5[9]),
        .Q(buf1_V_reg_739[9]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[0] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[0]),
        .Q(buf2_V_reg_745[0]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[10] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[10]),
        .Q(buf2_V_reg_745[10]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[11] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[11]),
        .Q(buf2_V_reg_745[11]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[12] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[12]),
        .Q(buf2_V_reg_745[12]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[13] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[13]),
        .Q(buf2_V_reg_745[13]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[14] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[14]),
        .Q(buf2_V_reg_745[14]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[15] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[15]),
        .Q(buf2_V_reg_745[15]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[1] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[1]),
        .Q(buf2_V_reg_745[1]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[2] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[2]),
        .Q(buf2_V_reg_745[2]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[3] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[3]),
        .Q(buf2_V_reg_745[3]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[4] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[4]),
        .Q(buf2_V_reg_745[4]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[5] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[5]),
        .Q(buf2_V_reg_745[5]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[6] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[6]),
        .Q(buf2_V_reg_745[6]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[7] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[7]),
        .Q(buf2_V_reg_745[7]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[8] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[8]),
        .Q(buf2_V_reg_745[8]),
        .R(1'b0));
  FDRE \buf2_V_reg_745_reg[9] 
       (.C(ap_clk),
        .CE(buf0_V_reg_7330),
        .D(buf2_V_fu_568_p5[9]),
        .Q(buf2_V_reg_745[9]),
        .R(1'b0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_97 buf_V_0_U
       (.DOBDO(buf_V_0_load_reg_712),
        .Q(col_V_5_reg_272_pp1_iter2_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .bottom_fu_92(bottom_fu_92),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .grady_2_data_empty_n(grady_2_data_empty_n),
        .ram_reg(ap_CS_fsm_pp0_stage0),
        .ram_reg_0(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .ram_reg_1(ap_enable_reg_pp0_iter1_reg_n_3),
        .ram_reg_2(col_V_reg_236),
        .ram_reg_3(col_V_5_reg_272_pp1_iter1_reg),
        .ram_reg_4(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .ram_reg_5(reg_391),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_98 buf_V_1_U
       (.DOBDO(buf_V_1_load_reg_719),
        .Q(col_V_5_reg_272_pp1_iter2_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .bottom_fu_92(bottom_fu_92),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .grady_2_data_empty_n(grady_2_data_empty_n),
        .icmp_ln241_reg_619_pp0_iter1_reg(icmp_ln241_reg_619_pp0_iter1_reg),
        .internal_empty_n_reg(buf_V_1_U_n_19),
        .ram_reg(ap_enable_reg_pp0_iter1_reg_n_3),
        .ram_reg_0(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .ram_reg_1(ap_enable_reg_pp0_iter2_reg_n_3),
        .ram_reg_2(reg_391),
        .ram_reg_3(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .ram_reg_4(col_V_5_reg_272_pp1_iter1_reg),
        .ram_reg_5(zext_ln534_reg_623_reg),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_99 buf_V_2_U
       (.D(buf0_V_fu_550_p5),
        .DOBDO(buf_V_1_load_reg_719),
        .Q(col_V_5_reg_272_pp1_iter1_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .bottom_fu_92(bottom_fu_92),
        .\buf1_V_reg_739_reg[0] (\mid_fu_96_reg_n_3_[0] ),
        .\buf1_V_reg_739_reg[15] (buf_V_0_load_reg_712),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .grady2g_data_full_n(grady2g_data_full_n),
        .grady_2_data_empty_n(grady_2_data_empty_n),
        .icmp_ln133_reg_686(icmp_ln133_reg_686),
        .icmp_ln133_reg_686_pp1_iter3_reg(icmp_ln133_reg_686_pp1_iter3_reg),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] (\icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 (ap_enable_reg_pp1_iter12_reg_n_3),
        .ram_reg(buf2_V_fu_568_p5),
        .ram_reg_0(buf1_V_fu_559_p5),
        .ram_reg_1(col_V_5_reg_272_pp1_iter2_reg),
        .ram_reg_2(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .ram_reg_3(reg_391),
        .top_fu_100(top_fu_100),
        .trunc_ln140_reg_677(trunc_ln140_reg_677[1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i382_i_fu_500_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i382_i_fu_500_p2_carry_n_3,cmp_i_i382_i_fu_500_p2_carry_n_4,cmp_i_i382_i_fu_500_p2_carry_n_5,cmp_i_i382_i_fu_500_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i382_i_fu_500_p2_carry_i_1__0_n_3,cmp_i_i382_i_fu_500_p2_carry_i_2__0_n_3,cmp_i_i382_i_fu_500_p2_carry_i_3__0_n_3,cmp_i_i382_i_fu_500_p2_carry_i_4__0_n_3}),
        .O(NLW_cmp_i_i382_i_fu_500_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i382_i_fu_500_p2_carry_i_5__0_n_3,cmp_i_i382_i_fu_500_p2_carry_i_6__0_n_3,cmp_i_i382_i_fu_500_p2_carry_i_7__0_n_3,cmp_i_i382_i_fu_500_p2_carry_i_8__0_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i382_i_fu_500_p2_carry__0
       (.CI(cmp_i_i382_i_fu_500_p2_carry_n_3),
        .CO({NLW_cmp_i_i382_i_fu_500_p2_carry__0_CO_UNCONNECTED[3:2],cmp_i_i382_i_fu_500_p2,cmp_i_i382_i_fu_500_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmp_i_i382_i_fu_500_p2_carry__0_i_1__0_n_3,cmp_i_i382_i_fu_500_p2_carry__0_i_2__0_n_3}),
        .O(NLW_cmp_i_i382_i_fu_500_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,cmp_i_i382_i_fu_500_p2_carry__0_i_3__0_n_3,cmp_i_i382_i_fu_500_p2_carry__0_i_4__0_n_3}));
  LUT3 #(
    .INIT(8'h04)) 
    cmp_i_i382_i_fu_500_p2_carry__0_i_1__0
       (.I0(row_V_reg_248[11]),
        .I1(img_height_cast2_reg_653[10]),
        .I2(row_V_reg_248[10]),
        .O(cmp_i_i382_i_fu_500_p2_carry__0_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry__0_i_2__0
       (.I0(img_height_cast2_reg_653[9]),
        .I1(row_V_reg_248[9]),
        .I2(img_height_cast2_reg_653[8]),
        .I3(row_V_reg_248[8]),
        .O(cmp_i_i382_i_fu_500_p2_carry__0_i_2__0_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    cmp_i_i382_i_fu_500_p2_carry__0_i_3__0
       (.I0(row_V_reg_248[11]),
        .I1(row_V_reg_248[10]),
        .I2(img_height_cast2_reg_653[10]),
        .O(cmp_i_i382_i_fu_500_p2_carry__0_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry__0_i_4__0
       (.I0(row_V_reg_248[9]),
        .I1(img_height_cast2_reg_653[9]),
        .I2(row_V_reg_248[8]),
        .I3(img_height_cast2_reg_653[8]),
        .O(cmp_i_i382_i_fu_500_p2_carry__0_i_4__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry_i_1__0
       (.I0(img_height_cast2_reg_653[7]),
        .I1(row_V_reg_248[7]),
        .I2(img_height_cast2_reg_653[6]),
        .I3(row_V_reg_248[6]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry_i_2__0
       (.I0(img_height_cast2_reg_653[5]),
        .I1(row_V_reg_248[5]),
        .I2(img_height_cast2_reg_653[4]),
        .I3(row_V_reg_248[4]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_2__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry_i_3__0
       (.I0(img_height_cast2_reg_653[3]),
        .I1(row_V_reg_248[3]),
        .I2(img_height_cast2_reg_653[2]),
        .I3(row_V_reg_248[2]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_3__0_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp_i_i382_i_fu_500_p2_carry_i_4__0
       (.I0(img_height_cast2_reg_653[1]),
        .I1(row_V_reg_248[1]),
        .I2(img_height_cast2_reg_653[0]),
        .I3(row_V_reg_248[0]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_4__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry_i_5__0
       (.I0(row_V_reg_248[7]),
        .I1(img_height_cast2_reg_653[7]),
        .I2(row_V_reg_248[6]),
        .I3(img_height_cast2_reg_653[6]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_5__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry_i_6__0
       (.I0(row_V_reg_248[5]),
        .I1(img_height_cast2_reg_653[5]),
        .I2(row_V_reg_248[4]),
        .I3(img_height_cast2_reg_653[4]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_6__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry_i_7__0
       (.I0(row_V_reg_248[3]),
        .I1(img_height_cast2_reg_653[3]),
        .I2(row_V_reg_248[2]),
        .I3(img_height_cast2_reg_653[2]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_7__0_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i382_i_fu_500_p2_carry_i_8__0
       (.I0(row_V_reg_248[1]),
        .I1(img_height_cast2_reg_653[1]),
        .I2(row_V_reg_248[0]),
        .I3(img_height_cast2_reg_653[0]),
        .O(cmp_i_i382_i_fu_500_p2_carry_i_8__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cmp_i_i382_i_reg_673[0]_i_1__0 
       (.I0(cmp_i_i382_i_fu_500_p2),
        .I1(ap_CS_fsm_state7),
        .I2(cmp_i_i382_i_reg_673),
        .O(\cmp_i_i382_i_reg_673[0]_i_1__0_n_3 ));
  FDRE \cmp_i_i382_i_reg_673_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i_i382_i_reg_673[0]_i_1__0_n_3 ),
        .Q(cmp_i_i382_i_reg_673),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[0]_i_1__0 
       (.I0(col_V_12_reg_614_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[0]),
        .O(col_V_12_fu_398_p2[0]));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \col_V_12_reg_614[10]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(grady_2_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(sel));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \col_V_12_reg_614[10]_i_2__0 
       (.I0(\col_V_12_reg_614[10]_i_3__0_n_3 ),
        .I1(\col_V_12_reg_614[10]_i_4__0_n_3 ),
        .I2(\col_V_12_reg_614[10]_i_5__0_n_3 ),
        .I3(\col_V_12_reg_614[10]_i_6__0_n_3 ),
        .I4(\col_V_12_reg_614[10]_i_7__0_n_3 ),
        .I5(\col_V_12_reg_614[10]_i_8__0_n_3 ),
        .O(col_V_12_fu_398_p2[10]));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_3__0 
       (.I0(col_V_12_reg_614_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[9]),
        .O(\col_V_12_reg_614[10]_i_3__0_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_4__0 
       (.I0(col_V_12_reg_614_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[7]),
        .O(\col_V_12_reg_614[10]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFFFEF)) 
    \col_V_12_reg_614[10]_i_5__0 
       (.I0(icmp_ln241_fu_404_p2_carry_i_5__0_n_3),
        .I1(\col_V_12_reg_614[4]_i_2__0_n_3 ),
        .I2(col_V_reg_236[3]),
        .I3(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I4(col_V_12_reg_614_reg[3]),
        .I5(icmp_ln241_fu_404_p2_carry_i_6__0_n_3),
        .O(\col_V_12_reg_614[10]_i_5__0_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_6__0 
       (.I0(col_V_12_reg_614_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[6]),
        .O(\col_V_12_reg_614[10]_i_6__0_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_7__0 
       (.I0(col_V_12_reg_614_reg[8]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[8]),
        .O(\col_V_12_reg_614[10]_i_7__0_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_12_reg_614[10]_i_8__0 
       (.I0(col_V_12_reg_614_reg[10]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[10]),
        .O(\col_V_12_reg_614[10]_i_8__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_V_12_reg_614[1]_i_1__0 
       (.I0(col_V_reg_236[0]),
        .I1(col_V_12_reg_614_reg[0]),
        .I2(col_V_reg_236[1]),
        .I3(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I4(col_V_12_reg_614_reg[1]),
        .O(col_V_12_fu_398_p2[1]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[2]_i_1__0 
       (.I0(col_V_12_reg_614_reg[1]),
        .I1(col_V_reg_236[1]),
        .I2(col_V_12_fu_398_p2[0]),
        .I3(col_V_reg_236[2]),
        .I4(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I5(col_V_12_reg_614_reg[2]),
        .O(col_V_12_fu_398_p2[2]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[3]_i_1__0 
       (.I0(col_V_12_reg_614_reg[2]),
        .I1(col_V_reg_236[2]),
        .I2(\col_V_12_reg_614[3]_i_2__0_n_3 ),
        .I3(col_V_reg_236[3]),
        .I4(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I5(col_V_12_reg_614_reg[3]),
        .O(col_V_12_fu_398_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \col_V_12_reg_614[3]_i_2__0 
       (.I0(col_V_reg_236[0]),
        .I1(col_V_12_reg_614_reg[0]),
        .I2(col_V_reg_236[1]),
        .I3(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I4(col_V_12_reg_614_reg[1]),
        .O(\col_V_12_reg_614[3]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[4]_i_1__0 
       (.I0(col_V_12_reg_614_reg[3]),
        .I1(col_V_reg_236[3]),
        .I2(\col_V_12_reg_614[4]_i_2__0_n_3 ),
        .I3(col_V_reg_236[4]),
        .I4(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I5(col_V_12_reg_614_reg[4]),
        .O(col_V_12_fu_398_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_12_reg_614[4]_i_2__0 
       (.I0(col_V_12_reg_614_reg[1]),
        .I1(col_V_reg_236[1]),
        .I2(col_V_12_fu_398_p2[0]),
        .I3(col_V_reg_236[2]),
        .I4(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I5(col_V_12_reg_614_reg[2]),
        .O(\col_V_12_reg_614[4]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[5]_i_1__0 
       (.I0(col_V_12_reg_614_reg[4]),
        .I1(col_V_reg_236[4]),
        .I2(\col_V_12_reg_614[5]_i_2__0_n_3 ),
        .I3(col_V_reg_236[5]),
        .I4(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I5(col_V_12_reg_614_reg[5]),
        .O(col_V_12_fu_398_p2[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_12_reg_614[5]_i_2__0 
       (.I0(col_V_12_reg_614_reg[2]),
        .I1(col_V_reg_236[2]),
        .I2(\col_V_12_reg_614[3]_i_2__0_n_3 ),
        .I3(col_V_reg_236[3]),
        .I4(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I5(col_V_12_reg_614_reg[3]),
        .O(\col_V_12_reg_614[5]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[6]_i_1__0 
       (.I0(col_V_12_reg_614_reg[5]),
        .I1(col_V_reg_236[5]),
        .I2(\col_V_12_reg_614[6]_i_2__0_n_3 ),
        .I3(col_V_reg_236[6]),
        .I4(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I5(col_V_12_reg_614_reg[6]),
        .O(col_V_12_fu_398_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_12_reg_614[6]_i_2__0 
       (.I0(col_V_12_reg_614_reg[3]),
        .I1(col_V_reg_236[3]),
        .I2(\col_V_12_reg_614[4]_i_2__0_n_3 ),
        .I3(col_V_reg_236[4]),
        .I4(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I5(col_V_12_reg_614_reg[4]),
        .O(\col_V_12_reg_614[6]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_12_reg_614[7]_i_1__0 
       (.I0(col_V_12_reg_614_reg[6]),
        .I1(col_V_reg_236[6]),
        .I2(\col_V_12_reg_614[10]_i_5__0_n_3 ),
        .I3(col_V_reg_236[7]),
        .I4(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I5(col_V_12_reg_614_reg[7]),
        .O(col_V_12_fu_398_p2[7]));
  LUT6 #(
    .INIT(64'h11100010EEEFFFEF)) 
    \col_V_12_reg_614[8]_i_1__0 
       (.I0(\col_V_12_reg_614[10]_i_4__0_n_3 ),
        .I1(\col_V_12_reg_614[10]_i_5__0_n_3 ),
        .I2(col_V_reg_236[6]),
        .I3(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I4(col_V_12_reg_614_reg[6]),
        .I5(\col_V_12_reg_614[10]_i_7__0_n_3 ),
        .O(col_V_12_fu_398_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \col_V_12_reg_614[8]_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .O(\col_V_12_reg_614[8]_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \col_V_12_reg_614[9]_i_1__0 
       (.I0(\col_V_12_reg_614[10]_i_7__0_n_3 ),
        .I1(\col_V_12_reg_614[10]_i_6__0_n_3 ),
        .I2(\col_V_12_reg_614[10]_i_5__0_n_3 ),
        .I3(\col_V_12_reg_614[10]_i_4__0_n_3 ),
        .I4(\col_V_12_reg_614[10]_i_3__0_n_3 ),
        .O(col_V_12_fu_398_p2[9]));
  FDRE \col_V_12_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[0]),
        .Q(col_V_12_reg_614_reg[0]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[10]),
        .Q(col_V_12_reg_614_reg[10]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[1]),
        .Q(col_V_12_reg_614_reg[1]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[2]),
        .Q(col_V_12_reg_614_reg[2]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[3]),
        .Q(col_V_12_reg_614_reg[3]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[4]),
        .Q(col_V_12_reg_614_reg[4]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[5]),
        .Q(col_V_12_reg_614_reg[5]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[6]),
        .Q(col_V_12_reg_614_reg[6]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[7]),
        .Q(col_V_12_reg_614_reg[7]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[8]),
        .Q(col_V_12_reg_614_reg[8]),
        .R(1'b0));
  FDRE \col_V_12_reg_614_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(col_V_12_fu_398_p2[9]),
        .Q(col_V_12_reg_614_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[0]_i_1__0 
       (.I0(col_V_13_reg_681_reg[0]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[0]),
        .O(col_V_13_fu_509_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \col_V_13_reg_681[10]_i_1__0 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .O(\col_V_13_reg_681[10]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \col_V_13_reg_681[10]_i_2__0 
       (.I0(\col_V_13_reg_681[10]_i_3__0_n_3 ),
        .I1(\col_V_13_reg_681[10]_i_4__0_n_3 ),
        .I2(\col_V_13_reg_681[10]_i_5__0_n_3 ),
        .I3(\col_V_13_reg_681[10]_i_6__0_n_3 ),
        .I4(\col_V_13_reg_681[10]_i_7__0_n_3 ),
        .I5(\col_V_13_reg_681[10]_i_8__0_n_3 ),
        .O(col_V_13_fu_509_p2[10]));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_3__0 
       (.I0(col_V_13_reg_681_reg[9]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[9]),
        .O(\col_V_13_reg_681[10]_i_3__0_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_4__0 
       (.I0(col_V_13_reg_681_reg[7]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[7]),
        .O(\col_V_13_reg_681[10]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFFFEF)) 
    \col_V_13_reg_681[10]_i_5__0 
       (.I0(icmp_ln133_fu_515_p2_carry_i_5__0_n_3),
        .I1(\col_V_13_reg_681[4]_i_2__0_n_3 ),
        .I2(col_V_5_reg_272[3]),
        .I3(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I4(col_V_13_reg_681_reg[3]),
        .I5(icmp_ln133_fu_515_p2_carry_i_6__0_n_3),
        .O(\col_V_13_reg_681[10]_i_5__0_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_6__0 
       (.I0(col_V_13_reg_681_reg[6]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[6]),
        .O(\col_V_13_reg_681[10]_i_6__0_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_7__0 
       (.I0(col_V_13_reg_681_reg[8]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[8]),
        .O(\col_V_13_reg_681[10]_i_7__0_n_3 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \col_V_13_reg_681[10]_i_8__0 
       (.I0(col_V_13_reg_681_reg[10]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[10]),
        .O(\col_V_13_reg_681[10]_i_8__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_V_13_reg_681[1]_i_1__0 
       (.I0(col_V_5_reg_272[0]),
        .I1(col_V_13_reg_681_reg[0]),
        .I2(col_V_5_reg_272[1]),
        .I3(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I4(col_V_13_reg_681_reg[1]),
        .O(col_V_13_fu_509_p2[1]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[2]_i_1__0 
       (.I0(col_V_13_reg_681_reg[1]),
        .I1(col_V_5_reg_272[1]),
        .I2(col_V_13_fu_509_p2[0]),
        .I3(col_V_5_reg_272[2]),
        .I4(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I5(col_V_13_reg_681_reg[2]),
        .O(col_V_13_fu_509_p2[2]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[3]_i_1__0 
       (.I0(col_V_13_reg_681_reg[2]),
        .I1(col_V_5_reg_272[2]),
        .I2(\col_V_13_reg_681[3]_i_2__0_n_3 ),
        .I3(col_V_5_reg_272[3]),
        .I4(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I5(col_V_13_reg_681_reg[3]),
        .O(col_V_13_fu_509_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \col_V_13_reg_681[3]_i_2__0 
       (.I0(col_V_5_reg_272[0]),
        .I1(col_V_13_reg_681_reg[0]),
        .I2(col_V_5_reg_272[1]),
        .I3(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I4(col_V_13_reg_681_reg[1]),
        .O(\col_V_13_reg_681[3]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[4]_i_1__0 
       (.I0(col_V_13_reg_681_reg[3]),
        .I1(col_V_5_reg_272[3]),
        .I2(\col_V_13_reg_681[4]_i_2__0_n_3 ),
        .I3(col_V_5_reg_272[4]),
        .I4(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I5(col_V_13_reg_681_reg[4]),
        .O(col_V_13_fu_509_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_13_reg_681[4]_i_2__0 
       (.I0(col_V_13_reg_681_reg[1]),
        .I1(col_V_5_reg_272[1]),
        .I2(col_V_13_fu_509_p2[0]),
        .I3(col_V_5_reg_272[2]),
        .I4(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I5(col_V_13_reg_681_reg[2]),
        .O(\col_V_13_reg_681[4]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[5]_i_1__0 
       (.I0(col_V_13_reg_681_reg[4]),
        .I1(col_V_5_reg_272[4]),
        .I2(\col_V_13_reg_681[5]_i_2__0_n_3 ),
        .I3(col_V_5_reg_272[5]),
        .I4(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I5(col_V_13_reg_681_reg[5]),
        .O(col_V_13_fu_509_p2[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_13_reg_681[5]_i_2__0 
       (.I0(col_V_13_reg_681_reg[2]),
        .I1(col_V_5_reg_272[2]),
        .I2(\col_V_13_reg_681[3]_i_2__0_n_3 ),
        .I3(col_V_5_reg_272[3]),
        .I4(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I5(col_V_13_reg_681_reg[3]),
        .O(\col_V_13_reg_681[5]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[6]_i_1__0 
       (.I0(col_V_13_reg_681_reg[5]),
        .I1(col_V_5_reg_272[5]),
        .I2(\col_V_13_reg_681[6]_i_2__0_n_3 ),
        .I3(col_V_5_reg_272[6]),
        .I4(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I5(col_V_13_reg_681_reg[6]),
        .O(col_V_13_fu_509_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_13_reg_681[6]_i_2__0 
       (.I0(col_V_13_reg_681_reg[3]),
        .I1(col_V_5_reg_272[3]),
        .I2(\col_V_13_reg_681[4]_i_2__0_n_3 ),
        .I3(col_V_5_reg_272[4]),
        .I4(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I5(col_V_13_reg_681_reg[4]),
        .O(\col_V_13_reg_681[6]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_13_reg_681[7]_i_1__0 
       (.I0(col_V_13_reg_681_reg[6]),
        .I1(col_V_5_reg_272[6]),
        .I2(\col_V_13_reg_681[10]_i_5__0_n_3 ),
        .I3(col_V_5_reg_272[7]),
        .I4(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I5(col_V_13_reg_681_reg[7]),
        .O(col_V_13_fu_509_p2[7]));
  LUT6 #(
    .INIT(64'h11100010EEEFFFEF)) 
    \col_V_13_reg_681[8]_i_1__0 
       (.I0(\col_V_13_reg_681[10]_i_4__0_n_3 ),
        .I1(\col_V_13_reg_681[10]_i_5__0_n_3 ),
        .I2(col_V_5_reg_272[6]),
        .I3(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I4(col_V_13_reg_681_reg[6]),
        .I5(\col_V_13_reg_681[10]_i_7__0_n_3 ),
        .O(col_V_13_fu_509_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \col_V_13_reg_681[8]_i_2__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(icmp_ln133_reg_686),
        .O(\col_V_13_reg_681[8]_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \col_V_13_reg_681[9]_i_1__0 
       (.I0(\col_V_13_reg_681[10]_i_7__0_n_3 ),
        .I1(\col_V_13_reg_681[10]_i_6__0_n_3 ),
        .I2(\col_V_13_reg_681[10]_i_5__0_n_3 ),
        .I3(\col_V_13_reg_681[10]_i_4__0_n_3 ),
        .I4(\col_V_13_reg_681[10]_i_3__0_n_3 ),
        .O(col_V_13_fu_509_p2[9]));
  FDRE \col_V_13_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__0_n_3 ),
        .D(col_V_13_fu_509_p2[0]),
        .Q(col_V_13_reg_681_reg[0]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[10] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__0_n_3 ),
        .D(col_V_13_fu_509_p2[10]),
        .Q(col_V_13_reg_681_reg[10]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[1] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__0_n_3 ),
        .D(col_V_13_fu_509_p2[1]),
        .Q(col_V_13_reg_681_reg[1]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[2] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__0_n_3 ),
        .D(col_V_13_fu_509_p2[2]),
        .Q(col_V_13_reg_681_reg[2]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[3] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__0_n_3 ),
        .D(col_V_13_fu_509_p2[3]),
        .Q(col_V_13_reg_681_reg[3]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[4] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__0_n_3 ),
        .D(col_V_13_fu_509_p2[4]),
        .Q(col_V_13_reg_681_reg[4]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[5] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__0_n_3 ),
        .D(col_V_13_fu_509_p2[5]),
        .Q(col_V_13_reg_681_reg[5]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[6] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__0_n_3 ),
        .D(col_V_13_fu_509_p2[6]),
        .Q(col_V_13_reg_681_reg[6]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[7] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__0_n_3 ),
        .D(col_V_13_fu_509_p2[7]),
        .Q(col_V_13_reg_681_reg[7]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[8] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__0_n_3 ),
        .D(col_V_13_fu_509_p2[8]),
        .Q(col_V_13_reg_681_reg[8]),
        .R(1'b0));
  FDRE \col_V_13_reg_681_reg[9] 
       (.C(ap_clk),
        .CE(\col_V_13_reg_681[10]_i_1__0_n_3 ),
        .D(col_V_13_fu_509_p2[9]),
        .Q(col_V_13_reg_681_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA2AAAAA)) 
    \col_V_5_reg_272[10]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(ap_block_pp1_stage0_subdone),
        .O(col_V_5_reg_272_1));
  LUT4 #(
    .INIT(16'h2000)) 
    \col_V_5_reg_272[10]_i_2__0 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln133_reg_686),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(col_V_5_reg_2720));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__0_n_3 ),
        .D(col_V_5_reg_272[0]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__0_n_3 ),
        .D(col_V_5_reg_272[10]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__0_n_3 ),
        .D(col_V_5_reg_272[1]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__0_n_3 ),
        .D(col_V_5_reg_272[2]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__0_n_3 ),
        .D(col_V_5_reg_272[3]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__0_n_3 ),
        .D(col_V_5_reg_272[4]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__0_n_3 ),
        .D(col_V_5_reg_272[5]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__0_n_3 ),
        .D(col_V_5_reg_272[6]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__0_n_3 ),
        .D(col_V_5_reg_272[7]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__0_n_3 ),
        .D(col_V_5_reg_272[8]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__0_n_3 ),
        .D(col_V_5_reg_272[9]),
        .Q(col_V_5_reg_272_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[0]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[10]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[10]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[1]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[2]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[3]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[4]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[5]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[6]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[7]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[8]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[8]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_pp1_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_5_reg_272_pp1_iter1_reg[9]),
        .Q(col_V_5_reg_272_pp1_iter2_reg[9]),
        .R(1'b0));
  FDRE \col_V_5_reg_272_reg[0] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[0]),
        .Q(col_V_5_reg_272[0]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[10] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[10]),
        .Q(col_V_5_reg_272[10]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[1] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[1]),
        .Q(col_V_5_reg_272[1]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[2] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[2]),
        .Q(col_V_5_reg_272[2]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[3] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[3]),
        .Q(col_V_5_reg_272[3]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[4] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[4]),
        .Q(col_V_5_reg_272[4]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[5] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[5]),
        .Q(col_V_5_reg_272[5]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[6] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[6]),
        .Q(col_V_5_reg_272[6]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[7] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[7]),
        .Q(col_V_5_reg_272[7]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[8] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[8]),
        .Q(col_V_5_reg_272[8]),
        .R(col_V_5_reg_272_1));
  FDRE \col_V_5_reg_272_reg[9] 
       (.C(ap_clk),
        .CE(col_V_5_reg_2720),
        .D(col_V_13_reg_681_reg[9]),
        .Q(col_V_5_reg_272[9]),
        .R(col_V_5_reg_272_1));
  LUT6 #(
    .INIT(64'h8888888808888888)) 
    \col_V_reg_236[10]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I2(grady_2_data_empty_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .O(col_V_reg_236_0));
  LUT4 #(
    .INIT(16'h4000)) 
    \col_V_reg_236[10]_i_2__0 
       (.I0(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grady_2_data_empty_n),
        .O(\col_V_reg_236[10]_i_2__0_n_3 ));
  FDRE \col_V_reg_236_reg[0] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__0_n_3 ),
        .D(col_V_12_reg_614_reg[0]),
        .Q(col_V_reg_236[0]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[10] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__0_n_3 ),
        .D(col_V_12_reg_614_reg[10]),
        .Q(col_V_reg_236[10]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[1] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__0_n_3 ),
        .D(col_V_12_reg_614_reg[1]),
        .Q(col_V_reg_236[1]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[2] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__0_n_3 ),
        .D(col_V_12_reg_614_reg[2]),
        .Q(col_V_reg_236[2]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[3] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__0_n_3 ),
        .D(col_V_12_reg_614_reg[3]),
        .Q(col_V_reg_236[3]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[4] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__0_n_3 ),
        .D(col_V_12_reg_614_reg[4]),
        .Q(col_V_reg_236[4]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[5] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__0_n_3 ),
        .D(col_V_12_reg_614_reg[5]),
        .Q(col_V_reg_236[5]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[6] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__0_n_3 ),
        .D(col_V_12_reg_614_reg[6]),
        .Q(col_V_reg_236[6]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[7] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__0_n_3 ),
        .D(col_V_12_reg_614_reg[7]),
        .Q(col_V_reg_236[7]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[8] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__0_n_3 ),
        .D(col_V_12_reg_614_reg[8]),
        .Q(col_V_reg_236[8]),
        .R(col_V_reg_236_0));
  FDRE \col_V_reg_236_reg[9] 
       (.C(ap_clk),
        .CE(\col_V_reg_236[10]_i_2__0_n_3 ),
        .D(col_V_12_reg_614_reg[9]),
        .Q(col_V_reg_236[9]),
        .R(col_V_reg_236_0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFApplyMask3x3_3_s_100 grp_xFApplyMask3x3_3_s_fu_359
       (.Q({\ap_CS_fsm_reg[12]_0 ,ap_CS_fsm_state21,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_3_[0] }),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .grady2g_data_full_n(grady2g_data_full_n),
        .\p_i00_int_reg_reg[15]_0 (agg_tmp78_0_reg_346),
        .\p_i00_int_reg_reg[15]_1 (agg_tmp2_i_i_0_reg_334_pp1_iter6_reg),
        .\p_i01_int_reg_reg[15]_0 (agg_tmp2_i_i_0_reg_334),
        .\p_i02_int_reg_reg[15]_0 (buf0_V_reg_733),
        .\p_i10_int_reg_reg[0]_0 (\icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ),
        .\p_i10_int_reg_reg[15]_0 (agg_tmp9_i_i_0_reg_321),
        .\p_i10_int_reg_reg[15]_1 (agg_tmp12_i_i_0_reg_309_pp1_iter6_reg),
        .\p_i11_int_reg_reg[15]_0 (agg_tmp12_i_i_0_reg_309),
        .\p_i12_int_reg_reg[15]_0 (buf1_V_reg_739),
        .\p_i20_int_reg_reg[15]_0 (agg_tmp20_i_i_0_reg_296),
        .\p_i20_int_reg_reg[15]_1 (agg_tmp23_i_i_0_reg_284_pp1_iter6_reg),
        .\p_i21_int_reg_reg[15]_0 (agg_tmp23_i_i_0_reg_284),
        .\p_i22_int_reg_reg[15]_0 (buf2_V_reg_745),
        .p_reg_reg(p_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg_i_1__0
       (.I0(icmp_ln257_fu_423_p255_in),
        .I1(ap_CS_fsm_state6),
        .I2(boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read),
        .I3(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  CARRY4 icmp_ln133_fu_515_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln133_fu_515_p2,icmp_ln133_fu_515_p2_carry_n_4,icmp_ln133_fu_515_p2_carry_n_5,icmp_ln133_fu_515_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln133_fu_515_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln133_fu_515_p2_carry_i_1__0_n_3,icmp_ln133_fu_515_p2_carry_i_2__0_n_3,icmp_ln133_fu_515_p2_carry_i_3__0_n_3,icmp_ln133_fu_515_p2_carry_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    icmp_ln133_fu_515_p2_carry_i_1__0
       (.I0(col_V_13_reg_681_reg[10]),
        .I1(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I2(col_V_5_reg_272[10]),
        .I3(\icmp_ln133_reg_686_reg[0]_0 [10]),
        .I4(\col_V_13_reg_681[10]_i_3__0_n_3 ),
        .I5(\icmp_ln133_reg_686_reg[0]_0 [9]),
        .O(icmp_ln133_fu_515_p2_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln133_fu_515_p2_carry_i_2__0
       (.I0(\col_V_13_reg_681[10]_i_4__0_n_3 ),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [7]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [8]),
        .I3(\col_V_13_reg_681[10]_i_7__0_n_3 ),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [6]),
        .I5(\col_V_13_reg_681[10]_i_6__0_n_3 ),
        .O(icmp_ln133_fu_515_p2_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln133_fu_515_p2_carry_i_3__0
       (.I0(icmp_ln133_fu_515_p2_carry_i_5__0_n_3),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [4]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [5]),
        .I3(icmp_ln133_fu_515_p2_carry_i_6__0_n_3),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [3]),
        .I5(icmp_ln133_fu_515_p2_carry_i_7__0_n_3),
        .O(icmp_ln133_fu_515_p2_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln133_fu_515_p2_carry_i_4__0
       (.I0(icmp_ln133_fu_515_p2_carry_i_8__0_n_3),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [1]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [2]),
        .I3(icmp_ln133_fu_515_p2_carry_i_9__0_n_3),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [0]),
        .I5(col_V_13_fu_509_p2[0]),
        .O(icmp_ln133_fu_515_p2_carry_i_4__0_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_5__0
       (.I0(col_V_13_reg_681_reg[4]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[4]),
        .O(icmp_ln133_fu_515_p2_carry_i_5__0_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_6__0
       (.I0(col_V_13_reg_681_reg[5]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[5]),
        .O(icmp_ln133_fu_515_p2_carry_i_6__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_7__0
       (.I0(col_V_13_reg_681_reg[3]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[3]),
        .O(icmp_ln133_fu_515_p2_carry_i_7__0_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_8__0
       (.I0(col_V_13_reg_681_reg[1]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[1]),
        .O(icmp_ln133_fu_515_p2_carry_i_8__0_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln133_fu_515_p2_carry_i_9__0
       (.I0(col_V_13_reg_681_reg[2]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln133_reg_686),
        .I4(col_V_5_reg_272[2]),
        .O(icmp_ln133_fu_515_p2_carry_i_9__0_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln133_reg_686[0]_i_1__0 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(\icmp_ln133_reg_686[0]_i_1__0_n_3 ));
  FDRE \icmp_ln133_reg_686_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__0_n_3 ),
        .D(icmp_ln133_reg_686),
        .Q(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln133_reg_686_pp1_iter1_reg_reg_n_3_[0] ),
        .Q(icmp_ln133_reg_686_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln133_reg_686_pp1_iter2_reg),
        .Q(icmp_ln133_reg_686_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln133_reg_686_pp1_iter3_reg),
        .Q(icmp_ln133_reg_686_pp1_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln133_reg_686_pp1_iter4_reg),
        .Q(\icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln133_reg_686_pp1_iter5_reg_reg_n_3_[0] ),
        .Q(\icmp_ln133_reg_686_pp1_iter6_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln133_reg_686_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln133_reg_686[0]_i_1__0_n_3 ),
        .D(icmp_ln133_fu_515_p2),
        .Q(icmp_ln133_reg_686),
        .R(1'b0));
  CARRY4 icmp_ln241_fu_404_p2_carry
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state2,icmp_ln241_fu_404_p2_carry_n_4,icmp_ln241_fu_404_p2_carry_n_5,icmp_ln241_fu_404_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln241_fu_404_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln241_fu_404_p2_carry_i_1__0_n_3,icmp_ln241_fu_404_p2_carry_i_2__0_n_3,icmp_ln241_fu_404_p2_carry_i_3__0_n_3,icmp_ln241_fu_404_p2_carry_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    icmp_ln241_fu_404_p2_carry_i_1__0
       (.I0(col_V_12_reg_614_reg[10]),
        .I1(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I2(col_V_reg_236[10]),
        .I3(\icmp_ln133_reg_686_reg[0]_0 [10]),
        .I4(\col_V_12_reg_614[10]_i_3__0_n_3 ),
        .I5(\icmp_ln133_reg_686_reg[0]_0 [9]),
        .O(icmp_ln241_fu_404_p2_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln241_fu_404_p2_carry_i_2__0
       (.I0(\col_V_12_reg_614[10]_i_4__0_n_3 ),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [7]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [8]),
        .I3(\col_V_12_reg_614[10]_i_7__0_n_3 ),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [6]),
        .I5(\col_V_12_reg_614[10]_i_6__0_n_3 ),
        .O(icmp_ln241_fu_404_p2_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln241_fu_404_p2_carry_i_3__0
       (.I0(icmp_ln241_fu_404_p2_carry_i_5__0_n_3),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [4]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [5]),
        .I3(icmp_ln241_fu_404_p2_carry_i_6__0_n_3),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [3]),
        .I5(icmp_ln241_fu_404_p2_carry_i_7__0_n_3),
        .O(icmp_ln241_fu_404_p2_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    icmp_ln241_fu_404_p2_carry_i_4__0
       (.I0(icmp_ln241_fu_404_p2_carry_i_8__0_n_3),
        .I1(\icmp_ln133_reg_686_reg[0]_0 [1]),
        .I2(\icmp_ln133_reg_686_reg[0]_0 [2]),
        .I3(icmp_ln241_fu_404_p2_carry_i_9__0_n_3),
        .I4(\icmp_ln133_reg_686_reg[0]_0 [0]),
        .I5(col_V_12_fu_398_p2[0]),
        .O(icmp_ln241_fu_404_p2_carry_i_4__0_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_5__0
       (.I0(col_V_12_reg_614_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[4]),
        .O(icmp_ln241_fu_404_p2_carry_i_5__0_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_6__0
       (.I0(col_V_12_reg_614_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[5]),
        .O(icmp_ln241_fu_404_p2_carry_i_6__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_7__0
       (.I0(col_V_12_reg_614_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[3]),
        .O(icmp_ln241_fu_404_p2_carry_i_7__0_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_8__0
       (.I0(col_V_12_reg_614_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[1]),
        .O(icmp_ln241_fu_404_p2_carry_i_8__0_n_3));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    icmp_ln241_fu_404_p2_carry_i_9__0
       (.I0(col_V_12_reg_614_reg[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I4(col_V_reg_236[2]),
        .O(icmp_ln241_fu_404_p2_carry_i_9__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hB8B8B0B8)) 
    \icmp_ln241_reg_619[0]_i_1__0 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(grady_2_data_empty_n),
        .O(\icmp_ln241_reg_619[0]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hDDFD8888)) 
    \icmp_ln241_reg_619_pp0_iter1_reg[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(grady_2_data_empty_n),
        .I4(icmp_ln241_reg_619_pp0_iter1_reg),
        .O(\icmp_ln241_reg_619_pp0_iter1_reg[0]_i_1__0_n_3 ));
  FDRE \icmp_ln241_reg_619_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln241_reg_619_pp0_iter1_reg[0]_i_1__0_n_3 ),
        .Q(icmp_ln241_reg_619_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln241_reg_619_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln241_reg_619[0]_i_1__0_n_3 ),
        .Q(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .R(1'b0));
  CARRY4 icmp_ln257_fu_423_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln257_fu_423_p255_in,icmp_ln257_fu_423_p2_carry_n_4,icmp_ln257_fu_423_p2_carry_n_5,icmp_ln257_fu_423_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln257_fu_423_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln257_fu_423_p2_carry_i_1__0_n_3,icmp_ln257_fu_423_p2_carry_i_2__0_n_3,icmp_ln257_fu_423_p2_carry_i_3__0_n_3,icmp_ln257_fu_423_p2_carry_i_4__0_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln257_fu_423_p2_carry_i_1__0
       (.I0(add_ln257_reg_658[11]),
        .I1(row_V_reg_248[11]),
        .I2(row_V_reg_248[9]),
        .I3(add_ln257_reg_658[9]),
        .I4(row_V_reg_248[10]),
        .I5(add_ln257_reg_658[10]),
        .O(icmp_ln257_fu_423_p2_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln257_fu_423_p2_carry_i_2__0
       (.I0(row_V_reg_248[6]),
        .I1(add_ln257_reg_658[6]),
        .I2(row_V_reg_248[7]),
        .I3(add_ln257_reg_658[7]),
        .I4(add_ln257_reg_658[8]),
        .I5(row_V_reg_248[8]),
        .O(icmp_ln257_fu_423_p2_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln257_fu_423_p2_carry_i_3__0
       (.I0(row_V_reg_248[4]),
        .I1(add_ln257_reg_658[4]),
        .I2(row_V_reg_248[3]),
        .I3(add_ln257_reg_658[3]),
        .I4(add_ln257_reg_658[5]),
        .I5(row_V_reg_248[5]),
        .O(icmp_ln257_fu_423_p2_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln257_fu_423_p2_carry_i_4__0
       (.I0(row_V_reg_248[1]),
        .I1(add_ln257_reg_658[1]),
        .I2(row_V_reg_248[0]),
        .I3(add_ln257_reg_658[0]),
        .I4(add_ln257_reg_658[2]),
        .I5(row_V_reg_248[2]),
        .O(icmp_ln257_fu_423_p2_carry_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln870_4_reg_708[0]_i_1__0 
       (.I0(\icmp_ln870_4_reg_708_reg_n_3_[0] ),
        .I1(col_V_5_reg_272_pp1_iter2_reg[0]),
        .I2(col_V_5_reg_272_pp1_iter2_reg[7]),
        .I3(col_V_5_reg_272_pp1_iter2_reg[5]),
        .I4(\icmp_ln870_4_reg_708[0]_i_2__0_n_3 ),
        .I5(icmp_ln870_4_reg_7080),
        .O(\icmp_ln870_4_reg_708[0]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln870_4_reg_708[0]_i_2__0 
       (.I0(col_V_5_reg_272_pp1_iter2_reg[3]),
        .I1(col_V_5_reg_272_pp1_iter2_reg[9]),
        .I2(col_V_5_reg_272_pp1_iter2_reg[2]),
        .I3(col_V_5_reg_272_pp1_iter2_reg[10]),
        .I4(\icmp_ln870_4_reg_708[0]_i_4__0_n_3 ),
        .O(\icmp_ln870_4_reg_708[0]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln870_4_reg_708[0]_i_3__0 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln133_reg_686_pp1_iter2_reg),
        .O(icmp_ln870_4_reg_7080));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln870_4_reg_708[0]_i_4__0 
       (.I0(col_V_5_reg_272_pp1_iter2_reg[8]),
        .I1(col_V_5_reg_272_pp1_iter2_reg[4]),
        .I2(col_V_5_reg_272_pp1_iter2_reg[6]),
        .I3(col_V_5_reg_272_pp1_iter2_reg[1]),
        .O(\icmp_ln870_4_reg_708[0]_i_4__0_n_3 ));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/boxFilter_0_3_2_1080_1920_1_false_22_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/icmp_ln870_4_reg_708_pp1_iter10_reg_reg " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/boxFilter_0_3_2_1080_1920_1_false_22_U0/grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7 " *) 
  SRL16E \icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln870_4_reg_708_reg_n_3_[0] ),
        .Q(\icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7_n_3 ));
  FDRE \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln870_4_reg_708_pp1_iter10_reg_reg[0]_srl7_n_3 ),
        .Q(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln870_4_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln870_4_reg_708[0]_i_1__0_n_3 ),
        .Q(\icmp_ln870_4_reg_708_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0232AAAA0000AAAA)) 
    \icmp_ln870_reg_666[0]_i_1__0 
       (.I0(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I1(\icmp_ln870_reg_666[0]_i_2__0_n_3 ),
        .I2(\row_ind_V_reg_260_reg_n_3_[0] ),
        .I3(\row_ind_V_reg_260_reg_n_3_[1] ),
        .I4(ap_NS_fsm[4]),
        .I5(\icmp_ln870_reg_666[0]_i_3__0_n_3 ),
        .O(\icmp_ln870_reg_666[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln870_reg_666[0]_i_2__0 
       (.I0(\row_ind_V_reg_260_reg_n_3_[8] ),
        .I1(\row_ind_V_reg_260_reg_n_3_[7] ),
        .O(\icmp_ln870_reg_666[0]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln870_reg_666[0]_i_3__0 
       (.I0(\row_ind_V_reg_260_reg_n_3_[2] ),
        .I1(\icmp_ln870_reg_666[0]_i_4__0_n_3 ),
        .I2(\row_ind_V_reg_260_reg_n_3_[4] ),
        .I3(\row_ind_V_reg_260_reg_n_3_[5] ),
        .I4(\row_ind_V_reg_260_reg_n_3_[11] ),
        .I5(\row_ind_V_reg_260_reg_n_3_[10] ),
        .O(\icmp_ln870_reg_666[0]_i_3__0_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln870_reg_666[0]_i_4__0 
       (.I0(\row_ind_V_reg_260_reg_n_3_[3] ),
        .I1(\row_ind_V_reg_260_reg_n_3_[6] ),
        .I2(\row_ind_V_reg_260_reg_n_3_[12] ),
        .I3(\row_ind_V_reg_260_reg_n_3_[9] ),
        .O(\icmp_ln870_reg_666[0]_i_4__0_n_3 ));
  FDRE \icmp_ln870_reg_666_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln870_reg_666[0]_i_1__0_n_3 ),
        .Q(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [0]),
        .Q(img_height_cast2_reg_653[0]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [10]),
        .Q(img_height_cast2_reg_653[10]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [1]),
        .Q(img_height_cast2_reg_653[1]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [2]),
        .Q(img_height_cast2_reg_653[2]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [3]),
        .Q(img_height_cast2_reg_653[3]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [4]),
        .Q(img_height_cast2_reg_653[4]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [5]),
        .Q(img_height_cast2_reg_653[5]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [6]),
        .Q(img_height_cast2_reg_653[6]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [7]),
        .Q(img_height_cast2_reg_653[7]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [8]),
        .Q(img_height_cast2_reg_653[8]),
        .R(1'b0));
  FDRE \img_height_cast2_reg_653_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\img_height_cast2_reg_653_reg[10]_0 [9]),
        .Q(img_height_cast2_reg_653[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000007FFF7777)) 
    internal_full_n_i_2__32
       (.I0(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state6),
        .I3(icmp_ln257_fu_423_p255_in),
        .I4(internal_full_n_i_5__0_n_3),
        .I5(internal_full_n_reg),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hAAAA800080008000)) 
    internal_full_n_i_3__0
       (.I0(Q[1]),
        .I1(\col_V_13_reg_681[8]_i_2__0_n_3 ),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(cmp_i_i382_i_reg_673),
        .I4(\col_V_12_reg_614[8]_i_2__0_n_3 ),
        .I5(grady_2_data_empty_n),
        .O(boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    internal_full_n_i_4__1
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I2(icmp_ln257_fu_423_p255_in),
        .I3(ap_CS_fsm_state6),
        .I4(Q[1]),
        .I5(internal_full_n_reg_0),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_full_n_i_5__0
       (.I0(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .O(internal_full_n_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h00DFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__13 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter12_reg_n_3),
        .I3(\ap_CS_fsm_reg[12]_0 ),
        .I4(Q[1]),
        .I5(grady2g_data_full_n),
        .O(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h5515555555555555)) 
    \mOutPtr[1]_i_3__3 
       (.I0(\col_V_reg_236[10]_i_2__0_n_3 ),
        .I1(cmp_i_i382_i_reg_673),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(icmp_ln133_reg_686),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(\cmp_i_i382_i_reg_673_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h3F3FAAFF0000AA00)) 
    \mid_fu_96[0]_i_1__0 
       (.I0(\row_ind_V_reg_260_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I3(ap_NS_fsm[4]),
        .I4(\bottom_fu_92[1]_i_2__0_n_3 ),
        .I5(\mid_fu_96_reg_n_3_[0] ),
        .O(\mid_fu_96[0]_i_1__0_n_3 ));
  FDRE \mid_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mid_fu_96[0]_i_1__0_n_3 ),
        .Q(\mid_fu_96_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    \reg_391[15]_i_1__0 
       (.I0(col_V_5_reg_2720),
        .I1(cmp_i_i382_i_reg_673),
        .I2(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(grady_2_data_empty_n),
        .O(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read));
  FDRE \reg_391_reg[0] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [0]),
        .Q(reg_391[0]),
        .R(1'b0));
  FDRE \reg_391_reg[10] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [10]),
        .Q(reg_391[10]),
        .R(1'b0));
  FDRE \reg_391_reg[11] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [11]),
        .Q(reg_391[11]),
        .R(1'b0));
  FDRE \reg_391_reg[12] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [12]),
        .Q(reg_391[12]),
        .R(1'b0));
  FDRE \reg_391_reg[13] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [13]),
        .Q(reg_391[13]),
        .R(1'b0));
  FDRE \reg_391_reg[14] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [14]),
        .Q(reg_391[14]),
        .R(1'b0));
  FDRE \reg_391_reg[15] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [15]),
        .Q(reg_391[15]),
        .R(1'b0));
  FDRE \reg_391_reg[1] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [1]),
        .Q(reg_391[1]),
        .R(1'b0));
  FDRE \reg_391_reg[2] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [2]),
        .Q(reg_391[2]),
        .R(1'b0));
  FDRE \reg_391_reg[3] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [3]),
        .Q(reg_391[3]),
        .R(1'b0));
  FDRE \reg_391_reg[4] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [4]),
        .Q(reg_391[4]),
        .R(1'b0));
  FDRE \reg_391_reg[5] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [5]),
        .Q(reg_391[5]),
        .R(1'b0));
  FDRE \reg_391_reg[6] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [6]),
        .Q(reg_391[6]),
        .R(1'b0));
  FDRE \reg_391_reg[7] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [7]),
        .Q(reg_391[7]),
        .R(1'b0));
  FDRE \reg_391_reg[8] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [8]),
        .Q(reg_391[8]),
        .R(1'b0));
  FDRE \reg_391_reg[9] 
       (.C(ap_clk),
        .CE(grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42_gradx_2_41_read),
        .D(\reg_391_reg[15]_0 [9]),
        .Q(reg_391[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_9_reg_751[0]_i_1__0 
       (.I0(row_V_reg_248[0]),
        .O(row_V_9_fu_577_p2[0]));
  FDRE \row_V_9_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[0]),
        .Q(row_V_9_reg_751[0]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[10]),
        .Q(row_V_9_reg_751[10]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[11]),
        .Q(row_V_9_reg_751[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_9_reg_751_reg[11]_i_1__0 
       (.CI(\row_V_9_reg_751_reg[8]_i_1__0_n_3 ),
        .CO({\NLW_row_V_9_reg_751_reg[11]_i_1__0_CO_UNCONNECTED [3:2],\row_V_9_reg_751_reg[11]_i_1__0_n_5 ,\row_V_9_reg_751_reg[11]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_V_9_reg_751_reg[11]_i_1__0_O_UNCONNECTED [3],row_V_9_fu_577_p2[11:9]}),
        .S({1'b0,row_V_reg_248[11:9]}));
  FDRE \row_V_9_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[1]),
        .Q(row_V_9_reg_751[1]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[2]),
        .Q(row_V_9_reg_751[2]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[3]),
        .Q(row_V_9_reg_751[3]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[4]),
        .Q(row_V_9_reg_751[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_9_reg_751_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\row_V_9_reg_751_reg[4]_i_1__0_n_3 ,\row_V_9_reg_751_reg[4]_i_1__0_n_4 ,\row_V_9_reg_751_reg[4]_i_1__0_n_5 ,\row_V_9_reg_751_reg[4]_i_1__0_n_6 }),
        .CYINIT(row_V_reg_248[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_9_fu_577_p2[4:1]),
        .S(row_V_reg_248[4:1]));
  FDRE \row_V_9_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[5]),
        .Q(row_V_9_reg_751[5]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[6]),
        .Q(row_V_9_reg_751[6]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[7]),
        .Q(row_V_9_reg_751[7]),
        .R(1'b0));
  FDRE \row_V_9_reg_751_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[8]),
        .Q(row_V_9_reg_751[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_9_reg_751_reg[8]_i_1__0 
       (.CI(\row_V_9_reg_751_reg[4]_i_1__0_n_3 ),
        .CO({\row_V_9_reg_751_reg[8]_i_1__0_n_3 ,\row_V_9_reg_751_reg[8]_i_1__0_n_4 ,\row_V_9_reg_751_reg[8]_i_1__0_n_5 ,\row_V_9_reg_751_reg[8]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_9_fu_577_p2[8:5]),
        .S(row_V_reg_248[8:5]));
  FDRE \row_V_9_reg_751_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_V_9_fu_577_p2[9]),
        .Q(row_V_9_reg_751[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \row_V_reg_248[11]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm_reg[12]_0 ),
        .I2(grady2g_data_full_n),
        .O(row_V_reg_248_4));
  FDSE \row_V_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[0]),
        .Q(row_V_reg_248[0]),
        .S(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[10] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[10]),
        .Q(row_V_reg_248[10]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[11] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[11]),
        .Q(row_V_reg_248[11]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[1]),
        .Q(row_V_reg_248[1]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[2] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[2]),
        .Q(row_V_reg_248[2]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[3] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[3]),
        .Q(row_V_reg_248[3]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[4] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[4]),
        .Q(row_V_reg_248[4]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[5] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[5]),
        .Q(row_V_reg_248[5]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[6] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[6]),
        .Q(row_V_reg_248[6]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[7] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[7]),
        .Q(row_V_reg_248[7]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[8] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[8]),
        .Q(row_V_reg_248[8]),
        .R(row_V_reg_248_4));
  FDRE \row_V_reg_248_reg[9] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_V_9_reg_751[9]),
        .Q(row_V_reg_248[9]),
        .R(row_V_reg_248_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_V_5_fu_583_p2_carry
       (.CI(1'b0),
        .CO({row_ind_V_5_fu_583_p2_carry_n_3,row_ind_V_5_fu_583_p2_carry_n_4,row_ind_V_5_fu_583_p2_carry_n_5,row_ind_V_5_fu_583_p2_carry_n_6}),
        .CYINIT(\row_ind_V_reg_260_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_5_fu_583_p2[4:1]),
        .S({\row_ind_V_reg_260_reg_n_3_[4] ,\row_ind_V_reg_260_reg_n_3_[3] ,\row_ind_V_reg_260_reg_n_3_[2] ,\row_ind_V_reg_260_reg_n_3_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_V_5_fu_583_p2_carry__0
       (.CI(row_ind_V_5_fu_583_p2_carry_n_3),
        .CO({row_ind_V_5_fu_583_p2_carry__0_n_3,row_ind_V_5_fu_583_p2_carry__0_n_4,row_ind_V_5_fu_583_p2_carry__0_n_5,row_ind_V_5_fu_583_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_5_fu_583_p2[8:5]),
        .S({\row_ind_V_reg_260_reg_n_3_[8] ,\row_ind_V_reg_260_reg_n_3_[7] ,\row_ind_V_reg_260_reg_n_3_[6] ,\row_ind_V_reg_260_reg_n_3_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_V_5_fu_583_p2_carry__1
       (.CI(row_ind_V_5_fu_583_p2_carry__0_n_3),
        .CO({NLW_row_ind_V_5_fu_583_p2_carry__1_CO_UNCONNECTED[3],row_ind_V_5_fu_583_p2_carry__1_n_4,row_ind_V_5_fu_583_p2_carry__1_n_5,row_ind_V_5_fu_583_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_5_fu_583_p2[12:9]),
        .S({\row_ind_V_reg_260_reg_n_3_[12] ,\row_ind_V_reg_260_reg_n_3_[11] ,\row_ind_V_reg_260_reg_n_3_[10] ,\row_ind_V_reg_260_reg_n_3_[9] }));
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_V_6_reg_756[0]_i_1__0 
       (.I0(\row_ind_V_reg_260_reg_n_3_[0] ),
        .O(row_ind_V_5_fu_583_p2[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \row_ind_V_6_reg_756[12]_i_1__0 
       (.I0(\row_ind_V_6_reg_756[12]_i_2__0_n_3 ),
        .I1(\row_ind_V_6_reg_756[12]_i_3__0_n_3 ),
        .I2(row_ind_V_5_fu_583_p2[4]),
        .I3(row_ind_V_5_fu_583_p2[2]),
        .I4(row_ind_V_5_fu_583_p2[8]),
        .I5(row_ind_V_5_fu_583_p2[12]),
        .O(row_ind_V_6_reg_756_5));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \row_ind_V_6_reg_756[12]_i_2__0 
       (.I0(row_ind_V_5_fu_583_p2[1]),
        .I1(ap_CS_fsm_state21),
        .I2(row_ind_V_5_fu_583_p2[5]),
        .I3(row_ind_V_5_fu_583_p2[6]),
        .I4(\row_ind_V_reg_260_reg_n_3_[0] ),
        .I5(row_ind_V_5_fu_583_p2[10]),
        .O(\row_ind_V_6_reg_756[12]_i_2__0_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \row_ind_V_6_reg_756[12]_i_3__0 
       (.I0(row_ind_V_5_fu_583_p2[11]),
        .I1(row_ind_V_5_fu_583_p2[3]),
        .I2(row_ind_V_5_fu_583_p2[9]),
        .I3(row_ind_V_5_fu_583_p2[7]),
        .O(\row_ind_V_6_reg_756[12]_i_3__0_n_3 ));
  FDRE \row_ind_V_6_reg_756_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[0]),
        .Q(row_ind_V_6_reg_756[0]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[10]),
        .Q(row_ind_V_6_reg_756[10]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[11]),
        .Q(row_ind_V_6_reg_756[11]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[12]),
        .Q(row_ind_V_6_reg_756[12]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[1]),
        .Q(row_ind_V_6_reg_756[1]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[2]),
        .Q(row_ind_V_6_reg_756[2]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[3]),
        .Q(row_ind_V_6_reg_756[3]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[4]),
        .Q(row_ind_V_6_reg_756[4]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[5]),
        .Q(row_ind_V_6_reg_756[5]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[6]),
        .Q(row_ind_V_6_reg_756[6]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[7]),
        .Q(row_ind_V_6_reg_756[7]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[8]),
        .Q(row_ind_V_6_reg_756[8]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_6_reg_756_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(row_ind_V_5_fu_583_p2[9]),
        .Q(row_ind_V_6_reg_756[9]),
        .R(row_ind_V_6_reg_756_5));
  FDRE \row_ind_V_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[0]),
        .Q(\row_ind_V_reg_260_reg_n_3_[0] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[10] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[10]),
        .Q(\row_ind_V_reg_260_reg_n_3_[10] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[11] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[11]),
        .Q(\row_ind_V_reg_260_reg_n_3_[11] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[12] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[12]),
        .Q(\row_ind_V_reg_260_reg_n_3_[12] ),
        .R(row_V_reg_248_4));
  FDSE \row_ind_V_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[1]),
        .Q(\row_ind_V_reg_260_reg_n_3_[1] ),
        .S(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[2]),
        .Q(\row_ind_V_reg_260_reg_n_3_[2] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[3]),
        .Q(\row_ind_V_reg_260_reg_n_3_[3] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[4]),
        .Q(\row_ind_V_reg_260_reg_n_3_[4] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[5]),
        .Q(\row_ind_V_reg_260_reg_n_3_[5] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[6]),
        .Q(\row_ind_V_reg_260_reg_n_3_[6] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[7] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[7]),
        .Q(\row_ind_V_reg_260_reg_n_3_[7] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[8] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[8]),
        .Q(\row_ind_V_reg_260_reg_n_3_[8] ),
        .R(row_V_reg_248_4));
  FDRE \row_ind_V_reg_260_reg[9] 
       (.C(ap_clk),
        .CE(\row_ind_V_reg_260_reg[0]_0 ),
        .D(row_ind_V_6_reg_756[9]),
        .Q(\row_ind_V_reg_260_reg_n_3_[9] ),
        .R(row_V_reg_248_4));
  LUT6 #(
    .INIT(64'h3F3F55FF00005500)) 
    \top_fu_100[0]_i_1__0 
       (.I0(\row_ind_V_reg_260_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I3(ap_NS_fsm[4]),
        .I4(\bottom_fu_92[1]_i_2__0_n_3 ),
        .I5(top_fu_100[0]),
        .O(\top_fu_100[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFF0F88880000)) 
    \top_fu_100[1]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(\icmp_ln870_reg_666_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state6),
        .I3(icmp_ln257_fu_423_p255_in),
        .I4(\bottom_fu_92[1]_i_2__0_n_3 ),
        .I5(top_fu_100[1]),
        .O(\top_fu_100[1]_i_1__0_n_3 ));
  FDRE \top_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\top_fu_100[0]_i_1__0_n_3 ),
        .Q(top_fu_100[0]),
        .R(1'b0));
  FDRE \top_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\top_fu_100[1]_i_1__0_n_3 ),
        .Q(top_fu_100[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln140_reg_677[0]_i_1__0 
       (.I0(\row_ind_V_reg_260_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(trunc_ln140_reg_677[0]),
        .O(\trunc_ln140_reg_677[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln140_reg_677[1]_i_1__0 
       (.I0(\row_ind_V_reg_260_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(trunc_ln140_reg_677[1]),
        .O(\trunc_ln140_reg_677[1]_i_1__0_n_3 ));
  FDRE \trunc_ln140_reg_677_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln140_reg_677[0]_i_1__0_n_3 ),
        .Q(trunc_ln140_reg_677[0]),
        .R(1'b0));
  FDRE \trunc_ln140_reg_677_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln140_reg_677[1]_i_1__0_n_3 ),
        .Q(trunc_ln140_reg_677[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00B0)) 
    \zext_ln534_reg_623[10]_i_1__0 
       (.I0(grady_2_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln241_reg_619_reg_n_3_[0] ),
        .O(zext_ln534_reg_623_reg0));
  FDRE \zext_ln534_reg_623_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[0]),
        .Q(zext_ln534_reg_623_reg[0]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[10] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[10]),
        .Q(zext_ln534_reg_623_reg[10]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[1]),
        .Q(zext_ln534_reg_623_reg[1]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[2]),
        .Q(zext_ln534_reg_623_reg[2]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[3]),
        .Q(zext_ln534_reg_623_reg[3]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[4]),
        .Q(zext_ln534_reg_623_reg[4]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[5]),
        .Q(zext_ln534_reg_623_reg[5]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[6]),
        .Q(zext_ln534_reg_623_reg[6]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[7]),
        .Q(zext_ln534_reg_623_reg[7]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[8] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[8]),
        .Q(zext_ln534_reg_623_reg[8]),
        .R(1'b0));
  FDRE \zext_ln534_reg_623_reg[9] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_623_reg0),
        .D(col_V_reg_236[9]),
        .Q(zext_ln534_reg_623_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0
   (DOBDO,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    Q,
    ap_block_pp1_stage0_subdone,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    gradxy_data_empty_n,
    ram_reg_2,
    ram_reg_3,
    bottom_fu_92,
    cmp_i_i382_i_reg_673,
    ap_enable_reg_pp1_iter2,
    ram_reg_4,
    ram_reg_5,
    trunc_ln140_reg_677);
  output [15:0]DOBDO;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7120;
  input [10:0]Q;
  input ap_block_pp1_stage0_subdone;
  input [0:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input gradxy_data_empty_n;
  input [10:0]ram_reg_2;
  input [10:0]ram_reg_3;
  input [1:0]bottom_fu_92;
  input cmp_i_i382_i_reg_673;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_4;
  input [15:0]ram_reg_5;
  input [1:0]trunc_ln140_reg_677;

  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire [1:0]bottom_fu_92;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire cmp_i_i382_i_reg_673;
  wire gradxy_data_empty_n;
  wire [0:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [10:0]ram_reg_3;
  wire ram_reg_4;
  wire [15:0]ram_reg_5;
  wire [1:0]trunc_ln140_reg_677;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_95 cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U
       (.DOBDO(DOBDO),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .bottom_fu_92(bottom_fu_92),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .gradxy_data_empty_n(gradxy_data_empty_n),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_107
   (DOBDO,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    Q,
    ap_block_pp1_stage0_subdone,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    gradx_2_data_empty_n,
    ram_reg_2,
    ram_reg_3,
    bottom_fu_92,
    cmp_i_i382_i_reg_673,
    ap_enable_reg_pp1_iter2,
    ram_reg_4,
    ram_reg_5,
    trunc_ln140_reg_677);
  output [15:0]DOBDO;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7120;
  input [10:0]Q;
  input ap_block_pp1_stage0_subdone;
  input [0:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input gradx_2_data_empty_n;
  input [10:0]ram_reg_2;
  input [10:0]ram_reg_3;
  input [1:0]bottom_fu_92;
  input cmp_i_i382_i_reg_673;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_4;
  input [15:0]ram_reg_5;
  input [1:0]trunc_ln140_reg_677;

  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire [1:0]bottom_fu_92;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire cmp_i_i382_i_reg_673;
  wire gradx_2_data_empty_n;
  wire [0:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [10:0]ram_reg_3;
  wire ram_reg_4;
  wire [15:0]ram_reg_5;
  wire [1:0]trunc_ln140_reg_677;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_115 cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U
       (.DOBDO(DOBDO),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .bottom_fu_92(bottom_fu_92),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .gradx_2_data_empty_n(gradx_2_data_empty_n),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_108
   (DOBDO,
    internal_empty_n_reg,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    Q,
    gradx_2_data_empty_n,
    ram_reg,
    ram_reg_0,
    ap_block_pp1_stage0_subdone,
    icmp_ln241_reg_619_pp0_iter1_reg,
    ram_reg_1,
    ram_reg_2,
    bottom_fu_92,
    cmp_i_i382_i_reg_673,
    ap_enable_reg_pp1_iter2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    trunc_ln140_reg_677);
  output [15:0]DOBDO;
  output internal_empty_n_reg;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7120;
  input [10:0]Q;
  input gradx_2_data_empty_n;
  input ram_reg;
  input ram_reg_0;
  input ap_block_pp1_stage0_subdone;
  input icmp_ln241_reg_619_pp0_iter1_reg;
  input ram_reg_1;
  input [15:0]ram_reg_2;
  input [1:0]bottom_fu_92;
  input cmp_i_i382_i_reg_673;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_3;
  input [10:0]ram_reg_4;
  input [10:0]ram_reg_5;
  input [1:0]trunc_ln140_reg_677;

  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire [1:0]bottom_fu_92;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire cmp_i_i382_i_reg_673;
  wire gradx_2_data_empty_n;
  wire icmp_ln241_reg_619_pp0_iter1_reg;
  wire internal_empty_n_reg;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:0]ram_reg_2;
  wire ram_reg_3;
  wire [10:0]ram_reg_4;
  wire [10:0]ram_reg_5;
  wire [1:0]trunc_ln140_reg_677;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_114 cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U
       (.DOBDO(DOBDO),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .bottom_fu_92(bottom_fu_92),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .gradx_2_data_empty_n(gradx_2_data_empty_n),
        .icmp_ln241_reg_619_pp0_iter1_reg(icmp_ln241_reg_619_pp0_iter1_reg),
        .internal_empty_n_reg(internal_empty_n_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_109
   (buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    ap_block_pp1_stage0_subdone,
    D,
    ram_reg,
    ram_reg_0,
    ap_clk,
    Q,
    ram_reg_1,
    trunc_ln140_reg_677,
    cmp_i_i382_i_reg_673,
    bottom_fu_92,
    ram_reg_2,
    ap_enable_reg_pp1_iter2,
    ap_enable_reg_pp1_iter3,
    ap_enable_reg_pp1_iter4,
    icmp_ln133_reg_686_pp1_iter3_reg,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ,
    gradx2g_data_full_n,
    gradx_2_data_empty_n,
    icmp_ln133_reg_686,
    ap_enable_reg_pp1_iter1,
    top_fu_100,
    DOBDO,
    \buf1_V_reg_739_reg[15] ,
    \buf1_V_reg_739_reg[0] ,
    ram_reg_3);
  output buf_V_0_ce0;
  output buf_V_0_load_reg_7120;
  output ap_block_pp1_stage0_subdone;
  output [15:0]D;
  output [15:0]ram_reg;
  output [15:0]ram_reg_0;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [0:0]trunc_ln140_reg_677;
  input cmp_i_i382_i_reg_673;
  input [1:0]bottom_fu_92;
  input ram_reg_2;
  input ap_enable_reg_pp1_iter2;
  input ap_enable_reg_pp1_iter3;
  input ap_enable_reg_pp1_iter4;
  input icmp_ln133_reg_686_pp1_iter3_reg;
  input \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  input \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  input gradx2g_data_full_n;
  input gradx_2_data_empty_n;
  input icmp_ln133_reg_686;
  input ap_enable_reg_pp1_iter1;
  input [1:0]top_fu_100;
  input [15:0]DOBDO;
  input [15:0]\buf1_V_reg_739_reg[15] ;
  input \buf1_V_reg_739_reg[0] ;
  input [15:0]ram_reg_3;

  wire [15:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire [1:0]bottom_fu_92;
  wire \buf1_V_reg_739_reg[0] ;
  wire [15:0]\buf1_V_reg_739_reg[15] ;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire cmp_i_i382_i_reg_673;
  wire gradx2g_data_full_n;
  wire gradx_2_data_empty_n;
  wire icmp_ln133_reg_686;
  wire icmp_ln133_reg_686_pp1_iter3_reg;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  wire [15:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire ram_reg_2;
  wire [15:0]ram_reg_3;
  wire [1:0]top_fu_100;
  wire [0:0]trunc_ln140_reg_677;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_113 cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .bottom_fu_92(bottom_fu_92),
        .\buf1_V_reg_739_reg[0] (\buf1_V_reg_739_reg[0] ),
        .\buf1_V_reg_739_reg[15] (\buf1_V_reg_739_reg[15] ),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .gradx2g_data_full_n(gradx2g_data_full_n),
        .gradx_2_data_empty_n(gradx_2_data_empty_n),
        .icmp_ln133_reg_686(icmp_ln133_reg_686),
        .icmp_ln133_reg_686_pp1_iter3_reg(icmp_ln133_reg_686_pp1_iter3_reg),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] (ap_block_pp1_stage0_subdone),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 (\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 (\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .top_fu_100(top_fu_100),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_92
   (DOBDO,
    internal_empty_n_reg,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    Q,
    gradxy_data_empty_n,
    ram_reg,
    ram_reg_0,
    ap_block_pp1_stage0_subdone,
    icmp_ln241_reg_619_pp0_iter1_reg,
    ram_reg_1,
    ram_reg_2,
    bottom_fu_92,
    cmp_i_i382_i_reg_673,
    ap_enable_reg_pp1_iter2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    trunc_ln140_reg_677);
  output [15:0]DOBDO;
  output internal_empty_n_reg;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7120;
  input [10:0]Q;
  input gradxy_data_empty_n;
  input ram_reg;
  input ram_reg_0;
  input ap_block_pp1_stage0_subdone;
  input icmp_ln241_reg_619_pp0_iter1_reg;
  input ram_reg_1;
  input [15:0]ram_reg_2;
  input [1:0]bottom_fu_92;
  input cmp_i_i382_i_reg_673;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_3;
  input [10:0]ram_reg_4;
  input [10:0]ram_reg_5;
  input [1:0]trunc_ln140_reg_677;

  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire [1:0]bottom_fu_92;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire cmp_i_i382_i_reg_673;
  wire gradxy_data_empty_n;
  wire icmp_ln241_reg_619_pp0_iter1_reg;
  wire internal_empty_n_reg;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:0]ram_reg_2;
  wire ram_reg_3;
  wire [10:0]ram_reg_4;
  wire [10:0]ram_reg_5;
  wire [1:0]trunc_ln140_reg_677;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_94 cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U
       (.DOBDO(DOBDO),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .bottom_fu_92(bottom_fu_92),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .gradxy_data_empty_n(gradxy_data_empty_n),
        .icmp_ln241_reg_619_pp0_iter1_reg(icmp_ln241_reg_619_pp0_iter1_reg),
        .internal_empty_n_reg(internal_empty_n_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_93
   (buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    ap_block_pp1_stage0_subdone,
    D,
    ram_reg,
    ram_reg_0,
    ap_clk,
    Q,
    ram_reg_1,
    trunc_ln140_reg_677,
    cmp_i_i382_i_reg_673,
    bottom_fu_92,
    ram_reg_2,
    ap_enable_reg_pp1_iter2,
    ap_enable_reg_pp1_iter3,
    ap_enable_reg_pp1_iter4,
    icmp_ln133_reg_686_pp1_iter3_reg,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ,
    gradxyg_data_full_n,
    gradxy_data_empty_n,
    icmp_ln133_reg_686,
    ap_enable_reg_pp1_iter1,
    top_fu_100,
    DOBDO,
    \buf1_V_reg_739_reg[15] ,
    \buf1_V_reg_739_reg[0] ,
    ram_reg_3);
  output buf_V_0_ce0;
  output buf_V_0_load_reg_7120;
  output ap_block_pp1_stage0_subdone;
  output [15:0]D;
  output [15:0]ram_reg;
  output [15:0]ram_reg_0;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [0:0]trunc_ln140_reg_677;
  input cmp_i_i382_i_reg_673;
  input [1:0]bottom_fu_92;
  input ram_reg_2;
  input ap_enable_reg_pp1_iter2;
  input ap_enable_reg_pp1_iter3;
  input ap_enable_reg_pp1_iter4;
  input icmp_ln133_reg_686_pp1_iter3_reg;
  input \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  input \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  input gradxyg_data_full_n;
  input gradxy_data_empty_n;
  input icmp_ln133_reg_686;
  input ap_enable_reg_pp1_iter1;
  input [1:0]top_fu_100;
  input [15:0]DOBDO;
  input [15:0]\buf1_V_reg_739_reg[15] ;
  input \buf1_V_reg_739_reg[0] ;
  input [15:0]ram_reg_3;

  wire [15:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire [1:0]bottom_fu_92;
  wire \buf1_V_reg_739_reg[0] ;
  wire [15:0]\buf1_V_reg_739_reg[15] ;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire cmp_i_i382_i_reg_673;
  wire gradxy_data_empty_n;
  wire gradxyg_data_full_n;
  wire icmp_ln133_reg_686;
  wire icmp_ln133_reg_686_pp1_iter3_reg;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  wire [15:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire ram_reg_2;
  wire [15:0]ram_reg_3;
  wire [1:0]top_fu_100;
  wire [0:0]trunc_ln140_reg_677;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .bottom_fu_92(bottom_fu_92),
        .\buf1_V_reg_739_reg[0] (\buf1_V_reg_739_reg[0] ),
        .\buf1_V_reg_739_reg[15] (\buf1_V_reg_739_reg[15] ),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .gradxy_data_empty_n(gradxy_data_empty_n),
        .gradxyg_data_full_n(gradxyg_data_full_n),
        .icmp_ln133_reg_686(icmp_ln133_reg_686),
        .icmp_ln133_reg_686_pp1_iter3_reg(icmp_ln133_reg_686_pp1_iter3_reg),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] (ap_block_pp1_stage0_subdone),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 (\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 (\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .top_fu_100(top_fu_100),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_97
   (DOBDO,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    Q,
    ap_block_pp1_stage0_subdone,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    grady_2_data_empty_n,
    ram_reg_2,
    ram_reg_3,
    bottom_fu_92,
    cmp_i_i382_i_reg_673,
    ap_enable_reg_pp1_iter2,
    ram_reg_4,
    ram_reg_5,
    trunc_ln140_reg_677);
  output [15:0]DOBDO;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7120;
  input [10:0]Q;
  input ap_block_pp1_stage0_subdone;
  input [0:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input grady_2_data_empty_n;
  input [10:0]ram_reg_2;
  input [10:0]ram_reg_3;
  input [1:0]bottom_fu_92;
  input cmp_i_i382_i_reg_673;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_4;
  input [15:0]ram_reg_5;
  input [1:0]trunc_ln140_reg_677;

  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire [1:0]bottom_fu_92;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire cmp_i_i382_i_reg_673;
  wire grady_2_data_empty_n;
  wire [0:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [10:0]ram_reg_3;
  wire ram_reg_4;
  wire [15:0]ram_reg_5;
  wire [1:0]trunc_ln140_reg_677;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_105 cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U
       (.DOBDO(DOBDO),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .bottom_fu_92(bottom_fu_92),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .grady_2_data_empty_n(grady_2_data_empty_n),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_98
   (DOBDO,
    internal_empty_n_reg,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    Q,
    grady_2_data_empty_n,
    ram_reg,
    ram_reg_0,
    ap_block_pp1_stage0_subdone,
    icmp_ln241_reg_619_pp0_iter1_reg,
    ram_reg_1,
    ram_reg_2,
    bottom_fu_92,
    cmp_i_i382_i_reg_673,
    ap_enable_reg_pp1_iter2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    trunc_ln140_reg_677);
  output [15:0]DOBDO;
  output internal_empty_n_reg;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7120;
  input [10:0]Q;
  input grady_2_data_empty_n;
  input ram_reg;
  input ram_reg_0;
  input ap_block_pp1_stage0_subdone;
  input icmp_ln241_reg_619_pp0_iter1_reg;
  input ram_reg_1;
  input [15:0]ram_reg_2;
  input [1:0]bottom_fu_92;
  input cmp_i_i382_i_reg_673;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_3;
  input [10:0]ram_reg_4;
  input [10:0]ram_reg_5;
  input [1:0]trunc_ln140_reg_677;

  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire [1:0]bottom_fu_92;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire cmp_i_i382_i_reg_673;
  wire grady_2_data_empty_n;
  wire icmp_ln241_reg_619_pp0_iter1_reg;
  wire internal_empty_n_reg;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:0]ram_reg_2;
  wire ram_reg_3;
  wire [10:0]ram_reg_4;
  wire [10:0]ram_reg_5;
  wire [1:0]trunc_ln140_reg_677;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_104 cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U
       (.DOBDO(DOBDO),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .bottom_fu_92(bottom_fu_92),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .grady_2_data_empty_n(grady_2_data_empty_n),
        .icmp_ln241_reg_619_pp0_iter1_reg(icmp_ln241_reg_619_pp0_iter1_reg),
        .internal_empty_n_reg(internal_empty_n_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_99
   (buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    ap_block_pp1_stage0_subdone,
    D,
    ram_reg,
    ram_reg_0,
    ap_clk,
    Q,
    ram_reg_1,
    trunc_ln140_reg_677,
    cmp_i_i382_i_reg_673,
    bottom_fu_92,
    ram_reg_2,
    ap_enable_reg_pp1_iter2,
    ap_enable_reg_pp1_iter3,
    ap_enable_reg_pp1_iter4,
    icmp_ln133_reg_686_pp1_iter3_reg,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ,
    grady2g_data_full_n,
    grady_2_data_empty_n,
    icmp_ln133_reg_686,
    ap_enable_reg_pp1_iter1,
    top_fu_100,
    DOBDO,
    \buf1_V_reg_739_reg[15] ,
    \buf1_V_reg_739_reg[0] ,
    ram_reg_3);
  output buf_V_0_ce0;
  output buf_V_0_load_reg_7120;
  output ap_block_pp1_stage0_subdone;
  output [15:0]D;
  output [15:0]ram_reg;
  output [15:0]ram_reg_0;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [0:0]trunc_ln140_reg_677;
  input cmp_i_i382_i_reg_673;
  input [1:0]bottom_fu_92;
  input ram_reg_2;
  input ap_enable_reg_pp1_iter2;
  input ap_enable_reg_pp1_iter3;
  input ap_enable_reg_pp1_iter4;
  input icmp_ln133_reg_686_pp1_iter3_reg;
  input \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  input \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  input grady2g_data_full_n;
  input grady_2_data_empty_n;
  input icmp_ln133_reg_686;
  input ap_enable_reg_pp1_iter1;
  input [1:0]top_fu_100;
  input [15:0]DOBDO;
  input [15:0]\buf1_V_reg_739_reg[15] ;
  input \buf1_V_reg_739_reg[0] ;
  input [15:0]ram_reg_3;

  wire [15:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire [1:0]bottom_fu_92;
  wire \buf1_V_reg_739_reg[0] ;
  wire [15:0]\buf1_V_reg_739_reg[15] ;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire cmp_i_i382_i_reg_673;
  wire grady2g_data_full_n;
  wire grady_2_data_empty_n;
  wire icmp_ln133_reg_686;
  wire icmp_ln133_reg_686_pp1_iter3_reg;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  wire [15:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire ram_reg_2;
  wire [15:0]ram_reg_3;
  wire [1:0]top_fu_100;
  wire [0:0]trunc_ln140_reg_677;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_103 cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U
       (.D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .bottom_fu_92(bottom_fu_92),
        .\buf1_V_reg_739_reg[0] (\buf1_V_reg_739_reg[0] ),
        .\buf1_V_reg_739_reg[15] (\buf1_V_reg_739_reg[15] ),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7120(buf_V_0_load_reg_7120),
        .cmp_i_i382_i_reg_673(cmp_i_i382_i_reg_673),
        .grady2g_data_full_n(grady2g_data_full_n),
        .grady_2_data_empty_n(grady_2_data_empty_n),
        .icmp_ln133_reg_686(icmp_ln133_reg_686),
        .icmp_ln133_reg_686_pp1_iter3_reg(icmp_ln133_reg_686_pp1_iter3_reg),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] (ap_block_pp1_stage0_subdone),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 (\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 (\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .top_fu_100(top_fu_100),
        .trunc_ln140_reg_677(trunc_ln140_reg_677));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram
   (buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ,
    D,
    ram_reg_0,
    ram_reg_1,
    ap_clk,
    Q,
    ram_reg_2,
    trunc_ln140_reg_677,
    cmp_i_i382_i_reg_673,
    bottom_fu_92,
    ram_reg_3,
    ap_enable_reg_pp1_iter2,
    ap_enable_reg_pp1_iter3,
    ap_enable_reg_pp1_iter4,
    icmp_ln133_reg_686_pp1_iter3_reg,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 ,
    gradxyg_data_full_n,
    gradxy_data_empty_n,
    icmp_ln133_reg_686,
    ap_enable_reg_pp1_iter1,
    top_fu_100,
    DOBDO,
    \buf1_V_reg_739_reg[15] ,
    \buf1_V_reg_739_reg[0] ,
    ram_reg_4);
  output buf_V_0_ce0;
  output buf_V_0_load_reg_7120;
  output \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  output [15:0]D;
  output [15:0]ram_reg_0;
  output [15:0]ram_reg_1;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_2;
  input [0:0]trunc_ln140_reg_677;
  input cmp_i_i382_i_reg_673;
  input [1:0]bottom_fu_92;
  input ram_reg_3;
  input ap_enable_reg_pp1_iter2;
  input ap_enable_reg_pp1_iter3;
  input ap_enable_reg_pp1_iter4;
  input icmp_ln133_reg_686_pp1_iter3_reg;
  input \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  input \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 ;
  input gradxyg_data_full_n;
  input gradxy_data_empty_n;
  input icmp_ln133_reg_686;
  input ap_enable_reg_pp1_iter1;
  input [1:0]top_fu_100;
  input [15:0]DOBDO;
  input [15:0]\buf1_V_reg_739_reg[15] ;
  input \buf1_V_reg_739_reg[0] ;
  input [15:0]ram_reg_4;

  wire [15:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_2__1_n_3;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire [1:0]bottom_fu_92;
  wire \buf1_V_reg_739_reg[0] ;
  wire [15:0]\buf1_V_reg_739_reg[15] ;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire buf_V_2_ce1;
  wire [15:0]buf_V_2_load_reg_726;
  wire cmp_i_i382_i_reg_673;
  wire gradxy_data_empty_n;
  wire gradxyg_data_full_n;
  wire icmp_ln133_reg_686;
  wire icmp_ln133_reg_686_pp1_iter3_reg;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 ;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [10:0]ram_reg_2;
  wire ram_reg_3;
  wire [15:0]ram_reg_4;
  wire ram_reg_i_10__9_n_3;
  wire ram_reg_i_11__9_n_3;
  wire ram_reg_i_12__9_n_3;
  wire ram_reg_i_13__9_n_3;
  wire ram_reg_i_14__9_n_3;
  wire ram_reg_i_15__9_n_3;
  wire ram_reg_i_16__9_n_3;
  wire ram_reg_i_17__9_n_3;
  wire ram_reg_i_2__10_n_3;
  wire ram_reg_i_3__10_n_3;
  wire ram_reg_i_4__10_n_3;
  wire ram_reg_i_5__10_n_3;
  wire ram_reg_i_6__10_n_3;
  wire ram_reg_i_7__10_n_3;
  wire ram_reg_i_8__10_n_3;
  wire ram_reg_i_9__10_n_3;
  wire [1:0]top_fu_100;
  wire [0:0]trunc_ln140_reg_677;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    ap_enable_reg_pp1_iter1_i_1__2
       (.I0(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ),
        .I1(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 ),
        .I2(gradxyg_data_full_n),
        .I3(ap_enable_reg_pp1_iter1_i_2__1_n_3),
        .I4(cmp_i_i382_i_reg_673),
        .I5(gradxy_data_empty_n),
        .O(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp1_iter1_i_2__1
       (.I0(icmp_ln133_reg_686),
        .I1(ap_enable_reg_pp1_iter1),
        .O(ap_enable_reg_pp1_iter1_i_2__1_n_3));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[0]_i_1__1 
       (.I0(buf_V_2_load_reg_726[0]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[0]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[10]_i_1__1 
       (.I0(buf_V_2_load_reg_726[10]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[10]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[11]_i_1__1 
       (.I0(buf_V_2_load_reg_726[11]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[11]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[12]_i_1__1 
       (.I0(buf_V_2_load_reg_726[12]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[12]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[13]_i_1__1 
       (.I0(buf_V_2_load_reg_726[13]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[13]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[14]_i_1__1 
       (.I0(buf_V_2_load_reg_726[14]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[14]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[15]_i_2__1 
       (.I0(buf_V_2_load_reg_726[15]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[15]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[1]_i_1__1 
       (.I0(buf_V_2_load_reg_726[1]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[1]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[2]_i_1__1 
       (.I0(buf_V_2_load_reg_726[2]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[2]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[3]_i_1__1 
       (.I0(buf_V_2_load_reg_726[3]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[3]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[4]_i_1__1 
       (.I0(buf_V_2_load_reg_726[4]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[4]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[5]_i_1__1 
       (.I0(buf_V_2_load_reg_726[5]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[5]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[6]_i_1__1 
       (.I0(buf_V_2_load_reg_726[6]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[6]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[7]_i_1__1 
       (.I0(buf_V_2_load_reg_726[7]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[7]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[8]_i_1__1 
       (.I0(buf_V_2_load_reg_726[8]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[8]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[9]_i_1__1 
       (.I0(buf_V_2_load_reg_726[9]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[9]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[0]_i_1__1 
       (.I0(buf_V_2_load_reg_726[0]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[0]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [0]),
        .O(ram_reg_1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[10]_i_1__1 
       (.I0(buf_V_2_load_reg_726[10]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[10]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [10]),
        .O(ram_reg_1[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[11]_i_1__1 
       (.I0(buf_V_2_load_reg_726[11]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[11]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [11]),
        .O(ram_reg_1[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[12]_i_1__1 
       (.I0(buf_V_2_load_reg_726[12]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[12]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [12]),
        .O(ram_reg_1[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[13]_i_1__1 
       (.I0(buf_V_2_load_reg_726[13]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[13]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [13]),
        .O(ram_reg_1[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[14]_i_1__1 
       (.I0(buf_V_2_load_reg_726[14]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[14]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [14]),
        .O(ram_reg_1[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[15]_i_1__1 
       (.I0(buf_V_2_load_reg_726[15]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[15]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [15]),
        .O(ram_reg_1[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[1]_i_1__1 
       (.I0(buf_V_2_load_reg_726[1]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[1]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [1]),
        .O(ram_reg_1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[2]_i_1__1 
       (.I0(buf_V_2_load_reg_726[2]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[2]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [2]),
        .O(ram_reg_1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[3]_i_1__1 
       (.I0(buf_V_2_load_reg_726[3]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[3]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [3]),
        .O(ram_reg_1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[4]_i_1__1 
       (.I0(buf_V_2_load_reg_726[4]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[4]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [4]),
        .O(ram_reg_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[5]_i_1__1 
       (.I0(buf_V_2_load_reg_726[5]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[5]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [5]),
        .O(ram_reg_1[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[6]_i_1__1 
       (.I0(buf_V_2_load_reg_726[6]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[6]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [6]),
        .O(ram_reg_1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[7]_i_1__1 
       (.I0(buf_V_2_load_reg_726[7]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[7]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [7]),
        .O(ram_reg_1[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[8]_i_1__1 
       (.I0(buf_V_2_load_reg_726[8]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[8]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [8]),
        .O(ram_reg_1[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[9]_i_1__1 
       (.I0(buf_V_2_load_reg_726[9]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[9]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [9]),
        .O(ram_reg_1[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[0]_i_1__1 
       (.I0(buf_V_2_load_reg_726[0]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[0]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [0]),
        .O(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[10]_i_1__1 
       (.I0(buf_V_2_load_reg_726[10]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[10]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [10]),
        .O(ram_reg_0[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[11]_i_1__1 
       (.I0(buf_V_2_load_reg_726[11]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[11]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [11]),
        .O(ram_reg_0[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[12]_i_1__1 
       (.I0(buf_V_2_load_reg_726[12]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[12]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [12]),
        .O(ram_reg_0[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[13]_i_1__1 
       (.I0(buf_V_2_load_reg_726[13]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[13]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [13]),
        .O(ram_reg_0[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[14]_i_1__1 
       (.I0(buf_V_2_load_reg_726[14]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[14]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [14]),
        .O(ram_reg_0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[15]_i_1__1 
       (.I0(buf_V_2_load_reg_726[15]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[15]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [15]),
        .O(ram_reg_0[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[1]_i_1__1 
       (.I0(buf_V_2_load_reg_726[1]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[1]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [1]),
        .O(ram_reg_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[2]_i_1__1 
       (.I0(buf_V_2_load_reg_726[2]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[2]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [2]),
        .O(ram_reg_0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[3]_i_1__1 
       (.I0(buf_V_2_load_reg_726[3]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[3]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [3]),
        .O(ram_reg_0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[4]_i_1__1 
       (.I0(buf_V_2_load_reg_726[4]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[4]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [4]),
        .O(ram_reg_0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[5]_i_1__1 
       (.I0(buf_V_2_load_reg_726[5]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[5]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [5]),
        .O(ram_reg_0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[6]_i_1__1 
       (.I0(buf_V_2_load_reg_726[6]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[6]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [6]),
        .O(ram_reg_0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[7]_i_1__1 
       (.I0(buf_V_2_load_reg_726[7]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[7]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [7]),
        .O(ram_reg_0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[8]_i_1__1 
       (.I0(buf_V_2_load_reg_726[8]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[8]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [8]),
        .O(ram_reg_0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[9]_i_1__1 
       (.I0(buf_V_2_load_reg_726[9]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[9]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [9]),
        .O(ram_reg_0[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/buf_V_2_U/cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__10_n_3,ram_reg_i_3__10_n_3,ram_reg_i_4__10_n_3,ram_reg_i_5__10_n_3,ram_reg_i_6__10_n_3,ram_reg_i_7__10_n_3,ram_reg_i_8__10_n_3,ram_reg_i_9__10_n_3,ram_reg_i_10__9_n_3,ram_reg_i_11__9_n_3,ram_reg_i_12__9_n_3,ram_reg_i_13__9_n_3,ram_reg_i_14__9_n_3,ram_reg_i_15__9_n_3,ram_reg_i_16__9_n_3,ram_reg_i_17__9_n_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],buf_V_2_load_reg_726}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_2_ce1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_7120),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_2_ce1,buf_V_2_ce1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_10__9
       (.I0(ram_reg_4[7]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_10__9_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_11__9
       (.I0(ram_reg_4[6]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_11__9_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_12__9
       (.I0(ram_reg_4[5]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_12__9_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_13__9
       (.I0(ram_reg_4[4]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_13__9_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_14__9
       (.I0(ram_reg_4[3]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_14__9_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_15__9
       (.I0(ram_reg_4[2]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_15__9_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_16__9
       (.I0(ram_reg_4[1]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_16__9_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_17__9
       (.I0(ram_reg_4[0]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_17__9_n_3));
  LUT6 #(
    .INIT(64'h0000B08000000000)) 
    ram_reg_i_1__10
       (.I0(trunc_ln140_reg_677),
        .I1(cmp_i_i382_i_reg_673),
        .I2(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .I3(bottom_fu_92[1]),
        .I4(ram_reg_3),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_2_ce1));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2__10
       (.I0(ram_reg_4[15]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_2__10_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__8
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .O(buf_V_0_ce0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_3__10
       (.I0(ram_reg_4[14]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_3__10_n_3));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_3__8
       (.I0(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(icmp_ln133_reg_686_pp1_iter3_reg),
        .O(buf_V_0_load_reg_7120));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_4__10
       (.I0(ram_reg_4[13]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_4__10_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_5__10
       (.I0(ram_reg_4[12]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_5__10_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_6__10
       (.I0(ram_reg_4[11]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_6__10_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_7__10
       (.I0(ram_reg_4[10]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_7__10_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_8__10
       (.I0(ram_reg_4[9]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_8__10_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_9__10
       (.I0(ram_reg_4[8]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_9__10_n_3));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_103
   (buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ,
    D,
    ram_reg_0,
    ram_reg_1,
    ap_clk,
    Q,
    ram_reg_2,
    trunc_ln140_reg_677,
    cmp_i_i382_i_reg_673,
    bottom_fu_92,
    ram_reg_3,
    ap_enable_reg_pp1_iter2,
    ap_enable_reg_pp1_iter3,
    ap_enable_reg_pp1_iter4,
    icmp_ln133_reg_686_pp1_iter3_reg,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 ,
    grady2g_data_full_n,
    grady_2_data_empty_n,
    icmp_ln133_reg_686,
    ap_enable_reg_pp1_iter1,
    top_fu_100,
    DOBDO,
    \buf1_V_reg_739_reg[15] ,
    \buf1_V_reg_739_reg[0] ,
    ram_reg_4);
  output buf_V_0_ce0;
  output buf_V_0_load_reg_7120;
  output \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  output [15:0]D;
  output [15:0]ram_reg_0;
  output [15:0]ram_reg_1;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_2;
  input [0:0]trunc_ln140_reg_677;
  input cmp_i_i382_i_reg_673;
  input [1:0]bottom_fu_92;
  input ram_reg_3;
  input ap_enable_reg_pp1_iter2;
  input ap_enable_reg_pp1_iter3;
  input ap_enable_reg_pp1_iter4;
  input icmp_ln133_reg_686_pp1_iter3_reg;
  input \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  input \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 ;
  input grady2g_data_full_n;
  input grady_2_data_empty_n;
  input icmp_ln133_reg_686;
  input ap_enable_reg_pp1_iter1;
  input [1:0]top_fu_100;
  input [15:0]DOBDO;
  input [15:0]\buf1_V_reg_739_reg[15] ;
  input \buf1_V_reg_739_reg[0] ;
  input [15:0]ram_reg_4;

  wire [15:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_2__0_n_3;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire [1:0]bottom_fu_92;
  wire \buf1_V_reg_739_reg[0] ;
  wire [15:0]\buf1_V_reg_739_reg[15] ;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire buf_V_2_ce1;
  wire [15:0]buf_V_2_load_reg_726;
  wire cmp_i_i382_i_reg_673;
  wire grady2g_data_full_n;
  wire grady_2_data_empty_n;
  wire icmp_ln133_reg_686;
  wire icmp_ln133_reg_686_pp1_iter3_reg;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 ;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [10:0]ram_reg_2;
  wire ram_reg_3;
  wire [15:0]ram_reg_4;
  wire ram_reg_i_10__6_n_3;
  wire ram_reg_i_11__6_n_3;
  wire ram_reg_i_12__6_n_3;
  wire ram_reg_i_13__6_n_3;
  wire ram_reg_i_14__6_n_3;
  wire ram_reg_i_15__6_n_3;
  wire ram_reg_i_16__6_n_3;
  wire ram_reg_i_17__6_n_3;
  wire ram_reg_i_2__7_n_3;
  wire ram_reg_i_3__7_n_3;
  wire ram_reg_i_4__7_n_3;
  wire ram_reg_i_5__7_n_3;
  wire ram_reg_i_6__7_n_3;
  wire ram_reg_i_7__7_n_3;
  wire ram_reg_i_8__7_n_3;
  wire ram_reg_i_9__7_n_3;
  wire [1:0]top_fu_100;
  wire [0:0]trunc_ln140_reg_677;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    ap_enable_reg_pp1_iter1_i_1__1
       (.I0(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ),
        .I1(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 ),
        .I2(grady2g_data_full_n),
        .I3(ap_enable_reg_pp1_iter1_i_2__0_n_3),
        .I4(cmp_i_i382_i_reg_673),
        .I5(grady_2_data_empty_n),
        .O(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp1_iter1_i_2__0
       (.I0(icmp_ln133_reg_686),
        .I1(ap_enable_reg_pp1_iter1),
        .O(ap_enable_reg_pp1_iter1_i_2__0_n_3));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[0]_i_1__0 
       (.I0(buf_V_2_load_reg_726[0]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[0]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[10]_i_1__0 
       (.I0(buf_V_2_load_reg_726[10]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[10]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[11]_i_1__0 
       (.I0(buf_V_2_load_reg_726[11]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[11]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[12]_i_1__0 
       (.I0(buf_V_2_load_reg_726[12]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[12]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[13]_i_1__0 
       (.I0(buf_V_2_load_reg_726[13]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[13]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[14]_i_1__0 
       (.I0(buf_V_2_load_reg_726[14]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[14]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[15]_i_2__0 
       (.I0(buf_V_2_load_reg_726[15]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[15]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[1]_i_1__0 
       (.I0(buf_V_2_load_reg_726[1]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[1]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[2]_i_1__0 
       (.I0(buf_V_2_load_reg_726[2]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[2]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[3]_i_1__0 
       (.I0(buf_V_2_load_reg_726[3]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[3]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[4]_i_1__0 
       (.I0(buf_V_2_load_reg_726[4]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[4]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[5]_i_1__0 
       (.I0(buf_V_2_load_reg_726[5]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[5]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[6]_i_1__0 
       (.I0(buf_V_2_load_reg_726[6]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[6]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[7]_i_1__0 
       (.I0(buf_V_2_load_reg_726[7]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[7]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[8]_i_1__0 
       (.I0(buf_V_2_load_reg_726[8]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[8]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[9]_i_1__0 
       (.I0(buf_V_2_load_reg_726[9]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[9]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[0]_i_1__0 
       (.I0(buf_V_2_load_reg_726[0]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[0]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [0]),
        .O(ram_reg_1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[10]_i_1__0 
       (.I0(buf_V_2_load_reg_726[10]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[10]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [10]),
        .O(ram_reg_1[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[11]_i_1__0 
       (.I0(buf_V_2_load_reg_726[11]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[11]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [11]),
        .O(ram_reg_1[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[12]_i_1__0 
       (.I0(buf_V_2_load_reg_726[12]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[12]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [12]),
        .O(ram_reg_1[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[13]_i_1__0 
       (.I0(buf_V_2_load_reg_726[13]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[13]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [13]),
        .O(ram_reg_1[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[14]_i_1__0 
       (.I0(buf_V_2_load_reg_726[14]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[14]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [14]),
        .O(ram_reg_1[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[15]_i_1__0 
       (.I0(buf_V_2_load_reg_726[15]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[15]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [15]),
        .O(ram_reg_1[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[1]_i_1__0 
       (.I0(buf_V_2_load_reg_726[1]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[1]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [1]),
        .O(ram_reg_1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[2]_i_1__0 
       (.I0(buf_V_2_load_reg_726[2]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[2]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [2]),
        .O(ram_reg_1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[3]_i_1__0 
       (.I0(buf_V_2_load_reg_726[3]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[3]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [3]),
        .O(ram_reg_1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[4]_i_1__0 
       (.I0(buf_V_2_load_reg_726[4]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[4]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [4]),
        .O(ram_reg_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[5]_i_1__0 
       (.I0(buf_V_2_load_reg_726[5]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[5]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [5]),
        .O(ram_reg_1[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[6]_i_1__0 
       (.I0(buf_V_2_load_reg_726[6]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[6]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [6]),
        .O(ram_reg_1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[7]_i_1__0 
       (.I0(buf_V_2_load_reg_726[7]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[7]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [7]),
        .O(ram_reg_1[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[8]_i_1__0 
       (.I0(buf_V_2_load_reg_726[8]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[8]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [8]),
        .O(ram_reg_1[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[9]_i_1__0 
       (.I0(buf_V_2_load_reg_726[9]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[9]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [9]),
        .O(ram_reg_1[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[0]_i_1__0 
       (.I0(buf_V_2_load_reg_726[0]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[0]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [0]),
        .O(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[10]_i_1__0 
       (.I0(buf_V_2_load_reg_726[10]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[10]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [10]),
        .O(ram_reg_0[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[11]_i_1__0 
       (.I0(buf_V_2_load_reg_726[11]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[11]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [11]),
        .O(ram_reg_0[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[12]_i_1__0 
       (.I0(buf_V_2_load_reg_726[12]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[12]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [12]),
        .O(ram_reg_0[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[13]_i_1__0 
       (.I0(buf_V_2_load_reg_726[13]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[13]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [13]),
        .O(ram_reg_0[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[14]_i_1__0 
       (.I0(buf_V_2_load_reg_726[14]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[14]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [14]),
        .O(ram_reg_0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[15]_i_1__0 
       (.I0(buf_V_2_load_reg_726[15]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[15]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [15]),
        .O(ram_reg_0[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[1]_i_1__0 
       (.I0(buf_V_2_load_reg_726[1]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[1]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [1]),
        .O(ram_reg_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[2]_i_1__0 
       (.I0(buf_V_2_load_reg_726[2]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[2]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [2]),
        .O(ram_reg_0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[3]_i_1__0 
       (.I0(buf_V_2_load_reg_726[3]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[3]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [3]),
        .O(ram_reg_0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[4]_i_1__0 
       (.I0(buf_V_2_load_reg_726[4]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[4]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [4]),
        .O(ram_reg_0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[5]_i_1__0 
       (.I0(buf_V_2_load_reg_726[5]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[5]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [5]),
        .O(ram_reg_0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[6]_i_1__0 
       (.I0(buf_V_2_load_reg_726[6]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[6]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [6]),
        .O(ram_reg_0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[7]_i_1__0 
       (.I0(buf_V_2_load_reg_726[7]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[7]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [7]),
        .O(ram_reg_0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[8]_i_1__0 
       (.I0(buf_V_2_load_reg_726[8]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[8]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [8]),
        .O(ram_reg_0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[9]_i_1__0 
       (.I0(buf_V_2_load_reg_726[9]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[9]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [9]),
        .O(ram_reg_0[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/buf_V_2_U/cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__7_n_3,ram_reg_i_3__7_n_3,ram_reg_i_4__7_n_3,ram_reg_i_5__7_n_3,ram_reg_i_6__7_n_3,ram_reg_i_7__7_n_3,ram_reg_i_8__7_n_3,ram_reg_i_9__7_n_3,ram_reg_i_10__6_n_3,ram_reg_i_11__6_n_3,ram_reg_i_12__6_n_3,ram_reg_i_13__6_n_3,ram_reg_i_14__6_n_3,ram_reg_i_15__6_n_3,ram_reg_i_16__6_n_3,ram_reg_i_17__6_n_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],buf_V_2_load_reg_726}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_2_ce1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_7120),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_2_ce1,buf_V_2_ce1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_10__6
       (.I0(ram_reg_4[7]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_10__6_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_11__6
       (.I0(ram_reg_4[6]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_11__6_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_12__6
       (.I0(ram_reg_4[5]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_12__6_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_13__6
       (.I0(ram_reg_4[4]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_13__6_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_14__6
       (.I0(ram_reg_4[3]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_14__6_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_15__6
       (.I0(ram_reg_4[2]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_15__6_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_16__6
       (.I0(ram_reg_4[1]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_16__6_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_17__6
       (.I0(ram_reg_4[0]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_17__6_n_3));
  LUT6 #(
    .INIT(64'h0000B08000000000)) 
    ram_reg_i_1__9
       (.I0(trunc_ln140_reg_677),
        .I1(cmp_i_i382_i_reg_673),
        .I2(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .I3(bottom_fu_92[1]),
        .I4(ram_reg_3),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_2_ce1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__5
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .O(buf_V_0_ce0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2__7
       (.I0(ram_reg_4[15]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_2__7_n_3));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_3__5
       (.I0(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(icmp_ln133_reg_686_pp1_iter3_reg),
        .O(buf_V_0_load_reg_7120));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_3__7
       (.I0(ram_reg_4[14]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_3__7_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_4__7
       (.I0(ram_reg_4[13]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_4__7_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_5__7
       (.I0(ram_reg_4[12]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_5__7_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_6__7
       (.I0(ram_reg_4[11]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_6__7_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_7__7
       (.I0(ram_reg_4[10]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_7__7_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_8__7
       (.I0(ram_reg_4[9]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_8__7_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_9__7
       (.I0(ram_reg_4[8]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_9__7_n_3));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_104
   (DOBDO,
    internal_empty_n_reg,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    Q,
    grady_2_data_empty_n,
    ram_reg_0,
    ram_reg_1,
    ap_block_pp1_stage0_subdone,
    icmp_ln241_reg_619_pp0_iter1_reg,
    ram_reg_2,
    ram_reg_3,
    bottom_fu_92,
    cmp_i_i382_i_reg_673,
    ap_enable_reg_pp1_iter2,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    trunc_ln140_reg_677);
  output [15:0]DOBDO;
  output internal_empty_n_reg;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7120;
  input [10:0]Q;
  input grady_2_data_empty_n;
  input ram_reg_0;
  input ram_reg_1;
  input ap_block_pp1_stage0_subdone;
  input icmp_ln241_reg_619_pp0_iter1_reg;
  input ram_reg_2;
  input [15:0]ram_reg_3;
  input [1:0]bottom_fu_92;
  input cmp_i_i382_i_reg_673;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_4;
  input [10:0]ram_reg_5;
  input [10:0]ram_reg_6;
  input [1:0]trunc_ln140_reg_677;

  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire [1:0]bottom_fu_92;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire [10:0]buf_V_1_address1;
  wire buf_V_1_ce1;
  wire [15:0]buf_V_1_d1;
  wire buf_V_1_we1;
  wire cmp_i_i382_i_reg_673;
  wire grady_2_data_empty_n;
  wire icmp_ln241_reg_619_pp0_iter1_reg;
  wire internal_empty_n_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:0]ram_reg_3;
  wire ram_reg_4;
  wire [10:0]ram_reg_5;
  wire [10:0]ram_reg_6;
  wire ram_reg_i_30__2_n_3;
  wire ram_reg_i_32__2_n_3;
  wire [1:0]trunc_ln140_reg_677;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/buf_V_1_U/cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_V_1_address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_1_d1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_1_we1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_7120),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__5
       (.I0(ram_reg_5[2]),
        .I1(ram_reg_i_30__2_n_3),
        .I2(ram_reg_6[2]),
        .O(buf_V_1_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__5
       (.I0(ram_reg_5[1]),
        .I1(ram_reg_i_30__2_n_3),
        .I2(ram_reg_6[1]),
        .O(buf_V_1_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__5
       (.I0(ram_reg_5[0]),
        .I1(ram_reg_i_30__2_n_3),
        .I2(ram_reg_6[0]),
        .O(buf_V_1_address1[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_13__5
       (.I0(ram_reg_3[15]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_14__5
       (.I0(ram_reg_3[14]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_15__4
       (.I0(ram_reg_3[13]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_16__4
       (.I0(ram_reg_3[12]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_17__4
       (.I0(ram_reg_3[11]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_18__3
       (.I0(ram_reg_3[10]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_19__3
       (.I0(ram_reg_3[9]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[9]));
  LUT5 #(
    .INIT(32'h88888F88)) 
    ram_reg_i_1__4
       (.I0(ram_reg_i_30__2_n_3),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(icmp_ln241_reg_619_pp0_iter1_reg),
        .I3(ram_reg_2),
        .I4(internal_empty_n_reg),
        .O(buf_V_1_we1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_20__3
       (.I0(ram_reg_3[8]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_21__3
       (.I0(ram_reg_3[7]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_22__3
       (.I0(ram_reg_3[6]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_23__3
       (.I0(ram_reg_3[5]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_24__3
       (.I0(ram_reg_3[4]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_25__3
       (.I0(ram_reg_3[3]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_26__3
       (.I0(ram_reg_3[2]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_27__2
       (.I0(ram_reg_3[1]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_28__2
       (.I0(ram_reg_3[0]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[0]));
  LUT6 #(
    .INIT(64'hFFFFFB00FB00FB00)) 
    ram_reg_i_29__2
       (.I0(grady_2_data_empty_n),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(ram_reg_i_30__2_n_3),
        .I5(ap_block_pp1_stage0_subdone),
        .O(buf_V_1_ce1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__6
       (.I0(ram_reg_5[10]),
        .I1(ram_reg_i_30__2_n_3),
        .I2(ram_reg_6[10]),
        .O(buf_V_1_address1[10]));
  LUT6 #(
    .INIT(64'h0100454401000100)) 
    ram_reg_i_30__2
       (.I0(ram_reg_i_32__2_n_3),
        .I1(cmp_i_i382_i_reg_673),
        .I2(bottom_fu_92[1]),
        .I3(bottom_fu_92[0]),
        .I4(trunc_ln140_reg_677[1]),
        .I5(trunc_ln140_reg_677[0]),
        .O(ram_reg_i_30__2_n_3));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_31__3
       (.I0(grady_2_data_empty_n),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_32__2
       (.I0(ram_reg_4),
        .I1(ap_enable_reg_pp1_iter2),
        .O(ram_reg_i_32__2_n_3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__6
       (.I0(ram_reg_5[9]),
        .I1(ram_reg_i_30__2_n_3),
        .I2(ram_reg_6[9]),
        .O(buf_V_1_address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__6
       (.I0(ram_reg_5[8]),
        .I1(ram_reg_i_30__2_n_3),
        .I2(ram_reg_6[8]),
        .O(buf_V_1_address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__6
       (.I0(ram_reg_5[7]),
        .I1(ram_reg_i_30__2_n_3),
        .I2(ram_reg_6[7]),
        .O(buf_V_1_address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__6
       (.I0(ram_reg_5[6]),
        .I1(ram_reg_i_30__2_n_3),
        .I2(ram_reg_6[6]),
        .O(buf_V_1_address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__6
       (.I0(ram_reg_5[5]),
        .I1(ram_reg_i_30__2_n_3),
        .I2(ram_reg_6[5]),
        .O(buf_V_1_address1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__6
       (.I0(ram_reg_5[4]),
        .I1(ram_reg_i_30__2_n_3),
        .I2(ram_reg_6[4]),
        .O(buf_V_1_address1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__6
       (.I0(ram_reg_5[3]),
        .I1(ram_reg_i_30__2_n_3),
        .I2(ram_reg_6[3]),
        .O(buf_V_1_address1[3]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_105
   (DOBDO,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    Q,
    ap_block_pp1_stage0_subdone,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    grady_2_data_empty_n,
    ram_reg_3,
    ram_reg_4,
    bottom_fu_92,
    cmp_i_i382_i_reg_673,
    ap_enable_reg_pp1_iter2,
    ram_reg_5,
    ram_reg_6,
    trunc_ln140_reg_677);
  output [15:0]DOBDO;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7120;
  input [10:0]Q;
  input ap_block_pp1_stage0_subdone;
  input [0:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input grady_2_data_empty_n;
  input [10:0]ram_reg_3;
  input [10:0]ram_reg_4;
  input [1:0]bottom_fu_92;
  input cmp_i_i382_i_reg_673;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_5;
  input [15:0]ram_reg_6;
  input [1:0]trunc_ln140_reg_677;

  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire [1:0]bottom_fu_92;
  wire [10:0]buf_V_0_address1;
  wire buf_V_0_ce0;
  wire buf_V_0_ce1;
  wire [15:0]buf_V_0_d1;
  wire buf_V_0_load_reg_7120;
  wire buf_V_0_we1;
  wire cmp_i_i382_i_reg_673;
  wire grady_2_data_empty_n;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [10:0]ram_reg_3;
  wire [10:0]ram_reg_4;
  wire ram_reg_5;
  wire [15:0]ram_reg_6;
  wire ram_reg_i_32__1_n_3;
  wire ram_reg_i_33__0_n_3;
  wire [1:0]trunc_ln140_reg_677;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/buf_V_0_U/cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_V_0_address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_0_d1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_0_we1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_7120),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__4
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_i_32__1_n_3),
        .I2(ram_reg_4[4]),
        .O(buf_V_0_address1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__4
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_i_32__1_n_3),
        .I2(ram_reg_4[3]),
        .O(buf_V_0_address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__4
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_i_32__1_n_3),
        .I2(ram_reg_4[2]),
        .O(buf_V_0_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__4
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_i_32__1_n_3),
        .I2(ram_reg_4[1]),
        .O(buf_V_0_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__4
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_i_32__1_n_3),
        .I2(ram_reg_4[0]),
        .O(buf_V_0_address1[0]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_15__5
       (.I0(ram_reg_6[15]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[15]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_16__5
       (.I0(ram_reg_6[14]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[14]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_17__5
       (.I0(ram_reg_6[13]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[13]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_18__4
       (.I0(ram_reg_6[12]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[12]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_19__4
       (.I0(ram_reg_6[11]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[11]));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    ram_reg_i_1__5
       (.I0(grady_2_data_empty_n),
        .I1(ram_reg_0),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(ram_reg_i_32__1_n_3),
        .I5(ap_block_pp1_stage0_subdone),
        .O(buf_V_0_we1));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_20__4
       (.I0(ram_reg_6[10]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[10]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_21__4
       (.I0(ram_reg_6[9]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[9]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_22__4
       (.I0(ram_reg_6[8]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[8]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_23__4
       (.I0(ram_reg_6[7]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[7]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_24__4
       (.I0(ram_reg_6[6]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[6]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_25__4
       (.I0(ram_reg_6[5]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[5]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_26__4
       (.I0(ram_reg_6[4]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[4]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_27__3
       (.I0(ram_reg_6[3]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[3]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_28__3
       (.I0(ram_reg_6[2]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[2]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_29__3
       (.I0(ram_reg_6[1]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[1]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_30__3
       (.I0(ram_reg_6[0]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[0]));
  LUT6 #(
    .INIT(64'hF4F44444F4444444)) 
    ram_reg_i_31__0
       (.I0(ram_reg_i_32__1_n_3),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(grady_2_data_empty_n),
        .O(buf_V_0_ce1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    ram_reg_i_32__1
       (.I0(ram_reg_i_33__0_n_3),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_5),
        .O(ram_reg_i_32__1_n_3));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    ram_reg_i_33__0
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ram_reg_5),
        .I2(trunc_ln140_reg_677[0]),
        .I3(trunc_ln140_reg_677[1]),
        .I4(cmp_i_i382_i_reg_673),
        .O(ram_reg_i_33__0_n_3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__5
       (.I0(ram_reg_3[10]),
        .I1(ram_reg_i_32__1_n_3),
        .I2(ram_reg_4[10]),
        .O(buf_V_0_address1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__5
       (.I0(ram_reg_3[9]),
        .I1(ram_reg_i_32__1_n_3),
        .I2(ram_reg_4[9]),
        .O(buf_V_0_address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__5
       (.I0(ram_reg_3[8]),
        .I1(ram_reg_i_32__1_n_3),
        .I2(ram_reg_4[8]),
        .O(buf_V_0_address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__5
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_i_32__1_n_3),
        .I2(ram_reg_4[7]),
        .O(buf_V_0_address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__5
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_i_32__1_n_3),
        .I2(ram_reg_4[6]),
        .O(buf_V_0_address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__5
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_i_32__1_n_3),
        .I2(ram_reg_4[5]),
        .O(buf_V_0_address1[5]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_113
   (buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ,
    D,
    ram_reg_0,
    ram_reg_1,
    ap_clk,
    Q,
    ram_reg_2,
    trunc_ln140_reg_677,
    cmp_i_i382_i_reg_673,
    bottom_fu_92,
    ram_reg_3,
    ap_enable_reg_pp1_iter2,
    ap_enable_reg_pp1_iter3,
    ap_enable_reg_pp1_iter4,
    icmp_ln133_reg_686_pp1_iter3_reg,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ,
    \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 ,
    gradx2g_data_full_n,
    gradx_2_data_empty_n,
    icmp_ln133_reg_686,
    ap_enable_reg_pp1_iter1,
    top_fu_100,
    DOBDO,
    \buf1_V_reg_739_reg[15] ,
    \buf1_V_reg_739_reg[0] ,
    ram_reg_4);
  output buf_V_0_ce0;
  output buf_V_0_load_reg_7120;
  output \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  output [15:0]D;
  output [15:0]ram_reg_0;
  output [15:0]ram_reg_1;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_2;
  input [0:0]trunc_ln140_reg_677;
  input cmp_i_i382_i_reg_673;
  input [1:0]bottom_fu_92;
  input ram_reg_3;
  input ap_enable_reg_pp1_iter2;
  input ap_enable_reg_pp1_iter3;
  input ap_enable_reg_pp1_iter4;
  input icmp_ln133_reg_686_pp1_iter3_reg;
  input \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  input \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 ;
  input gradx2g_data_full_n;
  input gradx_2_data_empty_n;
  input icmp_ln133_reg_686;
  input ap_enable_reg_pp1_iter1;
  input [1:0]top_fu_100;
  input [15:0]DOBDO;
  input [15:0]\buf1_V_reg_739_reg[15] ;
  input \buf1_V_reg_739_reg[0] ;
  input [15:0]ram_reg_4;

  wire [15:0]D;
  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_2_n_3;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire [1:0]bottom_fu_92;
  wire \buf1_V_reg_739_reg[0] ;
  wire [15:0]\buf1_V_reg_739_reg[15] ;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire buf_V_2_ce1;
  wire [15:0]buf_V_2_load_reg_726;
  wire cmp_i_i382_i_reg_673;
  wire gradx2g_data_full_n;
  wire gradx_2_data_empty_n;
  wire icmp_ln133_reg_686;
  wire icmp_ln133_reg_686_pp1_iter3_reg;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ;
  wire \icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 ;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [10:0]ram_reg_2;
  wire ram_reg_3;
  wire [15:0]ram_reg_4;
  wire ram_reg_i_10__3_n_3;
  wire ram_reg_i_11__3_n_3;
  wire ram_reg_i_12__3_n_3;
  wire ram_reg_i_13__3_n_3;
  wire ram_reg_i_14__3_n_3;
  wire ram_reg_i_15__3_n_3;
  wire ram_reg_i_16__3_n_3;
  wire ram_reg_i_17__3_n_3;
  wire ram_reg_i_2__4_n_3;
  wire ram_reg_i_3__4_n_3;
  wire ram_reg_i_4__4_n_3;
  wire ram_reg_i_5__4_n_3;
  wire ram_reg_i_6__4_n_3;
  wire ram_reg_i_7__4_n_3;
  wire ram_reg_i_8__4_n_3;
  wire ram_reg_i_9__4_n_3;
  wire [1:0]top_fu_100;
  wire [0:0]trunc_ln140_reg_677;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFBFBFBFBFB00FBFB)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_0 ),
        .I1(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0]_1 ),
        .I2(gradx2g_data_full_n),
        .I3(ap_enable_reg_pp1_iter1_i_2_n_3),
        .I4(cmp_i_i382_i_reg_673),
        .I5(gradx_2_data_empty_n),
        .O(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp1_iter1_i_2
       (.I0(icmp_ln133_reg_686),
        .I1(ap_enable_reg_pp1_iter1),
        .O(ap_enable_reg_pp1_iter1_i_2_n_3));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[0]_i_1 
       (.I0(buf_V_2_load_reg_726[0]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[0]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[10]_i_1 
       (.I0(buf_V_2_load_reg_726[10]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[10]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[11]_i_1 
       (.I0(buf_V_2_load_reg_726[11]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[11]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[12]_i_1 
       (.I0(buf_V_2_load_reg_726[12]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[12]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[13]_i_1 
       (.I0(buf_V_2_load_reg_726[13]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[13]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[14]_i_1 
       (.I0(buf_V_2_load_reg_726[14]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[14]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[15]_i_2 
       (.I0(buf_V_2_load_reg_726[15]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[15]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[1]_i_1 
       (.I0(buf_V_2_load_reg_726[1]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[1]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[2]_i_1 
       (.I0(buf_V_2_load_reg_726[2]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[2]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[3]_i_1 
       (.I0(buf_V_2_load_reg_726[3]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[3]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[4]_i_1 
       (.I0(buf_V_2_load_reg_726[4]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[4]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[5]_i_1 
       (.I0(buf_V_2_load_reg_726[5]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[5]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[6]_i_1 
       (.I0(buf_V_2_load_reg_726[6]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[6]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[7]_i_1 
       (.I0(buf_V_2_load_reg_726[7]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[7]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[8]_i_1 
       (.I0(buf_V_2_load_reg_726[8]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[8]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_733[9]_i_1 
       (.I0(buf_V_2_load_reg_726[9]),
        .I1(top_fu_100[1]),
        .I2(DOBDO[9]),
        .I3(top_fu_100[0]),
        .I4(\buf1_V_reg_739_reg[15] [9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[0]_i_1 
       (.I0(buf_V_2_load_reg_726[0]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[0]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [0]),
        .O(ram_reg_1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[10]_i_1 
       (.I0(buf_V_2_load_reg_726[10]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[10]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [10]),
        .O(ram_reg_1[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[11]_i_1 
       (.I0(buf_V_2_load_reg_726[11]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[11]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [11]),
        .O(ram_reg_1[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[12]_i_1 
       (.I0(buf_V_2_load_reg_726[12]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[12]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [12]),
        .O(ram_reg_1[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[13]_i_1 
       (.I0(buf_V_2_load_reg_726[13]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[13]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [13]),
        .O(ram_reg_1[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[14]_i_1 
       (.I0(buf_V_2_load_reg_726[14]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[14]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [14]),
        .O(ram_reg_1[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[15]_i_1 
       (.I0(buf_V_2_load_reg_726[15]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[15]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [15]),
        .O(ram_reg_1[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[1]_i_1 
       (.I0(buf_V_2_load_reg_726[1]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[1]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [1]),
        .O(ram_reg_1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[2]_i_1 
       (.I0(buf_V_2_load_reg_726[2]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[2]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [2]),
        .O(ram_reg_1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[3]_i_1 
       (.I0(buf_V_2_load_reg_726[3]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[3]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [3]),
        .O(ram_reg_1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[4]_i_1 
       (.I0(buf_V_2_load_reg_726[4]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[4]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [4]),
        .O(ram_reg_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[5]_i_1 
       (.I0(buf_V_2_load_reg_726[5]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[5]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [5]),
        .O(ram_reg_1[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[6]_i_1 
       (.I0(buf_V_2_load_reg_726[6]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[6]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [6]),
        .O(ram_reg_1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[7]_i_1 
       (.I0(buf_V_2_load_reg_726[7]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[7]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [7]),
        .O(ram_reg_1[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[8]_i_1 
       (.I0(buf_V_2_load_reg_726[8]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[8]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [8]),
        .O(ram_reg_1[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_739[9]_i_1 
       (.I0(buf_V_2_load_reg_726[9]),
        .I1(top_fu_100[0]),
        .I2(DOBDO[9]),
        .I3(\buf1_V_reg_739_reg[0] ),
        .I4(\buf1_V_reg_739_reg[15] [9]),
        .O(ram_reg_1[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[0]_i_1 
       (.I0(buf_V_2_load_reg_726[0]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[0]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [0]),
        .O(ram_reg_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[10]_i_1 
       (.I0(buf_V_2_load_reg_726[10]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[10]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [10]),
        .O(ram_reg_0[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[11]_i_1 
       (.I0(buf_V_2_load_reg_726[11]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[11]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [11]),
        .O(ram_reg_0[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[12]_i_1 
       (.I0(buf_V_2_load_reg_726[12]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[12]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [12]),
        .O(ram_reg_0[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[13]_i_1 
       (.I0(buf_V_2_load_reg_726[13]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[13]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [13]),
        .O(ram_reg_0[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[14]_i_1 
       (.I0(buf_V_2_load_reg_726[14]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[14]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [14]),
        .O(ram_reg_0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[15]_i_1 
       (.I0(buf_V_2_load_reg_726[15]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[15]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [15]),
        .O(ram_reg_0[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[1]_i_1 
       (.I0(buf_V_2_load_reg_726[1]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[1]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [1]),
        .O(ram_reg_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[2]_i_1 
       (.I0(buf_V_2_load_reg_726[2]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[2]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [2]),
        .O(ram_reg_0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[3]_i_1 
       (.I0(buf_V_2_load_reg_726[3]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[3]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [3]),
        .O(ram_reg_0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[4]_i_1 
       (.I0(buf_V_2_load_reg_726[4]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[4]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [4]),
        .O(ram_reg_0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[5]_i_1 
       (.I0(buf_V_2_load_reg_726[5]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[5]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [5]),
        .O(ram_reg_0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[6]_i_1 
       (.I0(buf_V_2_load_reg_726[6]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[6]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [6]),
        .O(ram_reg_0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[7]_i_1 
       (.I0(buf_V_2_load_reg_726[7]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[7]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [7]),
        .O(ram_reg_0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[8]_i_1 
       (.I0(buf_V_2_load_reg_726[8]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[8]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [8]),
        .O(ram_reg_0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_745[9]_i_1 
       (.I0(buf_V_2_load_reg_726[9]),
        .I1(bottom_fu_92[1]),
        .I2(DOBDO[9]),
        .I3(bottom_fu_92[0]),
        .I4(\buf1_V_reg_739_reg[15] [9]),
        .O(ram_reg_0[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/buf_V_2_U/cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__4_n_3,ram_reg_i_3__4_n_3,ram_reg_i_4__4_n_3,ram_reg_i_5__4_n_3,ram_reg_i_6__4_n_3,ram_reg_i_7__4_n_3,ram_reg_i_8__4_n_3,ram_reg_i_9__4_n_3,ram_reg_i_10__3_n_3,ram_reg_i_11__3_n_3,ram_reg_i_12__3_n_3,ram_reg_i_13__3_n_3,ram_reg_i_14__3_n_3,ram_reg_i_15__3_n_3,ram_reg_i_16__3_n_3,ram_reg_i_17__3_n_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],buf_V_2_load_reg_726}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_2_ce1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_7120),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_2_ce1,buf_V_2_ce1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_10__3
       (.I0(ram_reg_4[7]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_10__3_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_11__3
       (.I0(ram_reg_4[6]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_11__3_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_12__3
       (.I0(ram_reg_4[5]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_12__3_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_13__3
       (.I0(ram_reg_4[4]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_13__3_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_14__3
       (.I0(ram_reg_4[3]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_14__3_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_15__3
       (.I0(ram_reg_4[2]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_15__3_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_16__3
       (.I0(ram_reg_4[1]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_16__3_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_17__3
       (.I0(ram_reg_4[0]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_17__3_n_3));
  LUT6 #(
    .INIT(64'h0000B08000000000)) 
    ram_reg_i_1__8
       (.I0(trunc_ln140_reg_677),
        .I1(cmp_i_i382_i_reg_673),
        .I2(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .I3(bottom_fu_92[1]),
        .I4(ram_reg_3),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_2_ce1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__2
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .O(buf_V_0_ce0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2__4
       (.I0(ram_reg_4[15]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_2__4_n_3));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_3__2
       (.I0(\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] ),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(icmp_ln133_reg_686_pp1_iter3_reg),
        .O(buf_V_0_load_reg_7120));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_3__4
       (.I0(ram_reg_4[14]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_3__4_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_4__4
       (.I0(ram_reg_4[13]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_4__4_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_5__4
       (.I0(ram_reg_4[12]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_5__4_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_6__4
       (.I0(ram_reg_4[11]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_6__4_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_7__4
       (.I0(ram_reg_4[10]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_7__4_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_8__4
       (.I0(ram_reg_4[9]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_8__4_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_9__4
       (.I0(ram_reg_4[8]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677),
        .O(ram_reg_i_9__4_n_3));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_114
   (DOBDO,
    internal_empty_n_reg,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    Q,
    gradx_2_data_empty_n,
    ram_reg_0,
    ram_reg_1,
    ap_block_pp1_stage0_subdone,
    icmp_ln241_reg_619_pp0_iter1_reg,
    ram_reg_2,
    ram_reg_3,
    bottom_fu_92,
    cmp_i_i382_i_reg_673,
    ap_enable_reg_pp1_iter2,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    trunc_ln140_reg_677);
  output [15:0]DOBDO;
  output internal_empty_n_reg;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7120;
  input [10:0]Q;
  input gradx_2_data_empty_n;
  input ram_reg_0;
  input ram_reg_1;
  input ap_block_pp1_stage0_subdone;
  input icmp_ln241_reg_619_pp0_iter1_reg;
  input ram_reg_2;
  input [15:0]ram_reg_3;
  input [1:0]bottom_fu_92;
  input cmp_i_i382_i_reg_673;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_4;
  input [10:0]ram_reg_5;
  input [10:0]ram_reg_6;
  input [1:0]trunc_ln140_reg_677;

  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire [1:0]bottom_fu_92;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire [10:0]buf_V_1_address1;
  wire buf_V_1_ce1;
  wire [15:0]buf_V_1_d1;
  wire buf_V_1_we1;
  wire cmp_i_i382_i_reg_673;
  wire gradx_2_data_empty_n;
  wire icmp_ln241_reg_619_pp0_iter1_reg;
  wire internal_empty_n_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:0]ram_reg_3;
  wire ram_reg_4;
  wire [10:0]ram_reg_5;
  wire [10:0]ram_reg_6;
  wire ram_reg_i_30__0_n_3;
  wire ram_reg_i_32__0_n_3;
  wire [1:0]trunc_ln140_reg_677;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/buf_V_1_U/cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_V_1_address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_1_d1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_1_we1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_7120),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__2
       (.I0(ram_reg_5[2]),
        .I1(ram_reg_i_30__0_n_3),
        .I2(ram_reg_6[2]),
        .O(buf_V_1_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__2
       (.I0(ram_reg_5[1]),
        .I1(ram_reg_i_30__0_n_3),
        .I2(ram_reg_6[1]),
        .O(buf_V_1_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__2
       (.I0(ram_reg_5[0]),
        .I1(ram_reg_i_30__0_n_3),
        .I2(ram_reg_6[0]),
        .O(buf_V_1_address1[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_13__2
       (.I0(ram_reg_3[15]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_14__2
       (.I0(ram_reg_3[14]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_15__1
       (.I0(ram_reg_3[13]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_16__1
       (.I0(ram_reg_3[12]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_17__1
       (.I0(ram_reg_3[11]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_18__1
       (.I0(ram_reg_3[10]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_19__1
       (.I0(ram_reg_3[9]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[9]));
  LUT5 #(
    .INIT(32'h88888F88)) 
    ram_reg_i_1__2
       (.I0(ram_reg_i_30__0_n_3),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(icmp_ln241_reg_619_pp0_iter1_reg),
        .I3(ram_reg_2),
        .I4(internal_empty_n_reg),
        .O(buf_V_1_we1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_20__1
       (.I0(ram_reg_3[8]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_21__1
       (.I0(ram_reg_3[7]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_22__1
       (.I0(ram_reg_3[6]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_23__1
       (.I0(ram_reg_3[5]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_24__1
       (.I0(ram_reg_3[4]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_25__1
       (.I0(ram_reg_3[3]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_26__1
       (.I0(ram_reg_3[2]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_27__0
       (.I0(ram_reg_3[1]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_28__0
       (.I0(ram_reg_3[0]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[0]));
  LUT6 #(
    .INIT(64'hFFFFFB00FB00FB00)) 
    ram_reg_i_29__0
       (.I0(gradx_2_data_empty_n),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(ram_reg_i_30__0_n_3),
        .I5(ap_block_pp1_stage0_subdone),
        .O(buf_V_1_ce1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__3
       (.I0(ram_reg_5[10]),
        .I1(ram_reg_i_30__0_n_3),
        .I2(ram_reg_6[10]),
        .O(buf_V_1_address1[10]));
  LUT6 #(
    .INIT(64'h0100454401000100)) 
    ram_reg_i_30__0
       (.I0(ram_reg_i_32__0_n_3),
        .I1(cmp_i_i382_i_reg_673),
        .I2(bottom_fu_92[1]),
        .I3(bottom_fu_92[0]),
        .I4(trunc_ln140_reg_677[1]),
        .I5(trunc_ln140_reg_677[0]),
        .O(ram_reg_i_30__0_n_3));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_31__2
       (.I0(gradx_2_data_empty_n),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_32__0
       (.I0(ram_reg_4),
        .I1(ap_enable_reg_pp1_iter2),
        .O(ram_reg_i_32__0_n_3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__3
       (.I0(ram_reg_5[9]),
        .I1(ram_reg_i_30__0_n_3),
        .I2(ram_reg_6[9]),
        .O(buf_V_1_address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__3
       (.I0(ram_reg_5[8]),
        .I1(ram_reg_i_30__0_n_3),
        .I2(ram_reg_6[8]),
        .O(buf_V_1_address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__3
       (.I0(ram_reg_5[7]),
        .I1(ram_reg_i_30__0_n_3),
        .I2(ram_reg_6[7]),
        .O(buf_V_1_address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__3
       (.I0(ram_reg_5[6]),
        .I1(ram_reg_i_30__0_n_3),
        .I2(ram_reg_6[6]),
        .O(buf_V_1_address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__3
       (.I0(ram_reg_5[5]),
        .I1(ram_reg_i_30__0_n_3),
        .I2(ram_reg_6[5]),
        .O(buf_V_1_address1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__3
       (.I0(ram_reg_5[4]),
        .I1(ram_reg_i_30__0_n_3),
        .I2(ram_reg_6[4]),
        .O(buf_V_1_address1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__3
       (.I0(ram_reg_5[3]),
        .I1(ram_reg_i_30__0_n_3),
        .I2(ram_reg_6[3]),
        .O(buf_V_1_address1[3]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_115
   (DOBDO,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    Q,
    ap_block_pp1_stage0_subdone,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    gradx_2_data_empty_n,
    ram_reg_3,
    ram_reg_4,
    bottom_fu_92,
    cmp_i_i382_i_reg_673,
    ap_enable_reg_pp1_iter2,
    ram_reg_5,
    ram_reg_6,
    trunc_ln140_reg_677);
  output [15:0]DOBDO;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7120;
  input [10:0]Q;
  input ap_block_pp1_stage0_subdone;
  input [0:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input gradx_2_data_empty_n;
  input [10:0]ram_reg_3;
  input [10:0]ram_reg_4;
  input [1:0]bottom_fu_92;
  input cmp_i_i382_i_reg_673;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_5;
  input [15:0]ram_reg_6;
  input [1:0]trunc_ln140_reg_677;

  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire [1:0]bottom_fu_92;
  wire [10:0]buf_V_0_address1;
  wire buf_V_0_ce0;
  wire buf_V_0_ce1;
  wire [15:0]buf_V_0_d1;
  wire buf_V_0_load_reg_7120;
  wire buf_V_0_we1;
  wire cmp_i_i382_i_reg_673;
  wire gradx_2_data_empty_n;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [10:0]ram_reg_3;
  wire [10:0]ram_reg_4;
  wire ram_reg_5;
  wire [15:0]ram_reg_6;
  wire ram_reg_i_32_n_3;
  wire ram_reg_i_33_n_3;
  wire [1:0]trunc_ln140_reg_677;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/buf_V_0_U/cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_V_0_address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_0_d1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_0_we1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_7120),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__1
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_i_32_n_3),
        .I2(ram_reg_4[4]),
        .O(buf_V_0_address1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__1
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_i_32_n_3),
        .I2(ram_reg_4[3]),
        .O(buf_V_0_address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__1
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_i_32_n_3),
        .I2(ram_reg_4[2]),
        .O(buf_V_0_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__1
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_i_32_n_3),
        .I2(ram_reg_4[1]),
        .O(buf_V_0_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__1
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_i_32_n_3),
        .I2(ram_reg_4[0]),
        .O(buf_V_0_address1[0]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_15__2
       (.I0(ram_reg_6[15]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[15]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_16__2
       (.I0(ram_reg_6[14]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[14]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_17__2
       (.I0(ram_reg_6[13]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[13]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_18__2
       (.I0(ram_reg_6[12]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[12]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_19__2
       (.I0(ram_reg_6[11]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[11]));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    ram_reg_i_1__3
       (.I0(gradx_2_data_empty_n),
        .I1(ram_reg_0),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(ram_reg_i_32_n_3),
        .I5(ap_block_pp1_stage0_subdone),
        .O(buf_V_0_we1));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_20__2
       (.I0(ram_reg_6[10]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[10]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_21__2
       (.I0(ram_reg_6[9]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[9]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_22__2
       (.I0(ram_reg_6[8]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[8]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_23__2
       (.I0(ram_reg_6[7]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[7]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_24__2
       (.I0(ram_reg_6[6]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[6]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_25__2
       (.I0(ram_reg_6[5]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[5]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_26__2
       (.I0(ram_reg_6[4]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[4]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_27__1
       (.I0(ram_reg_6[3]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[3]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_28__1
       (.I0(ram_reg_6[2]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[2]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_29__1
       (.I0(ram_reg_6[1]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[1]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_30__1
       (.I0(ram_reg_6[0]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[0]));
  LUT6 #(
    .INIT(64'hF4F44444F4444444)) 
    ram_reg_i_31
       (.I0(ram_reg_i_32_n_3),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(gradx_2_data_empty_n),
        .O(buf_V_0_ce1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    ram_reg_i_32
       (.I0(ram_reg_i_33_n_3),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_5),
        .O(ram_reg_i_32_n_3));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    ram_reg_i_33
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ram_reg_5),
        .I2(trunc_ln140_reg_677[0]),
        .I3(trunc_ln140_reg_677[1]),
        .I4(cmp_i_i382_i_reg_673),
        .O(ram_reg_i_33_n_3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__2
       (.I0(ram_reg_3[10]),
        .I1(ram_reg_i_32_n_3),
        .I2(ram_reg_4[10]),
        .O(buf_V_0_address1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__2
       (.I0(ram_reg_3[9]),
        .I1(ram_reg_i_32_n_3),
        .I2(ram_reg_4[9]),
        .O(buf_V_0_address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__2
       (.I0(ram_reg_3[8]),
        .I1(ram_reg_i_32_n_3),
        .I2(ram_reg_4[8]),
        .O(buf_V_0_address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__2
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_i_32_n_3),
        .I2(ram_reg_4[7]),
        .O(buf_V_0_address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__2
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_i_32_n_3),
        .I2(ram_reg_4[6]),
        .O(buf_V_0_address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__2
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_i_32_n_3),
        .I2(ram_reg_4[5]),
        .O(buf_V_0_address1[5]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_94
   (DOBDO,
    internal_empty_n_reg,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    Q,
    gradxy_data_empty_n,
    ram_reg_0,
    ram_reg_1,
    ap_block_pp1_stage0_subdone,
    icmp_ln241_reg_619_pp0_iter1_reg,
    ram_reg_2,
    ram_reg_3,
    bottom_fu_92,
    cmp_i_i382_i_reg_673,
    ap_enable_reg_pp1_iter2,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    trunc_ln140_reg_677);
  output [15:0]DOBDO;
  output internal_empty_n_reg;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7120;
  input [10:0]Q;
  input gradxy_data_empty_n;
  input ram_reg_0;
  input ram_reg_1;
  input ap_block_pp1_stage0_subdone;
  input icmp_ln241_reg_619_pp0_iter1_reg;
  input ram_reg_2;
  input [15:0]ram_reg_3;
  input [1:0]bottom_fu_92;
  input cmp_i_i382_i_reg_673;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_4;
  input [10:0]ram_reg_5;
  input [10:0]ram_reg_6;
  input [1:0]trunc_ln140_reg_677;

  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire [1:0]bottom_fu_92;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7120;
  wire [10:0]buf_V_1_address1;
  wire buf_V_1_ce1;
  wire [15:0]buf_V_1_d1;
  wire buf_V_1_we1;
  wire cmp_i_i382_i_reg_673;
  wire gradxy_data_empty_n;
  wire icmp_ln241_reg_619_pp0_iter1_reg;
  wire internal_empty_n_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [15:0]ram_reg_3;
  wire ram_reg_4;
  wire [10:0]ram_reg_5;
  wire [10:0]ram_reg_6;
  wire ram_reg_i_30__4_n_3;
  wire ram_reg_i_32__4_n_3;
  wire [1:0]trunc_ln140_reg_677;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/buf_V_1_U/cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_V_1_address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_1_d1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_1_we1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_7120),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1,buf_V_1_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__8
       (.I0(ram_reg_5[2]),
        .I1(ram_reg_i_30__4_n_3),
        .I2(ram_reg_6[2]),
        .O(buf_V_1_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__8
       (.I0(ram_reg_5[1]),
        .I1(ram_reg_i_30__4_n_3),
        .I2(ram_reg_6[1]),
        .O(buf_V_1_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__8
       (.I0(ram_reg_5[0]),
        .I1(ram_reg_i_30__4_n_3),
        .I2(ram_reg_6[0]),
        .O(buf_V_1_address1[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_13__8
       (.I0(ram_reg_3[15]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_14__8
       (.I0(ram_reg_3[14]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_15__7
       (.I0(ram_reg_3[13]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_16__7
       (.I0(ram_reg_3[12]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_17__7
       (.I0(ram_reg_3[11]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_18__5
       (.I0(ram_reg_3[10]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_19__5
       (.I0(ram_reg_3[9]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[9]));
  LUT5 #(
    .INIT(32'h88888F88)) 
    ram_reg_i_1__6
       (.I0(ram_reg_i_30__4_n_3),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(icmp_ln241_reg_619_pp0_iter1_reg),
        .I3(ram_reg_2),
        .I4(internal_empty_n_reg),
        .O(buf_V_1_we1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_20__5
       (.I0(ram_reg_3[8]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_21__5
       (.I0(ram_reg_3[7]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_22__5
       (.I0(ram_reg_3[6]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_23__5
       (.I0(ram_reg_3[5]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_24__5
       (.I0(ram_reg_3[4]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_25__5
       (.I0(ram_reg_3[3]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_26__5
       (.I0(ram_reg_3[2]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_27__4
       (.I0(ram_reg_3[1]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA2AAAA)) 
    ram_reg_i_28__4
       (.I0(ram_reg_3[0]),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_4),
        .O(buf_V_1_d1[0]));
  LUT6 #(
    .INIT(64'hFFFFFB00FB00FB00)) 
    ram_reg_i_29__4
       (.I0(gradxy_data_empty_n),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .I3(ram_reg_2),
        .I4(ram_reg_i_30__4_n_3),
        .I5(ap_block_pp1_stage0_subdone),
        .O(buf_V_1_ce1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__9
       (.I0(ram_reg_5[10]),
        .I1(ram_reg_i_30__4_n_3),
        .I2(ram_reg_6[10]),
        .O(buf_V_1_address1[10]));
  LUT6 #(
    .INIT(64'h0100454401000100)) 
    ram_reg_i_30__4
       (.I0(ram_reg_i_32__4_n_3),
        .I1(cmp_i_i382_i_reg_673),
        .I2(bottom_fu_92[1]),
        .I3(bottom_fu_92[0]),
        .I4(trunc_ln140_reg_677[1]),
        .I5(trunc_ln140_reg_677[0]),
        .O(ram_reg_i_30__4_n_3));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_31__4
       (.I0(gradxy_data_empty_n),
        .I1(ram_reg_0),
        .I2(ram_reg_1),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_32__4
       (.I0(ram_reg_4),
        .I1(ap_enable_reg_pp1_iter2),
        .O(ram_reg_i_32__4_n_3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__9
       (.I0(ram_reg_5[9]),
        .I1(ram_reg_i_30__4_n_3),
        .I2(ram_reg_6[9]),
        .O(buf_V_1_address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__9
       (.I0(ram_reg_5[8]),
        .I1(ram_reg_i_30__4_n_3),
        .I2(ram_reg_6[8]),
        .O(buf_V_1_address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__9
       (.I0(ram_reg_5[7]),
        .I1(ram_reg_i_30__4_n_3),
        .I2(ram_reg_6[7]),
        .O(buf_V_1_address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__9
       (.I0(ram_reg_5[6]),
        .I1(ram_reg_i_30__4_n_3),
        .I2(ram_reg_6[6]),
        .O(buf_V_1_address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__9
       (.I0(ram_reg_5[5]),
        .I1(ram_reg_i_30__4_n_3),
        .I2(ram_reg_6[5]),
        .O(buf_V_1_address1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__9
       (.I0(ram_reg_5[4]),
        .I1(ram_reg_i_30__4_n_3),
        .I2(ram_reg_6[4]),
        .O(buf_V_1_address1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__9
       (.I0(ram_reg_5[3]),
        .I1(ram_reg_i_30__4_n_3),
        .I2(ram_reg_6[3]),
        .O(buf_V_1_address1[3]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_95
   (DOBDO,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7120,
    Q,
    ap_block_pp1_stage0_subdone,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    gradxy_data_empty_n,
    ram_reg_3,
    ram_reg_4,
    bottom_fu_92,
    cmp_i_i382_i_reg_673,
    ap_enable_reg_pp1_iter2,
    ram_reg_5,
    ram_reg_6,
    trunc_ln140_reg_677);
  output [15:0]DOBDO;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7120;
  input [10:0]Q;
  input ap_block_pp1_stage0_subdone;
  input [0:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input gradxy_data_empty_n;
  input [10:0]ram_reg_3;
  input [10:0]ram_reg_4;
  input [1:0]bottom_fu_92;
  input cmp_i_i382_i_reg_673;
  input ap_enable_reg_pp1_iter2;
  input ram_reg_5;
  input [15:0]ram_reg_6;
  input [1:0]trunc_ln140_reg_677;

  wire [15:0]DOBDO;
  wire [10:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire [1:0]bottom_fu_92;
  wire [10:0]buf_V_0_address1;
  wire buf_V_0_ce0;
  wire buf_V_0_ce1;
  wire [15:0]buf_V_0_d1;
  wire buf_V_0_load_reg_7120;
  wire buf_V_0_we1;
  wire cmp_i_i382_i_reg_673;
  wire gradxy_data_empty_n;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [10:0]ram_reg_3;
  wire [10:0]ram_reg_4;
  wire ram_reg_5;
  wire [15:0]ram_reg_6;
  wire ram_reg_i_32__3_n_3;
  wire ram_reg_i_33__1_n_3;
  wire [1:0]trunc_ln140_reg_677;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/buf_V_0_U/cornerHarris_accel_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,buf_V_0_address1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_0_d1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(buf_V_0_we1),
        .ENBWREN(buf_V_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_7120),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1,buf_V_0_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__7
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_i_32__3_n_3),
        .I2(ram_reg_4[4]),
        .O(buf_V_0_address1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__7
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_i_32__3_n_3),
        .I2(ram_reg_4[3]),
        .O(buf_V_0_address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__7
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_i_32__3_n_3),
        .I2(ram_reg_4[2]),
        .O(buf_V_0_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13__7
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_i_32__3_n_3),
        .I2(ram_reg_4[1]),
        .O(buf_V_0_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14__7
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_i_32__3_n_3),
        .I2(ram_reg_4[0]),
        .O(buf_V_0_address1[0]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_15__8
       (.I0(ram_reg_6[15]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[15]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_16__8
       (.I0(ram_reg_6[14]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[14]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_17__8
       (.I0(ram_reg_6[13]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[13]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_18__6
       (.I0(ram_reg_6[12]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[12]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_19__6
       (.I0(ram_reg_6[11]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[11]));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    ram_reg_i_1__7
       (.I0(gradxy_data_empty_n),
        .I1(ram_reg_0),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(ram_reg_i_32__3_n_3),
        .I5(ap_block_pp1_stage0_subdone),
        .O(buf_V_0_we1));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_20__6
       (.I0(ram_reg_6[10]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[10]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_21__6
       (.I0(ram_reg_6[9]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[9]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_22__6
       (.I0(ram_reg_6[8]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[8]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_23__6
       (.I0(ram_reg_6[7]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[7]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_24__6
       (.I0(ram_reg_6[6]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[6]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_25__6
       (.I0(ram_reg_6[5]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[5]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_26__6
       (.I0(ram_reg_6[4]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[4]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_27__5
       (.I0(ram_reg_6[3]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[3]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_28__5
       (.I0(ram_reg_6[2]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[2]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_29__5
       (.I0(ram_reg_6[1]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[1]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_30__5
       (.I0(ram_reg_6[0]),
        .I1(cmp_i_i382_i_reg_673),
        .I2(trunc_ln140_reg_677[1]),
        .I3(trunc_ln140_reg_677[0]),
        .I4(ram_reg_5),
        .I5(ap_enable_reg_pp1_iter2),
        .O(buf_V_0_d1[0]));
  LUT6 #(
    .INIT(64'hF4F44444F4444444)) 
    ram_reg_i_31__1
       (.I0(ram_reg_i_32__3_n_3),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(gradxy_data_empty_n),
        .O(buf_V_0_ce1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    ram_reg_i_32__3
       (.I0(ram_reg_i_33__1_n_3),
        .I1(bottom_fu_92[0]),
        .I2(bottom_fu_92[1]),
        .I3(cmp_i_i382_i_reg_673),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(ram_reg_5),
        .O(ram_reg_i_32__3_n_3));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    ram_reg_i_33__1
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ram_reg_5),
        .I2(trunc_ln140_reg_677[0]),
        .I3(trunc_ln140_reg_677[1]),
        .I4(cmp_i_i382_i_reg_673),
        .O(ram_reg_i_33__1_n_3));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__8
       (.I0(ram_reg_3[10]),
        .I1(ram_reg_i_32__3_n_3),
        .I2(ram_reg_4[10]),
        .O(buf_V_0_address1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__8
       (.I0(ram_reg_3[9]),
        .I1(ram_reg_i_32__3_n_3),
        .I2(ram_reg_4[9]),
        .O(buf_V_0_address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__8
       (.I0(ram_reg_3[8]),
        .I1(ram_reg_i_32__3_n_3),
        .I2(ram_reg_4[8]),
        .O(buf_V_0_address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__8
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_i_32__3_n_3),
        .I2(ram_reg_4[7]),
        .O(buf_V_0_address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__8
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_i_32__3_n_3),
        .I2(ram_reg_4[6]),
        .O(buf_V_0_address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__8
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_i_32__3_n_3),
        .I2(ram_reg_4[5]),
        .O(buf_V_0_address1[5]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_s
   (Q,
    CO,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read,
    E,
    ap_enable_reg_pp0_iter9_reg_0,
    mOutPtr110_out,
    \dst_buf_V_reg_398_reg[30]_0 ,
    ap_clk,
    SS,
    out,
    B,
    A,
    ap_rst_n,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read,
    score_data_full_n,
    grady2g_data_empty_n,
    gradx2g_data_empty_n,
    gradxyg_data_empty_n,
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start,
    \mOutPtr_reg[3] ,
    start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n,
    D,
    \img_height_read_reg_308_reg[10]_0 ,
    SR,
    S,
    shiftReg_addr,
    ret_14_reg_378_reg_0,
    ret_14_reg_378_reg_1,
    shiftReg_addr_0,
    ret_14_reg_378_reg_2,
    ret_14_reg_378_reg_3,
    ret_14_reg_378_reg_4,
    ret_14_reg_378_reg_5,
    \trunc_ln_reg_341_reg[13]_0 );
  output [2:0]Q;
  output [0:0]CO;
  output xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready;
  output xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read;
  output [0:0]E;
  output ap_enable_reg_pp0_iter9_reg_0;
  output mOutPtr110_out;
  output [30:0]\dst_buf_V_reg_398_reg[30]_0 ;
  input ap_clk;
  input [0:0]SS;
  input [15:0]out;
  input [13:0]B;
  input [13:0]A;
  input ap_rst_n;
  input xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;
  input score_data_full_n;
  input grady2g_data_empty_n;
  input gradx2g_data_empty_n;
  input gradxyg_data_empty_n;
  input xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start;
  input \mOutPtr_reg[3] ;
  input start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n;
  input [10:0]D;
  input [10:0]\img_height_read_reg_308_reg[10]_0 ;
  input [0:0]SR;
  input [0:0]S;
  input shiftReg_addr;
  input [13:0]ret_14_reg_378_reg_0;
  input [13:0]ret_14_reg_378_reg_1;
  input shiftReg_addr_0;
  input [12:0]ret_14_reg_378_reg_2;
  input [12:0]ret_14_reg_378_reg_3;
  input ret_14_reg_378_reg_4;
  input ret_14_reg_378_reg_5;
  input [13:0]\trunc_ln_reg_341_reg[13]_0 ;

  wire [13:0]A;
  wire [13:0]B;
  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_3__4_n_3 ;
  wire \ap_CS_fsm[2]_i_4__4_n_3 ;
  wire \ap_CS_fsm[2]_i_5__4_n_3 ;
  wire \ap_CS_fsm[2]_i_6__4_n_3 ;
  wire \ap_CS_fsm[3]_i_2__4_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_2__4_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_2__4_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2__4_n_6 ;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__8_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__8_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9_i_1_n_3;
  wire ap_enable_reg_pp0_iter9_reg_0;
  wire ap_enable_reg_pp0_iter9_reg_n_3;
  wire ap_rst_n;
  wire [10:0]col_V_11_fu_186_p2;
  wire col_V_reg_160;
  wire col_V_reg_1600;
  wire \col_V_reg_160[10]_i_5_n_3 ;
  wire \col_V_reg_160[10]_i_6_n_3 ;
  wire \col_V_reg_160[10]_i_7_n_3 ;
  wire \col_V_reg_160[10]_i_8_n_3 ;
  wire \col_V_reg_160[10]_i_9_n_3 ;
  wire [10:0]col_V_reg_160_reg;
  wire \col_V_reg_160_reg[10]_i_4_n_4 ;
  wire \col_V_reg_160_reg[10]_i_4_n_5 ;
  wire \col_V_reg_160_reg[10]_i_4_n_6 ;
  wire [45:16]\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 ;
  wire [30:0]dst_buf_V_fu_279_p2;
  wire dst_buf_V_reg_3980;
  wire \dst_buf_V_reg_398[11]_i_2_n_3 ;
  wire \dst_buf_V_reg_398[11]_i_3_n_3 ;
  wire \dst_buf_V_reg_398[11]_i_4_n_3 ;
  wire \dst_buf_V_reg_398[11]_i_5_n_3 ;
  wire \dst_buf_V_reg_398[15]_i_2_n_3 ;
  wire \dst_buf_V_reg_398[15]_i_3_n_3 ;
  wire \dst_buf_V_reg_398[15]_i_4_n_3 ;
  wire \dst_buf_V_reg_398[15]_i_5_n_3 ;
  wire \dst_buf_V_reg_398[19]_i_2_n_3 ;
  wire \dst_buf_V_reg_398[19]_i_3_n_3 ;
  wire \dst_buf_V_reg_398[19]_i_4_n_3 ;
  wire \dst_buf_V_reg_398[19]_i_5_n_3 ;
  wire \dst_buf_V_reg_398[23]_i_2_n_3 ;
  wire \dst_buf_V_reg_398[23]_i_3_n_3 ;
  wire \dst_buf_V_reg_398[23]_i_4_n_3 ;
  wire \dst_buf_V_reg_398[23]_i_5_n_3 ;
  wire \dst_buf_V_reg_398[27]_i_2_n_3 ;
  wire \dst_buf_V_reg_398[27]_i_3_n_3 ;
  wire \dst_buf_V_reg_398[27]_i_4_n_3 ;
  wire \dst_buf_V_reg_398[27]_i_5_n_3 ;
  wire \dst_buf_V_reg_398[30]_i_3_n_3 ;
  wire \dst_buf_V_reg_398[30]_i_4_n_3 ;
  wire \dst_buf_V_reg_398[3]_i_2_n_3 ;
  wire \dst_buf_V_reg_398[3]_i_3_n_3 ;
  wire \dst_buf_V_reg_398[3]_i_4_n_3 ;
  wire \dst_buf_V_reg_398[3]_i_5_n_3 ;
  wire \dst_buf_V_reg_398[7]_i_2_n_3 ;
  wire \dst_buf_V_reg_398[7]_i_3_n_3 ;
  wire \dst_buf_V_reg_398[7]_i_4_n_3 ;
  wire \dst_buf_V_reg_398[7]_i_5_n_3 ;
  wire \dst_buf_V_reg_398_reg[11]_i_1_n_3 ;
  wire \dst_buf_V_reg_398_reg[11]_i_1_n_4 ;
  wire \dst_buf_V_reg_398_reg[11]_i_1_n_5 ;
  wire \dst_buf_V_reg_398_reg[11]_i_1_n_6 ;
  wire \dst_buf_V_reg_398_reg[15]_i_1_n_3 ;
  wire \dst_buf_V_reg_398_reg[15]_i_1_n_4 ;
  wire \dst_buf_V_reg_398_reg[15]_i_1_n_5 ;
  wire \dst_buf_V_reg_398_reg[15]_i_1_n_6 ;
  wire \dst_buf_V_reg_398_reg[19]_i_1_n_3 ;
  wire \dst_buf_V_reg_398_reg[19]_i_1_n_4 ;
  wire \dst_buf_V_reg_398_reg[19]_i_1_n_5 ;
  wire \dst_buf_V_reg_398_reg[19]_i_1_n_6 ;
  wire \dst_buf_V_reg_398_reg[23]_i_1_n_3 ;
  wire \dst_buf_V_reg_398_reg[23]_i_1_n_4 ;
  wire \dst_buf_V_reg_398_reg[23]_i_1_n_5 ;
  wire \dst_buf_V_reg_398_reg[23]_i_1_n_6 ;
  wire \dst_buf_V_reg_398_reg[27]_i_1_n_3 ;
  wire \dst_buf_V_reg_398_reg[27]_i_1_n_4 ;
  wire \dst_buf_V_reg_398_reg[27]_i_1_n_5 ;
  wire \dst_buf_V_reg_398_reg[27]_i_1_n_6 ;
  wire [30:0]\dst_buf_V_reg_398_reg[30]_0 ;
  wire \dst_buf_V_reg_398_reg[30]_i_2_n_5 ;
  wire \dst_buf_V_reg_398_reg[30]_i_2_n_6 ;
  wire \dst_buf_V_reg_398_reg[3]_i_1_n_3 ;
  wire \dst_buf_V_reg_398_reg[3]_i_1_n_4 ;
  wire \dst_buf_V_reg_398_reg[3]_i_1_n_5 ;
  wire \dst_buf_V_reg_398_reg[3]_i_1_n_6 ;
  wire \dst_buf_V_reg_398_reg[7]_i_1_n_3 ;
  wire \dst_buf_V_reg_398_reg[7]_i_1_n_4 ;
  wire \dst_buf_V_reg_398_reg[7]_i_1_n_5 ;
  wire \dst_buf_V_reg_398_reg[7]_i_1_n_6 ;
  wire gradx2g_data_empty_n;
  wire gradxyg_data_empty_n;
  wire grady2g_data_empty_n;
  wire \icmp_ln344_reg_337[0]_i_1_n_3 ;
  wire icmp_ln344_reg_337_pp0_iter1_reg;
  wire \icmp_ln344_reg_337_pp0_iter1_reg[0]_i_1_n_3 ;
  wire icmp_ln344_reg_337_pp0_iter2_reg;
  wire icmp_ln344_reg_337_pp0_iter3_reg;
  wire icmp_ln344_reg_337_pp0_iter4_reg;
  wire icmp_ln344_reg_337_pp0_iter5_reg;
  wire icmp_ln344_reg_337_pp0_iter6_reg;
  wire icmp_ln344_reg_337_pp0_iter7_reg;
  wire icmp_ln344_reg_337_pp0_iter8_reg;
  wire \icmp_ln344_reg_337_reg_n_3_[0] ;
  wire [10:0]img_height_read_reg_308;
  wire [10:0]\img_height_read_reg_308_reg[10]_0 ;
  wire [10:0]img_width_read_reg_313;
  wire [14:0]lhs_V_5_fu_243_p2;
  wire lhs_V_5_reg_3560;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[3] ;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_10;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_11;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_12;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_13;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_14;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_15;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_16;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_17;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_18;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_19;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_20;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_21;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_22;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_23;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_24;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_25;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_26;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_27;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_28;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_29;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_3;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_30;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_4;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_5;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_6;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_7;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_8;
  wire mac_mulsub_14s_14s_28s_28_4_1_U160_n_9;
  wire mul_mul_14s_14s_28_4_1_U158_n_10;
  wire mul_mul_14s_14s_28_4_1_U158_n_11;
  wire mul_mul_14s_14s_28_4_1_U158_n_12;
  wire mul_mul_14s_14s_28_4_1_U158_n_13;
  wire mul_mul_14s_14s_28_4_1_U158_n_14;
  wire mul_mul_14s_14s_28_4_1_U158_n_15;
  wire mul_mul_14s_14s_28_4_1_U158_n_16;
  wire mul_mul_14s_14s_28_4_1_U158_n_17;
  wire mul_mul_14s_14s_28_4_1_U158_n_18;
  wire mul_mul_14s_14s_28_4_1_U158_n_19;
  wire mul_mul_14s_14s_28_4_1_U158_n_20;
  wire mul_mul_14s_14s_28_4_1_U158_n_21;
  wire mul_mul_14s_14s_28_4_1_U158_n_22;
  wire mul_mul_14s_14s_28_4_1_U158_n_23;
  wire mul_mul_14s_14s_28_4_1_U158_n_24;
  wire mul_mul_14s_14s_28_4_1_U158_n_25;
  wire mul_mul_14s_14s_28_4_1_U158_n_26;
  wire mul_mul_14s_14s_28_4_1_U158_n_27;
  wire mul_mul_14s_14s_28_4_1_U158_n_28;
  wire mul_mul_14s_14s_28_4_1_U158_n_29;
  wire mul_mul_14s_14s_28_4_1_U158_n_3;
  wire mul_mul_14s_14s_28_4_1_U158_n_30;
  wire mul_mul_14s_14s_28_4_1_U158_n_4;
  wire mul_mul_14s_14s_28_4_1_U158_n_5;
  wire mul_mul_14s_14s_28_4_1_U158_n_6;
  wire mul_mul_14s_14s_28_4_1_U158_n_7;
  wire mul_mul_14s_14s_28_4_1_U158_n_8;
  wire mul_mul_14s_14s_28_4_1_U158_n_9;
  wire [15:0]out;
  wire p_4_in;
  wire ret_14_reg_3780;
  wire [13:0]ret_14_reg_378_reg_0;
  wire [13:0]ret_14_reg_378_reg_1;
  wire [12:0]ret_14_reg_378_reg_2;
  wire [12:0]ret_14_reg_378_reg_3;
  wire ret_14_reg_378_reg_4;
  wire ret_14_reg_378_reg_5;
  wire ret_14_reg_378_reg_i_10_n_3;
  wire ret_14_reg_378_reg_i_11_n_3;
  wire ret_14_reg_378_reg_i_12_n_3;
  wire ret_14_reg_378_reg_i_13_n_3;
  wire ret_14_reg_378_reg_i_14_n_3;
  wire ret_14_reg_378_reg_i_15_n_3;
  wire ret_14_reg_378_reg_i_16_n_3;
  wire ret_14_reg_378_reg_i_17_n_3;
  wire ret_14_reg_378_reg_i_18_n_3;
  wire ret_14_reg_378_reg_i_19_n_3;
  wire ret_14_reg_378_reg_i_20_n_3;
  wire ret_14_reg_378_reg_i_21_n_3;
  wire ret_14_reg_378_reg_i_22_n_3;
  wire ret_14_reg_378_reg_i_4_n_5;
  wire ret_14_reg_378_reg_i_4_n_6;
  wire ret_14_reg_378_reg_i_5_n_3;
  wire ret_14_reg_378_reg_i_5_n_4;
  wire ret_14_reg_378_reg_i_5_n_5;
  wire ret_14_reg_378_reg_i_5_n_6;
  wire ret_14_reg_378_reg_i_6_n_3;
  wire ret_14_reg_378_reg_i_6_n_4;
  wire ret_14_reg_378_reg_i_6_n_5;
  wire ret_14_reg_378_reg_i_6_n_6;
  wire ret_14_reg_378_reg_i_7_n_3;
  wire ret_14_reg_378_reg_i_7_n_4;
  wire ret_14_reg_378_reg_i_7_n_5;
  wire ret_14_reg_378_reg_i_7_n_6;
  wire ret_14_reg_378_reg_i_8_n_3;
  wire ret_14_reg_378_reg_n_100;
  wire ret_14_reg_378_reg_n_101;
  wire ret_14_reg_378_reg_n_102;
  wire ret_14_reg_378_reg_n_103;
  wire ret_14_reg_378_reg_n_104;
  wire ret_14_reg_378_reg_n_105;
  wire ret_14_reg_378_reg_n_106;
  wire ret_14_reg_378_reg_n_107;
  wire ret_14_reg_378_reg_n_108;
  wire ret_14_reg_378_reg_n_79;
  wire ret_14_reg_378_reg_n_80;
  wire ret_14_reg_378_reg_n_81;
  wire ret_14_reg_378_reg_n_82;
  wire ret_14_reg_378_reg_n_83;
  wire ret_14_reg_378_reg_n_84;
  wire ret_14_reg_378_reg_n_85;
  wire ret_14_reg_378_reg_n_86;
  wire ret_14_reg_378_reg_n_87;
  wire ret_14_reg_378_reg_n_88;
  wire ret_14_reg_378_reg_n_89;
  wire ret_14_reg_378_reg_n_90;
  wire ret_14_reg_378_reg_n_91;
  wire ret_14_reg_378_reg_n_92;
  wire ret_14_reg_378_reg_n_93;
  wire ret_14_reg_378_reg_n_94;
  wire ret_14_reg_378_reg_n_95;
  wire ret_14_reg_378_reg_n_96;
  wire ret_14_reg_378_reg_n_97;
  wire ret_14_reg_378_reg_n_98;
  wire ret_14_reg_378_reg_n_99;
  wire [10:0]row_V_8_fu_175_p2;
  wire [10:0]row_V_8_reg_323;
  wire \row_V_8_reg_323[10]_i_2_n_3 ;
  wire \row_V_reg_149_reg_n_3_[0] ;
  wire \row_V_reg_149_reg_n_3_[10] ;
  wire \row_V_reg_149_reg_n_3_[1] ;
  wire \row_V_reg_149_reg_n_3_[2] ;
  wire \row_V_reg_149_reg_n_3_[3] ;
  wire \row_V_reg_149_reg_n_3_[4] ;
  wire \row_V_reg_149_reg_n_3_[5] ;
  wire \row_V_reg_149_reg_n_3_[6] ;
  wire \row_V_reg_149_reg_n_3_[7] ;
  wire \row_V_reg_149_reg_n_3_[8] ;
  wire \row_V_reg_149_reg_n_3_[9] ;
  wire score_data_full_n;
  wire shiftReg_addr;
  wire shiftReg_addr_0;
  wire start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n;
  wire [27:0]sub_ln69_reg_388;
  wire sub_ln69_reg_3880;
  wire [27:0]sub_ln69_reg_388_pp0_iter7_reg;
  wire [29:0]trace_res2_V_reg_393;
  wire trace_res2_V_reg_3930;
  wire [13:0]trunc_ln_reg_341;
  wire [13:0]\trunc_ln_reg_341_reg[13]_0 ;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__4_O_UNCONNECTED ;
  wire [3:0]\NLW_col_V_reg_160_reg[10]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_dst_buf_V_reg_398_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_dst_buf_V_reg_398_reg[30]_i_2_O_UNCONNECTED ;
  wire NLW_ret_14_reg_378_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ret_14_reg_378_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ret_14_reg_378_reg_OVERFLOW_UNCONNECTED;
  wire NLW_ret_14_reg_378_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ret_14_reg_378_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_ret_14_reg_378_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ret_14_reg_378_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ret_14_reg_378_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ret_14_reg_378_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_ret_14_reg_378_reg_P_UNCONNECTED;
  wire [47:0]NLW_ret_14_reg_378_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_ret_14_reg_378_reg_i_4_CO_UNCONNECTED;
  wire [3:3]NLW_ret_14_reg_378_reg_i_4_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(score_data_full_n),
        .I1(icmp_ln344_reg_337_pp0_iter8_reg),
        .I2(ap_enable_reg_pp0_iter9_reg_n_3),
        .I3(ap_block_pp0_stage0_11001),
        .O(E));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__12 
       (.I0(Q[1]),
        .I1(CO),
        .I2(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__12 
       (.I0(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[2]_i_1__8 
       (.I0(\ap_CS_fsm[3]_i_2__4_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(CO),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_3__4 
       (.I0(\row_V_reg_149_reg_n_3_[9] ),
        .I1(img_height_read_reg_308[9]),
        .I2(img_height_read_reg_308[10]),
        .I3(\row_V_reg_149_reg_n_3_[10] ),
        .O(\ap_CS_fsm[2]_i_3__4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__4 
       (.I0(\row_V_reg_149_reg_n_3_[7] ),
        .I1(img_height_read_reg_308[7]),
        .I2(\row_V_reg_149_reg_n_3_[6] ),
        .I3(img_height_read_reg_308[6]),
        .I4(img_height_read_reg_308[8]),
        .I5(\row_V_reg_149_reg_n_3_[8] ),
        .O(\ap_CS_fsm[2]_i_4__4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__4 
       (.I0(\row_V_reg_149_reg_n_3_[4] ),
        .I1(img_height_read_reg_308[4]),
        .I2(\row_V_reg_149_reg_n_3_[3] ),
        .I3(img_height_read_reg_308[3]),
        .I4(img_height_read_reg_308[5]),
        .I5(\row_V_reg_149_reg_n_3_[5] ),
        .O(\ap_CS_fsm[2]_i_5__4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__4 
       (.I0(\row_V_reg_149_reg_n_3_[1] ),
        .I1(img_height_read_reg_308[1]),
        .I2(\row_V_reg_149_reg_n_3_[0] ),
        .I3(img_height_read_reg_308[0]),
        .I4(img_height_read_reg_308[2]),
        .I5(\row_V_reg_149_reg_n_3_[2] ),
        .O(\ap_CS_fsm[2]_i_6__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__6 
       (.I0(\ap_CS_fsm[3]_i_2__4_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0040004000FF0040)) 
    \ap_CS_fsm[3]_i_2__4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_enable_reg_pp0_iter9_reg_n_3),
        .I5(ap_enable_reg_pp0_iter8),
        .O(\ap_CS_fsm[3]_i_2__4_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__4 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__4_n_4 ,\ap_CS_fsm_reg[2]_i_2__4_n_5 ,\ap_CS_fsm_reg[2]_i_2__4_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_3__4_n_3 ,\ap_CS_fsm[2]_i_4__4_n_3 ,\ap_CS_fsm[2]_i_5__4_n_3 ,\ap_CS_fsm[2]_i_6__4_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1__8
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(p_4_in),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__8_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__8_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__8
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter1_i_1__8_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__8_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SS));
  LUT6 #(
    .INIT(64'hC0A000A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter9_i_1
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(ap_enable_reg_pp0_iter9_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(CO),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter9_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter9_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter9_reg_n_3),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \col_V_reg_160[0]_i_1 
       (.I0(col_V_reg_160_reg[0]),
        .O(col_V_11_fu_186_p2[0]));
  LUT5 #(
    .INIT(32'h44440444)) 
    \col_V_reg_160[10]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(p_4_in),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .O(col_V_reg_160));
  LUT3 #(
    .INIT(8'h40)) 
    \col_V_reg_160[10]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(p_4_in),
        .O(col_V_reg_1600));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_V_reg_160[10]_i_3 
       (.I0(col_V_reg_160_reg[8]),
        .I1(col_V_reg_160_reg[6]),
        .I2(\col_V_reg_160[10]_i_5_n_3 ),
        .I3(col_V_reg_160_reg[7]),
        .I4(col_V_reg_160_reg[9]),
        .I5(col_V_reg_160_reg[10]),
        .O(col_V_11_fu_186_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col_V_reg_160[10]_i_5 
       (.I0(col_V_reg_160_reg[5]),
        .I1(col_V_reg_160_reg[3]),
        .I2(col_V_reg_160_reg[1]),
        .I3(col_V_reg_160_reg[0]),
        .I4(col_V_reg_160_reg[2]),
        .I5(col_V_reg_160_reg[4]),
        .O(\col_V_reg_160[10]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \col_V_reg_160[10]_i_6 
       (.I0(col_V_reg_160_reg[9]),
        .I1(img_width_read_reg_313[9]),
        .I2(img_width_read_reg_313[10]),
        .I3(col_V_reg_160_reg[10]),
        .O(\col_V_reg_160[10]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_V_reg_160[10]_i_7 
       (.I0(col_V_reg_160_reg[7]),
        .I1(img_width_read_reg_313[7]),
        .I2(col_V_reg_160_reg[6]),
        .I3(img_width_read_reg_313[6]),
        .I4(col_V_reg_160_reg[8]),
        .I5(img_width_read_reg_313[8]),
        .O(\col_V_reg_160[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_V_reg_160[10]_i_8 
       (.I0(col_V_reg_160_reg[4]),
        .I1(img_width_read_reg_313[4]),
        .I2(col_V_reg_160_reg[3]),
        .I3(img_width_read_reg_313[3]),
        .I4(col_V_reg_160_reg[5]),
        .I5(img_width_read_reg_313[5]),
        .O(\col_V_reg_160[10]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_V_reg_160[10]_i_9 
       (.I0(col_V_reg_160_reg[1]),
        .I1(img_width_read_reg_313[1]),
        .I2(col_V_reg_160_reg[0]),
        .I3(img_width_read_reg_313[0]),
        .I4(col_V_reg_160_reg[2]),
        .I5(img_width_read_reg_313[2]),
        .O(\col_V_reg_160[10]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_V_reg_160[1]_i_1 
       (.I0(col_V_reg_160_reg[0]),
        .I1(col_V_reg_160_reg[1]),
        .O(col_V_11_fu_186_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_V_reg_160[2]_i_1 
       (.I0(col_V_reg_160_reg[0]),
        .I1(col_V_reg_160_reg[1]),
        .I2(col_V_reg_160_reg[2]),
        .O(col_V_11_fu_186_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_V_reg_160[3]_i_1 
       (.I0(col_V_reg_160_reg[1]),
        .I1(col_V_reg_160_reg[0]),
        .I2(col_V_reg_160_reg[2]),
        .I3(col_V_reg_160_reg[3]),
        .O(col_V_11_fu_186_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_V_reg_160[4]_i_1 
       (.I0(col_V_reg_160_reg[2]),
        .I1(col_V_reg_160_reg[0]),
        .I2(col_V_reg_160_reg[1]),
        .I3(col_V_reg_160_reg[3]),
        .I4(col_V_reg_160_reg[4]),
        .O(col_V_11_fu_186_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_V_reg_160[5]_i_1 
       (.I0(col_V_reg_160_reg[3]),
        .I1(col_V_reg_160_reg[1]),
        .I2(col_V_reg_160_reg[0]),
        .I3(col_V_reg_160_reg[2]),
        .I4(col_V_reg_160_reg[4]),
        .I5(col_V_reg_160_reg[5]),
        .O(col_V_11_fu_186_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_V_reg_160[6]_i_1 
       (.I0(\col_V_reg_160[10]_i_5_n_3 ),
        .I1(col_V_reg_160_reg[6]),
        .O(col_V_11_fu_186_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_V_reg_160[7]_i_1 
       (.I0(\col_V_reg_160[10]_i_5_n_3 ),
        .I1(col_V_reg_160_reg[6]),
        .I2(col_V_reg_160_reg[7]),
        .O(col_V_11_fu_186_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_V_reg_160[8]_i_1 
       (.I0(col_V_reg_160_reg[6]),
        .I1(\col_V_reg_160[10]_i_5_n_3 ),
        .I2(col_V_reg_160_reg[7]),
        .I3(col_V_reg_160_reg[8]),
        .O(col_V_11_fu_186_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_V_reg_160[9]_i_1 
       (.I0(col_V_reg_160_reg[7]),
        .I1(\col_V_reg_160[10]_i_5_n_3 ),
        .I2(col_V_reg_160_reg[6]),
        .I3(col_V_reg_160_reg[8]),
        .I4(col_V_reg_160_reg[9]),
        .O(col_V_11_fu_186_p2[9]));
  FDRE \col_V_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_1600),
        .D(col_V_11_fu_186_p2[0]),
        .Q(col_V_reg_160_reg[0]),
        .R(col_V_reg_160));
  FDRE \col_V_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_1600),
        .D(col_V_11_fu_186_p2[10]),
        .Q(col_V_reg_160_reg[10]),
        .R(col_V_reg_160));
  CARRY4 \col_V_reg_160_reg[10]_i_4 
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,\col_V_reg_160_reg[10]_i_4_n_4 ,\col_V_reg_160_reg[10]_i_4_n_5 ,\col_V_reg_160_reg[10]_i_4_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_col_V_reg_160_reg[10]_i_4_O_UNCONNECTED [3:0]),
        .S({\col_V_reg_160[10]_i_6_n_3 ,\col_V_reg_160[10]_i_7_n_3 ,\col_V_reg_160[10]_i_8_n_3 ,\col_V_reg_160[10]_i_9_n_3 }));
  FDRE \col_V_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_1600),
        .D(col_V_11_fu_186_p2[1]),
        .Q(col_V_reg_160_reg[1]),
        .R(col_V_reg_160));
  FDRE \col_V_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_1600),
        .D(col_V_11_fu_186_p2[2]),
        .Q(col_V_reg_160_reg[2]),
        .R(col_V_reg_160));
  FDRE \col_V_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_1600),
        .D(col_V_11_fu_186_p2[3]),
        .Q(col_V_reg_160_reg[3]),
        .R(col_V_reg_160));
  FDRE \col_V_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_1600),
        .D(col_V_11_fu_186_p2[4]),
        .Q(col_V_reg_160_reg[4]),
        .R(col_V_reg_160));
  FDRE \col_V_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_1600),
        .D(col_V_11_fu_186_p2[5]),
        .Q(col_V_reg_160_reg[5]),
        .R(col_V_reg_160));
  FDRE \col_V_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_1600),
        .D(col_V_11_fu_186_p2[6]),
        .Q(col_V_reg_160_reg[6]),
        .R(col_V_reg_160));
  FDRE \col_V_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_1600),
        .D(col_V_11_fu_186_p2[7]),
        .Q(col_V_reg_160_reg[7]),
        .R(col_V_reg_160));
  FDRE \col_V_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_1600),
        .D(col_V_11_fu_186_p2[8]),
        .Q(col_V_reg_160_reg[8]),
        .R(col_V_reg_160));
  FDRE \col_V_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_1600),
        .D(col_V_11_fu_186_p2[9]),
        .Q(col_V_reg_160_reg[9]),
        .R(col_V_reg_160));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[11]_i_2 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[11]),
        .I1(trace_res2_V_reg_393[11]),
        .O(\dst_buf_V_reg_398[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[11]_i_3 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[10]),
        .I1(trace_res2_V_reg_393[10]),
        .O(\dst_buf_V_reg_398[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[11]_i_4 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[9]),
        .I1(trace_res2_V_reg_393[9]),
        .O(\dst_buf_V_reg_398[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[11]_i_5 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[8]),
        .I1(trace_res2_V_reg_393[8]),
        .O(\dst_buf_V_reg_398[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[15]_i_2 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[15]),
        .I1(trace_res2_V_reg_393[15]),
        .O(\dst_buf_V_reg_398[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[15]_i_3 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[14]),
        .I1(trace_res2_V_reg_393[14]),
        .O(\dst_buf_V_reg_398[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[15]_i_4 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[13]),
        .I1(trace_res2_V_reg_393[13]),
        .O(\dst_buf_V_reg_398[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[15]_i_5 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[12]),
        .I1(trace_res2_V_reg_393[12]),
        .O(\dst_buf_V_reg_398[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[19]_i_2 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[19]),
        .I1(trace_res2_V_reg_393[19]),
        .O(\dst_buf_V_reg_398[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[19]_i_3 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[18]),
        .I1(trace_res2_V_reg_393[18]),
        .O(\dst_buf_V_reg_398[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[19]_i_4 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[17]),
        .I1(trace_res2_V_reg_393[17]),
        .O(\dst_buf_V_reg_398[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[19]_i_5 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[16]),
        .I1(trace_res2_V_reg_393[16]),
        .O(\dst_buf_V_reg_398[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[23]_i_2 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[23]),
        .I1(trace_res2_V_reg_393[23]),
        .O(\dst_buf_V_reg_398[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[23]_i_3 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[22]),
        .I1(trace_res2_V_reg_393[22]),
        .O(\dst_buf_V_reg_398[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[23]_i_4 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[21]),
        .I1(trace_res2_V_reg_393[21]),
        .O(\dst_buf_V_reg_398[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[23]_i_5 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[20]),
        .I1(trace_res2_V_reg_393[20]),
        .O(\dst_buf_V_reg_398[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[27]_i_2 
       (.I0(trace_res2_V_reg_393[27]),
        .I1(sub_ln69_reg_388_pp0_iter7_reg[27]),
        .O(\dst_buf_V_reg_398[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[27]_i_3 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[26]),
        .I1(trace_res2_V_reg_393[26]),
        .O(\dst_buf_V_reg_398[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[27]_i_4 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[25]),
        .I1(trace_res2_V_reg_393[25]),
        .O(\dst_buf_V_reg_398[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[27]_i_5 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[24]),
        .I1(trace_res2_V_reg_393[24]),
        .O(\dst_buf_V_reg_398[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dst_buf_V_reg_398[30]_i_1 
       (.I0(icmp_ln344_reg_337_pp0_iter7_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(dst_buf_V_reg_3980));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[30]_i_3 
       (.I0(trace_res2_V_reg_393[28]),
        .I1(trace_res2_V_reg_393[29]),
        .O(\dst_buf_V_reg_398[30]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[30]_i_4 
       (.I0(trace_res2_V_reg_393[27]),
        .I1(trace_res2_V_reg_393[28]),
        .O(\dst_buf_V_reg_398[30]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[3]_i_2 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[3]),
        .I1(trace_res2_V_reg_393[3]),
        .O(\dst_buf_V_reg_398[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[3]_i_3 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[2]),
        .I1(trace_res2_V_reg_393[2]),
        .O(\dst_buf_V_reg_398[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[3]_i_4 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[1]),
        .I1(trace_res2_V_reg_393[1]),
        .O(\dst_buf_V_reg_398[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[3]_i_5 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[0]),
        .I1(trace_res2_V_reg_393[0]),
        .O(\dst_buf_V_reg_398[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[7]_i_2 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[7]),
        .I1(trace_res2_V_reg_393[7]),
        .O(\dst_buf_V_reg_398[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[7]_i_3 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[6]),
        .I1(trace_res2_V_reg_393[6]),
        .O(\dst_buf_V_reg_398[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[7]_i_4 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[5]),
        .I1(trace_res2_V_reg_393[5]),
        .O(\dst_buf_V_reg_398[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dst_buf_V_reg_398[7]_i_5 
       (.I0(sub_ln69_reg_388_pp0_iter7_reg[4]),
        .I1(trace_res2_V_reg_393[4]),
        .O(\dst_buf_V_reg_398[7]_i_5_n_3 ));
  FDRE \dst_buf_V_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[0]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [0]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[10] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[10]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [10]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[11] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[11]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [11]),
        .R(1'b0));
  CARRY4 \dst_buf_V_reg_398_reg[11]_i_1 
       (.CI(\dst_buf_V_reg_398_reg[7]_i_1_n_3 ),
        .CO({\dst_buf_V_reg_398_reg[11]_i_1_n_3 ,\dst_buf_V_reg_398_reg[11]_i_1_n_4 ,\dst_buf_V_reg_398_reg[11]_i_1_n_5 ,\dst_buf_V_reg_398_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln69_reg_388_pp0_iter7_reg[11:8]),
        .O(dst_buf_V_fu_279_p2[11:8]),
        .S({\dst_buf_V_reg_398[11]_i_2_n_3 ,\dst_buf_V_reg_398[11]_i_3_n_3 ,\dst_buf_V_reg_398[11]_i_4_n_3 ,\dst_buf_V_reg_398[11]_i_5_n_3 }));
  FDRE \dst_buf_V_reg_398_reg[12] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[12]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [12]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[13] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[13]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [13]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[14] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[14]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [14]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[15] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[15]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [15]),
        .R(1'b0));
  CARRY4 \dst_buf_V_reg_398_reg[15]_i_1 
       (.CI(\dst_buf_V_reg_398_reg[11]_i_1_n_3 ),
        .CO({\dst_buf_V_reg_398_reg[15]_i_1_n_3 ,\dst_buf_V_reg_398_reg[15]_i_1_n_4 ,\dst_buf_V_reg_398_reg[15]_i_1_n_5 ,\dst_buf_V_reg_398_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln69_reg_388_pp0_iter7_reg[15:12]),
        .O(dst_buf_V_fu_279_p2[15:12]),
        .S({\dst_buf_V_reg_398[15]_i_2_n_3 ,\dst_buf_V_reg_398[15]_i_3_n_3 ,\dst_buf_V_reg_398[15]_i_4_n_3 ,\dst_buf_V_reg_398[15]_i_5_n_3 }));
  FDRE \dst_buf_V_reg_398_reg[16] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[16]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [16]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[17] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[17]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [17]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[18] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[18]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [18]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[19] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[19]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [19]),
        .R(1'b0));
  CARRY4 \dst_buf_V_reg_398_reg[19]_i_1 
       (.CI(\dst_buf_V_reg_398_reg[15]_i_1_n_3 ),
        .CO({\dst_buf_V_reg_398_reg[19]_i_1_n_3 ,\dst_buf_V_reg_398_reg[19]_i_1_n_4 ,\dst_buf_V_reg_398_reg[19]_i_1_n_5 ,\dst_buf_V_reg_398_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln69_reg_388_pp0_iter7_reg[19:16]),
        .O(dst_buf_V_fu_279_p2[19:16]),
        .S({\dst_buf_V_reg_398[19]_i_2_n_3 ,\dst_buf_V_reg_398[19]_i_3_n_3 ,\dst_buf_V_reg_398[19]_i_4_n_3 ,\dst_buf_V_reg_398[19]_i_5_n_3 }));
  FDRE \dst_buf_V_reg_398_reg[1] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[1]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [1]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[20] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[20]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [20]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[21] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[21]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [21]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[22] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[22]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [22]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[23] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[23]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [23]),
        .R(1'b0));
  CARRY4 \dst_buf_V_reg_398_reg[23]_i_1 
       (.CI(\dst_buf_V_reg_398_reg[19]_i_1_n_3 ),
        .CO({\dst_buf_V_reg_398_reg[23]_i_1_n_3 ,\dst_buf_V_reg_398_reg[23]_i_1_n_4 ,\dst_buf_V_reg_398_reg[23]_i_1_n_5 ,\dst_buf_V_reg_398_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln69_reg_388_pp0_iter7_reg[23:20]),
        .O(dst_buf_V_fu_279_p2[23:20]),
        .S({\dst_buf_V_reg_398[23]_i_2_n_3 ,\dst_buf_V_reg_398[23]_i_3_n_3 ,\dst_buf_V_reg_398[23]_i_4_n_3 ,\dst_buf_V_reg_398[23]_i_5_n_3 }));
  FDRE \dst_buf_V_reg_398_reg[24] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[24]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [24]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[25] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[25]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [25]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[26] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[26]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [26]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[27] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[27]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [27]),
        .R(1'b0));
  CARRY4 \dst_buf_V_reg_398_reg[27]_i_1 
       (.CI(\dst_buf_V_reg_398_reg[23]_i_1_n_3 ),
        .CO({\dst_buf_V_reg_398_reg[27]_i_1_n_3 ,\dst_buf_V_reg_398_reg[27]_i_1_n_4 ,\dst_buf_V_reg_398_reg[27]_i_1_n_5 ,\dst_buf_V_reg_398_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({trace_res2_V_reg_393[27],sub_ln69_reg_388_pp0_iter7_reg[26:24]}),
        .O(dst_buf_V_fu_279_p2[27:24]),
        .S({\dst_buf_V_reg_398[27]_i_2_n_3 ,\dst_buf_V_reg_398[27]_i_3_n_3 ,\dst_buf_V_reg_398[27]_i_4_n_3 ,\dst_buf_V_reg_398[27]_i_5_n_3 }));
  FDRE \dst_buf_V_reg_398_reg[28] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[28]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [28]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[29] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[29]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [29]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[2] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[2]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [2]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[30] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[30]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [30]),
        .R(1'b0));
  CARRY4 \dst_buf_V_reg_398_reg[30]_i_2 
       (.CI(\dst_buf_V_reg_398_reg[27]_i_1_n_3 ),
        .CO({\NLW_dst_buf_V_reg_398_reg[30]_i_2_CO_UNCONNECTED [3:2],\dst_buf_V_reg_398_reg[30]_i_2_n_5 ,\dst_buf_V_reg_398_reg[30]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,trace_res2_V_reg_393[29:28]}),
        .O({\NLW_dst_buf_V_reg_398_reg[30]_i_2_O_UNCONNECTED [3],dst_buf_V_fu_279_p2[30:28]}),
        .S({1'b0,1'b1,\dst_buf_V_reg_398[30]_i_3_n_3 ,\dst_buf_V_reg_398[30]_i_4_n_3 }));
  FDRE \dst_buf_V_reg_398_reg[3] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[3]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [3]),
        .R(1'b0));
  CARRY4 \dst_buf_V_reg_398_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dst_buf_V_reg_398_reg[3]_i_1_n_3 ,\dst_buf_V_reg_398_reg[3]_i_1_n_4 ,\dst_buf_V_reg_398_reg[3]_i_1_n_5 ,\dst_buf_V_reg_398_reg[3]_i_1_n_6 }),
        .CYINIT(1'b1),
        .DI(sub_ln69_reg_388_pp0_iter7_reg[3:0]),
        .O(dst_buf_V_fu_279_p2[3:0]),
        .S({\dst_buf_V_reg_398[3]_i_2_n_3 ,\dst_buf_V_reg_398[3]_i_3_n_3 ,\dst_buf_V_reg_398[3]_i_4_n_3 ,\dst_buf_V_reg_398[3]_i_5_n_3 }));
  FDRE \dst_buf_V_reg_398_reg[4] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[4]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [4]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[5] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[5]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [5]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[6] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[6]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [6]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[7] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[7]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [7]),
        .R(1'b0));
  CARRY4 \dst_buf_V_reg_398_reg[7]_i_1 
       (.CI(\dst_buf_V_reg_398_reg[3]_i_1_n_3 ),
        .CO({\dst_buf_V_reg_398_reg[7]_i_1_n_3 ,\dst_buf_V_reg_398_reg[7]_i_1_n_4 ,\dst_buf_V_reg_398_reg[7]_i_1_n_5 ,\dst_buf_V_reg_398_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(sub_ln69_reg_388_pp0_iter7_reg[7:4]),
        .O(dst_buf_V_fu_279_p2[7:4]),
        .S({\dst_buf_V_reg_398[7]_i_2_n_3 ,\dst_buf_V_reg_398[7]_i_3_n_3 ,\dst_buf_V_reg_398[7]_i_4_n_3 ,\dst_buf_V_reg_398[7]_i_5_n_3 }));
  FDRE \dst_buf_V_reg_398_reg[8] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[8]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [8]),
        .R(1'b0));
  FDRE \dst_buf_V_reg_398_reg[9] 
       (.C(ap_clk),
        .CE(dst_buf_V_reg_3980),
        .D(dst_buf_V_fu_279_p2[9]),
        .Q(\dst_buf_V_reg_398_reg[30]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln344_reg_337[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(p_4_in),
        .I2(\icmp_ln344_reg_337_reg_n_3_[0] ),
        .O(\icmp_ln344_reg_337[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln344_reg_337_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln344_reg_337_reg_n_3_[0] ),
        .I1(p_4_in),
        .I2(icmp_ln344_reg_337_pp0_iter1_reg),
        .O(\icmp_ln344_reg_337_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln344_reg_337_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln344_reg_337_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(icmp_ln344_reg_337_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln344_reg_337_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln344_reg_337_pp0_iter1_reg),
        .Q(icmp_ln344_reg_337_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln344_reg_337_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln344_reg_337_pp0_iter2_reg),
        .Q(icmp_ln344_reg_337_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln344_reg_337_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln344_reg_337_pp0_iter3_reg),
        .Q(icmp_ln344_reg_337_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln344_reg_337_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln344_reg_337_pp0_iter4_reg),
        .Q(icmp_ln344_reg_337_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln344_reg_337_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln344_reg_337_pp0_iter5_reg),
        .Q(icmp_ln344_reg_337_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln344_reg_337_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln344_reg_337_pp0_iter6_reg),
        .Q(icmp_ln344_reg_337_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln344_reg_337_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln344_reg_337_pp0_iter7_reg),
        .Q(icmp_ln344_reg_337_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln344_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln344_reg_337[0]_i_1_n_3 ),
        .Q(\icmp_ln344_reg_337_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \img_height_read_reg_308_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_308_reg[10]_0 [0]),
        .Q(img_height_read_reg_308[0]),
        .R(1'b0));
  FDRE \img_height_read_reg_308_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_308_reg[10]_0 [10]),
        .Q(img_height_read_reg_308[10]),
        .R(1'b0));
  FDRE \img_height_read_reg_308_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_308_reg[10]_0 [1]),
        .Q(img_height_read_reg_308[1]),
        .R(1'b0));
  FDRE \img_height_read_reg_308_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_308_reg[10]_0 [2]),
        .Q(img_height_read_reg_308[2]),
        .R(1'b0));
  FDRE \img_height_read_reg_308_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_308_reg[10]_0 [3]),
        .Q(img_height_read_reg_308[3]),
        .R(1'b0));
  FDRE \img_height_read_reg_308_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_308_reg[10]_0 [4]),
        .Q(img_height_read_reg_308[4]),
        .R(1'b0));
  FDRE \img_height_read_reg_308_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_308_reg[10]_0 [5]),
        .Q(img_height_read_reg_308[5]),
        .R(1'b0));
  FDRE \img_height_read_reg_308_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_308_reg[10]_0 [6]),
        .Q(img_height_read_reg_308[6]),
        .R(1'b0));
  FDRE \img_height_read_reg_308_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_308_reg[10]_0 [7]),
        .Q(img_height_read_reg_308[7]),
        .R(1'b0));
  FDRE \img_height_read_reg_308_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_308_reg[10]_0 [8]),
        .Q(img_height_read_reg_308[8]),
        .R(1'b0));
  FDRE \img_height_read_reg_308_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_308_reg[10]_0 [9]),
        .Q(img_height_read_reg_308[9]),
        .R(1'b0));
  FDRE \img_width_read_reg_313_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(img_width_read_reg_313[0]),
        .R(1'b0));
  FDRE \img_width_read_reg_313_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(img_width_read_reg_313[10]),
        .R(1'b0));
  FDRE \img_width_read_reg_313_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(img_width_read_reg_313[1]),
        .R(1'b0));
  FDRE \img_width_read_reg_313_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(img_width_read_reg_313[2]),
        .R(1'b0));
  FDRE \img_width_read_reg_313_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(img_width_read_reg_313[3]),
        .R(1'b0));
  FDRE \img_width_read_reg_313_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(img_width_read_reg_313[4]),
        .R(1'b0));
  FDRE \img_width_read_reg_313_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(img_width_read_reg_313[5]),
        .R(1'b0));
  FDRE \img_width_read_reg_313_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(img_width_read_reg_313[6]),
        .R(1'b0));
  FDRE \img_width_read_reg_313_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(img_width_read_reg_313[7]),
        .R(1'b0));
  FDRE \img_width_read_reg_313_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(img_width_read_reg_313[8]),
        .R(1'b0));
  FDRE \img_width_read_reg_313_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(img_width_read_reg_313[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3__2
       (.I0(Q[1]),
        .I1(CO),
        .O(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mOutPtr[1]_i_2__15 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_enable_reg_pp0_iter9_reg_n_3),
        .I2(icmp_ln344_reg_337_pp0_iter8_reg),
        .I3(score_data_full_n),
        .O(ap_enable_reg_pp0_iter9_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \mOutPtr[1]_i_3__5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln344_reg_337_reg_n_3_[0] ),
        .I3(ap_block_pp0_stage0_11001),
        .O(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[3]_i_4 
       (.I0(CO),
        .I1(Q[1]),
        .I2(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start),
        .I3(\mOutPtr_reg[3] ),
        .I4(start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n),
        .O(mOutPtr110_out));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1 mac_mulsub_14s_14s_28s_28_4_1_U160
       (.D({mac_mulsub_14s_14s_28s_28_4_1_U160_n_3,mac_mulsub_14s_14s_28s_28_4_1_U160_n_4,mac_mulsub_14s_14s_28s_28_4_1_U160_n_5,mac_mulsub_14s_14s_28s_28_4_1_U160_n_6,mac_mulsub_14s_14s_28s_28_4_1_U160_n_7,mac_mulsub_14s_14s_28s_28_4_1_U160_n_8,mac_mulsub_14s_14s_28s_28_4_1_U160_n_9,mac_mulsub_14s_14s_28s_28_4_1_U160_n_10,mac_mulsub_14s_14s_28s_28_4_1_U160_n_11,mac_mulsub_14s_14s_28s_28_4_1_U160_n_12,mac_mulsub_14s_14s_28s_28_4_1_U160_n_13,mac_mulsub_14s_14s_28s_28_4_1_U160_n_14,mac_mulsub_14s_14s_28s_28_4_1_U160_n_15,mac_mulsub_14s_14s_28s_28_4_1_U160_n_16,mac_mulsub_14s_14s_28s_28_4_1_U160_n_17,mac_mulsub_14s_14s_28s_28_4_1_U160_n_18,mac_mulsub_14s_14s_28s_28_4_1_U160_n_19,mac_mulsub_14s_14s_28s_28_4_1_U160_n_20,mac_mulsub_14s_14s_28s_28_4_1_U160_n_21,mac_mulsub_14s_14s_28s_28_4_1_U160_n_22,mac_mulsub_14s_14s_28s_28_4_1_U160_n_23,mac_mulsub_14s_14s_28s_28_4_1_U160_n_24,mac_mulsub_14s_14s_28s_28_4_1_U160_n_25,mac_mulsub_14s_14s_28s_28_4_1_U160_n_26,mac_mulsub_14s_14s_28s_28_4_1_U160_n_27,mac_mulsub_14s_14s_28s_28_4_1_U160_n_28,mac_mulsub_14s_14s_28s_28_4_1_U160_n_29,mac_mulsub_14s_14s_28s_28_4_1_U160_n_30}),
        .P({mul_mul_14s_14s_28_4_1_U158_n_3,mul_mul_14s_14s_28_4_1_U158_n_4,mul_mul_14s_14s_28_4_1_U158_n_5,mul_mul_14s_14s_28_4_1_U158_n_6,mul_mul_14s_14s_28_4_1_U158_n_7,mul_mul_14s_14s_28_4_1_U158_n_8,mul_mul_14s_14s_28_4_1_U158_n_9,mul_mul_14s_14s_28_4_1_U158_n_10,mul_mul_14s_14s_28_4_1_U158_n_11,mul_mul_14s_14s_28_4_1_U158_n_12,mul_mul_14s_14s_28_4_1_U158_n_13,mul_mul_14s_14s_28_4_1_U158_n_14,mul_mul_14s_14s_28_4_1_U158_n_15,mul_mul_14s_14s_28_4_1_U158_n_16,mul_mul_14s_14s_28_4_1_U158_n_17,mul_mul_14s_14s_28_4_1_U158_n_18,mul_mul_14s_14s_28_4_1_U158_n_19,mul_mul_14s_14s_28_4_1_U158_n_20,mul_mul_14s_14s_28_4_1_U158_n_21,mul_mul_14s_14s_28_4_1_U158_n_22,mul_mul_14s_14s_28_4_1_U158_n_23,mul_mul_14s_14s_28_4_1_U158_n_24,mul_mul_14s_14s_28_4_1_U158_n_25,mul_mul_14s_14s_28_4_1_U158_n_26,mul_mul_14s_14s_28_4_1_U158_n_27,mul_mul_14s_14s_28_4_1_U158_n_28,mul_mul_14s_14s_28_4_1_U158_n_29,mul_mul_14s_14s_28_4_1_U158_n_30}),
        .Q(trunc_ln_reg_341),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .gradx2g_data_empty_n(gradx2g_data_empty_n),
        .gradxyg_data_empty_n(gradxyg_data_empty_n),
        .grady2g_data_empty_n(grady2g_data_empty_n),
        .\icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2 (ap_enable_reg_pp0_iter1_reg_n_3),
        .\icmp_ln344_reg_337_pp0_iter2_reg[0]_i_2_0 (\icmp_ln344_reg_337_reg_n_3_[0] ),
        .icmp_ln344_reg_337_pp0_iter3_reg(icmp_ln344_reg_337_pp0_iter3_reg),
        .icmp_ln344_reg_337_pp0_iter8_reg(icmp_ln344_reg_337_pp0_iter8_reg),
        .p_4_in(p_4_in),
        .p_reg_reg(ap_enable_reg_pp0_iter9_reg_n_3),
        .ret_14_reg_3780(ret_14_reg_3780),
        .score_data_full_n(score_data_full_n));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_30s_16ns_46_3_1 mul_30s_16ns_46_3_1_U157
       (.D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 ),
        .P({ret_14_reg_378_reg_n_79,ret_14_reg_378_reg_n_80,ret_14_reg_378_reg_n_81,ret_14_reg_378_reg_n_82,ret_14_reg_378_reg_n_83,ret_14_reg_378_reg_n_84,ret_14_reg_378_reg_n_85,ret_14_reg_378_reg_n_86,ret_14_reg_378_reg_n_87,ret_14_reg_378_reg_n_88,ret_14_reg_378_reg_n_89,ret_14_reg_378_reg_n_90,ret_14_reg_378_reg_n_91,ret_14_reg_378_reg_n_92,ret_14_reg_378_reg_n_93,ret_14_reg_378_reg_n_94,ret_14_reg_378_reg_n_95,ret_14_reg_378_reg_n_96,ret_14_reg_378_reg_n_97,ret_14_reg_378_reg_n_98,ret_14_reg_378_reg_n_99,ret_14_reg_378_reg_n_100,ret_14_reg_378_reg_n_101,ret_14_reg_378_reg_n_102,ret_14_reg_378_reg_n_103,ret_14_reg_378_reg_n_104,ret_14_reg_378_reg_n_105,ret_14_reg_378_reg_n_106,ret_14_reg_378_reg_n_107,ret_14_reg_378_reg_n_108}),
        .Q({ap_CS_fsm_pp0_stage0,Q[0]}),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .out(out),
        .p_4_in(p_4_in));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_14s_14s_28_4_1 mul_mul_14s_14s_28_4_1_U158
       (.A(A),
        .B(B),
        .P({mul_mul_14s_14s_28_4_1_U158_n_3,mul_mul_14s_14s_28_4_1_U158_n_4,mul_mul_14s_14s_28_4_1_U158_n_5,mul_mul_14s_14s_28_4_1_U158_n_6,mul_mul_14s_14s_28_4_1_U158_n_7,mul_mul_14s_14s_28_4_1_U158_n_8,mul_mul_14s_14s_28_4_1_U158_n_9,mul_mul_14s_14s_28_4_1_U158_n_10,mul_mul_14s_14s_28_4_1_U158_n_11,mul_mul_14s_14s_28_4_1_U158_n_12,mul_mul_14s_14s_28_4_1_U158_n_13,mul_mul_14s_14s_28_4_1_U158_n_14,mul_mul_14s_14s_28_4_1_U158_n_15,mul_mul_14s_14s_28_4_1_U158_n_16,mul_mul_14s_14s_28_4_1_U158_n_17,mul_mul_14s_14s_28_4_1_U158_n_18,mul_mul_14s_14s_28_4_1_U158_n_19,mul_mul_14s_14s_28_4_1_U158_n_20,mul_mul_14s_14s_28_4_1_U158_n_21,mul_mul_14s_14s_28_4_1_U158_n_22,mul_mul_14s_14s_28_4_1_U158_n_23,mul_mul_14s_14s_28_4_1_U158_n_24,mul_mul_14s_14s_28_4_1_U158_n_25,mul_mul_14s_14s_28_4_1_U158_n_26,mul_mul_14s_14s_28_4_1_U158_n_27,mul_mul_14s_14s_28_4_1_U158_n_28,mul_mul_14s_14s_28_4_1_U158_n_29,mul_mul_14s_14s_28_4_1_U158_n_30}),
        .ap_clk(ap_clk),
        .p_4_in(p_4_in));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ret_14_reg_378_reg
       (.A({lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ret_14_reg_378_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2[14],lhs_V_5_fu_243_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ret_14_reg_378_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ret_14_reg_378_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ret_14_reg_378_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(lhs_V_5_reg_3560),
        .CEA2(p_4_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(lhs_V_5_reg_3560),
        .CEB2(p_4_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_4_in),
        .CEP(ret_14_reg_3780),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ret_14_reg_378_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ret_14_reg_378_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_ret_14_reg_378_reg_P_UNCONNECTED[47:30],ret_14_reg_378_reg_n_79,ret_14_reg_378_reg_n_80,ret_14_reg_378_reg_n_81,ret_14_reg_378_reg_n_82,ret_14_reg_378_reg_n_83,ret_14_reg_378_reg_n_84,ret_14_reg_378_reg_n_85,ret_14_reg_378_reg_n_86,ret_14_reg_378_reg_n_87,ret_14_reg_378_reg_n_88,ret_14_reg_378_reg_n_89,ret_14_reg_378_reg_n_90,ret_14_reg_378_reg_n_91,ret_14_reg_378_reg_n_92,ret_14_reg_378_reg_n_93,ret_14_reg_378_reg_n_94,ret_14_reg_378_reg_n_95,ret_14_reg_378_reg_n_96,ret_14_reg_378_reg_n_97,ret_14_reg_378_reg_n_98,ret_14_reg_378_reg_n_99,ret_14_reg_378_reg_n_100,ret_14_reg_378_reg_n_101,ret_14_reg_378_reg_n_102,ret_14_reg_378_reg_n_103,ret_14_reg_378_reg_n_104,ret_14_reg_378_reg_n_105,ret_14_reg_378_reg_n_106,ret_14_reg_378_reg_n_107,ret_14_reg_378_reg_n_108}),
        .PATTERNBDETECT(NLW_ret_14_reg_378_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ret_14_reg_378_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ret_14_reg_378_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ret_14_reg_378_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h04)) 
    ret_14_reg_378_reg_i_1
       (.I0(\icmp_ln344_reg_337_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .O(lhs_V_5_reg_3560));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    ret_14_reg_378_reg_i_10
       (.I0(shiftReg_addr),
        .I1(ret_14_reg_378_reg_0[12]),
        .I2(ret_14_reg_378_reg_1[12]),
        .I3(shiftReg_addr_0),
        .I4(ret_14_reg_378_reg_2[12]),
        .I5(ret_14_reg_378_reg_3[12]),
        .O(ret_14_reg_378_reg_i_10_n_3));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    ret_14_reg_378_reg_i_11
       (.I0(shiftReg_addr),
        .I1(ret_14_reg_378_reg_0[11]),
        .I2(ret_14_reg_378_reg_1[11]),
        .I3(shiftReg_addr_0),
        .I4(ret_14_reg_378_reg_2[11]),
        .I5(ret_14_reg_378_reg_3[11]),
        .O(ret_14_reg_378_reg_i_11_n_3));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    ret_14_reg_378_reg_i_12
       (.I0(shiftReg_addr),
        .I1(ret_14_reg_378_reg_0[10]),
        .I2(ret_14_reg_378_reg_1[10]),
        .I3(shiftReg_addr_0),
        .I4(ret_14_reg_378_reg_2[10]),
        .I5(ret_14_reg_378_reg_3[10]),
        .O(ret_14_reg_378_reg_i_12_n_3));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    ret_14_reg_378_reg_i_13
       (.I0(shiftReg_addr),
        .I1(ret_14_reg_378_reg_0[9]),
        .I2(ret_14_reg_378_reg_1[9]),
        .I3(shiftReg_addr_0),
        .I4(ret_14_reg_378_reg_2[9]),
        .I5(ret_14_reg_378_reg_3[9]),
        .O(ret_14_reg_378_reg_i_13_n_3));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    ret_14_reg_378_reg_i_14
       (.I0(shiftReg_addr),
        .I1(ret_14_reg_378_reg_0[8]),
        .I2(ret_14_reg_378_reg_1[8]),
        .I3(shiftReg_addr_0),
        .I4(ret_14_reg_378_reg_2[8]),
        .I5(ret_14_reg_378_reg_3[8]),
        .O(ret_14_reg_378_reg_i_14_n_3));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    ret_14_reg_378_reg_i_15
       (.I0(shiftReg_addr),
        .I1(ret_14_reg_378_reg_0[7]),
        .I2(ret_14_reg_378_reg_1[7]),
        .I3(shiftReg_addr_0),
        .I4(ret_14_reg_378_reg_2[7]),
        .I5(ret_14_reg_378_reg_3[7]),
        .O(ret_14_reg_378_reg_i_15_n_3));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    ret_14_reg_378_reg_i_16
       (.I0(shiftReg_addr),
        .I1(ret_14_reg_378_reg_0[6]),
        .I2(ret_14_reg_378_reg_1[6]),
        .I3(shiftReg_addr_0),
        .I4(ret_14_reg_378_reg_2[6]),
        .I5(ret_14_reg_378_reg_3[6]),
        .O(ret_14_reg_378_reg_i_16_n_3));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    ret_14_reg_378_reg_i_17
       (.I0(shiftReg_addr),
        .I1(ret_14_reg_378_reg_0[5]),
        .I2(ret_14_reg_378_reg_1[5]),
        .I3(shiftReg_addr_0),
        .I4(ret_14_reg_378_reg_2[5]),
        .I5(ret_14_reg_378_reg_3[5]),
        .O(ret_14_reg_378_reg_i_17_n_3));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    ret_14_reg_378_reg_i_18
       (.I0(shiftReg_addr),
        .I1(ret_14_reg_378_reg_0[4]),
        .I2(ret_14_reg_378_reg_1[4]),
        .I3(shiftReg_addr_0),
        .I4(ret_14_reg_378_reg_2[4]),
        .I5(ret_14_reg_378_reg_3[4]),
        .O(ret_14_reg_378_reg_i_18_n_3));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    ret_14_reg_378_reg_i_19
       (.I0(shiftReg_addr),
        .I1(ret_14_reg_378_reg_0[3]),
        .I2(ret_14_reg_378_reg_1[3]),
        .I3(shiftReg_addr_0),
        .I4(ret_14_reg_378_reg_2[3]),
        .I5(ret_14_reg_378_reg_3[3]),
        .O(ret_14_reg_378_reg_i_19_n_3));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    ret_14_reg_378_reg_i_20
       (.I0(shiftReg_addr),
        .I1(ret_14_reg_378_reg_0[2]),
        .I2(ret_14_reg_378_reg_1[2]),
        .I3(shiftReg_addr_0),
        .I4(ret_14_reg_378_reg_2[2]),
        .I5(ret_14_reg_378_reg_3[2]),
        .O(ret_14_reg_378_reg_i_20_n_3));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    ret_14_reg_378_reg_i_21
       (.I0(shiftReg_addr),
        .I1(ret_14_reg_378_reg_0[1]),
        .I2(ret_14_reg_378_reg_1[1]),
        .I3(shiftReg_addr_0),
        .I4(ret_14_reg_378_reg_2[1]),
        .I5(ret_14_reg_378_reg_3[1]),
        .O(ret_14_reg_378_reg_i_21_n_3));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    ret_14_reg_378_reg_i_22
       (.I0(shiftReg_addr),
        .I1(ret_14_reg_378_reg_0[0]),
        .I2(ret_14_reg_378_reg_1[0]),
        .I3(shiftReg_addr_0),
        .I4(ret_14_reg_378_reg_2[0]),
        .I5(ret_14_reg_378_reg_3[0]),
        .O(ret_14_reg_378_reg_i_22_n_3));
  CARRY4 ret_14_reg_378_reg_i_4
       (.CI(ret_14_reg_378_reg_i_5_n_3),
        .CO({NLW_ret_14_reg_378_reg_i_4_CO_UNCONNECTED[3:2],ret_14_reg_378_reg_i_4_n_5,ret_14_reg_378_reg_i_4_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ret_14_reg_378_reg_i_8_n_3,A[12]}),
        .O({NLW_ret_14_reg_378_reg_i_4_O_UNCONNECTED[3],lhs_V_5_fu_243_p2[14:12]}),
        .S({1'b0,1'b1,S,ret_14_reg_378_reg_i_10_n_3}));
  CARRY4 ret_14_reg_378_reg_i_5
       (.CI(ret_14_reg_378_reg_i_6_n_3),
        .CO({ret_14_reg_378_reg_i_5_n_3,ret_14_reg_378_reg_i_5_n_4,ret_14_reg_378_reg_i_5_n_5,ret_14_reg_378_reg_i_5_n_6}),
        .CYINIT(1'b0),
        .DI(A[11:8]),
        .O(lhs_V_5_fu_243_p2[11:8]),
        .S({ret_14_reg_378_reg_i_11_n_3,ret_14_reg_378_reg_i_12_n_3,ret_14_reg_378_reg_i_13_n_3,ret_14_reg_378_reg_i_14_n_3}));
  CARRY4 ret_14_reg_378_reg_i_6
       (.CI(ret_14_reg_378_reg_i_7_n_3),
        .CO({ret_14_reg_378_reg_i_6_n_3,ret_14_reg_378_reg_i_6_n_4,ret_14_reg_378_reg_i_6_n_5,ret_14_reg_378_reg_i_6_n_6}),
        .CYINIT(1'b0),
        .DI(A[7:4]),
        .O(lhs_V_5_fu_243_p2[7:4]),
        .S({ret_14_reg_378_reg_i_15_n_3,ret_14_reg_378_reg_i_16_n_3,ret_14_reg_378_reg_i_17_n_3,ret_14_reg_378_reg_i_18_n_3}));
  CARRY4 ret_14_reg_378_reg_i_7
       (.CI(1'b0),
        .CO({ret_14_reg_378_reg_i_7_n_3,ret_14_reg_378_reg_i_7_n_4,ret_14_reg_378_reg_i_7_n_5,ret_14_reg_378_reg_i_7_n_6}),
        .CYINIT(1'b0),
        .DI(A[3:0]),
        .O(lhs_V_5_fu_243_p2[3:0]),
        .S({ret_14_reg_378_reg_i_19_n_3,ret_14_reg_378_reg_i_20_n_3,ret_14_reg_378_reg_i_21_n_3,ret_14_reg_378_reg_i_22_n_3}));
  LUT4 #(
    .INIT(16'h0B4F)) 
    ret_14_reg_378_reg_i_8
       (.I0(ret_14_reg_378_reg_4),
        .I1(ret_14_reg_378_reg_5),
        .I2(ret_14_reg_378_reg_0[13]),
        .I3(ret_14_reg_378_reg_1[13]),
        .O(ret_14_reg_378_reg_i_8_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_8_reg_323[0]_i_1 
       (.I0(\row_V_reg_149_reg_n_3_[0] ),
        .O(row_V_8_fu_175_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_8_reg_323[10]_i_1 
       (.I0(\row_V_reg_149_reg_n_3_[8] ),
        .I1(\row_V_reg_149_reg_n_3_[6] ),
        .I2(\row_V_8_reg_323[10]_i_2_n_3 ),
        .I3(\row_V_reg_149_reg_n_3_[7] ),
        .I4(\row_V_reg_149_reg_n_3_[9] ),
        .I5(\row_V_reg_149_reg_n_3_[10] ),
        .O(row_V_8_fu_175_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_V_8_reg_323[10]_i_2 
       (.I0(\row_V_reg_149_reg_n_3_[5] ),
        .I1(\row_V_reg_149_reg_n_3_[3] ),
        .I2(\row_V_reg_149_reg_n_3_[1] ),
        .I3(\row_V_reg_149_reg_n_3_[0] ),
        .I4(\row_V_reg_149_reg_n_3_[2] ),
        .I5(\row_V_reg_149_reg_n_3_[4] ),
        .O(\row_V_8_reg_323[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_8_reg_323[1]_i_1 
       (.I0(\row_V_reg_149_reg_n_3_[0] ),
        .I1(\row_V_reg_149_reg_n_3_[1] ),
        .O(row_V_8_fu_175_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_V_8_reg_323[2]_i_1 
       (.I0(\row_V_reg_149_reg_n_3_[0] ),
        .I1(\row_V_reg_149_reg_n_3_[1] ),
        .I2(\row_V_reg_149_reg_n_3_[2] ),
        .O(row_V_8_fu_175_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_V_8_reg_323[3]_i_1 
       (.I0(\row_V_reg_149_reg_n_3_[1] ),
        .I1(\row_V_reg_149_reg_n_3_[0] ),
        .I2(\row_V_reg_149_reg_n_3_[2] ),
        .I3(\row_V_reg_149_reg_n_3_[3] ),
        .O(row_V_8_fu_175_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_V_8_reg_323[4]_i_1 
       (.I0(\row_V_reg_149_reg_n_3_[2] ),
        .I1(\row_V_reg_149_reg_n_3_[0] ),
        .I2(\row_V_reg_149_reg_n_3_[1] ),
        .I3(\row_V_reg_149_reg_n_3_[3] ),
        .I4(\row_V_reg_149_reg_n_3_[4] ),
        .O(row_V_8_fu_175_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_8_reg_323[5]_i_1 
       (.I0(\row_V_reg_149_reg_n_3_[3] ),
        .I1(\row_V_reg_149_reg_n_3_[1] ),
        .I2(\row_V_reg_149_reg_n_3_[0] ),
        .I3(\row_V_reg_149_reg_n_3_[2] ),
        .I4(\row_V_reg_149_reg_n_3_[4] ),
        .I5(\row_V_reg_149_reg_n_3_[5] ),
        .O(row_V_8_fu_175_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_8_reg_323[6]_i_1 
       (.I0(\row_V_8_reg_323[10]_i_2_n_3 ),
        .I1(\row_V_reg_149_reg_n_3_[6] ),
        .O(row_V_8_fu_175_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_V_8_reg_323[7]_i_1 
       (.I0(\row_V_8_reg_323[10]_i_2_n_3 ),
        .I1(\row_V_reg_149_reg_n_3_[6] ),
        .I2(\row_V_reg_149_reg_n_3_[7] ),
        .O(row_V_8_fu_175_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_V_8_reg_323[8]_i_1 
       (.I0(\row_V_reg_149_reg_n_3_[6] ),
        .I1(\row_V_8_reg_323[10]_i_2_n_3 ),
        .I2(\row_V_reg_149_reg_n_3_[7] ),
        .I3(\row_V_reg_149_reg_n_3_[8] ),
        .O(row_V_8_fu_175_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_V_8_reg_323[9]_i_1 
       (.I0(\row_V_reg_149_reg_n_3_[7] ),
        .I1(\row_V_8_reg_323[10]_i_2_n_3 ),
        .I2(\row_V_reg_149_reg_n_3_[6] ),
        .I3(\row_V_reg_149_reg_n_3_[8] ),
        .I4(\row_V_reg_149_reg_n_3_[9] ),
        .O(row_V_8_fu_175_p2[9]));
  FDRE \row_V_8_reg_323_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_8_fu_175_p2[0]),
        .Q(row_V_8_reg_323[0]),
        .R(1'b0));
  FDRE \row_V_8_reg_323_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_8_fu_175_p2[10]),
        .Q(row_V_8_reg_323[10]),
        .R(1'b0));
  FDRE \row_V_8_reg_323_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_8_fu_175_p2[1]),
        .Q(row_V_8_reg_323[1]),
        .R(1'b0));
  FDRE \row_V_8_reg_323_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_8_fu_175_p2[2]),
        .Q(row_V_8_reg_323[2]),
        .R(1'b0));
  FDRE \row_V_8_reg_323_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_8_fu_175_p2[3]),
        .Q(row_V_8_reg_323[3]),
        .R(1'b0));
  FDRE \row_V_8_reg_323_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_8_fu_175_p2[4]),
        .Q(row_V_8_reg_323[4]),
        .R(1'b0));
  FDRE \row_V_8_reg_323_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_8_fu_175_p2[5]),
        .Q(row_V_8_reg_323[5]),
        .R(1'b0));
  FDRE \row_V_8_reg_323_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_8_fu_175_p2[6]),
        .Q(row_V_8_reg_323[6]),
        .R(1'b0));
  FDRE \row_V_8_reg_323_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_8_fu_175_p2[7]),
        .Q(row_V_8_reg_323[7]),
        .R(1'b0));
  FDRE \row_V_8_reg_323_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_8_fu_175_p2[8]),
        .Q(row_V_8_reg_323[8]),
        .R(1'b0));
  FDRE \row_V_8_reg_323_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_8_fu_175_p2[9]),
        .Q(row_V_8_reg_323[9]),
        .R(1'b0));
  FDRE \row_V_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_8_reg_323[0]),
        .Q(\row_V_reg_149_reg_n_3_[0] ),
        .R(SR));
  FDRE \row_V_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_8_reg_323[10]),
        .Q(\row_V_reg_149_reg_n_3_[10] ),
        .R(SR));
  FDRE \row_V_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_8_reg_323[1]),
        .Q(\row_V_reg_149_reg_n_3_[1] ),
        .R(SR));
  FDRE \row_V_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_8_reg_323[2]),
        .Q(\row_V_reg_149_reg_n_3_[2] ),
        .R(SR));
  FDRE \row_V_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_8_reg_323[3]),
        .Q(\row_V_reg_149_reg_n_3_[3] ),
        .R(SR));
  FDRE \row_V_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_8_reg_323[4]),
        .Q(\row_V_reg_149_reg_n_3_[4] ),
        .R(SR));
  FDRE \row_V_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_8_reg_323[5]),
        .Q(\row_V_reg_149_reg_n_3_[5] ),
        .R(SR));
  FDRE \row_V_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_8_reg_323[6]),
        .Q(\row_V_reg_149_reg_n_3_[6] ),
        .R(SR));
  FDRE \row_V_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_8_reg_323[7]),
        .Q(\row_V_reg_149_reg_n_3_[7] ),
        .R(SR));
  FDRE \row_V_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_8_reg_323[8]),
        .Q(\row_V_reg_149_reg_n_3_[8] ),
        .R(SR));
  FDRE \row_V_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_8_reg_323[9]),
        .Q(\row_V_reg_149_reg_n_3_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h04)) 
    \sub_ln69_reg_388[27]_i_1 
       (.I0(icmp_ln344_reg_337_pp0_iter5_reg),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_block_pp0_stage0_11001),
        .O(sub_ln69_reg_3880));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[0]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[10]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[11]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[12]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[12]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[13]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[13]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[14]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[14]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[15]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[15]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[16]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[16]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[17]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[17]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[18]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[18]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[19]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[19]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[1]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[20]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[20]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[21]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[21]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[22]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[22]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[23]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[23]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[24]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[24]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[25]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[25]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[26]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[26]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[27]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[27]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[2]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[3]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[4]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[5]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[6]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[7]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[8]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln69_reg_388[9]),
        .Q(sub_ln69_reg_388_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_30),
        .Q(sub_ln69_reg_388[0]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[10] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_20),
        .Q(sub_ln69_reg_388[10]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[11] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_19),
        .Q(sub_ln69_reg_388[11]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[12] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_18),
        .Q(sub_ln69_reg_388[12]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[13] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_17),
        .Q(sub_ln69_reg_388[13]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[14] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_16),
        .Q(sub_ln69_reg_388[14]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[15] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_15),
        .Q(sub_ln69_reg_388[15]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[16] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_14),
        .Q(sub_ln69_reg_388[16]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[17] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_13),
        .Q(sub_ln69_reg_388[17]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[18] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_12),
        .Q(sub_ln69_reg_388[18]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[19] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_11),
        .Q(sub_ln69_reg_388[19]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[1] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_29),
        .Q(sub_ln69_reg_388[1]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[20] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_10),
        .Q(sub_ln69_reg_388[20]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[21] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_9),
        .Q(sub_ln69_reg_388[21]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[22] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_8),
        .Q(sub_ln69_reg_388[22]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[23] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_7),
        .Q(sub_ln69_reg_388[23]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[24] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_6),
        .Q(sub_ln69_reg_388[24]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[25] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_5),
        .Q(sub_ln69_reg_388[25]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[26] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_4),
        .Q(sub_ln69_reg_388[26]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[27] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_3),
        .Q(sub_ln69_reg_388[27]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[2] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_28),
        .Q(sub_ln69_reg_388[2]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[3] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_27),
        .Q(sub_ln69_reg_388[3]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[4] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_26),
        .Q(sub_ln69_reg_388[4]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[5] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_25),
        .Q(sub_ln69_reg_388[5]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[6] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_24),
        .Q(sub_ln69_reg_388[6]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[7] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_23),
        .Q(sub_ln69_reg_388[7]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[8] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_22),
        .Q(sub_ln69_reg_388[8]),
        .R(1'b0));
  FDRE \sub_ln69_reg_388_reg[9] 
       (.C(ap_clk),
        .CE(sub_ln69_reg_3880),
        .D(mac_mulsub_14s_14s_28s_28_4_1_U160_n_21),
        .Q(sub_ln69_reg_388[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \trace_res2_V_reg_393[29]_i_1 
       (.I0(icmp_ln344_reg_337_pp0_iter6_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(trace_res2_V_reg_3930));
  FDRE \trace_res2_V_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [16]),
        .Q(trace_res2_V_reg_393[0]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[10] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [26]),
        .Q(trace_res2_V_reg_393[10]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[11] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [27]),
        .Q(trace_res2_V_reg_393[11]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[12] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [28]),
        .Q(trace_res2_V_reg_393[12]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[13] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [29]),
        .Q(trace_res2_V_reg_393[13]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[14] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [30]),
        .Q(trace_res2_V_reg_393[14]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[15] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [31]),
        .Q(trace_res2_V_reg_393[15]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[16] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [32]),
        .Q(trace_res2_V_reg_393[16]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[17] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [33]),
        .Q(trace_res2_V_reg_393[17]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[18] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [34]),
        .Q(trace_res2_V_reg_393[18]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[19] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [35]),
        .Q(trace_res2_V_reg_393[19]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[1] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [17]),
        .Q(trace_res2_V_reg_393[1]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[20] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [36]),
        .Q(trace_res2_V_reg_393[20]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[21] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [37]),
        .Q(trace_res2_V_reg_393[21]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[22] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [38]),
        .Q(trace_res2_V_reg_393[22]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[23] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [39]),
        .Q(trace_res2_V_reg_393[23]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[24] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [40]),
        .Q(trace_res2_V_reg_393[24]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[25] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [41]),
        .Q(trace_res2_V_reg_393[25]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[26] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [42]),
        .Q(trace_res2_V_reg_393[26]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[27] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [43]),
        .Q(trace_res2_V_reg_393[27]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[28] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [44]),
        .Q(trace_res2_V_reg_393[28]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[29] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [45]),
        .Q(trace_res2_V_reg_393[29]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[2] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [18]),
        .Q(trace_res2_V_reg_393[2]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[3] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [19]),
        .Q(trace_res2_V_reg_393[3]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[4] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [20]),
        .Q(trace_res2_V_reg_393[4]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[5] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [21]),
        .Q(trace_res2_V_reg_393[5]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[6] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [22]),
        .Q(trace_res2_V_reg_393[6]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[7] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [23]),
        .Q(trace_res2_V_reg_393[7]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[8] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [24]),
        .Q(trace_res2_V_reg_393[8]),
        .R(1'b0));
  FDRE \trace_res2_V_reg_393_reg[9] 
       (.C(ap_clk),
        .CE(trace_res2_V_reg_3930),
        .D(\cornerHarris_accel_mul_30s_16ns_46_3_1_Mul_DSP_0_U/buff0_reg__0 [25]),
        .Q(trace_res2_V_reg_393[9]),
        .R(1'b0));
  FDRE \trunc_ln_reg_341_reg[0] 
       (.C(ap_clk),
        .CE(lhs_V_5_reg_3560),
        .D(\trunc_ln_reg_341_reg[13]_0 [0]),
        .Q(trunc_ln_reg_341[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_341_reg[10] 
       (.C(ap_clk),
        .CE(lhs_V_5_reg_3560),
        .D(\trunc_ln_reg_341_reg[13]_0 [10]),
        .Q(trunc_ln_reg_341[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_341_reg[11] 
       (.C(ap_clk),
        .CE(lhs_V_5_reg_3560),
        .D(\trunc_ln_reg_341_reg[13]_0 [11]),
        .Q(trunc_ln_reg_341[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_341_reg[12] 
       (.C(ap_clk),
        .CE(lhs_V_5_reg_3560),
        .D(\trunc_ln_reg_341_reg[13]_0 [12]),
        .Q(trunc_ln_reg_341[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_341_reg[13] 
       (.C(ap_clk),
        .CE(lhs_V_5_reg_3560),
        .D(\trunc_ln_reg_341_reg[13]_0 [13]),
        .Q(trunc_ln_reg_341[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_341_reg[1] 
       (.C(ap_clk),
        .CE(lhs_V_5_reg_3560),
        .D(\trunc_ln_reg_341_reg[13]_0 [1]),
        .Q(trunc_ln_reg_341[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_341_reg[2] 
       (.C(ap_clk),
        .CE(lhs_V_5_reg_3560),
        .D(\trunc_ln_reg_341_reg[13]_0 [2]),
        .Q(trunc_ln_reg_341[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_341_reg[3] 
       (.C(ap_clk),
        .CE(lhs_V_5_reg_3560),
        .D(\trunc_ln_reg_341_reg[13]_0 [3]),
        .Q(trunc_ln_reg_341[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_341_reg[4] 
       (.C(ap_clk),
        .CE(lhs_V_5_reg_3560),
        .D(\trunc_ln_reg_341_reg[13]_0 [4]),
        .Q(trunc_ln_reg_341[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_341_reg[5] 
       (.C(ap_clk),
        .CE(lhs_V_5_reg_3560),
        .D(\trunc_ln_reg_341_reg[13]_0 [5]),
        .Q(trunc_ln_reg_341[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_341_reg[6] 
       (.C(ap_clk),
        .CE(lhs_V_5_reg_3560),
        .D(\trunc_ln_reg_341_reg[13]_0 [6]),
        .Q(trunc_ln_reg_341[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_341_reg[7] 
       (.C(ap_clk),
        .CE(lhs_V_5_reg_3560),
        .D(\trunc_ln_reg_341_reg[13]_0 [7]),
        .Q(trunc_ln_reg_341[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_341_reg[8] 
       (.C(ap_clk),
        .CE(lhs_V_5_reg_3560),
        .D(\trunc_ln_reg_341_reg[13]_0 [8]),
        .Q(trunc_ln_reg_341[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_341_reg[9] 
       (.C(ap_clk),
        .CE(lhs_V_5_reg_3560),
        .D(\trunc_ln_reg_341_reg[13]_0 [9]),
        .Q(trunc_ln_reg_341[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc
   (start_once_reg,
    start_once_reg_reg_0,
    start_once_reg_reg_1,
    start_once_reg_reg_2,
    SS,
    start_once_reg_reg_3,
    ap_clk,
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start,
    start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n,
    start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n,
    start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n);
  output start_once_reg;
  output start_once_reg_reg_0;
  output start_once_reg_reg_1;
  output start_once_reg_reg_2;
  input [0:0]SS;
  input start_once_reg_reg_3;
  input ap_clk;
  input xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start;
  input start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n;
  input start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n;
  input start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n;

  wire [0:0]SS;
  wire ap_clk;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire start_once_reg_reg_2;
  wire start_once_reg_reg_3;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start;

  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[2]_i_2__5 
       (.I0(start_once_reg),
        .I1(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .I3(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .I4(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[2]_i_2__6 
       (.I0(start_once_reg),
        .I1(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .I3(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .I4(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .O(start_once_reg_reg_1));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[2]_i_2__7 
       (.I0(start_once_reg),
        .I1(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start),
        .I2(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .I3(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .I4(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .O(start_once_reg_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_3),
        .Q(start_once_reg),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39
   (start_once_reg,
    internal_full_n_reg,
    start_once_reg_reg_0,
    SS,
    ap_clk,
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg,
    start_once_reg_reg_1,
    start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n);
  output start_once_reg;
  output internal_full_n_reg;
  output start_once_reg_reg_0;
  input [0:0]SS;
  input ap_clk;
  input xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg;
  input start_once_reg_reg_1;
  input start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n;

  wire [0:0]SS;
  wire ap_clk;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg;
  wire internal_full_n_reg;
  wire start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__4_n_3;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n;

  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__15
       (.I0(start_once_reg_reg_0),
        .I1(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mOutPtr[3]_i_3 
       (.I0(start_once_reg),
        .I1(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n),
        .I2(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hEA0A)) 
    start_once_reg_i_1__4
       (.I0(start_once_reg),
        .I1(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n),
        .I2(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg),
        .I3(start_once_reg_reg_1),
        .O(start_once_reg_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__4_n_3),
        .Q(start_once_reg),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s
   (SS,
    grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg,
    start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_start,
    start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_start,
    Q,
    D,
    internal_empty_n_reg,
    internal_full_n_reg,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[0] ,
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready,
    internal_empty_n_reg_0,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write,
    xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read,
    ap_rst_n_0,
    ap_rst_n_1,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write,
    ap_clk,
    grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg,
    ap_rst_n,
    img_out_data_full_n,
    grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready,
    img_in_data_empty_n,
    \mOutPtr_reg[0] ,
    shiftReg_ce,
    \mOutPtr_reg[0]_0 ,
    B_V_data_1_sel_wr01_out,
    \mOutPtr_reg[0]_1 ,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg,
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start,
    internal_empty_n_reg_1,
    \ap_CS_fsm_reg[0]_0 ,
    ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg,
    in,
    \SRL_SIG_reg[0][10] ,
    internal_empty_n_reg_2,
    internal_empty_n_reg_3,
    \SRL_SIG_reg[0][15] ,
    \SRL_SIG_reg[0][15]_0 ,
    \zext_ln161_reg_188_reg[15] ,
    tmp_product,
    img_in_419_dout);
  output [0:0]SS;
  output grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg;
  output start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n;
  output xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_start;
  output start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n;
  output xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_start;
  output [0:0]Q;
  output [7:0]D;
  output internal_empty_n_reg;
  output internal_full_n_reg;
  output \ap_CS_fsm_reg[1] ;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready;
  output internal_empty_n_reg_0;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write;
  output xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write;
  input ap_clk;
  input grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg;
  input ap_rst_n;
  input img_out_data_full_n;
  input grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready;
  input img_in_data_empty_n;
  input [1:0]\mOutPtr_reg[0] ;
  input shiftReg_ce;
  input \mOutPtr_reg[0]_0 ;
  input B_V_data_1_sel_wr01_out;
  input \mOutPtr_reg[0]_1 ;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg;
  input cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  input internal_empty_n_reg_1;
  input \ap_CS_fsm_reg[0]_0 ;
  input ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg;
  input [10:0]in;
  input [10:0]\SRL_SIG_reg[0][10] ;
  input internal_empty_n_reg_2;
  input internal_empty_n_reg_3;
  input [4:0]\SRL_SIG_reg[0][15] ;
  input [4:0]\SRL_SIG_reg[0][15]_0 ;
  input [15:0]\zext_ln161_reg_188_reg[15] ;
  input [15:0]tmp_product;
  input [7:0]img_in_419_dout;

  wire B_V_data_1_sel_wr01_out;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [4:0]\SRL_SIG_reg[0][15] ;
  wire [4:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:1]\SRL_SIG_reg[0]_12 ;
  wire [15:1]\SRL_SIG_reg[0]_24 ;
  wire [14:2]\SRL_SIG_reg[0]_38 ;
  wire [15:2]\SRL_SIG_reg[0]_40 ;
  wire [10:1]\SRL_SIG_reg[1]_13 ;
  wire [10:1]\SRL_SIG_reg[1]_25 ;
  wire [14:2]\SRL_SIG_reg[1]_39 ;
  wire [15:2]\SRL_SIG_reg[1]_41 ;
  wire [0:0]SS;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start;
  wire [15:0]Sobel_0_3_0_2_1080_1920_1_false_U0_gradx_mat_49_din;
  wire [15:0]Sobel_0_3_0_2_1080_1920_1_false_U0_grady_mat_410_din;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_n_6;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_n_8;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state1_12;
  wire ap_CS_fsm_state1_22;
  wire ap_CS_fsm_state1_3;
  wire ap_CS_fsm_state1_38;
  wire ap_CS_fsm_state1_42;
  wire ap_CS_fsm_state1_47;
  wire ap_CS_fsm_state1_51;
  wire ap_CS_fsm_state1_7;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_13;
  wire ap_CS_fsm_state2_23;
  wire ap_CS_fsm_state2_28;
  wire ap_CS_fsm_state2_33;
  wire ap_CS_fsm_state2_39;
  wire ap_CS_fsm_state2_43;
  wire ap_CS_fsm_state2_48;
  wire ap_CS_fsm_state2_52;
  wire ap_CS_fsm_state2_8;
  wire ap_CS_fsm_state7;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start;
  wire [15:2]boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx2g_44_din;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_n_11;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_n_3;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_n_9;
  wire boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start;
  wire [15:2]boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx2g_44_din;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_n_11;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_n_3;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_n_9;
  wire boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_ap_start;
  wire [15:2]boxFilter_0_3_2_1080_1920_1_false_U0_gradx2g_44_din;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_n_11;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_n_3;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_n_9;
  wire boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  wire gradx1_mat_data_U_n_3;
  wire gradx1_mat_data_U_n_38;
  wire gradx1_mat_data_U_n_4;
  wire [15:0]gradx1_mat_data_dout;
  wire gradx1_mat_data_empty_n;
  wire gradx1_mat_data_full_n;
  wire gradx2_mat_data_U_n_3;
  wire [15:0]gradx2_mat_data_dout;
  wire gradx2_mat_data_empty_n;
  wire gradx2_mat_data_full_n;
  wire gradx2g_data_U_n_5;
  wire [15:2]gradx2g_data_dout;
  wire gradx2g_data_empty_n;
  wire gradx2g_data_full_n;
  wire [10:0]gradx_2_cols_c_dout;
  wire gradx_2_cols_c_empty_n;
  wire gradx_2_cols_c_full_n;
  wire [15:0]gradx_2_data_dout;
  wire gradx_2_data_empty_n;
  wire gradx_2_data_full_n;
  wire [10:0]gradx_2_rows_c_dout;
  wire gradx_2_rows_c_empty_n;
  wire gradx_2_rows_c_full_n;
  wire [15:0]gradx_mat_data_dout;
  wire gradx_mat_data_empty_n;
  wire gradx_mat_data_full_n;
  wire [10:0]gradxy_cols_c_dout;
  wire gradxy_cols_c_empty_n;
  wire gradxy_cols_c_full_n;
  wire [15:0]gradxy_data_dout;
  wire gradxy_data_empty_n;
  wire gradxy_data_full_n;
  wire [10:0]gradxy_rows_c_dout;
  wire gradxy_rows_c_empty_n;
  wire gradxy_rows_c_full_n;
  wire [15:2]gradxyg_data_dout;
  wire gradxyg_data_empty_n;
  wire gradxyg_data_full_n;
  wire grady1_mat_data_U_n_3;
  wire grady1_mat_data_U_n_38;
  wire grady1_mat_data_U_n_4;
  wire [15:0]grady1_mat_data_dout;
  wire grady1_mat_data_empty_n;
  wire grady1_mat_data_full_n;
  wire grady2_mat_data_U_n_3;
  wire [15:0]grady2_mat_data_dout;
  wire grady2_mat_data_empty_n;
  wire grady2_mat_data_full_n;
  wire grady2g_data_U_n_5;
  wire grady2g_data_U_n_6;
  wire [15:2]grady2g_data_dout;
  wire grady2g_data_empty_n;
  wire grady2g_data_full_n;
  wire grady_2_cols_c_U_n_4;
  wire grady_2_cols_c_U_n_5;
  wire grady_2_cols_c_U_n_6;
  wire grady_2_cols_c_U_n_7;
  wire grady_2_cols_c_U_n_8;
  wire grady_2_cols_c_U_n_9;
  wire [10:0]grady_2_cols_c_dout;
  wire grady_2_cols_c_empty_n;
  wire [15:0]grady_2_data_dout;
  wire grady_2_data_empty_n;
  wire grady_2_data_full_n;
  wire [10:0]grady_2_rows_c_dout;
  wire grady_2_rows_c_empty_n;
  wire grady_2_rows_c_full_n;
  wire grady_mat_data_U_n_16;
  wire [15:0]grady_mat_data_dout;
  wire grady_mat_data_empty_n;
  wire grady_mat_data_full_n;
  wire \grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_CS_fsm_state27 ;
  wire \grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_CS_fsm_state27_4 ;
  wire \grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_CS_fsm_state27_9 ;
  wire \grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_NS_fsm148_out ;
  wire \grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_NS_fsm148_out_14 ;
  wire \grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_NS_fsm148_out_15 ;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg;
  wire icmp_ln180_fu_133_p2;
  wire icmp_ln246_fu_143_p2;
  wire icmp_ln338_fu_181_p2;
  wire icmp_ln37_fu_138_p2;
  wire icmp_ln37_fu_158_p2;
  wire icmp_ln91_fu_125_p2;
  wire icmp_ln91_fu_147_p2;
  wire [10:0]img_height_c27_dout;
  wire img_height_c27_empty_n;
  wire img_height_c27_full_n;
  wire [10:0]img_height_c28_dout;
  wire img_height_c28_empty_n;
  wire img_height_c28_full_n;
  wire [10:0]img_height_c31_dout;
  wire img_height_c31_empty_n;
  wire img_height_c31_full_n;
  wire [10:0]img_height_c32_dout;
  wire img_height_c32_empty_n;
  wire img_height_c32_full_n;
  wire [10:0]img_height_c35_dout;
  wire img_height_c35_empty_n;
  wire img_height_c35_full_n;
  wire img_height_c37_U_n_5;
  wire [10:0]img_height_c37_dout;
  wire img_height_c37_empty_n;
  wire img_height_c37_full_n;
  wire [10:0]img_height_c39_dout;
  wire img_height_c39_empty_n;
  wire img_height_c39_full_n;
  wire [10:0]img_height_c41_dout;
  wire img_height_c41_empty_n;
  wire img_height_c41_full_n;
  wire img_height_c_U_n_5;
  wire [10:0]img_height_c_dout;
  wire img_height_c_empty_n;
  wire img_height_c_full_n;
  wire [7:0]img_in_419_dout;
  wire img_in_data_empty_n;
  wire img_out_data_full_n;
  wire img_width_c29_U_n_4;
  wire [10:0]img_width_c29_dout;
  wire img_width_c29_full_n;
  wire img_width_c30_U_n_5;
  wire img_width_c30_U_n_6;
  wire [10:0]img_width_c30_dout;
  wire img_width_c30_empty_n;
  wire img_width_c30_full_n;
  wire [10:0]img_width_c33_dout;
  wire img_width_c33_empty_n;
  wire img_width_c33_full_n;
  wire [10:0]img_width_c34_dout;
  wire img_width_c34_empty_n;
  wire img_width_c34_full_n;
  wire [10:0]img_width_c36_dout;
  wire img_width_c36_empty_n;
  wire img_width_c36_full_n;
  wire img_width_c38_U_n_5;
  wire [10:0]img_width_c38_dout;
  wire img_width_c38_empty_n;
  wire img_width_c38_full_n;
  wire img_width_c40_U_n_6;
  wire [10:0]img_width_c40_dout;
  wire img_width_c40_empty_n;
  wire [10:0]img_width_c42_dout;
  wire img_width_c42_empty_n;
  wire img_width_c42_full_n;
  wire [10:0]img_width_c_dout;
  wire img_width_c_empty_n;
  wire img_width_c_full_n;
  wire [10:0]in;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_empty_n_reg_3;
  wire internal_full_n_reg;
  wire [15:0]k_c_dout;
  wire k_c_empty_n;
  wire k_c_full_n;
  wire mOutPtr110_out;
  wire mOutPtr110_out_11;
  wire mOutPtr110_out_17;
  wire mOutPtr110_out_18;
  wire mOutPtr110_out_19;
  wire mOutPtr110_out_20;
  wire mOutPtr110_out_27;
  wire mOutPtr110_out_32;
  wire mOutPtr110_out_35;
  wire mOutPtr110_out_37;
  wire mOutPtr110_out_41;
  wire mOutPtr110_out_45;
  wire mOutPtr110_out_46;
  wire mOutPtr110_out_49;
  wire mOutPtr110_out_6;
  wire [1:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [15:0]p_src_mat_cols_c_dout;
  wire p_src_mat_cols_c_empty_n;
  wire p_src_mat_cols_c_full_n;
  wire [15:0]p_src_mat_rows_c_dout;
  wire p_src_mat_rows_c_empty_n;
  wire p_src_mat_rows_c_full_n;
  wire p_threshold_c_U_n_5;
  wire p_threshold_c_U_n_6;
  wire [15:0]p_threshold_c_dout;
  wire p_threshold_c_full_n;
  wire row_V_reg_113;
  wire row_V_reg_149;
  wire row_reg_111;
  wire [31:0]score_data_dout;
  wire score_data_empty_n;
  wire score_data_full_n;
  wire shiftReg_addr;
  wire shiftReg_addr_16;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_10;
  wire shiftReg_ce_2;
  wire shiftReg_ce_21;
  wire shiftReg_ce_25;
  wire shiftReg_ce_26;
  wire shiftReg_ce_30;
  wire shiftReg_ce_31;
  wire shiftReg_ce_36;
  wire shiftReg_ce_40;
  wire shiftReg_ce_44;
  wire shiftReg_ce_5;
  wire shiftReg_ce_50;
  wire start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_10;
  wire start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_11;
  wire start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_14;
  wire start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_16;
  wire start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_17;
  wire start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_18;
  wire start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_5;
  wire start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_8;
  wire start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_9;
  wire start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_U_n_5;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_U_n_6;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_U_n_5;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_U0_U_n_5;
  wire start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n;
  wire start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n;
  wire start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Bbkb_U_n_5;
  wire start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Bbkb_U_n_6;
  wire start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n;
  wire start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_U_n_5;
  wire start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n;
  wire start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n;
  wire start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n;
  wire start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_U_n_5;
  wire start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  wire start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_U_n_5;
  wire start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_U_n_6;
  wire start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n;
  wire start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_U_n_6;
  wire start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_U_n_7;
  wire start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  wire start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_24;
  wire start_once_reg_29;
  wire start_once_reg_34;
  wire start_once_reg_53;
  wire thresh_data_U_n_3;
  wire [30:0]thresh_data_dout;
  wire thresh_data_empty_n;
  wire thresh_data_full_n;
  wire [15:0]tmp_product;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_n_10;
  wire [31:0]xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_score_47_din;
  wire xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_n_4;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_n_5;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_n_6;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_n_4;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n;
  wire xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_ready;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_start;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_11;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_13;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_14;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_15;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_16;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_17;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_start;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_12;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_14;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_15;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_16;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_7;
  wire xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready;
  wire xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start;
  wire xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read;
  wire xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_n_22;
  wire xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_n_27;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  wire [15:0]xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradxy_43_din;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_11;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_8;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_9;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start;
  wire [15:0]xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_gradx_2_41_din;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_n_11;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_n_3;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_n_8;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  wire [15:0]xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx_2_41_din;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_12;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_3;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_9;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_n_11;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read;
  wire [30:0]xFThreshold_5_1080_1920_5_1_12_1920_U0_thresh_48_din;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;
  wire [15:0]\zext_ln161_reg_188_reg[15] ;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_Sobel_0_3_0_2_1080_1920_1_false_s Sobel_0_3_0_2_1080_1920_1_false_U0
       (.D({Sobel_0_3_0_2_1080_1920_1_false_U0_gradx_mat_49_din[15],Sobel_0_3_0_2_1080_1920_1_false_U0_gradx_mat_49_din[9:0]}),
        .E(shiftReg_ce_1),
        .Q(ap_CS_fsm_state1),
        .SS(SS),
        .Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready),
        .Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read(Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .\ap_CS_fsm_reg[1]_0 (Sobel_0_3_0_2_1080_1920_1_false_U0_n_6),
        .\ap_CS_fsm_reg[1]_1 (Sobel_0_3_0_2_1080_1920_1_false_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx_mat_data_full_n(gradx_mat_data_full_n),
        .grady_mat_data_full_n(grady_mat_data_full_n),
        .\height_reg_63_reg[15]_0 (p_src_mat_rows_c_dout),
        .img_in_419_dout(img_in_419_dout),
        .img_in_data_empty_n(img_in_data_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_full_n_reg(shiftReg_ce_0),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] [1]),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .p_src_mat_cols_c_empty_n(p_src_mat_cols_c_empty_n),
        .p_src_mat_rows_c_empty_n(p_src_mat_rows_c_empty_n),
        .ram_reg(grady_mat_data_U_n_16),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_1_reg_846_reg[10] ({Sobel_0_3_0_2_1080_1920_1_false_U0_grady_mat_410_din[15],Sobel_0_3_0_2_1080_1920_1_false_U0_grady_mat_410_din[9:0]}),
        .\width_reg_58_reg[15]_0 (p_src_mat_cols_c_dout));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_boxFilter_0_3_2_1080_1920_1_false_21 boxFilter_0_3_2_1080_1920_1_false_21_U0
       (.D(gradx_2_data_dout),
        .E(shiftReg_ce_2),
        .Q({ap_CS_fsm_state2,ap_CS_fsm_state1_3}),
        .SS(SS),
        .\ap_CS_fsm_reg[12] (\grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_CS_fsm_state27 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read(boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read(boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read),
        .\cmp_i_i382_i_reg_673_reg[0] (boxFilter_0_3_2_1080_1920_1_false_21_U0_n_11),
        .gradx2g_data_full_n(gradx2g_data_full_n),
        .gradx_2_cols_c_empty_n(gradx_2_cols_c_empty_n),
        .gradx_2_data_empty_n(gradx_2_data_empty_n),
        .gradx_2_rows_c_empty_n(gradx_2_rows_c_empty_n),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] (boxFilter_0_3_2_1080_1920_1_false_21_U0_n_9),
        .\img_height_reg_59_reg[10]_0 (gradx_2_rows_c_dout),
        .internal_empty_n_reg(boxFilter_0_3_2_1080_1920_1_false_21_U0_n_3),
        .internal_full_n_reg(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_n_4),
        .internal_full_n_reg_0(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_U_n_6),
        .mOutPtr110_out(mOutPtr110_out),
        .out(gradx_2_cols_c_dout),
        .p_reg_reg(boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx2g_44_din),
        .\row_ind_V_reg_260_reg[0] (\grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_NS_fsm148_out ));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_boxFilter_0_3_2_1080_1920_1_false_22 boxFilter_0_3_2_1080_1920_1_false_22_U0
       (.D(grady_2_data_dout),
        .E(shiftReg_ce_5),
        .Q({ap_CS_fsm_state2_8,ap_CS_fsm_state1_7}),
        .SS(SS),
        .\ap_CS_fsm_reg[12] (\grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_CS_fsm_state27_4 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read(boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read(boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read),
        .\cmp_i_i382_i_reg_673_reg[0] (boxFilter_0_3_2_1080_1920_1_false_22_U0_n_11),
        .grady2g_data_full_n(grady2g_data_full_n),
        .grady_2_cols_c_empty_n(grady_2_cols_c_empty_n),
        .grady_2_data_empty_n(grady_2_data_empty_n),
        .grady_2_rows_c_empty_n(grady_2_rows_c_empty_n),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] (boxFilter_0_3_2_1080_1920_1_false_22_U0_n_9),
        .\img_height_reg_59_reg[10]_0 (grady_2_rows_c_dout),
        .internal_empty_n_reg(boxFilter_0_3_2_1080_1920_1_false_22_U0_n_3),
        .internal_full_n_reg(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_n_5),
        .internal_full_n_reg_0(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_U_n_5),
        .mOutPtr110_out(mOutPtr110_out_6),
        .out(grady_2_cols_c_dout),
        .p_reg_reg(boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx2g_44_din),
        .\row_ind_V_reg_260_reg[0] (\grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_NS_fsm148_out_15 ));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_boxFilter_0_3_2_1080_1920_1_false_s boxFilter_0_3_2_1080_1920_1_false_U0
       (.D(gradxy_data_dout),
        .E(shiftReg_ce_10),
        .Q({ap_CS_fsm_state2_13,ap_CS_fsm_state1_12}),
        .SS(SS),
        .\ap_CS_fsm_reg[12] (\grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_CS_fsm_state27_9 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready(boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready),
        .boxFilter_0_3_2_1080_1920_1_false_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read(boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read),
        .boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read(boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .\cmp_i_i382_i_reg_673_reg[0] (boxFilter_0_3_2_1080_1920_1_false_U0_n_11),
        .gradxy_cols_c_empty_n(gradxy_cols_c_empty_n),
        .gradxy_data_empty_n(gradxy_data_empty_n),
        .gradxy_rows_c_empty_n(gradxy_rows_c_empty_n),
        .gradxyg_data_full_n(gradxyg_data_full_n),
        .\icmp_ln870_4_reg_708_pp1_iter11_reg_reg[0] (boxFilter_0_3_2_1080_1920_1_false_U0_n_9),
        .\img_height_reg_59_reg[10]_0 (gradxy_rows_c_dout),
        .internal_empty_n_reg(boxFilter_0_3_2_1080_1920_1_false_U0_n_3),
        .internal_full_n_reg(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_n_6),
        .internal_full_n_reg_0(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_U_n_5),
        .mOutPtr110_out(mOutPtr110_out_11),
        .out(gradxy_cols_c_dout),
        .p_reg_reg(boxFilter_0_3_2_1080_1920_1_false_U0_gradx2g_44_din),
        .\row_ind_V_reg_260_reg[0] (\grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_NS_fsm148_out_14 ));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S gradx1_mat_data_U
       (.D({gradx_mat_data_dout[15],gradx_mat_data_dout[9:0]}),
        .E(shiftReg_ce_26),
        .Q(\SRL_SIG_reg[1]_13 ),
        .\SRL_SIG_reg[0][15] ({\SRL_SIG_reg[0]_12 [15],\SRL_SIG_reg[0]_12 [9:1]}),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx1_mat_411_dout(gradx1_mat_data_U_n_38),
        .gradx1_mat_data_dout({gradx1_mat_data_dout[15],gradx1_mat_data_dout[9:0]}),
        .gradx1_mat_data_empty_n(gradx1_mat_data_empty_n),
        .gradx1_mat_data_full_n(gradx1_mat_data_full_n),
        .mOutPtr110_out(mOutPtr110_out_41),
        .\mOutPtr_reg[0]_0 (gradx1_mat_data_U_n_4),
        .\mOutPtr_reg[0]_1 (xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_n_8),
        .\mOutPtr_reg[1]_0 (gradx1_mat_data_U_n_3),
        .\mOutPtr_reg[1]_1 (xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_n_3));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_13 gradx2_mat_data_U
       (.E(shiftReg_ce_25),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx2_mat_413_dout({gradx2_mat_data_dout[15],gradx2_mat_data_dout[9:0]}),
        .gradx2_mat_data_empty_n(gradx2_mat_data_empty_n),
        .gradx2_mat_data_full_n(gradx2_mat_data_full_n),
        .if_din({gradx_mat_data_dout[15],gradx_mat_data_dout[9:0]}),
        .internal_empty_n_reg_0(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_13),
        .\mOutPtr_reg[0]_0 (gradx2_mat_data_U_n_3),
        .\mOutPtr_reg[0]_1 (xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_8),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read),
        .xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_14 gradx2g_data_U
       (.A(grady2g_data_dout[15]),
        .B(gradx2g_data_dout),
        .D(boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx2g_44_din),
        .E(shiftReg_ce_2),
        .Q(\SRL_SIG_reg[0]_38 ),
        .S(gradx2g_data_U_n_5),
        .\SRL_SIG_reg[1][14] (\SRL_SIG_reg[1]_39 ),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx2g_data_empty_n(gradx2g_data_empty_n),
        .gradx2g_data_full_n(gradx2g_data_full_n),
        .internal_full_n_reg_0(\grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_NS_fsm148_out ),
        .\mOutPtr_reg[0]_0 (boxFilter_0_3_2_1080_1920_1_false_21_U0_n_9),
        .\row_ind_V_reg_260_reg[0] (\grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_CS_fsm_state27 ),
        .shiftReg_addr(shiftReg_addr),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S gradx_2_cols_c_U
       (.Q(ap_CS_fsm_state1_3),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read(boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read),
        .gradx_2_cols_c_empty_n(gradx_2_cols_c_empty_n),
        .gradx_2_cols_c_full_n(gradx_2_cols_c_full_n),
        .gradx_2_rows_c_empty_n(gradx_2_rows_c_empty_n),
        .in(img_width_c_dout),
        .\mOutPtr_reg[0]_0 (grady_2_cols_c_U_n_5),
        .\mOutPtr_reg[2]_0 (grady_2_cols_c_U_n_6),
        .out(gradx_2_cols_c_dout));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_15 gradx_2_data_U
       (.D(gradx_2_data_dout),
        .E(shiftReg_ce_40),
        .Q(ap_CS_fsm_state2),
        .\SRL_SIG_reg[0][15] (xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_gradx_2_41_din),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read(boxFilter_0_3_2_1080_1920_1_false_21_U0_gradx_2_41_read),
        .gradx_2_data_empty_n(gradx_2_data_empty_n),
        .gradx_2_data_full_n(gradx_2_data_full_n),
        .\mOutPtr_reg[0]_0 (xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_n_11),
        .\mOutPtr_reg[0]_1 (boxFilter_0_3_2_1080_1920_1_false_21_U0_n_11));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_16 gradx_2_rows_c_U
       (.Q(ap_CS_fsm_state1_3),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read(boxFilter_0_3_2_1080_1920_1_false_21_U0_p_src_mat_cols_read),
        .gradx_2_cols_c_empty_n(gradx_2_cols_c_empty_n),
        .gradx_2_rows_c_empty_n(gradx_2_rows_c_empty_n),
        .gradx_2_rows_c_full_n(gradx_2_rows_c_full_n),
        .in(img_height_c_dout),
        .\mOutPtr_reg[0]_0 (grady_2_cols_c_U_n_5),
        .\mOutPtr_reg[2]_0 (grady_2_cols_c_U_n_7),
        .out(gradx_2_rows_c_dout));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_17 gradx_mat_data_U
       (.D({Sobel_0_3_0_2_1080_1920_1_false_U0_gradx_mat_49_din[15],Sobel_0_3_0_2_1080_1920_1_false_U0_gradx_mat_49_din[9:0]}),
        .E(shiftReg_ce_1),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx_mat_data_empty_n(gradx_mat_data_empty_n),
        .gradx_mat_data_full_n(gradx_mat_data_full_n),
        .if_din({gradx_mat_data_dout[15],gradx_mat_data_dout[9:0]}),
        .\mOutPtr_reg[0]_0 (Sobel_0_3_0_2_1080_1920_1_false_U0_n_6),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_18 gradxy_cols_c_U
       (.Q(ap_CS_fsm_state1_12),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read(boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .gradxy_cols_c_empty_n(gradxy_cols_c_empty_n),
        .gradxy_cols_c_full_n(gradxy_cols_c_full_n),
        .gradxy_rows_c_empty_n(gradxy_rows_c_empty_n),
        .in(img_width_c_dout),
        .\mOutPtr_reg[0]_0 (grady_2_cols_c_U_n_5),
        .\mOutPtr_reg[2]_0 (grady_2_cols_c_U_n_4),
        .out(gradxy_cols_c_dout));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_19 gradxy_data_U
       (.D(gradxy_data_dout),
        .E(shiftReg_ce_36),
        .Q(ap_CS_fsm_state2_13),
        .\SRL_SIG_reg[0][15] (xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradxy_43_din),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read(boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read),
        .gradxy_data_empty_n(gradxy_data_empty_n),
        .gradxy_data_full_n(gradxy_data_full_n),
        .\mOutPtr_reg[0]_0 (xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_11),
        .\mOutPtr_reg[0]_1 (boxFilter_0_3_2_1080_1920_1_false_U0_n_11));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_20 gradxy_rows_c_U
       (.Q(ap_CS_fsm_state1_12),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read(boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .gradxy_cols_c_empty_n(gradxy_cols_c_empty_n),
        .gradxy_rows_c_empty_n(gradxy_rows_c_empty_n),
        .gradxy_rows_c_full_n(gradxy_rows_c_full_n),
        .in(img_height_c_dout),
        .\mOutPtr_reg[0]_0 (grady_2_cols_c_U_n_5),
        .\mOutPtr_reg[2]_0 (grady_2_cols_c_U_n_9),
        .out(gradxy_rows_c_dout));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_21 gradxyg_data_U
       (.D(gradxyg_data_dout),
        .E(shiftReg_ce_10),
        .\SRL_SIG_reg[0][15] (boxFilter_0_3_2_1080_1920_1_false_U0_gradx2g_44_din),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradxyg_data_empty_n(gradxyg_data_empty_n),
        .gradxyg_data_full_n(gradxyg_data_full_n),
        .internal_full_n_reg_0(\grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_NS_fsm148_out_14 ),
        .\mOutPtr_reg[0]_0 (boxFilter_0_3_2_1080_1920_1_false_U0_n_9),
        .\row_ind_V_reg_260_reg[0] (\grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_CS_fsm_state27_9 ),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_22 grady1_mat_data_U
       (.D({grady_mat_data_dout[15],grady_mat_data_dout[9:0]}),
        .E(shiftReg_ce_31),
        .Q(\SRL_SIG_reg[1]_25 ),
        .\SRL_SIG_reg[0][15] ({\SRL_SIG_reg[0]_24 [15],\SRL_SIG_reg[0]_24 [9:1]}),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx1_mat_411_dout(grady1_mat_data_U_n_38),
        .grady1_mat_data_dout({grady1_mat_data_dout[15],grady1_mat_data_dout[9:0]}),
        .grady1_mat_data_empty_n(grady1_mat_data_empty_n),
        .grady1_mat_data_full_n(grady1_mat_data_full_n),
        .mOutPtr110_out(mOutPtr110_out_45),
        .\mOutPtr_reg[0]_0 (grady1_mat_data_U_n_4),
        .\mOutPtr_reg[0]_1 (xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_9),
        .\mOutPtr_reg[1]_0 (grady1_mat_data_U_n_3),
        .\mOutPtr_reg[1]_1 (xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_3));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_23 grady2_mat_data_U
       (.E(shiftReg_ce_30),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grady2_mat_414_dout({grady2_mat_data_dout[15],grady2_mat_data_dout[9:0]}),
        .grady2_mat_data_empty_n(grady2_mat_data_empty_n),
        .grady2_mat_data_full_n(grady2_mat_data_full_n),
        .if_din({grady_mat_data_dout[15],grady_mat_data_dout[9:0]}),
        .internal_empty_n_reg_0(xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_14),
        .\mOutPtr_reg[0]_0 (grady2_mat_data_U_n_3),
        .\mOutPtr_reg[0]_1 (xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_9),
        .xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read(xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read),
        .xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_24 grady2g_data_U
       (.A(grady2g_data_dout),
        .D(boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx2g_44_din),
        .E(shiftReg_ce_5),
        .Q(\SRL_SIG_reg[1]_41 ),
        .\SRL_SIG_reg[0][15] (\SRL_SIG_reg[0]_40 ),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grady2g_data_empty_n(grady2g_data_empty_n),
        .grady2g_data_full_n(grady2g_data_full_n),
        .internal_full_n_reg_0(\grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_NS_fsm148_out_15 ),
        .\mOutPtr_reg[0]_0 (grady2g_data_U_n_6),
        .\mOutPtr_reg[0]_1 (boxFilter_0_3_2_1080_1920_1_false_22_U0_n_9),
        .\mOutPtr_reg[1]_0 (grady2g_data_U_n_5),
        .\row_ind_V_reg_260_reg[0] (\grp_xFBoxFilter3x3_2_1080_1920_3_1_5_5_1920_false_s_fu_42/ap_CS_fsm_state27_4 ),
        .shiftReg_addr(shiftReg_addr_16),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_25 grady_2_cols_c_U
       (.Q(ap_CS_fsm_state1_7),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read(boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read),
        .gradx_2_cols_c_full_n(gradx_2_cols_c_full_n),
        .gradx_2_rows_c_full_n(gradx_2_rows_c_full_n),
        .gradxy_cols_c_full_n(gradxy_cols_c_full_n),
        .gradxy_rows_c_full_n(gradxy_rows_c_full_n),
        .grady_2_cols_c_empty_n(grady_2_cols_c_empty_n),
        .grady_2_rows_c_empty_n(grady_2_rows_c_empty_n),
        .grady_2_rows_c_full_n(grady_2_rows_c_full_n),
        .img_height_c_empty_n(img_height_c_empty_n),
        .img_width_c_empty_n(img_width_c_empty_n),
        .in(img_width_c_dout),
        .internal_empty_n_reg_0(grady_2_cols_c_U_n_5),
        .internal_full_n_reg_0(grady_2_cols_c_U_n_4),
        .internal_full_n_reg_1(grady_2_cols_c_U_n_6),
        .internal_full_n_reg_2(grady_2_cols_c_U_n_7),
        .internal_full_n_reg_3(grady_2_cols_c_U_n_8),
        .internal_full_n_reg_4(grady_2_cols_c_U_n_9),
        .mOutPtr110_out(mOutPtr110_out_17),
        .\mOutPtr_reg[0]_0 (start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Bbkb_U_n_5),
        .out(grady_2_cols_c_dout));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_26 grady_2_data_U
       (.D(grady_2_data_dout),
        .E(shiftReg_ce_44),
        .Q(ap_CS_fsm_state2_8),
        .\SRL_SIG_reg[0][15] (xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx_2_41_din),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read(boxFilter_0_3_2_1080_1920_1_false_22_U0_gradx_2_41_read),
        .grady_2_data_empty_n(grady_2_data_empty_n),
        .grady_2_data_full_n(grady_2_data_full_n),
        .\mOutPtr_reg[0]_0 (xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_12),
        .\mOutPtr_reg[0]_1 (boxFilter_0_3_2_1080_1920_1_false_22_U0_n_11));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d4_S_27 grady_2_rows_c_U
       (.Q(ap_CS_fsm_state1_7),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read(boxFilter_0_3_2_1080_1920_1_false_22_U0_p_src_mat_cols_read),
        .grady_2_cols_c_empty_n(grady_2_cols_c_empty_n),
        .grady_2_rows_c_empty_n(grady_2_rows_c_empty_n),
        .grady_2_rows_c_full_n(grady_2_rows_c_full_n),
        .in(img_height_c_dout),
        .mOutPtr110_out(mOutPtr110_out_17),
        .\mOutPtr_reg[0]_0 (grady_2_cols_c_U_n_5),
        .\mOutPtr_reg[2]_0 (grady_2_cols_c_U_n_8),
        .out(grady_2_rows_c_dout));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_28 grady_mat_data_U
       (.D({Sobel_0_3_0_2_1080_1920_1_false_U0_grady_mat_410_din[15],Sobel_0_3_0_2_1080_1920_1_false_U0_grady_mat_410_din[9:0]}),
        .E(shiftReg_ce_0),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx_mat_data_full_n(gradx_mat_data_full_n),
        .grady_mat_data_empty_n(grady_mat_data_empty_n),
        .grady_mat_data_full_n(grady_mat_data_full_n),
        .if_din({grady_mat_data_dout[15],grady_mat_data_dout[9:0]}),
        .internal_full_n_reg_0(grady_mat_data_U_n_16),
        .\mOutPtr_reg[0]_0 (Sobel_0_3_0_2_1080_1920_1_false_U0_n_8),
        .xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read(xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S img_height_c27_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .img_height_c27_empty_n(img_height_c27_empty_n),
        .img_height_c27_full_n(img_height_c27_full_n),
        .in(in),
        .\mOutPtr_reg[2]_0 (start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_9),
        .out(img_height_c27_dout),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_29 img_height_c28_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .img_height_c28_empty_n(img_height_c28_empty_n),
        .img_height_c28_full_n(img_height_c28_full_n),
        .in(in),
        .\mOutPtr_reg[2]_0 (start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_10),
        .out(img_height_c28_dout),
        .xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S img_height_c31_U
       (.D(img_height_c27_dout),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state1_42}),
        .SR(row_V_reg_113),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_height_c31_empty_n(img_height_c31_empty_n),
        .img_height_c31_full_n(img_height_c31_full_n),
        .img_height_c37_full_n(img_height_c37_full_n),
        .img_width_c33_empty_n(img_width_c33_empty_n),
        .img_width_c38_full_n(img_width_c38_full_n),
        .in(img_height_c31_dout),
        .internal_empty_n_reg_0(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_14),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_30 img_height_c32_U
       (.D(img_height_c32_dout),
        .Q(ap_CS_fsm_state1_38),
        .\SRL_SIG_reg[0][10] (img_height_c27_dout),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_height_c32_empty_n(img_height_c32_empty_n),
        .img_height_c32_full_n(img_height_c32_full_n),
        .img_width_c34_empty_n(img_width_c34_empty_n),
        .internal_empty_n_reg_0(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_15),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_31 img_height_c35_U
       (.D(img_height_c35_dout),
        .Q(ap_CS_fsm_state1_47),
        .\SRL_SIG_reg[0][10] (img_height_c28_dout),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_height_c35_empty_n(img_height_c35_empty_n),
        .img_height_c35_full_n(img_height_c35_full_n),
        .img_width_c36_empty_n(img_width_c36_empty_n),
        .internal_empty_n_reg_0(xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_15),
        .xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_32 img_height_c37_U
       (.Q(ap_CS_fsm_state1_42),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_height_c31_empty_n(img_height_c31_empty_n),
        .img_height_c37_empty_n(img_height_c37_empty_n),
        .img_height_c37_full_n(img_height_c37_full_n),
        .img_width_c33_empty_n(img_width_c33_empty_n),
        .img_width_c38_full_n(img_width_c38_full_n),
        .in(img_height_c31_dout),
        .internal_full_n_reg_0(img_height_c37_U_n_5),
        .\mOutPtr_reg[2]_0 (img_width_c38_U_n_5),
        .out(img_height_c37_dout),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_33 img_height_c39_U
       (.D(img_height_c39_dout),
        .\SRL_SIG_reg[0][10] (img_height_c37_dout),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_height_c39_empty_n(img_height_c39_empty_n),
        .img_height_c39_full_n(img_height_c39_full_n),
        .internal_empty_n_reg_0(img_width_c40_U_n_6),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_34 img_height_c41_U
       (.D(img_height_c41_dout),
        .\SRL_SIG_reg[0][10] (img_height_c39_dout),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_height_c41_empty_n(img_height_c41_empty_n),
        .img_height_c41_full_n(img_height_c41_full_n),
        .internal_empty_n_reg_0(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read),
        .internal_empty_n_reg_1(p_threshold_c_U_n_5),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_35 img_height_c_U
       (.\SRL_SIG_reg[0][10] (in),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .img_height_c27_full_n(img_height_c27_full_n),
        .img_height_c28_full_n(img_height_c28_full_n),
        .img_height_c_empty_n(img_height_c_empty_n),
        .img_height_c_full_n(img_height_c_full_n),
        .in(img_height_c_dout),
        .internal_empty_n_reg_0(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_17),
        .internal_full_n_reg_0(img_height_c_U_n_5),
        .\mOutPtr_reg[0]_0 (grady_2_cols_c_U_n_5),
        .p_src_mat_cols_c_full_n(p_src_mat_cols_c_full_n));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_36 img_width_c29_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .img_height_c27_empty_n(img_height_c27_empty_n),
        .img_height_c31_full_n(img_height_c31_full_n),
        .img_height_c32_full_n(img_height_c32_full_n),
        .img_width_c29_full_n(img_width_c29_full_n),
        .img_width_c33_full_n(img_width_c33_full_n),
        .img_width_c34_full_n(img_width_c34_full_n),
        .\img_width_read_reg_179_reg[10] (\SRL_SIG_reg[0][10] ),
        .internal_empty_n_reg_0(img_width_c29_U_n_4),
        .\mOutPtr_reg[2]_0 (start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_8),
        .out(img_width_c29_dout),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_37 img_width_c30_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .img_height_c27_full_n(img_height_c27_full_n),
        .img_height_c28_full_n(img_height_c28_full_n),
        .img_height_c_full_n(img_height_c_full_n),
        .img_width_c29_full_n(img_width_c29_full_n),
        .img_width_c30_empty_n(img_width_c30_empty_n),
        .img_width_c30_full_n(img_width_c30_full_n),
        .img_width_c_full_n(img_width_c_full_n),
        .\img_width_read_reg_159_reg[10] (\SRL_SIG_reg[0][10] ),
        .internal_full_n_reg_0(img_width_c30_U_n_5),
        .internal_full_n_reg_1(img_width_c30_U_n_6),
        .k_c_full_n(k_c_full_n),
        .\mOutPtr_reg[2]_0 (start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_11),
        .out(img_width_c30_dout),
        .p_src_mat_cols_c_full_n(p_src_mat_cols_c_full_n),
        .p_src_mat_rows_c_full_n(p_src_mat_rows_c_full_n),
        .p_threshold_c_full_n(p_threshold_c_full_n),
        .xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_38 img_width_c33_U
       (.D(img_width_c29_dout),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_width_c33_empty_n(img_width_c33_empty_n),
        .img_width_c33_full_n(img_width_c33_full_n),
        .in(img_width_c33_dout),
        .internal_empty_n_reg_0(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_16),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_39 img_width_c34_U
       (.D(img_width_c34_dout),
        .Q(ap_CS_fsm_state1_38),
        .\SRL_SIG_reg[0][10] (img_width_c29_dout),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_height_c32_empty_n(img_height_c32_empty_n),
        .img_width_c34_empty_n(img_width_c34_empty_n),
        .img_width_c34_full_n(img_width_c34_full_n),
        .internal_empty_n_reg_0(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_17),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_40 img_width_c36_U
       (.D(img_width_c36_dout),
        .Q(ap_CS_fsm_state1_47),
        .\SRL_SIG_reg[0][10] (img_width_c30_dout),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_height_c35_empty_n(img_height_c35_empty_n),
        .img_width_c36_empty_n(img_width_c36_empty_n),
        .img_width_c36_full_n(img_width_c36_full_n),
        .internal_empty_n_reg_0(xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_16),
        .xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d3_S_41 img_width_c38_U
       (.Q(ap_CS_fsm_state1_42),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_height_c31_empty_n(img_height_c31_empty_n),
        .img_height_c37_full_n(img_height_c37_full_n),
        .img_width_c33_empty_n(img_width_c33_empty_n),
        .img_width_c38_empty_n(img_width_c38_empty_n),
        .img_width_c38_full_n(img_width_c38_full_n),
        .in(img_width_c33_dout),
        .internal_full_n_reg_0(img_width_c38_U_n_5),
        .\mOutPtr_reg[2]_0 (img_height_c37_U_n_5),
        .out(img_width_c38_dout),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_42 img_width_c40_U
       (.D(img_width_c40_dout),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state1_22}),
        .SR(row_V_reg_149),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(img_width_c38_dout),
        .img_height_c37_empty_n(img_height_c37_empty_n),
        .img_height_c39_full_n(img_height_c39_full_n),
        .img_width_c38_empty_n(img_width_c38_empty_n),
        .img_width_c40_empty_n(img_width_c40_empty_n),
        .internal_full_n_reg_0(img_width_c40_U_n_6),
        .k_c_empty_n(k_c_empty_n),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_43 img_width_c42_U
       (.D(img_width_c42_dout),
        .\SRL_SIG_reg[0][10] (img_width_c40_dout),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_width_c42_empty_n(img_width_c42_empty_n),
        .img_width_c42_full_n(img_width_c42_full_n),
        .internal_empty_n_reg_0(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read),
        .internal_empty_n_reg_1(p_threshold_c_U_n_6),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w11_d2_S_44 img_width_c_U
       (.\SRL_SIG_reg[0][10] (\SRL_SIG_reg[0][10] ),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .img_width_c_empty_n(img_width_c_empty_n),
        .img_width_c_full_n(img_width_c_full_n),
        .in(img_width_c_dout),
        .internal_empty_n_reg_0(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_18),
        .\mOutPtr_reg[0]_0 (grady_2_cols_c_U_n_5));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d6_S k_c_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .k_c_empty_n(k_c_empty_n),
        .k_c_full_n(k_c_full_n),
        .out(k_c_dout),
        .tmp_product(tmp_product),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_45 p_src_mat_cols_c_U
       (.D({\SRL_SIG_reg[0][15]_0 ,\SRL_SIG_reg[0][10] }),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[1][15] (p_src_mat_cols_c_dout),
        .SS(SS),
        .Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read(Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .mOutPtr110_out(mOutPtr110_out_18),
        .\mOutPtr_reg[0]_0 (start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_16),
        .p_src_mat_cols_c_empty_n(p_src_mat_cols_c_empty_n),
        .p_src_mat_cols_c_full_n(p_src_mat_cols_c_full_n),
        .p_src_mat_rows_c_empty_n(p_src_mat_rows_c_empty_n));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d2_S_46 p_src_mat_rows_c_U
       (.D({\SRL_SIG_reg[0][15] ,in}),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[1][15] (p_src_mat_rows_c_dout),
        .SS(SS),
        .Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read(Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .mOutPtr110_out(mOutPtr110_out_19),
        .\mOutPtr_reg[0]_0 (start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_14),
        .p_src_mat_cols_c_empty_n(p_src_mat_cols_c_empty_n),
        .p_src_mat_rows_c_empty_n(p_src_mat_rows_c_empty_n),
        .p_src_mat_rows_c_full_n(p_src_mat_rows_c_full_n));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w16_d7_S p_threshold_c_U
       (.Q({ap_CS_fsm_state7,ap_CS_fsm_state1_51}),
        .SR(row_reg_111),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .img_height_c39_empty_n(img_height_c39_empty_n),
        .img_height_c41_full_n(img_height_c41_full_n),
        .img_width_c40_empty_n(img_width_c40_empty_n),
        .img_width_c42_full_n(img_width_c42_full_n),
        .internal_full_n_reg_0(p_threshold_c_U_n_5),
        .internal_full_n_reg_1(p_threshold_c_U_n_6),
        .out(p_threshold_c_dout),
        .p_threshold_c_full_n(p_threshold_c_full_n),
        .start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n(start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n),
        .start_once_reg(start_once_reg_53),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .\zext_ln161_reg_188_reg[15] (\zext_ln161_reg_188_reg[15] ));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S score_data_U
       (.E(shiftReg_ce_21),
        .Q({xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_score_47_din[31],xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_score_47_din[29:0]}),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[0]_0 (xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_n_10),
        .score_data_dout({score_data_dout[31],score_data_dout[29:0]}),
        .score_data_empty_n(score_data_empty_n),
        .score_data_full_n(score_data_full_n),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read(xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_Sobel_0_3_0_2_1080_1920_1_false_U0 start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U
       (.Q(ap_CS_fsm_state1),
        .SS(SS),
        .Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready),
        .Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_1 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready_reg(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_5),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_0(\mOutPtr_reg[0] [1]),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_1(\ap_CS_fsm_reg[0]_0 ),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_2(img_height_c_U_n_5),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg_3(img_width_c30_U_n_6),
        .img_height_c27_full_n(img_height_c27_full_n),
        .img_height_c28_full_n(img_height_c28_full_n),
        .img_height_c_full_n(img_height_c_full_n),
        .img_width_c29_full_n(img_width_c29_full_n),
        .img_width_c30_full_n(img_width_c30_full_n),
        .img_width_c_full_n(img_width_c_full_n),
        .internal_empty_n_reg_0(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_n_4),
        .internal_full_n_reg_0(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_8),
        .internal_full_n_reg_1(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_9),
        .internal_full_n_reg_2(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_10),
        .internal_full_n_reg_3(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_11),
        .internal_full_n_reg_4(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_14),
        .internal_full_n_reg_5(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_16),
        .internal_full_n_reg_6(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_17),
        .internal_full_n_reg_7(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_18),
        .internal_full_n_reg_8(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write),
        .mOutPtr110_out(mOutPtr110_out_19),
        .mOutPtr110_out_0(mOutPtr110_out_18),
        .p_src_mat_cols_c_empty_n(p_src_mat_cols_c_empty_n),
        .p_src_mat_cols_c_full_n(p_src_mat_cols_c_full_n),
        .p_src_mat_rows_c_empty_n(p_src_mat_rows_c_empty_n),
        .p_src_mat_rows_c_full_n(p_src_mat_rows_c_full_n),
        .start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n),
        .start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n(start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n),
        .start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n(start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n),
        .start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n(start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n),
        .start_once_reg(start_once_reg_24),
        .start_once_reg_reg(start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n),
        .start_once_reg_reg_0(start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n),
        .xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0 start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_ready),
        .boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_21_U0_ap_start),
        .internal_full_n_reg_0(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_U_n_5),
        .internal_full_n_reg_1(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_U_n_6),
        .internal_full_n_reg_2(boxFilter_0_3_2_1080_1920_1_false_21_U0_n_3),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[2]_0 (xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_n_4),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .start_once_reg(start_once_reg),
        .xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0 start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_ready),
        .boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_22_U0_ap_start),
        .internal_full_n_reg_0(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_U_n_5),
        .internal_full_n_reg_1(boxFilter_0_3_2_1080_1920_1_false_22_U0_n_3),
        .mOutPtr110_out(mOutPtr110_out_6),
        .\mOutPtr_reg[0]_0 (start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_U_n_5),
        .\mOutPtr_reg[2]_0 (xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_n_5),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .start_once_reg(start_once_reg),
        .xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_boxFilter_0_3_2_1080_1920_1_false_U0 start_for_boxFilter_0_3_2_1080_1920_1_false_U0_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready(boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready),
        .boxFilter_0_3_2_1080_1920_1_false_U0_ap_start(boxFilter_0_3_2_1080_1920_1_false_U0_ap_start),
        .internal_full_n_reg_0(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_U_n_5),
        .internal_full_n_reg_1(boxFilter_0_3_2_1080_1920_1_false_U0_n_3),
        .mOutPtr110_out(mOutPtr110_out_11),
        .\mOutPtr_reg[0]_0 (start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_U_n_5),
        .\mOutPtr_reg[2]_0 (xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_n_6),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .start_once_reg(start_once_reg),
        .xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0 start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_U
       (.CO(icmp_ln338_fu_181_p2),
        .Q(ap_CS_fsm_state2_23),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write),
        .mOutPtr110_out(mOutPtr110_out_20),
        .start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n(start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Bbkb start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Bbkb_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Bbkb_U_n_5),
        .internal_empty_n_reg_1(start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Bbkb_U_n_6),
        .\mOutPtr_reg[0]_0 (grady_2_cols_c_U_n_5),
        .\mOutPtr_reg[1]_0 (xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n(start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n),
        .start_once_reg(start_once_reg),
        .xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0 start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_U
       (.CO(icmp_ln37_fu_158_p2),
        .Q(ap_CS_fsm_state2_28),
        .SS(SS),
        .\ap_CS_fsm_reg[0] (img_width_c29_U_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_start),
        .internal_empty_n_reg_1(start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_U_n_5),
        .internal_empty_n_reg_2(internal_empty_n_reg_3),
        .internal_full_n_reg_0(start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n),
        .internal_full_n_reg_1(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write),
        .mOutPtr110_out(mOutPtr110_out_27),
        .start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n),
        .start_once_reg(start_once_reg_29),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_ready(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_ready));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0 start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_U
       (.CO(icmp_ln37_fu_138_p2),
        .Q(ap_CS_fsm_state2_33),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_start),
        .internal_empty_n_reg_1(internal_empty_n_reg_2),
        .internal_full_n_reg_0(start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n),
        .internal_full_n_reg_1(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write),
        .mOutPtr110_out(mOutPtr110_out_32),
        .xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready(xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0 start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_U
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n(start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n),
        .start_once_reg(start_once_reg_53),
        .xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready),
        .xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0 start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_U
       (.CO(icmp_ln180_fu_133_p2),
        .Q({ap_CS_fsm_state2_39,ap_CS_fsm_state1_38}),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_height_c32_empty_n(img_height_c32_empty_n),
        .img_width_c34_empty_n(img_width_c34_empty_n),
        .internal_empty_n_reg_0(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_U_n_5),
        .internal_full_n_reg_0(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_U_n_5),
        .mOutPtr110_out(mOutPtr110_out_37),
        .\mOutPtr_reg[0]_0 (xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_start),
        .\mOutPtr_reg[0]_1 (start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_U_n_6),
        .start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n),
        .start_once_reg(start_once_reg_29),
        .xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0 start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_U
       (.CO(icmp_ln91_fu_147_p2),
        .Q(ap_CS_fsm_state2_43),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_U_n_5),
        .internal_full_n_reg_1(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_U_n_6),
        .\mOutPtr_reg[0]_0 (xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_start),
        .\mOutPtr_reg[0]_1 (start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_U_n_5),
        .start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n),
        .start_once_reg(start_once_reg_29),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0 start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_U
       (.CO(icmp_ln91_fu_125_p2),
        .Q({ap_CS_fsm_state2_48,ap_CS_fsm_state1_47}),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img_height_c28_empty_n(img_height_c28_empty_n),
        .img_height_c35_empty_n(img_height_c35_empty_n),
        .img_height_c35_full_n(img_height_c35_full_n),
        .img_width_c30_empty_n(img_width_c30_empty_n),
        .img_width_c36_empty_n(img_width_c36_empty_n),
        .img_width_c36_full_n(img_width_c36_full_n),
        .internal_empty_n_reg_0(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_U_n_6),
        .internal_full_n_reg_0(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_U_n_7),
        .mOutPtr110_out(mOutPtr110_out_46),
        .\mOutPtr_reg[0]_0 (xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_start),
        .\mOutPtr_reg[1]_0 (xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_7),
        .start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .start_once_reg(start_once_reg_34),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0 start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_U
       (.CO(icmp_ln246_fu_143_p2),
        .Q(ap_CS_fsm_state2_52),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write),
        .mOutPtr110_out(mOutPtr110_out_49),
        .start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n(start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_fifo_w32_d2_S_47 thresh_data_U
       (.D(thresh_data_dout),
        .E(shiftReg_ce_50),
        .Q(xFThreshold_5_1080_1920_5_1_12_1920_U0_thresh_48_din),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mOutPtr110_out(mOutPtr110_out_35),
        .\mOutPtr_reg[0]_0 (thresh_data_U_n_3),
        .\mOutPtr_reg[0]_1 (xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_n_27),
        .\mOutPtr_reg[1]_0 (xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_n_22),
        .thresh_data_empty_n(thresh_data_empty_n),
        .thresh_data_full_n(thresh_data_full_n));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_s xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0
       (.A(grady2g_data_dout),
        .B(gradx2g_data_dout),
        .CO(icmp_ln338_fu_181_p2),
        .D(img_width_c38_dout),
        .E(shiftReg_ce_21),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state2_23,ap_CS_fsm_state1_22}),
        .S(gradx2g_data_U_n_5),
        .SR(row_V_reg_149),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9_reg_0(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_n_10),
        .ap_rst_n(ap_rst_n),
        .\dst_buf_V_reg_398_reg[30]_0 ({xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_score_47_din[31],xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_score_47_din[29:0]}),
        .gradx2g_data_empty_n(gradx2g_data_empty_n),
        .gradxyg_data_empty_n(gradxyg_data_empty_n),
        .grady2g_data_empty_n(grady2g_data_empty_n),
        .\img_height_read_reg_308_reg[10]_0 (img_height_c37_dout),
        .mOutPtr110_out(mOutPtr110_out_20),
        .\mOutPtr_reg[3] (xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write),
        .out(k_c_dout),
        .ret_14_reg_378_reg_0(\SRL_SIG_reg[0]_40 ),
        .ret_14_reg_378_reg_1(\SRL_SIG_reg[1]_41 ),
        .ret_14_reg_378_reg_2(\SRL_SIG_reg[0]_38 ),
        .ret_14_reg_378_reg_3(\SRL_SIG_reg[1]_39 ),
        .ret_14_reg_378_reg_4(grady2g_data_U_n_5),
        .ret_14_reg_378_reg_5(grady2g_data_U_n_6),
        .score_data_full_n(score_data_full_n),
        .shiftReg_addr(shiftReg_addr_16),
        .shiftReg_addr_0(shiftReg_addr),
        .start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n(start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n),
        .\trunc_ln_reg_341_reg[13]_0 (gradxyg_data_dout),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read),
        .xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read(xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_thresold_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0
       (.SS(SS),
        .ap_clk(ap_clk),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_21_U0_full_n),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_22_U0_full_n),
        .start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n(start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_n_4),
        .start_once_reg_reg_1(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_n_5),
        .start_once_reg_reg_2(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_n_6),
        .start_once_reg_reg_3(start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Bbkb_U_n_6),
        .xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39 xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0
       (.SS(SS),
        .ap_clk(ap_clk),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg),
        .internal_full_n_reg(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_n_4),
        .start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_full_n),
        .start_once_reg(start_once_reg_24),
        .start_once_reg_reg_0(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write),
        .start_once_reg_reg_1(img_width_c30_U_n_5),
        .xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_full_n));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFDuplicate_2_1080_1920_3_1_5_1920_19 xFDuplicate_2_1080_1920_3_1_5_1920_19_U0
       (.CO(icmp_ln37_fu_158_p2),
        .D(img_width_c29_dout),
        .E(shiftReg_ce_26),
        .Q(ap_CS_fsm_state2_28),
        .SS(SS),
        .\ap_CS_fsm_reg[0]_0 (start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradx1_mat_data_full_n(gradx1_mat_data_full_n),
        .gradx2_mat_data_full_n(gradx2_mat_data_full_n),
        .gradx_mat_data_empty_n(gradx_mat_data_empty_n),
        .img_height_c31_full_n(img_height_c31_full_n),
        .img_height_c32_full_n(img_height_c32_full_n),
        .\img_height_read_reg_174_reg[10]_0 (img_height_c27_dout),
        .img_width_c33_full_n(img_width_c33_full_n),
        .img_width_c34_full_n(img_width_c34_full_n),
        .internal_full_n_reg(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_11),
        .internal_full_n_reg_0(shiftReg_ce_25),
        .internal_full_n_reg_1(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_13),
        .internal_full_n_reg_2(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_14),
        .internal_full_n_reg_3(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_15),
        .internal_full_n_reg_4(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_16),
        .internal_full_n_reg_5(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_17),
        .mOutPtr110_out(mOutPtr110_out_27),
        .\mOutPtr_reg[2] (xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write),
        .\row_V_reg_130_reg[0]_0 (img_width_c29_U_n_4),
        .start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n(start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n),
        .start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n),
        .start_once_reg(start_once_reg_29),
        .start_once_reg_reg_0(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_start),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_ready(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_ready),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read),
        .xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFDuplicate_2_1080_1920_3_1_5_1920_s xFDuplicate_2_1080_1920_3_1_5_1920_U0
       (.CO(icmp_ln37_fu_138_p2),
        .D(img_width_c30_dout),
        .E(shiftReg_ce_31),
        .Q(ap_CS_fsm_state2_33),
        .SS(SS),
        .\ap_CS_fsm_reg[0]_0 (start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_U_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grady1_mat_data_full_n(grady1_mat_data_full_n),
        .grady2_mat_data_full_n(grady2_mat_data_full_n),
        .grady_mat_data_empty_n(grady_mat_data_empty_n),
        .img_height_c28_empty_n(img_height_c28_empty_n),
        .img_height_c35_full_n(img_height_c35_full_n),
        .\img_height_read_reg_154_reg[10]_0 (img_height_c28_dout),
        .img_width_c30_empty_n(img_width_c30_empty_n),
        .img_width_c36_full_n(img_width_c36_full_n),
        .internal_full_n_reg(xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_12),
        .internal_full_n_reg_0(shiftReg_ce_30),
        .internal_full_n_reg_1(xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_14),
        .internal_full_n_reg_2(xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_15),
        .internal_full_n_reg_3(xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_16),
        .mOutPtr110_out(mOutPtr110_out_32),
        .\mOutPtr_reg[2] (xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write),
        .\row_V_reg_110_reg[0]_0 (start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_U_n_7),
        .start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n(start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n),
        .start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .start_once_reg(start_once_reg_34),
        .start_once_reg_reg_0(xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_7),
        .start_once_reg_reg_1(xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_start),
        .xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready(xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready),
        .xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read(xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read),
        .xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_s xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0
       (.B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .D(D),
        .E(E),
        .Q(Q),
        .SS(SS),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[0]_1 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(start_for_Sobel_0_3_0_2_1080_1920_1_false_U0_U_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done(ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done),
        .cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready),
        .cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write),
        .grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready),
        .grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg_0(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg),
        .grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg_1(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg),
        .img_height_c41_empty_n(img_height_c41_empty_n),
        .\img_height_read_reg_54_reg[10]_0 (img_height_c41_dout),
        .img_out_data_full_n(img_out_data_full_n),
        .img_width_c42_empty_n(img_width_c42_empty_n),
        .\img_width_read_reg_59_reg[10]_0 (img_width_c42_dout),
        .internal_empty_n_reg(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_n_22),
        .internal_empty_n_reg_0(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_start_reg_reg),
        .internal_empty_n_reg_1(internal_empty_n_reg_1),
        .internal_full_n_reg(internal_full_n_reg),
        .mOutPtr110_out(mOutPtr110_out_35),
        .\mOutPtr_reg[0] (xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_n_27),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_2 (xFThreshold_5_1080_1920_5_1_12_1920_U0_n_11),
        .\mOutPtr_reg[0]_3 (thresh_data_U_n_3),
        .thresh_data_empty_n(thresh_data_empty_n),
        .\tmp_V_reg_737_reg[30] (thresh_data_dout),
        .xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready),
        .xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start),
        .xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_s xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0
       (.CO(icmp_ln180_fu_133_p2),
        .D(img_width_c34_dout),
        .E(shiftReg_ce_36),
        .Q({ap_CS_fsm_state2_39,ap_CS_fsm_state1_38}),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter5_reg_0(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_11),
        .ap_rst_n(ap_rst_n),
        .gradx2_mat_413_dout({gradx2_mat_data_dout[15],gradx2_mat_data_dout[9:0]}),
        .gradx2_mat_data_empty_n(gradx2_mat_data_empty_n),
        .gradxy_data_full_n(gradxy_data_full_n),
        .grady2_mat_414_dout({grady2_mat_data_dout[15],grady2_mat_data_dout[9:0]}),
        .grady2_mat_data_empty_n(grady2_mat_data_empty_n),
        .img_height_c32_empty_n(img_height_c32_empty_n),
        .\img_height_read_reg_173_reg[10]_0 (img_height_c32_dout),
        .img_width_c34_empty_n(img_width_c34_empty_n),
        .internal_empty_n_reg(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_8),
        .internal_empty_n_reg_0(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_9),
        .internal_full_n_reg(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_U_n_5),
        .mOutPtr110_out(mOutPtr110_out_37),
        .\mOutPtr_reg[0] (xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_13),
        .\mOutPtr_reg[0]_0 (gradx2_mat_data_U_n_3),
        .\mOutPtr_reg[0]_1 (xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_14),
        .\mOutPtr_reg[0]_2 (grady2_mat_data_U_n_3),
        .start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .start_once_reg(start_once_reg_29),
        .\tmp_dst_V_reg_211_reg[15]_0 (xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradxy_43_din),
        .xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20 xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0
       (.CO(icmp_ln91_fu_147_p2),
        .D(img_height_c31_dout),
        .E(shiftReg_ce_40),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state2_43,ap_CS_fsm_state1_42}),
        .SR(row_V_reg_113),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_n_11),
        .ap_rst_n(ap_rst_n),
        .gradx1_mat_411_dout(gradx1_mat_data_U_n_38),
        .gradx1_mat_data_dout({gradx1_mat_data_dout[15],gradx1_mat_data_dout[9:0]}),
        .gradx1_mat_data_empty_n(gradx1_mat_data_empty_n),
        .gradx_2_data_full_n(gradx_2_data_full_n),
        .\img_width_read_reg_207_reg[10]_0 (img_width_c33_dout),
        .internal_empty_n_reg(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_n_3),
        .mOutPtr110_out(mOutPtr110_out_41),
        .\mOutPtr_reg[0] (xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_n_8),
        .\mOutPtr_reg[0]_0 (xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_n_11),
        .\mOutPtr_reg[0]_1 (gradx1_mat_data_U_n_4),
        .\tmp_dst_V_reg_251_reg[15]_0 (xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_gradx_2_41_din),
        .\val_V_reg_240_reg[15]_0 ({\SRL_SIG_reg[0]_12 [15],\SRL_SIG_reg[0]_12 [9:1]}),
        .\val_V_reg_240_reg[15]_1 (\SRL_SIG_reg[1]_13 ),
        .\val_V_reg_240_reg[3]_0 (gradx1_mat_data_U_n_3),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_s xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0
       (.CO(icmp_ln91_fu_125_p2),
        .D(img_height_c35_dout),
        .E(shiftReg_ce_44),
        .Q({ap_CS_fsm_state2_48,ap_CS_fsm_state1_47}),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_12),
        .ap_rst_n(ap_rst_n),
        .gradx1_mat_411_dout(grady1_mat_data_U_n_38),
        .grady1_mat_data_dout({grady1_mat_data_dout[15],grady1_mat_data_dout[9:0]}),
        .grady1_mat_data_empty_n(grady1_mat_data_empty_n),
        .grady1_mat_data_full_n(grady1_mat_data_full_n),
        .grady_2_data_full_n(grady_2_data_full_n),
        .img_height_c35_empty_n(img_height_c35_empty_n),
        .img_width_c36_empty_n(img_width_c36_empty_n),
        .\img_width_read_reg_185_reg[10]_0 (img_width_c36_dout),
        .internal_empty_n_reg(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_3),
        .internal_empty_n_reg_0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_n_9),
        .internal_full_n_reg(xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_start),
        .mOutPtr110_out(mOutPtr110_out_46),
        .mOutPtr110_out_0(mOutPtr110_out_45),
        .\mOutPtr_reg[0] (xFDuplicate_2_1080_1920_3_1_5_1920_U0_n_12),
        .\mOutPtr_reg[0]_0 (grady1_mat_data_U_n_4),
        .start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .start_once_reg(start_once_reg_34),
        .\tmp_dst_V_reg_229_reg[15]_0 (xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx_2_41_din),
        .\val_V_reg_218_reg[15]_0 ({\SRL_SIG_reg[0]_24 [15],\SRL_SIG_reg[0]_24 [9:1]}),
        .\val_V_reg_218_reg[15]_1 (\SRL_SIG_reg[1]_25 ),
        .\val_V_reg_218_reg[3]_0 (grady1_mat_data_U_n_3),
        .xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read(xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready),
        .xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFThreshold_5_1080_1920_5_1_12_1920_s xFThreshold_5_1080_1920_5_1_12_1920_U0
       (.CO(icmp_ln246_fu_143_p2),
        .D(img_width_c40_dout),
        .E(shiftReg_ce_50),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state2_52,ap_CS_fsm_state1_51}),
        .SR(row_reg_111),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(xFThreshold_5_1080_1920_5_1_12_1920_U0_n_11),
        .ap_rst_n(ap_rst_n),
        .\buf1_reg_221_reg[30]_0 (xFThreshold_5_1080_1920_5_1_12_1920_U0_thresh_48_din),
        .\img_height_read_reg_178_reg[10]_0 (img_height_c39_dout),
        .mOutPtr110_out(mOutPtr110_out_49),
        .\mOutPtr_reg[1] (xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry39_U0_start_write),
        .score_data_dout({score_data_dout[31],score_data_dout[29:0]}),
        .score_data_empty_n(score_data_empty_n),
        .start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n(start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n),
        .start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n(start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n),
        .start_once_reg(start_once_reg_53),
        .thresh_data_full_n(thresh_data_full_n),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read(xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read),
        .xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .\zext_ln161_reg_188_reg[15]_0 (p_threshold_c_dout));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFDuplicate_2_1080_1920_3_1_5_1920_19" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFDuplicate_2_1080_1920_3_1_5_1920_19
   (start_once_reg,
    CO,
    Q,
    mOutPtr110_out,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_ready,
    xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read,
    E,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    internal_full_n_reg_5,
    SS,
    ap_clk,
    start_once_reg_reg_0,
    \mOutPtr_reg[2] ,
    start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    \row_V_reg_130_reg[0]_0 ,
    start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n,
    start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n,
    gradx_mat_data_empty_n,
    gradx2_mat_data_full_n,
    gradx1_mat_data_full_n,
    img_height_c31_full_n,
    img_height_c32_full_n,
    img_width_c33_full_n,
    img_width_c34_full_n,
    D,
    \img_height_read_reg_174_reg[10]_0 );
  output start_once_reg;
  output [0:0]CO;
  output [0:0]Q;
  output mOutPtr110_out;
  output xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  output xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_ready;
  output xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read;
  output [0:0]E;
  output internal_full_n_reg;
  output [0:0]internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  output internal_full_n_reg_4;
  output internal_full_n_reg_5;
  input [0:0]SS;
  input ap_clk;
  input start_once_reg_reg_0;
  input \mOutPtr_reg[2] ;
  input start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input \row_V_reg_130_reg[0]_0 ;
  input start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n;
  input start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  input gradx_mat_data_empty_n;
  input gradx2_mat_data_full_n;
  input gradx1_mat_data_full_n;
  input img_height_c31_full_n;
  input img_height_c32_full_n;
  input img_width_c33_full_n;
  input img_width_c34_full_n;
  input [10:0]D;
  input [10:0]\img_height_read_reg_174_reg[10]_0 ;

  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_3_n_3 ;
  wire \ap_CS_fsm[2]_i_4_n_3 ;
  wire \ap_CS_fsm[2]_i_5_n_3 ;
  wire \ap_CS_fsm[2]_i_6_n_3 ;
  wire \ap_CS_fsm[3]_i_1__11_n_3 ;
  wire \ap_CS_fsm[3]_i_2_n_3 ;
  wire \ap_CS_fsm[3]_i_4_n_3 ;
  wire \ap_CS_fsm[3]_i_5_n_3 ;
  wire \ap_CS_fsm[3]_i_6_n_3 ;
  wire \ap_CS_fsm[3]_i_7_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_6 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state5;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter0_i_2_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_rst_n;
  wire [10:0]col_V_9_fu_163_p2;
  wire col_V_reg_141;
  wire col_V_reg_1410;
  wire \col_V_reg_141[10]_i_4_n_3 ;
  wire \col_V_reg_141[2]_i_1_n_3 ;
  wire \col_V_reg_141[4]_i_1_n_3 ;
  wire \col_V_reg_141[8]_i_1_n_3 ;
  wire [10:0]col_V_reg_141_reg;
  wire gradx1_mat_data_full_n;
  wire gradx2_mat_data_full_n;
  wire gradx_mat_data_empty_n;
  wire \icmp_ln43_reg_198[0]_i_1_n_3 ;
  wire \icmp_ln43_reg_198_reg_n_3_[0] ;
  wire img_height_c31_full_n;
  wire img_height_c32_full_n;
  wire [10:0]img_height_read_reg_174;
  wire [10:0]\img_height_read_reg_174_reg[10]_0 ;
  wire img_width_c33_full_n;
  wire img_width_c34_full_n;
  wire [10:0]img_width_read_reg_179;
  wire internal_full_n_reg;
  wire [0:0]internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire internal_full_n_reg_5;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[2] ;
  wire [10:0]row_V_6_fu_152_p2;
  wire [10:0]row_V_6_reg_184;
  wire \row_V_6_reg_184[10]_i_2_n_3 ;
  wire \row_V_6_reg_184[4]_i_1_n_3 ;
  wire \row_V_6_reg_184[8]_i_1_n_3 ;
  wire row_V_reg_130;
  wire \row_V_reg_130_reg[0]_0 ;
  wire \row_V_reg_130_reg_n_3_[0] ;
  wire \row_V_reg_130_reg_n_3_[10] ;
  wire \row_V_reg_130_reg_n_3_[1] ;
  wire \row_V_reg_130_reg_n_3_[2] ;
  wire \row_V_reg_130_reg_n_3_[3] ;
  wire \row_V_reg_130_reg_n_3_[4] ;
  wire \row_V_reg_130_reg_n_3_[5] ;
  wire \row_V_reg_130_reg_n_3_[6] ;
  wire \row_V_reg_130_reg_n_3_[7] ;
  wire \row_V_reg_130_reg_n_3_[8] ;
  wire \row_V_reg_130_reg_n_3_[9] ;
  wire start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n;
  wire start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  wire start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_3;
  wire start_once_reg_reg_0;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_ready;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(gradx1_mat_data_full_n),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln43_reg_198_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(gradx_mat_data_empty_n),
        .I5(gradx2_mat_data_full_n),
        .O(E));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \SRL_SIG[0][15]_i_1__4 
       (.I0(gradx2_mat_data_full_n),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln43_reg_198_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(gradx_mat_data_empty_n),
        .I5(gradx1_mat_data_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h2222200000000000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(ap_CS_fsm_state1),
        .I1(\row_V_reg_130_reg[0]_0 ),
        .I2(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n),
        .I3(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .I4(start_once_reg),
        .I5(start_once_reg_reg_0),
        .O(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read));
  LUT6 #(
    .INIT(64'hFFFF4FFF44444444)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(CO),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(\ap_CS_fsm[3]_i_2_n_3 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(img_height_read_reg_174[10]),
        .I1(\row_V_reg_130_reg_n_3_[10] ),
        .I2(img_height_read_reg_174[9]),
        .I3(\row_V_reg_130_reg_n_3_[9] ),
        .O(\ap_CS_fsm[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(img_height_read_reg_174[8]),
        .I1(\row_V_reg_130_reg_n_3_[8] ),
        .I2(\row_V_reg_130_reg_n_3_[6] ),
        .I3(img_height_read_reg_174[6]),
        .I4(\row_V_reg_130_reg_n_3_[7] ),
        .I5(img_height_read_reg_174[7]),
        .O(\ap_CS_fsm[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(img_height_read_reg_174[4]),
        .I1(\row_V_reg_130_reg_n_3_[4] ),
        .I2(\row_V_reg_130_reg_n_3_[5] ),
        .I3(img_height_read_reg_174[5]),
        .I4(\row_V_reg_130_reg_n_3_[3] ),
        .I5(img_height_read_reg_174[3]),
        .O(\ap_CS_fsm[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\row_V_reg_130_reg_n_3_[2] ),
        .I1(img_height_read_reg_174[2]),
        .I2(\row_V_reg_130_reg_n_3_[0] ),
        .I3(img_height_read_reg_174[0]),
        .I4(img_height_read_reg_174[1]),
        .I5(\row_V_reg_130_reg_n_3_[1] ),
        .O(\ap_CS_fsm[2]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[3]_i_1__11 
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_1__11_n_3 ));
  LUT5 #(
    .INIT(32'h04444444)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\icmp_ln43_reg_198_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(gradx_mat_data_empty_n),
        .I3(gradx2_mat_data_full_n),
        .I4(gradx1_mat_data_full_n),
        .O(\ap_CS_fsm[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(img_width_read_reg_179[10]),
        .I1(col_V_reg_141_reg[10]),
        .I2(img_width_read_reg_179[9]),
        .I3(col_V_reg_141_reg[9]),
        .O(\ap_CS_fsm[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(img_width_read_reg_179[8]),
        .I1(col_V_reg_141_reg[8]),
        .I2(col_V_reg_141_reg[6]),
        .I3(img_width_read_reg_179[6]),
        .I4(col_V_reg_141_reg[7]),
        .I5(img_width_read_reg_179[7]),
        .O(\ap_CS_fsm[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(img_width_read_reg_179[4]),
        .I1(col_V_reg_141_reg[4]),
        .I2(col_V_reg_141_reg[5]),
        .I3(img_width_read_reg_179[5]),
        .I4(col_V_reg_141_reg[3]),
        .I5(img_width_read_reg_179[3]),
        .O(\ap_CS_fsm[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(img_width_read_reg_179[2]),
        .I1(col_V_reg_141_reg[2]),
        .I2(col_V_reg_141_reg[0]),
        .I3(img_width_read_reg_179[0]),
        .I4(col_V_reg_141_reg[1]),
        .I5(img_width_read_reg_179[1]),
        .O(\ap_CS_fsm[3]_i_7_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_4 ,\ap_CS_fsm_reg[2]_i_2_n_5 ,\ap_CS_fsm_reg[2]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_3_n_3 ,\ap_CS_fsm[2]_i_4_n_3 ,\ap_CS_fsm[2]_i_5_n_3 ,\ap_CS_fsm[2]_i_6_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__11_n_3 ),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_3_n_4 ,\ap_CS_fsm_reg[3]_i_3_n_5 ,\ap_CS_fsm_reg[3]_i_3_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_4_n_3 ,\ap_CS_fsm[3]_i_5_n_3 ,\ap_CS_fsm[3]_i_6_n_3 ,\ap_CS_fsm[3]_i_7_n_3 }));
  LUT6 #(
    .INIT(64'hDDDD0D0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0_i_2_n_3),
        .I2(CO),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h00007F00FFFFFFFF)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(gradx1_mat_data_full_n),
        .I1(gradx2_mat_data_full_n),
        .I2(gradx_mat_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(\icmp_ln43_reg_198_reg_n_3_[0] ),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40404F4000000000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(Q),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \col_V_reg_141[0]_i_1 
       (.I0(col_V_reg_141_reg[0]),
        .O(col_V_9_fu_163_p2[0]));
  LUT6 #(
    .INIT(64'h0000FFBF00000000)) 
    \col_V_reg_141[10]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .I4(CO),
        .I5(Q),
        .O(col_V_reg_141));
  LUT4 #(
    .INIT(16'h0040)) 
    \col_V_reg_141[10]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(col_V_reg_1410));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \col_V_reg_141[10]_i_3 
       (.I0(col_V_reg_141_reg[10]),
        .I1(col_V_reg_141_reg[8]),
        .I2(col_V_reg_141_reg[6]),
        .I3(\col_V_reg_141[10]_i_4_n_3 ),
        .I4(col_V_reg_141_reg[7]),
        .I5(col_V_reg_141_reg[9]),
        .O(col_V_9_fu_163_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col_V_reg_141[10]_i_4 
       (.I0(col_V_reg_141_reg[5]),
        .I1(col_V_reg_141_reg[4]),
        .I2(col_V_reg_141_reg[2]),
        .I3(col_V_reg_141_reg[0]),
        .I4(col_V_reg_141_reg[1]),
        .I5(col_V_reg_141_reg[3]),
        .O(\col_V_reg_141[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_V_reg_141[1]_i_1 
       (.I0(col_V_reg_141_reg[0]),
        .I1(col_V_reg_141_reg[1]),
        .O(col_V_9_fu_163_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \col_V_reg_141[2]_i_1 
       (.I0(col_V_reg_141_reg[2]),
        .I1(col_V_reg_141_reg[1]),
        .I2(col_V_reg_141_reg[0]),
        .O(\col_V_reg_141[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_V_reg_141[3]_i_1 
       (.I0(col_V_reg_141_reg[3]),
        .I1(col_V_reg_141_reg[1]),
        .I2(col_V_reg_141_reg[0]),
        .I3(col_V_reg_141_reg[2]),
        .O(col_V_9_fu_163_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \col_V_reg_141[4]_i_1 
       (.I0(col_V_reg_141_reg[4]),
        .I1(col_V_reg_141_reg[3]),
        .I2(col_V_reg_141_reg[1]),
        .I3(col_V_reg_141_reg[0]),
        .I4(col_V_reg_141_reg[2]),
        .O(\col_V_reg_141[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_V_reg_141[5]_i_1 
       (.I0(col_V_reg_141_reg[3]),
        .I1(col_V_reg_141_reg[1]),
        .I2(col_V_reg_141_reg[0]),
        .I3(col_V_reg_141_reg[2]),
        .I4(col_V_reg_141_reg[4]),
        .I5(col_V_reg_141_reg[5]),
        .O(col_V_9_fu_163_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_V_reg_141[6]_i_1 
       (.I0(col_V_reg_141_reg[6]),
        .I1(\col_V_reg_141[10]_i_4_n_3 ),
        .O(col_V_9_fu_163_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \col_V_reg_141[7]_i_1 
       (.I0(col_V_reg_141_reg[7]),
        .I1(\col_V_reg_141[10]_i_4_n_3 ),
        .I2(col_V_reg_141_reg[6]),
        .O(col_V_9_fu_163_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_V_reg_141[8]_i_1 
       (.I0(col_V_reg_141_reg[8]),
        .I1(col_V_reg_141_reg[6]),
        .I2(\col_V_reg_141[10]_i_4_n_3 ),
        .I3(col_V_reg_141_reg[7]),
        .O(\col_V_reg_141[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \col_V_reg_141[9]_i_1 
       (.I0(col_V_reg_141_reg[9]),
        .I1(col_V_reg_141_reg[7]),
        .I2(\col_V_reg_141[10]_i_4_n_3 ),
        .I3(col_V_reg_141_reg[6]),
        .I4(col_V_reg_141_reg[8]),
        .O(col_V_9_fu_163_p2[9]));
  FDRE \col_V_reg_141_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_1410),
        .D(col_V_9_fu_163_p2[0]),
        .Q(col_V_reg_141_reg[0]),
        .R(col_V_reg_141));
  FDRE \col_V_reg_141_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_1410),
        .D(col_V_9_fu_163_p2[10]),
        .Q(col_V_reg_141_reg[10]),
        .R(col_V_reg_141));
  FDRE \col_V_reg_141_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_1410),
        .D(col_V_9_fu_163_p2[1]),
        .Q(col_V_reg_141_reg[1]),
        .R(col_V_reg_141));
  FDRE \col_V_reg_141_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_1410),
        .D(\col_V_reg_141[2]_i_1_n_3 ),
        .Q(col_V_reg_141_reg[2]),
        .R(col_V_reg_141));
  FDRE \col_V_reg_141_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_1410),
        .D(col_V_9_fu_163_p2[3]),
        .Q(col_V_reg_141_reg[3]),
        .R(col_V_reg_141));
  FDRE \col_V_reg_141_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_1410),
        .D(\col_V_reg_141[4]_i_1_n_3 ),
        .Q(col_V_reg_141_reg[4]),
        .R(col_V_reg_141));
  FDRE \col_V_reg_141_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_1410),
        .D(col_V_9_fu_163_p2[5]),
        .Q(col_V_reg_141_reg[5]),
        .R(col_V_reg_141));
  FDRE \col_V_reg_141_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_1410),
        .D(col_V_9_fu_163_p2[6]),
        .Q(col_V_reg_141_reg[6]),
        .R(col_V_reg_141));
  FDRE \col_V_reg_141_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_1410),
        .D(col_V_9_fu_163_p2[7]),
        .Q(col_V_reg_141_reg[7]),
        .R(col_V_reg_141));
  FDRE \col_V_reg_141_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_1410),
        .D(\col_V_reg_141[8]_i_1_n_3 ),
        .Q(col_V_reg_141_reg[8]),
        .R(col_V_reg_141));
  FDRE \col_V_reg_141_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_1410),
        .D(col_V_9_fu_163_p2[9]),
        .Q(col_V_reg_141_reg[9]),
        .R(col_V_reg_141));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln43_reg_198[0]_i_1 
       (.I0(\icmp_ln43_reg_198_reg_n_3_[0] ),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(\icmp_ln43_reg_198[0]_i_1_n_3 ));
  FDRE \icmp_ln43_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln43_reg_198[0]_i_1_n_3 ),
        .Q(\icmp_ln43_reg_198_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \img_height_read_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_174_reg[10]_0 [0]),
        .Q(img_height_read_reg_174[0]),
        .R(1'b0));
  FDRE \img_height_read_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_174_reg[10]_0 [10]),
        .Q(img_height_read_reg_174[10]),
        .R(1'b0));
  FDRE \img_height_read_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_174_reg[10]_0 [1]),
        .Q(img_height_read_reg_174[1]),
        .R(1'b0));
  FDRE \img_height_read_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_174_reg[10]_0 [2]),
        .Q(img_height_read_reg_174[2]),
        .R(1'b0));
  FDRE \img_height_read_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_174_reg[10]_0 [3]),
        .Q(img_height_read_reg_174[3]),
        .R(1'b0));
  FDRE \img_height_read_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_174_reg[10]_0 [4]),
        .Q(img_height_read_reg_174[4]),
        .R(1'b0));
  FDRE \img_height_read_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_174_reg[10]_0 [5]),
        .Q(img_height_read_reg_174[5]),
        .R(1'b0));
  FDRE \img_height_read_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_174_reg[10]_0 [6]),
        .Q(img_height_read_reg_174[6]),
        .R(1'b0));
  FDRE \img_height_read_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_174_reg[10]_0 [7]),
        .Q(img_height_read_reg_174[7]),
        .R(1'b0));
  FDRE \img_height_read_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_174_reg[10]_0 [8]),
        .Q(img_height_read_reg_174[8]),
        .R(1'b0));
  FDRE \img_height_read_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_174_reg[10]_0 [9]),
        .Q(img_height_read_reg_174[9]),
        .R(1'b0));
  FDRE \img_width_read_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[0]),
        .Q(img_width_read_reg_179[0]),
        .R(1'b0));
  FDRE \img_width_read_reg_179_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[10]),
        .Q(img_width_read_reg_179[10]),
        .R(1'b0));
  FDRE \img_width_read_reg_179_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[1]),
        .Q(img_width_read_reg_179[1]),
        .R(1'b0));
  FDRE \img_width_read_reg_179_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[2]),
        .Q(img_width_read_reg_179[2]),
        .R(1'b0));
  FDRE \img_width_read_reg_179_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[3]),
        .Q(img_width_read_reg_179[3]),
        .R(1'b0));
  FDRE \img_width_read_reg_179_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[4]),
        .Q(img_width_read_reg_179[4]),
        .R(1'b0));
  FDRE \img_width_read_reg_179_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[5]),
        .Q(img_width_read_reg_179[5]),
        .R(1'b0));
  FDRE \img_width_read_reg_179_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[6]),
        .Q(img_width_read_reg_179[6]),
        .R(1'b0));
  FDRE \img_width_read_reg_179_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[7]),
        .Q(img_width_read_reg_179[7]),
        .R(1'b0));
  FDRE \img_width_read_reg_179_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[8]),
        .Q(img_width_read_reg_179[8]),
        .R(1'b0));
  FDRE \img_width_read_reg_179_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[9]),
        .Q(img_width_read_reg_179[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__3
       (.I0(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I1(img_height_c31_full_n),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__4
       (.I0(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I1(img_height_c32_full_n),
        .O(internal_full_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__5
       (.I0(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I1(img_width_c33_full_n),
        .O(internal_full_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__6
       (.I0(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I1(img_width_c34_full_n),
        .O(internal_full_n_reg_5));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \mOutPtr[0]_i_2__4 
       (.I0(gradx1_mat_data_full_n),
        .I1(gradx_mat_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln43_reg_198_reg_n_3_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(gradx2_mat_data_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_2__0 
       (.I0(CO),
        .I1(Q),
        .O(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_ap_ready));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln43_reg_198_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(gradx_mat_data_empty_n),
        .I4(gradx2_mat_data_full_n),
        .I5(gradx1_mat_data_full_n),
        .O(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_gradx_mat_49_read));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_4__0 
       (.I0(gradx2_mat_data_full_n),
        .I1(gradx_mat_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln43_reg_198_reg_n_3_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(gradx1_mat_data_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[2]_i_2__4 
       (.I0(Q),
        .I1(CO),
        .I2(start_once_reg_reg_0),
        .I3(\mOutPtr_reg[2] ),
        .I4(start_for_xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_full_n),
        .O(mOutPtr110_out));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_6_reg_184[0]_i_1 
       (.I0(\row_V_reg_130_reg_n_3_[0] ),
        .O(row_V_6_fu_152_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_V_6_reg_184[10]_i_1 
       (.I0(\row_V_reg_130_reg_n_3_[10] ),
        .I1(\row_V_reg_130_reg_n_3_[8] ),
        .I2(\row_V_reg_130_reg_n_3_[6] ),
        .I3(\row_V_6_reg_184[10]_i_2_n_3 ),
        .I4(\row_V_reg_130_reg_n_3_[7] ),
        .I5(\row_V_reg_130_reg_n_3_[9] ),
        .O(row_V_6_fu_152_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_V_6_reg_184[10]_i_2 
       (.I0(\row_V_reg_130_reg_n_3_[5] ),
        .I1(\row_V_reg_130_reg_n_3_[4] ),
        .I2(\row_V_reg_130_reg_n_3_[2] ),
        .I3(\row_V_reg_130_reg_n_3_[0] ),
        .I4(\row_V_reg_130_reg_n_3_[1] ),
        .I5(\row_V_reg_130_reg_n_3_[3] ),
        .O(\row_V_6_reg_184[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_6_reg_184[1]_i_1 
       (.I0(\row_V_reg_130_reg_n_3_[0] ),
        .I1(\row_V_reg_130_reg_n_3_[1] ),
        .O(row_V_6_fu_152_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_V_6_reg_184[2]_i_1 
       (.I0(\row_V_reg_130_reg_n_3_[2] ),
        .I1(\row_V_reg_130_reg_n_3_[0] ),
        .I2(\row_V_reg_130_reg_n_3_[1] ),
        .O(row_V_6_fu_152_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_V_6_reg_184[3]_i_1 
       (.I0(\row_V_reg_130_reg_n_3_[3] ),
        .I1(\row_V_reg_130_reg_n_3_[1] ),
        .I2(\row_V_reg_130_reg_n_3_[0] ),
        .I3(\row_V_reg_130_reg_n_3_[2] ),
        .O(row_V_6_fu_152_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_V_6_reg_184[4]_i_1 
       (.I0(\row_V_reg_130_reg_n_3_[4] ),
        .I1(\row_V_reg_130_reg_n_3_[3] ),
        .I2(\row_V_reg_130_reg_n_3_[1] ),
        .I3(\row_V_reg_130_reg_n_3_[0] ),
        .I4(\row_V_reg_130_reg_n_3_[2] ),
        .O(\row_V_6_reg_184[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_6_reg_184[5]_i_1 
       (.I0(\row_V_reg_130_reg_n_3_[3] ),
        .I1(\row_V_reg_130_reg_n_3_[1] ),
        .I2(\row_V_reg_130_reg_n_3_[0] ),
        .I3(\row_V_reg_130_reg_n_3_[2] ),
        .I4(\row_V_reg_130_reg_n_3_[4] ),
        .I5(\row_V_reg_130_reg_n_3_[5] ),
        .O(row_V_6_fu_152_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_6_reg_184[6]_i_1 
       (.I0(\row_V_reg_130_reg_n_3_[6] ),
        .I1(\row_V_6_reg_184[10]_i_2_n_3 ),
        .O(row_V_6_fu_152_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_V_6_reg_184[7]_i_1 
       (.I0(\row_V_reg_130_reg_n_3_[7] ),
        .I1(\row_V_6_reg_184[10]_i_2_n_3 ),
        .I2(\row_V_reg_130_reg_n_3_[6] ),
        .O(row_V_6_fu_152_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_V_6_reg_184[8]_i_1 
       (.I0(\row_V_reg_130_reg_n_3_[8] ),
        .I1(\row_V_reg_130_reg_n_3_[6] ),
        .I2(\row_V_6_reg_184[10]_i_2_n_3 ),
        .I3(\row_V_reg_130_reg_n_3_[7] ),
        .O(\row_V_6_reg_184[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_V_6_reg_184[9]_i_1 
       (.I0(\row_V_reg_130_reg_n_3_[9] ),
        .I1(\row_V_reg_130_reg_n_3_[7] ),
        .I2(\row_V_6_reg_184[10]_i_2_n_3 ),
        .I3(\row_V_reg_130_reg_n_3_[6] ),
        .I4(\row_V_reg_130_reg_n_3_[8] ),
        .O(row_V_6_fu_152_p2[9]));
  FDRE \row_V_6_reg_184_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_6_fu_152_p2[0]),
        .Q(row_V_6_reg_184[0]),
        .R(1'b0));
  FDRE \row_V_6_reg_184_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_6_fu_152_p2[10]),
        .Q(row_V_6_reg_184[10]),
        .R(1'b0));
  FDRE \row_V_6_reg_184_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_6_fu_152_p2[1]),
        .Q(row_V_6_reg_184[1]),
        .R(1'b0));
  FDRE \row_V_6_reg_184_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_6_fu_152_p2[2]),
        .Q(row_V_6_reg_184[2]),
        .R(1'b0));
  FDRE \row_V_6_reg_184_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_6_fu_152_p2[3]),
        .Q(row_V_6_reg_184[3]),
        .R(1'b0));
  FDRE \row_V_6_reg_184_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\row_V_6_reg_184[4]_i_1_n_3 ),
        .Q(row_V_6_reg_184[4]),
        .R(1'b0));
  FDRE \row_V_6_reg_184_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_6_fu_152_p2[5]),
        .Q(row_V_6_reg_184[5]),
        .R(1'b0));
  FDRE \row_V_6_reg_184_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_6_fu_152_p2[6]),
        .Q(row_V_6_reg_184[6]),
        .R(1'b0));
  FDRE \row_V_6_reg_184_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_6_fu_152_p2[7]),
        .Q(row_V_6_reg_184[7]),
        .R(1'b0));
  FDRE \row_V_6_reg_184_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\row_V_6_reg_184[8]_i_1_n_3 ),
        .Q(row_V_6_reg_184[8]),
        .R(1'b0));
  FDRE \row_V_6_reg_184_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_6_fu_152_p2[9]),
        .Q(row_V_6_reg_184[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \row_V_reg_130[10]_i_1 
       (.I0(xFDuplicate_2_1080_1920_3_1_5_1920_19_U0_img_width_read),
        .I1(ap_CS_fsm_state5),
        .O(row_V_reg_130));
  FDRE \row_V_reg_130_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_6_reg_184[0]),
        .Q(\row_V_reg_130_reg_n_3_[0] ),
        .R(row_V_reg_130));
  FDRE \row_V_reg_130_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_6_reg_184[10]),
        .Q(\row_V_reg_130_reg_n_3_[10] ),
        .R(row_V_reg_130));
  FDRE \row_V_reg_130_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_6_reg_184[1]),
        .Q(\row_V_reg_130_reg_n_3_[1] ),
        .R(row_V_reg_130));
  FDRE \row_V_reg_130_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_6_reg_184[2]),
        .Q(\row_V_reg_130_reg_n_3_[2] ),
        .R(row_V_reg_130));
  FDRE \row_V_reg_130_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_6_reg_184[3]),
        .Q(\row_V_reg_130_reg_n_3_[3] ),
        .R(row_V_reg_130));
  FDRE \row_V_reg_130_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_6_reg_184[4]),
        .Q(\row_V_reg_130_reg_n_3_[4] ),
        .R(row_V_reg_130));
  FDRE \row_V_reg_130_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_6_reg_184[5]),
        .Q(\row_V_reg_130_reg_n_3_[5] ),
        .R(row_V_reg_130));
  FDRE \row_V_reg_130_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_6_reg_184[6]),
        .Q(\row_V_reg_130_reg_n_3_[6] ),
        .R(row_V_reg_130));
  FDRE \row_V_reg_130_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_6_reg_184[7]),
        .Q(\row_V_reg_130_reg_n_3_[7] ),
        .R(row_V_reg_130));
  FDRE \row_V_reg_130_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_6_reg_184[8]),
        .Q(\row_V_reg_130_reg_n_3_[8] ),
        .R(row_V_reg_130));
  FDRE \row_V_reg_130_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_6_reg_184[9]),
        .Q(\row_V_reg_130_reg_n_3_[9] ),
        .R(row_V_reg_130));
  LUT6 #(
    .INIT(64'h7770770077007700)) 
    start_once_reg_i_1__0
       (.I0(Q),
        .I1(CO),
        .I2(start_once_reg_reg_0),
        .I3(start_once_reg),
        .I4(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .I5(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_full_n),
        .O(start_once_reg_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_3),
        .Q(start_once_reg),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFDuplicate_2_1080_1920_3_1_5_1920_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFDuplicate_2_1080_1920_3_1_5_1920_s
   (start_once_reg,
    CO,
    Q,
    mOutPtr110_out,
    start_once_reg_reg_0,
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read,
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready,
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read,
    E,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    SS,
    ap_clk,
    start_once_reg_reg_1,
    \mOutPtr_reg[2] ,
    start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n,
    start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    img_height_c28_empty_n,
    img_height_c35_full_n,
    img_width_c36_full_n,
    img_width_c30_empty_n,
    \row_V_reg_110_reg[0]_0 ,
    grady_mat_data_empty_n,
    grady2_mat_data_full_n,
    grady1_mat_data_full_n,
    D,
    \img_height_read_reg_154_reg[10]_0 );
  output start_once_reg;
  output [0:0]CO;
  output [0:0]Q;
  output mOutPtr110_out;
  output start_once_reg_reg_0;
  output xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;
  output xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready;
  output xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read;
  output [0:0]E;
  output internal_full_n_reg;
  output [0:0]internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  input [0:0]SS;
  input ap_clk;
  input start_once_reg_reg_1;
  input \mOutPtr_reg[2] ;
  input start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n;
  input start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input img_height_c28_empty_n;
  input img_height_c35_full_n;
  input img_width_c36_full_n;
  input img_width_c30_empty_n;
  input \row_V_reg_110_reg[0]_0 ;
  input grady_mat_data_empty_n;
  input grady2_mat_data_full_n;
  input grady1_mat_data_full_n;
  input [10:0]D;
  input [10:0]\img_height_read_reg_154_reg[10]_0 ;

  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_3__0_n_3 ;
  wire \ap_CS_fsm[2]_i_4__0_n_3 ;
  wire \ap_CS_fsm[2]_i_5__0_n_3 ;
  wire \ap_CS_fsm[2]_i_6__0_n_3 ;
  wire \ap_CS_fsm[3]_i_1__12_n_3 ;
  wire \ap_CS_fsm[3]_i_2__0_n_3 ;
  wire \ap_CS_fsm[3]_i_4__0_n_3 ;
  wire \ap_CS_fsm[3]_i_5__0_n_3 ;
  wire \ap_CS_fsm[3]_i_6__0_n_3 ;
  wire \ap_CS_fsm[3]_i_7__0_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_6 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_4 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_5 ;
  wire \ap_CS_fsm_reg[3]_i_3__0_n_6 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state5;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_rst_n;
  wire [10:0]col_V_10_fu_143_p2;
  wire col_V_reg_121;
  wire col_V_reg_1210;
  wire \col_V_reg_121[10]_i_4_n_3 ;
  wire \col_V_reg_121[2]_i_1_n_3 ;
  wire \col_V_reg_121[4]_i_1_n_3 ;
  wire \col_V_reg_121[8]_i_1_n_3 ;
  wire [10:0]col_V_reg_121_reg;
  wire grady1_mat_data_full_n;
  wire grady2_mat_data_full_n;
  wire grady_mat_data_empty_n;
  wire \icmp_ln43_reg_178[0]_i_1_n_3 ;
  wire \icmp_ln43_reg_178_reg_n_3_[0] ;
  wire img_height_c28_empty_n;
  wire img_height_c35_full_n;
  wire [10:0]img_height_read_reg_154;
  wire [10:0]\img_height_read_reg_154_reg[10]_0 ;
  wire img_width_c30_empty_n;
  wire img_width_c36_full_n;
  wire [10:0]img_width_read_reg_159;
  wire internal_full_n_reg;
  wire [0:0]internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[2] ;
  wire [10:0]row_V_7_fu_132_p2;
  wire [10:0]row_V_7_reg_164;
  wire \row_V_7_reg_164[10]_i_2_n_3 ;
  wire \row_V_7_reg_164[2]_i_1_n_3 ;
  wire \row_V_7_reg_164[4]_i_1_n_3 ;
  wire \row_V_7_reg_164[8]_i_1_n_3 ;
  wire row_V_reg_110;
  wire \row_V_reg_110_reg[0]_0 ;
  wire \row_V_reg_110_reg_n_3_[0] ;
  wire \row_V_reg_110_reg_n_3_[10] ;
  wire \row_V_reg_110_reg_n_3_[1] ;
  wire \row_V_reg_110_reg_n_3_[2] ;
  wire \row_V_reg_110_reg_n_3_[3] ;
  wire \row_V_reg_110_reg_n_3_[4] ;
  wire \row_V_reg_110_reg_n_3_[5] ;
  wire \row_V_reg_110_reg_n_3_[6] ;
  wire \row_V_reg_110_reg_n_3_[7] ;
  wire \row_V_reg_110_reg_n_3_[8] ;
  wire \row_V_reg_110_reg_n_3_[9] ;
  wire start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n;
  wire start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_3;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \SRL_SIG[0][15]_i_1__5 
       (.I0(grady1_mat_data_full_n),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln43_reg_178_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(grady_mat_data_empty_n),
        .I5(grady2_mat_data_full_n),
        .O(E));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \SRL_SIG[0][15]_i_1__6 
       (.I0(grady2_mat_data_full_n),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln43_reg_178_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(grady_mat_data_empty_n),
        .I5(grady1_mat_data_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q),
        .I1(CO),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state5),
        .I1(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(ap_CS_fsm_state1),
        .I1(img_height_c28_empty_n),
        .I2(img_height_c35_full_n),
        .I3(img_width_c36_full_n),
        .I4(img_width_c30_empty_n),
        .I5(\row_V_reg_110_reg[0]_0 ),
        .O(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read));
  LUT6 #(
    .INIT(64'hFFFF4FFF44444444)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(CO),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(img_height_read_reg_154[10]),
        .I1(\row_V_reg_110_reg_n_3_[10] ),
        .I2(img_height_read_reg_154[9]),
        .I3(\row_V_reg_110_reg_n_3_[9] ),
        .O(\ap_CS_fsm[2]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(img_height_read_reg_154[8]),
        .I1(\row_V_reg_110_reg_n_3_[8] ),
        .I2(\row_V_reg_110_reg_n_3_[6] ),
        .I3(img_height_read_reg_154[6]),
        .I4(\row_V_reg_110_reg_n_3_[7] ),
        .I5(img_height_read_reg_154[7]),
        .O(\ap_CS_fsm[2]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(img_height_read_reg_154[4]),
        .I1(\row_V_reg_110_reg_n_3_[4] ),
        .I2(\row_V_reg_110_reg_n_3_[5] ),
        .I3(img_height_read_reg_154[5]),
        .I4(\row_V_reg_110_reg_n_3_[3] ),
        .I5(img_height_read_reg_154[3]),
        .O(\ap_CS_fsm[2]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(img_height_read_reg_154[2]),
        .I1(\row_V_reg_110_reg_n_3_[2] ),
        .I2(\row_V_reg_110_reg_n_3_[0] ),
        .I3(img_height_read_reg_154[0]),
        .I4(\row_V_reg_110_reg_n_3_[1] ),
        .I5(img_height_read_reg_154[1]),
        .O(\ap_CS_fsm[2]_i_6__0_n_3 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[3]_i_1__12 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_1__12_n_3 ));
  LUT5 #(
    .INIT(32'h04444444)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(\icmp_ln43_reg_178_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(grady_mat_data_empty_n),
        .I3(grady2_mat_data_full_n),
        .I4(grady1_mat_data_full_n),
        .O(\ap_CS_fsm[3]_i_2__0_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_4__0 
       (.I0(img_width_read_reg_159[10]),
        .I1(col_V_reg_121_reg[10]),
        .I2(img_width_read_reg_159[9]),
        .I3(col_V_reg_121_reg[9]),
        .O(\ap_CS_fsm[3]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(img_width_read_reg_159[8]),
        .I1(col_V_reg_121_reg[8]),
        .I2(col_V_reg_121_reg[6]),
        .I3(img_width_read_reg_159[6]),
        .I4(col_V_reg_121_reg[7]),
        .I5(img_width_read_reg_159[7]),
        .O(\ap_CS_fsm[3]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(img_width_read_reg_159[4]),
        .I1(col_V_reg_121_reg[4]),
        .I2(col_V_reg_121_reg[5]),
        .I3(img_width_read_reg_159[5]),
        .I4(col_V_reg_121_reg[3]),
        .I5(img_width_read_reg_159[3]),
        .O(\ap_CS_fsm[3]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(img_width_read_reg_159[2]),
        .I1(col_V_reg_121_reg[2]),
        .I2(col_V_reg_121_reg[0]),
        .I3(img_width_read_reg_159[0]),
        .I4(col_V_reg_121_reg[1]),
        .I5(img_width_read_reg_159[1]),
        .O(\ap_CS_fsm[3]_i_7__0_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__0_n_4 ,\ap_CS_fsm_reg[2]_i_2__0_n_5 ,\ap_CS_fsm_reg[2]_i_2__0_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_3__0_n_3 ,\ap_CS_fsm[2]_i_4__0_n_3 ,\ap_CS_fsm[2]_i_5__0_n_3 ,\ap_CS_fsm[2]_i_6__0_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__12_n_3 ),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_3__0 
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_3__0_n_4 ,\ap_CS_fsm_reg[3]_i_3__0_n_5 ,\ap_CS_fsm_reg[3]_i_3__0_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_4__0_n_3 ,\ap_CS_fsm[3]_i_5__0_n_3 ,\ap_CS_fsm[3]_i_6__0_n_3 ,\ap_CS_fsm[3]_i_7__0_n_3 }));
  LUT6 #(
    .INIT(64'hDDDD0D0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0_i_2__0_n_3),
        .I2(CO),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_3));
  LUT6 #(
    .INIT(64'h00007F00FFFFFFFF)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(grady1_mat_data_full_n),
        .I1(grady2_mat_data_full_n),
        .I2(grady_mat_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(\icmp_ln43_reg_178_reg_n_3_[0] ),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40404F4000000000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(Q),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \col_V_reg_121[0]_i_1 
       (.I0(col_V_reg_121_reg[0]),
        .O(col_V_10_fu_143_p2[0]));
  LUT6 #(
    .INIT(64'h0000FFBF00000000)) 
    \col_V_reg_121[10]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .I4(CO),
        .I5(Q),
        .O(col_V_reg_121));
  LUT4 #(
    .INIT(16'h0040)) 
    \col_V_reg_121[10]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .O(col_V_reg_1210));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \col_V_reg_121[10]_i_3 
       (.I0(col_V_reg_121_reg[10]),
        .I1(col_V_reg_121_reg[8]),
        .I2(col_V_reg_121_reg[6]),
        .I3(\col_V_reg_121[10]_i_4_n_3 ),
        .I4(col_V_reg_121_reg[7]),
        .I5(col_V_reg_121_reg[9]),
        .O(col_V_10_fu_143_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col_V_reg_121[10]_i_4 
       (.I0(col_V_reg_121_reg[5]),
        .I1(col_V_reg_121_reg[4]),
        .I2(col_V_reg_121_reg[2]),
        .I3(col_V_reg_121_reg[0]),
        .I4(col_V_reg_121_reg[1]),
        .I5(col_V_reg_121_reg[3]),
        .O(\col_V_reg_121[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_V_reg_121[1]_i_1 
       (.I0(col_V_reg_121_reg[0]),
        .I1(col_V_reg_121_reg[1]),
        .O(col_V_10_fu_143_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \col_V_reg_121[2]_i_1 
       (.I0(col_V_reg_121_reg[2]),
        .I1(col_V_reg_121_reg[1]),
        .I2(col_V_reg_121_reg[0]),
        .O(\col_V_reg_121[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_V_reg_121[3]_i_1 
       (.I0(col_V_reg_121_reg[3]),
        .I1(col_V_reg_121_reg[1]),
        .I2(col_V_reg_121_reg[0]),
        .I3(col_V_reg_121_reg[2]),
        .O(col_V_10_fu_143_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \col_V_reg_121[4]_i_1 
       (.I0(col_V_reg_121_reg[4]),
        .I1(col_V_reg_121_reg[3]),
        .I2(col_V_reg_121_reg[1]),
        .I3(col_V_reg_121_reg[0]),
        .I4(col_V_reg_121_reg[2]),
        .O(\col_V_reg_121[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_V_reg_121[5]_i_1 
       (.I0(col_V_reg_121_reg[3]),
        .I1(col_V_reg_121_reg[1]),
        .I2(col_V_reg_121_reg[0]),
        .I3(col_V_reg_121_reg[2]),
        .I4(col_V_reg_121_reg[4]),
        .I5(col_V_reg_121_reg[5]),
        .O(col_V_10_fu_143_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_V_reg_121[6]_i_1 
       (.I0(col_V_reg_121_reg[6]),
        .I1(\col_V_reg_121[10]_i_4_n_3 ),
        .O(col_V_10_fu_143_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \col_V_reg_121[7]_i_1 
       (.I0(col_V_reg_121_reg[7]),
        .I1(\col_V_reg_121[10]_i_4_n_3 ),
        .I2(col_V_reg_121_reg[6]),
        .O(col_V_10_fu_143_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_V_reg_121[8]_i_1 
       (.I0(col_V_reg_121_reg[8]),
        .I1(col_V_reg_121_reg[6]),
        .I2(\col_V_reg_121[10]_i_4_n_3 ),
        .I3(col_V_reg_121_reg[7]),
        .O(\col_V_reg_121[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \col_V_reg_121[9]_i_1 
       (.I0(col_V_reg_121_reg[9]),
        .I1(col_V_reg_121_reg[7]),
        .I2(\col_V_reg_121[10]_i_4_n_3 ),
        .I3(col_V_reg_121_reg[6]),
        .I4(col_V_reg_121_reg[8]),
        .O(col_V_10_fu_143_p2[9]));
  FDRE \col_V_reg_121_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_1210),
        .D(col_V_10_fu_143_p2[0]),
        .Q(col_V_reg_121_reg[0]),
        .R(col_V_reg_121));
  FDRE \col_V_reg_121_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_1210),
        .D(col_V_10_fu_143_p2[10]),
        .Q(col_V_reg_121_reg[10]),
        .R(col_V_reg_121));
  FDRE \col_V_reg_121_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_1210),
        .D(col_V_10_fu_143_p2[1]),
        .Q(col_V_reg_121_reg[1]),
        .R(col_V_reg_121));
  FDRE \col_V_reg_121_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_1210),
        .D(\col_V_reg_121[2]_i_1_n_3 ),
        .Q(col_V_reg_121_reg[2]),
        .R(col_V_reg_121));
  FDRE \col_V_reg_121_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_1210),
        .D(col_V_10_fu_143_p2[3]),
        .Q(col_V_reg_121_reg[3]),
        .R(col_V_reg_121));
  FDRE \col_V_reg_121_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_1210),
        .D(\col_V_reg_121[4]_i_1_n_3 ),
        .Q(col_V_reg_121_reg[4]),
        .R(col_V_reg_121));
  FDRE \col_V_reg_121_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_1210),
        .D(col_V_10_fu_143_p2[5]),
        .Q(col_V_reg_121_reg[5]),
        .R(col_V_reg_121));
  FDRE \col_V_reg_121_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_1210),
        .D(col_V_10_fu_143_p2[6]),
        .Q(col_V_reg_121_reg[6]),
        .R(col_V_reg_121));
  FDRE \col_V_reg_121_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_1210),
        .D(col_V_10_fu_143_p2[7]),
        .Q(col_V_reg_121_reg[7]),
        .R(col_V_reg_121));
  FDRE \col_V_reg_121_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_1210),
        .D(\col_V_reg_121[8]_i_1_n_3 ),
        .Q(col_V_reg_121_reg[8]),
        .R(col_V_reg_121));
  FDRE \col_V_reg_121_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_1210),
        .D(col_V_10_fu_143_p2[9]),
        .Q(col_V_reg_121_reg[9]),
        .R(col_V_reg_121));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln43_reg_178[0]_i_1 
       (.I0(\icmp_ln43_reg_178_reg_n_3_[0] ),
        .I1(\ap_CS_fsm[3]_i_2__0_n_3 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(\icmp_ln43_reg_178[0]_i_1_n_3 ));
  FDRE \icmp_ln43_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln43_reg_178[0]_i_1_n_3 ),
        .Q(\icmp_ln43_reg_178_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \img_height_read_reg_154_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_154_reg[10]_0 [0]),
        .Q(img_height_read_reg_154[0]),
        .R(1'b0));
  FDRE \img_height_read_reg_154_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_154_reg[10]_0 [10]),
        .Q(img_height_read_reg_154[10]),
        .R(1'b0));
  FDRE \img_height_read_reg_154_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_154_reg[10]_0 [1]),
        .Q(img_height_read_reg_154[1]),
        .R(1'b0));
  FDRE \img_height_read_reg_154_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_154_reg[10]_0 [2]),
        .Q(img_height_read_reg_154[2]),
        .R(1'b0));
  FDRE \img_height_read_reg_154_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_154_reg[10]_0 [3]),
        .Q(img_height_read_reg_154[3]),
        .R(1'b0));
  FDRE \img_height_read_reg_154_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_154_reg[10]_0 [4]),
        .Q(img_height_read_reg_154[4]),
        .R(1'b0));
  FDRE \img_height_read_reg_154_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_154_reg[10]_0 [5]),
        .Q(img_height_read_reg_154[5]),
        .R(1'b0));
  FDRE \img_height_read_reg_154_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_154_reg[10]_0 [6]),
        .Q(img_height_read_reg_154[6]),
        .R(1'b0));
  FDRE \img_height_read_reg_154_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_154_reg[10]_0 [7]),
        .Q(img_height_read_reg_154[7]),
        .R(1'b0));
  FDRE \img_height_read_reg_154_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_154_reg[10]_0 [8]),
        .Q(img_height_read_reg_154[8]),
        .R(1'b0));
  FDRE \img_height_read_reg_154_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_154_reg[10]_0 [9]),
        .Q(img_height_read_reg_154[9]),
        .R(1'b0));
  FDRE \img_width_read_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[0]),
        .Q(img_width_read_reg_159[0]),
        .R(1'b0));
  FDRE \img_width_read_reg_159_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[10]),
        .Q(img_width_read_reg_159[10]),
        .R(1'b0));
  FDRE \img_width_read_reg_159_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[1]),
        .Q(img_width_read_reg_159[1]),
        .R(1'b0));
  FDRE \img_width_read_reg_159_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[2]),
        .Q(img_width_read_reg_159[2]),
        .R(1'b0));
  FDRE \img_width_read_reg_159_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[3]),
        .Q(img_width_read_reg_159[3]),
        .R(1'b0));
  FDRE \img_width_read_reg_159_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[4]),
        .Q(img_width_read_reg_159[4]),
        .R(1'b0));
  FDRE \img_width_read_reg_159_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[5]),
        .Q(img_width_read_reg_159[5]),
        .R(1'b0));
  FDRE \img_width_read_reg_159_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[6]),
        .Q(img_width_read_reg_159[6]),
        .R(1'b0));
  FDRE \img_width_read_reg_159_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[7]),
        .Q(img_width_read_reg_159[7]),
        .R(1'b0));
  FDRE \img_width_read_reg_159_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[8]),
        .Q(img_width_read_reg_159[8]),
        .R(1'b0));
  FDRE \img_width_read_reg_159_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(D[9]),
        .Q(img_width_read_reg_159[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__7
       (.I0(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I1(img_height_c35_full_n),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__8
       (.I0(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I1(img_width_c36_full_n),
        .O(internal_full_n_reg_3));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \mOutPtr[0]_i_2__5 
       (.I0(grady2_mat_data_full_n),
        .I1(grady_mat_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln43_reg_178_reg_n_3_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(grady1_mat_data_full_n),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \mOutPtr[0]_i_2__6 
       (.I0(grady1_mat_data_full_n),
        .I1(grady_mat_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(\icmp_ln43_reg_178_reg_n_3_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(grady2_mat_data_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_2__1 
       (.I0(CO),
        .I1(Q),
        .O(xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[1]_i_2__19 
       (.I0(start_once_reg),
        .I1(start_once_reg_reg_1),
        .I2(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .O(start_once_reg_reg_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mOutPtr[1]_i_3__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln43_reg_178_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(grady_mat_data_empty_n),
        .I4(grady2_mat_data_full_n),
        .I5(grady1_mat_data_full_n),
        .O(xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[2]_i_2__3 
       (.I0(Q),
        .I1(CO),
        .I2(start_once_reg_reg_1),
        .I3(\mOutPtr_reg[2] ),
        .I4(start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n),
        .O(mOutPtr110_out));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_7_reg_164[0]_i_1 
       (.I0(\row_V_reg_110_reg_n_3_[0] ),
        .O(row_V_7_fu_132_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_V_7_reg_164[10]_i_1 
       (.I0(\row_V_reg_110_reg_n_3_[10] ),
        .I1(\row_V_reg_110_reg_n_3_[8] ),
        .I2(\row_V_reg_110_reg_n_3_[6] ),
        .I3(\row_V_7_reg_164[10]_i_2_n_3 ),
        .I4(\row_V_reg_110_reg_n_3_[7] ),
        .I5(\row_V_reg_110_reg_n_3_[9] ),
        .O(row_V_7_fu_132_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_V_7_reg_164[10]_i_2 
       (.I0(\row_V_reg_110_reg_n_3_[5] ),
        .I1(\row_V_reg_110_reg_n_3_[4] ),
        .I2(\row_V_reg_110_reg_n_3_[2] ),
        .I3(\row_V_reg_110_reg_n_3_[0] ),
        .I4(\row_V_reg_110_reg_n_3_[1] ),
        .I5(\row_V_reg_110_reg_n_3_[3] ),
        .O(\row_V_7_reg_164[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_7_reg_164[1]_i_1 
       (.I0(\row_V_reg_110_reg_n_3_[0] ),
        .I1(\row_V_reg_110_reg_n_3_[1] ),
        .O(row_V_7_fu_132_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_V_7_reg_164[2]_i_1 
       (.I0(\row_V_reg_110_reg_n_3_[2] ),
        .I1(\row_V_reg_110_reg_n_3_[1] ),
        .I2(\row_V_reg_110_reg_n_3_[0] ),
        .O(\row_V_7_reg_164[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_V_7_reg_164[3]_i_1 
       (.I0(\row_V_reg_110_reg_n_3_[3] ),
        .I1(\row_V_reg_110_reg_n_3_[1] ),
        .I2(\row_V_reg_110_reg_n_3_[0] ),
        .I3(\row_V_reg_110_reg_n_3_[2] ),
        .O(row_V_7_fu_132_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_V_7_reg_164[4]_i_1 
       (.I0(\row_V_reg_110_reg_n_3_[4] ),
        .I1(\row_V_reg_110_reg_n_3_[3] ),
        .I2(\row_V_reg_110_reg_n_3_[1] ),
        .I3(\row_V_reg_110_reg_n_3_[0] ),
        .I4(\row_V_reg_110_reg_n_3_[2] ),
        .O(\row_V_7_reg_164[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_7_reg_164[5]_i_1 
       (.I0(\row_V_reg_110_reg_n_3_[3] ),
        .I1(\row_V_reg_110_reg_n_3_[1] ),
        .I2(\row_V_reg_110_reg_n_3_[0] ),
        .I3(\row_V_reg_110_reg_n_3_[2] ),
        .I4(\row_V_reg_110_reg_n_3_[4] ),
        .I5(\row_V_reg_110_reg_n_3_[5] ),
        .O(row_V_7_fu_132_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_7_reg_164[6]_i_1 
       (.I0(\row_V_reg_110_reg_n_3_[6] ),
        .I1(\row_V_7_reg_164[10]_i_2_n_3 ),
        .O(row_V_7_fu_132_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_V_7_reg_164[7]_i_1 
       (.I0(\row_V_reg_110_reg_n_3_[7] ),
        .I1(\row_V_7_reg_164[10]_i_2_n_3 ),
        .I2(\row_V_reg_110_reg_n_3_[6] ),
        .O(row_V_7_fu_132_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_V_7_reg_164[8]_i_1 
       (.I0(\row_V_reg_110_reg_n_3_[8] ),
        .I1(\row_V_reg_110_reg_n_3_[6] ),
        .I2(\row_V_7_reg_164[10]_i_2_n_3 ),
        .I3(\row_V_reg_110_reg_n_3_[7] ),
        .O(\row_V_7_reg_164[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_V_7_reg_164[9]_i_1 
       (.I0(\row_V_reg_110_reg_n_3_[9] ),
        .I1(\row_V_reg_110_reg_n_3_[7] ),
        .I2(\row_V_7_reg_164[10]_i_2_n_3 ),
        .I3(\row_V_reg_110_reg_n_3_[6] ),
        .I4(\row_V_reg_110_reg_n_3_[8] ),
        .O(row_V_7_fu_132_p2[9]));
  FDRE \row_V_7_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_7_fu_132_p2[0]),
        .Q(row_V_7_reg_164[0]),
        .R(1'b0));
  FDRE \row_V_7_reg_164_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_7_fu_132_p2[10]),
        .Q(row_V_7_reg_164[10]),
        .R(1'b0));
  FDRE \row_V_7_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_7_fu_132_p2[1]),
        .Q(row_V_7_reg_164[1]),
        .R(1'b0));
  FDRE \row_V_7_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\row_V_7_reg_164[2]_i_1_n_3 ),
        .Q(row_V_7_reg_164[2]),
        .R(1'b0));
  FDRE \row_V_7_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_7_fu_132_p2[3]),
        .Q(row_V_7_reg_164[3]),
        .R(1'b0));
  FDRE \row_V_7_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\row_V_7_reg_164[4]_i_1_n_3 ),
        .Q(row_V_7_reg_164[4]),
        .R(1'b0));
  FDRE \row_V_7_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_7_fu_132_p2[5]),
        .Q(row_V_7_reg_164[5]),
        .R(1'b0));
  FDRE \row_V_7_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_7_fu_132_p2[6]),
        .Q(row_V_7_reg_164[6]),
        .R(1'b0));
  FDRE \row_V_7_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_7_fu_132_p2[7]),
        .Q(row_V_7_reg_164[7]),
        .R(1'b0));
  FDRE \row_V_7_reg_164_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\row_V_7_reg_164[8]_i_1_n_3 ),
        .Q(row_V_7_reg_164[8]),
        .R(1'b0));
  FDRE \row_V_7_reg_164_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(row_V_7_fu_132_p2[9]),
        .Q(row_V_7_reg_164[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \row_V_reg_110[10]_i_1 
       (.I0(xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read),
        .I1(ap_CS_fsm_state5),
        .O(row_V_reg_110));
  FDRE \row_V_reg_110_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_7_reg_164[0]),
        .Q(\row_V_reg_110_reg_n_3_[0] ),
        .R(row_V_reg_110));
  FDRE \row_V_reg_110_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_7_reg_164[10]),
        .Q(\row_V_reg_110_reg_n_3_[10] ),
        .R(row_V_reg_110));
  FDRE \row_V_reg_110_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_7_reg_164[1]),
        .Q(\row_V_reg_110_reg_n_3_[1] ),
        .R(row_V_reg_110));
  FDRE \row_V_reg_110_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_7_reg_164[2]),
        .Q(\row_V_reg_110_reg_n_3_[2] ),
        .R(row_V_reg_110));
  FDRE \row_V_reg_110_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_7_reg_164[3]),
        .Q(\row_V_reg_110_reg_n_3_[3] ),
        .R(row_V_reg_110));
  FDRE \row_V_reg_110_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_7_reg_164[4]),
        .Q(\row_V_reg_110_reg_n_3_[4] ),
        .R(row_V_reg_110));
  FDRE \row_V_reg_110_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_7_reg_164[5]),
        .Q(\row_V_reg_110_reg_n_3_[5] ),
        .R(row_V_reg_110));
  FDRE \row_V_reg_110_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_7_reg_164[6]),
        .Q(\row_V_reg_110_reg_n_3_[6] ),
        .R(row_V_reg_110));
  FDRE \row_V_reg_110_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_7_reg_164[7]),
        .Q(\row_V_reg_110_reg_n_3_[7] ),
        .R(row_V_reg_110));
  FDRE \row_V_reg_110_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_7_reg_164[8]),
        .Q(\row_V_reg_110_reg_n_3_[8] ),
        .R(row_V_reg_110));
  FDRE \row_V_reg_110_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(row_V_7_reg_164[9]),
        .Q(\row_V_reg_110_reg_n_3_[9] ),
        .R(row_V_reg_110));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h77707700)) 
    start_once_reg_i_1__1
       (.I0(Q),
        .I1(CO),
        .I2(start_once_reg_reg_1),
        .I3(start_once_reg),
        .I4(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .O(start_once_reg_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_3),
        .Q(start_once_reg),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFFindMaxRad1_ap_int_32_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFFindMaxRad1_ap_int_32_s
   (\l10_buf5_0_reg_330_reg[30] ,
    \l10_buf_0_reg_318_reg[31] ,
    \l10_buf5_0_reg_330_reg[31] ,
    \l10_buf5_0_reg_330_reg[31]_0 ,
    DI,
    S,
    icmp_ln886_2_fu_54_p2_carry__1_0,
    icmp_ln886_2_fu_54_p2_carry__1_1,
    icmp_ln886_2_fu_54_p2_carry__2_0,
    icmp_ln886_2_fu_54_p2_carry__2_1,
    \Max_reg_1036_reg[0] ,
    \Max_reg_1036_reg[0]_0 ,
    icmp_ln886_1_fu_48_p2_carry__0_0,
    icmp_ln886_1_fu_48_p2_carry__0_1,
    icmp_ln886_1_fu_48_p2_carry__1_0,
    icmp_ln886_1_fu_48_p2_carry__1_1,
    icmp_ln886_1_fu_48_p2_carry__2_0,
    icmp_ln886_1_fu_48_p2_carry__2_1,
    \Max_reg_1036_reg[0]_1 ,
    \Max_reg_1036_reg[0]_2 ,
    icmp_ln886_3_fu_60_p2_carry__0_0,
    icmp_ln886_3_fu_60_p2_carry__0_1,
    icmp_ln886_3_fu_60_p2_carry__1_0,
    icmp_ln886_3_fu_60_p2_carry__1_1,
    icmp_ln886_3_fu_60_p2_carry__2_0,
    icmp_ln886_3_fu_60_p2_carry__2_1,
    \Max_reg_1036_reg[0]_3 ,
    \Max_reg_1036_reg[0]_4 ,
    icmp_ln886_fu_42_p2_carry__0_0,
    icmp_ln886_fu_42_p2_carry__0_1,
    icmp_ln886_fu_42_p2_carry__1_0,
    icmp_ln886_fu_42_p2_carry__1_1,
    icmp_ln886_fu_42_p2_carry__2_0,
    icmp_ln886_fu_42_p2_carry__2_1,
    \Max_reg_1036_reg[0]_5 ,
    \Max_reg_1036_reg[0]_6 );
  output [0:0]\l10_buf5_0_reg_330_reg[30] ;
  output [0:0]\l10_buf_0_reg_318_reg[31] ;
  output [0:0]\l10_buf5_0_reg_330_reg[31] ;
  output [0:0]\l10_buf5_0_reg_330_reg[31]_0 ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]icmp_ln886_2_fu_54_p2_carry__1_0;
  input [3:0]icmp_ln886_2_fu_54_p2_carry__1_1;
  input [3:0]icmp_ln886_2_fu_54_p2_carry__2_0;
  input [3:0]icmp_ln886_2_fu_54_p2_carry__2_1;
  input [3:0]\Max_reg_1036_reg[0] ;
  input [3:0]\Max_reg_1036_reg[0]_0 ;
  input [3:0]icmp_ln886_1_fu_48_p2_carry__0_0;
  input [3:0]icmp_ln886_1_fu_48_p2_carry__0_1;
  input [3:0]icmp_ln886_1_fu_48_p2_carry__1_0;
  input [3:0]icmp_ln886_1_fu_48_p2_carry__1_1;
  input [3:0]icmp_ln886_1_fu_48_p2_carry__2_0;
  input [3:0]icmp_ln886_1_fu_48_p2_carry__2_1;
  input [3:0]\Max_reg_1036_reg[0]_1 ;
  input [3:0]\Max_reg_1036_reg[0]_2 ;
  input [3:0]icmp_ln886_3_fu_60_p2_carry__0_0;
  input [3:0]icmp_ln886_3_fu_60_p2_carry__0_1;
  input [3:0]icmp_ln886_3_fu_60_p2_carry__1_0;
  input [3:0]icmp_ln886_3_fu_60_p2_carry__1_1;
  input [3:0]icmp_ln886_3_fu_60_p2_carry__2_0;
  input [3:0]icmp_ln886_3_fu_60_p2_carry__2_1;
  input [3:0]\Max_reg_1036_reg[0]_3 ;
  input [3:0]\Max_reg_1036_reg[0]_4 ;
  input [3:0]icmp_ln886_fu_42_p2_carry__0_0;
  input [3:0]icmp_ln886_fu_42_p2_carry__0_1;
  input [3:0]icmp_ln886_fu_42_p2_carry__1_0;
  input [3:0]icmp_ln886_fu_42_p2_carry__1_1;
  input [3:0]icmp_ln886_fu_42_p2_carry__2_0;
  input [3:0]icmp_ln886_fu_42_p2_carry__2_1;
  input [3:0]\Max_reg_1036_reg[0]_5 ;
  input [3:0]\Max_reg_1036_reg[0]_6 ;

  wire [3:0]DI;
  wire [3:0]\Max_reg_1036_reg[0] ;
  wire [3:0]\Max_reg_1036_reg[0]_0 ;
  wire [3:0]\Max_reg_1036_reg[0]_1 ;
  wire [3:0]\Max_reg_1036_reg[0]_2 ;
  wire [3:0]\Max_reg_1036_reg[0]_3 ;
  wire [3:0]\Max_reg_1036_reg[0]_4 ;
  wire [3:0]\Max_reg_1036_reg[0]_5 ;
  wire [3:0]\Max_reg_1036_reg[0]_6 ;
  wire [3:0]S;
  wire [3:0]icmp_ln886_1_fu_48_p2_carry__0_0;
  wire [3:0]icmp_ln886_1_fu_48_p2_carry__0_1;
  wire icmp_ln886_1_fu_48_p2_carry__0_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_n_4;
  wire icmp_ln886_1_fu_48_p2_carry__0_n_5;
  wire icmp_ln886_1_fu_48_p2_carry__0_n_6;
  wire [3:0]icmp_ln886_1_fu_48_p2_carry__1_0;
  wire [3:0]icmp_ln886_1_fu_48_p2_carry__1_1;
  wire icmp_ln886_1_fu_48_p2_carry__1_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_n_4;
  wire icmp_ln886_1_fu_48_p2_carry__1_n_5;
  wire icmp_ln886_1_fu_48_p2_carry__1_n_6;
  wire [3:0]icmp_ln886_1_fu_48_p2_carry__2_0;
  wire [3:0]icmp_ln886_1_fu_48_p2_carry__2_1;
  wire icmp_ln886_1_fu_48_p2_carry__2_n_4;
  wire icmp_ln886_1_fu_48_p2_carry__2_n_5;
  wire icmp_ln886_1_fu_48_p2_carry__2_n_6;
  wire icmp_ln886_1_fu_48_p2_carry_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_n_4;
  wire icmp_ln886_1_fu_48_p2_carry_n_5;
  wire icmp_ln886_1_fu_48_p2_carry_n_6;
  wire icmp_ln886_2_fu_54_p2_carry__0_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_n_4;
  wire icmp_ln886_2_fu_54_p2_carry__0_n_5;
  wire icmp_ln886_2_fu_54_p2_carry__0_n_6;
  wire [3:0]icmp_ln886_2_fu_54_p2_carry__1_0;
  wire [3:0]icmp_ln886_2_fu_54_p2_carry__1_1;
  wire icmp_ln886_2_fu_54_p2_carry__1_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_n_4;
  wire icmp_ln886_2_fu_54_p2_carry__1_n_5;
  wire icmp_ln886_2_fu_54_p2_carry__1_n_6;
  wire [3:0]icmp_ln886_2_fu_54_p2_carry__2_0;
  wire [3:0]icmp_ln886_2_fu_54_p2_carry__2_1;
  wire icmp_ln886_2_fu_54_p2_carry__2_n_4;
  wire icmp_ln886_2_fu_54_p2_carry__2_n_5;
  wire icmp_ln886_2_fu_54_p2_carry__2_n_6;
  wire icmp_ln886_2_fu_54_p2_carry_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_n_4;
  wire icmp_ln886_2_fu_54_p2_carry_n_5;
  wire icmp_ln886_2_fu_54_p2_carry_n_6;
  wire [3:0]icmp_ln886_3_fu_60_p2_carry__0_0;
  wire [3:0]icmp_ln886_3_fu_60_p2_carry__0_1;
  wire icmp_ln886_3_fu_60_p2_carry__0_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_n_4;
  wire icmp_ln886_3_fu_60_p2_carry__0_n_5;
  wire icmp_ln886_3_fu_60_p2_carry__0_n_6;
  wire [3:0]icmp_ln886_3_fu_60_p2_carry__1_0;
  wire [3:0]icmp_ln886_3_fu_60_p2_carry__1_1;
  wire icmp_ln886_3_fu_60_p2_carry__1_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_n_4;
  wire icmp_ln886_3_fu_60_p2_carry__1_n_5;
  wire icmp_ln886_3_fu_60_p2_carry__1_n_6;
  wire [3:0]icmp_ln886_3_fu_60_p2_carry__2_0;
  wire [3:0]icmp_ln886_3_fu_60_p2_carry__2_1;
  wire icmp_ln886_3_fu_60_p2_carry__2_n_4;
  wire icmp_ln886_3_fu_60_p2_carry__2_n_5;
  wire icmp_ln886_3_fu_60_p2_carry__2_n_6;
  wire icmp_ln886_3_fu_60_p2_carry_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_n_4;
  wire icmp_ln886_3_fu_60_p2_carry_n_5;
  wire icmp_ln886_3_fu_60_p2_carry_n_6;
  wire [3:0]icmp_ln886_fu_42_p2_carry__0_0;
  wire [3:0]icmp_ln886_fu_42_p2_carry__0_1;
  wire icmp_ln886_fu_42_p2_carry__0_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_n_4;
  wire icmp_ln886_fu_42_p2_carry__0_n_5;
  wire icmp_ln886_fu_42_p2_carry__0_n_6;
  wire [3:0]icmp_ln886_fu_42_p2_carry__1_0;
  wire [3:0]icmp_ln886_fu_42_p2_carry__1_1;
  wire icmp_ln886_fu_42_p2_carry__1_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_n_4;
  wire icmp_ln886_fu_42_p2_carry__1_n_5;
  wire icmp_ln886_fu_42_p2_carry__1_n_6;
  wire [3:0]icmp_ln886_fu_42_p2_carry__2_0;
  wire [3:0]icmp_ln886_fu_42_p2_carry__2_1;
  wire icmp_ln886_fu_42_p2_carry__2_n_4;
  wire icmp_ln886_fu_42_p2_carry__2_n_5;
  wire icmp_ln886_fu_42_p2_carry__2_n_6;
  wire icmp_ln886_fu_42_p2_carry_n_3;
  wire icmp_ln886_fu_42_p2_carry_n_4;
  wire icmp_ln886_fu_42_p2_carry_n_5;
  wire icmp_ln886_fu_42_p2_carry_n_6;
  wire [0:0]\l10_buf5_0_reg_330_reg[30] ;
  wire [0:0]\l10_buf5_0_reg_330_reg[31] ;
  wire [0:0]\l10_buf5_0_reg_330_reg[31]_0 ;
  wire [0:0]\l10_buf_0_reg_318_reg[31] ;
  wire [3:0]NLW_icmp_ln886_1_fu_48_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_1_fu_48_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_1_fu_48_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_1_fu_48_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_2_fu_54_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_2_fu_54_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_2_fu_54_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_2_fu_54_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_3_fu_60_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_3_fu_60_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_3_fu_60_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_3_fu_60_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_fu_42_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_fu_42_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_fu_42_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_fu_42_p2_carry__2_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_1_fu_48_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_1_fu_48_p2_carry_n_3,icmp_ln886_1_fu_48_p2_carry_n_4,icmp_ln886_1_fu_48_p2_carry_n_5,icmp_ln886_1_fu_48_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(icmp_ln886_1_fu_48_p2_carry__0_0),
        .O(NLW_icmp_ln886_1_fu_48_p2_carry_O_UNCONNECTED[3:0]),
        .S(icmp_ln886_1_fu_48_p2_carry__0_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_1_fu_48_p2_carry__0
       (.CI(icmp_ln886_1_fu_48_p2_carry_n_3),
        .CO({icmp_ln886_1_fu_48_p2_carry__0_n_3,icmp_ln886_1_fu_48_p2_carry__0_n_4,icmp_ln886_1_fu_48_p2_carry__0_n_5,icmp_ln886_1_fu_48_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(icmp_ln886_1_fu_48_p2_carry__1_0),
        .O(NLW_icmp_ln886_1_fu_48_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln886_1_fu_48_p2_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_1_fu_48_p2_carry__1
       (.CI(icmp_ln886_1_fu_48_p2_carry__0_n_3),
        .CO({icmp_ln886_1_fu_48_p2_carry__1_n_3,icmp_ln886_1_fu_48_p2_carry__1_n_4,icmp_ln886_1_fu_48_p2_carry__1_n_5,icmp_ln886_1_fu_48_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(icmp_ln886_1_fu_48_p2_carry__2_0),
        .O(NLW_icmp_ln886_1_fu_48_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln886_1_fu_48_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_1_fu_48_p2_carry__2
       (.CI(icmp_ln886_1_fu_48_p2_carry__1_n_3),
        .CO({\l10_buf_0_reg_318_reg[31] ,icmp_ln886_1_fu_48_p2_carry__2_n_4,icmp_ln886_1_fu_48_p2_carry__2_n_5,icmp_ln886_1_fu_48_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(\Max_reg_1036_reg[0]_1 ),
        .O(NLW_icmp_ln886_1_fu_48_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\Max_reg_1036_reg[0]_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_2_fu_54_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_2_fu_54_p2_carry_n_3,icmp_ln886_2_fu_54_p2_carry_n_4,icmp_ln886_2_fu_54_p2_carry_n_5,icmp_ln886_2_fu_54_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_icmp_ln886_2_fu_54_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_2_fu_54_p2_carry__0
       (.CI(icmp_ln886_2_fu_54_p2_carry_n_3),
        .CO({icmp_ln886_2_fu_54_p2_carry__0_n_3,icmp_ln886_2_fu_54_p2_carry__0_n_4,icmp_ln886_2_fu_54_p2_carry__0_n_5,icmp_ln886_2_fu_54_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(icmp_ln886_2_fu_54_p2_carry__1_0),
        .O(NLW_icmp_ln886_2_fu_54_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln886_2_fu_54_p2_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_2_fu_54_p2_carry__1
       (.CI(icmp_ln886_2_fu_54_p2_carry__0_n_3),
        .CO({icmp_ln886_2_fu_54_p2_carry__1_n_3,icmp_ln886_2_fu_54_p2_carry__1_n_4,icmp_ln886_2_fu_54_p2_carry__1_n_5,icmp_ln886_2_fu_54_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(icmp_ln886_2_fu_54_p2_carry__2_0),
        .O(NLW_icmp_ln886_2_fu_54_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln886_2_fu_54_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_2_fu_54_p2_carry__2
       (.CI(icmp_ln886_2_fu_54_p2_carry__1_n_3),
        .CO({\l10_buf5_0_reg_330_reg[30] ,icmp_ln886_2_fu_54_p2_carry__2_n_4,icmp_ln886_2_fu_54_p2_carry__2_n_5,icmp_ln886_2_fu_54_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(\Max_reg_1036_reg[0] ),
        .O(NLW_icmp_ln886_2_fu_54_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\Max_reg_1036_reg[0]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_3_fu_60_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_3_fu_60_p2_carry_n_3,icmp_ln886_3_fu_60_p2_carry_n_4,icmp_ln886_3_fu_60_p2_carry_n_5,icmp_ln886_3_fu_60_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(icmp_ln886_3_fu_60_p2_carry__0_0),
        .O(NLW_icmp_ln886_3_fu_60_p2_carry_O_UNCONNECTED[3:0]),
        .S(icmp_ln886_3_fu_60_p2_carry__0_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_3_fu_60_p2_carry__0
       (.CI(icmp_ln886_3_fu_60_p2_carry_n_3),
        .CO({icmp_ln886_3_fu_60_p2_carry__0_n_3,icmp_ln886_3_fu_60_p2_carry__0_n_4,icmp_ln886_3_fu_60_p2_carry__0_n_5,icmp_ln886_3_fu_60_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(icmp_ln886_3_fu_60_p2_carry__1_0),
        .O(NLW_icmp_ln886_3_fu_60_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln886_3_fu_60_p2_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_3_fu_60_p2_carry__1
       (.CI(icmp_ln886_3_fu_60_p2_carry__0_n_3),
        .CO({icmp_ln886_3_fu_60_p2_carry__1_n_3,icmp_ln886_3_fu_60_p2_carry__1_n_4,icmp_ln886_3_fu_60_p2_carry__1_n_5,icmp_ln886_3_fu_60_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(icmp_ln886_3_fu_60_p2_carry__2_0),
        .O(NLW_icmp_ln886_3_fu_60_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln886_3_fu_60_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_3_fu_60_p2_carry__2
       (.CI(icmp_ln886_3_fu_60_p2_carry__1_n_3),
        .CO({\l10_buf5_0_reg_330_reg[31] ,icmp_ln886_3_fu_60_p2_carry__2_n_4,icmp_ln886_3_fu_60_p2_carry__2_n_5,icmp_ln886_3_fu_60_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(\Max_reg_1036_reg[0]_3 ),
        .O(NLW_icmp_ln886_3_fu_60_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\Max_reg_1036_reg[0]_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_fu_42_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_fu_42_p2_carry_n_3,icmp_ln886_fu_42_p2_carry_n_4,icmp_ln886_fu_42_p2_carry_n_5,icmp_ln886_fu_42_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI(icmp_ln886_fu_42_p2_carry__0_0),
        .O(NLW_icmp_ln886_fu_42_p2_carry_O_UNCONNECTED[3:0]),
        .S(icmp_ln886_fu_42_p2_carry__0_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_fu_42_p2_carry__0
       (.CI(icmp_ln886_fu_42_p2_carry_n_3),
        .CO({icmp_ln886_fu_42_p2_carry__0_n_3,icmp_ln886_fu_42_p2_carry__0_n_4,icmp_ln886_fu_42_p2_carry__0_n_5,icmp_ln886_fu_42_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(icmp_ln886_fu_42_p2_carry__1_0),
        .O(NLW_icmp_ln886_fu_42_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln886_fu_42_p2_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_fu_42_p2_carry__1
       (.CI(icmp_ln886_fu_42_p2_carry__0_n_3),
        .CO({icmp_ln886_fu_42_p2_carry__1_n_3,icmp_ln886_fu_42_p2_carry__1_n_4,icmp_ln886_fu_42_p2_carry__1_n_5,icmp_ln886_fu_42_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI(icmp_ln886_fu_42_p2_carry__2_0),
        .O(NLW_icmp_ln886_fu_42_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln886_fu_42_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_fu_42_p2_carry__2
       (.CI(icmp_ln886_fu_42_p2_carry__1_n_3),
        .CO({\l10_buf5_0_reg_330_reg[31]_0 ,icmp_ln886_fu_42_p2_carry__2_n_4,icmp_ln886_fu_42_p2_carry__2_n_5,icmp_ln886_fu_42_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(\Max_reg_1036_reg[0]_5 ),
        .O(NLW_icmp_ln886_fu_42_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\Max_reg_1036_reg[0]_6 ));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFFindMaxRad1_ap_int_32_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFFindMaxRad1_ap_int_32_s_54
   (CO,
    \call_ret3_reg_805_reg[30] ,
    \l20_buf78_0_reg_343_reg[30] ,
    \l00_buf3_0_reg_306_reg[30] ,
    ap_enable_reg_pp0_iter7_reg,
    DI,
    S,
    \call_ret_reg_817_reg[0] ,
    \call_ret_reg_817_reg[0]_0 ,
    \call_ret_reg_817_reg[0]_1 ,
    \call_ret_reg_817_reg[0]_2 ,
    \call_ret_reg_817_reg[0]_3 ,
    \call_ret_reg_817_reg[0]_4 ,
    Q,
    icmp_ln886_fu_42_p2_carry__1_i_5_0,
    icmp_ln886_fu_42_p2_carry__1_i_5_1,
    icmp_ln886_fu_42_p2_carry__1_i_5_2,
    icmp_ln886_3_fu_60_p2_carry__1_i_5_0,
    icmp_ln886_3_fu_60_p2_carry__1_i_5_1,
    icmp_ln886_1_fu_48_p2_carry__1_i_5_0,
    icmp_ln886_2_fu_54_p2_carry__1_0,
    ap_enable_reg_pp0_iter7,
    \l00_buf3_0_reg_306_reg[0] );
  output [0:0]CO;
  output [0:0]\call_ret3_reg_805_reg[30] ;
  output [0:0]\l20_buf78_0_reg_343_reg[30] ;
  output [0:0]\l00_buf3_0_reg_306_reg[30] ;
  output ap_enable_reg_pp0_iter7_reg;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\call_ret_reg_817_reg[0] ;
  input [3:0]\call_ret_reg_817_reg[0]_0 ;
  input [3:0]\call_ret_reg_817_reg[0]_1 ;
  input [3:0]\call_ret_reg_817_reg[0]_2 ;
  input [3:0]\call_ret_reg_817_reg[0]_3 ;
  input [3:0]\call_ret_reg_817_reg[0]_4 ;
  input [23:0]Q;
  input [23:0]icmp_ln886_fu_42_p2_carry__1_i_5_0;
  input [23:0]icmp_ln886_fu_42_p2_carry__1_i_5_1;
  input [23:0]icmp_ln886_fu_42_p2_carry__1_i_5_2;
  input [23:0]icmp_ln886_3_fu_60_p2_carry__1_i_5_0;
  input [23:0]icmp_ln886_3_fu_60_p2_carry__1_i_5_1;
  input [23:0]icmp_ln886_1_fu_48_p2_carry__1_i_5_0;
  input [23:0]icmp_ln886_2_fu_54_p2_carry__1_0;
  input ap_enable_reg_pp0_iter7;
  input \l00_buf3_0_reg_306_reg[0] ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [23:0]Q;
  wire [3:0]S;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter7_reg;
  wire [0:0]\call_ret3_reg_805_reg[30] ;
  wire [3:0]\call_ret_reg_817_reg[0] ;
  wire [3:0]\call_ret_reg_817_reg[0]_0 ;
  wire [3:0]\call_ret_reg_817_reg[0]_1 ;
  wire [3:0]\call_ret_reg_817_reg[0]_2 ;
  wire [3:0]\call_ret_reg_817_reg[0]_3 ;
  wire [3:0]\call_ret_reg_817_reg[0]_4 ;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_10_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_11_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_12_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_13_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_14_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_15_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_16_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_1_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_2_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_3_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_4_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_5_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_6_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_7_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_8_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_i_9_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__0_n_4;
  wire icmp_ln886_1_fu_48_p2_carry__0_n_5;
  wire icmp_ln886_1_fu_48_p2_carry__0_n_6;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_10_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_11_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_12_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_13_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_14_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_15_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_16_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_1_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_2_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_3_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_4_n_3;
  wire [23:0]icmp_ln886_1_fu_48_p2_carry__1_i_5_0;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_5_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_6_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_7_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_8_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_i_9_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_n_3;
  wire icmp_ln886_1_fu_48_p2_carry__1_n_4;
  wire icmp_ln886_1_fu_48_p2_carry__1_n_5;
  wire icmp_ln886_1_fu_48_p2_carry__1_n_6;
  wire icmp_ln886_1_fu_48_p2_carry__2_n_4;
  wire icmp_ln886_1_fu_48_p2_carry__2_n_5;
  wire icmp_ln886_1_fu_48_p2_carry__2_n_6;
  wire icmp_ln886_1_fu_48_p2_carry_i_10_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_11_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_12_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_13_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_14_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_15_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_16_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_1_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_2_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_3_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_4_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_5_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_6_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_7_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_8_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_i_9_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_n_3;
  wire icmp_ln886_1_fu_48_p2_carry_n_4;
  wire icmp_ln886_1_fu_48_p2_carry_n_5;
  wire icmp_ln886_1_fu_48_p2_carry_n_6;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_10_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_11_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_12_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_13_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_14_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_15_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_16_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_1_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_2_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_3_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_4_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_5_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_6_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_7_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_8_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_i_9_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__0_n_4;
  wire icmp_ln886_2_fu_54_p2_carry__0_n_5;
  wire icmp_ln886_2_fu_54_p2_carry__0_n_6;
  wire [23:0]icmp_ln886_2_fu_54_p2_carry__1_0;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_10_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_11_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_12_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_13_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_14_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_15_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_16_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_1_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_2_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_3_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_4_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_5_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_6_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_7_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_8_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_i_9_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_n_3;
  wire icmp_ln886_2_fu_54_p2_carry__1_n_4;
  wire icmp_ln886_2_fu_54_p2_carry__1_n_5;
  wire icmp_ln886_2_fu_54_p2_carry__1_n_6;
  wire icmp_ln886_2_fu_54_p2_carry__2_n_4;
  wire icmp_ln886_2_fu_54_p2_carry__2_n_5;
  wire icmp_ln886_2_fu_54_p2_carry__2_n_6;
  wire icmp_ln886_2_fu_54_p2_carry_i_10_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_11_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_12_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_13_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_14_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_15_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_16_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_1_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_2_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_3_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_4_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_5_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_6_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_7_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_8_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_i_9_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_n_3;
  wire icmp_ln886_2_fu_54_p2_carry_n_4;
  wire icmp_ln886_2_fu_54_p2_carry_n_5;
  wire icmp_ln886_2_fu_54_p2_carry_n_6;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_10_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_11_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_12_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_13_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_14_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_15_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_16_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_1_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_2_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_3_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_4_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_5_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_6_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_7_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_8_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_i_9_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__0_n_4;
  wire icmp_ln886_3_fu_60_p2_carry__0_n_5;
  wire icmp_ln886_3_fu_60_p2_carry__0_n_6;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_10_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_11_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_12_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_13_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_14_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_15_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_16_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_1_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_2_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_3_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_4_n_3;
  wire [23:0]icmp_ln886_3_fu_60_p2_carry__1_i_5_0;
  wire [23:0]icmp_ln886_3_fu_60_p2_carry__1_i_5_1;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_5_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_6_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_7_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_8_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_i_9_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_n_3;
  wire icmp_ln886_3_fu_60_p2_carry__1_n_4;
  wire icmp_ln886_3_fu_60_p2_carry__1_n_5;
  wire icmp_ln886_3_fu_60_p2_carry__1_n_6;
  wire icmp_ln886_3_fu_60_p2_carry__2_n_4;
  wire icmp_ln886_3_fu_60_p2_carry__2_n_5;
  wire icmp_ln886_3_fu_60_p2_carry__2_n_6;
  wire icmp_ln886_3_fu_60_p2_carry_i_10_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_11_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_12_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_13_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_14_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_15_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_16_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_1_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_2_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_3_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_4_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_5_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_6_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_7_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_8_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_i_9_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_n_3;
  wire icmp_ln886_3_fu_60_p2_carry_n_4;
  wire icmp_ln886_3_fu_60_p2_carry_n_5;
  wire icmp_ln886_3_fu_60_p2_carry_n_6;
  wire icmp_ln886_fu_42_p2_carry__0_i_10_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_11_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_12_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_13_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_14_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_15_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_16_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_1_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_2_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_3_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_4_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_5_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_6_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_7_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_8_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_i_9_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_n_3;
  wire icmp_ln886_fu_42_p2_carry__0_n_4;
  wire icmp_ln886_fu_42_p2_carry__0_n_5;
  wire icmp_ln886_fu_42_p2_carry__0_n_6;
  wire icmp_ln886_fu_42_p2_carry__1_i_10_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_i_11_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_i_12_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_i_13_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_i_14_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_i_15_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_i_16_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_i_1_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_i_2_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_i_3_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_i_4_n_3;
  wire [23:0]icmp_ln886_fu_42_p2_carry__1_i_5_0;
  wire [23:0]icmp_ln886_fu_42_p2_carry__1_i_5_1;
  wire [23:0]icmp_ln886_fu_42_p2_carry__1_i_5_2;
  wire icmp_ln886_fu_42_p2_carry__1_i_5_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_i_6_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_i_7_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_i_8_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_i_9_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_n_3;
  wire icmp_ln886_fu_42_p2_carry__1_n_4;
  wire icmp_ln886_fu_42_p2_carry__1_n_5;
  wire icmp_ln886_fu_42_p2_carry__1_n_6;
  wire icmp_ln886_fu_42_p2_carry__2_n_4;
  wire icmp_ln886_fu_42_p2_carry__2_n_5;
  wire icmp_ln886_fu_42_p2_carry__2_n_6;
  wire icmp_ln886_fu_42_p2_carry_i_10_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_11_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_12_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_13_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_14_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_15_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_16_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_1_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_2_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_3_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_4_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_5_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_6_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_7_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_8_n_3;
  wire icmp_ln886_fu_42_p2_carry_i_9_n_3;
  wire icmp_ln886_fu_42_p2_carry_n_3;
  wire icmp_ln886_fu_42_p2_carry_n_4;
  wire icmp_ln886_fu_42_p2_carry_n_5;
  wire icmp_ln886_fu_42_p2_carry_n_6;
  wire \l00_buf3_0_reg_306_reg[0] ;
  wire [0:0]\l00_buf3_0_reg_306_reg[30] ;
  wire [0:0]\l20_buf78_0_reg_343_reg[30] ;
  wire [3:0]NLW_icmp_ln886_1_fu_48_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_1_fu_48_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_1_fu_48_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_1_fu_48_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_2_fu_54_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_2_fu_54_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_2_fu_54_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_2_fu_54_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_3_fu_60_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_3_fu_60_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_3_fu_60_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_3_fu_60_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_fu_42_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_fu_42_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_fu_42_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln886_fu_42_p2_carry__2_O_UNCONNECTED;

  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_1_fu_48_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_1_fu_48_p2_carry_n_3,icmp_ln886_1_fu_48_p2_carry_n_4,icmp_ln886_1_fu_48_p2_carry_n_5,icmp_ln886_1_fu_48_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_1_fu_48_p2_carry_i_1_n_3,icmp_ln886_1_fu_48_p2_carry_i_2_n_3,icmp_ln886_1_fu_48_p2_carry_i_3_n_3,icmp_ln886_1_fu_48_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln886_1_fu_48_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_1_fu_48_p2_carry_i_5_n_3,icmp_ln886_1_fu_48_p2_carry_i_6_n_3,icmp_ln886_1_fu_48_p2_carry_i_7_n_3,icmp_ln886_1_fu_48_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_1_fu_48_p2_carry__0
       (.CI(icmp_ln886_1_fu_48_p2_carry_n_3),
        .CO({icmp_ln886_1_fu_48_p2_carry__0_n_3,icmp_ln886_1_fu_48_p2_carry__0_n_4,icmp_ln886_1_fu_48_p2_carry__0_n_5,icmp_ln886_1_fu_48_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_1_fu_48_p2_carry__0_i_1_n_3,icmp_ln886_1_fu_48_p2_carry__0_i_2_n_3,icmp_ln886_1_fu_48_p2_carry__0_i_3_n_3,icmp_ln886_1_fu_48_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln886_1_fu_48_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_1_fu_48_p2_carry__0_i_5_n_3,icmp_ln886_1_fu_48_p2_carry__0_i_6_n_3,icmp_ln886_1_fu_48_p2_carry__0_i_7_n_3,icmp_ln886_1_fu_48_p2_carry__0_i_8_n_3}));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry__0_i_9_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry__0_i_9_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_1[14]),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[14]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[14]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_10
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[13]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[13]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_11
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[11]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[11]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_12
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[9]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[9]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_13
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[15]),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[15]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_2[15]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_14
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[13]),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[13]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_2[13]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_15
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[11]),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[11]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_2[11]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_16
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[9]),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[9]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_2[9]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_16_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry__0_i_10_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry__0_i_10_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_1[12]),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[12]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[12]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry__0_i_11_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry__0_i_11_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_1[10]),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[10]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[10]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry__0_i_12_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry__0_i_12_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_1[8]),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[8]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[8]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_4_n_3));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_5
       (.I0(icmp_ln886_1_fu_48_p2_carry__0_i_13_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_2[14]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[14]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[14]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_5_n_3));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_6
       (.I0(icmp_ln886_1_fu_48_p2_carry__0_i_14_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_2[12]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[12]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[12]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_6_n_3));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_7
       (.I0(icmp_ln886_1_fu_48_p2_carry__0_i_15_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_2[10]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[10]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[10]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_7_n_3));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_8
       (.I0(icmp_ln886_1_fu_48_p2_carry__0_i_16_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_2[8]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[8]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[8]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry__0_i_9
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[15]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[15]),
        .O(icmp_ln886_1_fu_48_p2_carry__0_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_1_fu_48_p2_carry__1
       (.CI(icmp_ln886_1_fu_48_p2_carry__0_n_3),
        .CO({icmp_ln886_1_fu_48_p2_carry__1_n_3,icmp_ln886_1_fu_48_p2_carry__1_n_4,icmp_ln886_1_fu_48_p2_carry__1_n_5,icmp_ln886_1_fu_48_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_1_fu_48_p2_carry__1_i_1_n_3,icmp_ln886_1_fu_48_p2_carry__1_i_2_n_3,icmp_ln886_1_fu_48_p2_carry__1_i_3_n_3,icmp_ln886_1_fu_48_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln886_1_fu_48_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_1_fu_48_p2_carry__1_i_5_n_3,icmp_ln886_1_fu_48_p2_carry__1_i_6_n_3,icmp_ln886_1_fu_48_p2_carry__1_i_7_n_3,icmp_ln886_1_fu_48_p2_carry__1_i_8_n_3}));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_i_9_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_9_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_1[22]),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[22]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[22]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_10
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[21]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[21]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_11
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[19]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[19]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_12
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[17]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[17]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_13
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[23]),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[23]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_2[23]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_14
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[21]),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[21]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_2[21]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_15
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[19]),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[19]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_2[19]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_16
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[17]),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[17]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_2[17]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_16_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_i_10_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_10_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_1[20]),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[20]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[20]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_i_11_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_11_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_1[18]),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[18]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[18]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_i_12_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_12_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_1[16]),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[16]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[16]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_4_n_3));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_5
       (.I0(icmp_ln886_1_fu_48_p2_carry__1_i_13_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_2[22]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[22]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[22]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_5_n_3));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_6
       (.I0(icmp_ln886_1_fu_48_p2_carry__1_i_14_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_2[20]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[20]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[20]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_6_n_3));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_7
       (.I0(icmp_ln886_1_fu_48_p2_carry__1_i_15_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_2[18]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[18]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[18]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_7_n_3));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_8
       (.I0(icmp_ln886_1_fu_48_p2_carry__1_i_16_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_2[16]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[16]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[16]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry__1_i_9
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[23]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[23]),
        .O(icmp_ln886_1_fu_48_p2_carry__1_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_1_fu_48_p2_carry__2
       (.CI(icmp_ln886_1_fu_48_p2_carry__1_n_3),
        .CO({\call_ret3_reg_805_reg[30] ,icmp_ln886_1_fu_48_p2_carry__2_n_4,icmp_ln886_1_fu_48_p2_carry__2_n_5,icmp_ln886_1_fu_48_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(\call_ret_reg_817_reg[0] ),
        .O(NLW_icmp_ln886_1_fu_48_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\call_ret_reg_817_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry_i_9_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry_i_9_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_1[6]),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[6]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[6]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry_i_10
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[5]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[5]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry_i_11
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[3]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[3]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry_i_12
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[1]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[1]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry_i_13
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[7]),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[7]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_2[7]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry_i_14
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[5]),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[5]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_2[5]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry_i_15
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[3]),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[3]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_2[3]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hAC53)) 
    icmp_ln886_1_fu_48_p2_carry_i_16
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[1]),
        .I1(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[1]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_2[1]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_16_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry_i_10_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry_i_10_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_1[4]),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[4]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[4]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry_i_11_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry_i_11_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_1[2]),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[2]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[2]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h222222BBB2B22222)) 
    icmp_ln886_1_fu_48_p2_carry_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry_i_12_n_3),
        .I1(icmp_ln886_1_fu_48_p2_carry_i_12_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_1[0]),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[0]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[0]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry_i_5
       (.I0(icmp_ln886_1_fu_48_p2_carry_i_13_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_2[6]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[6]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[6]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_5_n_3));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry_i_6
       (.I0(icmp_ln886_1_fu_48_p2_carry_i_14_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_2[4]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[4]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[4]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_6_n_3));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry_i_7
       (.I0(icmp_ln886_1_fu_48_p2_carry_i_15_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_2[2]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[2]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[2]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_7_n_3));
  LUT5 #(
    .INIT(32'h88822822)) 
    icmp_ln886_1_fu_48_p2_carry_i_8
       (.I0(icmp_ln886_1_fu_48_p2_carry_i_16_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_2[0]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[0]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[0]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_1_fu_48_p2_carry_i_9
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[7]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_1_fu_48_p2_carry__1_i_5_0[7]),
        .O(icmp_ln886_1_fu_48_p2_carry_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_2_fu_54_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_2_fu_54_p2_carry_n_3,icmp_ln886_2_fu_54_p2_carry_n_4,icmp_ln886_2_fu_54_p2_carry_n_5,icmp_ln886_2_fu_54_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_2_fu_54_p2_carry_i_1_n_3,icmp_ln886_2_fu_54_p2_carry_i_2_n_3,icmp_ln886_2_fu_54_p2_carry_i_3_n_3,icmp_ln886_2_fu_54_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln886_2_fu_54_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_2_fu_54_p2_carry_i_5_n_3,icmp_ln886_2_fu_54_p2_carry_i_6_n_3,icmp_ln886_2_fu_54_p2_carry_i_7_n_3,icmp_ln886_2_fu_54_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_2_fu_54_p2_carry__0
       (.CI(icmp_ln886_2_fu_54_p2_carry_n_3),
        .CO({icmp_ln886_2_fu_54_p2_carry__0_n_3,icmp_ln886_2_fu_54_p2_carry__0_n_4,icmp_ln886_2_fu_54_p2_carry__0_n_5,icmp_ln886_2_fu_54_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_2_fu_54_p2_carry__0_i_1_n_3,icmp_ln886_2_fu_54_p2_carry__0_i_2_n_3,icmp_ln886_2_fu_54_p2_carry__0_i_3_n_3,icmp_ln886_2_fu_54_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln886_2_fu_54_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_2_fu_54_p2_carry__0_i_5_n_3,icmp_ln886_2_fu_54_p2_carry__0_i_6_n_3,icmp_ln886_2_fu_54_p2_carry__0_i_7_n_3,icmp_ln886_2_fu_54_p2_carry__0_i_8_n_3}));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_0[15]),
        .I1(icmp_ln886_2_fu_54_p2_carry__0_i_9_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[14]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[14]),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[14]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_10
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[13]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[13]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_11
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[11]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[11]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_12
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[9]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[9]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_13
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[14]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[14]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_14
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[12]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[12]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_15
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[10]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[10]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_16
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[8]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[8]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_16_n_3));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_0[13]),
        .I1(icmp_ln886_2_fu_54_p2_carry__0_i_10_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[12]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[12]),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[12]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_0[11]),
        .I1(icmp_ln886_2_fu_54_p2_carry__0_i_11_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[10]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[10]),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[10]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_0[9]),
        .I1(icmp_ln886_2_fu_54_p2_carry__0_i_12_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[8]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[8]),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[8]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_4_n_3));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_5
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[15]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[15]),
        .I3(icmp_ln886_2_fu_54_p2_carry__1_0[15]),
        .I4(icmp_ln886_2_fu_54_p2_carry__0_i_13_n_3),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[14]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_5_n_3));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_6
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[13]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[13]),
        .I3(icmp_ln886_2_fu_54_p2_carry__1_0[13]),
        .I4(icmp_ln886_2_fu_54_p2_carry__0_i_14_n_3),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[12]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_6_n_3));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_7
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[11]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[11]),
        .I3(icmp_ln886_2_fu_54_p2_carry__1_0[11]),
        .I4(icmp_ln886_2_fu_54_p2_carry__0_i_15_n_3),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[10]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_7_n_3));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_8
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[9]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[9]),
        .I3(icmp_ln886_2_fu_54_p2_carry__1_0[9]),
        .I4(icmp_ln886_2_fu_54_p2_carry__0_i_16_n_3),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[8]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__0_i_9
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[15]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[15]),
        .O(icmp_ln886_2_fu_54_p2_carry__0_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_2_fu_54_p2_carry__1
       (.CI(icmp_ln886_2_fu_54_p2_carry__0_n_3),
        .CO({icmp_ln886_2_fu_54_p2_carry__1_n_3,icmp_ln886_2_fu_54_p2_carry__1_n_4,icmp_ln886_2_fu_54_p2_carry__1_n_5,icmp_ln886_2_fu_54_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_2_fu_54_p2_carry__1_i_1_n_3,icmp_ln886_2_fu_54_p2_carry__1_i_2_n_3,icmp_ln886_2_fu_54_p2_carry__1_i_3_n_3,icmp_ln886_2_fu_54_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln886_2_fu_54_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_2_fu_54_p2_carry__1_i_5_n_3,icmp_ln886_2_fu_54_p2_carry__1_i_6_n_3,icmp_ln886_2_fu_54_p2_carry__1_i_7_n_3,icmp_ln886_2_fu_54_p2_carry__1_i_8_n_3}));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_0[23]),
        .I1(icmp_ln886_2_fu_54_p2_carry__1_i_9_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[22]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[22]),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[22]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_10
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[21]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[21]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_11
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[19]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[19]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_12
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[17]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[17]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_13
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[22]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[22]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_14
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[20]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[20]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_15
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[18]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[18]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_16
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[16]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[16]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_16_n_3));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_0[21]),
        .I1(icmp_ln886_2_fu_54_p2_carry__1_i_10_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[20]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[20]),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[20]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_0[19]),
        .I1(icmp_ln886_2_fu_54_p2_carry__1_i_11_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[18]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[18]),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[18]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_0[17]),
        .I1(icmp_ln886_2_fu_54_p2_carry__1_i_12_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[16]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[16]),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[16]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_4_n_3));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_5
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[23]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[23]),
        .I3(icmp_ln886_2_fu_54_p2_carry__1_0[23]),
        .I4(icmp_ln886_2_fu_54_p2_carry__1_i_13_n_3),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[22]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_5_n_3));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_6
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[21]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[21]),
        .I3(icmp_ln886_2_fu_54_p2_carry__1_0[21]),
        .I4(icmp_ln886_2_fu_54_p2_carry__1_i_14_n_3),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[20]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_6_n_3));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_7
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[19]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[19]),
        .I3(icmp_ln886_2_fu_54_p2_carry__1_0[19]),
        .I4(icmp_ln886_2_fu_54_p2_carry__1_i_15_n_3),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[18]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_7_n_3));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_8
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[17]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[17]),
        .I3(icmp_ln886_2_fu_54_p2_carry__1_0[17]),
        .I4(icmp_ln886_2_fu_54_p2_carry__1_i_16_n_3),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[16]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry__1_i_9
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[23]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[23]),
        .O(icmp_ln886_2_fu_54_p2_carry__1_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_2_fu_54_p2_carry__2
       (.CI(icmp_ln886_2_fu_54_p2_carry__1_n_3),
        .CO({CO,icmp_ln886_2_fu_54_p2_carry__2_n_4,icmp_ln886_2_fu_54_p2_carry__2_n_5,icmp_ln886_2_fu_54_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_icmp_ln886_2_fu_54_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(S));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_0[7]),
        .I1(icmp_ln886_2_fu_54_p2_carry_i_9_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[6]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[6]),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[6]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry_i_10
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[5]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[5]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry_i_11
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[3]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[3]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry_i_12
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[1]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[1]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry_i_13
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[6]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[6]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry_i_14
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[4]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[4]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry_i_15
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[2]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[2]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry_i_16
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[0]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[0]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_16_n_3));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_0[5]),
        .I1(icmp_ln886_2_fu_54_p2_carry_i_10_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[4]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[4]),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[4]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_0[3]),
        .I1(icmp_ln886_2_fu_54_p2_carry_i_11_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[2]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[2]),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[2]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    icmp_ln886_2_fu_54_p2_carry_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_0[1]),
        .I1(icmp_ln886_2_fu_54_p2_carry_i_12_n_3),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[0]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[0]),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[0]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry_i_5
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[7]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[7]),
        .I3(icmp_ln886_2_fu_54_p2_carry__1_0[7]),
        .I4(icmp_ln886_2_fu_54_p2_carry_i_13_n_3),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[6]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry_i_6
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[5]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[5]),
        .I3(icmp_ln886_2_fu_54_p2_carry__1_0[5]),
        .I4(icmp_ln886_2_fu_54_p2_carry_i_14_n_3),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[4]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry_i_7
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[3]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[3]),
        .I3(icmp_ln886_2_fu_54_p2_carry__1_0[3]),
        .I4(icmp_ln886_2_fu_54_p2_carry_i_15_n_3),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[2]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln886_2_fu_54_p2_carry_i_8
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[1]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[1]),
        .I3(icmp_ln886_2_fu_54_p2_carry__1_0[1]),
        .I4(icmp_ln886_2_fu_54_p2_carry_i_16_n_3),
        .I5(icmp_ln886_2_fu_54_p2_carry__1_0[0]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_2_fu_54_p2_carry_i_9
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_1[7]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_2[7]),
        .O(icmp_ln886_2_fu_54_p2_carry_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_3_fu_60_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_3_fu_60_p2_carry_n_3,icmp_ln886_3_fu_60_p2_carry_n_4,icmp_ln886_3_fu_60_p2_carry_n_5,icmp_ln886_3_fu_60_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_3_fu_60_p2_carry_i_1_n_3,icmp_ln886_3_fu_60_p2_carry_i_2_n_3,icmp_ln886_3_fu_60_p2_carry_i_3_n_3,icmp_ln886_3_fu_60_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln886_3_fu_60_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_3_fu_60_p2_carry_i_5_n_3,icmp_ln886_3_fu_60_p2_carry_i_6_n_3,icmp_ln886_3_fu_60_p2_carry_i_7_n_3,icmp_ln886_3_fu_60_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_3_fu_60_p2_carry__0
       (.CI(icmp_ln886_3_fu_60_p2_carry_n_3),
        .CO({icmp_ln886_3_fu_60_p2_carry__0_n_3,icmp_ln886_3_fu_60_p2_carry__0_n_4,icmp_ln886_3_fu_60_p2_carry__0_n_5,icmp_ln886_3_fu_60_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_3_fu_60_p2_carry__0_i_1_n_3,icmp_ln886_3_fu_60_p2_carry__0_i_2_n_3,icmp_ln886_3_fu_60_p2_carry__0_i_3_n_3,icmp_ln886_3_fu_60_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln886_3_fu_60_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_3_fu_60_p2_carry__0_i_5_n_3,icmp_ln886_3_fu_60_p2_carry__0_i_6_n_3,icmp_ln886_3_fu_60_p2_carry__0_i_7_n_3,icmp_ln886_3_fu_60_p2_carry__0_i_8_n_3}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry__0_i_9_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__0_i_9_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__0_i_13_n_3),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[14]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[14]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_10
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[13]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[13]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_11
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[11]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[11]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_12
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[9]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[9]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_13
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[15]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[15]),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[15]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[15]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_14
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[13]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[13]),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[13]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[13]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_15
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[11]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[11]),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[11]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[11]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_16
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[9]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[9]),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[9]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[9]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_16_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry__0_i_10_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__0_i_10_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__0_i_14_n_3),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[12]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[12]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry__0_i_11_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__0_i_11_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__0_i_15_n_3),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[10]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[10]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry__0_i_12_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__0_i_12_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__0_i_16_n_3),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[8]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[8]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_4_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_5
       (.I0(icmp_ln886_3_fu_60_p2_carry__0_i_13_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[14]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[14]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[14]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[14]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_5_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_6
       (.I0(icmp_ln886_3_fu_60_p2_carry__0_i_14_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[12]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[12]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[12]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[12]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_6_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_7
       (.I0(icmp_ln886_3_fu_60_p2_carry__0_i_15_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[10]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[10]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[10]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[10]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_7_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_8
       (.I0(icmp_ln886_3_fu_60_p2_carry__0_i_16_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[8]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[8]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[8]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[8]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry__0_i_9
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[15]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[15]),
        .O(icmp_ln886_3_fu_60_p2_carry__0_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_3_fu_60_p2_carry__1
       (.CI(icmp_ln886_3_fu_60_p2_carry__0_n_3),
        .CO({icmp_ln886_3_fu_60_p2_carry__1_n_3,icmp_ln886_3_fu_60_p2_carry__1_n_4,icmp_ln886_3_fu_60_p2_carry__1_n_5,icmp_ln886_3_fu_60_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_3_fu_60_p2_carry__1_i_1_n_3,icmp_ln886_3_fu_60_p2_carry__1_i_2_n_3,icmp_ln886_3_fu_60_p2_carry__1_i_3_n_3,icmp_ln886_3_fu_60_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln886_3_fu_60_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_3_fu_60_p2_carry__1_i_5_n_3,icmp_ln886_3_fu_60_p2_carry__1_i_6_n_3,icmp_ln886_3_fu_60_p2_carry__1_i_7_n_3,icmp_ln886_3_fu_60_p2_carry__1_i_8_n_3}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_i_9_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_9_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__1_i_13_n_3),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[22]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[22]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_10
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[21]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[21]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_11
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[19]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[19]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_12
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[17]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[17]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_13
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[23]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[23]),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[23]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[23]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_14
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[21]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[21]),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[21]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[21]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_15
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[19]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[19]),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[19]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[19]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_16
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[17]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[17]),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[17]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[17]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_16_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_i_10_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_10_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__1_i_14_n_3),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[20]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[20]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_i_11_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_11_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__1_i_15_n_3),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[18]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[18]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_i_12_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_12_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__1_i_16_n_3),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[16]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[16]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_4_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_5
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_13_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[22]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[22]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[22]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[22]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_5_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_6
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_14_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[20]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[20]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[20]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[20]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_6_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_7
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_15_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[18]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[18]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[18]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[18]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_7_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_8
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_16_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[16]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[16]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[16]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[16]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry__1_i_9
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[23]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[23]),
        .O(icmp_ln886_3_fu_60_p2_carry__1_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_3_fu_60_p2_carry__2
       (.CI(icmp_ln886_3_fu_60_p2_carry__1_n_3),
        .CO({\l20_buf78_0_reg_343_reg[30] ,icmp_ln886_3_fu_60_p2_carry__2_n_4,icmp_ln886_3_fu_60_p2_carry__2_n_5,icmp_ln886_3_fu_60_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(\call_ret_reg_817_reg[0]_1 ),
        .O(NLW_icmp_ln886_3_fu_60_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\call_ret_reg_817_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry_i_9_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry_i_9_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry_i_13_n_3),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[6]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[6]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry_i_10
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[5]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[5]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry_i_11
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[3]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[3]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry_i_12
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[1]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[1]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry_i_13
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[7]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[7]),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[7]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[7]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry_i_14
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[5]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[5]),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[5]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[5]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry_i_15
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[3]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[3]),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[3]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[3]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_3_fu_60_p2_carry_i_16
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[1]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[1]),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[1]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[1]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_16_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry_i_10_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry_i_10_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry_i_14_n_3),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[4]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[4]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry_i_11_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry_i_11_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry_i_15_n_3),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[2]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[2]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_3_fu_60_p2_carry_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry_i_12_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry_i_12_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry_i_16_n_3),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[0]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[0]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry_i_5
       (.I0(icmp_ln886_3_fu_60_p2_carry_i_13_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[6]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[6]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[6]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[6]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry_i_6
       (.I0(icmp_ln886_3_fu_60_p2_carry_i_14_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[4]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[4]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[4]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[4]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry_i_7
       (.I0(icmp_ln886_3_fu_60_p2_carry_i_15_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[2]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[2]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[2]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[2]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_3_fu_60_p2_carry_i_8
       (.I0(icmp_ln886_3_fu_60_p2_carry_i_16_n_3),
        .I1(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[0]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[0]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[0]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[0]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_3_fu_60_p2_carry_i_9
       (.I0(icmp_ln886_3_fu_60_p2_carry__1_i_5_0[7]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_3_fu_60_p2_carry__1_i_5_1[7]),
        .O(icmp_ln886_3_fu_60_p2_carry_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_fu_42_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln886_fu_42_p2_carry_n_3,icmp_ln886_fu_42_p2_carry_n_4,icmp_ln886_fu_42_p2_carry_n_5,icmp_ln886_fu_42_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_fu_42_p2_carry_i_1_n_3,icmp_ln886_fu_42_p2_carry_i_2_n_3,icmp_ln886_fu_42_p2_carry_i_3_n_3,icmp_ln886_fu_42_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln886_fu_42_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_fu_42_p2_carry_i_5_n_3,icmp_ln886_fu_42_p2_carry_i_6_n_3,icmp_ln886_fu_42_p2_carry_i_7_n_3,icmp_ln886_fu_42_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_fu_42_p2_carry__0
       (.CI(icmp_ln886_fu_42_p2_carry_n_3),
        .CO({icmp_ln886_fu_42_p2_carry__0_n_3,icmp_ln886_fu_42_p2_carry__0_n_4,icmp_ln886_fu_42_p2_carry__0_n_5,icmp_ln886_fu_42_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_fu_42_p2_carry__0_i_1_n_3,icmp_ln886_fu_42_p2_carry__0_i_2_n_3,icmp_ln886_fu_42_p2_carry__0_i_3_n_3,icmp_ln886_fu_42_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln886_fu_42_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_fu_42_p2_carry__0_i_5_n_3,icmp_ln886_fu_42_p2_carry__0_i_6_n_3,icmp_ln886_fu_42_p2_carry__0_i_7_n_3,icmp_ln886_fu_42_p2_carry__0_i_8_n_3}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry__0_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry__0_i_9_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__0_i_9_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__0_i_13_n_3),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[14]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(Q[14]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry__0_i_10
       (.I0(Q[13]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[13]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry__0_i_11
       (.I0(Q[11]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[11]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry__0_i_12
       (.I0(Q[9]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[9]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry__0_i_13
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[15]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[15]),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[15]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(Q[15]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry__0_i_14
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[13]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[13]),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[13]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(Q[13]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry__0_i_15
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[11]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[11]),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[11]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(Q[11]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry__0_i_16
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[9]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[9]),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[9]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(Q[9]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_16_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry__0_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry__0_i_10_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__0_i_10_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__0_i_14_n_3),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[12]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(Q[12]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry__0_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry__0_i_11_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__0_i_11_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__0_i_15_n_3),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[10]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(Q[10]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry__0_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry__0_i_12_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__0_i_12_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__0_i_16_n_3),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[8]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(Q[8]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_4_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry__0_i_5
       (.I0(icmp_ln886_fu_42_p2_carry__0_i_13_n_3),
        .I1(Q[14]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[14]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[14]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[14]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_5_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry__0_i_6
       (.I0(icmp_ln886_fu_42_p2_carry__0_i_14_n_3),
        .I1(Q[12]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[12]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[12]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[12]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_6_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry__0_i_7
       (.I0(icmp_ln886_fu_42_p2_carry__0_i_15_n_3),
        .I1(Q[10]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[10]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[10]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[10]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_7_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry__0_i_8
       (.I0(icmp_ln886_fu_42_p2_carry__0_i_16_n_3),
        .I1(Q[8]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[8]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[8]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[8]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry__0_i_9
       (.I0(Q[15]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[15]),
        .O(icmp_ln886_fu_42_p2_carry__0_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_fu_42_p2_carry__1
       (.CI(icmp_ln886_fu_42_p2_carry__0_n_3),
        .CO({icmp_ln886_fu_42_p2_carry__1_n_3,icmp_ln886_fu_42_p2_carry__1_n_4,icmp_ln886_fu_42_p2_carry__1_n_5,icmp_ln886_fu_42_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln886_fu_42_p2_carry__1_i_1_n_3,icmp_ln886_fu_42_p2_carry__1_i_2_n_3,icmp_ln886_fu_42_p2_carry__1_i_3_n_3,icmp_ln886_fu_42_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln886_fu_42_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln886_fu_42_p2_carry__1_i_5_n_3,icmp_ln886_fu_42_p2_carry__1_i_6_n_3,icmp_ln886_fu_42_p2_carry__1_i_7_n_3,icmp_ln886_fu_42_p2_carry__1_i_8_n_3}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry__1_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_i_9_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_9_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__1_i_13_n_3),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[22]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(Q[22]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry__1_i_10
       (.I0(Q[21]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[21]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry__1_i_11
       (.I0(Q[19]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[19]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry__1_i_12
       (.I0(Q[17]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[17]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry__1_i_13
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[23]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[23]),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[23]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(Q[23]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry__1_i_14
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[21]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[21]),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[21]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(Q[21]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry__1_i_15
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[19]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[19]),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[19]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(Q[19]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry__1_i_16
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[17]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[17]),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[17]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(Q[17]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_16_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry__1_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_i_10_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_10_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__1_i_14_n_3),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[20]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(Q[20]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry__1_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_i_11_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_11_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__1_i_15_n_3),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[18]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(Q[18]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_3_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry__1_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry__1_i_12_n_3),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_12_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry__1_i_16_n_3),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[16]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(Q[16]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_4_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry__1_i_5
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_13_n_3),
        .I1(Q[22]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[22]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[22]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[22]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_5_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry__1_i_6
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_14_n_3),
        .I1(Q[20]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[20]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[20]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[20]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_6_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry__1_i_7
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_15_n_3),
        .I1(Q[18]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[18]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[18]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[18]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_7_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry__1_i_8
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_16_n_3),
        .I1(Q[16]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[16]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[16]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[16]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry__1_i_9
       (.I0(Q[23]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[23]),
        .O(icmp_ln886_fu_42_p2_carry__1_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln886_fu_42_p2_carry__2
       (.CI(icmp_ln886_fu_42_p2_carry__1_n_3),
        .CO({\l00_buf3_0_reg_306_reg[30] ,icmp_ln886_fu_42_p2_carry__2_n_4,icmp_ln886_fu_42_p2_carry__2_n_5,icmp_ln886_fu_42_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(\call_ret_reg_817_reg[0]_3 ),
        .O(NLW_icmp_ln886_fu_42_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\call_ret_reg_817_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry_i_1
       (.I0(icmp_ln886_2_fu_54_p2_carry_i_9_n_3),
        .I1(icmp_ln886_fu_42_p2_carry_i_9_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry_i_13_n_3),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[6]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(Q[6]),
        .O(icmp_ln886_fu_42_p2_carry_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry_i_10
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[5]),
        .O(icmp_ln886_fu_42_p2_carry_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry_i_11
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[3]),
        .O(icmp_ln886_fu_42_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry_i_12
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[1]),
        .O(icmp_ln886_fu_42_p2_carry_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry_i_13
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[7]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[7]),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[7]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(Q[7]),
        .O(icmp_ln886_fu_42_p2_carry_i_13_n_3));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry_i_14
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[5]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[5]),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[5]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(Q[5]),
        .O(icmp_ln886_fu_42_p2_carry_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry_i_15
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[3]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[3]),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[3]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(Q[3]),
        .O(icmp_ln886_fu_42_p2_carry_i_15_n_3));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln886_fu_42_p2_carry_i_16
       (.I0(icmp_ln886_fu_42_p2_carry__1_i_5_2[1]),
        .I1(icmp_ln886_fu_42_p2_carry__1_i_5_1[1]),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[1]),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(Q[1]),
        .O(icmp_ln886_fu_42_p2_carry_i_16_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry_i_2
       (.I0(icmp_ln886_2_fu_54_p2_carry_i_10_n_3),
        .I1(icmp_ln886_fu_42_p2_carry_i_10_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry_i_14_n_3),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[4]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(Q[4]),
        .O(icmp_ln886_fu_42_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry_i_3
       (.I0(icmp_ln886_2_fu_54_p2_carry_i_11_n_3),
        .I1(icmp_ln886_fu_42_p2_carry_i_11_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry_i_15_n_3),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[2]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(Q[2]),
        .O(icmp_ln886_fu_42_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    icmp_ln886_fu_42_p2_carry_i_4
       (.I0(icmp_ln886_2_fu_54_p2_carry_i_12_n_3),
        .I1(icmp_ln886_fu_42_p2_carry_i_12_n_3),
        .I2(icmp_ln886_2_fu_54_p2_carry_i_16_n_3),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[0]),
        .I4(ap_enable_reg_pp0_iter7_reg),
        .I5(Q[0]),
        .O(icmp_ln886_fu_42_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry_i_5
       (.I0(icmp_ln886_fu_42_p2_carry_i_13_n_3),
        .I1(Q[6]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[6]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[6]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[6]),
        .O(icmp_ln886_fu_42_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry_i_6
       (.I0(icmp_ln886_fu_42_p2_carry_i_14_n_3),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[4]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[4]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[4]),
        .O(icmp_ln886_fu_42_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry_i_7
       (.I0(icmp_ln886_fu_42_p2_carry_i_15_n_3),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[2]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[2]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[2]),
        .O(icmp_ln886_fu_42_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h8A802A20808A202A)) 
    icmp_ln886_fu_42_p2_carry_i_8
       (.I0(icmp_ln886_fu_42_p2_carry_i_16_n_3),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter7_reg),
        .I3(icmp_ln886_fu_42_p2_carry__1_i_5_0[0]),
        .I4(icmp_ln886_fu_42_p2_carry__1_i_5_1[0]),
        .I5(icmp_ln886_fu_42_p2_carry__1_i_5_2[0]),
        .O(icmp_ln886_fu_42_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln886_fu_42_p2_carry_i_9
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp0_iter7_reg),
        .I2(icmp_ln886_fu_42_p2_carry__1_i_5_0[7]),
        .O(icmp_ln886_fu_42_p2_carry_i_9_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    \l10_buf5_0_reg_330[31]_i_3 
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(\l00_buf3_0_reg_306_reg[0] ),
        .O(ap_enable_reg_pp0_iter7_reg));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFGradientX3x3_0_3_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFGradientX3x3_0_3_s
   (ap_ce_reg_reg_0,
    D,
    ap_clk,
    Q,
    \out_pix_7_reg_143_reg[8]_0 ,
    \ret_9_reg_138_reg[7]_0 ,
    \ret_9_reg_138_reg[7]_1 );
  output ap_ce_reg_reg_0;
  output [10:0]D;
  input ap_clk;
  input [1:0]Q;
  input [7:0]\out_pix_7_reg_143_reg[8]_0 ;
  input [7:0]\ret_9_reg_138_reg[7]_0 ;
  input [7:0]\ret_9_reg_138_reg[7]_1 ;

  wire [10:0]D;
  wire [1:0]Q;
  wire ap_ce_reg_reg_0;
  wire ap_clk;
  wire \ap_return_int_reg[1]_i_1__0_n_3 ;
  wire \ap_return_int_reg_reg_n_3_[0] ;
  wire \ap_return_int_reg_reg_n_3_[10] ;
  wire \ap_return_int_reg_reg_n_3_[1] ;
  wire \ap_return_int_reg_reg_n_3_[2] ;
  wire \ap_return_int_reg_reg_n_3_[3] ;
  wire \ap_return_int_reg_reg_n_3_[4] ;
  wire \ap_return_int_reg_reg_n_3_[5] ;
  wire \ap_return_int_reg_reg_n_3_[6] ;
  wire \ap_return_int_reg_reg_n_3_[7] ;
  wire \ap_return_int_reg_reg_n_3_[8] ;
  wire \ap_return_int_reg_reg_n_3_[9] ;
  wire grp_xFGradientX3x3_0_3_s_fu_385_ap_ce;
  wire \out_pix_7_reg_143[2]_i_1_n_3 ;
  wire \out_pix_7_reg_143[3]_i_1_n_3 ;
  wire \out_pix_7_reg_143[4]_i_1_n_3 ;
  wire \out_pix_7_reg_143[5]_i_1_n_3 ;
  wire \out_pix_7_reg_143[6]_i_1_n_3 ;
  wire \out_pix_7_reg_143[7]_i_1_n_3 ;
  wire \out_pix_7_reg_143[8]_i_1_n_3 ;
  wire \out_pix_7_reg_143[9]_i_1_n_3 ;
  wire \out_pix_7_reg_143[9]_i_2_n_3 ;
  wire [7:0]\out_pix_7_reg_143_reg[8]_0 ;
  wire \out_pix_7_reg_143_reg_n_3_[1] ;
  wire \out_pix_7_reg_143_reg_n_3_[2] ;
  wire \out_pix_7_reg_143_reg_n_3_[3] ;
  wire \out_pix_7_reg_143_reg_n_3_[4] ;
  wire \out_pix_7_reg_143_reg_n_3_[5] ;
  wire \out_pix_7_reg_143_reg_n_3_[6] ;
  wire \out_pix_7_reg_143_reg_n_3_[7] ;
  wire \out_pix_7_reg_143_reg_n_3_[8] ;
  wire \out_pix_7_reg_143_reg_n_3_[9] ;
  wire out_pix_fu_127_p2_carry__0_i_1__2_n_3;
  wire out_pix_fu_127_p2_carry__0_i_2__2_n_3;
  wire out_pix_fu_127_p2_carry__0_i_3__2_n_3;
  wire out_pix_fu_127_p2_carry__0_i_4__2_n_3;
  wire out_pix_fu_127_p2_carry__0_i_5_n_3;
  wire out_pix_fu_127_p2_carry__0_i_6_n_3;
  wire out_pix_fu_127_p2_carry__0_i_7_n_3;
  wire out_pix_fu_127_p2_carry__0_i_8_n_3;
  wire out_pix_fu_127_p2_carry__0_n_10;
  wire out_pix_fu_127_p2_carry__0_n_3;
  wire out_pix_fu_127_p2_carry__0_n_4;
  wire out_pix_fu_127_p2_carry__0_n_5;
  wire out_pix_fu_127_p2_carry__0_n_6;
  wire out_pix_fu_127_p2_carry__0_n_7;
  wire out_pix_fu_127_p2_carry__0_n_8;
  wire out_pix_fu_127_p2_carry__0_n_9;
  wire out_pix_fu_127_p2_carry__1_i_1__2_n_3;
  wire out_pix_fu_127_p2_carry__1_i_2__1_n_3;
  wire out_pix_fu_127_p2_carry__1_n_10;
  wire out_pix_fu_127_p2_carry__1_n_6;
  wire out_pix_fu_127_p2_carry__1_n_9;
  wire out_pix_fu_127_p2_carry_i_1__2_n_3;
  wire out_pix_fu_127_p2_carry_i_2__2_n_3;
  wire out_pix_fu_127_p2_carry_i_3_n_3;
  wire out_pix_fu_127_p2_carry_i_4_n_3;
  wire out_pix_fu_127_p2_carry_i_5_n_3;
  wire out_pix_fu_127_p2_carry_i_6_n_3;
  wire out_pix_fu_127_p2_carry_i_7__2_n_3;
  wire out_pix_fu_127_p2_carry_i_8__2_n_3;
  wire out_pix_fu_127_p2_carry_n_3;
  wire out_pix_fu_127_p2_carry_n_4;
  wire out_pix_fu_127_p2_carry_n_5;
  wire out_pix_fu_127_p2_carry_n_6;
  wire out_pix_fu_127_p2_carry_n_7;
  wire out_pix_fu_127_p2_carry_n_8;
  wire out_pix_fu_127_p2_carry_n_9;
  wire \ret_9_reg_138[3]_i_2_n_3 ;
  wire \ret_9_reg_138[3]_i_3_n_3 ;
  wire \ret_9_reg_138[3]_i_4_n_3 ;
  wire \ret_9_reg_138[3]_i_5_n_3 ;
  wire \ret_9_reg_138[7]_i_2_n_3 ;
  wire \ret_9_reg_138[7]_i_3_n_3 ;
  wire \ret_9_reg_138[7]_i_4_n_3 ;
  wire \ret_9_reg_138[7]_i_5_n_3 ;
  wire \ret_9_reg_138_reg[3]_i_1_n_10 ;
  wire \ret_9_reg_138_reg[3]_i_1_n_3 ;
  wire \ret_9_reg_138_reg[3]_i_1_n_4 ;
  wire \ret_9_reg_138_reg[3]_i_1_n_5 ;
  wire \ret_9_reg_138_reg[3]_i_1_n_6 ;
  wire \ret_9_reg_138_reg[3]_i_1_n_7 ;
  wire \ret_9_reg_138_reg[3]_i_1_n_8 ;
  wire \ret_9_reg_138_reg[3]_i_1_n_9 ;
  wire [7:0]\ret_9_reg_138_reg[7]_0 ;
  wire [7:0]\ret_9_reg_138_reg[7]_1 ;
  wire \ret_9_reg_138_reg[7]_i_1_n_10 ;
  wire \ret_9_reg_138_reg[7]_i_1_n_3 ;
  wire \ret_9_reg_138_reg[7]_i_1_n_4 ;
  wire \ret_9_reg_138_reg[7]_i_1_n_5 ;
  wire \ret_9_reg_138_reg[7]_i_1_n_6 ;
  wire \ret_9_reg_138_reg[7]_i_1_n_7 ;
  wire \ret_9_reg_138_reg[7]_i_1_n_8 ;
  wire \ret_9_reg_138_reg[7]_i_1_n_9 ;
  wire \ret_9_reg_138_reg[8]_i_1_n_6 ;
  wire \ret_9_reg_138_reg_n_3_[0] ;
  wire \ret_9_reg_138_reg_n_3_[1] ;
  wire \ret_9_reg_138_reg_n_3_[2] ;
  wire \ret_9_reg_138_reg_n_3_[3] ;
  wire \ret_9_reg_138_reg_n_3_[4] ;
  wire \ret_9_reg_138_reg_n_3_[5] ;
  wire \ret_9_reg_138_reg_n_3_[6] ;
  wire \ret_9_reg_138_reg_n_3_[7] ;
  wire \ret_9_reg_138_reg_n_3_[8] ;
  wire [0:0]NLW_out_pix_fu_127_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_127_p2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_fu_127_p2_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_ret_9_reg_138_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ret_9_reg_138_reg[8]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    ap_ce_reg_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(grp_xFGradientX3x3_0_3_s_fu_385_ap_ce));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFGradientX3x3_0_3_s_fu_385_ap_ce),
        .Q(ap_ce_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ap_return_int_reg[1]_i_1__0 
       (.I0(\ret_9_reg_138_reg_n_3_[0] ),
        .I1(\ret_9_reg_138_reg_n_3_[1] ),
        .I2(\out_pix_7_reg_143_reg_n_3_[1] ),
        .O(\ap_return_int_reg[1]_i_1__0_n_3 ));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ret_9_reg_138_reg_n_3_[0] ),
        .Q(\ap_return_int_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(out_pix_fu_127_p2_carry__1_n_9),
        .Q(\ap_return_int_reg_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg[1]_i_1__0_n_3 ),
        .Q(\ap_return_int_reg_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(out_pix_fu_127_p2_carry_n_9),
        .Q(\ap_return_int_reg_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(out_pix_fu_127_p2_carry_n_8),
        .Q(\ap_return_int_reg_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(out_pix_fu_127_p2_carry_n_7),
        .Q(\ap_return_int_reg_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(out_pix_fu_127_p2_carry__0_n_10),
        .Q(\ap_return_int_reg_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(out_pix_fu_127_p2_carry__0_n_9),
        .Q(\ap_return_int_reg_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(out_pix_fu_127_p2_carry__0_n_8),
        .Q(\ap_return_int_reg_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(out_pix_fu_127_p2_carry__0_n_7),
        .Q(\ap_return_int_reg_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(out_pix_fu_127_p2_carry__1_n_10),
        .Q(\ap_return_int_reg_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix_7_reg_143[2]_i_1 
       (.I0(\out_pix_7_reg_143_reg[8]_0 [0]),
        .I1(\out_pix_7_reg_143_reg[8]_0 [1]),
        .O(\out_pix_7_reg_143[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \out_pix_7_reg_143[3]_i_1 
       (.I0(\out_pix_7_reg_143_reg[8]_0 [0]),
        .I1(\out_pix_7_reg_143_reg[8]_0 [1]),
        .I2(\out_pix_7_reg_143_reg[8]_0 [2]),
        .O(\out_pix_7_reg_143[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \out_pix_7_reg_143[4]_i_1 
       (.I0(\out_pix_7_reg_143_reg[8]_0 [2]),
        .I1(\out_pix_7_reg_143_reg[8]_0 [1]),
        .I2(\out_pix_7_reg_143_reg[8]_0 [0]),
        .I3(\out_pix_7_reg_143_reg[8]_0 [3]),
        .O(\out_pix_7_reg_143[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \out_pix_7_reg_143[5]_i_1 
       (.I0(\out_pix_7_reg_143_reg[8]_0 [3]),
        .I1(\out_pix_7_reg_143_reg[8]_0 [0]),
        .I2(\out_pix_7_reg_143_reg[8]_0 [1]),
        .I3(\out_pix_7_reg_143_reg[8]_0 [2]),
        .I4(\out_pix_7_reg_143_reg[8]_0 [4]),
        .O(\out_pix_7_reg_143[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \out_pix_7_reg_143[6]_i_1 
       (.I0(\out_pix_7_reg_143_reg[8]_0 [4]),
        .I1(\out_pix_7_reg_143_reg[8]_0 [2]),
        .I2(\out_pix_7_reg_143_reg[8]_0 [1]),
        .I3(\out_pix_7_reg_143_reg[8]_0 [0]),
        .I4(\out_pix_7_reg_143_reg[8]_0 [3]),
        .I5(\out_pix_7_reg_143_reg[8]_0 [5]),
        .O(\out_pix_7_reg_143[6]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_pix_7_reg_143[7]_i_1 
       (.I0(\out_pix_7_reg_143[9]_i_2_n_3 ),
        .I1(\out_pix_7_reg_143_reg[8]_0 [6]),
        .O(\out_pix_7_reg_143[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \out_pix_7_reg_143[8]_i_1 
       (.I0(\out_pix_7_reg_143_reg[8]_0 [6]),
        .I1(\out_pix_7_reg_143[9]_i_2_n_3 ),
        .I2(\out_pix_7_reg_143_reg[8]_0 [7]),
        .O(\out_pix_7_reg_143[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \out_pix_7_reg_143[9]_i_1 
       (.I0(\out_pix_7_reg_143_reg[8]_0 [6]),
        .I1(\out_pix_7_reg_143[9]_i_2_n_3 ),
        .I2(\out_pix_7_reg_143_reg[8]_0 [7]),
        .O(\out_pix_7_reg_143[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \out_pix_7_reg_143[9]_i_2 
       (.I0(\out_pix_7_reg_143_reg[8]_0 [5]),
        .I1(\out_pix_7_reg_143_reg[8]_0 [4]),
        .I2(\out_pix_7_reg_143_reg[8]_0 [2]),
        .I3(\out_pix_7_reg_143_reg[8]_0 [1]),
        .I4(\out_pix_7_reg_143_reg[8]_0 [0]),
        .I5(\out_pix_7_reg_143_reg[8]_0 [3]),
        .O(\out_pix_7_reg_143[9]_i_2_n_3 ));
  FDRE \out_pix_7_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_pix_7_reg_143_reg[8]_0 [0]),
        .Q(\out_pix_7_reg_143_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_pix_7_reg_143[2]_i_1_n_3 ),
        .Q(\out_pix_7_reg_143_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_pix_7_reg_143[3]_i_1_n_3 ),
        .Q(\out_pix_7_reg_143_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_pix_7_reg_143[4]_i_1_n_3 ),
        .Q(\out_pix_7_reg_143_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_pix_7_reg_143[5]_i_1_n_3 ),
        .Q(\out_pix_7_reg_143_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_pix_7_reg_143[6]_i_1_n_3 ),
        .Q(\out_pix_7_reg_143_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_pix_7_reg_143[7]_i_1_n_3 ),
        .Q(\out_pix_7_reg_143_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_pix_7_reg_143[8]_i_1_n_3 ),
        .Q(\out_pix_7_reg_143_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_pix_7_reg_143[9]_i_1_n_3 ),
        .Q(\out_pix_7_reg_143_reg_n_3_[9] ),
        .R(1'b0));
  CARRY4 out_pix_fu_127_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_127_p2_carry_n_3,out_pix_fu_127_p2_carry_n_4,out_pix_fu_127_p2_carry_n_5,out_pix_fu_127_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_127_p2_carry_i_1__2_n_3,out_pix_fu_127_p2_carry_i_2__2_n_3,out_pix_fu_127_p2_carry_i_3_n_3,out_pix_fu_127_p2_carry_i_4_n_3}),
        .O({out_pix_fu_127_p2_carry_n_7,out_pix_fu_127_p2_carry_n_8,out_pix_fu_127_p2_carry_n_9,NLW_out_pix_fu_127_p2_carry_O_UNCONNECTED[0]}),
        .S({out_pix_fu_127_p2_carry_i_5_n_3,out_pix_fu_127_p2_carry_i_6_n_3,out_pix_fu_127_p2_carry_i_7__2_n_3,out_pix_fu_127_p2_carry_i_8__2_n_3}));
  CARRY4 out_pix_fu_127_p2_carry__0
       (.CI(out_pix_fu_127_p2_carry_n_3),
        .CO({out_pix_fu_127_p2_carry__0_n_3,out_pix_fu_127_p2_carry__0_n_4,out_pix_fu_127_p2_carry__0_n_5,out_pix_fu_127_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_127_p2_carry__0_i_1__2_n_3,out_pix_fu_127_p2_carry__0_i_2__2_n_3,out_pix_fu_127_p2_carry__0_i_3__2_n_3,out_pix_fu_127_p2_carry__0_i_4__2_n_3}),
        .O({out_pix_fu_127_p2_carry__0_n_7,out_pix_fu_127_p2_carry__0_n_8,out_pix_fu_127_p2_carry__0_n_9,out_pix_fu_127_p2_carry__0_n_10}),
        .S({out_pix_fu_127_p2_carry__0_i_5_n_3,out_pix_fu_127_p2_carry__0_i_6_n_3,out_pix_fu_127_p2_carry__0_i_7_n_3,out_pix_fu_127_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_127_p2_carry__0_i_1__2
       (.I0(\out_pix_7_reg_143_reg_n_3_[7] ),
        .I1(\ret_9_reg_138_reg_n_3_[7] ),
        .O(out_pix_fu_127_p2_carry__0_i_1__2_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_127_p2_carry__0_i_2__2
       (.I0(\out_pix_7_reg_143_reg_n_3_[6] ),
        .I1(\ret_9_reg_138_reg_n_3_[6] ),
        .O(out_pix_fu_127_p2_carry__0_i_2__2_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_127_p2_carry__0_i_3__2
       (.I0(\out_pix_7_reg_143_reg_n_3_[5] ),
        .I1(\ret_9_reg_138_reg_n_3_[5] ),
        .O(out_pix_fu_127_p2_carry__0_i_3__2_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_127_p2_carry__0_i_4__2
       (.I0(\out_pix_7_reg_143_reg_n_3_[4] ),
        .I1(\ret_9_reg_138_reg_n_3_[4] ),
        .O(out_pix_fu_127_p2_carry__0_i_4__2_n_3));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_127_p2_carry__0_i_5
       (.I0(\ret_9_reg_138_reg_n_3_[7] ),
        .I1(\out_pix_7_reg_143_reg_n_3_[7] ),
        .I2(\ret_9_reg_138_reg_n_3_[8] ),
        .I3(\out_pix_7_reg_143_reg_n_3_[8] ),
        .O(out_pix_fu_127_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_127_p2_carry__0_i_6
       (.I0(\ret_9_reg_138_reg_n_3_[6] ),
        .I1(\out_pix_7_reg_143_reg_n_3_[6] ),
        .I2(\ret_9_reg_138_reg_n_3_[7] ),
        .I3(\out_pix_7_reg_143_reg_n_3_[7] ),
        .O(out_pix_fu_127_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_127_p2_carry__0_i_7
       (.I0(\ret_9_reg_138_reg_n_3_[5] ),
        .I1(\out_pix_7_reg_143_reg_n_3_[5] ),
        .I2(\ret_9_reg_138_reg_n_3_[6] ),
        .I3(\out_pix_7_reg_143_reg_n_3_[6] ),
        .O(out_pix_fu_127_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_127_p2_carry__0_i_8
       (.I0(\ret_9_reg_138_reg_n_3_[4] ),
        .I1(\out_pix_7_reg_143_reg_n_3_[4] ),
        .I2(\ret_9_reg_138_reg_n_3_[5] ),
        .I3(\out_pix_7_reg_143_reg_n_3_[5] ),
        .O(out_pix_fu_127_p2_carry__0_i_8_n_3));
  CARRY4 out_pix_fu_127_p2_carry__1
       (.CI(out_pix_fu_127_p2_carry__0_n_3),
        .CO({NLW_out_pix_fu_127_p2_carry__1_CO_UNCONNECTED[3:1],out_pix_fu_127_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out_pix_fu_127_p2_carry__1_i_1__2_n_3}),
        .O({NLW_out_pix_fu_127_p2_carry__1_O_UNCONNECTED[3:2],out_pix_fu_127_p2_carry__1_n_9,out_pix_fu_127_p2_carry__1_n_10}),
        .S({1'b0,1'b0,1'b1,out_pix_fu_127_p2_carry__1_i_2__1_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_127_p2_carry__1_i_1__2
       (.I0(\out_pix_7_reg_143_reg_n_3_[8] ),
        .I1(\ret_9_reg_138_reg_n_3_[8] ),
        .O(out_pix_fu_127_p2_carry__1_i_1__2_n_3));
  LUT3 #(
    .INIT(8'h4B)) 
    out_pix_fu_127_p2_carry__1_i_2__1
       (.I0(\ret_9_reg_138_reg_n_3_[8] ),
        .I1(\out_pix_7_reg_143_reg_n_3_[8] ),
        .I2(\out_pix_7_reg_143_reg_n_3_[9] ),
        .O(out_pix_fu_127_p2_carry__1_i_2__1_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_127_p2_carry_i_1__2
       (.I0(\out_pix_7_reg_143_reg_n_3_[3] ),
        .I1(\ret_9_reg_138_reg_n_3_[3] ),
        .O(out_pix_fu_127_p2_carry_i_1__2_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_127_p2_carry_i_2__2
       (.I0(\out_pix_7_reg_143_reg_n_3_[2] ),
        .I1(\ret_9_reg_138_reg_n_3_[2] ),
        .O(out_pix_fu_127_p2_carry_i_2__2_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_fu_127_p2_carry_i_3
       (.I0(\out_pix_7_reg_143_reg_n_3_[1] ),
        .I1(\ret_9_reg_138_reg_n_3_[1] ),
        .O(out_pix_fu_127_p2_carry_i_3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    out_pix_fu_127_p2_carry_i_4
       (.I0(\ret_9_reg_138_reg_n_3_[0] ),
        .O(out_pix_fu_127_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_127_p2_carry_i_5
       (.I0(\ret_9_reg_138_reg_n_3_[3] ),
        .I1(\out_pix_7_reg_143_reg_n_3_[3] ),
        .I2(\ret_9_reg_138_reg_n_3_[4] ),
        .I3(\out_pix_7_reg_143_reg_n_3_[4] ),
        .O(out_pix_fu_127_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_fu_127_p2_carry_i_6
       (.I0(\ret_9_reg_138_reg_n_3_[2] ),
        .I1(\out_pix_7_reg_143_reg_n_3_[2] ),
        .I2(\ret_9_reg_138_reg_n_3_[3] ),
        .I3(\out_pix_7_reg_143_reg_n_3_[3] ),
        .O(out_pix_fu_127_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'hD22D)) 
    out_pix_fu_127_p2_carry_i_7__2
       (.I0(\out_pix_7_reg_143_reg_n_3_[1] ),
        .I1(\ret_9_reg_138_reg_n_3_[1] ),
        .I2(\ret_9_reg_138_reg_n_3_[2] ),
        .I3(\out_pix_7_reg_143_reg_n_3_[2] ),
        .O(out_pix_fu_127_p2_carry_i_7__2_n_3));
  LUT3 #(
    .INIT(8'h96)) 
    out_pix_fu_127_p2_carry_i_8__2
       (.I0(\ret_9_reg_138_reg_n_3_[0] ),
        .I1(\ret_9_reg_138_reg_n_3_[1] ),
        .I2(\out_pix_7_reg_143_reg_n_3_[1] ),
        .O(out_pix_fu_127_p2_carry_i_8__2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_9_reg_138[3]_i_2 
       (.I0(\ret_9_reg_138_reg[7]_0 [3]),
        .I1(\ret_9_reg_138_reg[7]_1 [3]),
        .O(\ret_9_reg_138[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_9_reg_138[3]_i_3 
       (.I0(\ret_9_reg_138_reg[7]_0 [2]),
        .I1(\ret_9_reg_138_reg[7]_1 [2]),
        .O(\ret_9_reg_138[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_9_reg_138[3]_i_4 
       (.I0(\ret_9_reg_138_reg[7]_0 [1]),
        .I1(\ret_9_reg_138_reg[7]_1 [1]),
        .O(\ret_9_reg_138[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_9_reg_138[3]_i_5 
       (.I0(\ret_9_reg_138_reg[7]_0 [0]),
        .I1(\ret_9_reg_138_reg[7]_1 [0]),
        .O(\ret_9_reg_138[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_9_reg_138[7]_i_2 
       (.I0(\ret_9_reg_138_reg[7]_0 [7]),
        .I1(\ret_9_reg_138_reg[7]_1 [7]),
        .O(\ret_9_reg_138[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_9_reg_138[7]_i_3 
       (.I0(\ret_9_reg_138_reg[7]_0 [6]),
        .I1(\ret_9_reg_138_reg[7]_1 [6]),
        .O(\ret_9_reg_138[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_9_reg_138[7]_i_4 
       (.I0(\ret_9_reg_138_reg[7]_0 [5]),
        .I1(\ret_9_reg_138_reg[7]_1 [5]),
        .O(\ret_9_reg_138[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ret_9_reg_138[7]_i_5 
       (.I0(\ret_9_reg_138_reg[7]_0 [4]),
        .I1(\ret_9_reg_138_reg[7]_1 [4]),
        .O(\ret_9_reg_138[7]_i_5_n_3 ));
  FDRE \ret_9_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_9_reg_138_reg[3]_i_1_n_10 ),
        .Q(\ret_9_reg_138_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ret_9_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_9_reg_138_reg[3]_i_1_n_9 ),
        .Q(\ret_9_reg_138_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \ret_9_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_9_reg_138_reg[3]_i_1_n_8 ),
        .Q(\ret_9_reg_138_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \ret_9_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_9_reg_138_reg[3]_i_1_n_7 ),
        .Q(\ret_9_reg_138_reg_n_3_[3] ),
        .R(1'b0));
  CARRY4 \ret_9_reg_138_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ret_9_reg_138_reg[3]_i_1_n_3 ,\ret_9_reg_138_reg[3]_i_1_n_4 ,\ret_9_reg_138_reg[3]_i_1_n_5 ,\ret_9_reg_138_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\ret_9_reg_138_reg[7]_0 [3:0]),
        .O({\ret_9_reg_138_reg[3]_i_1_n_7 ,\ret_9_reg_138_reg[3]_i_1_n_8 ,\ret_9_reg_138_reg[3]_i_1_n_9 ,\ret_9_reg_138_reg[3]_i_1_n_10 }),
        .S({\ret_9_reg_138[3]_i_2_n_3 ,\ret_9_reg_138[3]_i_3_n_3 ,\ret_9_reg_138[3]_i_4_n_3 ,\ret_9_reg_138[3]_i_5_n_3 }));
  FDRE \ret_9_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_9_reg_138_reg[7]_i_1_n_10 ),
        .Q(\ret_9_reg_138_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \ret_9_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_9_reg_138_reg[7]_i_1_n_9 ),
        .Q(\ret_9_reg_138_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \ret_9_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_9_reg_138_reg[7]_i_1_n_8 ),
        .Q(\ret_9_reg_138_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \ret_9_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_9_reg_138_reg[7]_i_1_n_7 ),
        .Q(\ret_9_reg_138_reg_n_3_[7] ),
        .R(1'b0));
  CARRY4 \ret_9_reg_138_reg[7]_i_1 
       (.CI(\ret_9_reg_138_reg[3]_i_1_n_3 ),
        .CO({\ret_9_reg_138_reg[7]_i_1_n_3 ,\ret_9_reg_138_reg[7]_i_1_n_4 ,\ret_9_reg_138_reg[7]_i_1_n_5 ,\ret_9_reg_138_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\ret_9_reg_138_reg[7]_0 [7:4]),
        .O({\ret_9_reg_138_reg[7]_i_1_n_7 ,\ret_9_reg_138_reg[7]_i_1_n_8 ,\ret_9_reg_138_reg[7]_i_1_n_9 ,\ret_9_reg_138_reg[7]_i_1_n_10 }),
        .S({\ret_9_reg_138[7]_i_2_n_3 ,\ret_9_reg_138[7]_i_3_n_3 ,\ret_9_reg_138[7]_i_4_n_3 ,\ret_9_reg_138[7]_i_5_n_3 }));
  FDRE \ret_9_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_9_reg_138_reg[8]_i_1_n_6 ),
        .Q(\ret_9_reg_138_reg_n_3_[8] ),
        .R(1'b0));
  CARRY4 \ret_9_reg_138_reg[8]_i_1 
       (.CI(\ret_9_reg_138_reg[7]_i_1_n_3 ),
        .CO({\NLW_ret_9_reg_138_reg[8]_i_1_CO_UNCONNECTED [3:1],\ret_9_reg_138_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ret_9_reg_138_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_841[0]_i_1 
       (.I0(\ret_9_reg_138_reg_n_3_[0] ),
        .I1(\ap_return_int_reg_reg_n_3_[0] ),
        .I2(ap_ce_reg_reg_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_841[10]_i_1 
       (.I0(out_pix_fu_127_p2_carry__1_n_9),
        .I1(\ap_return_int_reg_reg_n_3_[10] ),
        .I2(ap_ce_reg_reg_0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h9696FF00)) 
    \tmp_reg_841[1]_i_1 
       (.I0(\ret_9_reg_138_reg_n_3_[0] ),
        .I1(\ret_9_reg_138_reg_n_3_[1] ),
        .I2(\out_pix_7_reg_143_reg_n_3_[1] ),
        .I3(\ap_return_int_reg_reg_n_3_[1] ),
        .I4(ap_ce_reg_reg_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_841[2]_i_1 
       (.I0(out_pix_fu_127_p2_carry_n_9),
        .I1(\ap_return_int_reg_reg_n_3_[2] ),
        .I2(ap_ce_reg_reg_0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_841[3]_i_1 
       (.I0(out_pix_fu_127_p2_carry_n_8),
        .I1(\ap_return_int_reg_reg_n_3_[3] ),
        .I2(ap_ce_reg_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_841[4]_i_1 
       (.I0(out_pix_fu_127_p2_carry_n_7),
        .I1(\ap_return_int_reg_reg_n_3_[4] ),
        .I2(ap_ce_reg_reg_0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_841[5]_i_1 
       (.I0(out_pix_fu_127_p2_carry__0_n_10),
        .I1(\ap_return_int_reg_reg_n_3_[5] ),
        .I2(ap_ce_reg_reg_0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_841[6]_i_1 
       (.I0(out_pix_fu_127_p2_carry__0_n_9),
        .I1(\ap_return_int_reg_reg_n_3_[6] ),
        .I2(ap_ce_reg_reg_0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_841[7]_i_1 
       (.I0(out_pix_fu_127_p2_carry__0_n_8),
        .I1(\ap_return_int_reg_reg_n_3_[7] ),
        .I2(ap_ce_reg_reg_0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_841[8]_i_1 
       (.I0(out_pix_fu_127_p2_carry__0_n_7),
        .I1(\ap_return_int_reg_reg_n_3_[8] ),
        .I2(ap_ce_reg_reg_0),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_reg_841[9]_i_1 
       (.I0(out_pix_fu_127_p2_carry__1_n_10),
        .I1(\ap_return_int_reg_reg_n_3_[9] ),
        .I2(ap_ce_reg_reg_0),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFGradientX3x3_0_3_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFGradientX3x3_0_3_s_118
   (D,
    \ret_reg_133_reg[0]_0 ,
    Q,
    \ret_reg_133_reg[1]_0 ,
    \ret_9_reg_138_reg[1]_0 ,
    \tp_fu_102_reg[1] ,
    \tp_fu_102_reg[1]_0 ,
    DI,
    S,
    \out_pix_7_reg_143_reg[8]_0 ,
    \out_pix_7_reg_143_reg[8]_1 ,
    \out_pix_7_reg_143_reg[9]_0 ,
    \ret_9_reg_138_reg[7]_0 ,
    ap_enable_reg_pp1_iter6,
    icmp_ln878_2_reg_756_pp1_iter5_reg,
    \ret_9_reg_138_reg[7]_1 ,
    \ret_reg_133_reg[8]_0 ,
    ap_clk,
    \ret_reg_133_reg[7]_0 ,
    tp_fu_102,
    \ret_reg_133_reg[7]_1 ,
    \ret_reg_133_reg[7]_2 ,
    DOBDO,
    \ret_reg_133_reg[7]_3 ,
    \ret_9_reg_138_reg[7]_2 ,
    \ret_9_reg_138_reg[7]_3 );
  output [10:0]D;
  output \ret_reg_133_reg[0]_0 ;
  output [0:0]Q;
  output [1:0]\ret_reg_133_reg[1]_0 ;
  output [1:0]\ret_9_reg_138_reg[1]_0 ;
  output [3:0]\tp_fu_102_reg[1] ;
  output [3:0]\tp_fu_102_reg[1]_0 ;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]\out_pix_7_reg_143_reg[8]_0 ;
  input [3:0]\out_pix_7_reg_143_reg[8]_1 ;
  input [0:0]\out_pix_7_reg_143_reg[9]_0 ;
  input [7:0]\ret_9_reg_138_reg[7]_0 ;
  input ap_enable_reg_pp1_iter6;
  input icmp_ln878_2_reg_756_pp1_iter5_reg;
  input [7:0]\ret_9_reg_138_reg[7]_1 ;
  input [8:0]\ret_reg_133_reg[8]_0 ;
  input ap_clk;
  input [7:0]\ret_reg_133_reg[7]_0 ;
  input [0:0]tp_fu_102;
  input [7:0]\ret_reg_133_reg[7]_1 ;
  input [7:0]\ret_reg_133_reg[7]_2 ;
  input [7:0]DOBDO;
  input \ret_reg_133_reg[7]_3 ;
  input [7:0]\ret_9_reg_138_reg[7]_2 ;
  input [7:0]\ret_9_reg_138_reg[7]_3 ;

  wire [10:0]D;
  wire [2:0]DI;
  wire [7:0]DOBDO;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter6;
  wire [7:0]ap_phi_mux_p_Val2_2_phi_fu_297_p4;
  wire icmp_ln878_2_reg_756_pp1_iter5_reg;
  wire out_pix_7_fu_106_p2_carry__0_n_3;
  wire out_pix_7_fu_106_p2_carry__0_n_4;
  wire out_pix_7_fu_106_p2_carry__0_n_5;
  wire out_pix_7_fu_106_p2_carry__0_n_6;
  wire out_pix_7_fu_106_p2_carry_n_3;
  wire out_pix_7_fu_106_p2_carry_n_4;
  wire out_pix_7_fu_106_p2_carry_n_5;
  wire out_pix_7_fu_106_p2_carry_n_6;
  wire [3:0]\out_pix_7_reg_143_reg[8]_0 ;
  wire [3:0]\out_pix_7_reg_143_reg[8]_1 ;
  wire [0:0]\out_pix_7_reg_143_reg[9]_0 ;
  wire out_pix_fu_127_p2_carry__0_i_1__0_n_3;
  wire out_pix_fu_127_p2_carry__0_i_2__0_n_3;
  wire out_pix_fu_127_p2_carry__0_i_3__0_n_3;
  wire out_pix_fu_127_p2_carry__0_i_4__0_n_3;
  wire out_pix_fu_127_p2_carry__0_i_5__0_n_3;
  wire out_pix_fu_127_p2_carry__0_i_6__1_n_3;
  wire out_pix_fu_127_p2_carry__0_i_7__1_n_3;
  wire out_pix_fu_127_p2_carry__0_i_8__1_n_3;
  wire out_pix_fu_127_p2_carry__0_n_3;
  wire out_pix_fu_127_p2_carry__0_n_4;
  wire out_pix_fu_127_p2_carry__0_n_5;
  wire out_pix_fu_127_p2_carry__0_n_6;
  wire out_pix_fu_127_p2_carry__1_i_1_n_3;
  wire out_pix_fu_127_p2_carry__1_i_2_n_3;
  wire out_pix_fu_127_p2_carry__1_n_6;
  wire out_pix_fu_127_p2_carry_i_1__0_n_3;
  wire out_pix_fu_127_p2_carry_i_2__0_n_3;
  wire out_pix_fu_127_p2_carry_i_3__1_n_3;
  wire out_pix_fu_127_p2_carry_i_5__1_n_3;
  wire out_pix_fu_127_p2_carry_i_6__1_n_3;
  wire out_pix_fu_127_p2_carry_i_7__0_n_3;
  wire out_pix_fu_127_p2_carry_i_8__0_n_3;
  wire out_pix_fu_127_p2_carry_n_3;
  wire out_pix_fu_127_p2_carry_n_4;
  wire out_pix_fu_127_p2_carry_n_5;
  wire out_pix_fu_127_p2_carry_n_6;
  wire [8:0]p_0_in;
  wire [8:0]ret_9_fu_100_p2;
  wire [8:2]ret_9_reg_138;
  wire \ret_9_reg_138[3]_i_6_n_3 ;
  wire \ret_9_reg_138[3]_i_7_n_3 ;
  wire \ret_9_reg_138[3]_i_8_n_3 ;
  wire \ret_9_reg_138[3]_i_9_n_3 ;
  wire \ret_9_reg_138[7]_i_6_n_3 ;
  wire \ret_9_reg_138[7]_i_7_n_3 ;
  wire \ret_9_reg_138[7]_i_8_n_3 ;
  wire \ret_9_reg_138[7]_i_9_n_3 ;
  wire [1:0]\ret_9_reg_138_reg[1]_0 ;
  wire \ret_9_reg_138_reg[3]_i_1__0_n_3 ;
  wire \ret_9_reg_138_reg[3]_i_1__0_n_4 ;
  wire \ret_9_reg_138_reg[3]_i_1__0_n_5 ;
  wire \ret_9_reg_138_reg[3]_i_1__0_n_6 ;
  wire [7:0]\ret_9_reg_138_reg[7]_0 ;
  wire [7:0]\ret_9_reg_138_reg[7]_1 ;
  wire [7:0]\ret_9_reg_138_reg[7]_2 ;
  wire [7:0]\ret_9_reg_138_reg[7]_3 ;
  wire \ret_9_reg_138_reg[7]_i_1__0_n_3 ;
  wire \ret_9_reg_138_reg[7]_i_1__0_n_4 ;
  wire \ret_9_reg_138_reg[7]_i_1__0_n_5 ;
  wire \ret_9_reg_138_reg[7]_i_1__0_n_6 ;
  wire [8:2]ret_reg_133;
  wire \ret_reg_133_reg[0]_0 ;
  wire [1:0]\ret_reg_133_reg[1]_0 ;
  wire [7:0]\ret_reg_133_reg[7]_0 ;
  wire [7:0]\ret_reg_133_reg[7]_1 ;
  wire [7:0]\ret_reg_133_reg[7]_2 ;
  wire \ret_reg_133_reg[7]_3 ;
  wire [8:0]\ret_reg_133_reg[8]_0 ;
  wire [9:2]sext_ln66_fu_118_p1;
  wire [0:0]tp_fu_102;
  wire [3:0]\tp_fu_102_reg[1] ;
  wire [3:0]\tp_fu_102_reg[1]_0 ;
  wire [3:0]NLW_out_pix_7_fu_106_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_out_pix_7_fu_106_p2_carry__1_O_UNCONNECTED;
  wire [0:0]NLW_out_pix_fu_127_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_127_p2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_fu_127_p2_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_ret_9_reg_138_reg[8]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ret_9_reg_138_reg[8]_i_1__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \ap_return_0_int_reg[0]_i_1 
       (.I0(\ret_9_reg_138_reg[1]_0 [0]),
        .I1(\ret_reg_133_reg[1]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h9669)) 
    \ap_return_0_int_reg[1]_i_1 
       (.I0(\ret_reg_133_reg[0]_0 ),
        .I1(\ret_9_reg_138_reg[1]_0 [1]),
        .I2(\ret_reg_133_reg[1]_0 [1]),
        .I3(Q),
        .O(D[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_7_fu_106_p2_carry
       (.CI(1'b0),
        .CO({out_pix_7_fu_106_p2_carry_n_3,out_pix_7_fu_106_p2_carry_n_4,out_pix_7_fu_106_p2_carry_n_5,out_pix_7_fu_106_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O(p_0_in[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_7_fu_106_p2_carry__0
       (.CI(out_pix_7_fu_106_p2_carry_n_3),
        .CO({out_pix_7_fu_106_p2_carry__0_n_3,out_pix_7_fu_106_p2_carry__0_n_4,out_pix_7_fu_106_p2_carry__0_n_5,out_pix_7_fu_106_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI(\out_pix_7_reg_143_reg[8]_0 ),
        .O(p_0_in[7:4]),
        .S(\out_pix_7_reg_143_reg[8]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_7_fu_106_p2_carry__1
       (.CI(out_pix_7_fu_106_p2_carry__0_n_3),
        .CO(NLW_out_pix_7_fu_106_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_7_fu_106_p2_carry__1_O_UNCONNECTED[3:1],p_0_in[8]}),
        .S({1'b0,1'b0,1'b0,\out_pix_7_reg_143_reg[9]_0 }));
  FDRE \out_pix_7_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(Q),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(sext_ln66_fu_118_p1[2]),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(sext_ln66_fu_118_p1[3]),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(sext_ln66_fu_118_p1[4]),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(sext_ln66_fu_118_p1[5]),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(sext_ln66_fu_118_p1[6]),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(sext_ln66_fu_118_p1[7]),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(sext_ln66_fu_118_p1[8]),
        .R(1'b0));
  FDRE \out_pix_7_reg_143_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(sext_ln66_fu_118_p1[9]),
        .R(1'b0));
  CARRY4 out_pix_fu_127_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_127_p2_carry_n_3,out_pix_fu_127_p2_carry_n_4,out_pix_fu_127_p2_carry_n_5,out_pix_fu_127_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_127_p2_carry_i_1__0_n_3,out_pix_fu_127_p2_carry_i_2__0_n_3,out_pix_fu_127_p2_carry_i_3__1_n_3,\ret_reg_133_reg[0]_0 }),
        .O({D[4:2],NLW_out_pix_fu_127_p2_carry_O_UNCONNECTED[0]}),
        .S({out_pix_fu_127_p2_carry_i_5__1_n_3,out_pix_fu_127_p2_carry_i_6__1_n_3,out_pix_fu_127_p2_carry_i_7__0_n_3,out_pix_fu_127_p2_carry_i_8__0_n_3}));
  CARRY4 out_pix_fu_127_p2_carry__0
       (.CI(out_pix_fu_127_p2_carry_n_3),
        .CO({out_pix_fu_127_p2_carry__0_n_3,out_pix_fu_127_p2_carry__0_n_4,out_pix_fu_127_p2_carry__0_n_5,out_pix_fu_127_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_127_p2_carry__0_i_1__0_n_3,out_pix_fu_127_p2_carry__0_i_2__0_n_3,out_pix_fu_127_p2_carry__0_i_3__0_n_3,out_pix_fu_127_p2_carry__0_i_4__0_n_3}),
        .O(D[8:5]),
        .S({out_pix_fu_127_p2_carry__0_i_5__0_n_3,out_pix_fu_127_p2_carry__0_i_6__1_n_3,out_pix_fu_127_p2_carry__0_i_7__1_n_3,out_pix_fu_127_p2_carry__0_i_8__1_n_3}));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry__0_i_1__0
       (.I0(ret_9_reg_138[7]),
        .I1(ret_reg_133[7]),
        .I2(sext_ln66_fu_118_p1[7]),
        .O(out_pix_fu_127_p2_carry__0_i_1__0_n_3));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry__0_i_2__0
       (.I0(ret_9_reg_138[6]),
        .I1(ret_reg_133[6]),
        .I2(sext_ln66_fu_118_p1[6]),
        .O(out_pix_fu_127_p2_carry__0_i_2__0_n_3));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry__0_i_3__0
       (.I0(ret_9_reg_138[5]),
        .I1(ret_reg_133[5]),
        .I2(sext_ln66_fu_118_p1[5]),
        .O(out_pix_fu_127_p2_carry__0_i_3__0_n_3));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry__0_i_4__0
       (.I0(ret_9_reg_138[4]),
        .I1(ret_reg_133[4]),
        .I2(sext_ln66_fu_118_p1[4]),
        .O(out_pix_fu_127_p2_carry__0_i_4__0_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry__0_i_5__0
       (.I0(out_pix_fu_127_p2_carry__0_i_1__0_n_3),
        .I1(ret_9_reg_138[8]),
        .I2(ret_reg_133[8]),
        .I3(sext_ln66_fu_118_p1[8]),
        .O(out_pix_fu_127_p2_carry__0_i_5__0_n_3));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry__0_i_6__1
       (.I0(ret_9_reg_138[7]),
        .I1(ret_reg_133[7]),
        .I2(sext_ln66_fu_118_p1[7]),
        .I3(out_pix_fu_127_p2_carry__0_i_2__0_n_3),
        .O(out_pix_fu_127_p2_carry__0_i_6__1_n_3));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry__0_i_7__1
       (.I0(ret_9_reg_138[6]),
        .I1(ret_reg_133[6]),
        .I2(sext_ln66_fu_118_p1[6]),
        .I3(out_pix_fu_127_p2_carry__0_i_3__0_n_3),
        .O(out_pix_fu_127_p2_carry__0_i_7__1_n_3));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry__0_i_8__1
       (.I0(ret_9_reg_138[5]),
        .I1(ret_reg_133[5]),
        .I2(sext_ln66_fu_118_p1[5]),
        .I3(out_pix_fu_127_p2_carry__0_i_4__0_n_3),
        .O(out_pix_fu_127_p2_carry__0_i_8__1_n_3));
  CARRY4 out_pix_fu_127_p2_carry__1
       (.CI(out_pix_fu_127_p2_carry__0_n_3),
        .CO({NLW_out_pix_fu_127_p2_carry__1_CO_UNCONNECTED[3:1],out_pix_fu_127_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out_pix_fu_127_p2_carry__1_i_1_n_3}),
        .O({NLW_out_pix_fu_127_p2_carry__1_O_UNCONNECTED[3:2],D[10:9]}),
        .S({1'b0,1'b0,1'b1,out_pix_fu_127_p2_carry__1_i_2_n_3}));
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry__1_i_1
       (.I0(ret_9_reg_138[8]),
        .I1(ret_reg_133[8]),
        .I2(sext_ln66_fu_118_p1[8]),
        .O(out_pix_fu_127_p2_carry__1_i_1_n_3));
  LUT4 #(
    .INIT(16'h8E71)) 
    out_pix_fu_127_p2_carry__1_i_2
       (.I0(sext_ln66_fu_118_p1[8]),
        .I1(ret_reg_133[8]),
        .I2(ret_9_reg_138[8]),
        .I3(sext_ln66_fu_118_p1[9]),
        .O(out_pix_fu_127_p2_carry__1_i_2_n_3));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry_i_1__0
       (.I0(ret_9_reg_138[3]),
        .I1(ret_reg_133[3]),
        .I2(sext_ln66_fu_118_p1[3]),
        .O(out_pix_fu_127_p2_carry_i_1__0_n_3));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry_i_2__0
       (.I0(ret_9_reg_138[2]),
        .I1(ret_reg_133[2]),
        .I2(sext_ln66_fu_118_p1[2]),
        .O(out_pix_fu_127_p2_carry_i_2__0_n_3));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry_i_3__1
       (.I0(\ret_9_reg_138_reg[1]_0 [1]),
        .I1(\ret_reg_133_reg[1]_0 [1]),
        .I2(Q),
        .O(out_pix_fu_127_p2_carry_i_3__1_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    out_pix_fu_127_p2_carry_i_4__1
       (.I0(\ret_reg_133_reg[1]_0 [0]),
        .I1(\ret_9_reg_138_reg[1]_0 [0]),
        .O(\ret_reg_133_reg[0]_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry_i_5__1
       (.I0(ret_9_reg_138[4]),
        .I1(ret_reg_133[4]),
        .I2(sext_ln66_fu_118_p1[4]),
        .I3(out_pix_fu_127_p2_carry_i_1__0_n_3),
        .O(out_pix_fu_127_p2_carry_i_5__1_n_3));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry_i_6__1
       (.I0(ret_9_reg_138[3]),
        .I1(ret_reg_133[3]),
        .I2(sext_ln66_fu_118_p1[3]),
        .I3(out_pix_fu_127_p2_carry_i_2__0_n_3),
        .O(out_pix_fu_127_p2_carry_i_6__1_n_3));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry_i_7__0
       (.I0(ret_9_reg_138[2]),
        .I1(ret_reg_133[2]),
        .I2(sext_ln66_fu_118_p1[2]),
        .I3(out_pix_fu_127_p2_carry_i_3__1_n_3),
        .O(out_pix_fu_127_p2_carry_i_7__0_n_3));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry_i_8__0
       (.I0(\ret_9_reg_138_reg[1]_0 [1]),
        .I1(\ret_reg_133_reg[1]_0 [1]),
        .I2(Q),
        .I3(\ret_reg_133_reg[0]_0 ),
        .O(out_pix_fu_127_p2_carry_i_8__0_n_3));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ret_9_reg_138[3]_i_2 
       (.I0(\ret_9_reg_138_reg[7]_0 [3]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(\ret_9_reg_138_reg[7]_1 [3]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_297_p4[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ret_9_reg_138[3]_i_3 
       (.I0(\ret_9_reg_138_reg[7]_0 [2]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(\ret_9_reg_138_reg[7]_1 [2]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_297_p4[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ret_9_reg_138[3]_i_4 
       (.I0(\ret_9_reg_138_reg[7]_0 [1]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(\ret_9_reg_138_reg[7]_1 [1]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_297_p4[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ret_9_reg_138[3]_i_5 
       (.I0(\ret_9_reg_138_reg[7]_0 [0]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(\ret_9_reg_138_reg[7]_1 [0]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_297_p4[0]));
  LUT6 #(
    .INIT(64'h5A3333335ACCCCCC)) 
    \ret_9_reg_138[3]_i_6 
       (.I0(\ret_9_reg_138_reg[7]_1 [3]),
        .I1(\ret_9_reg_138_reg[7]_0 [3]),
        .I2(\ret_9_reg_138_reg[7]_2 [3]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\ret_9_reg_138_reg[7]_3 [3]),
        .O(\ret_9_reg_138[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h5A3333335ACCCCCC)) 
    \ret_9_reg_138[3]_i_7 
       (.I0(\ret_9_reg_138_reg[7]_1 [2]),
        .I1(\ret_9_reg_138_reg[7]_0 [2]),
        .I2(\ret_9_reg_138_reg[7]_2 [2]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\ret_9_reg_138_reg[7]_3 [2]),
        .O(\ret_9_reg_138[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h5A3333335ACCCCCC)) 
    \ret_9_reg_138[3]_i_8 
       (.I0(\ret_9_reg_138_reg[7]_1 [1]),
        .I1(\ret_9_reg_138_reg[7]_0 [1]),
        .I2(\ret_9_reg_138_reg[7]_2 [1]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\ret_9_reg_138_reg[7]_3 [1]),
        .O(\ret_9_reg_138[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h5A3333335ACCCCCC)) 
    \ret_9_reg_138[3]_i_9 
       (.I0(\ret_9_reg_138_reg[7]_1 [0]),
        .I1(\ret_9_reg_138_reg[7]_0 [0]),
        .I2(\ret_9_reg_138_reg[7]_2 [0]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\ret_9_reg_138_reg[7]_3 [0]),
        .O(\ret_9_reg_138[3]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ret_9_reg_138[7]_i_2 
       (.I0(\ret_9_reg_138_reg[7]_0 [7]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(\ret_9_reg_138_reg[7]_1 [7]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_297_p4[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ret_9_reg_138[7]_i_3 
       (.I0(\ret_9_reg_138_reg[7]_0 [6]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(\ret_9_reg_138_reg[7]_1 [6]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_297_p4[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ret_9_reg_138[7]_i_4 
       (.I0(\ret_9_reg_138_reg[7]_0 [5]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(\ret_9_reg_138_reg[7]_1 [5]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_297_p4[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \ret_9_reg_138[7]_i_5 
       (.I0(\ret_9_reg_138_reg[7]_0 [4]),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(\ret_9_reg_138_reg[7]_1 [4]),
        .O(ap_phi_mux_p_Val2_2_phi_fu_297_p4[4]));
  LUT6 #(
    .INIT(64'h5A3333335ACCCCCC)) 
    \ret_9_reg_138[7]_i_6 
       (.I0(\ret_9_reg_138_reg[7]_1 [7]),
        .I1(\ret_9_reg_138_reg[7]_0 [7]),
        .I2(\ret_9_reg_138_reg[7]_2 [7]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\ret_9_reg_138_reg[7]_3 [7]),
        .O(\ret_9_reg_138[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h5A3333335ACCCCCC)) 
    \ret_9_reg_138[7]_i_7 
       (.I0(\ret_9_reg_138_reg[7]_1 [6]),
        .I1(\ret_9_reg_138_reg[7]_0 [6]),
        .I2(\ret_9_reg_138_reg[7]_2 [6]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\ret_9_reg_138_reg[7]_3 [6]),
        .O(\ret_9_reg_138[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h5A3333335ACCCCCC)) 
    \ret_9_reg_138[7]_i_8 
       (.I0(\ret_9_reg_138_reg[7]_1 [5]),
        .I1(\ret_9_reg_138_reg[7]_0 [5]),
        .I2(\ret_9_reg_138_reg[7]_2 [5]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\ret_9_reg_138_reg[7]_3 [5]),
        .O(\ret_9_reg_138[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h5A3333335ACCCCCC)) 
    \ret_9_reg_138[7]_i_9 
       (.I0(\ret_9_reg_138_reg[7]_1 [4]),
        .I1(\ret_9_reg_138_reg[7]_0 [4]),
        .I2(\ret_9_reg_138_reg[7]_2 [4]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\ret_9_reg_138_reg[7]_3 [4]),
        .O(\ret_9_reg_138[7]_i_9_n_3 ));
  FDRE \ret_9_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_9_fu_100_p2[0]),
        .Q(\ret_9_reg_138_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \ret_9_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_9_fu_100_p2[1]),
        .Q(\ret_9_reg_138_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \ret_9_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_9_fu_100_p2[2]),
        .Q(ret_9_reg_138[2]),
        .R(1'b0));
  FDRE \ret_9_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_9_fu_100_p2[3]),
        .Q(ret_9_reg_138[3]),
        .R(1'b0));
  CARRY4 \ret_9_reg_138_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\ret_9_reg_138_reg[3]_i_1__0_n_3 ,\ret_9_reg_138_reg[3]_i_1__0_n_4 ,\ret_9_reg_138_reg[3]_i_1__0_n_5 ,\ret_9_reg_138_reg[3]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI(ap_phi_mux_p_Val2_2_phi_fu_297_p4[3:0]),
        .O(ret_9_fu_100_p2[3:0]),
        .S({\ret_9_reg_138[3]_i_6_n_3 ,\ret_9_reg_138[3]_i_7_n_3 ,\ret_9_reg_138[3]_i_8_n_3 ,\ret_9_reg_138[3]_i_9_n_3 }));
  FDRE \ret_9_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_9_fu_100_p2[4]),
        .Q(ret_9_reg_138[4]),
        .R(1'b0));
  FDRE \ret_9_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_9_fu_100_p2[5]),
        .Q(ret_9_reg_138[5]),
        .R(1'b0));
  FDRE \ret_9_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_9_fu_100_p2[6]),
        .Q(ret_9_reg_138[6]),
        .R(1'b0));
  FDRE \ret_9_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_9_fu_100_p2[7]),
        .Q(ret_9_reg_138[7]),
        .R(1'b0));
  CARRY4 \ret_9_reg_138_reg[7]_i_1__0 
       (.CI(\ret_9_reg_138_reg[3]_i_1__0_n_3 ),
        .CO({\ret_9_reg_138_reg[7]_i_1__0_n_3 ,\ret_9_reg_138_reg[7]_i_1__0_n_4 ,\ret_9_reg_138_reg[7]_i_1__0_n_5 ,\ret_9_reg_138_reg[7]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI(ap_phi_mux_p_Val2_2_phi_fu_297_p4[7:4]),
        .O(ret_9_fu_100_p2[7:4]),
        .S({\ret_9_reg_138[7]_i_6_n_3 ,\ret_9_reg_138[7]_i_7_n_3 ,\ret_9_reg_138[7]_i_8_n_3 ,\ret_9_reg_138[7]_i_9_n_3 }));
  FDRE \ret_9_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ret_9_fu_100_p2[8]),
        .Q(ret_9_reg_138[8]),
        .R(1'b0));
  CARRY4 \ret_9_reg_138_reg[8]_i_1__0 
       (.CI(\ret_9_reg_138_reg[7]_i_1__0_n_3 ),
        .CO({\NLW_ret_9_reg_138_reg[8]_i_1__0_CO_UNCONNECTED [3:1],ret_9_fu_100_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ret_9_reg_138_reg[8]_i_1__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \ret_reg_133[3]_i_2 
       (.I0(\ret_reg_133_reg[7]_0 [3]),
        .I1(tp_fu_102),
        .I2(\ret_reg_133_reg[7]_1 [3]),
        .I3(\ret_reg_133_reg[7]_2 [3]),
        .I4(DOBDO[3]),
        .I5(\ret_reg_133_reg[7]_3 ),
        .O(\tp_fu_102_reg[1] [3]));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \ret_reg_133[3]_i_3 
       (.I0(\ret_reg_133_reg[7]_0 [2]),
        .I1(tp_fu_102),
        .I2(\ret_reg_133_reg[7]_1 [2]),
        .I3(\ret_reg_133_reg[7]_2 [2]),
        .I4(DOBDO[2]),
        .I5(\ret_reg_133_reg[7]_3 ),
        .O(\tp_fu_102_reg[1] [2]));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \ret_reg_133[3]_i_4 
       (.I0(\ret_reg_133_reg[7]_0 [1]),
        .I1(tp_fu_102),
        .I2(\ret_reg_133_reg[7]_1 [1]),
        .I3(\ret_reg_133_reg[7]_2 [1]),
        .I4(DOBDO[1]),
        .I5(\ret_reg_133_reg[7]_3 ),
        .O(\tp_fu_102_reg[1] [1]));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \ret_reg_133[3]_i_5 
       (.I0(\ret_reg_133_reg[7]_0 [0]),
        .I1(tp_fu_102),
        .I2(\ret_reg_133_reg[7]_1 [0]),
        .I3(\ret_reg_133_reg[7]_2 [0]),
        .I4(DOBDO[0]),
        .I5(\ret_reg_133_reg[7]_3 ),
        .O(\tp_fu_102_reg[1] [0]));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \ret_reg_133[7]_i_2 
       (.I0(\ret_reg_133_reg[7]_0 [7]),
        .I1(tp_fu_102),
        .I2(\ret_reg_133_reg[7]_1 [7]),
        .I3(\ret_reg_133_reg[7]_2 [7]),
        .I4(DOBDO[7]),
        .I5(\ret_reg_133_reg[7]_3 ),
        .O(\tp_fu_102_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \ret_reg_133[7]_i_3 
       (.I0(\ret_reg_133_reg[7]_0 [6]),
        .I1(tp_fu_102),
        .I2(\ret_reg_133_reg[7]_1 [6]),
        .I3(\ret_reg_133_reg[7]_2 [6]),
        .I4(DOBDO[6]),
        .I5(\ret_reg_133_reg[7]_3 ),
        .O(\tp_fu_102_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \ret_reg_133[7]_i_4 
       (.I0(\ret_reg_133_reg[7]_0 [5]),
        .I1(tp_fu_102),
        .I2(\ret_reg_133_reg[7]_1 [5]),
        .I3(\ret_reg_133_reg[7]_2 [5]),
        .I4(DOBDO[5]),
        .I5(\ret_reg_133_reg[7]_3 ),
        .O(\tp_fu_102_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \ret_reg_133[7]_i_5 
       (.I0(\ret_reg_133_reg[7]_0 [4]),
        .I1(tp_fu_102),
        .I2(\ret_reg_133_reg[7]_1 [4]),
        .I3(\ret_reg_133_reg[7]_2 [4]),
        .I4(DOBDO[4]),
        .I5(\ret_reg_133_reg[7]_3 ),
        .O(\tp_fu_102_reg[1]_0 [0]));
  FDRE \ret_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [0]),
        .Q(\ret_reg_133_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \ret_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [1]),
        .Q(\ret_reg_133_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \ret_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [2]),
        .Q(ret_reg_133[2]),
        .R(1'b0));
  FDRE \ret_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [3]),
        .Q(ret_reg_133[3]),
        .R(1'b0));
  FDRE \ret_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [4]),
        .Q(ret_reg_133[4]),
        .R(1'b0));
  FDRE \ret_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [5]),
        .Q(ret_reg_133[5]),
        .R(1'b0));
  FDRE \ret_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [6]),
        .Q(ret_reg_133[6]),
        .R(1'b0));
  FDRE \ret_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [7]),
        .Q(ret_reg_133[7]),
        .R(1'b0));
  FDRE \ret_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [8]),
        .Q(ret_reg_133[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFGradientY3x3_0_3_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFGradientY3x3_0_3_s
   (D,
    Q,
    \out_pix_3_reg_143_reg[8]_0 ,
    \ret_reg_133_reg[7]_0 ,
    ap_clk,
    \ret_8_reg_138_reg[7]_0 ,
    \ap_return_int_reg_reg[10]_0 );
  output [10:0]D;
  input [7:0]Q;
  input [7:0]\out_pix_3_reg_143_reg[8]_0 ;
  input [7:0]\ret_reg_133_reg[7]_0 ;
  input ap_clk;
  input [7:0]\ret_8_reg_138_reg[7]_0 ;
  input \ap_return_int_reg_reg[10]_0 ;

  wire [10:0]D;
  wire [7:0]Q;
  wire ap_clk;
  wire \ap_return_int_reg[0]_i_1_n_3 ;
  wire \ap_return_int_reg[1]_i_1_n_3 ;
  wire \ap_return_int_reg_reg[10]_0 ;
  wire \ap_return_int_reg_reg_n_3_[0] ;
  wire \ap_return_int_reg_reg_n_3_[10] ;
  wire \ap_return_int_reg_reg_n_3_[1] ;
  wire \ap_return_int_reg_reg_n_3_[2] ;
  wire \ap_return_int_reg_reg_n_3_[3] ;
  wire \ap_return_int_reg_reg_n_3_[4] ;
  wire \ap_return_int_reg_reg_n_3_[5] ;
  wire \ap_return_int_reg_reg_n_3_[6] ;
  wire \ap_return_int_reg_reg_n_3_[7] ;
  wire \ap_return_int_reg_reg_n_3_[8] ;
  wire \ap_return_int_reg_reg_n_3_[9] ;
  wire out_pix_3_fu_106_p2_carry__0_i_1__0_n_3;
  wire out_pix_3_fu_106_p2_carry__0_i_2__0_n_3;
  wire out_pix_3_fu_106_p2_carry__0_i_3__0_n_3;
  wire out_pix_3_fu_106_p2_carry__0_i_4__0_n_3;
  wire out_pix_3_fu_106_p2_carry__0_i_5_n_3;
  wire out_pix_3_fu_106_p2_carry__0_i_6_n_3;
  wire out_pix_3_fu_106_p2_carry__0_i_7_n_3;
  wire out_pix_3_fu_106_p2_carry__0_i_8_n_3;
  wire out_pix_3_fu_106_p2_carry__0_n_10;
  wire out_pix_3_fu_106_p2_carry__0_n_3;
  wire out_pix_3_fu_106_p2_carry__0_n_4;
  wire out_pix_3_fu_106_p2_carry__0_n_5;
  wire out_pix_3_fu_106_p2_carry__0_n_6;
  wire out_pix_3_fu_106_p2_carry__0_n_7;
  wire out_pix_3_fu_106_p2_carry__0_n_8;
  wire out_pix_3_fu_106_p2_carry__0_n_9;
  wire out_pix_3_fu_106_p2_carry__1_i_1__0_n_3;
  wire out_pix_3_fu_106_p2_carry__1_n_10;
  wire out_pix_3_fu_106_p2_carry_i_1__0_n_3;
  wire out_pix_3_fu_106_p2_carry_i_2__0_n_3;
  wire out_pix_3_fu_106_p2_carry_i_3__0_n_3;
  wire out_pix_3_fu_106_p2_carry_i_4_n_3;
  wire out_pix_3_fu_106_p2_carry_i_5_n_3;
  wire out_pix_3_fu_106_p2_carry_i_6_n_3;
  wire out_pix_3_fu_106_p2_carry_i_7__0_n_3;
  wire out_pix_3_fu_106_p2_carry_n_10;
  wire out_pix_3_fu_106_p2_carry_n_3;
  wire out_pix_3_fu_106_p2_carry_n_4;
  wire out_pix_3_fu_106_p2_carry_n_5;
  wire out_pix_3_fu_106_p2_carry_n_6;
  wire out_pix_3_fu_106_p2_carry_n_7;
  wire out_pix_3_fu_106_p2_carry_n_8;
  wire out_pix_3_fu_106_p2_carry_n_9;
  wire [7:0]\out_pix_3_reg_143_reg[8]_0 ;
  wire \out_pix_3_reg_143_reg_n_3_[1] ;
  wire \out_pix_3_reg_143_reg_n_3_[2] ;
  wire \out_pix_3_reg_143_reg_n_3_[3] ;
  wire \out_pix_3_reg_143_reg_n_3_[4] ;
  wire \out_pix_3_reg_143_reg_n_3_[5] ;
  wire \out_pix_3_reg_143_reg_n_3_[6] ;
  wire \out_pix_3_reg_143_reg_n_3_[7] ;
  wire \out_pix_3_reg_143_reg_n_3_[8] ;
  wire \out_pix_3_reg_143_reg_n_3_[9] ;
  wire out_pix_fu_127_p2_carry__0_i_1_n_3;
  wire out_pix_fu_127_p2_carry__0_i_2_n_3;
  wire out_pix_fu_127_p2_carry__0_i_3_n_3;
  wire out_pix_fu_127_p2_carry__0_i_4_n_3;
  wire out_pix_fu_127_p2_carry__0_i_5__2_n_3;
  wire out_pix_fu_127_p2_carry__0_i_6__0_n_3;
  wire out_pix_fu_127_p2_carry__0_i_7__0_n_3;
  wire out_pix_fu_127_p2_carry__0_i_8__0_n_3;
  wire out_pix_fu_127_p2_carry__0_n_10;
  wire out_pix_fu_127_p2_carry__0_n_3;
  wire out_pix_fu_127_p2_carry__0_n_4;
  wire out_pix_fu_127_p2_carry__0_n_5;
  wire out_pix_fu_127_p2_carry__0_n_6;
  wire out_pix_fu_127_p2_carry__0_n_7;
  wire out_pix_fu_127_p2_carry__0_n_8;
  wire out_pix_fu_127_p2_carry__0_n_9;
  wire out_pix_fu_127_p2_carry__1_i_1__1_n_3;
  wire out_pix_fu_127_p2_carry__1_n_10;
  wire out_pix_fu_127_p2_carry__1_n_6;
  wire out_pix_fu_127_p2_carry__1_n_9;
  wire out_pix_fu_127_p2_carry_i_1_n_3;
  wire out_pix_fu_127_p2_carry_i_2_n_3;
  wire out_pix_fu_127_p2_carry_i_3__0_n_3;
  wire out_pix_fu_127_p2_carry_i_4__0_n_3;
  wire out_pix_fu_127_p2_carry_i_5__0_n_3;
  wire out_pix_fu_127_p2_carry_i_6__0_n_3;
  wire out_pix_fu_127_p2_carry_i_7_n_3;
  wire out_pix_fu_127_p2_carry_i_8_n_3;
  wire out_pix_fu_127_p2_carry_n_3;
  wire out_pix_fu_127_p2_carry_n_4;
  wire out_pix_fu_127_p2_carry_n_5;
  wire out_pix_fu_127_p2_carry_n_6;
  wire out_pix_fu_127_p2_carry_n_7;
  wire out_pix_fu_127_p2_carry_n_8;
  wire out_pix_fu_127_p2_carry_n_9;
  wire [7:0]\ret_8_reg_138_reg[7]_0 ;
  wire \ret_8_reg_138_reg_n_3_[0] ;
  wire \ret_8_reg_138_reg_n_3_[1] ;
  wire \ret_8_reg_138_reg_n_3_[2] ;
  wire \ret_8_reg_138_reg_n_3_[3] ;
  wire \ret_8_reg_138_reg_n_3_[4] ;
  wire \ret_8_reg_138_reg_n_3_[5] ;
  wire \ret_8_reg_138_reg_n_3_[6] ;
  wire \ret_8_reg_138_reg_n_3_[7] ;
  wire [7:0]\ret_reg_133_reg[7]_0 ;
  wire \ret_reg_133_reg_n_3_[0] ;
  wire \ret_reg_133_reg_n_3_[1] ;
  wire \ret_reg_133_reg_n_3_[2] ;
  wire \ret_reg_133_reg_n_3_[3] ;
  wire \ret_reg_133_reg_n_3_[4] ;
  wire \ret_reg_133_reg_n_3_[5] ;
  wire \ret_reg_133_reg_n_3_[6] ;
  wire \ret_reg_133_reg_n_3_[7] ;
  wire [3:0]NLW_out_pix_3_fu_106_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_out_pix_3_fu_106_p2_carry__1_O_UNCONNECTED;
  wire [0:0]NLW_out_pix_fu_127_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_127_p2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_fu_127_p2_carry__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ap_return_int_reg[0]_i_1 
       (.I0(\ret_reg_133_reg_n_3_[0] ),
        .I1(\ret_8_reg_138_reg_n_3_[0] ),
        .O(\ap_return_int_reg[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \ap_return_int_reg[1]_i_1 
       (.I0(out_pix_fu_127_p2_carry_i_4__0_n_3),
        .I1(\ret_8_reg_138_reg_n_3_[1] ),
        .I2(\ret_reg_133_reg_n_3_[1] ),
        .I3(\out_pix_3_reg_143_reg_n_3_[1] ),
        .O(\ap_return_int_reg[1]_i_1_n_3 ));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[10]_0 ),
        .D(\ap_return_int_reg[0]_i_1_n_3 ),
        .Q(\ap_return_int_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[10]_0 ),
        .D(out_pix_fu_127_p2_carry__1_n_9),
        .Q(\ap_return_int_reg_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[10]_0 ),
        .D(\ap_return_int_reg[1]_i_1_n_3 ),
        .Q(\ap_return_int_reg_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[10]_0 ),
        .D(out_pix_fu_127_p2_carry_n_9),
        .Q(\ap_return_int_reg_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[10]_0 ),
        .D(out_pix_fu_127_p2_carry_n_8),
        .Q(\ap_return_int_reg_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[10]_0 ),
        .D(out_pix_fu_127_p2_carry_n_7),
        .Q(\ap_return_int_reg_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[10]_0 ),
        .D(out_pix_fu_127_p2_carry__0_n_10),
        .Q(\ap_return_int_reg_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[10]_0 ),
        .D(out_pix_fu_127_p2_carry__0_n_9),
        .Q(\ap_return_int_reg_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[10]_0 ),
        .D(out_pix_fu_127_p2_carry__0_n_8),
        .Q(\ap_return_int_reg_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[10]_0 ),
        .D(out_pix_fu_127_p2_carry__0_n_7),
        .Q(\ap_return_int_reg_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_int_reg_reg[10]_0 ),
        .D(out_pix_fu_127_p2_carry__1_n_10),
        .Q(\ap_return_int_reg_reg_n_3_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_3_fu_106_p2_carry
       (.CI(1'b0),
        .CO({out_pix_3_fu_106_p2_carry_n_3,out_pix_3_fu_106_p2_carry_n_4,out_pix_3_fu_106_p2_carry_n_5,out_pix_3_fu_106_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({out_pix_3_fu_106_p2_carry_i_1__0_n_3,out_pix_3_fu_106_p2_carry_i_2__0_n_3,out_pix_3_fu_106_p2_carry_i_3__0_n_3,1'b0}),
        .O({out_pix_3_fu_106_p2_carry_n_7,out_pix_3_fu_106_p2_carry_n_8,out_pix_3_fu_106_p2_carry_n_9,out_pix_3_fu_106_p2_carry_n_10}),
        .S({out_pix_3_fu_106_p2_carry_i_4_n_3,out_pix_3_fu_106_p2_carry_i_5_n_3,out_pix_3_fu_106_p2_carry_i_6_n_3,out_pix_3_fu_106_p2_carry_i_7__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_3_fu_106_p2_carry__0
       (.CI(out_pix_3_fu_106_p2_carry_n_3),
        .CO({out_pix_3_fu_106_p2_carry__0_n_3,out_pix_3_fu_106_p2_carry__0_n_4,out_pix_3_fu_106_p2_carry__0_n_5,out_pix_3_fu_106_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({out_pix_3_fu_106_p2_carry__0_i_1__0_n_3,out_pix_3_fu_106_p2_carry__0_i_2__0_n_3,out_pix_3_fu_106_p2_carry__0_i_3__0_n_3,out_pix_3_fu_106_p2_carry__0_i_4__0_n_3}),
        .O({out_pix_3_fu_106_p2_carry__0_n_7,out_pix_3_fu_106_p2_carry__0_n_8,out_pix_3_fu_106_p2_carry__0_n_9,out_pix_3_fu_106_p2_carry__0_n_10}),
        .S({out_pix_3_fu_106_p2_carry__0_i_5_n_3,out_pix_3_fu_106_p2_carry__0_i_6_n_3,out_pix_3_fu_106_p2_carry__0_i_7_n_3,out_pix_3_fu_106_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_3_fu_106_p2_carry__0_i_1__0
       (.I0(Q[6]),
        .I1(\out_pix_3_reg_143_reg[8]_0 [6]),
        .O(out_pix_3_fu_106_p2_carry__0_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_3_fu_106_p2_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(\out_pix_3_reg_143_reg[8]_0 [5]),
        .O(out_pix_3_fu_106_p2_carry__0_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_3_fu_106_p2_carry__0_i_3__0
       (.I0(Q[4]),
        .I1(\out_pix_3_reg_143_reg[8]_0 [4]),
        .O(out_pix_3_fu_106_p2_carry__0_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_3_fu_106_p2_carry__0_i_4__0
       (.I0(Q[3]),
        .I1(\out_pix_3_reg_143_reg[8]_0 [3]),
        .O(out_pix_3_fu_106_p2_carry__0_i_4__0_n_3));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_3_fu_106_p2_carry__0_i_5
       (.I0(\out_pix_3_reg_143_reg[8]_0 [6]),
        .I1(Q[6]),
        .I2(\out_pix_3_reg_143_reg[8]_0 [7]),
        .I3(Q[7]),
        .O(out_pix_3_fu_106_p2_carry__0_i_5_n_3));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_3_fu_106_p2_carry__0_i_6
       (.I0(\out_pix_3_reg_143_reg[8]_0 [5]),
        .I1(Q[5]),
        .I2(\out_pix_3_reg_143_reg[8]_0 [6]),
        .I3(Q[6]),
        .O(out_pix_3_fu_106_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_3_fu_106_p2_carry__0_i_7
       (.I0(\out_pix_3_reg_143_reg[8]_0 [4]),
        .I1(Q[4]),
        .I2(\out_pix_3_reg_143_reg[8]_0 [5]),
        .I3(Q[5]),
        .O(out_pix_3_fu_106_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_3_fu_106_p2_carry__0_i_8
       (.I0(\out_pix_3_reg_143_reg[8]_0 [3]),
        .I1(Q[3]),
        .I2(\out_pix_3_reg_143_reg[8]_0 [4]),
        .I3(Q[4]),
        .O(out_pix_3_fu_106_p2_carry__0_i_8_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_3_fu_106_p2_carry__1
       (.CI(out_pix_3_fu_106_p2_carry__0_n_3),
        .CO(NLW_out_pix_3_fu_106_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_3_fu_106_p2_carry__1_O_UNCONNECTED[3:1],out_pix_3_fu_106_p2_carry__1_n_10}),
        .S({1'b0,1'b0,1'b0,out_pix_3_fu_106_p2_carry__1_i_1__0_n_3}));
  LUT2 #(
    .INIT(4'hB)) 
    out_pix_3_fu_106_p2_carry__1_i_1__0
       (.I0(\out_pix_3_reg_143_reg[8]_0 [7]),
        .I1(Q[7]),
        .O(out_pix_3_fu_106_p2_carry__1_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_3_fu_106_p2_carry_i_1__0
       (.I0(Q[2]),
        .I1(\out_pix_3_reg_143_reg[8]_0 [2]),
        .O(out_pix_3_fu_106_p2_carry_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    out_pix_3_fu_106_p2_carry_i_2__0
       (.I0(Q[1]),
        .I1(\out_pix_3_reg_143_reg[8]_0 [1]),
        .O(out_pix_3_fu_106_p2_carry_i_2__0_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    out_pix_3_fu_106_p2_carry_i_3__0
       (.I0(Q[0]),
        .I1(\out_pix_3_reg_143_reg[8]_0 [0]),
        .O(out_pix_3_fu_106_p2_carry_i_3__0_n_3));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_3_fu_106_p2_carry_i_4
       (.I0(\out_pix_3_reg_143_reg[8]_0 [2]),
        .I1(Q[2]),
        .I2(\out_pix_3_reg_143_reg[8]_0 [3]),
        .I3(Q[3]),
        .O(out_pix_3_fu_106_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'hB44B)) 
    out_pix_3_fu_106_p2_carry_i_5
       (.I0(\out_pix_3_reg_143_reg[8]_0 [1]),
        .I1(Q[1]),
        .I2(\out_pix_3_reg_143_reg[8]_0 [2]),
        .I3(Q[2]),
        .O(out_pix_3_fu_106_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h2DD2)) 
    out_pix_3_fu_106_p2_carry_i_6
       (.I0(\out_pix_3_reg_143_reg[8]_0 [0]),
        .I1(Q[0]),
        .I2(\out_pix_3_reg_143_reg[8]_0 [1]),
        .I3(Q[1]),
        .O(out_pix_3_fu_106_p2_carry_i_6_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    out_pix_3_fu_106_p2_carry_i_7__0
       (.I0(Q[0]),
        .I1(\out_pix_3_reg_143_reg[8]_0 [0]),
        .O(out_pix_3_fu_106_p2_carry_i_7__0_n_3));
  FDRE \out_pix_3_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2_carry_n_10),
        .Q(\out_pix_3_reg_143_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2_carry_n_9),
        .Q(\out_pix_3_reg_143_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2_carry_n_8),
        .Q(\out_pix_3_reg_143_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2_carry_n_7),
        .Q(\out_pix_3_reg_143_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2_carry__0_n_10),
        .Q(\out_pix_3_reg_143_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2_carry__0_n_9),
        .Q(\out_pix_3_reg_143_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2_carry__0_n_8),
        .Q(\out_pix_3_reg_143_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2_carry__0_n_7),
        .Q(\out_pix_3_reg_143_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2_carry__1_n_10),
        .Q(\out_pix_3_reg_143_reg_n_3_[9] ),
        .R(1'b0));
  CARRY4 out_pix_fu_127_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_127_p2_carry_n_3,out_pix_fu_127_p2_carry_n_4,out_pix_fu_127_p2_carry_n_5,out_pix_fu_127_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_127_p2_carry_i_1_n_3,out_pix_fu_127_p2_carry_i_2_n_3,out_pix_fu_127_p2_carry_i_3__0_n_3,out_pix_fu_127_p2_carry_i_4__0_n_3}),
        .O({out_pix_fu_127_p2_carry_n_7,out_pix_fu_127_p2_carry_n_8,out_pix_fu_127_p2_carry_n_9,NLW_out_pix_fu_127_p2_carry_O_UNCONNECTED[0]}),
        .S({out_pix_fu_127_p2_carry_i_5__0_n_3,out_pix_fu_127_p2_carry_i_6__0_n_3,out_pix_fu_127_p2_carry_i_7_n_3,out_pix_fu_127_p2_carry_i_8_n_3}));
  CARRY4 out_pix_fu_127_p2_carry__0
       (.CI(out_pix_fu_127_p2_carry_n_3),
        .CO({out_pix_fu_127_p2_carry__0_n_3,out_pix_fu_127_p2_carry__0_n_4,out_pix_fu_127_p2_carry__0_n_5,out_pix_fu_127_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_127_p2_carry__0_i_1_n_3,out_pix_fu_127_p2_carry__0_i_2_n_3,out_pix_fu_127_p2_carry__0_i_3_n_3,out_pix_fu_127_p2_carry__0_i_4_n_3}),
        .O({out_pix_fu_127_p2_carry__0_n_7,out_pix_fu_127_p2_carry__0_n_8,out_pix_fu_127_p2_carry__0_n_9,out_pix_fu_127_p2_carry__0_n_10}),
        .S({out_pix_fu_127_p2_carry__0_i_5__2_n_3,out_pix_fu_127_p2_carry__0_i_6__0_n_3,out_pix_fu_127_p2_carry__0_i_7__0_n_3,out_pix_fu_127_p2_carry__0_i_8__0_n_3}));
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry__0_i_1
       (.I0(\ret_8_reg_138_reg_n_3_[7] ),
        .I1(\ret_reg_133_reg_n_3_[7] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[7] ),
        .O(out_pix_fu_127_p2_carry__0_i_1_n_3));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry__0_i_2
       (.I0(\ret_8_reg_138_reg_n_3_[6] ),
        .I1(\ret_reg_133_reg_n_3_[6] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[6] ),
        .O(out_pix_fu_127_p2_carry__0_i_2_n_3));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry__0_i_3
       (.I0(\ret_8_reg_138_reg_n_3_[5] ),
        .I1(\ret_reg_133_reg_n_3_[5] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[5] ),
        .O(out_pix_fu_127_p2_carry__0_i_3_n_3));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry__0_i_4
       (.I0(\ret_8_reg_138_reg_n_3_[4] ),
        .I1(\ret_reg_133_reg_n_3_[4] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[4] ),
        .O(out_pix_fu_127_p2_carry__0_i_4_n_3));
  LUT4 #(
    .INIT(16'h8E71)) 
    out_pix_fu_127_p2_carry__0_i_5__2
       (.I0(\out_pix_3_reg_143_reg_n_3_[7] ),
        .I1(\ret_reg_133_reg_n_3_[7] ),
        .I2(\ret_8_reg_138_reg_n_3_[7] ),
        .I3(\out_pix_3_reg_143_reg_n_3_[8] ),
        .O(out_pix_fu_127_p2_carry__0_i_5__2_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry__0_i_6__0
       (.I0(out_pix_fu_127_p2_carry__0_i_2_n_3),
        .I1(\ret_8_reg_138_reg_n_3_[7] ),
        .I2(\ret_reg_133_reg_n_3_[7] ),
        .I3(\out_pix_3_reg_143_reg_n_3_[7] ),
        .O(out_pix_fu_127_p2_carry__0_i_6__0_n_3));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry__0_i_7__0
       (.I0(\ret_8_reg_138_reg_n_3_[6] ),
        .I1(\ret_reg_133_reg_n_3_[6] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[6] ),
        .I3(out_pix_fu_127_p2_carry__0_i_3_n_3),
        .O(out_pix_fu_127_p2_carry__0_i_7__0_n_3));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry__0_i_8__0
       (.I0(\ret_8_reg_138_reg_n_3_[5] ),
        .I1(\ret_reg_133_reg_n_3_[5] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[5] ),
        .I3(out_pix_fu_127_p2_carry__0_i_4_n_3),
        .O(out_pix_fu_127_p2_carry__0_i_8__0_n_3));
  CARRY4 out_pix_fu_127_p2_carry__1
       (.CI(out_pix_fu_127_p2_carry__0_n_3),
        .CO({NLW_out_pix_fu_127_p2_carry__1_CO_UNCONNECTED[3:1],out_pix_fu_127_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\out_pix_3_reg_143_reg_n_3_[8] }),
        .O({NLW_out_pix_fu_127_p2_carry__1_O_UNCONNECTED[3:2],out_pix_fu_127_p2_carry__1_n_9,out_pix_fu_127_p2_carry__1_n_10}),
        .S({1'b0,1'b0,1'b1,out_pix_fu_127_p2_carry__1_i_1__1_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    out_pix_fu_127_p2_carry__1_i_1__1
       (.I0(\out_pix_3_reg_143_reg_n_3_[8] ),
        .I1(\out_pix_3_reg_143_reg_n_3_[9] ),
        .O(out_pix_fu_127_p2_carry__1_i_1__1_n_3));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry_i_1
       (.I0(\ret_8_reg_138_reg_n_3_[3] ),
        .I1(\ret_reg_133_reg_n_3_[3] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[3] ),
        .O(out_pix_fu_127_p2_carry_i_1_n_3));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry_i_2
       (.I0(\ret_8_reg_138_reg_n_3_[2] ),
        .I1(\ret_reg_133_reg_n_3_[2] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[2] ),
        .O(out_pix_fu_127_p2_carry_i_2_n_3));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry_i_3__0
       (.I0(\ret_8_reg_138_reg_n_3_[1] ),
        .I1(\ret_reg_133_reg_n_3_[1] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[1] ),
        .O(out_pix_fu_127_p2_carry_i_3__0_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    out_pix_fu_127_p2_carry_i_4__0
       (.I0(\ret_reg_133_reg_n_3_[0] ),
        .I1(\ret_8_reg_138_reg_n_3_[0] ),
        .O(out_pix_fu_127_p2_carry_i_4__0_n_3));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry_i_5__0
       (.I0(\ret_8_reg_138_reg_n_3_[4] ),
        .I1(\ret_reg_133_reg_n_3_[4] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[4] ),
        .I3(out_pix_fu_127_p2_carry_i_1_n_3),
        .O(out_pix_fu_127_p2_carry_i_5__0_n_3));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry_i_6__0
       (.I0(\ret_8_reg_138_reg_n_3_[3] ),
        .I1(\ret_reg_133_reg_n_3_[3] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[3] ),
        .I3(out_pix_fu_127_p2_carry_i_2_n_3),
        .O(out_pix_fu_127_p2_carry_i_6__0_n_3));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry_i_7
       (.I0(\ret_8_reg_138_reg_n_3_[2] ),
        .I1(\ret_reg_133_reg_n_3_[2] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[2] ),
        .I3(out_pix_fu_127_p2_carry_i_3__0_n_3),
        .O(out_pix_fu_127_p2_carry_i_7_n_3));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry_i_8
       (.I0(\ret_8_reg_138_reg_n_3_[1] ),
        .I1(\ret_reg_133_reg_n_3_[1] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[1] ),
        .I3(out_pix_fu_127_p2_carry_i_4__0_n_3),
        .O(out_pix_fu_127_p2_carry_i_8_n_3));
  FDRE \ret_8_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[7]_0 [0]),
        .Q(\ret_8_reg_138_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[7]_0 [1]),
        .Q(\ret_8_reg_138_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[7]_0 [2]),
        .Q(\ret_8_reg_138_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[7]_0 [3]),
        .Q(\ret_8_reg_138_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[7]_0 [4]),
        .Q(\ret_8_reg_138_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[7]_0 [5]),
        .Q(\ret_8_reg_138_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[7]_0 [6]),
        .Q(\ret_8_reg_138_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[7]_0 [7]),
        .Q(\ret_8_reg_138_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \ret_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[7]_0 [0]),
        .Q(\ret_reg_133_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ret_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[7]_0 [1]),
        .Q(\ret_reg_133_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \ret_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[7]_0 [2]),
        .Q(\ret_reg_133_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \ret_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[7]_0 [3]),
        .Q(\ret_reg_133_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \ret_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[7]_0 [4]),
        .Q(\ret_reg_133_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \ret_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[7]_0 [5]),
        .Q(\ret_reg_133_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \ret_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[7]_0 [6]),
        .Q(\ret_reg_133_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \ret_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[7]_0 [7]),
        .Q(\ret_reg_133_reg_n_3_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h66F0)) 
    \tmp_1_reg_846[0]_i_1 
       (.I0(\ret_8_reg_138_reg_n_3_[0] ),
        .I1(\ret_reg_133_reg_n_3_[0] ),
        .I2(\ap_return_int_reg_reg_n_3_[0] ),
        .I3(\ap_return_int_reg_reg[10]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_1_reg_846[10]_i_1 
       (.I0(out_pix_fu_127_p2_carry__1_n_9),
        .I1(\ap_return_int_reg_reg_n_3_[10] ),
        .I2(\ap_return_int_reg_reg[10]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h96699669FFFF0000)) 
    \tmp_1_reg_846[1]_i_1 
       (.I0(out_pix_fu_127_p2_carry_i_4__0_n_3),
        .I1(\ret_8_reg_138_reg_n_3_[1] ),
        .I2(\ret_reg_133_reg_n_3_[1] ),
        .I3(\out_pix_3_reg_143_reg_n_3_[1] ),
        .I4(\ap_return_int_reg_reg_n_3_[1] ),
        .I5(\ap_return_int_reg_reg[10]_0 ),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_1_reg_846[2]_i_1 
       (.I0(out_pix_fu_127_p2_carry_n_9),
        .I1(\ap_return_int_reg_reg_n_3_[2] ),
        .I2(\ap_return_int_reg_reg[10]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_1_reg_846[3]_i_1 
       (.I0(out_pix_fu_127_p2_carry_n_8),
        .I1(\ap_return_int_reg_reg_n_3_[3] ),
        .I2(\ap_return_int_reg_reg[10]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_1_reg_846[4]_i_1 
       (.I0(out_pix_fu_127_p2_carry_n_7),
        .I1(\ap_return_int_reg_reg_n_3_[4] ),
        .I2(\ap_return_int_reg_reg[10]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_1_reg_846[5]_i_1 
       (.I0(out_pix_fu_127_p2_carry__0_n_10),
        .I1(\ap_return_int_reg_reg_n_3_[5] ),
        .I2(\ap_return_int_reg_reg[10]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_1_reg_846[6]_i_1 
       (.I0(out_pix_fu_127_p2_carry__0_n_9),
        .I1(\ap_return_int_reg_reg_n_3_[6] ),
        .I2(\ap_return_int_reg_reg[10]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_1_reg_846[7]_i_1 
       (.I0(out_pix_fu_127_p2_carry__0_n_8),
        .I1(\ap_return_int_reg_reg_n_3_[7] ),
        .I2(\ap_return_int_reg_reg[10]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_1_reg_846[8]_i_1 
       (.I0(out_pix_fu_127_p2_carry__0_n_7),
        .I1(\ap_return_int_reg_reg_n_3_[8] ),
        .I2(\ap_return_int_reg_reg[10]_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_1_reg_846[9]_i_1 
       (.I0(out_pix_fu_127_p2_carry__1_n_10),
        .I1(\ap_return_int_reg_reg_n_3_[9] ),
        .I2(\ap_return_int_reg_reg[10]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFGradientY3x3_0_3_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFGradientY3x3_0_3_s_119
   (D,
    \ret_reg_133_reg[0]_0 ,
    Q,
    \ret_reg_133_reg[1]_0 ,
    \out_pix_3_reg_143_reg[1]_0 ,
    \src_buf3_V_0_reg_317_reg[3] ,
    \src_buf3_V_0_reg_317_reg[7] ,
    \src_buf1_V_0_reg_330_reg[3] ,
    \src_buf1_V_0_reg_330_reg[7] ,
    \out_pix_3_reg_143_reg[9]_0 ,
    \out_pix_3_reg_143_reg[9]_1 ,
    \out_pix_3_reg_143_reg[9]_2 ,
    icmp_ln878_2_reg_756_pp1_iter5_reg,
    ap_enable_reg_pp1_iter6,
    \out_pix_3_reg_143_reg[9]_3 ,
    \ret_reg_133_reg[8]_0 ,
    ap_clk,
    \ret_8_reg_138_reg[8]_0 ,
    \ret_reg_133_reg[7]_0 ,
    \ret_reg_133_reg[7]_1 ,
    \ret_8_reg_138_reg[7]_0 ,
    \ret_8_reg_138_reg[7]_1 );
  output [10:0]D;
  output \ret_reg_133_reg[0]_0 ;
  output [1:0]Q;
  output [1:0]\ret_reg_133_reg[1]_0 ;
  output [0:0]\out_pix_3_reg_143_reg[1]_0 ;
  output [3:0]\src_buf3_V_0_reg_317_reg[3] ;
  output [3:0]\src_buf3_V_0_reg_317_reg[7] ;
  output [3:0]\src_buf1_V_0_reg_330_reg[3] ;
  output [3:0]\src_buf1_V_0_reg_330_reg[7] ;
  input [7:0]\out_pix_3_reg_143_reg[9]_0 ;
  input [7:0]\out_pix_3_reg_143_reg[9]_1 ;
  input [7:0]\out_pix_3_reg_143_reg[9]_2 ;
  input icmp_ln878_2_reg_756_pp1_iter5_reg;
  input ap_enable_reg_pp1_iter6;
  input [7:0]\out_pix_3_reg_143_reg[9]_3 ;
  input [8:0]\ret_reg_133_reg[8]_0 ;
  input ap_clk;
  input [8:0]\ret_8_reg_138_reg[8]_0 ;
  input [7:0]\ret_reg_133_reg[7]_0 ;
  input [7:0]\ret_reg_133_reg[7]_1 ;
  input [7:0]\ret_8_reg_138_reg[7]_0 ;
  input [7:0]\ret_8_reg_138_reg[7]_1 ;

  wire [10:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter6;
  wire icmp_ln878_2_reg_756_pp1_iter5_reg;
  wire [9:1]out_pix_3_fu_106_p2;
  wire out_pix_3_fu_106_p2_carry__0_i_1_n_3;
  wire out_pix_3_fu_106_p2_carry__0_i_2_n_3;
  wire out_pix_3_fu_106_p2_carry__0_i_3_n_3;
  wire out_pix_3_fu_106_p2_carry__0_i_4_n_3;
  wire out_pix_3_fu_106_p2_carry__0_i_5__0_n_3;
  wire out_pix_3_fu_106_p2_carry__0_i_6__0_n_3;
  wire out_pix_3_fu_106_p2_carry__0_i_7__0_n_3;
  wire out_pix_3_fu_106_p2_carry__0_i_8__0_n_3;
  wire out_pix_3_fu_106_p2_carry__0_n_3;
  wire out_pix_3_fu_106_p2_carry__0_n_4;
  wire out_pix_3_fu_106_p2_carry__0_n_5;
  wire out_pix_3_fu_106_p2_carry__0_n_6;
  wire out_pix_3_fu_106_p2_carry__1_i_1_n_3;
  wire out_pix_3_fu_106_p2_carry_i_1_n_3;
  wire out_pix_3_fu_106_p2_carry_i_2_n_3;
  wire out_pix_3_fu_106_p2_carry_i_3_n_3;
  wire out_pix_3_fu_106_p2_carry_i_4__0_n_3;
  wire out_pix_3_fu_106_p2_carry_i_5__0_n_3;
  wire out_pix_3_fu_106_p2_carry_i_6__0_n_3;
  wire out_pix_3_fu_106_p2_carry_i_7_n_3;
  wire out_pix_3_fu_106_p2_carry_i_8_n_3;
  wire out_pix_3_fu_106_p2_carry_n_3;
  wire out_pix_3_fu_106_p2_carry_n_4;
  wire out_pix_3_fu_106_p2_carry_n_5;
  wire out_pix_3_fu_106_p2_carry_n_6;
  wire [0:0]\out_pix_3_reg_143_reg[1]_0 ;
  wire [7:0]\out_pix_3_reg_143_reg[9]_0 ;
  wire [7:0]\out_pix_3_reg_143_reg[9]_1 ;
  wire [7:0]\out_pix_3_reg_143_reg[9]_2 ;
  wire [7:0]\out_pix_3_reg_143_reg[9]_3 ;
  wire \out_pix_3_reg_143_reg_n_3_[2] ;
  wire \out_pix_3_reg_143_reg_n_3_[3] ;
  wire \out_pix_3_reg_143_reg_n_3_[4] ;
  wire \out_pix_3_reg_143_reg_n_3_[5] ;
  wire \out_pix_3_reg_143_reg_n_3_[6] ;
  wire \out_pix_3_reg_143_reg_n_3_[7] ;
  wire \out_pix_3_reg_143_reg_n_3_[8] ;
  wire \out_pix_3_reg_143_reg_n_3_[9] ;
  wire out_pix_fu_127_p2_carry__0_i_1__1_n_3;
  wire out_pix_fu_127_p2_carry__0_i_2__1_n_3;
  wire out_pix_fu_127_p2_carry__0_i_3__1_n_3;
  wire out_pix_fu_127_p2_carry__0_i_4__1_n_3;
  wire out_pix_fu_127_p2_carry__0_i_5__1_n_3;
  wire out_pix_fu_127_p2_carry__0_i_6__2_n_3;
  wire out_pix_fu_127_p2_carry__0_i_7__2_n_3;
  wire out_pix_fu_127_p2_carry__0_i_8__2_n_3;
  wire out_pix_fu_127_p2_carry__0_n_3;
  wire out_pix_fu_127_p2_carry__0_n_4;
  wire out_pix_fu_127_p2_carry__0_n_5;
  wire out_pix_fu_127_p2_carry__0_n_6;
  wire out_pix_fu_127_p2_carry__1_i_1__0_n_3;
  wire out_pix_fu_127_p2_carry__1_i_2__0_n_3;
  wire out_pix_fu_127_p2_carry__1_n_6;
  wire out_pix_fu_127_p2_carry_i_1__1_n_3;
  wire out_pix_fu_127_p2_carry_i_2__1_n_3;
  wire out_pix_fu_127_p2_carry_i_3__2_n_3;
  wire out_pix_fu_127_p2_carry_i_5__2_n_3;
  wire out_pix_fu_127_p2_carry_i_6__2_n_3;
  wire out_pix_fu_127_p2_carry_i_7__1_n_3;
  wire out_pix_fu_127_p2_carry_i_8__1_n_3;
  wire out_pix_fu_127_p2_carry_n_3;
  wire out_pix_fu_127_p2_carry_n_4;
  wire out_pix_fu_127_p2_carry_n_5;
  wire out_pix_fu_127_p2_carry_n_6;
  wire [8:2]ret_8_reg_138;
  wire [7:0]\ret_8_reg_138_reg[7]_0 ;
  wire [7:0]\ret_8_reg_138_reg[7]_1 ;
  wire [8:0]\ret_8_reg_138_reg[8]_0 ;
  wire \ret_reg_133_reg[0]_0 ;
  wire [1:0]\ret_reg_133_reg[1]_0 ;
  wire [7:0]\ret_reg_133_reg[7]_0 ;
  wire [7:0]\ret_reg_133_reg[7]_1 ;
  wire [8:0]\ret_reg_133_reg[8]_0 ;
  wire \ret_reg_133_reg_n_3_[2] ;
  wire \ret_reg_133_reg_n_3_[3] ;
  wire \ret_reg_133_reg_n_3_[4] ;
  wire \ret_reg_133_reg_n_3_[5] ;
  wire \ret_reg_133_reg_n_3_[6] ;
  wire \ret_reg_133_reg_n_3_[7] ;
  wire \ret_reg_133_reg_n_3_[8] ;
  wire [3:0]\src_buf1_V_0_reg_330_reg[3] ;
  wire [3:0]\src_buf1_V_0_reg_330_reg[7] ;
  wire [3:0]\src_buf3_V_0_reg_317_reg[3] ;
  wire [3:0]\src_buf3_V_0_reg_317_reg[7] ;
  wire [3:0]NLW_out_pix_3_fu_106_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_out_pix_3_fu_106_p2_carry__1_O_UNCONNECTED;
  wire [0:0]NLW_out_pix_fu_127_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_out_pix_fu_127_p2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_out_pix_fu_127_p2_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \ap_return_1_int_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(\ret_reg_133_reg[1]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h9669)) 
    \ap_return_1_int_reg[1]_i_1 
       (.I0(\ret_reg_133_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\ret_reg_133_reg[1]_0 [1]),
        .I3(\out_pix_3_reg_143_reg[1]_0 ),
        .O(D[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_3_fu_106_p2_carry
       (.CI(1'b0),
        .CO({out_pix_3_fu_106_p2_carry_n_3,out_pix_3_fu_106_p2_carry_n_4,out_pix_3_fu_106_p2_carry_n_5,out_pix_3_fu_106_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({out_pix_3_fu_106_p2_carry_i_1_n_3,out_pix_3_fu_106_p2_carry_i_2_n_3,out_pix_3_fu_106_p2_carry_i_3_n_3,1'b0}),
        .O(out_pix_3_fu_106_p2[4:1]),
        .S({out_pix_3_fu_106_p2_carry_i_4__0_n_3,out_pix_3_fu_106_p2_carry_i_5__0_n_3,out_pix_3_fu_106_p2_carry_i_6__0_n_3,out_pix_3_fu_106_p2_carry_i_7_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_3_fu_106_p2_carry__0
       (.CI(out_pix_3_fu_106_p2_carry_n_3),
        .CO({out_pix_3_fu_106_p2_carry__0_n_3,out_pix_3_fu_106_p2_carry__0_n_4,out_pix_3_fu_106_p2_carry__0_n_5,out_pix_3_fu_106_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({out_pix_3_fu_106_p2_carry__0_i_1_n_3,out_pix_3_fu_106_p2_carry__0_i_2_n_3,out_pix_3_fu_106_p2_carry__0_i_3_n_3,out_pix_3_fu_106_p2_carry__0_i_4_n_3}),
        .O(out_pix_3_fu_106_p2[8:5]),
        .S({out_pix_3_fu_106_p2_carry__0_i_5__0_n_3,out_pix_3_fu_106_p2_carry__0_i_6__0_n_3,out_pix_3_fu_106_p2_carry__0_i_7__0_n_3,out_pix_3_fu_106_p2_carry__0_i_8__0_n_3}));
  LUT6 #(
    .INIT(64'h5033333350000000)) 
    out_pix_3_fu_106_p2_carry__0_i_1
       (.I0(\out_pix_3_reg_143_reg[9]_0 [6]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [6]),
        .I2(\out_pix_3_reg_143_reg[9]_2 [6]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\out_pix_3_reg_143_reg[9]_3 [6]),
        .O(out_pix_3_fu_106_p2_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h5033333350000000)) 
    out_pix_3_fu_106_p2_carry__0_i_2
       (.I0(\out_pix_3_reg_143_reg[9]_0 [5]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [5]),
        .I2(\out_pix_3_reg_143_reg[9]_2 [5]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\out_pix_3_reg_143_reg[9]_3 [5]),
        .O(out_pix_3_fu_106_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h5033333350000000)) 
    out_pix_3_fu_106_p2_carry__0_i_3
       (.I0(\out_pix_3_reg_143_reg[9]_0 [4]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [4]),
        .I2(\out_pix_3_reg_143_reg[9]_2 [4]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\out_pix_3_reg_143_reg[9]_3 [4]),
        .O(out_pix_3_fu_106_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h5033333350000000)) 
    out_pix_3_fu_106_p2_carry__0_i_4
       (.I0(\out_pix_3_reg_143_reg[9]_0 [3]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [3]),
        .I2(\out_pix_3_reg_143_reg[9]_2 [3]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\out_pix_3_reg_143_reg[9]_3 [3]),
        .O(out_pix_3_fu_106_p2_carry__0_i_4_n_3));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    out_pix_3_fu_106_p2_carry__0_i_5__0
       (.I0(out_pix_3_fu_106_p2_carry__0_i_1_n_3),
        .I1(\out_pix_3_reg_143_reg[9]_3 [7]),
        .I2(out_pix_3_fu_106_p2_carry_i_8_n_3),
        .I3(\out_pix_3_reg_143_reg[9]_2 [7]),
        .I4(\out_pix_3_reg_143_reg[9]_1 [7]),
        .I5(\out_pix_3_reg_143_reg[9]_0 [7]),
        .O(out_pix_3_fu_106_p2_carry__0_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    out_pix_3_fu_106_p2_carry__0_i_6__0
       (.I0(out_pix_3_fu_106_p2_carry__0_i_2_n_3),
        .I1(\out_pix_3_reg_143_reg[9]_3 [6]),
        .I2(out_pix_3_fu_106_p2_carry_i_8_n_3),
        .I3(\out_pix_3_reg_143_reg[9]_2 [6]),
        .I4(\out_pix_3_reg_143_reg[9]_1 [6]),
        .I5(\out_pix_3_reg_143_reg[9]_0 [6]),
        .O(out_pix_3_fu_106_p2_carry__0_i_6__0_n_3));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    out_pix_3_fu_106_p2_carry__0_i_7__0
       (.I0(out_pix_3_fu_106_p2_carry__0_i_3_n_3),
        .I1(\out_pix_3_reg_143_reg[9]_3 [5]),
        .I2(out_pix_3_fu_106_p2_carry_i_8_n_3),
        .I3(\out_pix_3_reg_143_reg[9]_2 [5]),
        .I4(\out_pix_3_reg_143_reg[9]_1 [5]),
        .I5(\out_pix_3_reg_143_reg[9]_0 [5]),
        .O(out_pix_3_fu_106_p2_carry__0_i_7__0_n_3));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    out_pix_3_fu_106_p2_carry__0_i_8__0
       (.I0(out_pix_3_fu_106_p2_carry__0_i_4_n_3),
        .I1(\out_pix_3_reg_143_reg[9]_3 [4]),
        .I2(out_pix_3_fu_106_p2_carry_i_8_n_3),
        .I3(\out_pix_3_reg_143_reg[9]_2 [4]),
        .I4(\out_pix_3_reg_143_reg[9]_1 [4]),
        .I5(\out_pix_3_reg_143_reg[9]_0 [4]),
        .O(out_pix_3_fu_106_p2_carry__0_i_8__0_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 out_pix_3_fu_106_p2_carry__1
       (.CI(out_pix_3_fu_106_p2_carry__0_n_3),
        .CO(NLW_out_pix_3_fu_106_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_pix_3_fu_106_p2_carry__1_O_UNCONNECTED[3:1],out_pix_3_fu_106_p2[9]}),
        .S({1'b0,1'b0,1'b0,out_pix_3_fu_106_p2_carry__1_i_1_n_3}));
  LUT6 #(
    .INIT(64'hAFCCCCCCAFFFFFFF)) 
    out_pix_3_fu_106_p2_carry__1_i_1
       (.I0(\out_pix_3_reg_143_reg[9]_0 [7]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [7]),
        .I2(\out_pix_3_reg_143_reg[9]_2 [7]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\out_pix_3_reg_143_reg[9]_3 [7]),
        .O(out_pix_3_fu_106_p2_carry__1_i_1_n_3));
  LUT6 #(
    .INIT(64'h5033333350000000)) 
    out_pix_3_fu_106_p2_carry_i_1
       (.I0(\out_pix_3_reg_143_reg[9]_0 [2]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [2]),
        .I2(\out_pix_3_reg_143_reg[9]_2 [2]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\out_pix_3_reg_143_reg[9]_3 [2]),
        .O(out_pix_3_fu_106_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h5033333350000000)) 
    out_pix_3_fu_106_p2_carry_i_2
       (.I0(\out_pix_3_reg_143_reg[9]_0 [1]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [1]),
        .I2(\out_pix_3_reg_143_reg[9]_2 [1]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\out_pix_3_reg_143_reg[9]_3 [1]),
        .O(out_pix_3_fu_106_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'hF5FFFFFFF5333333)) 
    out_pix_3_fu_106_p2_carry_i_3
       (.I0(\out_pix_3_reg_143_reg[9]_0 [0]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [0]),
        .I2(\out_pix_3_reg_143_reg[9]_2 [0]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\out_pix_3_reg_143_reg[9]_3 [0]),
        .O(out_pix_3_fu_106_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    out_pix_3_fu_106_p2_carry_i_4__0
       (.I0(out_pix_3_fu_106_p2_carry_i_1_n_3),
        .I1(\out_pix_3_reg_143_reg[9]_3 [3]),
        .I2(out_pix_3_fu_106_p2_carry_i_8_n_3),
        .I3(\out_pix_3_reg_143_reg[9]_2 [3]),
        .I4(\out_pix_3_reg_143_reg[9]_1 [3]),
        .I5(\out_pix_3_reg_143_reg[9]_0 [3]),
        .O(out_pix_3_fu_106_p2_carry_i_4__0_n_3));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    out_pix_3_fu_106_p2_carry_i_5__0
       (.I0(out_pix_3_fu_106_p2_carry_i_2_n_3),
        .I1(\out_pix_3_reg_143_reg[9]_3 [2]),
        .I2(out_pix_3_fu_106_p2_carry_i_8_n_3),
        .I3(\out_pix_3_reg_143_reg[9]_2 [2]),
        .I4(\out_pix_3_reg_143_reg[9]_1 [2]),
        .I5(\out_pix_3_reg_143_reg[9]_0 [2]),
        .O(out_pix_3_fu_106_p2_carry_i_5__0_n_3));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    out_pix_3_fu_106_p2_carry_i_6__0
       (.I0(out_pix_3_fu_106_p2_carry_i_3_n_3),
        .I1(\out_pix_3_reg_143_reg[9]_3 [1]),
        .I2(out_pix_3_fu_106_p2_carry_i_8_n_3),
        .I3(\out_pix_3_reg_143_reg[9]_2 [1]),
        .I4(\out_pix_3_reg_143_reg[9]_1 [1]),
        .I5(\out_pix_3_reg_143_reg[9]_0 [1]),
        .O(out_pix_3_fu_106_p2_carry_i_6__0_n_3));
  LUT6 #(
    .INIT(64'h5A3333335ACCCCCC)) 
    out_pix_3_fu_106_p2_carry_i_7
       (.I0(\out_pix_3_reg_143_reg[9]_0 [0]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [0]),
        .I2(\out_pix_3_reg_143_reg[9]_2 [0]),
        .I3(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I4(ap_enable_reg_pp1_iter6),
        .I5(\out_pix_3_reg_143_reg[9]_3 [0]),
        .O(out_pix_3_fu_106_p2_carry_i_7_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    out_pix_3_fu_106_p2_carry_i_8
       (.I0(ap_enable_reg_pp1_iter6),
        .I1(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .O(out_pix_3_fu_106_p2_carry_i_8_n_3));
  FDRE \out_pix_3_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2[1]),
        .Q(\out_pix_3_reg_143_reg[1]_0 ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2[2]),
        .Q(\out_pix_3_reg_143_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2[3]),
        .Q(\out_pix_3_reg_143_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2[4]),
        .Q(\out_pix_3_reg_143_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2[5]),
        .Q(\out_pix_3_reg_143_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2[6]),
        .Q(\out_pix_3_reg_143_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2[7]),
        .Q(\out_pix_3_reg_143_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2[8]),
        .Q(\out_pix_3_reg_143_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \out_pix_3_reg_143_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_pix_3_fu_106_p2[9]),
        .Q(\out_pix_3_reg_143_reg_n_3_[9] ),
        .R(1'b0));
  CARRY4 out_pix_fu_127_p2_carry
       (.CI(1'b0),
        .CO({out_pix_fu_127_p2_carry_n_3,out_pix_fu_127_p2_carry_n_4,out_pix_fu_127_p2_carry_n_5,out_pix_fu_127_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_127_p2_carry_i_1__1_n_3,out_pix_fu_127_p2_carry_i_2__1_n_3,out_pix_fu_127_p2_carry_i_3__2_n_3,\ret_reg_133_reg[0]_0 }),
        .O({D[4:2],NLW_out_pix_fu_127_p2_carry_O_UNCONNECTED[0]}),
        .S({out_pix_fu_127_p2_carry_i_5__2_n_3,out_pix_fu_127_p2_carry_i_6__2_n_3,out_pix_fu_127_p2_carry_i_7__1_n_3,out_pix_fu_127_p2_carry_i_8__1_n_3}));
  CARRY4 out_pix_fu_127_p2_carry__0
       (.CI(out_pix_fu_127_p2_carry_n_3),
        .CO({out_pix_fu_127_p2_carry__0_n_3,out_pix_fu_127_p2_carry__0_n_4,out_pix_fu_127_p2_carry__0_n_5,out_pix_fu_127_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({out_pix_fu_127_p2_carry__0_i_1__1_n_3,out_pix_fu_127_p2_carry__0_i_2__1_n_3,out_pix_fu_127_p2_carry__0_i_3__1_n_3,out_pix_fu_127_p2_carry__0_i_4__1_n_3}),
        .O(D[8:5]),
        .S({out_pix_fu_127_p2_carry__0_i_5__1_n_3,out_pix_fu_127_p2_carry__0_i_6__2_n_3,out_pix_fu_127_p2_carry__0_i_7__2_n_3,out_pix_fu_127_p2_carry__0_i_8__2_n_3}));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry__0_i_1__1
       (.I0(ret_8_reg_138[7]),
        .I1(\ret_reg_133_reg_n_3_[7] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[7] ),
        .O(out_pix_fu_127_p2_carry__0_i_1__1_n_3));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry__0_i_2__1
       (.I0(ret_8_reg_138[6]),
        .I1(\ret_reg_133_reg_n_3_[6] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[6] ),
        .O(out_pix_fu_127_p2_carry__0_i_2__1_n_3));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry__0_i_3__1
       (.I0(ret_8_reg_138[5]),
        .I1(\ret_reg_133_reg_n_3_[5] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[5] ),
        .O(out_pix_fu_127_p2_carry__0_i_3__1_n_3));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry__0_i_4__1
       (.I0(ret_8_reg_138[4]),
        .I1(\ret_reg_133_reg_n_3_[4] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[4] ),
        .O(out_pix_fu_127_p2_carry__0_i_4__1_n_3));
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry__0_i_5__1
       (.I0(out_pix_fu_127_p2_carry__0_i_1__1_n_3),
        .I1(ret_8_reg_138[8]),
        .I2(\ret_reg_133_reg_n_3_[8] ),
        .I3(\out_pix_3_reg_143_reg_n_3_[8] ),
        .O(out_pix_fu_127_p2_carry__0_i_5__1_n_3));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry__0_i_6__2
       (.I0(ret_8_reg_138[7]),
        .I1(\ret_reg_133_reg_n_3_[7] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[7] ),
        .I3(out_pix_fu_127_p2_carry__0_i_2__1_n_3),
        .O(out_pix_fu_127_p2_carry__0_i_6__2_n_3));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry__0_i_7__2
       (.I0(ret_8_reg_138[6]),
        .I1(\ret_reg_133_reg_n_3_[6] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[6] ),
        .I3(out_pix_fu_127_p2_carry__0_i_3__1_n_3),
        .O(out_pix_fu_127_p2_carry__0_i_7__2_n_3));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry__0_i_8__2
       (.I0(ret_8_reg_138[5]),
        .I1(\ret_reg_133_reg_n_3_[5] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[5] ),
        .I3(out_pix_fu_127_p2_carry__0_i_4__1_n_3),
        .O(out_pix_fu_127_p2_carry__0_i_8__2_n_3));
  CARRY4 out_pix_fu_127_p2_carry__1
       (.CI(out_pix_fu_127_p2_carry__0_n_3),
        .CO({NLW_out_pix_fu_127_p2_carry__1_CO_UNCONNECTED[3:1],out_pix_fu_127_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out_pix_fu_127_p2_carry__1_i_1__0_n_3}),
        .O({NLW_out_pix_fu_127_p2_carry__1_O_UNCONNECTED[3:2],D[10:9]}),
        .S({1'b0,1'b0,1'b1,out_pix_fu_127_p2_carry__1_i_2__0_n_3}));
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry__1_i_1__0
       (.I0(ret_8_reg_138[8]),
        .I1(\ret_reg_133_reg_n_3_[8] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[8] ),
        .O(out_pix_fu_127_p2_carry__1_i_1__0_n_3));
  LUT4 #(
    .INIT(16'h8E71)) 
    out_pix_fu_127_p2_carry__1_i_2__0
       (.I0(\out_pix_3_reg_143_reg_n_3_[8] ),
        .I1(\ret_reg_133_reg_n_3_[8] ),
        .I2(ret_8_reg_138[8]),
        .I3(\out_pix_3_reg_143_reg_n_3_[9] ),
        .O(out_pix_fu_127_p2_carry__1_i_2__0_n_3));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry_i_1__1
       (.I0(ret_8_reg_138[3]),
        .I1(\ret_reg_133_reg_n_3_[3] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[3] ),
        .O(out_pix_fu_127_p2_carry_i_1__1_n_3));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry_i_2__1
       (.I0(ret_8_reg_138[2]),
        .I1(\ret_reg_133_reg_n_3_[2] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[2] ),
        .O(out_pix_fu_127_p2_carry_i_2__1_n_3));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    out_pix_fu_127_p2_carry_i_3__2
       (.I0(Q[1]),
        .I1(\ret_reg_133_reg[1]_0 [1]),
        .I2(\out_pix_3_reg_143_reg[1]_0 ),
        .O(out_pix_fu_127_p2_carry_i_3__2_n_3));
  LUT2 #(
    .INIT(4'hB)) 
    out_pix_fu_127_p2_carry_i_4__2
       (.I0(\ret_reg_133_reg[1]_0 [0]),
        .I1(Q[0]),
        .O(\ret_reg_133_reg[0]_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry_i_5__2
       (.I0(ret_8_reg_138[4]),
        .I1(\ret_reg_133_reg_n_3_[4] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[4] ),
        .I3(out_pix_fu_127_p2_carry_i_1__1_n_3),
        .O(out_pix_fu_127_p2_carry_i_5__2_n_3));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry_i_6__2
       (.I0(ret_8_reg_138[3]),
        .I1(\ret_reg_133_reg_n_3_[3] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[3] ),
        .I3(out_pix_fu_127_p2_carry_i_2__1_n_3),
        .O(out_pix_fu_127_p2_carry_i_6__2_n_3));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry_i_7__1
       (.I0(ret_8_reg_138[2]),
        .I1(\ret_reg_133_reg_n_3_[2] ),
        .I2(\out_pix_3_reg_143_reg_n_3_[2] ),
        .I3(out_pix_fu_127_p2_carry_i_3__2_n_3),
        .O(out_pix_fu_127_p2_carry_i_7__1_n_3));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    out_pix_fu_127_p2_carry_i_8__1
       (.I0(Q[1]),
        .I1(\ret_reg_133_reg[1]_0 [1]),
        .I2(\out_pix_3_reg_143_reg[1]_0 ),
        .I3(\ret_reg_133_reg[0]_0 ),
        .O(out_pix_fu_127_p2_carry_i_8__1_n_3));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_8_reg_138[3]_i_2 
       (.I0(\ret_8_reg_138_reg[7]_0 [3]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [3]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_8_reg_138_reg[7]_1 [3]),
        .O(\src_buf1_V_0_reg_330_reg[3] [3]));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_8_reg_138[3]_i_3 
       (.I0(\ret_8_reg_138_reg[7]_0 [2]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [2]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_8_reg_138_reg[7]_1 [2]),
        .O(\src_buf1_V_0_reg_330_reg[3] [2]));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_8_reg_138[3]_i_4 
       (.I0(\ret_8_reg_138_reg[7]_0 [1]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [1]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_8_reg_138_reg[7]_1 [1]),
        .O(\src_buf1_V_0_reg_330_reg[3] [1]));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_8_reg_138[3]_i_5 
       (.I0(\ret_8_reg_138_reg[7]_0 [0]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [0]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_8_reg_138_reg[7]_1 [0]),
        .O(\src_buf1_V_0_reg_330_reg[3] [0]));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_8_reg_138[7]_i_2 
       (.I0(\ret_8_reg_138_reg[7]_0 [7]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [7]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_8_reg_138_reg[7]_1 [7]),
        .O(\src_buf1_V_0_reg_330_reg[7] [3]));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_8_reg_138[7]_i_3 
       (.I0(\ret_8_reg_138_reg[7]_0 [6]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [6]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_8_reg_138_reg[7]_1 [6]),
        .O(\src_buf1_V_0_reg_330_reg[7] [2]));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_8_reg_138[7]_i_4 
       (.I0(\ret_8_reg_138_reg[7]_0 [5]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [5]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_8_reg_138_reg[7]_1 [5]),
        .O(\src_buf1_V_0_reg_330_reg[7] [1]));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_8_reg_138[7]_i_5 
       (.I0(\ret_8_reg_138_reg[7]_0 [4]),
        .I1(\out_pix_3_reg_143_reg[9]_1 [4]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_8_reg_138_reg[7]_1 [4]),
        .O(\src_buf1_V_0_reg_330_reg[7] [0]));
  FDRE \ret_8_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[8]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[8]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[8]_0 [2]),
        .Q(ret_8_reg_138[2]),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[8]_0 [3]),
        .Q(ret_8_reg_138[3]),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[8]_0 [4]),
        .Q(ret_8_reg_138[4]),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[8]_0 [5]),
        .Q(ret_8_reg_138[5]),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[8]_0 [6]),
        .Q(ret_8_reg_138[6]),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[8]_0 [7]),
        .Q(ret_8_reg_138[7]),
        .R(1'b0));
  FDRE \ret_8_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_8_reg_138_reg[8]_0 [8]),
        .Q(ret_8_reg_138[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_reg_133[3]_i_2 
       (.I0(\ret_reg_133_reg[7]_0 [3]),
        .I1(\out_pix_3_reg_143_reg[9]_3 [3]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_reg_133_reg[7]_1 [3]),
        .O(\src_buf3_V_0_reg_317_reg[3] [3]));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_reg_133[3]_i_3 
       (.I0(\ret_reg_133_reg[7]_0 [2]),
        .I1(\out_pix_3_reg_143_reg[9]_3 [2]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_reg_133_reg[7]_1 [2]),
        .O(\src_buf3_V_0_reg_317_reg[3] [2]));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_reg_133[3]_i_4 
       (.I0(\ret_reg_133_reg[7]_0 [1]),
        .I1(\out_pix_3_reg_143_reg[9]_3 [1]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_reg_133_reg[7]_1 [1]),
        .O(\src_buf3_V_0_reg_317_reg[3] [1]));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_reg_133[3]_i_5 
       (.I0(\ret_reg_133_reg[7]_0 [0]),
        .I1(\out_pix_3_reg_143_reg[9]_3 [0]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_reg_133_reg[7]_1 [0]),
        .O(\src_buf3_V_0_reg_317_reg[3] [0]));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_reg_133[7]_i_2 
       (.I0(\ret_reg_133_reg[7]_0 [7]),
        .I1(\out_pix_3_reg_143_reg[9]_3 [7]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_reg_133_reg[7]_1 [7]),
        .O(\src_buf3_V_0_reg_317_reg[7] [3]));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_reg_133[7]_i_3 
       (.I0(\ret_reg_133_reg[7]_0 [6]),
        .I1(\out_pix_3_reg_143_reg[9]_3 [6]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_reg_133_reg[7]_1 [6]),
        .O(\src_buf3_V_0_reg_317_reg[7] [2]));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_reg_133[7]_i_4 
       (.I0(\ret_reg_133_reg[7]_0 [5]),
        .I1(\out_pix_3_reg_143_reg[9]_3 [5]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_reg_133_reg[7]_1 [5]),
        .O(\src_buf3_V_0_reg_317_reg[7] [1]));
  LUT5 #(
    .INIT(32'h65556AAA)) 
    \ret_reg_133[7]_i_5 
       (.I0(\ret_reg_133_reg[7]_0 [4]),
        .I1(\out_pix_3_reg_143_reg[9]_3 [4]),
        .I2(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(\ret_reg_133_reg[7]_1 [4]),
        .O(\src_buf3_V_0_reg_317_reg[7] [0]));
  FDRE \ret_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [0]),
        .Q(\ret_reg_133_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \ret_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [1]),
        .Q(\ret_reg_133_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \ret_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [2]),
        .Q(\ret_reg_133_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \ret_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [3]),
        .Q(\ret_reg_133_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \ret_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [4]),
        .Q(\ret_reg_133_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \ret_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [5]),
        .Q(\ret_reg_133_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \ret_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [6]),
        .Q(\ret_reg_133_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \ret_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [7]),
        .Q(\ret_reg_133_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \ret_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ret_reg_133_reg[8]_0 [8]),
        .Q(\ret_reg_133_reg_n_3_[8] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s
   (SS,
    CO,
    \call_ret3_reg_805_reg[30] ,
    \l20_buf78_0_reg_343_reg[30] ,
    \l00_buf3_0_reg_306_reg[30] ,
    \l10_buf5_0_reg_330_reg[30] ,
    \l10_buf_0_reg_318_reg[31] ,
    \l10_buf5_0_reg_330_reg[31] ,
    \l10_buf5_0_reg_330_reg[31]_0 ,
    call_ret_reg_817,
    \icmp_ln167_reg_882_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    icmp_ln256_reg_1026,
    Max_2_reg_1000,
    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg,
    icmp_ln167_reg_882_pp0_iter1_reg,
    \col_V_6_reg_877_reg[10]_0 ,
    call_ret_reg_8170,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    Max_2_reg_10000,
    \col_V_8_reg_1021_reg[10]_0 ,
    D,
    internal_full_n_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready,
    \ap_CS_fsm_reg[0]_1 ,
    E,
    \ap_CS_fsm_reg[1]_1 ,
    internal_empty_n_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write,
    \ap_CS_fsm_reg[0]_2 ,
    ap_rst_n_2,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    ap_clk,
    \call_ret_reg_817_reg[0] ,
    \icmp_ln167_reg_882_reg[0]_1 ,
    \icmp_ln256_reg_1026_reg[0]_0 ,
    \Max_2_reg_1000_reg[0]_0 ,
    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg_reg_0,
    \icmp_ln167_reg_882_pp0_iter1_reg_reg[0]_0 ,
    ap_rst_n,
    thresh_data_empty_n,
    ap_enable_reg_pp0_iter2_reg_0,
    img_out_data_full_n,
    grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready,
    \icmp_ln88_reg_733_reg[0] ,
    \SRL_SIG_reg[1][0] ,
    \mOutPtr_reg[0]_0 ,
    B_V_data_1_sel_wr01_out,
    \mOutPtr_reg[0]_1 ,
    internal_empty_n_reg_0,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start,
    internal_empty_n_reg_1,
    \ap_CS_fsm_reg[0]_3 ,
    ap_done_reg,
    ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done,
    \mOutPtr_reg[0]_2 ,
    ap_done_reg_reg,
    img_height_c41_empty_n,
    img_width_c42_empty_n,
    xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start,
    \mOutPtr_reg[0]_3 ,
    \tmp_V_reg_737_reg[30] ,
    \zext_ln178_reg_918_reg[10]_0 );
  output [0:0]SS;
  output [0:0]CO;
  output [0:0]\call_ret3_reg_805_reg[30] ;
  output [0:0]\l20_buf78_0_reg_343_reg[30] ;
  output [0:0]\l00_buf3_0_reg_306_reg[30] ;
  output [0:0]\l10_buf5_0_reg_330_reg[30] ;
  output [0:0]\l10_buf_0_reg_318_reg[31] ;
  output [0:0]\l10_buf5_0_reg_330_reg[31] ;
  output [0:0]\l10_buf5_0_reg_330_reg[31]_0 ;
  output call_ret_reg_817;
  output \icmp_ln167_reg_882_reg[0]_0 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output icmp_ln256_reg_1026;
  output Max_2_reg_1000;
  output grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg;
  output icmp_ln167_reg_882_pp0_iter1_reg;
  output [0:0]\col_V_6_reg_877_reg[10]_0 ;
  output call_ret_reg_8170;
  output [4:0]Q;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output Max_2_reg_10000;
  output [0:0]\col_V_8_reg_1021_reg[10]_0 ;
  output [7:0]D;
  output internal_full_n_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output [1:0]\ap_CS_fsm_reg[0]_0 ;
  output cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready;
  output \ap_CS_fsm_reg[0]_1 ;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_1 ;
  output internal_empty_n_reg;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write;
  output [1:0]\ap_CS_fsm_reg[0]_2 ;
  output ap_rst_n_2;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  input ap_clk;
  input \call_ret_reg_817_reg[0] ;
  input \icmp_ln167_reg_882_reg[0]_1 ;
  input \icmp_ln256_reg_1026_reg[0]_0 ;
  input \Max_2_reg_1000_reg[0]_0 ;
  input grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg_reg_0;
  input \icmp_ln167_reg_882_pp0_iter1_reg_reg[0]_0 ;
  input ap_rst_n;
  input thresh_data_empty_n;
  input ap_enable_reg_pp0_iter2_reg_0;
  input img_out_data_full_n;
  input grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready;
  input [10:0]\icmp_ln88_reg_733_reg[0] ;
  input [1:0]\SRL_SIG_reg[1][0] ;
  input [1:0]\mOutPtr_reg[0]_0 ;
  input B_V_data_1_sel_wr01_out;
  input \mOutPtr_reg[0]_1 ;
  input internal_empty_n_reg_0;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  input internal_empty_n_reg_1;
  input \ap_CS_fsm_reg[0]_3 ;
  input ap_done_reg;
  input ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done;
  input \mOutPtr_reg[0]_2 ;
  input ap_done_reg_reg;
  input img_height_c41_empty_n;
  input img_width_c42_empty_n;
  input xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start;
  input \mOutPtr_reg[0]_3 ;
  input [30:0]\tmp_V_reg_737_reg[30] ;
  input [10:0]\zext_ln178_reg_918_reg[10]_0 ;

  wire B_V_data_1_sel_wr01_out;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire Max_2_reg_1000;
  wire Max_2_reg_10000;
  wire \Max_2_reg_1000_reg[0]_0 ;
  wire Max_reg_1036;
  wire [7:0]P0_V_0_reg_260;
  wire [7:0]P0_V_1_reg_339;
  wire P0_V_1_reg_3390;
  wire [7:0]P0_V_reg_969;
  wire [4:0]Q;
  wire [1:0]\SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire \ap_CS_fsm[10]_i_3_n_3 ;
  wire \ap_CS_fsm[10]_i_4_n_3 ;
  wire \ap_CS_fsm[10]_i_5_n_3 ;
  wire \ap_CS_fsm[10]_i_6_n_3 ;
  wire \ap_CS_fsm[10]_i_7_n_3 ;
  wire \ap_CS_fsm[10]_i_8_n_3 ;
  wire \ap_CS_fsm[10]_i_9_n_3 ;
  wire \ap_CS_fsm[2]_i_3__6_n_3 ;
  wire \ap_CS_fsm[2]_i_4__6_n_3 ;
  wire \ap_CS_fsm[2]_i_5__6_n_3 ;
  wire \ap_CS_fsm[2]_i_6__6_n_3 ;
  wire \ap_CS_fsm[2]_i_7_n_3 ;
  wire \ap_CS_fsm[2]_i_8_n_3 ;
  wire \ap_CS_fsm[2]_i_9_n_3 ;
  wire \ap_CS_fsm[9]_i_10_n_3 ;
  wire \ap_CS_fsm[9]_i_11_n_3 ;
  wire \ap_CS_fsm[9]_i_12_n_3 ;
  wire \ap_CS_fsm[9]_i_13_n_3 ;
  wire \ap_CS_fsm[9]_i_14_n_3 ;
  wire \ap_CS_fsm[9]_i_15_n_3 ;
  wire \ap_CS_fsm[9]_i_16_n_3 ;
  wire \ap_CS_fsm[9]_i_4_n_3 ;
  wire \ap_CS_fsm[9]_i_5_n_3 ;
  wire \ap_CS_fsm[9]_i_6_n_3 ;
  wire \ap_CS_fsm[9]_i_7_n_3 ;
  wire \ap_CS_fsm[9]_i_8_n_3 ;
  wire \ap_CS_fsm[9]_i_9_n_3 ;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire [1:0]\ap_CS_fsm_reg[0]_2 ;
  wire \ap_CS_fsm_reg[0]_3 ;
  wire \ap_CS_fsm_reg[10]_i_2_n_4 ;
  wire \ap_CS_fsm_reg[10]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[10]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__6_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_2__6_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2__6_n_6 ;
  wire \ap_CS_fsm_reg[9]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[9]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[9]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[9]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[9]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[9]_i_3_n_6 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [13:1]ap_NS_fsm;
  wire ap_NS_fsm112_out;
  wire ap_NS_fsm117_out;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__11_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__10_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1__5_n_3;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__3_n_3;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1__3_n_3;
  wire ap_phi_mux_col_V_7_phi_fu_356_p41;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done;
  wire [1:0]bottom_V_3_reg_950;
  wire [1:0]bottom_V_4_fu_552_p3;
  wire [1:0]bottom_V_4_reg_932;
  wire [1:0]bottom_V_reg_304;
  wire [31:0]buf0_V_fu_506_p5;
  wire [31:0]buf1_V_fu_514_p5;
  wire [31:0]buf1_load_reg_770;
  wire buf1_load_reg_7700;
  wire [31:0]buf2_V_fu_522_p5;
  wire buf_V_0_U_n_3;
  wire buf_V_0_U_n_4;
  wire buf_V_0_U_n_5;
  wire [10:0]buf_V_0_address1;
  wire buf_V_0_ce0;
  wire buf_V_0_ce1;
  wire [30:0]buf_V_0_d1;
  wire buf_V_0_we1;
  wire buf_V_0_we1229_out;
  wire buf_V_1_U_n_3;
  wire buf_V_1_U_n_4;
  wire [10:0]buf_V_1_address1;
  wire buf_V_1_ce1;
  wire [30:0]buf_V_1_d1;
  wire buf_V_1_we1;
  wire [10:0]buf_V_2_address1;
  wire [30:0]buf_V_2_d1;
  wire buf_V_2_we1;
  wire [31:0]buf_load_reg_763;
  wire [0:0]\call_ret3_reg_805_reg[30] ;
  wire [7:0]call_ret_reg_1030_0;
  wire call_ret_reg_817;
  wire call_ret_reg_8170;
  wire \call_ret_reg_817_reg[0] ;
  wire [10:0]col_V_6_fu_487_p2;
  wire col_V_6_reg_8770;
  wire \col_V_6_reg_877[10]_i_10_n_3 ;
  wire \col_V_6_reg_877[10]_i_3_n_3 ;
  wire \col_V_6_reg_877[10]_i_4_n_3 ;
  wire \col_V_6_reg_877[10]_i_5_n_3 ;
  wire \col_V_6_reg_877[10]_i_6_n_3 ;
  wire \col_V_6_reg_877[10]_i_7_n_3 ;
  wire \col_V_6_reg_877[10]_i_8_n_3 ;
  wire \col_V_6_reg_877[10]_i_9_n_3 ;
  wire \col_V_6_reg_877[3]_i_2_n_3 ;
  wire \col_V_6_reg_877[4]_i_2_n_3 ;
  wire \col_V_6_reg_877[5]_i_2_n_3 ;
  wire \col_V_6_reg_877[6]_i_2_n_3 ;
  wire [10:0]col_V_6_reg_877_reg;
  wire [0:0]\col_V_6_reg_877_reg[10]_0 ;
  wire col_V_7_reg_352;
  wire \col_V_7_reg_352_reg_n_3_[0] ;
  wire \col_V_7_reg_352_reg_n_3_[10] ;
  wire \col_V_7_reg_352_reg_n_3_[1] ;
  wire \col_V_7_reg_352_reg_n_3_[2] ;
  wire \col_V_7_reg_352_reg_n_3_[3] ;
  wire \col_V_7_reg_352_reg_n_3_[4] ;
  wire \col_V_7_reg_352_reg_n_3_[5] ;
  wire \col_V_7_reg_352_reg_n_3_[6] ;
  wire \col_V_7_reg_352_reg_n_3_[7] ;
  wire \col_V_7_reg_352_reg_n_3_[8] ;
  wire \col_V_7_reg_352_reg_n_3_[9] ;
  wire [10:0]col_V_8_fu_801_p2;
  wire col_V_8_reg_10210;
  wire \col_V_8_reg_1021[10]_i_10_n_3 ;
  wire \col_V_8_reg_1021[10]_i_3_n_3 ;
  wire \col_V_8_reg_1021[10]_i_4_n_3 ;
  wire \col_V_8_reg_1021[10]_i_5_n_3 ;
  wire \col_V_8_reg_1021[10]_i_6_n_3 ;
  wire \col_V_8_reg_1021[10]_i_7_n_3 ;
  wire \col_V_8_reg_1021[10]_i_8_n_3 ;
  wire \col_V_8_reg_1021[10]_i_9_n_3 ;
  wire \col_V_8_reg_1021[3]_i_2_n_3 ;
  wire \col_V_8_reg_1021[4]_i_2_n_3 ;
  wire \col_V_8_reg_1021[5]_i_2_n_3 ;
  wire \col_V_8_reg_1021[6]_i_2_n_3 ;
  wire [10:0]col_V_8_reg_1021_reg;
  wire [0:0]\col_V_8_reg_1021_reg[10]_0 ;
  wire col_V_reg_212;
  wire \col_V_reg_212_reg_n_3_[0] ;
  wire \col_V_reg_212_reg_n_3_[10] ;
  wire \col_V_reg_212_reg_n_3_[1] ;
  wire \col_V_reg_212_reg_n_3_[2] ;
  wire \col_V_reg_212_reg_n_3_[3] ;
  wire \col_V_reg_212_reg_n_3_[4] ;
  wire \col_V_reg_212_reg_n_3_[5] ;
  wire \col_V_reg_212_reg_n_3_[6] ;
  wire \col_V_reg_212_reg_n_3_[7] ;
  wire \col_V_reg_212_reg_n_3_[8] ;
  wire \col_V_reg_212_reg_n_3_[9] ;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  wire [7:0]grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg_reg_0;
  wire [10:0]grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address0;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_170;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_171;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_172;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_173;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_174;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_175;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_176;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_177;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_178;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_179;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_180;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_181;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_182;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_183;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_184;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_185;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_186;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_187;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_188;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_189;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_190;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_191;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_192;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_193;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_194;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_195;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_196;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_197;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_198;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_199;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_200;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_201;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_202;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_203;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_204;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_205;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_206;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_207;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_208;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_209;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_210;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_211;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_212;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_213;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_214;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_215;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_216;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_217;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_218;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_219;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_220;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_221;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_222;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_223;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_224;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_225;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_226;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_227;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_228;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_229;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_230;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_231;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_232;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_233;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_234;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_235;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_236;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_237;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_238;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_239;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_240;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_241;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_242;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_243;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_244;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_245;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_246;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_247;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_248;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_249;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_250;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_251;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_252;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_253;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_254;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_255;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_256;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_257;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_258;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_259;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_26;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_260;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_261;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_262;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_263;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_264;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_265;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_266;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_267;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_268;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_269;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_270;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_271;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_272;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_273;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_274;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_275;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_276;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_277;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_278;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_279;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_280;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_281;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_282;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_283;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_284;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_285;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_286;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_287;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_288;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_289;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_290;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_291;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_292;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_293;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_294;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_295;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_296;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_297;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_298;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_299;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_300;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_301;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_302;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_303;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write;
  wire grp_xFFindMaxRad1_ap_int_32_s_fu_397_ap_return;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_done;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready;
  wire icmp_ln167_reg_882_pp0_iter1_reg;
  wire \icmp_ln167_reg_882_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_ln167_reg_882_reg[0]_0 ;
  wire \icmp_ln167_reg_882_reg[0]_1 ;
  wire \icmp_ln205_reg_965[0]_i_1_n_3 ;
  wire \icmp_ln205_reg_965[0]_i_2_n_3 ;
  wire \icmp_ln205_reg_965[0]_i_3_n_3 ;
  wire \icmp_ln205_reg_965[0]_i_4_n_3 ;
  wire \icmp_ln205_reg_965_reg_n_3_[0] ;
  wire icmp_ln256_reg_1026;
  wire \icmp_ln256_reg_1026_reg[0]_0 ;
  wire icmp_ln878_fu_515_p2;
  wire [10:0]\icmp_ln88_reg_733_reg[0] ;
  wire img_height_c41_empty_n;
  wire img_out_data_full_n;
  wire img_width_c42_empty_n;
  wire internal_empty_n_i_4_n_3;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire [0:0]\l00_buf3_0_reg_306_reg[30] ;
  wire [0:0]\l10_buf5_0_reg_330_reg[30] ;
  wire [0:0]\l10_buf5_0_reg_330_reg[31] ;
  wire [0:0]\l10_buf5_0_reg_330_reg[31]_0 ;
  wire [0:0]\l10_buf_0_reg_318_reg[31] ;
  wire [0:0]\l20_buf78_0_reg_343_reg[30] ;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_4_n_3 ;
  wire \mOutPtr_reg[0] ;
  wire [1:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[0]_3 ;
  wire [1:0]mid_3_reg_955;
  wire [1:0]mid_4_fu_568_p3;
  wire [1:0]mid_4_reg_938;
  wire \mid_4_reg_938[1]_i_2_n_3 ;
  wire \mid_4_reg_938[1]_i_3_n_3 ;
  wire [1:0]mid_reg_293;
  wire p_1_in;
  wire p_7_in;
  wire [7:0]ret_5_reg_1006;
  wire \ret_5_reg_1006[7]_i_1_n_3 ;
  wire [7:0]ret_7_reg_1041;
  wire \ret_7_reg_1041[7]_i_1_n_3 ;
  wire [12:0]row_V_5_fu_775_p2;
  wire [12:0]row_V_5_reg_1011;
  wire \row_V_5_reg_1011_reg[12]_i_1_n_4 ;
  wire \row_V_5_reg_1011_reg[12]_i_1_n_5 ;
  wire \row_V_5_reg_1011_reg[12]_i_1_n_6 ;
  wire \row_V_5_reg_1011_reg[4]_i_1_n_3 ;
  wire \row_V_5_reg_1011_reg[4]_i_1_n_4 ;
  wire \row_V_5_reg_1011_reg[4]_i_1_n_5 ;
  wire \row_V_5_reg_1011_reg[4]_i_1_n_6 ;
  wire \row_V_5_reg_1011_reg[8]_i_1_n_3 ;
  wire \row_V_5_reg_1011_reg[8]_i_1_n_4 ;
  wire \row_V_5_reg_1011_reg[8]_i_1_n_5 ;
  wire \row_V_5_reg_1011_reg[8]_i_1_n_6 ;
  wire row_V_reg_315;
  wire \row_V_reg_315_reg_n_3_[0] ;
  wire \row_V_reg_315_reg_n_3_[10] ;
  wire \row_V_reg_315_reg_n_3_[11] ;
  wire \row_V_reg_315_reg_n_3_[12] ;
  wire \row_V_reg_315_reg_n_3_[1] ;
  wire \row_V_reg_315_reg_n_3_[2] ;
  wire \row_V_reg_315_reg_n_3_[3] ;
  wire \row_V_reg_315_reg_n_3_[4] ;
  wire \row_V_reg_315_reg_n_3_[5] ;
  wire \row_V_reg_315_reg_n_3_[6] ;
  wire \row_V_reg_315_reg_n_3_[7] ;
  wire \row_V_reg_315_reg_n_3_[8] ;
  wire \row_V_reg_315_reg_n_3_[9] ;
  wire [12:0]row_ind_V_3_fu_781_p2;
  wire row_ind_V_4_reg_1016;
  wire \row_ind_V_4_reg_1016[12]_i_3_n_3 ;
  wire \row_ind_V_4_reg_1016[12]_i_4_n_3 ;
  wire \row_ind_V_4_reg_1016_reg[12]_i_2_n_4 ;
  wire \row_ind_V_4_reg_1016_reg[12]_i_2_n_5 ;
  wire \row_ind_V_4_reg_1016_reg[12]_i_2_n_6 ;
  wire \row_ind_V_4_reg_1016_reg[4]_i_1_n_3 ;
  wire \row_ind_V_4_reg_1016_reg[4]_i_1_n_4 ;
  wire \row_ind_V_4_reg_1016_reg[4]_i_1_n_5 ;
  wire \row_ind_V_4_reg_1016_reg[4]_i_1_n_6 ;
  wire \row_ind_V_4_reg_1016_reg[8]_i_1_n_3 ;
  wire \row_ind_V_4_reg_1016_reg[8]_i_1_n_4 ;
  wire \row_ind_V_4_reg_1016_reg[8]_i_1_n_5 ;
  wire \row_ind_V_4_reg_1016_reg[8]_i_1_n_6 ;
  wire \row_ind_V_4_reg_1016_reg_n_3_[0] ;
  wire \row_ind_V_4_reg_1016_reg_n_3_[10] ;
  wire \row_ind_V_4_reg_1016_reg_n_3_[11] ;
  wire \row_ind_V_4_reg_1016_reg_n_3_[12] ;
  wire \row_ind_V_4_reg_1016_reg_n_3_[1] ;
  wire \row_ind_V_4_reg_1016_reg_n_3_[2] ;
  wire \row_ind_V_4_reg_1016_reg_n_3_[3] ;
  wire \row_ind_V_4_reg_1016_reg_n_3_[4] ;
  wire \row_ind_V_4_reg_1016_reg_n_3_[5] ;
  wire \row_ind_V_4_reg_1016_reg_n_3_[6] ;
  wire \row_ind_V_4_reg_1016_reg_n_3_[7] ;
  wire \row_ind_V_4_reg_1016_reg_n_3_[8] ;
  wire \row_ind_V_4_reg_1016_reg_n_3_[9] ;
  wire \row_ind_V_reg_327_reg_n_3_[0] ;
  wire \row_ind_V_reg_327_reg_n_3_[10] ;
  wire \row_ind_V_reg_327_reg_n_3_[11] ;
  wire \row_ind_V_reg_327_reg_n_3_[12] ;
  wire \row_ind_V_reg_327_reg_n_3_[1] ;
  wire \row_ind_V_reg_327_reg_n_3_[2] ;
  wire \row_ind_V_reg_327_reg_n_3_[3] ;
  wire \row_ind_V_reg_327_reg_n_3_[4] ;
  wire \row_ind_V_reg_327_reg_n_3_[5] ;
  wire \row_ind_V_reg_327_reg_n_3_[6] ;
  wire \row_ind_V_reg_327_reg_n_3_[7] ;
  wire \row_ind_V_reg_327_reg_n_3_[8] ;
  wire \row_ind_V_reg_327_reg_n_3_[9] ;
  wire thresh_data_empty_n;
  wire [30:0]\tmp_V_reg_737_reg[30] ;
  wire [30:0]tmp_V_reg_891;
  wire tmp_V_reg_8910;
  wire [0:0]tp_3_fu_658_p3;
  wire \tp_3_reg_960[0]_i_3_n_3 ;
  wire \tp_3_reg_960[0]_i_4_n_3 ;
  wire \tp_3_reg_960[0]_i_5_n_3 ;
  wire \tp_3_reg_960[0]_i_6_n_3 ;
  wire \tp_3_reg_960[1]_i_1_n_3 ;
  wire \tp_3_reg_960_reg_n_3_[0] ;
  wire \tp_3_reg_960_reg_n_3_[1] ;
  wire \tp_4_reg_944[0]_i_1_n_3 ;
  wire \tp_4_reg_944[1]_i_1_n_3 ;
  wire \tp_4_reg_944_reg_n_3_[0] ;
  wire \tp_4_reg_944_reg_n_3_[1] ;
  wire [1:0]tp_reg_282;
  wire [1:0]trunc_ln878_reg_923;
  wire \trunc_ln878_reg_923[0]_i_1_n_3 ;
  wire \trunc_ln878_reg_923[1]_i_1_n_3 ;
  wire xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start;
  wire [10:0]zext_ln178_reg_918;
  wire [10:0]\zext_ln178_reg_918_reg[10]_0 ;
  wire [10:0]zext_ln534_reg_886_reg;
  wire [3:0]\NLW_ap_CS_fsm_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__6_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[9]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_row_V_5_reg_1011_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_ind_V_4_reg_1016_reg[12]_i_2_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Max_2_reg_1000[0]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(\icmp_ln205_reg_965_reg_n_3_[0] ),
        .O(Max_2_reg_10000));
  FDRE \Max_2_reg_1000_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\Max_2_reg_1000_reg[0]_0 ),
        .Q(Max_2_reg_1000),
        .R(1'b0));
  FDRE \Max_reg_1036_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(grp_xFFindMaxRad1_ap_int_32_s_fu_397_ap_return),
        .Q(Max_reg_1036),
        .R(1'b0));
  FDRE \P0_V_0_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P0_V_1_reg_339[0]),
        .Q(P0_V_0_reg_260[0]),
        .R(1'b0));
  FDRE \P0_V_0_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P0_V_1_reg_339[1]),
        .Q(P0_V_0_reg_260[1]),
        .R(1'b0));
  FDRE \P0_V_0_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P0_V_1_reg_339[2]),
        .Q(P0_V_0_reg_260[2]),
        .R(1'b0));
  FDRE \P0_V_0_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P0_V_1_reg_339[3]),
        .Q(P0_V_0_reg_260[3]),
        .R(1'b0));
  FDRE \P0_V_0_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P0_V_1_reg_339[4]),
        .Q(P0_V_0_reg_260[4]),
        .R(1'b0));
  FDRE \P0_V_0_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P0_V_1_reg_339[5]),
        .Q(P0_V_0_reg_260[5]),
        .R(1'b0));
  FDRE \P0_V_0_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P0_V_1_reg_339[6]),
        .Q(P0_V_0_reg_260[6]),
        .R(1'b0));
  FDRE \P0_V_0_reg_260_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(P0_V_1_reg_339[7]),
        .Q(P0_V_0_reg_260[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \P0_V_1_reg_339[7]_i_1 
       (.I0(img_out_data_full_n),
        .I1(ap_CS_fsm_state10),
        .I2(\icmp_ln205_reg_965_reg_n_3_[0] ),
        .O(P0_V_1_reg_3390));
  FDRE \P0_V_1_reg_339_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[0]),
        .Q(P0_V_1_reg_339[0]),
        .R(P0_V_1_reg_3390));
  FDRE \P0_V_1_reg_339_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[1]),
        .Q(P0_V_1_reg_339[1]),
        .R(P0_V_1_reg_3390));
  FDRE \P0_V_1_reg_339_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[2]),
        .Q(P0_V_1_reg_339[2]),
        .R(P0_V_1_reg_3390));
  FDRE \P0_V_1_reg_339_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[3]),
        .Q(P0_V_1_reg_339[3]),
        .R(P0_V_1_reg_3390));
  FDRE \P0_V_1_reg_339_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[4]),
        .Q(P0_V_1_reg_339[4]),
        .R(P0_V_1_reg_3390));
  FDRE \P0_V_1_reg_339_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[5]),
        .Q(P0_V_1_reg_339[5]),
        .R(P0_V_1_reg_3390));
  FDRE \P0_V_1_reg_339_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[6]),
        .Q(P0_V_1_reg_339[6]),
        .R(P0_V_1_reg_3390));
  FDRE \P0_V_1_reg_339_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[7]),
        .Q(P0_V_1_reg_339[7]),
        .R(P0_V_1_reg_3390));
  FDRE \P0_V_reg_969_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[0]),
        .Q(P0_V_reg_969[0]),
        .R(1'b0));
  FDRE \P0_V_reg_969_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[1]),
        .Q(P0_V_reg_969[1]),
        .R(1'b0));
  FDRE \P0_V_reg_969_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[2]),
        .Q(P0_V_reg_969[2]),
        .R(1'b0));
  FDRE \P0_V_reg_969_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[3]),
        .Q(P0_V_reg_969[3]),
        .R(1'b0));
  FDRE \P0_V_reg_969_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[4]),
        .Q(P0_V_reg_969[4]),
        .R(1'b0));
  FDRE \P0_V_reg_969_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[5]),
        .Q(P0_V_reg_969[5]),
        .R(1'b0));
  FDRE \P0_V_reg_969_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[6]),
        .Q(P0_V_reg_969[6]),
        .R(1'b0));
  FDRE \P0_V_reg_969_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[7]),
        .Q(P0_V_reg_969[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__14 
       (.I0(Q[4]),
        .I1(img_out_data_full_n),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(ap_CS_fsm_state1),
        .O(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_done));
  LUT6 #(
    .INIT(64'hEEEE2EEEEEEEEEEE)) 
    \ap_CS_fsm[0]_i_1__15 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(img_height_c41_empty_n),
        .I3(img_width_c42_empty_n),
        .I4(ap_done_reg),
        .I5(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start),
        .O(\ap_CS_fsm_reg[0]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \ap_CS_fsm[0]_i_1__16 
       (.I0(\ap_CS_fsm_reg[0]_3 ),
        .I1(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready),
        .I2(\mOutPtr_reg[0]_0 [0]),
        .O(\ap_CS_fsm_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(\col_V_8_reg_1021_reg[10]_0 ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q[2]),
        .O(ap_NS_fsm[10]));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    \ap_CS_fsm[10]_i_3 
       (.I0(col_V_8_reg_1021_reg[10]),
        .I1(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .I2(\col_V_7_reg_352_reg_n_3_[10] ),
        .I3(\icmp_ln88_reg_733_reg[0] [10]),
        .I4(\col_V_8_reg_1021[10]_i_3_n_3 ),
        .I5(\icmp_ln88_reg_733_reg[0] [9]),
        .O(\ap_CS_fsm[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \ap_CS_fsm[10]_i_4 
       (.I0(\col_V_8_reg_1021[10]_i_4_n_3 ),
        .I1(\icmp_ln88_reg_733_reg[0] [7]),
        .I2(\icmp_ln88_reg_733_reg[0] [8]),
        .I3(\col_V_8_reg_1021[10]_i_7_n_3 ),
        .I4(\icmp_ln88_reg_733_reg[0] [6]),
        .I5(\col_V_8_reg_1021[10]_i_6_n_3 ),
        .O(\ap_CS_fsm[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \ap_CS_fsm[10]_i_5 
       (.I0(\col_V_8_reg_1021[10]_i_9_n_3 ),
        .I1(\icmp_ln88_reg_733_reg[0] [4]),
        .I2(\icmp_ln88_reg_733_reg[0] [5]),
        .I3(\col_V_8_reg_1021[10]_i_10_n_3 ),
        .I4(\icmp_ln88_reg_733_reg[0] [3]),
        .I5(\ap_CS_fsm[10]_i_7_n_3 ),
        .O(\ap_CS_fsm[10]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \ap_CS_fsm[10]_i_6 
       (.I0(\ap_CS_fsm[10]_i_8_n_3 ),
        .I1(\icmp_ln88_reg_733_reg[0] [1]),
        .I2(\icmp_ln88_reg_733_reg[0] [2]),
        .I3(\ap_CS_fsm[10]_i_9_n_3 ),
        .I4(\icmp_ln88_reg_733_reg[0] [0]),
        .I5(col_V_8_fu_801_p2[0]),
        .O(\ap_CS_fsm[10]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \ap_CS_fsm[10]_i_7 
       (.I0(col_V_8_reg_1021_reg[3]),
        .I1(icmp_ln256_reg_1026),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q[2]),
        .I4(\col_V_7_reg_352_reg_n_3_[3] ),
        .O(\ap_CS_fsm[10]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \ap_CS_fsm[10]_i_8 
       (.I0(col_V_8_reg_1021_reg[1]),
        .I1(icmp_ln256_reg_1026),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q[2]),
        .I4(\col_V_7_reg_352_reg_n_3_[1] ),
        .O(\ap_CS_fsm[10]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \ap_CS_fsm[10]_i_9 
       (.I0(col_V_8_reg_1021_reg[2]),
        .I1(icmp_ln256_reg_1026),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q[2]),
        .I4(\col_V_7_reg_352_reg_n_3_[2] ),
        .O(\ap_CS_fsm[10]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(img_out_data_full_n),
        .I2(Q[4]),
        .O(ap_NS_fsm[13]));
  LUT6 #(
    .INIT(64'hEEEFEFEFAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__15 
       (.I0(ap_NS_fsm117_out),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(\col_V_6_reg_877_reg[10]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h1111D11111111111)) 
    \ap_CS_fsm[1]_i_1__16 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(\SRL_SIG_reg[1][0] [0]),
        .I2(img_height_c41_empty_n),
        .I3(img_width_c42_empty_n),
        .I4(ap_done_reg),
        .I5(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start),
        .O(\ap_CS_fsm_reg[0]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \ap_CS_fsm[1]_i_1__17 
       (.I0(\mOutPtr_reg[0]_0 [0]),
        .I1(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready),
        .I2(\ap_CS_fsm_reg[0]_3 ),
        .O(\ap_CS_fsm_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_2__12 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_CS_fsm_state1),
        .O(ap_NS_fsm117_out));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'hF2220000)) 
    \ap_CS_fsm[1]_i_2__14 
       (.I0(ap_CS_fsm_state1),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(img_out_data_full_n),
        .I3(Q[4]),
        .I4(\SRL_SIG_reg[1][0] [1]),
        .O(\ap_CS_fsm_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFE00FE00FE000000)) 
    \ap_CS_fsm[1]_i_2__15 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done),
        .I3(\mOutPtr_reg[0]_0 [1]),
        .I4(internal_empty_n_reg_0),
        .I5(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .O(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready));
  LUT5 #(
    .INIT(32'h0000AA80)) 
    \ap_CS_fsm[2]_i_1__11 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\col_V_6_reg_877_reg[10]_0 ),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    \ap_CS_fsm[2]_i_3__6 
       (.I0(col_V_6_reg_877_reg[10]),
        .I1(buf_V_0_U_n_4),
        .I2(\col_V_reg_212_reg_n_3_[10] ),
        .I3(\icmp_ln88_reg_733_reg[0] [10]),
        .I4(\col_V_6_reg_877[10]_i_3_n_3 ),
        .I5(\icmp_ln88_reg_733_reg[0] [9]),
        .O(\ap_CS_fsm[2]_i_3__6_n_3 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \ap_CS_fsm[2]_i_4__6 
       (.I0(\col_V_6_reg_877[10]_i_4_n_3 ),
        .I1(\icmp_ln88_reg_733_reg[0] [7]),
        .I2(\icmp_ln88_reg_733_reg[0] [8]),
        .I3(\col_V_6_reg_877[10]_i_7_n_3 ),
        .I4(\icmp_ln88_reg_733_reg[0] [6]),
        .I5(\col_V_6_reg_877[10]_i_6_n_3 ),
        .O(\ap_CS_fsm[2]_i_4__6_n_3 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \ap_CS_fsm[2]_i_5__6 
       (.I0(\col_V_6_reg_877[10]_i_9_n_3 ),
        .I1(\icmp_ln88_reg_733_reg[0] [4]),
        .I2(\icmp_ln88_reg_733_reg[0] [5]),
        .I3(\col_V_6_reg_877[10]_i_10_n_3 ),
        .I4(\icmp_ln88_reg_733_reg[0] [3]),
        .I5(\ap_CS_fsm[2]_i_7_n_3 ),
        .O(\ap_CS_fsm[2]_i_5__6_n_3 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \ap_CS_fsm[2]_i_6__6 
       (.I0(\ap_CS_fsm[2]_i_8_n_3 ),
        .I1(\icmp_ln88_reg_733_reg[0] [1]),
        .I2(\icmp_ln88_reg_733_reg[0] [2]),
        .I3(\ap_CS_fsm[2]_i_9_n_3 ),
        .I4(\icmp_ln88_reg_733_reg[0] [0]),
        .I5(col_V_6_fu_487_p2[0]),
        .O(\ap_CS_fsm[2]_i_6__6_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(col_V_6_reg_877_reg[3]),
        .I1(\icmp_ln167_reg_882_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[0]),
        .I4(\col_V_reg_212_reg_n_3_[3] ),
        .O(\ap_CS_fsm[2]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(col_V_6_reg_877_reg[1]),
        .I1(\icmp_ln167_reg_882_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[0]),
        .I4(\col_V_reg_212_reg_n_3_[1] ),
        .O(\ap_CS_fsm[2]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(col_V_6_reg_877_reg[2]),
        .I1(\icmp_ln167_reg_882_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[0]),
        .I4(\col_V_reg_212_reg_n_3_[2] ),
        .O(\ap_CS_fsm[2]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__8 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state5),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln878_fu_515_p2),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(ap_CS_fsm_state10),
        .I1(img_out_data_full_n),
        .I2(\icmp_ln205_reg_965_reg_n_3_[0] ),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(icmp_ln878_fu_515_p2),
        .I1(ap_CS_fsm_state6),
        .I2(\col_V_8_reg_1021_reg[10]_0 ),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[2]),
        .O(ap_NS_fsm[9]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[9]_i_10 
       (.I0(zext_ln178_reg_918[5]),
        .I1(\row_V_reg_315_reg_n_3_[5] ),
        .I2(zext_ln178_reg_918[4]),
        .I3(\row_V_reg_315_reg_n_3_[4] ),
        .O(\ap_CS_fsm[9]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[9]_i_11 
       (.I0(zext_ln178_reg_918[3]),
        .I1(\row_V_reg_315_reg_n_3_[3] ),
        .I2(zext_ln178_reg_918[2]),
        .I3(\row_V_reg_315_reg_n_3_[2] ),
        .O(\ap_CS_fsm[9]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[9]_i_12 
       (.I0(zext_ln178_reg_918[1]),
        .I1(\row_V_reg_315_reg_n_3_[1] ),
        .I2(zext_ln178_reg_918[0]),
        .I3(\row_V_reg_315_reg_n_3_[0] ),
        .O(\ap_CS_fsm[9]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[9]_i_13 
       (.I0(\row_V_reg_315_reg_n_3_[7] ),
        .I1(zext_ln178_reg_918[7]),
        .I2(\row_V_reg_315_reg_n_3_[6] ),
        .I3(zext_ln178_reg_918[6]),
        .O(\ap_CS_fsm[9]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[9]_i_14 
       (.I0(\row_V_reg_315_reg_n_3_[5] ),
        .I1(zext_ln178_reg_918[5]),
        .I2(\row_V_reg_315_reg_n_3_[4] ),
        .I3(zext_ln178_reg_918[4]),
        .O(\ap_CS_fsm[9]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[9]_i_15 
       (.I0(\row_V_reg_315_reg_n_3_[3] ),
        .I1(zext_ln178_reg_918[3]),
        .I2(\row_V_reg_315_reg_n_3_[2] ),
        .I3(zext_ln178_reg_918[2]),
        .O(\ap_CS_fsm[9]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[9]_i_16 
       (.I0(\row_V_reg_315_reg_n_3_[1] ),
        .I1(zext_ln178_reg_918[1]),
        .I2(\row_V_reg_315_reg_n_3_[0] ),
        .I3(zext_ln178_reg_918[0]),
        .O(\ap_CS_fsm[9]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[9]_i_4 
       (.I0(zext_ln178_reg_918[10]),
        .I1(\row_V_reg_315_reg_n_3_[11] ),
        .I2(\row_V_reg_315_reg_n_3_[10] ),
        .O(\ap_CS_fsm[9]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[9]_i_5 
       (.I0(zext_ln178_reg_918[9]),
        .I1(\row_V_reg_315_reg_n_3_[9] ),
        .I2(zext_ln178_reg_918[8]),
        .I3(\row_V_reg_315_reg_n_3_[8] ),
        .O(\ap_CS_fsm[9]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[9]_i_6 
       (.I0(\row_V_reg_315_reg_n_3_[12] ),
        .O(\ap_CS_fsm[9]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h41)) 
    \ap_CS_fsm[9]_i_7 
       (.I0(\row_V_reg_315_reg_n_3_[11] ),
        .I1(\row_V_reg_315_reg_n_3_[10] ),
        .I2(zext_ln178_reg_918[10]),
        .O(\ap_CS_fsm[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[9]_i_8 
       (.I0(\row_V_reg_315_reg_n_3_[9] ),
        .I1(zext_ln178_reg_918[9]),
        .I2(\row_V_reg_315_reg_n_3_[8] ),
        .I3(zext_ln178_reg_918[8]),
        .O(\ap_CS_fsm[9]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[9]_i_9 
       (.I0(zext_ln178_reg_918[7]),
        .I1(\row_V_reg_315_reg_n_3_[7] ),
        .I2(zext_ln178_reg_918[6]),
        .I3(\row_V_reg_315_reg_n_3_[6] ),
        .O(\ap_CS_fsm[9]_i_9_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_done),
        .Q(ap_CS_fsm_state1),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(Q[3]),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[10]_i_2 
       (.CI(1'b0),
        .CO({\col_V_8_reg_1021_reg[10]_0 ,\ap_CS_fsm_reg[10]_i_2_n_4 ,\ap_CS_fsm_reg[10]_i_2_n_5 ,\ap_CS_fsm_reg[10]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[10]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[10]_i_3_n_3 ,\ap_CS_fsm[10]_i_4_n_3 ,\ap_CS_fsm[10]_i_5_n_3 ,\ap_CS_fsm[10]_i_6_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state15),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state16),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(Q[4]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__6 
       (.CI(1'b0),
        .CO({\col_V_6_reg_877_reg[10]_0 ,\ap_CS_fsm_reg[2]_i_2__6_n_4 ,\ap_CS_fsm_reg[2]_i_2__6_n_5 ,\ap_CS_fsm_reg[2]_i_2__6_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_3__6_n_3 ,\ap_CS_fsm[2]_i_4__6_n_3 ,\ap_CS_fsm[2]_i_5__6_n_3 ,\ap_CS_fsm[2]_i_6__6_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state11),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(Q[2]),
        .R(SS));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[9]_i_2 
       (.CI(\ap_CS_fsm_reg[9]_i_3_n_3 ),
        .CO({\NLW_ap_CS_fsm_reg[9]_i_2_CO_UNCONNECTED [3],icmp_ln878_fu_515_p2,\ap_CS_fsm_reg[9]_i_2_n_5 ,\ap_CS_fsm_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[9]_i_4_n_3 ,\ap_CS_fsm[9]_i_5_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[9]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[9]_i_6_n_3 ,\ap_CS_fsm[9]_i_7_n_3 ,\ap_CS_fsm[9]_i_8_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[9]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[9]_i_3_n_3 ,\ap_CS_fsm_reg[9]_i_3_n_4 ,\ap_CS_fsm_reg[9]_i_3_n_5 ,\ap_CS_fsm_reg[9]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[9]_i_9_n_3 ,\ap_CS_fsm[9]_i_10_n_3 ,\ap_CS_fsm[9]_i_11_n_3 ,\ap_CS_fsm[9]_i_12_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[9]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[9]_i_13_n_3 ,\ap_CS_fsm[9]_i_14_n_3 ,\ap_CS_fsm[9]_i_15_n_3 ,\ap_CS_fsm[9]_i_16_n_3 }));
  LUT5 #(
    .INIT(32'hA8A800A8)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(ap_done_reg),
        .I3(\mOutPtr_reg[0]_0 [1]),
        .I4(ap_done_reg_reg),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1__11
       (.I0(p_7_in),
        .I1(\col_V_6_reg_877_reg[10]_0 ),
        .I2(ap_CS_fsm_state1),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__11_n_3));
  LUT4 #(
    .INIT(16'hAA8A)) 
    ap_enable_reg_pp0_iter0_i_2__5
       (.I0(Q[0]),
        .I1(\icmp_ln167_reg_882_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(thresh_data_empty_n),
        .O(p_7_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__11_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5575003000000000)) 
    ap_enable_reg_pp0_iter1_i_1__10
       (.I0(\col_V_6_reg_877_reg[10]_0 ),
        .I1(thresh_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\icmp_ln167_reg_882_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__10_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__10_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter2_i_1__5
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_CS_fsm_state1),
        .I2(ap_enable_reg_pp0_iter2_reg_n_3),
        .I3(buf_V_1_U_n_4),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__5_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777070000000000)) 
    ap_enable_reg_pp1_iter0_i_1__3
       (.I0(\col_V_8_reg_1021_reg[10]_0 ),
        .I1(Q[2]),
        .I2(icmp_ln878_fu_515_p2),
        .I3(ap_CS_fsm_state6),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__3_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp1_iter1_i_1__3
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\col_V_8_reg_1021_reg[10]_0 ),
        .O(ap_enable_reg_pp1_iter1_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__3_n_3),
        .Q(ap_enable_reg_pp1_iter1),
        .R(SS));
  LUT6 #(
    .INIT(64'hAAA8AAA80000AAA8)) 
    ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done),
        .I4(\mOutPtr_reg[0]_0 [1]),
        .I5(ap_done_reg_reg),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h000000000002AAAA)) 
    ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done),
        .I4(\mOutPtr_reg[0]_0 [1]),
        .I5(ap_done_reg_reg),
        .O(ap_rst_n_1));
  FDRE \bottom_V_3_reg_950_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(bottom_V_4_fu_552_p3[0]),
        .Q(bottom_V_3_reg_950[0]),
        .R(1'b0));
  FDRE \bottom_V_3_reg_950_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(bottom_V_4_fu_552_p3[1]),
        .Q(bottom_V_3_reg_950[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \bottom_V_4_reg_932[0]_i_1 
       (.I0(\tp_3_reg_960[0]_i_4_n_3 ),
        .I1(\tp_3_reg_960[0]_i_3_n_3 ),
        .I2(bottom_V_reg_304[0]),
        .O(bottom_V_4_fu_552_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \bottom_V_4_reg_932[1]_i_1 
       (.I0(bottom_V_reg_304[1]),
        .I1(\tp_3_reg_960[0]_i_3_n_3 ),
        .I2(\tp_3_reg_960[0]_i_4_n_3 ),
        .I3(\row_ind_V_reg_327_reg_n_3_[1] ),
        .O(bottom_V_4_fu_552_p3[1]));
  FDRE \bottom_V_4_reg_932_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(bottom_V_4_fu_552_p3[0]),
        .Q(bottom_V_4_reg_932[0]),
        .R(1'b0));
  FDRE \bottom_V_4_reg_932_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(bottom_V_4_fu_552_p3[1]),
        .Q(bottom_V_4_reg_932[1]),
        .R(1'b0));
  FDRE \bottom_V_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(bottom_V_4_reg_932[0]),
        .Q(bottom_V_reg_304[0]),
        .R(1'b0));
  FDRE \bottom_V_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(bottom_V_4_reg_932[1]),
        .Q(bottom_V_reg_304[1]),
        .R(1'b0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0 buf_V_0_U
       (.Q({ap_CS_fsm_state15,Q[2],ap_CS_fsm_state8,Q[0]}),
        .WEA(buf_V_0_ce1),
        .addr1(buf_V_0_address1),
        .\ap_CS_fsm_reg[11] (buf_V_0_U_n_3),
        .\ap_CS_fsm_reg[9] (buf_V_0_U_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .buf1_load_reg_7700(buf1_load_reg_7700),
        .ce0(buf_V_0_ce0),
        .d1(buf_V_0_d1),
        .\icmp_ln167_reg_882_reg[0] (buf_V_0_U_n_4),
        .q0(buf_load_reg_763),
        .ram_reg_0(\icmp_ln167_reg_882_reg[0]_0 ),
        .ram_reg_0_0(ap_enable_reg_pp0_iter1_reg_0),
        .ram_reg_0_1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address0),
        .we1(buf_V_0_we1));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_52 buf_V_1_U
       (.Q(bottom_V_3_reg_950),
        .WEA(buf_V_1_ce1),
        .addr1(buf_V_1_address1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg_0(\icmp_ln167_reg_882_reg[0]_0 ),
        .\bottom_V_3_reg_950_reg[1] (buf_V_1_U_n_3),
        .buf1_load_reg_7700(buf1_load_reg_7700),
        .ce0(buf_V_0_ce0),
        .d1(buf_V_1_d1),
        .icmp_ln167_reg_882_pp0_iter1_reg(icmp_ln167_reg_882_pp0_iter1_reg),
        .internal_empty_n_reg(buf_V_1_U_n_4),
        .q0(buf1_load_reg_770),
        .ram_reg_0(buf_V_0_U_n_5),
        .ram_reg_0_0(ap_enable_reg_pp0_iter2_reg_n_3),
        .ram_reg_0_1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address0),
        .thresh_data_empty_n(thresh_data_empty_n),
        .we1(buf_V_1_we1));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_53 buf_V_2_U
       (.D(buf1_V_fu_514_p5),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address0),
        .addr1(buf_V_2_address1),
        .ap_clk(ap_clk),
        .\buf0_V_reg_784_reg[31] (buf_load_reg_763),
        .\buf0_V_reg_784_reg[31]_0 (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_302),
        .\buf0_V_reg_784_reg[31]_1 (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_303),
        .\buf1_V_reg_789_reg[31] (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_298),
        .\buf1_V_reg_789_reg[31]_0 (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_299),
        .buf1_load_reg_7700(buf1_load_reg_7700),
        .\buf2_V_reg_794_reg[31] (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_300),
        .\buf2_V_reg_794_reg[31]_0 (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_301),
        .ce0(buf_V_0_ce0),
        .ce1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_26),
        .d1(buf_V_2_d1),
        .q0(buf1_load_reg_770),
        .ram_reg_1(buf2_V_fu_522_p5),
        .ram_reg_1_0(buf0_V_fu_506_p5),
        .we1(buf_V_2_we1));
  FDRE \call_ret_reg_1030_0_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[0]),
        .Q(call_ret_reg_1030_0[0]),
        .R(1'b0));
  FDRE \call_ret_reg_1030_0_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[1]),
        .Q(call_ret_reg_1030_0[1]),
        .R(1'b0));
  FDRE \call_ret_reg_1030_0_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[2]),
        .Q(call_ret_reg_1030_0[2]),
        .R(1'b0));
  FDRE \call_ret_reg_1030_0_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[3]),
        .Q(call_ret_reg_1030_0[3]),
        .R(1'b0));
  FDRE \call_ret_reg_1030_0_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[4]),
        .Q(call_ret_reg_1030_0[4]),
        .R(1'b0));
  FDRE \call_ret_reg_1030_0_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[5]),
        .Q(call_ret_reg_1030_0[5]),
        .R(1'b0));
  FDRE \call_ret_reg_1030_0_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[6]),
        .Q(call_ret_reg_1030_0[6]),
        .R(1'b0));
  FDRE \call_ret_reg_1030_0_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0[7]),
        .Q(call_ret_reg_1030_0[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_6_reg_877[0]_i_1 
       (.I0(col_V_6_reg_877_reg[0]),
        .I1(\icmp_ln167_reg_882_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[0]),
        .I4(\col_V_reg_212_reg_n_3_[0] ),
        .O(col_V_6_fu_487_p2[0]));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \col_V_6_reg_877[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(thresh_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\icmp_ln167_reg_882_reg[0]_0 ),
        .I4(Q[0]),
        .O(col_V_6_reg_8770));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_6_reg_877[10]_i_10 
       (.I0(col_V_6_reg_877_reg[5]),
        .I1(\icmp_ln167_reg_882_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[0]),
        .I4(\col_V_reg_212_reg_n_3_[5] ),
        .O(\col_V_6_reg_877[10]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \col_V_6_reg_877[10]_i_2 
       (.I0(\col_V_6_reg_877[10]_i_3_n_3 ),
        .I1(\col_V_6_reg_877[10]_i_4_n_3 ),
        .I2(\col_V_6_reg_877[10]_i_5_n_3 ),
        .I3(\col_V_6_reg_877[10]_i_6_n_3 ),
        .I4(\col_V_6_reg_877[10]_i_7_n_3 ),
        .I5(\col_V_6_reg_877[10]_i_8_n_3 ),
        .O(col_V_6_fu_487_p2[10]));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_6_reg_877[10]_i_3 
       (.I0(col_V_6_reg_877_reg[9]),
        .I1(\icmp_ln167_reg_882_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[0]),
        .I4(\col_V_reg_212_reg_n_3_[9] ),
        .O(\col_V_6_reg_877[10]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_6_reg_877[10]_i_4 
       (.I0(col_V_6_reg_877_reg[7]),
        .I1(\icmp_ln167_reg_882_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[0]),
        .I4(\col_V_reg_212_reg_n_3_[7] ),
        .O(\col_V_6_reg_877[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFFFEF)) 
    \col_V_6_reg_877[10]_i_5 
       (.I0(\col_V_6_reg_877[10]_i_9_n_3 ),
        .I1(\col_V_6_reg_877[4]_i_2_n_3 ),
        .I2(\col_V_reg_212_reg_n_3_[3] ),
        .I3(buf_V_0_U_n_4),
        .I4(col_V_6_reg_877_reg[3]),
        .I5(\col_V_6_reg_877[10]_i_10_n_3 ),
        .O(\col_V_6_reg_877[10]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_6_reg_877[10]_i_6 
       (.I0(col_V_6_reg_877_reg[6]),
        .I1(\icmp_ln167_reg_882_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[0]),
        .I4(\col_V_reg_212_reg_n_3_[6] ),
        .O(\col_V_6_reg_877[10]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_6_reg_877[10]_i_7 
       (.I0(col_V_6_reg_877_reg[8]),
        .I1(\icmp_ln167_reg_882_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[0]),
        .I4(\col_V_reg_212_reg_n_3_[8] ),
        .O(\col_V_6_reg_877[10]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_6_reg_877[10]_i_8 
       (.I0(col_V_6_reg_877_reg[10]),
        .I1(\icmp_ln167_reg_882_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[0]),
        .I4(\col_V_reg_212_reg_n_3_[10] ),
        .O(\col_V_6_reg_877[10]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_6_reg_877[10]_i_9 
       (.I0(col_V_6_reg_877_reg[4]),
        .I1(\icmp_ln167_reg_882_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[0]),
        .I4(\col_V_reg_212_reg_n_3_[4] ),
        .O(\col_V_6_reg_877[10]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_V_6_reg_877[1]_i_1 
       (.I0(\col_V_reg_212_reg_n_3_[0] ),
        .I1(col_V_6_reg_877_reg[0]),
        .I2(\col_V_reg_212_reg_n_3_[1] ),
        .I3(buf_V_0_U_n_4),
        .I4(col_V_6_reg_877_reg[1]),
        .O(col_V_6_fu_487_p2[1]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_6_reg_877[2]_i_1 
       (.I0(col_V_6_reg_877_reg[1]),
        .I1(\col_V_reg_212_reg_n_3_[1] ),
        .I2(col_V_6_fu_487_p2[0]),
        .I3(\col_V_reg_212_reg_n_3_[2] ),
        .I4(buf_V_0_U_n_4),
        .I5(col_V_6_reg_877_reg[2]),
        .O(col_V_6_fu_487_p2[2]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_6_reg_877[3]_i_1 
       (.I0(col_V_6_reg_877_reg[2]),
        .I1(\col_V_reg_212_reg_n_3_[2] ),
        .I2(\col_V_6_reg_877[3]_i_2_n_3 ),
        .I3(\col_V_reg_212_reg_n_3_[3] ),
        .I4(buf_V_0_U_n_4),
        .I5(col_V_6_reg_877_reg[3]),
        .O(col_V_6_fu_487_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \col_V_6_reg_877[3]_i_2 
       (.I0(\col_V_reg_212_reg_n_3_[0] ),
        .I1(col_V_6_reg_877_reg[0]),
        .I2(\col_V_reg_212_reg_n_3_[1] ),
        .I3(buf_V_0_U_n_4),
        .I4(col_V_6_reg_877_reg[1]),
        .O(\col_V_6_reg_877[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_6_reg_877[4]_i_1 
       (.I0(col_V_6_reg_877_reg[3]),
        .I1(\col_V_reg_212_reg_n_3_[3] ),
        .I2(\col_V_6_reg_877[4]_i_2_n_3 ),
        .I3(\col_V_reg_212_reg_n_3_[4] ),
        .I4(buf_V_0_U_n_4),
        .I5(col_V_6_reg_877_reg[4]),
        .O(col_V_6_fu_487_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_6_reg_877[4]_i_2 
       (.I0(col_V_6_reg_877_reg[1]),
        .I1(\col_V_reg_212_reg_n_3_[1] ),
        .I2(col_V_6_fu_487_p2[0]),
        .I3(\col_V_reg_212_reg_n_3_[2] ),
        .I4(buf_V_0_U_n_4),
        .I5(col_V_6_reg_877_reg[2]),
        .O(\col_V_6_reg_877[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_6_reg_877[5]_i_1 
       (.I0(col_V_6_reg_877_reg[4]),
        .I1(\col_V_reg_212_reg_n_3_[4] ),
        .I2(\col_V_6_reg_877[5]_i_2_n_3 ),
        .I3(\col_V_reg_212_reg_n_3_[5] ),
        .I4(buf_V_0_U_n_4),
        .I5(col_V_6_reg_877_reg[5]),
        .O(col_V_6_fu_487_p2[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_6_reg_877[5]_i_2 
       (.I0(col_V_6_reg_877_reg[2]),
        .I1(\col_V_reg_212_reg_n_3_[2] ),
        .I2(\col_V_6_reg_877[3]_i_2_n_3 ),
        .I3(\col_V_reg_212_reg_n_3_[3] ),
        .I4(buf_V_0_U_n_4),
        .I5(col_V_6_reg_877_reg[3]),
        .O(\col_V_6_reg_877[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_6_reg_877[6]_i_1 
       (.I0(col_V_6_reg_877_reg[5]),
        .I1(\col_V_reg_212_reg_n_3_[5] ),
        .I2(\col_V_6_reg_877[6]_i_2_n_3 ),
        .I3(\col_V_reg_212_reg_n_3_[6] ),
        .I4(buf_V_0_U_n_4),
        .I5(col_V_6_reg_877_reg[6]),
        .O(col_V_6_fu_487_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_6_reg_877[6]_i_2 
       (.I0(col_V_6_reg_877_reg[3]),
        .I1(\col_V_reg_212_reg_n_3_[3] ),
        .I2(\col_V_6_reg_877[4]_i_2_n_3 ),
        .I3(\col_V_reg_212_reg_n_3_[4] ),
        .I4(buf_V_0_U_n_4),
        .I5(col_V_6_reg_877_reg[4]),
        .O(\col_V_6_reg_877[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_6_reg_877[7]_i_1 
       (.I0(col_V_6_reg_877_reg[6]),
        .I1(\col_V_reg_212_reg_n_3_[6] ),
        .I2(\col_V_6_reg_877[10]_i_5_n_3 ),
        .I3(\col_V_reg_212_reg_n_3_[7] ),
        .I4(buf_V_0_U_n_4),
        .I5(col_V_6_reg_877_reg[7]),
        .O(col_V_6_fu_487_p2[7]));
  LUT6 #(
    .INIT(64'h11100010EEEFFFEF)) 
    \col_V_6_reg_877[8]_i_1 
       (.I0(\col_V_6_reg_877[10]_i_4_n_3 ),
        .I1(\col_V_6_reg_877[10]_i_5_n_3 ),
        .I2(\col_V_reg_212_reg_n_3_[6] ),
        .I3(buf_V_0_U_n_4),
        .I4(col_V_6_reg_877_reg[6]),
        .I5(\col_V_6_reg_877[10]_i_7_n_3 ),
        .O(col_V_6_fu_487_p2[8]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \col_V_6_reg_877[9]_i_1 
       (.I0(\col_V_6_reg_877[10]_i_7_n_3 ),
        .I1(\col_V_6_reg_877[10]_i_6_n_3 ),
        .I2(\col_V_6_reg_877[10]_i_5_n_3 ),
        .I3(\col_V_6_reg_877[10]_i_4_n_3 ),
        .I4(\col_V_6_reg_877[10]_i_3_n_3 ),
        .O(col_V_6_fu_487_p2[9]));
  FDRE \col_V_6_reg_877_reg[0] 
       (.C(ap_clk),
        .CE(col_V_6_reg_8770),
        .D(col_V_6_fu_487_p2[0]),
        .Q(col_V_6_reg_877_reg[0]),
        .R(1'b0));
  FDRE \col_V_6_reg_877_reg[10] 
       (.C(ap_clk),
        .CE(col_V_6_reg_8770),
        .D(col_V_6_fu_487_p2[10]),
        .Q(col_V_6_reg_877_reg[10]),
        .R(1'b0));
  FDRE \col_V_6_reg_877_reg[1] 
       (.C(ap_clk),
        .CE(col_V_6_reg_8770),
        .D(col_V_6_fu_487_p2[1]),
        .Q(col_V_6_reg_877_reg[1]),
        .R(1'b0));
  FDRE \col_V_6_reg_877_reg[2] 
       (.C(ap_clk),
        .CE(col_V_6_reg_8770),
        .D(col_V_6_fu_487_p2[2]),
        .Q(col_V_6_reg_877_reg[2]),
        .R(1'b0));
  FDRE \col_V_6_reg_877_reg[3] 
       (.C(ap_clk),
        .CE(col_V_6_reg_8770),
        .D(col_V_6_fu_487_p2[3]),
        .Q(col_V_6_reg_877_reg[3]),
        .R(1'b0));
  FDRE \col_V_6_reg_877_reg[4] 
       (.C(ap_clk),
        .CE(col_V_6_reg_8770),
        .D(col_V_6_fu_487_p2[4]),
        .Q(col_V_6_reg_877_reg[4]),
        .R(1'b0));
  FDRE \col_V_6_reg_877_reg[5] 
       (.C(ap_clk),
        .CE(col_V_6_reg_8770),
        .D(col_V_6_fu_487_p2[5]),
        .Q(col_V_6_reg_877_reg[5]),
        .R(1'b0));
  FDRE \col_V_6_reg_877_reg[6] 
       (.C(ap_clk),
        .CE(col_V_6_reg_8770),
        .D(col_V_6_fu_487_p2[6]),
        .Q(col_V_6_reg_877_reg[6]),
        .R(1'b0));
  FDRE \col_V_6_reg_877_reg[7] 
       (.C(ap_clk),
        .CE(col_V_6_reg_8770),
        .D(col_V_6_fu_487_p2[7]),
        .Q(col_V_6_reg_877_reg[7]),
        .R(1'b0));
  FDRE \col_V_6_reg_877_reg[8] 
       (.C(ap_clk),
        .CE(col_V_6_reg_8770),
        .D(col_V_6_fu_487_p2[8]),
        .Q(col_V_6_reg_877_reg[8]),
        .R(1'b0));
  FDRE \col_V_6_reg_877_reg[9] 
       (.C(ap_clk),
        .CE(col_V_6_reg_8770),
        .D(col_V_6_fu_487_p2[9]),
        .Q(col_V_6_reg_877_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44440444)) 
    \col_V_7_reg_352[10]_i_1 
       (.I0(icmp_ln878_fu_515_p2),
        .I1(ap_CS_fsm_state6),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(icmp_ln256_reg_1026),
        .O(col_V_7_reg_352));
  LUT3 #(
    .INIT(8'h40)) 
    \col_V_7_reg_352[10]_i_2 
       (.I0(icmp_ln256_reg_1026),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(Q[2]),
        .O(ap_phi_mux_col_V_7_phi_fu_356_p41));
  FDRE \col_V_7_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .D(col_V_8_reg_1021_reg[0]),
        .Q(\col_V_7_reg_352_reg_n_3_[0] ),
        .R(col_V_7_reg_352));
  FDRE \col_V_7_reg_352_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .D(col_V_8_reg_1021_reg[10]),
        .Q(\col_V_7_reg_352_reg_n_3_[10] ),
        .R(col_V_7_reg_352));
  FDRE \col_V_7_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .D(col_V_8_reg_1021_reg[1]),
        .Q(\col_V_7_reg_352_reg_n_3_[1] ),
        .R(col_V_7_reg_352));
  FDRE \col_V_7_reg_352_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .D(col_V_8_reg_1021_reg[2]),
        .Q(\col_V_7_reg_352_reg_n_3_[2] ),
        .R(col_V_7_reg_352));
  FDRE \col_V_7_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .D(col_V_8_reg_1021_reg[3]),
        .Q(\col_V_7_reg_352_reg_n_3_[3] ),
        .R(col_V_7_reg_352));
  FDRE \col_V_7_reg_352_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .D(col_V_8_reg_1021_reg[4]),
        .Q(\col_V_7_reg_352_reg_n_3_[4] ),
        .R(col_V_7_reg_352));
  FDRE \col_V_7_reg_352_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .D(col_V_8_reg_1021_reg[5]),
        .Q(\col_V_7_reg_352_reg_n_3_[5] ),
        .R(col_V_7_reg_352));
  FDRE \col_V_7_reg_352_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .D(col_V_8_reg_1021_reg[6]),
        .Q(\col_V_7_reg_352_reg_n_3_[6] ),
        .R(col_V_7_reg_352));
  FDRE \col_V_7_reg_352_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .D(col_V_8_reg_1021_reg[7]),
        .Q(\col_V_7_reg_352_reg_n_3_[7] ),
        .R(col_V_7_reg_352));
  FDRE \col_V_7_reg_352_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .D(col_V_8_reg_1021_reg[8]),
        .Q(\col_V_7_reg_352_reg_n_3_[8] ),
        .R(col_V_7_reg_352));
  FDRE \col_V_7_reg_352_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .D(col_V_8_reg_1021_reg[9]),
        .Q(\col_V_7_reg_352_reg_n_3_[9] ),
        .R(col_V_7_reg_352));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_8_reg_1021[0]_i_1 
       (.I0(col_V_8_reg_1021_reg[0]),
        .I1(icmp_ln256_reg_1026),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q[2]),
        .I4(\col_V_7_reg_352_reg_n_3_[0] ),
        .O(col_V_8_fu_801_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \col_V_8_reg_1021[10]_i_1 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp1_iter0),
        .O(col_V_8_reg_10210));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_8_reg_1021[10]_i_10 
       (.I0(col_V_8_reg_1021_reg[5]),
        .I1(icmp_ln256_reg_1026),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q[2]),
        .I4(\col_V_7_reg_352_reg_n_3_[5] ),
        .O(\col_V_8_reg_1021[10]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \col_V_8_reg_1021[10]_i_2 
       (.I0(\col_V_8_reg_1021[10]_i_3_n_3 ),
        .I1(\col_V_8_reg_1021[10]_i_4_n_3 ),
        .I2(\col_V_8_reg_1021[10]_i_5_n_3 ),
        .I3(\col_V_8_reg_1021[10]_i_6_n_3 ),
        .I4(\col_V_8_reg_1021[10]_i_7_n_3 ),
        .I5(\col_V_8_reg_1021[10]_i_8_n_3 ),
        .O(col_V_8_fu_801_p2[10]));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_8_reg_1021[10]_i_3 
       (.I0(col_V_8_reg_1021_reg[9]),
        .I1(icmp_ln256_reg_1026),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q[2]),
        .I4(\col_V_7_reg_352_reg_n_3_[9] ),
        .O(\col_V_8_reg_1021[10]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_8_reg_1021[10]_i_4 
       (.I0(col_V_8_reg_1021_reg[7]),
        .I1(icmp_ln256_reg_1026),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q[2]),
        .I4(\col_V_7_reg_352_reg_n_3_[7] ),
        .O(\col_V_8_reg_1021[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEFFFEF)) 
    \col_V_8_reg_1021[10]_i_5 
       (.I0(\col_V_8_reg_1021[10]_i_9_n_3 ),
        .I1(\col_V_8_reg_1021[4]_i_2_n_3 ),
        .I2(\col_V_7_reg_352_reg_n_3_[3] ),
        .I3(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .I4(col_V_8_reg_1021_reg[3]),
        .I5(\col_V_8_reg_1021[10]_i_10_n_3 ),
        .O(\col_V_8_reg_1021[10]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_8_reg_1021[10]_i_6 
       (.I0(col_V_8_reg_1021_reg[6]),
        .I1(icmp_ln256_reg_1026),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q[2]),
        .I4(\col_V_7_reg_352_reg_n_3_[6] ),
        .O(\col_V_8_reg_1021[10]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_8_reg_1021[10]_i_7 
       (.I0(col_V_8_reg_1021_reg[8]),
        .I1(icmp_ln256_reg_1026),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q[2]),
        .I4(\col_V_7_reg_352_reg_n_3_[8] ),
        .O(\col_V_8_reg_1021[10]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_8_reg_1021[10]_i_8 
       (.I0(col_V_8_reg_1021_reg[10]),
        .I1(icmp_ln256_reg_1026),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q[2]),
        .I4(\col_V_7_reg_352_reg_n_3_[10] ),
        .O(\col_V_8_reg_1021[10]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \col_V_8_reg_1021[10]_i_9 
       (.I0(col_V_8_reg_1021_reg[4]),
        .I1(icmp_ln256_reg_1026),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q[2]),
        .I4(\col_V_7_reg_352_reg_n_3_[4] ),
        .O(\col_V_8_reg_1021[10]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h5A5A5A335A5A5ACC)) 
    \col_V_8_reg_1021[1]_i_1 
       (.I0(\col_V_7_reg_352_reg_n_3_[0] ),
        .I1(col_V_8_reg_1021_reg[0]),
        .I2(\col_V_7_reg_352_reg_n_3_[1] ),
        .I3(buf_V_0_U_n_5),
        .I4(icmp_ln256_reg_1026),
        .I5(col_V_8_reg_1021_reg[1]),
        .O(col_V_8_fu_801_p2[1]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_8_reg_1021[2]_i_1 
       (.I0(col_V_8_reg_1021_reg[1]),
        .I1(\col_V_7_reg_352_reg_n_3_[1] ),
        .I2(col_V_8_fu_801_p2[0]),
        .I3(\col_V_7_reg_352_reg_n_3_[2] ),
        .I4(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .I5(col_V_8_reg_1021_reg[2]),
        .O(col_V_8_fu_801_p2[2]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_8_reg_1021[3]_i_1 
       (.I0(col_V_8_reg_1021_reg[2]),
        .I1(\col_V_7_reg_352_reg_n_3_[2] ),
        .I2(\col_V_8_reg_1021[3]_i_2_n_3 ),
        .I3(\col_V_7_reg_352_reg_n_3_[3] ),
        .I4(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .I5(col_V_8_reg_1021_reg[3]),
        .O(col_V_8_fu_801_p2[3]));
  LUT6 #(
    .INIT(64'h5F5F5F335F5F5FFF)) 
    \col_V_8_reg_1021[3]_i_2 
       (.I0(\col_V_7_reg_352_reg_n_3_[0] ),
        .I1(col_V_8_reg_1021_reg[0]),
        .I2(\col_V_7_reg_352_reg_n_3_[1] ),
        .I3(buf_V_0_U_n_5),
        .I4(icmp_ln256_reg_1026),
        .I5(col_V_8_reg_1021_reg[1]),
        .O(\col_V_8_reg_1021[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_8_reg_1021[4]_i_1 
       (.I0(col_V_8_reg_1021_reg[3]),
        .I1(\col_V_7_reg_352_reg_n_3_[3] ),
        .I2(\col_V_8_reg_1021[4]_i_2_n_3 ),
        .I3(\col_V_7_reg_352_reg_n_3_[4] ),
        .I4(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .I5(col_V_8_reg_1021_reg[4]),
        .O(col_V_8_fu_801_p2[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_8_reg_1021[4]_i_2 
       (.I0(col_V_8_reg_1021_reg[1]),
        .I1(\col_V_7_reg_352_reg_n_3_[1] ),
        .I2(col_V_8_fu_801_p2[0]),
        .I3(\col_V_7_reg_352_reg_n_3_[2] ),
        .I4(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .I5(col_V_8_reg_1021_reg[2]),
        .O(\col_V_8_reg_1021[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_8_reg_1021[5]_i_1 
       (.I0(col_V_8_reg_1021_reg[4]),
        .I1(\col_V_7_reg_352_reg_n_3_[4] ),
        .I2(\col_V_8_reg_1021[5]_i_2_n_3 ),
        .I3(\col_V_7_reg_352_reg_n_3_[5] ),
        .I4(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .I5(col_V_8_reg_1021_reg[5]),
        .O(col_V_8_fu_801_p2[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_8_reg_1021[5]_i_2 
       (.I0(col_V_8_reg_1021_reg[2]),
        .I1(\col_V_7_reg_352_reg_n_3_[2] ),
        .I2(\col_V_8_reg_1021[3]_i_2_n_3 ),
        .I3(\col_V_7_reg_352_reg_n_3_[3] ),
        .I4(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .I5(col_V_8_reg_1021_reg[3]),
        .O(\col_V_8_reg_1021[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_8_reg_1021[6]_i_1 
       (.I0(col_V_8_reg_1021_reg[5]),
        .I1(\col_V_7_reg_352_reg_n_3_[5] ),
        .I2(\col_V_8_reg_1021[6]_i_2_n_3 ),
        .I3(\col_V_7_reg_352_reg_n_3_[6] ),
        .I4(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .I5(col_V_8_reg_1021_reg[6]),
        .O(col_V_8_fu_801_p2[6]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \col_V_8_reg_1021[6]_i_2 
       (.I0(col_V_8_reg_1021_reg[3]),
        .I1(\col_V_7_reg_352_reg_n_3_[3] ),
        .I2(\col_V_8_reg_1021[4]_i_2_n_3 ),
        .I3(\col_V_7_reg_352_reg_n_3_[4] ),
        .I4(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .I5(col_V_8_reg_1021_reg[4]),
        .O(\col_V_8_reg_1021[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \col_V_8_reg_1021[7]_i_1 
       (.I0(col_V_8_reg_1021_reg[6]),
        .I1(\col_V_7_reg_352_reg_n_3_[6] ),
        .I2(\col_V_8_reg_1021[10]_i_5_n_3 ),
        .I3(\col_V_7_reg_352_reg_n_3_[7] ),
        .I4(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .I5(col_V_8_reg_1021_reg[7]),
        .O(col_V_8_fu_801_p2[7]));
  LUT6 #(
    .INIT(64'h11100010EEEFFFEF)) 
    \col_V_8_reg_1021[8]_i_1 
       (.I0(\col_V_8_reg_1021[10]_i_4_n_3 ),
        .I1(\col_V_8_reg_1021[10]_i_5_n_3 ),
        .I2(\col_V_7_reg_352_reg_n_3_[6] ),
        .I3(ap_phi_mux_col_V_7_phi_fu_356_p41),
        .I4(col_V_8_reg_1021_reg[6]),
        .I5(\col_V_8_reg_1021[10]_i_7_n_3 ),
        .O(col_V_8_fu_801_p2[8]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \col_V_8_reg_1021[9]_i_1 
       (.I0(\col_V_8_reg_1021[10]_i_7_n_3 ),
        .I1(\col_V_8_reg_1021[10]_i_6_n_3 ),
        .I2(\col_V_8_reg_1021[10]_i_5_n_3 ),
        .I3(\col_V_8_reg_1021[10]_i_4_n_3 ),
        .I4(\col_V_8_reg_1021[10]_i_3_n_3 ),
        .O(col_V_8_fu_801_p2[9]));
  FDRE \col_V_8_reg_1021_reg[0] 
       (.C(ap_clk),
        .CE(col_V_8_reg_10210),
        .D(col_V_8_fu_801_p2[0]),
        .Q(col_V_8_reg_1021_reg[0]),
        .R(1'b0));
  FDRE \col_V_8_reg_1021_reg[10] 
       (.C(ap_clk),
        .CE(col_V_8_reg_10210),
        .D(col_V_8_fu_801_p2[10]),
        .Q(col_V_8_reg_1021_reg[10]),
        .R(1'b0));
  FDRE \col_V_8_reg_1021_reg[1] 
       (.C(ap_clk),
        .CE(col_V_8_reg_10210),
        .D(col_V_8_fu_801_p2[1]),
        .Q(col_V_8_reg_1021_reg[1]),
        .R(1'b0));
  FDRE \col_V_8_reg_1021_reg[2] 
       (.C(ap_clk),
        .CE(col_V_8_reg_10210),
        .D(col_V_8_fu_801_p2[2]),
        .Q(col_V_8_reg_1021_reg[2]),
        .R(1'b0));
  FDRE \col_V_8_reg_1021_reg[3] 
       (.C(ap_clk),
        .CE(col_V_8_reg_10210),
        .D(col_V_8_fu_801_p2[3]),
        .Q(col_V_8_reg_1021_reg[3]),
        .R(1'b0));
  FDRE \col_V_8_reg_1021_reg[4] 
       (.C(ap_clk),
        .CE(col_V_8_reg_10210),
        .D(col_V_8_fu_801_p2[4]),
        .Q(col_V_8_reg_1021_reg[4]),
        .R(1'b0));
  FDRE \col_V_8_reg_1021_reg[5] 
       (.C(ap_clk),
        .CE(col_V_8_reg_10210),
        .D(col_V_8_fu_801_p2[5]),
        .Q(col_V_8_reg_1021_reg[5]),
        .R(1'b0));
  FDRE \col_V_8_reg_1021_reg[6] 
       (.C(ap_clk),
        .CE(col_V_8_reg_10210),
        .D(col_V_8_fu_801_p2[6]),
        .Q(col_V_8_reg_1021_reg[6]),
        .R(1'b0));
  FDRE \col_V_8_reg_1021_reg[7] 
       (.C(ap_clk),
        .CE(col_V_8_reg_10210),
        .D(col_V_8_fu_801_p2[7]),
        .Q(col_V_8_reg_1021_reg[7]),
        .R(1'b0));
  FDRE \col_V_8_reg_1021_reg[8] 
       (.C(ap_clk),
        .CE(col_V_8_reg_10210),
        .D(col_V_8_fu_801_p2[8]),
        .Q(col_V_8_reg_1021_reg[8]),
        .R(1'b0));
  FDRE \col_V_8_reg_1021_reg[9] 
       (.C(ap_clk),
        .CE(col_V_8_reg_10210),
        .D(col_V_8_fu_801_p2[9]),
        .Q(col_V_8_reg_1021_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \col_V_reg_212[10]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(\icmp_ln167_reg_882_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(Q[0]),
        .I5(thresh_data_empty_n),
        .O(col_V_reg_212));
  LUT4 #(
    .INIT(16'h0080)) 
    \col_V_reg_212[10]_i_2 
       (.I0(thresh_data_empty_n),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\icmp_ln167_reg_882_reg[0]_0 ),
        .O(buf_V_0_we1229_out));
  FDRE \col_V_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(buf_V_0_we1229_out),
        .D(col_V_6_reg_877_reg[0]),
        .Q(\col_V_reg_212_reg_n_3_[0] ),
        .R(col_V_reg_212));
  FDRE \col_V_reg_212_reg[10] 
       (.C(ap_clk),
        .CE(buf_V_0_we1229_out),
        .D(col_V_6_reg_877_reg[10]),
        .Q(\col_V_reg_212_reg_n_3_[10] ),
        .R(col_V_reg_212));
  FDRE \col_V_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(buf_V_0_we1229_out),
        .D(col_V_6_reg_877_reg[1]),
        .Q(\col_V_reg_212_reg_n_3_[1] ),
        .R(col_V_reg_212));
  FDRE \col_V_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(buf_V_0_we1229_out),
        .D(col_V_6_reg_877_reg[2]),
        .Q(\col_V_reg_212_reg_n_3_[2] ),
        .R(col_V_reg_212));
  FDRE \col_V_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(buf_V_0_we1229_out),
        .D(col_V_6_reg_877_reg[3]),
        .Q(\col_V_reg_212_reg_n_3_[3] ),
        .R(col_V_reg_212));
  FDRE \col_V_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(buf_V_0_we1229_out),
        .D(col_V_6_reg_877_reg[4]),
        .Q(\col_V_reg_212_reg_n_3_[4] ),
        .R(col_V_reg_212));
  FDRE \col_V_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(buf_V_0_we1229_out),
        .D(col_V_6_reg_877_reg[5]),
        .Q(\col_V_reg_212_reg_n_3_[5] ),
        .R(col_V_reg_212));
  FDRE \col_V_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(buf_V_0_we1229_out),
        .D(col_V_6_reg_877_reg[6]),
        .Q(\col_V_reg_212_reg_n_3_[6] ),
        .R(col_V_reg_212));
  FDRE \col_V_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(buf_V_0_we1229_out),
        .D(col_V_6_reg_877_reg[7]),
        .Q(\col_V_reg_212_reg_n_3_[7] ),
        .R(col_V_reg_212));
  FDRE \col_V_reg_212_reg[8] 
       (.C(ap_clk),
        .CE(buf_V_0_we1229_out),
        .D(col_V_6_reg_877_reg[8]),
        .Q(\col_V_reg_212_reg_n_3_[8] ),
        .R(col_V_reg_212));
  FDRE \col_V_reg_212_reg[9] 
       (.C(ap_clk),
        .CE(buf_V_0_we1229_out),
        .D(col_V_6_reg_877_reg[9]),
        .Q(\col_V_reg_212_reg_n_3_[9] ),
        .R(col_V_reg_212));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364
       (.B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .CO(CO),
        .D({ap_NS_fsm[12:11],ap_NS_fsm[7:5]}),
        .DI({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_170,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_171,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_172,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_173}),
        .E(ap_NS_fsm112_out),
        .\Max_reg_1036_reg[0] (\l10_buf5_0_reg_330_reg[31]_0 ),
        .\Max_reg_1036_reg[0]_0 (\l10_buf5_0_reg_330_reg[30] ),
        .\Max_reg_1036_reg[0]_1 (\l10_buf5_0_reg_330_reg[31] ),
        .\Max_reg_1036_reg[0]_2 (\l10_buf_0_reg_318_reg[31] ),
        .P0_V_1_reg_3390(P0_V_1_reg_3390),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_buf2_address0),
        .S({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_174,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_175,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_176,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_177}),
        .SR(SS),
        .\SRL_SIG_reg[1][0] ({Q[4],ap_CS_fsm_state15,Q[3:2],ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,Q[1:0]}),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] [1]),
        .WEA(buf_V_1_ce1),
        .addr1(buf_V_0_address1),
        .\ap_CS_fsm_reg[1]_0 (buf_V_0_ce1),
        .\ap_CS_fsm_reg[1]_1 (E),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[5] (buf_V_1_we1),
        .\ap_CS_fsm_reg[6] (\icmp_ln205_reg_965_reg_n_3_[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter1_reg(buf_V_1_d1),
        .ap_rst_n(ap_rst_n),
        .\bottom_V_3_reg_950_reg[0] (buf_V_0_we1),
        .\bottom_V_3_reg_950_reg[0]_0 (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_301),
        .\bottom_V_3_reg_950_reg[1] (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_300),
        .\buf0_V_reg_784_reg[31]_0 (\tp_3_reg_960_reg_n_3_[1] ),
        .\buf0_V_reg_784_reg[31]_1 ({\tp_4_reg_944_reg_n_3_[1] ,\tp_4_reg_944_reg_n_3_[0] }),
        .\buf0_V_reg_784_reg[31]_2 (\tp_3_reg_960_reg_n_3_[0] ),
        .\buf0_V_reg_784_reg[31]_3 (buf0_V_fu_506_p5),
        .\buf1_V_reg_789_reg[31]_0 (mid_3_reg_955),
        .\buf1_V_reg_789_reg[31]_1 (mid_4_reg_938),
        .\buf1_V_reg_789_reg[31]_2 (buf1_V_fu_514_p5),
        .buf1_load_reg_7700(buf1_load_reg_7700),
        .\buf2_V_reg_794_reg[31]_0 (bottom_V_4_reg_932),
        .\buf2_V_reg_794_reg[31]_1 (buf2_V_fu_522_p5),
        .\call_ret3_reg_805_reg[30]_0 (\call_ret3_reg_805_reg[30] ),
        .call_ret_reg_817(call_ret_reg_817),
        .call_ret_reg_8170(call_ret_reg_8170),
        .\call_ret_reg_817_reg[0]_0 (\call_ret_reg_817_reg[0] ),
        .ce0(buf_V_0_ce0),
        .ce1(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_26),
        .\col_V_reg_294_pp0_iter1_reg_reg[10]_0 (buf_V_2_address1),
        .d1(buf_V_0_d1),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write),
        .grp_xFFindMaxRad1_ap_int_32_s_fu_397_ap_return(grp_xFFindMaxRad1_ap_int_32_s_fu_397_ap_return),
        .grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready),
        .\icmp_ln88_reg_733_reg[0]_0 (\icmp_ln88_reg_733_reg[0] ),
        .img_out_data_full_n(img_out_data_full_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(internal_full_n_reg),
        .\l00_buf3_0_reg_306_reg[0]_0 (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg),
        .\l00_buf3_0_reg_306_reg[15]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_274,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_275,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_276,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_277}),
        .\l00_buf3_0_reg_306_reg[23]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_282,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_283,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_284,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_285}),
        .\l00_buf3_0_reg_306_reg[30]_0 (\l00_buf3_0_reg_306_reg[30] ),
        .\l00_buf3_0_reg_306_reg[31]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_290,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_291,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_292,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_293}),
        .\l00_buf3_0_reg_306_reg[7]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_266,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_267,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_268,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_269}),
        .\l10_buf5_0_reg_330_reg[14]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_182,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_183,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_184,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_185}),
        .\l10_buf5_0_reg_330_reg[15]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_178,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_179,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_180,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_181}),
        .\l10_buf5_0_reg_330_reg[15]_1 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_214,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_215,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_216,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_217}),
        .\l10_buf5_0_reg_330_reg[15]_2 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_246,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_247,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_248,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_249}),
        .\l10_buf5_0_reg_330_reg[15]_3 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_278,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_279,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_280,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_281}),
        .\l10_buf5_0_reg_330_reg[22]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_190,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_191,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_192,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_193}),
        .\l10_buf5_0_reg_330_reg[23]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_186,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_187,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_188,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_189}),
        .\l10_buf5_0_reg_330_reg[23]_1 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_222,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_223,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_224,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_225}),
        .\l10_buf5_0_reg_330_reg[23]_2 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_254,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_255,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_256,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_257}),
        .\l10_buf5_0_reg_330_reg[23]_3 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_286,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_287,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_288,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_289}),
        .\l10_buf5_0_reg_330_reg[30]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_194,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_195,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_196,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_197}),
        .\l10_buf5_0_reg_330_reg[30]_1 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_198,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_199,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_200,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_201}),
        .\l10_buf5_0_reg_330_reg[31]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_226,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_227,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_228,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_229}),
        .\l10_buf5_0_reg_330_reg[31]_1 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_262,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_263,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_264,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_265}),
        .\l10_buf5_0_reg_330_reg[31]_2 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_294,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_295,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_296,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_297}),
        .\l10_buf5_0_reg_330_reg[7]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_206,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_207,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_208,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_209}),
        .\l10_buf5_0_reg_330_reg[7]_1 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_238,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_239,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_240,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_241}),
        .\l10_buf5_0_reg_330_reg[7]_2 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_270,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_271,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_272,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_273}),
        .\l10_buf_0_reg_318_reg[15]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_210,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_211,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_212,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_213}),
        .\l10_buf_0_reg_318_reg[23]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_218,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_219,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_220,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_221}),
        .\l10_buf_0_reg_318_reg[31]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_230,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_231,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_232,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_233}),
        .\l10_buf_0_reg_318_reg[7]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_202,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_203,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_204,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_205}),
        .\l20_buf78_0_reg_343_reg[15]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_242,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_243,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_244,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_245}),
        .\l20_buf78_0_reg_343_reg[23]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_250,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_251,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_252,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_253}),
        .\l20_buf78_0_reg_343_reg[30]_0 (\l20_buf78_0_reg_343_reg[30] ),
        .\l20_buf78_0_reg_343_reg[31]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_258,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_259,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_260,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_261}),
        .\l20_buf78_0_reg_343_reg[7]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_234,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_235,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_236,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_237}),
        .\lhs_V_reg_395_reg[7]_0 (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_return_0),
        .\lhs_V_reg_395_reg[7]_1 (P0_V_0_reg_260),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 [1]),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_2 (\mOutPtr_reg[0]_2 ),
        .\mOutPtr_reg[0]_3 (\mOutPtr_reg[0]_3 ),
        .\mOutPtr_reg[1] (\mOutPtr[1]_i_4_n_3 ),
        .\mid_3_reg_955_reg[0] (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_299),
        .\mid_3_reg_955_reg[1] (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_298),
        .ram_reg_0(buf_V_0_U_n_5),
        .ram_reg_0_0(bottom_V_3_reg_950),
        .ram_reg_0_1(buf_V_1_U_n_3),
        .ram_reg_0_2(buf_V_0_U_n_4),
        .ram_reg_0_3(buf_V_0_U_n_3),
        .ram_reg_0_4(ap_enable_reg_pp0_iter1_reg_0),
        .ram_reg_0_5(\icmp_ln167_reg_882_reg[0]_0 ),
        .ram_reg_0_6(ap_enable_reg_pp0_iter2_reg_n_3),
        .ram_reg_0_7({\col_V_reg_212_reg_n_3_[10] ,\col_V_reg_212_reg_n_3_[9] ,\col_V_reg_212_reg_n_3_[8] ,\col_V_reg_212_reg_n_3_[7] ,\col_V_reg_212_reg_n_3_[6] ,\col_V_reg_212_reg_n_3_[5] ,\col_V_reg_212_reg_n_3_[4] ,\col_V_reg_212_reg_n_3_[3] ,\col_V_reg_212_reg_n_3_[2] ,\col_V_reg_212_reg_n_3_[1] ,\col_V_reg_212_reg_n_3_[0] }),
        .ram_reg_0_8({\col_V_7_reg_352_reg_n_3_[10] ,\col_V_7_reg_352_reg_n_3_[9] ,\col_V_7_reg_352_reg_n_3_[8] ,\col_V_7_reg_352_reg_n_3_[7] ,\col_V_7_reg_352_reg_n_3_[6] ,\col_V_7_reg_352_reg_n_3_[5] ,\col_V_7_reg_352_reg_n_3_[4] ,\col_V_7_reg_352_reg_n_3_[3] ,\col_V_7_reg_352_reg_n_3_[2] ,\col_V_7_reg_352_reg_n_3_[1] ,\col_V_7_reg_352_reg_n_3_[0] }),
        .ram_reg_0_9(zext_ln534_reg_886_reg),
        .ram_reg_1(tmp_V_reg_891),
        .ret_5_reg_1006(ret_5_reg_1006),
        .ret_7_reg_1041(ret_7_reg_1041),
        .\ret_7_reg_1041_reg[7] (D),
        .thresh_data_empty_n(thresh_data_empty_n),
        .\tmp_V_reg_737_reg[30]_0 (buf_V_2_d1),
        .\tmp_V_reg_737_reg[30]_1 (\tmp_V_reg_737_reg[30] ),
        .\tp_3_reg_960_reg[0] (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_303),
        .\tp_3_reg_960_reg[1] (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_302),
        .trunc_ln878_reg_923(trunc_ln878_reg_923),
        .we1(buf_V_2_we1),
        .\zext_ln534_reg_886_reg[10] (buf_V_1_address1));
  FDRE #(
    .INIT(1'b0)) 
    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg_reg_0),
        .Q(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg),
        .R(SS));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFFindMaxRad1_ap_int_32_s grp_xFFindMaxRad1_ap_int_32_s_fu_397
       (.DI({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_170,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_171,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_172,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_173}),
        .\Max_reg_1036_reg[0] ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_194,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_195,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_196,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_197}),
        .\Max_reg_1036_reg[0]_0 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_198,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_199,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_200,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_201}),
        .\Max_reg_1036_reg[0]_1 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_230,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_231,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_232,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_233}),
        .\Max_reg_1036_reg[0]_2 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_226,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_227,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_228,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_229}),
        .\Max_reg_1036_reg[0]_3 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_262,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_263,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_264,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_265}),
        .\Max_reg_1036_reg[0]_4 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_258,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_259,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_260,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_261}),
        .\Max_reg_1036_reg[0]_5 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_294,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_295,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_296,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_297}),
        .\Max_reg_1036_reg[0]_6 ({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_290,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_291,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_292,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_293}),
        .S({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_174,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_175,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_176,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_177}),
        .icmp_ln886_1_fu_48_p2_carry__0_0({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_206,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_207,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_208,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_209}),
        .icmp_ln886_1_fu_48_p2_carry__0_1({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_202,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_203,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_204,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_205}),
        .icmp_ln886_1_fu_48_p2_carry__1_0({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_214,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_215,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_216,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_217}),
        .icmp_ln886_1_fu_48_p2_carry__1_1({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_210,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_211,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_212,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_213}),
        .icmp_ln886_1_fu_48_p2_carry__2_0({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_222,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_223,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_224,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_225}),
        .icmp_ln886_1_fu_48_p2_carry__2_1({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_218,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_219,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_220,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_221}),
        .icmp_ln886_2_fu_54_p2_carry__1_0({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_178,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_179,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_180,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_181}),
        .icmp_ln886_2_fu_54_p2_carry__1_1({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_182,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_183,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_184,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_185}),
        .icmp_ln886_2_fu_54_p2_carry__2_0({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_186,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_187,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_188,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_189}),
        .icmp_ln886_2_fu_54_p2_carry__2_1({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_190,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_191,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_192,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_193}),
        .icmp_ln886_3_fu_60_p2_carry__0_0({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_238,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_239,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_240,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_241}),
        .icmp_ln886_3_fu_60_p2_carry__0_1({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_234,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_235,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_236,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_237}),
        .icmp_ln886_3_fu_60_p2_carry__1_0({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_246,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_247,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_248,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_249}),
        .icmp_ln886_3_fu_60_p2_carry__1_1({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_242,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_243,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_244,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_245}),
        .icmp_ln886_3_fu_60_p2_carry__2_0({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_254,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_255,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_256,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_257}),
        .icmp_ln886_3_fu_60_p2_carry__2_1({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_250,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_251,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_252,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_253}),
        .icmp_ln886_fu_42_p2_carry__0_0({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_270,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_271,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_272,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_273}),
        .icmp_ln886_fu_42_p2_carry__0_1({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_266,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_267,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_268,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_269}),
        .icmp_ln886_fu_42_p2_carry__1_0({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_278,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_279,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_280,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_281}),
        .icmp_ln886_fu_42_p2_carry__1_1({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_274,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_275,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_276,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_277}),
        .icmp_ln886_fu_42_p2_carry__2_0({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_286,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_287,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_288,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_289}),
        .icmp_ln886_fu_42_p2_carry__2_1({grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_282,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_283,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_284,grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_n_285}),
        .\l10_buf5_0_reg_330_reg[30] (\l10_buf5_0_reg_330_reg[30] ),
        .\l10_buf5_0_reg_330_reg[31] (\l10_buf5_0_reg_330_reg[31] ),
        .\l10_buf5_0_reg_330_reg[31]_0 (\l10_buf5_0_reg_330_reg[31]_0 ),
        .\l10_buf_0_reg_318_reg[31] (\l10_buf_0_reg_318_reg[31] ));
  FDRE \icmp_ln167_reg_882_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln167_reg_882_pp0_iter1_reg_reg[0]_0 ),
        .Q(icmp_ln167_reg_882_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln167_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln167_reg_882_reg[0]_1 ),
        .Q(\icmp_ln167_reg_882_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \icmp_ln205_reg_965[0]_i_1 
       (.I0(Q[1]),
        .I1(\icmp_ln205_reg_965_reg_n_3_[0] ),
        .I2(\icmp_ln205_reg_965[0]_i_2_n_3 ),
        .I3(\icmp_ln205_reg_965[0]_i_3_n_3 ),
        .I4(\icmp_ln205_reg_965[0]_i_4_n_3 ),
        .O(\icmp_ln205_reg_965[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln205_reg_965[0]_i_2 
       (.I0(\row_V_reg_315_reg_n_3_[8] ),
        .I1(\row_V_reg_315_reg_n_3_[7] ),
        .I2(Q[1]),
        .I3(\row_V_reg_315_reg_n_3_[12] ),
        .O(\icmp_ln205_reg_965[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln205_reg_965[0]_i_3 
       (.I0(\row_V_reg_315_reg_n_3_[2] ),
        .I1(\row_V_reg_315_reg_n_3_[1] ),
        .I2(\row_V_reg_315_reg_n_3_[3] ),
        .I3(\row_V_reg_315_reg_n_3_[0] ),
        .O(\icmp_ln205_reg_965[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln205_reg_965[0]_i_4 
       (.I0(\row_V_reg_315_reg_n_3_[6] ),
        .I1(\row_V_reg_315_reg_n_3_[4] ),
        .I2(\row_V_reg_315_reg_n_3_[5] ),
        .I3(\row_V_reg_315_reg_n_3_[9] ),
        .I4(\row_V_reg_315_reg_n_3_[10] ),
        .I5(\row_V_reg_315_reg_n_3_[11] ),
        .O(\icmp_ln205_reg_965[0]_i_4_n_3 ));
  FDRE \icmp_ln205_reg_965_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln205_reg_965[0]_i_1_n_3 ),
        .Q(\icmp_ln205_reg_965_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln256_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln256_reg_1026_reg[0]_0 ),
        .Q(icmp_ln256_reg_1026),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000044400000)) 
    internal_empty_n_i_2__22
       (.I0(internal_empty_n_i_4_n_3),
        .I1(\mOutPtr_reg[0]_0 [1]),
        .I2(internal_empty_n_reg_0),
        .I3(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .I4(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .I5(internal_empty_n_reg_1),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000110111111111)) 
    internal_empty_n_i_4
       (.I0(ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done),
        .I1(ap_done_reg),
        .I2(ap_CS_fsm_state1),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready),
        .I5(\SRL_SIG_reg[1][0] [1]),
        .O(internal_empty_n_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mOutPtr[1]_i_4 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state15),
        .O(\mOutPtr[1]_i_4_n_3 ));
  FDRE \mid_3_reg_955_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(mid_4_fu_568_p3[0]),
        .Q(mid_3_reg_955[0]),
        .R(1'b0));
  FDRE \mid_3_reg_955_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(mid_4_fu_568_p3[1]),
        .Q(mid_3_reg_955[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \mid_4_reg_938[0]_i_1 
       (.I0(mid_reg_293[0]),
        .I1(\tp_3_reg_960[0]_i_3_n_3 ),
        .I2(\tp_3_reg_960[0]_i_4_n_3 ),
        .I3(\row_ind_V_reg_327_reg_n_3_[1] ),
        .O(mid_4_fu_568_p3[0]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAA8AAAB)) 
    \mid_4_reg_938[1]_i_1 
       (.I0(mid_reg_293[1]),
        .I1(\mid_4_reg_938[1]_i_2_n_3 ),
        .I2(\row_ind_V_reg_327_reg_n_3_[3] ),
        .I3(\row_ind_V_reg_327_reg_n_3_[4] ),
        .I4(\row_ind_V_reg_327_reg_n_3_[0] ),
        .I5(\row_ind_V_reg_327_reg_n_3_[1] ),
        .O(mid_4_fu_568_p3[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mid_4_reg_938[1]_i_2 
       (.I0(\row_ind_V_reg_327_reg_n_3_[10] ),
        .I1(\row_ind_V_reg_327_reg_n_3_[11] ),
        .I2(\row_ind_V_reg_327_reg_n_3_[7] ),
        .I3(\mid_4_reg_938[1]_i_3_n_3 ),
        .O(\mid_4_reg_938[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mid_4_reg_938[1]_i_3 
       (.I0(\row_ind_V_reg_327_reg_n_3_[12] ),
        .I1(\row_ind_V_reg_327_reg_n_3_[6] ),
        .I2(\row_ind_V_reg_327_reg_n_3_[5] ),
        .I3(\row_ind_V_reg_327_reg_n_3_[2] ),
        .I4(\row_ind_V_reg_327_reg_n_3_[8] ),
        .I5(\row_ind_V_reg_327_reg_n_3_[9] ),
        .O(\mid_4_reg_938[1]_i_3_n_3 ));
  FDRE \mid_4_reg_938_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(mid_4_fu_568_p3[0]),
        .Q(mid_4_reg_938[0]),
        .R(1'b0));
  FDRE \mid_4_reg_938_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(mid_4_fu_568_p3[1]),
        .Q(mid_4_reg_938[1]),
        .R(1'b0));
  FDRE \mid_reg_293_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mid_4_reg_938[0]),
        .Q(mid_reg_293[0]),
        .R(1'b0));
  FDRE \mid_reg_293_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(mid_4_reg_938[1]),
        .Q(mid_reg_293[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ret_5_reg_1006[7]_i_1 
       (.I0(Max_2_reg_1000),
        .I1(ap_CS_fsm_state9),
        .O(\ret_5_reg_1006[7]_i_1_n_3 ));
  FDSE \ret_5_reg_1006_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(P0_V_reg_969[0]),
        .Q(ret_5_reg_1006[0]),
        .S(\ret_5_reg_1006[7]_i_1_n_3 ));
  FDSE \ret_5_reg_1006_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(P0_V_reg_969[1]),
        .Q(ret_5_reg_1006[1]),
        .S(\ret_5_reg_1006[7]_i_1_n_3 ));
  FDSE \ret_5_reg_1006_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(P0_V_reg_969[2]),
        .Q(ret_5_reg_1006[2]),
        .S(\ret_5_reg_1006[7]_i_1_n_3 ));
  FDSE \ret_5_reg_1006_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(P0_V_reg_969[3]),
        .Q(ret_5_reg_1006[3]),
        .S(\ret_5_reg_1006[7]_i_1_n_3 ));
  FDSE \ret_5_reg_1006_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(P0_V_reg_969[4]),
        .Q(ret_5_reg_1006[4]),
        .S(\ret_5_reg_1006[7]_i_1_n_3 ));
  FDSE \ret_5_reg_1006_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(P0_V_reg_969[5]),
        .Q(ret_5_reg_1006[5]),
        .S(\ret_5_reg_1006[7]_i_1_n_3 ));
  FDSE \ret_5_reg_1006_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(P0_V_reg_969[6]),
        .Q(ret_5_reg_1006[6]),
        .S(\ret_5_reg_1006[7]_i_1_n_3 ));
  FDSE \ret_5_reg_1006_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(P0_V_reg_969[7]),
        .Q(ret_5_reg_1006[7]),
        .S(\ret_5_reg_1006[7]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ret_7_reg_1041[7]_i_1 
       (.I0(Max_reg_1036),
        .I1(ap_CS_fsm_state16),
        .O(\ret_7_reg_1041[7]_i_1_n_3 ));
  FDSE \ret_7_reg_1041_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(call_ret_reg_1030_0[0]),
        .Q(ret_7_reg_1041[0]),
        .S(\ret_7_reg_1041[7]_i_1_n_3 ));
  FDSE \ret_7_reg_1041_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(call_ret_reg_1030_0[1]),
        .Q(ret_7_reg_1041[1]),
        .S(\ret_7_reg_1041[7]_i_1_n_3 ));
  FDSE \ret_7_reg_1041_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(call_ret_reg_1030_0[2]),
        .Q(ret_7_reg_1041[2]),
        .S(\ret_7_reg_1041[7]_i_1_n_3 ));
  FDSE \ret_7_reg_1041_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(call_ret_reg_1030_0[3]),
        .Q(ret_7_reg_1041[3]),
        .S(\ret_7_reg_1041[7]_i_1_n_3 ));
  FDSE \ret_7_reg_1041_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(call_ret_reg_1030_0[4]),
        .Q(ret_7_reg_1041[4]),
        .S(\ret_7_reg_1041[7]_i_1_n_3 ));
  FDSE \ret_7_reg_1041_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(call_ret_reg_1030_0[5]),
        .Q(ret_7_reg_1041[5]),
        .S(\ret_7_reg_1041[7]_i_1_n_3 ));
  FDSE \ret_7_reg_1041_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(call_ret_reg_1030_0[6]),
        .Q(ret_7_reg_1041[6]),
        .S(\ret_7_reg_1041[7]_i_1_n_3 ));
  FDSE \ret_7_reg_1041_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(call_ret_reg_1030_0[7]),
        .Q(ret_7_reg_1041[7]),
        .S(\ret_7_reg_1041[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_5_reg_1011[0]_i_1 
       (.I0(\row_V_reg_315_reg_n_3_[0] ),
        .O(row_V_5_fu_775_p2[0]));
  FDRE \row_V_5_reg_1011_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_5_fu_775_p2[0]),
        .Q(row_V_5_reg_1011[0]),
        .R(1'b0));
  FDRE \row_V_5_reg_1011_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_5_fu_775_p2[10]),
        .Q(row_V_5_reg_1011[10]),
        .R(1'b0));
  FDRE \row_V_5_reg_1011_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_5_fu_775_p2[11]),
        .Q(row_V_5_reg_1011[11]),
        .R(1'b0));
  FDRE \row_V_5_reg_1011_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_5_fu_775_p2[12]),
        .Q(row_V_5_reg_1011[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_5_reg_1011_reg[12]_i_1 
       (.CI(\row_V_5_reg_1011_reg[8]_i_1_n_3 ),
        .CO({\NLW_row_V_5_reg_1011_reg[12]_i_1_CO_UNCONNECTED [3],\row_V_5_reg_1011_reg[12]_i_1_n_4 ,\row_V_5_reg_1011_reg[12]_i_1_n_5 ,\row_V_5_reg_1011_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_5_fu_775_p2[12:9]),
        .S({\row_V_reg_315_reg_n_3_[12] ,\row_V_reg_315_reg_n_3_[11] ,\row_V_reg_315_reg_n_3_[10] ,\row_V_reg_315_reg_n_3_[9] }));
  FDRE \row_V_5_reg_1011_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_5_fu_775_p2[1]),
        .Q(row_V_5_reg_1011[1]),
        .R(1'b0));
  FDRE \row_V_5_reg_1011_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_5_fu_775_p2[2]),
        .Q(row_V_5_reg_1011[2]),
        .R(1'b0));
  FDRE \row_V_5_reg_1011_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_5_fu_775_p2[3]),
        .Q(row_V_5_reg_1011[3]),
        .R(1'b0));
  FDRE \row_V_5_reg_1011_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_5_fu_775_p2[4]),
        .Q(row_V_5_reg_1011[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_5_reg_1011_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\row_V_5_reg_1011_reg[4]_i_1_n_3 ,\row_V_5_reg_1011_reg[4]_i_1_n_4 ,\row_V_5_reg_1011_reg[4]_i_1_n_5 ,\row_V_5_reg_1011_reg[4]_i_1_n_6 }),
        .CYINIT(\row_V_reg_315_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_5_fu_775_p2[4:1]),
        .S({\row_V_reg_315_reg_n_3_[4] ,\row_V_reg_315_reg_n_3_[3] ,\row_V_reg_315_reg_n_3_[2] ,\row_V_reg_315_reg_n_3_[1] }));
  FDRE \row_V_5_reg_1011_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_5_fu_775_p2[5]),
        .Q(row_V_5_reg_1011[5]),
        .R(1'b0));
  FDRE \row_V_5_reg_1011_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_5_fu_775_p2[6]),
        .Q(row_V_5_reg_1011[6]),
        .R(1'b0));
  FDRE \row_V_5_reg_1011_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_5_fu_775_p2[7]),
        .Q(row_V_5_reg_1011[7]),
        .R(1'b0));
  FDRE \row_V_5_reg_1011_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_5_fu_775_p2[8]),
        .Q(row_V_5_reg_1011[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_5_reg_1011_reg[8]_i_1 
       (.CI(\row_V_5_reg_1011_reg[4]_i_1_n_3 ),
        .CO({\row_V_5_reg_1011_reg[8]_i_1_n_3 ,\row_V_5_reg_1011_reg[8]_i_1_n_4 ,\row_V_5_reg_1011_reg[8]_i_1_n_5 ,\row_V_5_reg_1011_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_5_fu_775_p2[8:5]),
        .S({\row_V_reg_315_reg_n_3_[8] ,\row_V_reg_315_reg_n_3_[7] ,\row_V_reg_315_reg_n_3_[6] ,\row_V_reg_315_reg_n_3_[5] }));
  FDRE \row_V_5_reg_1011_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_5_fu_775_p2[9]),
        .Q(row_V_5_reg_1011[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \row_V_reg_315[12]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state11),
        .O(row_V_reg_315));
  FDSE \row_V_reg_315_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_V_5_reg_1011[0]),
        .Q(\row_V_reg_315_reg_n_3_[0] ),
        .S(row_V_reg_315));
  FDRE \row_V_reg_315_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_V_5_reg_1011[10]),
        .Q(\row_V_reg_315_reg_n_3_[10] ),
        .R(row_V_reg_315));
  FDRE \row_V_reg_315_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_V_5_reg_1011[11]),
        .Q(\row_V_reg_315_reg_n_3_[11] ),
        .R(row_V_reg_315));
  FDRE \row_V_reg_315_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_V_5_reg_1011[12]),
        .Q(\row_V_reg_315_reg_n_3_[12] ),
        .R(row_V_reg_315));
  FDRE \row_V_reg_315_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_V_5_reg_1011[1]),
        .Q(\row_V_reg_315_reg_n_3_[1] ),
        .R(row_V_reg_315));
  FDRE \row_V_reg_315_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_V_5_reg_1011[2]),
        .Q(\row_V_reg_315_reg_n_3_[2] ),
        .R(row_V_reg_315));
  FDRE \row_V_reg_315_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_V_5_reg_1011[3]),
        .Q(\row_V_reg_315_reg_n_3_[3] ),
        .R(row_V_reg_315));
  FDRE \row_V_reg_315_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_V_5_reg_1011[4]),
        .Q(\row_V_reg_315_reg_n_3_[4] ),
        .R(row_V_reg_315));
  FDRE \row_V_reg_315_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_V_5_reg_1011[5]),
        .Q(\row_V_reg_315_reg_n_3_[5] ),
        .R(row_V_reg_315));
  FDRE \row_V_reg_315_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_V_5_reg_1011[6]),
        .Q(\row_V_reg_315_reg_n_3_[6] ),
        .R(row_V_reg_315));
  FDRE \row_V_reg_315_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_V_5_reg_1011[7]),
        .Q(\row_V_reg_315_reg_n_3_[7] ),
        .R(row_V_reg_315));
  FDRE \row_V_reg_315_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_V_5_reg_1011[8]),
        .Q(\row_V_reg_315_reg_n_3_[8] ),
        .R(row_V_reg_315));
  FDRE \row_V_reg_315_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_V_5_reg_1011[9]),
        .Q(\row_V_reg_315_reg_n_3_[9] ),
        .R(row_V_reg_315));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_V_4_reg_1016[0]_i_1 
       (.I0(\row_ind_V_reg_327_reg_n_3_[0] ),
        .O(row_ind_V_3_fu_781_p2[0]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \row_ind_V_4_reg_1016[12]_i_1 
       (.I0(\row_ind_V_4_reg_1016[12]_i_3_n_3 ),
        .I1(\row_ind_V_4_reg_1016[12]_i_4_n_3 ),
        .I2(row_ind_V_3_fu_781_p2[5]),
        .I3(\row_ind_V_reg_327_reg_n_3_[0] ),
        .I4(row_ind_V_3_fu_781_p2[12]),
        .I5(row_ind_V_3_fu_781_p2[6]),
        .O(row_ind_V_4_reg_1016));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \row_ind_V_4_reg_1016[12]_i_3 
       (.I0(row_ind_V_3_fu_781_p2[11]),
        .I1(row_ind_V_3_fu_781_p2[10]),
        .I2(row_ind_V_3_fu_781_p2[3]),
        .I3(row_ind_V_3_fu_781_p2[9]),
        .I4(row_ind_V_3_fu_781_p2[2]),
        .I5(ap_CS_fsm_state10),
        .O(\row_ind_V_4_reg_1016[12]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \row_ind_V_4_reg_1016[12]_i_4 
       (.I0(row_ind_V_3_fu_781_p2[8]),
        .I1(row_ind_V_3_fu_781_p2[7]),
        .I2(row_ind_V_3_fu_781_p2[1]),
        .I3(row_ind_V_3_fu_781_p2[4]),
        .O(\row_ind_V_4_reg_1016[12]_i_4_n_3 ));
  FDRE \row_ind_V_4_reg_1016_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_ind_V_3_fu_781_p2[0]),
        .Q(\row_ind_V_4_reg_1016_reg_n_3_[0] ),
        .R(row_ind_V_4_reg_1016));
  FDRE \row_ind_V_4_reg_1016_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_ind_V_3_fu_781_p2[10]),
        .Q(\row_ind_V_4_reg_1016_reg_n_3_[10] ),
        .R(row_ind_V_4_reg_1016));
  FDRE \row_ind_V_4_reg_1016_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_ind_V_3_fu_781_p2[11]),
        .Q(\row_ind_V_4_reg_1016_reg_n_3_[11] ),
        .R(row_ind_V_4_reg_1016));
  FDRE \row_ind_V_4_reg_1016_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_ind_V_3_fu_781_p2[12]),
        .Q(\row_ind_V_4_reg_1016_reg_n_3_[12] ),
        .R(row_ind_V_4_reg_1016));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_ind_V_4_reg_1016_reg[12]_i_2 
       (.CI(\row_ind_V_4_reg_1016_reg[8]_i_1_n_3 ),
        .CO({\NLW_row_ind_V_4_reg_1016_reg[12]_i_2_CO_UNCONNECTED [3],\row_ind_V_4_reg_1016_reg[12]_i_2_n_4 ,\row_ind_V_4_reg_1016_reg[12]_i_2_n_5 ,\row_ind_V_4_reg_1016_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_3_fu_781_p2[12:9]),
        .S({\row_ind_V_reg_327_reg_n_3_[12] ,\row_ind_V_reg_327_reg_n_3_[11] ,\row_ind_V_reg_327_reg_n_3_[10] ,\row_ind_V_reg_327_reg_n_3_[9] }));
  FDRE \row_ind_V_4_reg_1016_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_ind_V_3_fu_781_p2[1]),
        .Q(\row_ind_V_4_reg_1016_reg_n_3_[1] ),
        .R(row_ind_V_4_reg_1016));
  FDRE \row_ind_V_4_reg_1016_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_ind_V_3_fu_781_p2[2]),
        .Q(\row_ind_V_4_reg_1016_reg_n_3_[2] ),
        .R(row_ind_V_4_reg_1016));
  FDRE \row_ind_V_4_reg_1016_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_ind_V_3_fu_781_p2[3]),
        .Q(\row_ind_V_4_reg_1016_reg_n_3_[3] ),
        .R(row_ind_V_4_reg_1016));
  FDRE \row_ind_V_4_reg_1016_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_ind_V_3_fu_781_p2[4]),
        .Q(\row_ind_V_4_reg_1016_reg_n_3_[4] ),
        .R(row_ind_V_4_reg_1016));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_ind_V_4_reg_1016_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\row_ind_V_4_reg_1016_reg[4]_i_1_n_3 ,\row_ind_V_4_reg_1016_reg[4]_i_1_n_4 ,\row_ind_V_4_reg_1016_reg[4]_i_1_n_5 ,\row_ind_V_4_reg_1016_reg[4]_i_1_n_6 }),
        .CYINIT(\row_ind_V_reg_327_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_3_fu_781_p2[4:1]),
        .S({\row_ind_V_reg_327_reg_n_3_[4] ,\row_ind_V_reg_327_reg_n_3_[3] ,\row_ind_V_reg_327_reg_n_3_[2] ,\row_ind_V_reg_327_reg_n_3_[1] }));
  FDRE \row_ind_V_4_reg_1016_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_ind_V_3_fu_781_p2[5]),
        .Q(\row_ind_V_4_reg_1016_reg_n_3_[5] ),
        .R(row_ind_V_4_reg_1016));
  FDRE \row_ind_V_4_reg_1016_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_ind_V_3_fu_781_p2[6]),
        .Q(\row_ind_V_4_reg_1016_reg_n_3_[6] ),
        .R(row_ind_V_4_reg_1016));
  FDRE \row_ind_V_4_reg_1016_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_ind_V_3_fu_781_p2[7]),
        .Q(\row_ind_V_4_reg_1016_reg_n_3_[7] ),
        .R(row_ind_V_4_reg_1016));
  FDRE \row_ind_V_4_reg_1016_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_ind_V_3_fu_781_p2[8]),
        .Q(\row_ind_V_4_reg_1016_reg_n_3_[8] ),
        .R(row_ind_V_4_reg_1016));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_ind_V_4_reg_1016_reg[8]_i_1 
       (.CI(\row_ind_V_4_reg_1016_reg[4]_i_1_n_3 ),
        .CO({\row_ind_V_4_reg_1016_reg[8]_i_1_n_3 ,\row_ind_V_4_reg_1016_reg[8]_i_1_n_4 ,\row_ind_V_4_reg_1016_reg[8]_i_1_n_5 ,\row_ind_V_4_reg_1016_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_3_fu_781_p2[8:5]),
        .S({\row_ind_V_reg_327_reg_n_3_[8] ,\row_ind_V_reg_327_reg_n_3_[7] ,\row_ind_V_reg_327_reg_n_3_[6] ,\row_ind_V_reg_327_reg_n_3_[5] }));
  FDRE \row_ind_V_4_reg_1016_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_ind_V_3_fu_781_p2[9]),
        .Q(\row_ind_V_4_reg_1016_reg_n_3_[9] ),
        .R(row_ind_V_4_reg_1016));
  FDRE \row_ind_V_reg_327_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\row_ind_V_4_reg_1016_reg_n_3_[0] ),
        .Q(\row_ind_V_reg_327_reg_n_3_[0] ),
        .R(row_V_reg_315));
  FDRE \row_ind_V_reg_327_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\row_ind_V_4_reg_1016_reg_n_3_[10] ),
        .Q(\row_ind_V_reg_327_reg_n_3_[10] ),
        .R(row_V_reg_315));
  FDRE \row_ind_V_reg_327_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\row_ind_V_4_reg_1016_reg_n_3_[11] ),
        .Q(\row_ind_V_reg_327_reg_n_3_[11] ),
        .R(row_V_reg_315));
  FDRE \row_ind_V_reg_327_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\row_ind_V_4_reg_1016_reg_n_3_[12] ),
        .Q(\row_ind_V_reg_327_reg_n_3_[12] ),
        .R(row_V_reg_315));
  FDSE \row_ind_V_reg_327_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\row_ind_V_4_reg_1016_reg_n_3_[1] ),
        .Q(\row_ind_V_reg_327_reg_n_3_[1] ),
        .S(row_V_reg_315));
  FDRE \row_ind_V_reg_327_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\row_ind_V_4_reg_1016_reg_n_3_[2] ),
        .Q(\row_ind_V_reg_327_reg_n_3_[2] ),
        .R(row_V_reg_315));
  FDRE \row_ind_V_reg_327_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\row_ind_V_4_reg_1016_reg_n_3_[3] ),
        .Q(\row_ind_V_reg_327_reg_n_3_[3] ),
        .R(row_V_reg_315));
  FDRE \row_ind_V_reg_327_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\row_ind_V_4_reg_1016_reg_n_3_[4] ),
        .Q(\row_ind_V_reg_327_reg_n_3_[4] ),
        .R(row_V_reg_315));
  FDRE \row_ind_V_reg_327_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\row_ind_V_4_reg_1016_reg_n_3_[5] ),
        .Q(\row_ind_V_reg_327_reg_n_3_[5] ),
        .R(row_V_reg_315));
  FDRE \row_ind_V_reg_327_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\row_ind_V_4_reg_1016_reg_n_3_[6] ),
        .Q(\row_ind_V_reg_327_reg_n_3_[6] ),
        .R(row_V_reg_315));
  FDRE \row_ind_V_reg_327_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\row_ind_V_4_reg_1016_reg_n_3_[7] ),
        .Q(\row_ind_V_reg_327_reg_n_3_[7] ),
        .R(row_V_reg_315));
  FDRE \row_ind_V_reg_327_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\row_ind_V_4_reg_1016_reg_n_3_[8] ),
        .Q(\row_ind_V_reg_327_reg_n_3_[8] ),
        .R(row_V_reg_315));
  FDRE \row_ind_V_reg_327_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\row_ind_V_4_reg_1016_reg_n_3_[9] ),
        .Q(\row_ind_V_reg_327_reg_n_3_[9] ),
        .R(row_V_reg_315));
  FDRE \tmp_V_reg_891_reg[0] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [0]),
        .Q(tmp_V_reg_891[0]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[10] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [10]),
        .Q(tmp_V_reg_891[10]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[11] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [11]),
        .Q(tmp_V_reg_891[11]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[12] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [12]),
        .Q(tmp_V_reg_891[12]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[13] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [13]),
        .Q(tmp_V_reg_891[13]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[14] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [14]),
        .Q(tmp_V_reg_891[14]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[15] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [15]),
        .Q(tmp_V_reg_891[15]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[16] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [16]),
        .Q(tmp_V_reg_891[16]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[17] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [17]),
        .Q(tmp_V_reg_891[17]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[18] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [18]),
        .Q(tmp_V_reg_891[18]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[19] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [19]),
        .Q(tmp_V_reg_891[19]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[1] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [1]),
        .Q(tmp_V_reg_891[1]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[20] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [20]),
        .Q(tmp_V_reg_891[20]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[21] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [21]),
        .Q(tmp_V_reg_891[21]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[22] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [22]),
        .Q(tmp_V_reg_891[22]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[23] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [23]),
        .Q(tmp_V_reg_891[23]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[24] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [24]),
        .Q(tmp_V_reg_891[24]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[25] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [25]),
        .Q(tmp_V_reg_891[25]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[26] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [26]),
        .Q(tmp_V_reg_891[26]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[27] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [27]),
        .Q(tmp_V_reg_891[27]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[28] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [28]),
        .Q(tmp_V_reg_891[28]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[29] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [29]),
        .Q(tmp_V_reg_891[29]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[2] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [2]),
        .Q(tmp_V_reg_891[2]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[30] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [30]),
        .Q(tmp_V_reg_891[30]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[3] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [3]),
        .Q(tmp_V_reg_891[3]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[4] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [4]),
        .Q(tmp_V_reg_891[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[5] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [5]),
        .Q(tmp_V_reg_891[5]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[6] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [6]),
        .Q(tmp_V_reg_891[6]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[7] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [7]),
        .Q(tmp_V_reg_891[7]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[8] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [8]),
        .Q(tmp_V_reg_891[8]),
        .R(1'b0));
  FDRE \tmp_V_reg_891_reg[9] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\tmp_V_reg_737_reg[30] [9]),
        .Q(tmp_V_reg_891[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tp_3_reg_960[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln878_fu_515_p2),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h202F)) 
    \tp_3_reg_960[0]_i_2 
       (.I0(tp_reg_282[0]),
        .I1(\tp_3_reg_960[0]_i_3_n_3 ),
        .I2(\tp_3_reg_960[0]_i_4_n_3 ),
        .I3(\row_ind_V_reg_327_reg_n_3_[1] ),
        .O(tp_3_fu_658_p3));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tp_3_reg_960[0]_i_3 
       (.I0(\tp_3_reg_960[0]_i_5_n_3 ),
        .I1(\row_ind_V_reg_327_reg_n_3_[8] ),
        .I2(\row_ind_V_reg_327_reg_n_3_[7] ),
        .I3(\row_ind_V_reg_327_reg_n_3_[6] ),
        .I4(\row_ind_V_reg_327_reg_n_3_[5] ),
        .I5(\tp_3_reg_960[0]_i_6_n_3 ),
        .O(\tp_3_reg_960[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tp_3_reg_960[0]_i_4 
       (.I0(\mid_4_reg_938[1]_i_2_n_3 ),
        .I1(\row_ind_V_reg_327_reg_n_3_[3] ),
        .I2(\row_ind_V_reg_327_reg_n_3_[4] ),
        .I3(\row_ind_V_reg_327_reg_n_3_[0] ),
        .O(\tp_3_reg_960[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tp_3_reg_960[0]_i_5 
       (.I0(\row_ind_V_reg_327_reg_n_3_[4] ),
        .I1(\row_ind_V_reg_327_reg_n_3_[3] ),
        .I2(\row_ind_V_reg_327_reg_n_3_[1] ),
        .I3(\row_ind_V_reg_327_reg_n_3_[2] ),
        .O(\tp_3_reg_960[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \tp_3_reg_960[0]_i_6 
       (.I0(\row_ind_V_reg_327_reg_n_3_[9] ),
        .I1(\row_ind_V_reg_327_reg_n_3_[11] ),
        .I2(\row_ind_V_reg_327_reg_n_3_[10] ),
        .I3(\row_ind_V_reg_327_reg_n_3_[12] ),
        .I4(\row_ind_V_reg_327_reg_n_3_[0] ),
        .O(\tp_3_reg_960[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFC00AAAA)) 
    \tp_3_reg_960[1]_i_1 
       (.I0(\tp_3_reg_960_reg_n_3_[1] ),
        .I1(tp_reg_282[1]),
        .I2(\tp_3_reg_960[0]_i_3_n_3 ),
        .I3(\tp_3_reg_960[0]_i_4_n_3 ),
        .I4(ap_CS_fsm_state6),
        .I5(icmp_ln878_fu_515_p2),
        .O(\tp_3_reg_960[1]_i_1_n_3 ));
  FDRE \tp_3_reg_960_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(tp_3_fu_658_p3),
        .Q(\tp_3_reg_960_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \tp_3_reg_960_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tp_3_reg_960[1]_i_1_n_3 ),
        .Q(\tp_3_reg_960_reg_n_3_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C0C00FFAAAAAAAA)) 
    \tp_4_reg_944[0]_i_1 
       (.I0(\tp_4_reg_944_reg_n_3_[0] ),
        .I1(tp_reg_282[0]),
        .I2(\tp_3_reg_960[0]_i_3_n_3 ),
        .I3(\row_ind_V_reg_327_reg_n_3_[1] ),
        .I4(\tp_3_reg_960[0]_i_4_n_3 ),
        .I5(ap_NS_fsm[4]),
        .O(\tp_4_reg_944[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFC00AAAAAAAAAAAA)) 
    \tp_4_reg_944[1]_i_1 
       (.I0(\tp_4_reg_944_reg_n_3_[1] ),
        .I1(tp_reg_282[1]),
        .I2(\tp_3_reg_960[0]_i_3_n_3 ),
        .I3(\tp_3_reg_960[0]_i_4_n_3 ),
        .I4(ap_CS_fsm_state6),
        .I5(icmp_ln878_fu_515_p2),
        .O(\tp_4_reg_944[1]_i_1_n_3 ));
  FDRE \tp_4_reg_944_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tp_4_reg_944[0]_i_1_n_3 ),
        .Q(\tp_4_reg_944_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \tp_4_reg_944_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tp_4_reg_944[1]_i_1_n_3 ),
        .Q(\tp_4_reg_944_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \tp_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\tp_4_reg_944_reg_n_3_[0] ),
        .Q(tp_reg_282[0]),
        .R(1'b0));
  FDRE \tp_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(\tp_4_reg_944_reg_n_3_[1] ),
        .Q(tp_reg_282[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln878_reg_923[0]_i_1 
       (.I0(\row_ind_V_reg_327_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state6),
        .I2(trunc_ln878_reg_923[0]),
        .O(\trunc_ln878_reg_923[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln878_reg_923[1]_i_1 
       (.I0(\row_ind_V_reg_327_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state6),
        .I2(trunc_ln878_reg_923[1]),
        .O(\trunc_ln878_reg_923[1]_i_1_n_3 ));
  FDRE \trunc_ln878_reg_923_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln878_reg_923[0]_i_1_n_3 ),
        .Q(trunc_ln878_reg_923[0]),
        .R(1'b0));
  FDRE \trunc_ln878_reg_923_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln878_reg_923[1]_i_1_n_3 ),
        .Q(trunc_ln878_reg_923[1]),
        .R(1'b0));
  FDRE \zext_ln178_reg_918_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\zext_ln178_reg_918_reg[10]_0 [0]),
        .Q(zext_ln178_reg_918[0]),
        .R(1'b0));
  FDRE \zext_ln178_reg_918_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\zext_ln178_reg_918_reg[10]_0 [10]),
        .Q(zext_ln178_reg_918[10]),
        .R(1'b0));
  FDRE \zext_ln178_reg_918_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\zext_ln178_reg_918_reg[10]_0 [1]),
        .Q(zext_ln178_reg_918[1]),
        .R(1'b0));
  FDRE \zext_ln178_reg_918_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\zext_ln178_reg_918_reg[10]_0 [2]),
        .Q(zext_ln178_reg_918[2]),
        .R(1'b0));
  FDRE \zext_ln178_reg_918_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\zext_ln178_reg_918_reg[10]_0 [3]),
        .Q(zext_ln178_reg_918[3]),
        .R(1'b0));
  FDRE \zext_ln178_reg_918_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\zext_ln178_reg_918_reg[10]_0 [4]),
        .Q(zext_ln178_reg_918[4]),
        .R(1'b0));
  FDRE \zext_ln178_reg_918_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\zext_ln178_reg_918_reg[10]_0 [5]),
        .Q(zext_ln178_reg_918[5]),
        .R(1'b0));
  FDRE \zext_ln178_reg_918_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\zext_ln178_reg_918_reg[10]_0 [6]),
        .Q(zext_ln178_reg_918[6]),
        .R(1'b0));
  FDRE \zext_ln178_reg_918_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\zext_ln178_reg_918_reg[10]_0 [7]),
        .Q(zext_ln178_reg_918[7]),
        .R(1'b0));
  FDRE \zext_ln178_reg_918_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\zext_ln178_reg_918_reg[10]_0 [8]),
        .Q(zext_ln178_reg_918[8]),
        .R(1'b0));
  FDRE \zext_ln178_reg_918_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\zext_ln178_reg_918_reg[10]_0 [9]),
        .Q(zext_ln178_reg_918[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00B0)) 
    \zext_ln534_reg_886[10]_i_1 
       (.I0(thresh_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(Q[0]),
        .I3(\icmp_ln167_reg_882_reg[0]_0 ),
        .O(tmp_V_reg_8910));
  FDRE \zext_ln534_reg_886_reg[0] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\col_V_reg_212_reg_n_3_[0] ),
        .Q(zext_ln534_reg_886_reg[0]),
        .R(1'b0));
  FDRE \zext_ln534_reg_886_reg[10] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\col_V_reg_212_reg_n_3_[10] ),
        .Q(zext_ln534_reg_886_reg[10]),
        .R(1'b0));
  FDRE \zext_ln534_reg_886_reg[1] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\col_V_reg_212_reg_n_3_[1] ),
        .Q(zext_ln534_reg_886_reg[1]),
        .R(1'b0));
  FDRE \zext_ln534_reg_886_reg[2] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\col_V_reg_212_reg_n_3_[2] ),
        .Q(zext_ln534_reg_886_reg[2]),
        .R(1'b0));
  FDRE \zext_ln534_reg_886_reg[3] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\col_V_reg_212_reg_n_3_[3] ),
        .Q(zext_ln534_reg_886_reg[3]),
        .R(1'b0));
  FDRE \zext_ln534_reg_886_reg[4] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\col_V_reg_212_reg_n_3_[4] ),
        .Q(zext_ln534_reg_886_reg[4]),
        .R(1'b0));
  FDRE \zext_ln534_reg_886_reg[5] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\col_V_reg_212_reg_n_3_[5] ),
        .Q(zext_ln534_reg_886_reg[5]),
        .R(1'b0));
  FDRE \zext_ln534_reg_886_reg[6] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\col_V_reg_212_reg_n_3_[6] ),
        .Q(zext_ln534_reg_886_reg[6]),
        .R(1'b0));
  FDRE \zext_ln534_reg_886_reg[7] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\col_V_reg_212_reg_n_3_[7] ),
        .Q(zext_ln534_reg_886_reg[7]),
        .R(1'b0));
  FDRE \zext_ln534_reg_886_reg[8] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\col_V_reg_212_reg_n_3_[8] ),
        .Q(zext_ln534_reg_886_reg[8]),
        .R(1'b0));
  FDRE \zext_ln534_reg_886_reg[9] 
       (.C(ap_clk),
        .CE(tmp_V_reg_8910),
        .D(\col_V_reg_212_reg_n_3_[9] ),
        .Q(zext_ln534_reg_886_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0
   (\ap_CS_fsm_reg[11] ,
    \icmp_ln167_reg_882_reg[0] ,
    \ap_CS_fsm_reg[9] ,
    q0,
    Q,
    ram_reg_0,
    ram_reg_0_0,
    ap_enable_reg_pp1_iter1,
    ap_clk,
    we1,
    ce0,
    buf1_load_reg_7700,
    addr1,
    ram_reg_0_1,
    d1,
    WEA);
  output \ap_CS_fsm_reg[11] ;
  output \icmp_ln167_reg_882_reg[0] ;
  output \ap_CS_fsm_reg[9] ;
  output [31:0]q0;
  input [3:0]Q;
  input ram_reg_0;
  input ram_reg_0_0;
  input ap_enable_reg_pp1_iter1;
  input ap_clk;
  input we1;
  input ce0;
  input buf1_load_reg_7700;
  input [10:0]addr1;
  input [10:0]ram_reg_0_1;
  input [30:0]d1;
  input [0:0]WEA;

  wire [3:0]Q;
  wire [0:0]WEA;
  wire [10:0]addr1;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire buf1_load_reg_7700;
  wire ce0;
  wire [30:0]d1;
  wire \icmp_ln167_reg_882_reg[0] ;
  wire [31:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [10:0]ram_reg_0_1;
  wire we1;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram_56 cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram_U
       (.Q(Q),
        .WEA(WEA),
        .addr1(addr1),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .buf1_load_reg_7700(buf1_load_reg_7700),
        .ce0(ce0),
        .d1(d1),
        .\icmp_ln167_reg_882_reg[0] (\icmp_ln167_reg_882_reg[0] ),
        .q0(q0),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .we1(we1));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_52
   (\bottom_V_3_reg_950_reg[1] ,
    internal_empty_n_reg,
    q0,
    Q,
    ram_reg_0,
    icmp_ln167_reg_882_pp0_iter1_reg,
    ram_reg_0_0,
    thresh_data_empty_n,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_clk,
    we1,
    ce0,
    buf1_load_reg_7700,
    addr1,
    ram_reg_0_1,
    d1,
    WEA);
  output \bottom_V_3_reg_950_reg[1] ;
  output internal_empty_n_reg;
  output [31:0]q0;
  input [1:0]Q;
  input ram_reg_0;
  input icmp_ln167_reg_882_pp0_iter1_reg;
  input ram_reg_0_0;
  input thresh_data_empty_n;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter2_reg_0;
  input ap_clk;
  input we1;
  input ce0;
  input buf1_load_reg_7700;
  input [10:0]addr1;
  input [10:0]ram_reg_0_1;
  input [30:0]d1;
  input [0:0]WEA;

  wire [1:0]Q;
  wire [0:0]WEA;
  wire [10:0]addr1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire \bottom_V_3_reg_950_reg[1] ;
  wire buf1_load_reg_7700;
  wire ce0;
  wire [30:0]d1;
  wire icmp_ln167_reg_882_pp0_iter1_reg;
  wire internal_empty_n_reg;
  wire [31:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [10:0]ram_reg_0_1;
  wire thresh_data_empty_n;
  wire we1;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram_55 cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram_U
       (.Q(Q),
        .WEA(WEA),
        .addr1(addr1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .\bottom_V_3_reg_950_reg[1] (\bottom_V_3_reg_950_reg[1] ),
        .buf1_load_reg_7700(buf1_load_reg_7700),
        .ce0(ce0),
        .d1(d1),
        .icmp_ln167_reg_882_pp0_iter1_reg(icmp_ln167_reg_882_pp0_iter1_reg),
        .internal_empty_n_reg(internal_empty_n_reg),
        .q0(q0),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_2(ram_reg_0_1),
        .thresh_data_empty_n(thresh_data_empty_n),
        .we1(we1));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_53
   (D,
    ram_reg_1,
    ram_reg_1_0,
    \buf1_V_reg_789_reg[31] ,
    q0,
    \buf1_V_reg_789_reg[31]_0 ,
    \buf0_V_reg_784_reg[31] ,
    \buf2_V_reg_794_reg[31] ,
    \buf2_V_reg_794_reg[31]_0 ,
    \buf0_V_reg_784_reg[31]_0 ,
    \buf0_V_reg_784_reg[31]_1 ,
    ap_clk,
    we1,
    ce0,
    buf1_load_reg_7700,
    addr1,
    Q,
    d1,
    ce1);
  output [31:0]D;
  output [31:0]ram_reg_1;
  output [31:0]ram_reg_1_0;
  input \buf1_V_reg_789_reg[31] ;
  input [31:0]q0;
  input \buf1_V_reg_789_reg[31]_0 ;
  input [31:0]\buf0_V_reg_784_reg[31] ;
  input \buf2_V_reg_794_reg[31] ;
  input \buf2_V_reg_794_reg[31]_0 ;
  input \buf0_V_reg_784_reg[31]_0 ;
  input \buf0_V_reg_784_reg[31]_1 ;
  input ap_clk;
  input we1;
  input ce0;
  input buf1_load_reg_7700;
  input [10:0]addr1;
  input [10:0]Q;
  input [30:0]d1;
  input ce1;

  wire [31:0]D;
  wire [10:0]Q;
  wire [10:0]addr1;
  wire ap_clk;
  wire [31:0]\buf0_V_reg_784_reg[31] ;
  wire \buf0_V_reg_784_reg[31]_0 ;
  wire \buf0_V_reg_784_reg[31]_1 ;
  wire \buf1_V_reg_789_reg[31] ;
  wire \buf1_V_reg_789_reg[31]_0 ;
  wire buf1_load_reg_7700;
  wire \buf2_V_reg_794_reg[31] ;
  wire \buf2_V_reg_794_reg[31]_0 ;
  wire ce0;
  wire ce1;
  wire [30:0]d1;
  wire [31:0]q0;
  wire [31:0]ram_reg_1;
  wire [31:0]ram_reg_1_0;
  wire we1;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram_U
       (.D(D),
        .Q(Q),
        .addr1(addr1),
        .ap_clk(ap_clk),
        .\buf0_V_reg_784_reg[31] (\buf0_V_reg_784_reg[31] ),
        .\buf0_V_reg_784_reg[31]_0 (\buf0_V_reg_784_reg[31]_0 ),
        .\buf0_V_reg_784_reg[31]_1 (\buf0_V_reg_784_reg[31]_1 ),
        .\buf1_V_reg_789_reg[31] (\buf1_V_reg_789_reg[31] ),
        .\buf1_V_reg_789_reg[31]_0 (\buf1_V_reg_789_reg[31]_0 ),
        .buf1_load_reg_7700(buf1_load_reg_7700),
        .\buf2_V_reg_794_reg[31] (\buf2_V_reg_794_reg[31] ),
        .\buf2_V_reg_794_reg[31]_0 (\buf2_V_reg_794_reg[31]_0 ),
        .ce0(ce0),
        .ce1(ce1),
        .d1(d1),
        .q0(q0),
        .ram_reg_1_0(ram_reg_1),
        .ram_reg_1_1(ram_reg_1_0),
        .we1(we1));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram
   (D,
    ram_reg_1_0,
    ram_reg_1_1,
    \buf1_V_reg_789_reg[31] ,
    q0,
    \buf1_V_reg_789_reg[31]_0 ,
    \buf0_V_reg_784_reg[31] ,
    \buf2_V_reg_794_reg[31] ,
    \buf2_V_reg_794_reg[31]_0 ,
    \buf0_V_reg_784_reg[31]_0 ,
    \buf0_V_reg_784_reg[31]_1 ,
    ap_clk,
    we1,
    ce0,
    buf1_load_reg_7700,
    addr1,
    Q,
    d1,
    ce1);
  output [31:0]D;
  output [31:0]ram_reg_1_0;
  output [31:0]ram_reg_1_1;
  input \buf1_V_reg_789_reg[31] ;
  input [31:0]q0;
  input \buf1_V_reg_789_reg[31]_0 ;
  input [31:0]\buf0_V_reg_784_reg[31] ;
  input \buf2_V_reg_794_reg[31] ;
  input \buf2_V_reg_794_reg[31]_0 ;
  input \buf0_V_reg_784_reg[31]_0 ;
  input \buf0_V_reg_784_reg[31]_1 ;
  input ap_clk;
  input we1;
  input ce0;
  input buf1_load_reg_7700;
  input [10:0]addr1;
  input [10:0]Q;
  input [30:0]d1;
  input ce1;

  wire [31:0]D;
  wire [10:0]Q;
  wire [10:0]addr1;
  wire ap_clk;
  wire [31:0]\buf0_V_reg_784_reg[31] ;
  wire \buf0_V_reg_784_reg[31]_0 ;
  wire \buf0_V_reg_784_reg[31]_1 ;
  wire \buf1_V_reg_789_reg[31] ;
  wire \buf1_V_reg_789_reg[31]_0 ;
  wire buf1_load_reg_7700;
  wire \buf2_V_reg_794_reg[31] ;
  wire \buf2_V_reg_794_reg[31]_0 ;
  wire ce0;
  wire ce1;
  wire [30:0]d1;
  wire [31:0]\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 ;
  wire [31:0]q0;
  wire [31:0]ram_reg_1_0;
  wire [31:0]ram_reg_1_1;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:14]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[0]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [0]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[0]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [0]),
        .O(ram_reg_1_1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[10]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [10]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[10]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [10]),
        .O(ram_reg_1_1[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[11]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [11]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[11]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [11]),
        .O(ram_reg_1_1[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[12]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [12]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[12]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [12]),
        .O(ram_reg_1_1[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[13]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [13]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[13]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [13]),
        .O(ram_reg_1_1[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[14]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [14]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[14]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [14]),
        .O(ram_reg_1_1[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[15]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [15]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[15]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [15]),
        .O(ram_reg_1_1[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[16]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [16]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[16]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [16]),
        .O(ram_reg_1_1[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[17]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [17]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[17]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [17]),
        .O(ram_reg_1_1[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[18]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [18]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[18]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [18]),
        .O(ram_reg_1_1[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[19]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [19]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[19]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [19]),
        .O(ram_reg_1_1[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[1]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [1]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[1]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [1]),
        .O(ram_reg_1_1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[20]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [20]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[20]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [20]),
        .O(ram_reg_1_1[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[21]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [21]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[21]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [21]),
        .O(ram_reg_1_1[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[22]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [22]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[22]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [22]),
        .O(ram_reg_1_1[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[23]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [23]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[23]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [23]),
        .O(ram_reg_1_1[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[24]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [24]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[24]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [24]),
        .O(ram_reg_1_1[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[25]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [25]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[25]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [25]),
        .O(ram_reg_1_1[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[26]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [26]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[26]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [26]),
        .O(ram_reg_1_1[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[27]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [27]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[27]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [27]),
        .O(ram_reg_1_1[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[28]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [28]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[28]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [28]),
        .O(ram_reg_1_1[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[29]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [29]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[29]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [29]),
        .O(ram_reg_1_1[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[2]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [2]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[2]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [2]),
        .O(ram_reg_1_1[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[30]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [30]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[30]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [30]),
        .O(ram_reg_1_1[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[31]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [31]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[31]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [31]),
        .O(ram_reg_1_1[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[3]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [3]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[3]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [3]),
        .O(ram_reg_1_1[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[4]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [4]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[4]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [4]),
        .O(ram_reg_1_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[5]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [5]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[5]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [5]),
        .O(ram_reg_1_1[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[6]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [6]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[6]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [6]),
        .O(ram_reg_1_1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[7]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [7]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[7]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [7]),
        .O(ram_reg_1_1[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[8]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [8]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[8]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [8]),
        .O(ram_reg_1_1[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf0_V_reg_784[9]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [9]),
        .I1(\buf0_V_reg_784_reg[31]_0 ),
        .I2(q0[9]),
        .I3(\buf0_V_reg_784_reg[31]_1 ),
        .I4(\buf0_V_reg_784_reg[31] [9]),
        .O(ram_reg_1_1[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[0]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [0]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[0]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[10]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [10]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[10]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[11]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [11]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[11]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[12]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [12]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[12]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[13]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [13]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[13]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[14]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [14]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[14]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[15]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [15]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[15]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[16]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [16]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[16]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[17]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [17]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[17]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[18]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [18]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[18]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[19]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [19]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[19]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[1]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [1]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[1]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[20]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [20]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[20]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[21]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [21]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[21]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[22]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [22]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[22]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[23]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [23]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[23]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[24]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [24]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[24]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [24]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[25]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [25]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[25]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [25]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[26]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [26]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[26]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [26]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[27]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [27]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[27]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [27]),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[28]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [28]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[28]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [28]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[29]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [29]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[29]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [29]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[2]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [2]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[2]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[30]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [30]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[30]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [30]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[31]_i_2 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [31]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[31]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [31]),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[3]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [3]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[3]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[4]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [4]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[4]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[5]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [5]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[5]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[6]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [6]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[6]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[7]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [7]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[7]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[8]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [8]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[8]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf1_V_reg_789[9]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [9]),
        .I1(\buf1_V_reg_789_reg[31] ),
        .I2(q0[9]),
        .I3(\buf1_V_reg_789_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [9]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[0]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [0]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[0]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [0]),
        .O(ram_reg_1_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[10]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [10]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[10]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [10]),
        .O(ram_reg_1_0[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[11]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [11]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[11]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [11]),
        .O(ram_reg_1_0[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[12]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [12]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[12]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [12]),
        .O(ram_reg_1_0[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[13]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [13]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[13]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [13]),
        .O(ram_reg_1_0[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[14]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [14]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[14]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [14]),
        .O(ram_reg_1_0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[15]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [15]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[15]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [15]),
        .O(ram_reg_1_0[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[16]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [16]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[16]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [16]),
        .O(ram_reg_1_0[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[17]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [17]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[17]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [17]),
        .O(ram_reg_1_0[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[18]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [18]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[18]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [18]),
        .O(ram_reg_1_0[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[19]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [19]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[19]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [19]),
        .O(ram_reg_1_0[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[1]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [1]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[1]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [1]),
        .O(ram_reg_1_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[20]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [20]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[20]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [20]),
        .O(ram_reg_1_0[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[21]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [21]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[21]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [21]),
        .O(ram_reg_1_0[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[22]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [22]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[22]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [22]),
        .O(ram_reg_1_0[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[23]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [23]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[23]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [23]),
        .O(ram_reg_1_0[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[24]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [24]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[24]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [24]),
        .O(ram_reg_1_0[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[25]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [25]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[25]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [25]),
        .O(ram_reg_1_0[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[26]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [26]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[26]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [26]),
        .O(ram_reg_1_0[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[27]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [27]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[27]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [27]),
        .O(ram_reg_1_0[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[28]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [28]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[28]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [28]),
        .O(ram_reg_1_0[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[29]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [29]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[29]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [29]),
        .O(ram_reg_1_0[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[2]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [2]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[2]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [2]),
        .O(ram_reg_1_0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[30]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [30]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[30]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [30]),
        .O(ram_reg_1_0[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[31]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [31]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[31]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [31]),
        .O(ram_reg_1_0[31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[3]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [3]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[3]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [3]),
        .O(ram_reg_1_0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[4]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [4]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[4]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [4]),
        .O(ram_reg_1_0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[5]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [5]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[5]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [5]),
        .O(ram_reg_1_0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[6]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [6]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[6]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [6]),
        .O(ram_reg_1_0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[7]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [7]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[7]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [7]),
        .O(ram_reg_1_0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[8]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [8]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[8]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [8]),
        .O(ram_reg_1_0[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \buf2_V_reg_794[9]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [9]),
        .I1(\buf2_V_reg_794_reg[31] ),
        .I2(q0[9]),
        .I3(\buf2_V_reg_794_reg[31]_0 ),
        .I4(\buf0_V_reg_784_reg[31] [9]),
        .O(ram_reg_1_0[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "61440" *) 
  (* RTL_RAM_NAME = "buf_V_2_U/cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,d1[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf1_load_reg_7700),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({ce1,ce1,ce1,ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "61440" *) 
  (* RTL_RAM_NAME = "buf_V_2_U/cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[30:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:14],\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/buf2_load_reg_777 [31:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf1_load_reg_7700),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({ce1,ce1,ce1,ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram_55
   (\bottom_V_3_reg_950_reg[1] ,
    internal_empty_n_reg,
    q0,
    Q,
    ram_reg_0_0,
    icmp_ln167_reg_882_pp0_iter1_reg,
    ram_reg_0_1,
    thresh_data_empty_n,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_clk,
    we1,
    ce0,
    buf1_load_reg_7700,
    addr1,
    ram_reg_0_2,
    d1,
    WEA);
  output \bottom_V_3_reg_950_reg[1] ;
  output internal_empty_n_reg;
  output [31:0]q0;
  input [1:0]Q;
  input ram_reg_0_0;
  input icmp_ln167_reg_882_pp0_iter1_reg;
  input ram_reg_0_1;
  input thresh_data_empty_n;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter2_reg_0;
  input ap_clk;
  input we1;
  input ce0;
  input buf1_load_reg_7700;
  input [10:0]addr1;
  input [10:0]ram_reg_0_2;
  input [30:0]d1;
  input [0:0]WEA;

  wire [1:0]Q;
  wire [0:0]WEA;
  wire [10:0]addr1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire \bottom_V_3_reg_950_reg[1] ;
  wire buf1_load_reg_7700;
  wire ce0;
  wire [30:0]d1;
  wire icmp_ln167_reg_882_pp0_iter1_reg;
  wire internal_empty_n_reg;
  wire [31:0]q0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [10:0]ram_reg_0_2;
  wire thresh_data_empty_n;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:14]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp0_iter2_i_2__0
       (.I0(thresh_data_empty_n),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .O(internal_empty_n_reg));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "61440" *) 
  (* RTL_RAM_NAME = "buf_V_1_U/cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,d1[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q0[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q0[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf1_load_reg_7700),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    ram_reg_0_i_33__0
       (.I0(Q[1]),
        .I1(ram_reg_0_0),
        .I2(Q[0]),
        .I3(icmp_ln167_reg_882_pp0_iter1_reg),
        .I4(ram_reg_0_1),
        .I5(internal_empty_n_reg),
        .O(\bottom_V_3_reg_950_reg[1] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "61440" *) 
  (* RTL_RAM_NAME = "buf_V_1_U/cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[30:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:14],q0[31:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf1_load_reg_7700),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram_56
   (\ap_CS_fsm_reg[11] ,
    \icmp_ln167_reg_882_reg[0] ,
    \ap_CS_fsm_reg[9] ,
    q0,
    Q,
    ram_reg_0_0,
    ram_reg_0_1,
    ap_enable_reg_pp1_iter1,
    ap_clk,
    we1,
    ce0,
    buf1_load_reg_7700,
    addr1,
    ram_reg_0_2,
    d1,
    WEA);
  output \ap_CS_fsm_reg[11] ;
  output \icmp_ln167_reg_882_reg[0] ;
  output \ap_CS_fsm_reg[9] ;
  output [31:0]q0;
  input [3:0]Q;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ap_enable_reg_pp1_iter1;
  input ap_clk;
  input we1;
  input ce0;
  input buf1_load_reg_7700;
  input [10:0]addr1;
  input [10:0]ram_reg_0_2;
  input [30:0]d1;
  input [0:0]WEA;

  wire [3:0]Q;
  wire [0:0]WEA;
  wire [10:0]addr1;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire buf1_load_reg_7700;
  wire ce0;
  wire [30:0]d1;
  wire \icmp_ln167_reg_882_reg[0] ;
  wire [31:0]q0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [10:0]ram_reg_0_2;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:14]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "61440" *) 
  (* RTL_RAM_NAME = "buf_V_0_U/cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,d1[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:16],q0[15:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:2],q0[17:16]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf1_load_reg_7700),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_35
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp1_iter1),
        .O(\ap_CS_fsm_reg[9] ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_i_36
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_1),
        .I2(Q[0]),
        .O(\icmp_ln167_reg_882_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_37
       (.I0(Q[3]),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[11] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "61440" *) 
  (* RTL_RAM_NAME = "buf_V_0_U/cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,addr1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_0_2,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[30:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:14],q0[31:18]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf1_load_reg_7700),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_s
   (SS,
    grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg_0,
    Q,
    D,
    internal_full_n_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready,
    xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready,
    E,
    \ap_CS_fsm_reg[1]_1 ,
    internal_empty_n_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write,
    xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    ap_clk,
    grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg_1,
    thresh_data_empty_n,
    ap_rst_n,
    img_out_data_full_n,
    grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready,
    \mOutPtr_reg[0]_0 ,
    B_V_data_1_sel_wr01_out,
    \mOutPtr_reg[0]_1 ,
    internal_empty_n_reg_0,
    grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready,
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start,
    internal_empty_n_reg_1,
    \ap_CS_fsm_reg[0]_1 ,
    ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done,
    \mOutPtr_reg[0]_2 ,
    ap_done_reg_reg_0,
    img_height_c41_empty_n,
    img_width_c42_empty_n,
    xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start,
    \mOutPtr_reg[0]_3 ,
    \tmp_V_reg_737_reg[30] ,
    \img_height_read_reg_54_reg[10]_0 ,
    \img_width_read_reg_59_reg[10]_0 );
  output [0:0]SS;
  output grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg_0;
  output [0:0]Q;
  output [7:0]D;
  output internal_full_n_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output [1:0]\ap_CS_fsm_reg[0]_0 ;
  output cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready;
  output xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_1 ;
  output internal_empty_n_reg;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write;
  output xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  input ap_clk;
  input grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg_1;
  input thresh_data_empty_n;
  input ap_rst_n;
  input img_out_data_full_n;
  input grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready;
  input [1:0]\mOutPtr_reg[0]_0 ;
  input B_V_data_1_sel_wr01_out;
  input \mOutPtr_reg[0]_1 ;
  input internal_empty_n_reg_0;
  input grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  input cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  input internal_empty_n_reg_1;
  input \ap_CS_fsm_reg[0]_1 ;
  input ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done;
  input \mOutPtr_reg[0]_2 ;
  input ap_done_reg_reg_0;
  input img_height_c41_empty_n;
  input img_width_c42_empty_n;
  input xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start;
  input \mOutPtr_reg[0]_3 ;
  input [30:0]\tmp_V_reg_737_reg[30] ;
  input [10:0]\img_height_read_reg_54_reg[10]_0 ;
  input [10:0]\img_width_read_reg_59_reg[10]_0 ;

  wire B_V_data_1_sel_wr01_out;
  wire [7:0]D;
  wire [0:0]E;
  wire Max_2_reg_1000;
  wire Max_2_reg_10000;
  wire \Max_2_reg_1000[0]_i_1_n_3 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state7;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_condition_pp1_exit_iter0_state12;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done;
  wire \call_ret_reg_817[0]_i_1_n_3 ;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready;
  wire cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
  wire \grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_reg_817 ;
  wire \grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_reg_8170 ;
  wire \grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419/Max_xFFindMaxRad1_ap_int_32_s_fu_44/icmp_ln886_1_fu_48_p2 ;
  wire \grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419/Max_xFFindMaxRad1_ap_int_32_s_fu_44/icmp_ln886_2_fu_54_p2 ;
  wire \grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419/Max_xFFindMaxRad1_ap_int_32_s_fu_44/icmp_ln886_3_fu_60_p2 ;
  wire \grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419/Max_xFFindMaxRad1_ap_int_32_s_fu_44/icmp_ln886_fu_42_p2 ;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_ready;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg;
  wire grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg_i_1_n_3;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready;
  wire grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write;
  wire \grp_xFFindMaxRad1_ap_int_32_s_fu_397/icmp_ln886_1_fu_48_p2 ;
  wire \grp_xFFindMaxRad1_ap_int_32_s_fu_397/icmp_ln886_2_fu_54_p2 ;
  wire \grp_xFFindMaxRad1_ap_int_32_s_fu_397/icmp_ln886_3_fu_60_p2 ;
  wire \grp_xFFindMaxRad1_ap_int_32_s_fu_397/icmp_ln886_fu_42_p2 ;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg_0;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg_1;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_n_13;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_n_14;
  wire grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_n_51;
  wire \icmp_ln167_reg_882[0]_i_1_n_3 ;
  wire icmp_ln167_reg_882_pp0_iter1_reg;
  wire \icmp_ln167_reg_882_pp0_iter1_reg[0]_i_1_n_3 ;
  wire icmp_ln256_reg_1026;
  wire \icmp_ln256_reg_1026[0]_i_1_n_3 ;
  wire img_height_c41_empty_n;
  wire [10:0]img_height_read_reg_54;
  wire [10:0]\img_height_read_reg_54_reg[10]_0 ;
  wire img_out_data_full_n;
  wire img_width_c42_empty_n;
  wire [10:0]img_width_read_reg_59;
  wire [10:0]\img_width_read_reg_59_reg[10]_0 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire [1:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[0]_3 ;
  wire thresh_data_empty_n;
  wire [30:0]\tmp_V_reg_737_reg[30] ;
  wire xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready;
  wire xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start;
  wire xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read;

  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \Max_2_reg_1000[0]_i_1 
       (.I0(\grp_xFFindMaxRad1_ap_int_32_s_fu_397/icmp_ln886_fu_42_p2 ),
        .I1(\grp_xFFindMaxRad1_ap_int_32_s_fu_397/icmp_ln886_2_fu_54_p2 ),
        .I2(\grp_xFFindMaxRad1_ap_int_32_s_fu_397/icmp_ln886_3_fu_60_p2 ),
        .I3(\grp_xFFindMaxRad1_ap_int_32_s_fu_397/icmp_ln886_1_fu_48_p2 ),
        .I4(Max_2_reg_10000),
        .I5(Max_2_reg_1000),
        .O(\Max_2_reg_1000[0]_i_1_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_n_51),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \call_ret_reg_817[0]_i_1 
       (.I0(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419/Max_xFFindMaxRad1_ap_int_32_s_fu_44/icmp_ln886_fu_42_p2 ),
        .I1(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419/Max_xFFindMaxRad1_ap_int_32_s_fu_44/icmp_ln886_2_fu_54_p2 ),
        .I2(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419/Max_xFFindMaxRad1_ap_int_32_s_fu_44/icmp_ln886_3_fu_60_p2 ),
        .I3(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419/Max_xFFindMaxRad1_ap_int_32_s_fu_44/icmp_ln886_1_fu_48_p2 ),
        .I4(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_reg_8170 ),
        .I5(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_reg_817 ),
        .O(\call_ret_reg_817[0]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg_i_1
       (.I0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_ready),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state7),
        .I3(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg),
        .O(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg_i_1_n_3));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42
       (.B_V_data_1_sel_wr01_out(B_V_data_1_sel_wr01_out),
        .CO(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419/Max_xFFindMaxRad1_ap_int_32_s_fu_44/icmp_ln886_2_fu_54_p2 ),
        .D(D),
        .E(E),
        .Max_2_reg_1000(Max_2_reg_1000),
        .Max_2_reg_10000(Max_2_reg_10000),
        .\Max_2_reg_1000_reg[0]_0 (\Max_2_reg_1000[0]_i_1_n_3 ),
        .Q({Q,ap_CS_fsm_state14,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state7,ap_CS_fsm_pp0_stage0}),
        .\SRL_SIG_reg[1][0] ({ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .SS(SS),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[0]_1 (xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready),
        .\ap_CS_fsm_reg[0]_2 (ap_NS_fsm),
        .\ap_CS_fsm_reg[0]_3 (\ap_CS_fsm_reg[0]_1 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[2]_0 (grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_ready),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(ap_done_reg_reg_0),
        .ap_enable_reg_pp0_iter1_reg_0(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_n_14),
        .ap_enable_reg_pp0_iter2_reg_0(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(ap_rst_n_1),
        .ap_rst_n_2(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_n_51),
        .ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done(ap_sync_reg_grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_done),
        .\call_ret3_reg_805_reg[30] (\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419/Max_xFFindMaxRad1_ap_int_32_s_fu_44/icmp_ln886_1_fu_48_p2 ),
        .call_ret_reg_817(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_reg_817 ),
        .call_ret_reg_8170(\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_reg_8170 ),
        .\call_ret_reg_817_reg[0] (\call_ret_reg_817[0]_i_1_n_3 ),
        .\col_V_6_reg_877_reg[10]_0 (ap_condition_pp0_exit_iter0_state2),
        .\col_V_8_reg_1021_reg[10]_0 (ap_condition_pp1_exit_iter0_state12),
        .cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready),
        .cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
        .grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg),
        .grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg_reg_0(grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364_ap_start_reg_i_1_n_3),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_ap_ready),
        .grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write(grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60_img_out_420_write),
        .grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_ready),
        .icmp_ln167_reg_882_pp0_iter1_reg(icmp_ln167_reg_882_pp0_iter1_reg),
        .\icmp_ln167_reg_882_pp0_iter1_reg_reg[0]_0 (\icmp_ln167_reg_882_pp0_iter1_reg[0]_i_1_n_3 ),
        .\icmp_ln167_reg_882_reg[0]_0 (grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_n_13),
        .\icmp_ln167_reg_882_reg[0]_1 (\icmp_ln167_reg_882[0]_i_1_n_3 ),
        .icmp_ln256_reg_1026(icmp_ln256_reg_1026),
        .\icmp_ln256_reg_1026_reg[0]_0 (\icmp_ln256_reg_1026[0]_i_1_n_3 ),
        .\icmp_ln88_reg_733_reg[0] (img_width_read_reg_59),
        .img_height_c41_empty_n(img_height_c41_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .img_width_c42_empty_n(img_width_c42_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_empty_n_reg_1(internal_empty_n_reg_1),
        .internal_full_n_reg(internal_full_n_reg),
        .\l00_buf3_0_reg_306_reg[30] (\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419/Max_xFFindMaxRad1_ap_int_32_s_fu_44/icmp_ln886_fu_42_p2 ),
        .\l10_buf5_0_reg_330_reg[30] (\grp_xFFindMaxRad1_ap_int_32_s_fu_397/icmp_ln886_2_fu_54_p2 ),
        .\l10_buf5_0_reg_330_reg[31] (\grp_xFFindMaxRad1_ap_int_32_s_fu_397/icmp_ln886_3_fu_60_p2 ),
        .\l10_buf5_0_reg_330_reg[31]_0 (\grp_xFFindMaxRad1_ap_int_32_s_fu_397/icmp_ln886_fu_42_p2 ),
        .\l10_buf_0_reg_318_reg[31] (\grp_xFFindMaxRad1_ap_int_32_s_fu_397/icmp_ln886_1_fu_48_p2 ),
        .\l20_buf78_0_reg_343_reg[30] (\grp_ProcessMax1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_364/call_ret_xFSuppressionRad1_1_5_ap_uint_8_s_fu_419/Max_xFFindMaxRad1_ap_int_32_s_fu_44/icmp_ln886_3_fu_60_p2 ),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_2 (\mOutPtr_reg[0]_2 ),
        .\mOutPtr_reg[0]_3 (\mOutPtr_reg[0]_3 ),
        .thresh_data_empty_n(thresh_data_empty_n),
        .\tmp_V_reg_737_reg[30] (\tmp_V_reg_737_reg[30] ),
        .xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start),
        .\zext_ln178_reg_918_reg[10]_0 (img_height_read_reg_54));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg_1),
        .Q(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_ap_start_reg_reg_0),
        .R(SS));
  LUT5 #(
    .INIT(32'hB8B8B0B8)) 
    \icmp_ln167_reg_882[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_n_13),
        .I3(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_n_14),
        .I4(thresh_data_empty_n),
        .O(\icmp_ln167_reg_882[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hDDFD8888)) 
    \icmp_ln167_reg_882_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_n_13),
        .I2(grp_xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s_fu_42_n_14),
        .I3(thresh_data_empty_n),
        .I4(icmp_ln167_reg_882_pp0_iter1_reg),
        .O(\icmp_ln167_reg_882_pp0_iter1_reg[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln256_reg_1026[0]_i_1 
       (.I0(ap_condition_pp1_exit_iter0_state12),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln256_reg_1026),
        .O(\icmp_ln256_reg_1026[0]_i_1_n_3 ));
  FDRE \img_height_read_reg_54_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_54_reg[10]_0 [0]),
        .Q(img_height_read_reg_54[0]),
        .R(1'b0));
  FDRE \img_height_read_reg_54_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_54_reg[10]_0 [10]),
        .Q(img_height_read_reg_54[10]),
        .R(1'b0));
  FDRE \img_height_read_reg_54_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_54_reg[10]_0 [1]),
        .Q(img_height_read_reg_54[1]),
        .R(1'b0));
  FDRE \img_height_read_reg_54_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_54_reg[10]_0 [2]),
        .Q(img_height_read_reg_54[2]),
        .R(1'b0));
  FDRE \img_height_read_reg_54_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_54_reg[10]_0 [3]),
        .Q(img_height_read_reg_54[3]),
        .R(1'b0));
  FDRE \img_height_read_reg_54_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_54_reg[10]_0 [4]),
        .Q(img_height_read_reg_54[4]),
        .R(1'b0));
  FDRE \img_height_read_reg_54_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_54_reg[10]_0 [5]),
        .Q(img_height_read_reg_54[5]),
        .R(1'b0));
  FDRE \img_height_read_reg_54_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_54_reg[10]_0 [6]),
        .Q(img_height_read_reg_54[6]),
        .R(1'b0));
  FDRE \img_height_read_reg_54_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_54_reg[10]_0 [7]),
        .Q(img_height_read_reg_54[7]),
        .R(1'b0));
  FDRE \img_height_read_reg_54_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_54_reg[10]_0 [8]),
        .Q(img_height_read_reg_54[8]),
        .R(1'b0));
  FDRE \img_height_read_reg_54_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_height_read_reg_54_reg[10]_0 [9]),
        .Q(img_height_read_reg_54[9]),
        .R(1'b0));
  FDRE \img_width_read_reg_59_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_width_read_reg_59_reg[10]_0 [0]),
        .Q(img_width_read_reg_59[0]),
        .R(1'b0));
  FDRE \img_width_read_reg_59_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_width_read_reg_59_reg[10]_0 [10]),
        .Q(img_width_read_reg_59[10]),
        .R(1'b0));
  FDRE \img_width_read_reg_59_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_width_read_reg_59_reg[10]_0 [1]),
        .Q(img_width_read_reg_59[1]),
        .R(1'b0));
  FDRE \img_width_read_reg_59_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_width_read_reg_59_reg[10]_0 [2]),
        .Q(img_width_read_reg_59[2]),
        .R(1'b0));
  FDRE \img_width_read_reg_59_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_width_read_reg_59_reg[10]_0 [3]),
        .Q(img_width_read_reg_59[3]),
        .R(1'b0));
  FDRE \img_width_read_reg_59_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_width_read_reg_59_reg[10]_0 [4]),
        .Q(img_width_read_reg_59[4]),
        .R(1'b0));
  FDRE \img_width_read_reg_59_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_width_read_reg_59_reg[10]_0 [5]),
        .Q(img_width_read_reg_59[5]),
        .R(1'b0));
  FDRE \img_width_read_reg_59_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_width_read_reg_59_reg[10]_0 [6]),
        .Q(img_width_read_reg_59[6]),
        .R(1'b0));
  FDRE \img_width_read_reg_59_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_width_read_reg_59_reg[10]_0 [7]),
        .Q(img_width_read_reg_59[7]),
        .R(1'b0));
  FDRE \img_width_read_reg_59_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_width_read_reg_59_reg[10]_0 [8]),
        .Q(img_width_read_reg_59[8]),
        .R(1'b0));
  FDRE \img_width_read_reg_59_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\img_width_read_reg_59_reg[10]_0 [9]),
        .Q(img_width_read_reg_59[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mOutPtr[1]_i_2__22 
       (.I0(ap_CS_fsm_state1),
        .I1(img_height_c41_empty_n),
        .I2(img_width_c42_empty_n),
        .I3(ap_done_reg),
        .I4(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start),
        .O(xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_s
   (CO,
    Q,
    mOutPtr110_out,
    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    E,
    ap_enable_reg_pp0_iter5_reg_0,
    \tmp_dst_V_reg_211_reg[15]_0 ,
    SS,
    ap_clk,
    gradx2_mat_413_dout,
    grady2_mat_414_dout,
    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start,
    internal_full_n_reg,
    start_once_reg,
    start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n,
    ap_rst_n,
    img_height_c32_empty_n,
    img_width_c34_empty_n,
    grady2_mat_data_empty_n,
    gradx2_mat_data_empty_n,
    gradxy_data_full_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    D,
    \img_height_read_reg_173_reg[10]_0 );
  output [0:0]CO;
  output [1:0]Q;
  output mOutPtr110_out;
  output xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [0:0]E;
  output ap_enable_reg_pp0_iter5_reg_0;
  output [15:0]\tmp_dst_V_reg_211_reg[15]_0 ;
  input [0:0]SS;
  input ap_clk;
  input [10:0]gradx2_mat_413_dout;
  input [10:0]grady2_mat_414_dout;
  input xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  input internal_full_n_reg;
  input start_once_reg;
  input start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  input ap_rst_n;
  input img_height_c32_empty_n;
  input img_width_c34_empty_n;
  input grady2_mat_data_empty_n;
  input gradx2_mat_data_empty_n;
  input gradxy_data_full_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input [10:0]D;
  input [10:0]\img_height_read_reg_173_reg[10]_0 ;

  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_3__3_n_3 ;
  wire \ap_CS_fsm[2]_i_4__3_n_3 ;
  wire \ap_CS_fsm[2]_i_5__3_n_3 ;
  wire \ap_CS_fsm[2]_i_6__3_n_3 ;
  wire \ap_CS_fsm[3]_i_2__3_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_2__3_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_2__3_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2__3_n_6 ;
  wire ap_CS_fsm_state9;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5_i_1_n_3;
  wire ap_enable_reg_pp0_iter5_reg_0;
  wire ap_enable_reg_pp0_iter5_reg_n_3;
  wire ap_rst_n;
  wire [10:0]col_V_5_fu_138_p2;
  wire col_V_reg_104;
  wire col_V_reg_1040;
  wire \col_V_reg_104[10]_i_5_n_3 ;
  wire \col_V_reg_104[10]_i_6_n_3 ;
  wire \col_V_reg_104[10]_i_7_n_3 ;
  wire \col_V_reg_104[10]_i_8_n_3 ;
  wire \col_V_reg_104[10]_i_9_n_3 ;
  wire [10:0]col_V_reg_104_reg;
  wire \col_V_reg_104_reg[10]_i_4_n_4 ;
  wire \col_V_reg_104_reg[10]_i_4_n_5 ;
  wire \col_V_reg_104_reg[10]_i_4_n_6 ;
  wire [10:0]gradx2_mat_413_dout;
  wire gradx2_mat_data_empty_n;
  wire gradxy_data_full_n;
  wire [10:0]grady2_mat_414_dout;
  wire grady2_mat_data_empty_n;
  wire \icmp_ln186_reg_197[0]_i_1_n_3 ;
  wire icmp_ln186_reg_197_pp0_iter1_reg;
  wire \icmp_ln186_reg_197_pp0_iter1_reg[0]_i_1_n_3 ;
  wire icmp_ln186_reg_197_pp0_iter2_reg;
  wire \icmp_ln186_reg_197_pp0_iter2_reg[0]_i_1_n_3 ;
  wire icmp_ln186_reg_197_pp0_iter3_reg;
  wire \icmp_ln186_reg_197_pp0_iter3_reg[0]_i_1_n_3 ;
  wire icmp_ln186_reg_197_pp0_iter4_reg;
  wire \icmp_ln186_reg_197_pp0_iter4_reg[0]_i_1_n_3 ;
  wire \icmp_ln186_reg_197_reg_n_3_[0] ;
  wire img_height_c32_empty_n;
  wire [10:0]img_height_read_reg_173;
  wire [10:0]\img_height_read_reg_173_reg[10]_0 ;
  wire img_width_c34_empty_n;
  wire [10:0]img_width_read_reg_178;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire [15:0]p_0_in;
  wire p_3_in;
  wire [10:0]row_V_4_fu_127_p2;
  wire [10:0]row_V_4_reg_183;
  wire \row_V_4_reg_183[10]_i_2_n_3 ;
  wire row_V_reg_93;
  wire \row_V_reg_93_reg_n_3_[0] ;
  wire \row_V_reg_93_reg_n_3_[10] ;
  wire \row_V_reg_93_reg_n_3_[1] ;
  wire \row_V_reg_93_reg_n_3_[2] ;
  wire \row_V_reg_93_reg_n_3_[3] ;
  wire \row_V_reg_93_reg_n_3_[4] ;
  wire \row_V_reg_93_reg_n_3_[5] ;
  wire \row_V_reg_93_reg_n_3_[6] ;
  wire \row_V_reg_93_reg_n_3_[7] ;
  wire \row_V_reg_93_reg_n_3_[8] ;
  wire \row_V_reg_93_reg_n_3_[9] ;
  wire start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  wire start_once_reg;
  wire tmp_dst_V_reg_2110;
  wire [15:0]\tmp_dst_V_reg_211_reg[15]_0 ;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  wire xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__3_O_UNCONNECTED ;
  wire [3:0]\NLW_col_V_reg_104_reg[10]_i_4_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \SRL_SIG[0][15]_i_1__9 
       (.I0(gradxy_data_full_n),
        .I1(icmp_ln186_reg_197_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_3),
        .I3(ap_block_pp0_stage0_11001),
        .O(E));
  LUT6 #(
    .INIT(64'h8F88FF88FF88FF88)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(Q[1]),
        .I1(CO),
        .I2(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I3(Q[0]),
        .I4(img_width_c34_empty_n),
        .I5(img_height_c32_empty_n),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I1(Q[0]),
        .I2(img_width_c34_empty_n),
        .I3(img_height_c32_empty_n),
        .I4(ap_CS_fsm_state9),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\ap_CS_fsm[3]_i_2__3_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(CO),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_3__3 
       (.I0(\row_V_reg_93_reg_n_3_[9] ),
        .I1(img_height_read_reg_173[9]),
        .I2(img_height_read_reg_173[10]),
        .I3(\row_V_reg_93_reg_n_3_[10] ),
        .O(\ap_CS_fsm[2]_i_3__3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__3 
       (.I0(\row_V_reg_93_reg_n_3_[7] ),
        .I1(img_height_read_reg_173[7]),
        .I2(\row_V_reg_93_reg_n_3_[6] ),
        .I3(img_height_read_reg_173[6]),
        .I4(img_height_read_reg_173[8]),
        .I5(\row_V_reg_93_reg_n_3_[8] ),
        .O(\ap_CS_fsm[2]_i_4__3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__3 
       (.I0(\row_V_reg_93_reg_n_3_[4] ),
        .I1(img_height_read_reg_173[4]),
        .I2(\row_V_reg_93_reg_n_3_[3] ),
        .I3(img_height_read_reg_173[3]),
        .I4(img_height_read_reg_173[5]),
        .I5(\row_V_reg_93_reg_n_3_[5] ),
        .O(\ap_CS_fsm[2]_i_5__3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__3 
       (.I0(\row_V_reg_93_reg_n_3_[1] ),
        .I1(img_height_read_reg_173[1]),
        .I2(\row_V_reg_93_reg_n_3_[0] ),
        .I3(img_height_read_reg_173[0]),
        .I4(img_height_read_reg_173[2]),
        .I5(\row_V_reg_93_reg_n_3_[2] ),
        .O(\ap_CS_fsm[2]_i_6__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(\ap_CS_fsm[3]_i_2__3_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h020202020F020202)) 
    \ap_CS_fsm[3]_i_2__3 
       (.I0(ap_enable_reg_pp0_iter5_reg_n_3),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(\ap_CS_fsm[3]_i_2__3_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__3 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__3_n_4 ,\ap_CS_fsm_reg[2]_i_2__3_n_5 ,\ap_CS_fsm_reg[2]_i_2__3_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_3__3_n_3 ,\ap_CS_fsm[2]_i_4__3_n_3 ,\ap_CS_fsm[2]_i_5__3_n_3 ,\ap_CS_fsm[2]_i_6__3_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(p_3_in),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_block_pp0_stage0_11001),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  LUT6 #(
    .INIT(64'hC000C0C0A0A0A0A0)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter5_reg_n_3),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(Q[1]),
        .I5(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter5_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter5_reg_n_3),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \col_V_reg_104[0]_i_1 
       (.I0(col_V_reg_104_reg[0]),
        .O(col_V_5_fu_138_p2[0]));
  LUT6 #(
    .INIT(64'h0000FFF700000000)) 
    \col_V_reg_104[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_block_pp0_stage0_11001),
        .I4(CO),
        .I5(Q[1]),
        .O(col_V_reg_104));
  LUT4 #(
    .INIT(16'h0008)) 
    \col_V_reg_104[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_block_pp0_stage0_11001),
        .O(col_V_reg_1040));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_V_reg_104[10]_i_3 
       (.I0(col_V_reg_104_reg[8]),
        .I1(col_V_reg_104_reg[6]),
        .I2(\col_V_reg_104[10]_i_5_n_3 ),
        .I3(col_V_reg_104_reg[7]),
        .I4(col_V_reg_104_reg[9]),
        .I5(col_V_reg_104_reg[10]),
        .O(col_V_5_fu_138_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col_V_reg_104[10]_i_5 
       (.I0(col_V_reg_104_reg[5]),
        .I1(col_V_reg_104_reg[3]),
        .I2(col_V_reg_104_reg[1]),
        .I3(col_V_reg_104_reg[0]),
        .I4(col_V_reg_104_reg[2]),
        .I5(col_V_reg_104_reg[4]),
        .O(\col_V_reg_104[10]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \col_V_reg_104[10]_i_6 
       (.I0(col_V_reg_104_reg[9]),
        .I1(img_width_read_reg_178[9]),
        .I2(img_width_read_reg_178[10]),
        .I3(col_V_reg_104_reg[10]),
        .O(\col_V_reg_104[10]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_V_reg_104[10]_i_7 
       (.I0(col_V_reg_104_reg[7]),
        .I1(img_width_read_reg_178[7]),
        .I2(col_V_reg_104_reg[6]),
        .I3(img_width_read_reg_178[6]),
        .I4(col_V_reg_104_reg[8]),
        .I5(img_width_read_reg_178[8]),
        .O(\col_V_reg_104[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_V_reg_104[10]_i_8 
       (.I0(col_V_reg_104_reg[4]),
        .I1(img_width_read_reg_178[4]),
        .I2(col_V_reg_104_reg[3]),
        .I3(img_width_read_reg_178[3]),
        .I4(col_V_reg_104_reg[5]),
        .I5(img_width_read_reg_178[5]),
        .O(\col_V_reg_104[10]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_V_reg_104[10]_i_9 
       (.I0(col_V_reg_104_reg[1]),
        .I1(img_width_read_reg_178[1]),
        .I2(col_V_reg_104_reg[0]),
        .I3(img_width_read_reg_178[0]),
        .I4(col_V_reg_104_reg[2]),
        .I5(img_width_read_reg_178[2]),
        .O(\col_V_reg_104[10]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_V_reg_104[1]_i_1 
       (.I0(col_V_reg_104_reg[0]),
        .I1(col_V_reg_104_reg[1]),
        .O(col_V_5_fu_138_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_V_reg_104[2]_i_1 
       (.I0(col_V_reg_104_reg[0]),
        .I1(col_V_reg_104_reg[1]),
        .I2(col_V_reg_104_reg[2]),
        .O(col_V_5_fu_138_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_V_reg_104[3]_i_1 
       (.I0(col_V_reg_104_reg[1]),
        .I1(col_V_reg_104_reg[0]),
        .I2(col_V_reg_104_reg[2]),
        .I3(col_V_reg_104_reg[3]),
        .O(col_V_5_fu_138_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_V_reg_104[4]_i_1 
       (.I0(col_V_reg_104_reg[2]),
        .I1(col_V_reg_104_reg[0]),
        .I2(col_V_reg_104_reg[1]),
        .I3(col_V_reg_104_reg[3]),
        .I4(col_V_reg_104_reg[4]),
        .O(col_V_5_fu_138_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_V_reg_104[5]_i_1 
       (.I0(col_V_reg_104_reg[3]),
        .I1(col_V_reg_104_reg[1]),
        .I2(col_V_reg_104_reg[0]),
        .I3(col_V_reg_104_reg[2]),
        .I4(col_V_reg_104_reg[4]),
        .I5(col_V_reg_104_reg[5]),
        .O(col_V_5_fu_138_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_V_reg_104[6]_i_1 
       (.I0(\col_V_reg_104[10]_i_5_n_3 ),
        .I1(col_V_reg_104_reg[6]),
        .O(col_V_5_fu_138_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_V_reg_104[7]_i_1 
       (.I0(\col_V_reg_104[10]_i_5_n_3 ),
        .I1(col_V_reg_104_reg[6]),
        .I2(col_V_reg_104_reg[7]),
        .O(col_V_5_fu_138_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_V_reg_104[8]_i_1 
       (.I0(col_V_reg_104_reg[6]),
        .I1(\col_V_reg_104[10]_i_5_n_3 ),
        .I2(col_V_reg_104_reg[7]),
        .I3(col_V_reg_104_reg[8]),
        .O(col_V_5_fu_138_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_V_reg_104[9]_i_1 
       (.I0(col_V_reg_104_reg[7]),
        .I1(\col_V_reg_104[10]_i_5_n_3 ),
        .I2(col_V_reg_104_reg[6]),
        .I3(col_V_reg_104_reg[8]),
        .I4(col_V_reg_104_reg[9]),
        .O(col_V_5_fu_138_p2[9]));
  FDRE \col_V_reg_104_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_1040),
        .D(col_V_5_fu_138_p2[0]),
        .Q(col_V_reg_104_reg[0]),
        .R(col_V_reg_104));
  FDRE \col_V_reg_104_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_1040),
        .D(col_V_5_fu_138_p2[10]),
        .Q(col_V_reg_104_reg[10]),
        .R(col_V_reg_104));
  CARRY4 \col_V_reg_104_reg[10]_i_4 
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,\col_V_reg_104_reg[10]_i_4_n_4 ,\col_V_reg_104_reg[10]_i_4_n_5 ,\col_V_reg_104_reg[10]_i_4_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_col_V_reg_104_reg[10]_i_4_O_UNCONNECTED [3:0]),
        .S({\col_V_reg_104[10]_i_6_n_3 ,\col_V_reg_104[10]_i_7_n_3 ,\col_V_reg_104[10]_i_8_n_3 ,\col_V_reg_104[10]_i_9_n_3 }));
  FDRE \col_V_reg_104_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_1040),
        .D(col_V_5_fu_138_p2[1]),
        .Q(col_V_reg_104_reg[1]),
        .R(col_V_reg_104));
  FDRE \col_V_reg_104_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_1040),
        .D(col_V_5_fu_138_p2[2]),
        .Q(col_V_reg_104_reg[2]),
        .R(col_V_reg_104));
  FDRE \col_V_reg_104_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_1040),
        .D(col_V_5_fu_138_p2[3]),
        .Q(col_V_reg_104_reg[3]),
        .R(col_V_reg_104));
  FDRE \col_V_reg_104_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_1040),
        .D(col_V_5_fu_138_p2[4]),
        .Q(col_V_reg_104_reg[4]),
        .R(col_V_reg_104));
  FDRE \col_V_reg_104_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_1040),
        .D(col_V_5_fu_138_p2[5]),
        .Q(col_V_reg_104_reg[5]),
        .R(col_V_reg_104));
  FDRE \col_V_reg_104_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_1040),
        .D(col_V_5_fu_138_p2[6]),
        .Q(col_V_reg_104_reg[6]),
        .R(col_V_reg_104));
  FDRE \col_V_reg_104_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_1040),
        .D(col_V_5_fu_138_p2[7]),
        .Q(col_V_reg_104_reg[7]),
        .R(col_V_reg_104));
  FDRE \col_V_reg_104_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_1040),
        .D(col_V_5_fu_138_p2[8]),
        .Q(col_V_reg_104_reg[8]),
        .R(col_V_reg_104));
  FDRE \col_V_reg_104_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_1040),
        .D(col_V_5_fu_138_p2[9]),
        .Q(col_V_reg_104_reg[9]),
        .R(col_V_reg_104));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln186_reg_197[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\icmp_ln186_reg_197_reg_n_3_[0] ),
        .O(\icmp_ln186_reg_197[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln186_reg_197_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln186_reg_197_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(icmp_ln186_reg_197_pp0_iter1_reg),
        .O(\icmp_ln186_reg_197_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln186_reg_197_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln186_reg_197_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(icmp_ln186_reg_197_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln186_reg_197_pp0_iter2_reg[0]_i_1 
       (.I0(icmp_ln186_reg_197_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_11001),
        .I2(icmp_ln186_reg_197_pp0_iter2_reg),
        .O(\icmp_ln186_reg_197_pp0_iter2_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln186_reg_197_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln186_reg_197_pp0_iter2_reg[0]_i_1_n_3 ),
        .Q(icmp_ln186_reg_197_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln186_reg_197_pp0_iter3_reg[0]_i_1 
       (.I0(icmp_ln186_reg_197_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_11001),
        .I2(icmp_ln186_reg_197_pp0_iter3_reg),
        .O(\icmp_ln186_reg_197_pp0_iter3_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln186_reg_197_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln186_reg_197_pp0_iter3_reg[0]_i_1_n_3 ),
        .Q(icmp_ln186_reg_197_pp0_iter3_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln186_reg_197_pp0_iter4_reg[0]_i_1 
       (.I0(icmp_ln186_reg_197_pp0_iter3_reg),
        .I1(ap_block_pp0_stage0_11001),
        .I2(icmp_ln186_reg_197_pp0_iter4_reg),
        .O(\icmp_ln186_reg_197_pp0_iter4_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln186_reg_197_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln186_reg_197_pp0_iter4_reg[0]_i_1_n_3 ),
        .Q(icmp_ln186_reg_197_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln186_reg_197_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln186_reg_197[0]_i_1_n_3 ),
        .Q(\icmp_ln186_reg_197_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \img_height_read_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_173_reg[10]_0 [0]),
        .Q(img_height_read_reg_173[0]),
        .R(1'b0));
  FDRE \img_height_read_reg_173_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_173_reg[10]_0 [10]),
        .Q(img_height_read_reg_173[10]),
        .R(1'b0));
  FDRE \img_height_read_reg_173_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_173_reg[10]_0 [1]),
        .Q(img_height_read_reg_173[1]),
        .R(1'b0));
  FDRE \img_height_read_reg_173_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_173_reg[10]_0 [2]),
        .Q(img_height_read_reg_173[2]),
        .R(1'b0));
  FDRE \img_height_read_reg_173_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_173_reg[10]_0 [3]),
        .Q(img_height_read_reg_173[3]),
        .R(1'b0));
  FDRE \img_height_read_reg_173_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_173_reg[10]_0 [4]),
        .Q(img_height_read_reg_173[4]),
        .R(1'b0));
  FDRE \img_height_read_reg_173_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_173_reg[10]_0 [5]),
        .Q(img_height_read_reg_173[5]),
        .R(1'b0));
  FDRE \img_height_read_reg_173_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_173_reg[10]_0 [6]),
        .Q(img_height_read_reg_173[6]),
        .R(1'b0));
  FDRE \img_height_read_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_173_reg[10]_0 [7]),
        .Q(img_height_read_reg_173[7]),
        .R(1'b0));
  FDRE \img_height_read_reg_173_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_173_reg[10]_0 [8]),
        .Q(img_height_read_reg_173[8]),
        .R(1'b0));
  FDRE \img_height_read_reg_173_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_173_reg[10]_0 [9]),
        .Q(img_height_read_reg_173[9]),
        .R(1'b0));
  FDRE \img_width_read_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(img_width_read_reg_178[0]),
        .R(1'b0));
  FDRE \img_width_read_reg_178_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(img_width_read_reg_178[10]),
        .R(1'b0));
  FDRE \img_width_read_reg_178_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(img_width_read_reg_178[1]),
        .R(1'b0));
  FDRE \img_width_read_reg_178_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(img_width_read_reg_178[2]),
        .R(1'b0));
  FDRE \img_width_read_reg_178_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(img_width_read_reg_178[3]),
        .R(1'b0));
  FDRE \img_width_read_reg_178_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(img_width_read_reg_178[4]),
        .R(1'b0));
  FDRE \img_width_read_reg_178_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(img_width_read_reg_178[5]),
        .R(1'b0));
  FDRE \img_width_read_reg_178_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(img_width_read_reg_178[6]),
        .R(1'b0));
  FDRE \img_width_read_reg_178_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(img_width_read_reg_178[7]),
        .R(1'b0));
  FDRE \img_width_read_reg_178_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(img_width_read_reg_178[8]),
        .R(1'b0));
  FDRE \img_width_read_reg_178_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(img_width_read_reg_178[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080800080808080)) 
    internal_full_n_i_3__17
       (.I0(CO),
        .I1(Q[1]),
        .I2(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I3(internal_full_n_reg),
        .I4(start_once_reg),
        .I5(start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    \mOutPtr[0]_i_1__14 
       (.I0(grady2_mat_data_empty_n),
        .I1(\icmp_ln186_reg_197_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(p_3_in),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\mOutPtr_reg[0]_2 ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    \mOutPtr[0]_i_1__8 
       (.I0(gradx2_mat_data_empty_n),
        .I1(\icmp_ln186_reg_197_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(p_3_in),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mOutPtr[1]_i_2__11 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_enable_reg_pp0_iter5_reg_n_3),
        .I2(icmp_ln186_reg_197_pp0_iter4_reg),
        .I3(gradxy_data_full_n),
        .O(ap_enable_reg_pp0_iter5_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\icmp_ln186_reg_197_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_16s_16s_22_4_1_50 mul_mul_16s_16s_22_4_1_U119
       (.D(p_0_in),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_i_2(ap_enable_reg_pp0_iter5_reg_n_3),
        .gradx2_mat_413_dout(gradx2_mat_413_dout),
        .gradx2_mat_data_empty_n(gradx2_mat_data_empty_n),
        .gradxy_data_full_n(gradxy_data_full_n),
        .grady2_mat_414_dout(grady2_mat_414_dout),
        .grady2_mat_data_empty_n(grady2_mat_data_empty_n),
        .icmp_ln186_reg_197_pp0_iter4_reg(icmp_ln186_reg_197_pp0_iter4_reg),
        .p_3_in(p_3_in),
        .p_reg_reg(ap_enable_reg_pp0_iter1_reg_n_3),
        .p_reg_reg_0(\icmp_ln186_reg_197_reg_n_3_[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_4_reg_183[0]_i_1 
       (.I0(\row_V_reg_93_reg_n_3_[0] ),
        .O(row_V_4_fu_127_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_4_reg_183[10]_i_1 
       (.I0(\row_V_reg_93_reg_n_3_[8] ),
        .I1(\row_V_reg_93_reg_n_3_[6] ),
        .I2(\row_V_4_reg_183[10]_i_2_n_3 ),
        .I3(\row_V_reg_93_reg_n_3_[7] ),
        .I4(\row_V_reg_93_reg_n_3_[9] ),
        .I5(\row_V_reg_93_reg_n_3_[10] ),
        .O(row_V_4_fu_127_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_V_4_reg_183[10]_i_2 
       (.I0(\row_V_reg_93_reg_n_3_[5] ),
        .I1(\row_V_reg_93_reg_n_3_[3] ),
        .I2(\row_V_reg_93_reg_n_3_[1] ),
        .I3(\row_V_reg_93_reg_n_3_[0] ),
        .I4(\row_V_reg_93_reg_n_3_[2] ),
        .I5(\row_V_reg_93_reg_n_3_[4] ),
        .O(\row_V_4_reg_183[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_4_reg_183[1]_i_1 
       (.I0(\row_V_reg_93_reg_n_3_[0] ),
        .I1(\row_V_reg_93_reg_n_3_[1] ),
        .O(row_V_4_fu_127_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_V_4_reg_183[2]_i_1 
       (.I0(\row_V_reg_93_reg_n_3_[0] ),
        .I1(\row_V_reg_93_reg_n_3_[1] ),
        .I2(\row_V_reg_93_reg_n_3_[2] ),
        .O(row_V_4_fu_127_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_V_4_reg_183[3]_i_1 
       (.I0(\row_V_reg_93_reg_n_3_[1] ),
        .I1(\row_V_reg_93_reg_n_3_[0] ),
        .I2(\row_V_reg_93_reg_n_3_[2] ),
        .I3(\row_V_reg_93_reg_n_3_[3] ),
        .O(row_V_4_fu_127_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_V_4_reg_183[4]_i_1 
       (.I0(\row_V_reg_93_reg_n_3_[2] ),
        .I1(\row_V_reg_93_reg_n_3_[0] ),
        .I2(\row_V_reg_93_reg_n_3_[1] ),
        .I3(\row_V_reg_93_reg_n_3_[3] ),
        .I4(\row_V_reg_93_reg_n_3_[4] ),
        .O(row_V_4_fu_127_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_4_reg_183[5]_i_1 
       (.I0(\row_V_reg_93_reg_n_3_[3] ),
        .I1(\row_V_reg_93_reg_n_3_[1] ),
        .I2(\row_V_reg_93_reg_n_3_[0] ),
        .I3(\row_V_reg_93_reg_n_3_[2] ),
        .I4(\row_V_reg_93_reg_n_3_[4] ),
        .I5(\row_V_reg_93_reg_n_3_[5] ),
        .O(row_V_4_fu_127_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_4_reg_183[6]_i_1 
       (.I0(\row_V_4_reg_183[10]_i_2_n_3 ),
        .I1(\row_V_reg_93_reg_n_3_[6] ),
        .O(row_V_4_fu_127_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_V_4_reg_183[7]_i_1 
       (.I0(\row_V_4_reg_183[10]_i_2_n_3 ),
        .I1(\row_V_reg_93_reg_n_3_[6] ),
        .I2(\row_V_reg_93_reg_n_3_[7] ),
        .O(row_V_4_fu_127_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_V_4_reg_183[8]_i_1 
       (.I0(\row_V_reg_93_reg_n_3_[6] ),
        .I1(\row_V_4_reg_183[10]_i_2_n_3 ),
        .I2(\row_V_reg_93_reg_n_3_[7] ),
        .I3(\row_V_reg_93_reg_n_3_[8] ),
        .O(row_V_4_fu_127_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_V_4_reg_183[9]_i_1 
       (.I0(\row_V_reg_93_reg_n_3_[7] ),
        .I1(\row_V_4_reg_183[10]_i_2_n_3 ),
        .I2(\row_V_reg_93_reg_n_3_[6] ),
        .I3(\row_V_reg_93_reg_n_3_[8] ),
        .I4(\row_V_reg_93_reg_n_3_[9] ),
        .O(row_V_4_fu_127_p2[9]));
  FDRE \row_V_4_reg_183_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_4_fu_127_p2[0]),
        .Q(row_V_4_reg_183[0]),
        .R(1'b0));
  FDRE \row_V_4_reg_183_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_4_fu_127_p2[10]),
        .Q(row_V_4_reg_183[10]),
        .R(1'b0));
  FDRE \row_V_4_reg_183_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_4_fu_127_p2[1]),
        .Q(row_V_4_reg_183[1]),
        .R(1'b0));
  FDRE \row_V_4_reg_183_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_4_fu_127_p2[2]),
        .Q(row_V_4_reg_183[2]),
        .R(1'b0));
  FDRE \row_V_4_reg_183_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_4_fu_127_p2[3]),
        .Q(row_V_4_reg_183[3]),
        .R(1'b0));
  FDRE \row_V_4_reg_183_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_4_fu_127_p2[4]),
        .Q(row_V_4_reg_183[4]),
        .R(1'b0));
  FDRE \row_V_4_reg_183_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_4_fu_127_p2[5]),
        .Q(row_V_4_reg_183[5]),
        .R(1'b0));
  FDRE \row_V_4_reg_183_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_4_fu_127_p2[6]),
        .Q(row_V_4_reg_183[6]),
        .R(1'b0));
  FDRE \row_V_4_reg_183_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_4_fu_127_p2[7]),
        .Q(row_V_4_reg_183[7]),
        .R(1'b0));
  FDRE \row_V_4_reg_183_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_4_fu_127_p2[8]),
        .Q(row_V_4_reg_183[8]),
        .R(1'b0));
  FDRE \row_V_4_reg_183_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_4_fu_127_p2[9]),
        .Q(row_V_4_reg_183[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \row_V_reg_93[10]_i_1 
       (.I0(img_height_c32_empty_n),
        .I1(img_width_c34_empty_n),
        .I2(Q[0]),
        .I3(xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I4(ap_CS_fsm_state9),
        .O(row_V_reg_93));
  FDRE \row_V_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(row_V_4_reg_183[0]),
        .Q(\row_V_reg_93_reg_n_3_[0] ),
        .R(row_V_reg_93));
  FDRE \row_V_reg_93_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(row_V_4_reg_183[10]),
        .Q(\row_V_reg_93_reg_n_3_[10] ),
        .R(row_V_reg_93));
  FDRE \row_V_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(row_V_4_reg_183[1]),
        .Q(\row_V_reg_93_reg_n_3_[1] ),
        .R(row_V_reg_93));
  FDRE \row_V_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(row_V_4_reg_183[2]),
        .Q(\row_V_reg_93_reg_n_3_[2] ),
        .R(row_V_reg_93));
  FDRE \row_V_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(row_V_4_reg_183[3]),
        .Q(\row_V_reg_93_reg_n_3_[3] ),
        .R(row_V_reg_93));
  FDRE \row_V_reg_93_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(row_V_4_reg_183[4]),
        .Q(\row_V_reg_93_reg_n_3_[4] ),
        .R(row_V_reg_93));
  FDRE \row_V_reg_93_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(row_V_4_reg_183[5]),
        .Q(\row_V_reg_93_reg_n_3_[5] ),
        .R(row_V_reg_93));
  FDRE \row_V_reg_93_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(row_V_4_reg_183[6]),
        .Q(\row_V_reg_93_reg_n_3_[6] ),
        .R(row_V_reg_93));
  FDRE \row_V_reg_93_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(row_V_4_reg_183[7]),
        .Q(\row_V_reg_93_reg_n_3_[7] ),
        .R(row_V_reg_93));
  FDRE \row_V_reg_93_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(row_V_4_reg_183[8]),
        .Q(\row_V_reg_93_reg_n_3_[8] ),
        .R(row_V_reg_93));
  FDRE \row_V_reg_93_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(row_V_4_reg_183[9]),
        .Q(\row_V_reg_93_reg_n_3_[9] ),
        .R(row_V_reg_93));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_dst_V_reg_211[15]_i_1 
       (.I0(icmp_ln186_reg_197_pp0_iter3_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(tmp_dst_V_reg_2110));
  FDRE \tmp_dst_V_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[0]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[10] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[10]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[11] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[11]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[12] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[12]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[13] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[13]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[14] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[14]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[15] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[15]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[1] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[1]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[2] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[2]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[3] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[3]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[4] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[4]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[5] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[5]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[6] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[6]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[7] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[7]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[8] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[8]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_211_reg[9] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2110),
        .D(p_0_in[9]),
        .Q(\tmp_dst_V_reg_211_reg[15]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFSobel3x3_1_1_0_3_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobel3x3_1_1_0_3_s
   (E,
    \tp_fu_102_reg[1] ,
    \tp_fu_102_reg[1]_0 ,
    \src_buf3_V_0_reg_317_reg[3] ,
    \src_buf3_V_0_reg_317_reg[7] ,
    \src_buf1_V_0_reg_330_reg[3] ,
    \src_buf1_V_0_reg_330_reg[7] ,
    ap_ce_reg_reg_0,
    ap_ce_reg_reg_1,
    ap_clk,
    DI,
    S,
    \out_pix_7_reg_143_reg[8] ,
    \out_pix_7_reg_143_reg[8]_0 ,
    \out_pix_7_reg_143_reg[9] ,
    Q,
    ap_block_pp1_stage0_01001__6,
    \out_pix_3_reg_143_reg[9] ,
    \out_pix_3_reg_143_reg[9]_0 ,
    \out_pix_3_reg_143_reg[9]_1 ,
    icmp_ln878_2_reg_756_pp1_iter5_reg,
    ap_enable_reg_pp1_iter6,
    \out_pix_3_reg_143_reg[9]_2 ,
    \ret_reg_133_reg[7] ,
    D,
    \ret_reg_133_reg[8] ,
    \ret_8_reg_138_reg[8] ,
    \ret_reg_133_reg[7]_0 ,
    tp_fu_102,
    \ret_reg_133_reg[7]_1 ,
    \ret_reg_133_reg[7]_2 ,
    DOBDO,
    \ret_reg_133_reg[7]_3 ,
    \ret_8_reg_138_reg[7] ,
    \ret_8_reg_138_reg[7]_0 );
  output [0:0]E;
  output [3:0]\tp_fu_102_reg[1] ;
  output [3:0]\tp_fu_102_reg[1]_0 ;
  output [3:0]\src_buf3_V_0_reg_317_reg[3] ;
  output [3:0]\src_buf3_V_0_reg_317_reg[7] ;
  output [3:0]\src_buf1_V_0_reg_330_reg[3] ;
  output [3:0]\src_buf1_V_0_reg_330_reg[7] ;
  output [10:0]ap_ce_reg_reg_0;
  output [10:0]ap_ce_reg_reg_1;
  input ap_clk;
  input [2:0]DI;
  input [3:0]S;
  input [3:0]\out_pix_7_reg_143_reg[8] ;
  input [3:0]\out_pix_7_reg_143_reg[8]_0 ;
  input [0:0]\out_pix_7_reg_143_reg[9] ;
  input [0:0]Q;
  input ap_block_pp1_stage0_01001__6;
  input [7:0]\out_pix_3_reg_143_reg[9] ;
  input [7:0]\out_pix_3_reg_143_reg[9]_0 ;
  input [7:0]\out_pix_3_reg_143_reg[9]_1 ;
  input icmp_ln878_2_reg_756_pp1_iter5_reg;
  input ap_enable_reg_pp1_iter6;
  input [7:0]\out_pix_3_reg_143_reg[9]_2 ;
  input [7:0]\ret_reg_133_reg[7] ;
  input [8:0]D;
  input [8:0]\ret_reg_133_reg[8] ;
  input [8:0]\ret_8_reg_138_reg[8] ;
  input [7:0]\ret_reg_133_reg[7]_0 ;
  input [0:0]tp_fu_102;
  input [7:0]\ret_reg_133_reg[7]_1 ;
  input [7:0]\ret_reg_133_reg[7]_2 ;
  input [7:0]DOBDO;
  input \ret_reg_133_reg[7]_3 ;
  input [7:0]\ret_8_reg_138_reg[7] ;
  input [7:0]\ret_8_reg_138_reg[7]_0 ;

  wire [8:0]D;
  wire [2:0]DI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]S;
  wire ap_block_pp1_stage0_01001__6;
  wire [10:0]ap_ce_reg_reg_0;
  wire [10:0]ap_ce_reg_reg_1;
  wire ap_ce_reg_reg_n_3;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter6;
  wire [10:0]ap_return_0_int_reg;
  wire [10:0]ap_return_1_int_reg;
  wire grp_xFGradientX3x3_0_3_s_fu_72_n_13;
  wire grp_xFGradientX3x3_0_3_s_fu_72_n_14;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_10;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_11;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_12;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_13;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_14;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_17;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_18;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_19;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_3;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_4;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_5;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_6;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_7;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_8;
  wire grp_xFGradientY3x3_0_3_s_fu_88_n_9;
  wire icmp_ln878_2_reg_756_pp1_iter5_reg;
  wire [7:0]\out_pix_3_reg_143_reg[9] ;
  wire [7:0]\out_pix_3_reg_143_reg[9]_0 ;
  wire [7:0]\out_pix_3_reg_143_reg[9]_1 ;
  wire [7:0]\out_pix_3_reg_143_reg[9]_2 ;
  wire [3:0]\out_pix_7_reg_143_reg[8] ;
  wire [3:0]\out_pix_7_reg_143_reg[8]_0 ;
  wire [0:0]\out_pix_7_reg_143_reg[9] ;
  wire [10:1]out_pix_fu_127_p2;
  wire [1:0]ret_8_reg_138;
  wire [7:0]\ret_8_reg_138_reg[7] ;
  wire [7:0]\ret_8_reg_138_reg[7]_0 ;
  wire [8:0]\ret_8_reg_138_reg[8] ;
  wire [1:0]ret_9_reg_138;
  wire [1:0]ret_reg_133;
  wire [7:0]\ret_reg_133_reg[7] ;
  wire [7:0]\ret_reg_133_reg[7]_0 ;
  wire [7:0]\ret_reg_133_reg[7]_1 ;
  wire [7:0]\ret_reg_133_reg[7]_2 ;
  wire \ret_reg_133_reg[7]_3 ;
  wire [8:0]\ret_reg_133_reg[8] ;
  wire [1:1]sext_ln66_fu_118_p1;
  wire [3:0]\src_buf1_V_0_reg_330_reg[3] ;
  wire [3:0]\src_buf1_V_0_reg_330_reg[7] ;
  wire [3:0]\src_buf3_V_0_reg_317_reg[3] ;
  wire [3:0]\src_buf3_V_0_reg_317_reg[7] ;
  wire [0:0]tp_fu_102;
  wire [3:0]\tp_fu_102_reg[1] ;
  wire [3:0]\tp_fu_102_reg[1]_0 ;

  LUT4 #(
    .INIT(16'h6F60)) 
    \GradientValuesX_V_0_reg_821[0]_i_1 
       (.I0(ret_9_reg_138[0]),
        .I1(ret_reg_133[0]),
        .I2(ap_ce_reg_reg_n_3),
        .I3(ap_return_0_int_reg[0]),
        .O(ap_ce_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_V_0_reg_821[15]_i_2 
       (.I0(out_pix_fu_127_p2[10]),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_0_int_reg[10]),
        .O(ap_ce_reg_reg_0[10]));
  LUT6 #(
    .INIT(64'h9669FFFF96690000)) 
    \GradientValuesX_V_0_reg_821[1]_i_1 
       (.I0(grp_xFGradientX3x3_0_3_s_fu_72_n_14),
        .I1(ret_9_reg_138[1]),
        .I2(ret_reg_133[1]),
        .I3(sext_ln66_fu_118_p1),
        .I4(ap_ce_reg_reg_n_3),
        .I5(ap_return_0_int_reg[1]),
        .O(ap_ce_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_V_0_reg_821[2]_i_1 
       (.I0(out_pix_fu_127_p2[2]),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_0_int_reg[2]),
        .O(ap_ce_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_V_0_reg_821[3]_i_1 
       (.I0(out_pix_fu_127_p2[3]),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_0_int_reg[3]),
        .O(ap_ce_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_V_0_reg_821[4]_i_1 
       (.I0(out_pix_fu_127_p2[4]),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_0_int_reg[4]),
        .O(ap_ce_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_V_0_reg_821[5]_i_1 
       (.I0(out_pix_fu_127_p2[5]),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_0_int_reg[5]),
        .O(ap_ce_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_V_0_reg_821[6]_i_1 
       (.I0(out_pix_fu_127_p2[6]),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_0_int_reg[6]),
        .O(ap_ce_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_V_0_reg_821[7]_i_1 
       (.I0(out_pix_fu_127_p2[7]),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_0_int_reg[7]),
        .O(ap_ce_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_V_0_reg_821[8]_i_1 
       (.I0(out_pix_fu_127_p2[8]),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_0_int_reg[8]),
        .O(ap_ce_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesX_V_0_reg_821[9]_i_1 
       (.I0(out_pix_fu_127_p2[9]),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_0_int_reg[9]),
        .O(ap_ce_reg_reg_0[9]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \GradientValuesY_V_0_reg_826[0]_i_1 
       (.I0(ret_8_reg_138[0]),
        .I1(grp_xFGradientY3x3_0_3_s_fu_88_n_18),
        .I2(ap_ce_reg_reg_n_3),
        .I3(ap_return_1_int_reg[0]),
        .O(ap_ce_reg_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_V_0_reg_826[15]_i_1 
       (.I0(grp_xFGradientY3x3_0_3_s_fu_88_n_3),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_1_int_reg[10]),
        .O(ap_ce_reg_reg_1[10]));
  LUT6 #(
    .INIT(64'h9669FFFF96690000)) 
    \GradientValuesY_V_0_reg_826[1]_i_1 
       (.I0(grp_xFGradientY3x3_0_3_s_fu_88_n_14),
        .I1(ret_8_reg_138[1]),
        .I2(grp_xFGradientY3x3_0_3_s_fu_88_n_17),
        .I3(grp_xFGradientY3x3_0_3_s_fu_88_n_19),
        .I4(ap_ce_reg_reg_n_3),
        .I5(ap_return_1_int_reg[1]),
        .O(ap_ce_reg_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_V_0_reg_826[2]_i_1 
       (.I0(grp_xFGradientY3x3_0_3_s_fu_88_n_11),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_1_int_reg[2]),
        .O(ap_ce_reg_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_V_0_reg_826[3]_i_1 
       (.I0(grp_xFGradientY3x3_0_3_s_fu_88_n_10),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_1_int_reg[3]),
        .O(ap_ce_reg_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_V_0_reg_826[4]_i_1 
       (.I0(grp_xFGradientY3x3_0_3_s_fu_88_n_9),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_1_int_reg[4]),
        .O(ap_ce_reg_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_V_0_reg_826[5]_i_1 
       (.I0(grp_xFGradientY3x3_0_3_s_fu_88_n_8),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_1_int_reg[5]),
        .O(ap_ce_reg_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_V_0_reg_826[6]_i_1 
       (.I0(grp_xFGradientY3x3_0_3_s_fu_88_n_7),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_1_int_reg[6]),
        .O(ap_ce_reg_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_V_0_reg_826[7]_i_1 
       (.I0(grp_xFGradientY3x3_0_3_s_fu_88_n_6),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_1_int_reg[7]),
        .O(ap_ce_reg_reg_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_V_0_reg_826[8]_i_1 
       (.I0(grp_xFGradientY3x3_0_3_s_fu_88_n_5),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_1_int_reg[8]),
        .O(ap_ce_reg_reg_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GradientValuesY_V_0_reg_826[9]_i_1 
       (.I0(grp_xFGradientY3x3_0_3_s_fu_88_n_4),
        .I1(ap_ce_reg_reg_n_3),
        .I2(ap_return_1_int_reg[9]),
        .O(ap_ce_reg_reg_1[9]));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(ap_ce_reg_reg_n_3),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(grp_xFGradientX3x3_0_3_s_fu_72_n_13),
        .Q(ap_return_0_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(out_pix_fu_127_p2[10]),
        .Q(ap_return_0_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(out_pix_fu_127_p2[1]),
        .Q(ap_return_0_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(out_pix_fu_127_p2[2]),
        .Q(ap_return_0_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(out_pix_fu_127_p2[3]),
        .Q(ap_return_0_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(out_pix_fu_127_p2[4]),
        .Q(ap_return_0_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(out_pix_fu_127_p2[5]),
        .Q(ap_return_0_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(out_pix_fu_127_p2[6]),
        .Q(ap_return_0_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(out_pix_fu_127_p2[7]),
        .Q(ap_return_0_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(out_pix_fu_127_p2[8]),
        .Q(ap_return_0_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_0_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(out_pix_fu_127_p2[9]),
        .Q(ap_return_0_int_reg[9]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(grp_xFGradientY3x3_0_3_s_fu_88_n_13),
        .Q(ap_return_1_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(grp_xFGradientY3x3_0_3_s_fu_88_n_3),
        .Q(ap_return_1_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(grp_xFGradientY3x3_0_3_s_fu_88_n_12),
        .Q(ap_return_1_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(grp_xFGradientY3x3_0_3_s_fu_88_n_11),
        .Q(ap_return_1_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(grp_xFGradientY3x3_0_3_s_fu_88_n_10),
        .Q(ap_return_1_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(grp_xFGradientY3x3_0_3_s_fu_88_n_9),
        .Q(ap_return_1_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(grp_xFGradientY3x3_0_3_s_fu_88_n_8),
        .Q(ap_return_1_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(grp_xFGradientY3x3_0_3_s_fu_88_n_7),
        .Q(ap_return_1_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(grp_xFGradientY3x3_0_3_s_fu_88_n_6),
        .Q(ap_return_1_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(grp_xFGradientY3x3_0_3_s_fu_88_n_5),
        .Q(ap_return_1_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_1_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_n_3),
        .D(grp_xFGradientY3x3_0_3_s_fu_88_n_4),
        .Q(ap_return_1_int_reg[9]),
        .R(1'b0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFGradientX3x3_0_3_s_118 grp_xFGradientX3x3_0_3_s_fu_72
       (.D({out_pix_fu_127_p2,grp_xFGradientX3x3_0_3_s_fu_72_n_13}),
        .DI(DI),
        .DOBDO(DOBDO),
        .Q(sext_ln66_fu_118_p1),
        .S(S),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .icmp_ln878_2_reg_756_pp1_iter5_reg(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .\out_pix_7_reg_143_reg[8]_0 (\out_pix_7_reg_143_reg[8] ),
        .\out_pix_7_reg_143_reg[8]_1 (\out_pix_7_reg_143_reg[8]_0 ),
        .\out_pix_7_reg_143_reg[9]_0 (\out_pix_7_reg_143_reg[9] ),
        .\ret_9_reg_138_reg[1]_0 (ret_9_reg_138),
        .\ret_9_reg_138_reg[7]_0 (\ret_reg_133_reg[7] ),
        .\ret_9_reg_138_reg[7]_1 (\out_pix_3_reg_143_reg[9]_2 ),
        .\ret_9_reg_138_reg[7]_2 (\out_pix_3_reg_143_reg[9]_0 ),
        .\ret_9_reg_138_reg[7]_3 (\ret_8_reg_138_reg[7] ),
        .\ret_reg_133_reg[0]_0 (grp_xFGradientX3x3_0_3_s_fu_72_n_14),
        .\ret_reg_133_reg[1]_0 (ret_reg_133),
        .\ret_reg_133_reg[7]_0 (\ret_reg_133_reg[7]_0 ),
        .\ret_reg_133_reg[7]_1 (\ret_reg_133_reg[7]_1 ),
        .\ret_reg_133_reg[7]_2 (\ret_reg_133_reg[7]_2 ),
        .\ret_reg_133_reg[7]_3 (\ret_reg_133_reg[7]_3 ),
        .\ret_reg_133_reg[8]_0 (D),
        .tp_fu_102(tp_fu_102),
        .\tp_fu_102_reg[1] (\tp_fu_102_reg[1] ),
        .\tp_fu_102_reg[1]_0 (\tp_fu_102_reg[1]_0 ));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFGradientY3x3_0_3_s_119 grp_xFGradientY3x3_0_3_s_fu_88
       (.D({grp_xFGradientY3x3_0_3_s_fu_88_n_3,grp_xFGradientY3x3_0_3_s_fu_88_n_4,grp_xFGradientY3x3_0_3_s_fu_88_n_5,grp_xFGradientY3x3_0_3_s_fu_88_n_6,grp_xFGradientY3x3_0_3_s_fu_88_n_7,grp_xFGradientY3x3_0_3_s_fu_88_n_8,grp_xFGradientY3x3_0_3_s_fu_88_n_9,grp_xFGradientY3x3_0_3_s_fu_88_n_10,grp_xFGradientY3x3_0_3_s_fu_88_n_11,grp_xFGradientY3x3_0_3_s_fu_88_n_12,grp_xFGradientY3x3_0_3_s_fu_88_n_13}),
        .Q(ret_8_reg_138),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .icmp_ln878_2_reg_756_pp1_iter5_reg(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .\out_pix_3_reg_143_reg[1]_0 (grp_xFGradientY3x3_0_3_s_fu_88_n_19),
        .\out_pix_3_reg_143_reg[9]_0 (\out_pix_3_reg_143_reg[9] ),
        .\out_pix_3_reg_143_reg[9]_1 (\out_pix_3_reg_143_reg[9]_0 ),
        .\out_pix_3_reg_143_reg[9]_2 (\out_pix_3_reg_143_reg[9]_1 ),
        .\out_pix_3_reg_143_reg[9]_3 (\out_pix_3_reg_143_reg[9]_2 ),
        .\ret_8_reg_138_reg[7]_0 (\ret_8_reg_138_reg[7]_0 ),
        .\ret_8_reg_138_reg[7]_1 (\ret_8_reg_138_reg[7] ),
        .\ret_8_reg_138_reg[8]_0 (\ret_8_reg_138_reg[8] ),
        .\ret_reg_133_reg[0]_0 (grp_xFGradientY3x3_0_3_s_fu_88_n_14),
        .\ret_reg_133_reg[1]_0 ({grp_xFGradientY3x3_0_3_s_fu_88_n_17,grp_xFGradientY3x3_0_3_s_fu_88_n_18}),
        .\ret_reg_133_reg[7]_0 (\ret_reg_133_reg[7]_0 ),
        .\ret_reg_133_reg[7]_1 (\ret_reg_133_reg[7] ),
        .\ret_reg_133_reg[8]_0 (\ret_reg_133_reg[8] ),
        .\src_buf1_V_0_reg_330_reg[3] (\src_buf1_V_0_reg_330_reg[3] ),
        .\src_buf1_V_0_reg_330_reg[7] (\src_buf1_V_0_reg_330_reg[7] ),
        .\src_buf3_V_0_reg_317_reg[3] (\src_buf3_V_0_reg_317_reg[3] ),
        .\src_buf3_V_0_reg_317_reg[7] (\src_buf3_V_0_reg_317_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln878_2_reg_756[0]_i_1 
       (.I0(Q),
        .I1(ap_block_pp1_stage0_01001__6),
        .O(E));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s
   (internal_empty_n_reg,
    internal_empty_n_reg_0,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    internal_full_n_reg,
    \ap_CS_fsm_reg[1]_1 ,
    D,
    Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready,
    \tmp_reg_841_reg[10]_0 ,
    \tmp_1_reg_846_reg[10]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    ap_clk,
    SS,
    img_in_data_empty_n,
    \mOutPtr_reg[0] ,
    Q,
    shiftReg_ce,
    \mOutPtr_reg[0]_0 ,
    \op2_assign_reg_723_reg[16]_0 ,
    gradx_mat_data_full_n,
    grady_mat_data_full_n,
    ap_rst_n,
    grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg,
    \icmp_ln878_2_reg_756_reg[0]_0 ,
    ram_reg,
    p_src_mat_cols_c_empty_n,
    p_src_mat_rows_c_empty_n,
    Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start,
    Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read,
    img_in_419_dout);
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]internal_full_n_reg;
  output \ap_CS_fsm_reg[1]_1 ;
  output [1:0]D;
  output Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready;
  output [10:0]\tmp_reg_841_reg[10]_0 ;
  output [10:0]\tmp_1_reg_846_reg[10]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  input ap_clk;
  input [0:0]SS;
  input img_in_data_empty_n;
  input [0:0]\mOutPtr_reg[0] ;
  input [1:0]Q;
  input shiftReg_ce;
  input \mOutPtr_reg[0]_0 ;
  input [15:0]\op2_assign_reg_723_reg[16]_0 ;
  input gradx_mat_data_full_n;
  input grady_mat_data_full_n;
  input ap_rst_n;
  input grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg;
  input [15:0]\icmp_ln878_2_reg_756_reg[0]_0 ;
  input ram_reg;
  input p_src_mat_cols_c_empty_n;
  input p_src_mat_rows_c_empty_n;
  input Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start;
  input Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  input [7:0]img_in_419_dout;

  wire [1:0]D;
  wire [0:0]E;
  wire [15:0]GradientValuesX_V_0_reg_821;
  wire GradientValuesX_V_0_reg_8210;
  wire [15:0]GradientValuesY_V_0_reg_826;
  wire [10:0]I1;
  wire [1:0]Q;
  wire [0:0]SS;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start;
  wire Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read;
  wire \ap_CS_fsm[1]_i_2__0_n_3 ;
  wire \ap_CS_fsm[5]_i_2_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[8] ;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm146_out;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp1_stage0_01001__6;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_i_1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_3;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7_i_1_n_3;
  wire ap_enable_reg_pp1_iter7_reg_n_3;
  wire [10:0]ap_return;
  wire [15:0]ap_return_0;
  wire [15:0]ap_return_1;
  wire ap_rst_n;
  wire [1:0]bottom_fu_94;
  wire \bottom_fu_94[0]_i_1_n_3 ;
  wire \bottom_fu_94[1]_i_1_n_3 ;
  wire buf_V_0_U_n_12;
  wire buf_V_0_U_n_13;
  wire buf_V_0_U_n_14;
  wire buf_V_0_U_n_15;
  wire buf_V_0_U_n_24;
  wire buf_V_0_U_n_25;
  wire buf_V_0_U_n_26;
  wire buf_V_0_U_n_27;
  wire buf_V_0_U_n_28;
  wire buf_V_0_U_n_29;
  wire buf_V_0_U_n_30;
  wire buf_V_0_U_n_31;
  wire buf_V_0_U_n_32;
  wire buf_V_0_U_n_58;
  wire buf_V_0_U_n_59;
  wire buf_V_0_U_n_60;
  wire buf_V_0_U_n_61;
  wire buf_V_0_U_n_62;
  wire buf_V_0_U_n_63;
  wire buf_V_0_U_n_64;
  wire buf_V_0_U_n_65;
  wire buf_V_0_U_n_66;
  wire buf_V_0_U_n_76;
  wire buf_V_0_U_n_77;
  wire buf_V_0_U_n_78;
  wire buf_V_0_U_n_79;
  wire buf_V_0_ce0;
  wire [7:0]buf_V_0_load_reg_782;
  wire buf_V_0_load_reg_7820;
  wire buf_V_1_U_n_11;
  wire [7:0]buf_V_1_load_reg_789;
  wire buf_V_2_U_n_14;
  wire [7:0]buf_V_2_load_reg_796;
  wire cmp_i_i517_i_fu_547_p2;
  wire cmp_i_i517_i_fu_547_p2_carry__0_i_1_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry__0_i_2_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry__0_i_3_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry__0_i_4_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry__0_i_5_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry__0_i_6_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry__0_i_7_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry__0_i_8_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry__0_n_4;
  wire cmp_i_i517_i_fu_547_p2_carry__0_n_5;
  wire cmp_i_i517_i_fu_547_p2_carry__0_n_6;
  wire cmp_i_i517_i_fu_547_p2_carry_i_1_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry_i_2_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry_i_3_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry_i_4_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry_i_5_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry_i_6_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry_i_7_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry_i_8_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry_n_3;
  wire cmp_i_i517_i_fu_547_p2_carry_n_4;
  wire cmp_i_i517_i_fu_547_p2_carry_n_5;
  wire cmp_i_i517_i_fu_547_p2_carry_n_6;
  wire cmp_i_i517_i_reg_743;
  wire \cmp_i_i517_i_reg_743[0]_i_1_n_3 ;
  wire [12:0]col_V_2_reg_281;
  wire col_V_2_reg_2810;
  wire col_V_2_reg_281_2;
  wire [10:0]col_V_2_reg_281_pp1_iter1_reg;
  wire col_V_2_reg_281_pp1_iter1_reg0;
  wire \col_V_2_reg_281_pp1_iter1_reg_reg_n_3_[11] ;
  wire \col_V_2_reg_281_pp1_iter1_reg_reg_n_3_[12] ;
  wire [10:0]col_V_2_reg_281_pp1_iter2_reg;
  wire \col_V_2_reg_281_pp1_iter2_reg_reg_n_3_[11] ;
  wire \col_V_2_reg_281_pp1_iter2_reg_reg_n_3_[12] ;
  wire \col_V_3_reg_684[0]_i_3_n_3 ;
  wire \col_V_3_reg_684[0]_i_4_n_3 ;
  wire \col_V_3_reg_684[0]_i_5_n_3 ;
  wire \col_V_3_reg_684[0]_i_6_n_3 ;
  wire \col_V_3_reg_684[12]_i_2_n_3 ;
  wire \col_V_3_reg_684[4]_i_2_n_3 ;
  wire \col_V_3_reg_684[4]_i_3_n_3 ;
  wire \col_V_3_reg_684[4]_i_4_n_3 ;
  wire \col_V_3_reg_684[4]_i_5_n_3 ;
  wire \col_V_3_reg_684[8]_i_2_n_3 ;
  wire \col_V_3_reg_684[8]_i_3_n_3 ;
  wire \col_V_3_reg_684[8]_i_4_n_3 ;
  wire \col_V_3_reg_684[8]_i_5_n_3 ;
  wire [12:0]col_V_3_reg_684_reg;
  wire \col_V_3_reg_684_reg[0]_i_2_n_10 ;
  wire \col_V_3_reg_684_reg[0]_i_2_n_3 ;
  wire \col_V_3_reg_684_reg[0]_i_2_n_4 ;
  wire \col_V_3_reg_684_reg[0]_i_2_n_5 ;
  wire \col_V_3_reg_684_reg[0]_i_2_n_6 ;
  wire \col_V_3_reg_684_reg[0]_i_2_n_7 ;
  wire \col_V_3_reg_684_reg[0]_i_2_n_8 ;
  wire \col_V_3_reg_684_reg[0]_i_2_n_9 ;
  wire \col_V_3_reg_684_reg[12]_i_1_n_10 ;
  wire \col_V_3_reg_684_reg[4]_i_1_n_10 ;
  wire \col_V_3_reg_684_reg[4]_i_1_n_3 ;
  wire \col_V_3_reg_684_reg[4]_i_1_n_4 ;
  wire \col_V_3_reg_684_reg[4]_i_1_n_5 ;
  wire \col_V_3_reg_684_reg[4]_i_1_n_6 ;
  wire \col_V_3_reg_684_reg[4]_i_1_n_7 ;
  wire \col_V_3_reg_684_reg[4]_i_1_n_8 ;
  wire \col_V_3_reg_684_reg[4]_i_1_n_9 ;
  wire \col_V_3_reg_684_reg[8]_i_1_n_10 ;
  wire \col_V_3_reg_684_reg[8]_i_1_n_3 ;
  wire \col_V_3_reg_684_reg[8]_i_1_n_4 ;
  wire \col_V_3_reg_684_reg[8]_i_1_n_5 ;
  wire \col_V_3_reg_684_reg[8]_i_1_n_6 ;
  wire \col_V_3_reg_684_reg[8]_i_1_n_7 ;
  wire \col_V_3_reg_684_reg[8]_i_1_n_8 ;
  wire \col_V_3_reg_684_reg[8]_i_1_n_9 ;
  wire \col_V_4_reg_751[0]_i_1_n_3 ;
  wire \col_V_4_reg_751[0]_i_3_n_3 ;
  wire \col_V_4_reg_751[0]_i_4_n_3 ;
  wire \col_V_4_reg_751[0]_i_5_n_3 ;
  wire \col_V_4_reg_751[0]_i_6_n_3 ;
  wire \col_V_4_reg_751[12]_i_2_n_3 ;
  wire \col_V_4_reg_751[4]_i_2_n_3 ;
  wire \col_V_4_reg_751[4]_i_3_n_3 ;
  wire \col_V_4_reg_751[4]_i_4_n_3 ;
  wire \col_V_4_reg_751[4]_i_5_n_3 ;
  wire \col_V_4_reg_751[8]_i_2_n_3 ;
  wire \col_V_4_reg_751[8]_i_3_n_3 ;
  wire \col_V_4_reg_751[8]_i_4_n_3 ;
  wire \col_V_4_reg_751[8]_i_5_n_3 ;
  wire [12:0]col_V_4_reg_751_reg;
  wire \col_V_4_reg_751_reg[0]_i_2_n_10 ;
  wire \col_V_4_reg_751_reg[0]_i_2_n_3 ;
  wire \col_V_4_reg_751_reg[0]_i_2_n_4 ;
  wire \col_V_4_reg_751_reg[0]_i_2_n_5 ;
  wire \col_V_4_reg_751_reg[0]_i_2_n_6 ;
  wire \col_V_4_reg_751_reg[0]_i_2_n_7 ;
  wire \col_V_4_reg_751_reg[0]_i_2_n_8 ;
  wire \col_V_4_reg_751_reg[0]_i_2_n_9 ;
  wire \col_V_4_reg_751_reg[12]_i_1_n_10 ;
  wire \col_V_4_reg_751_reg[4]_i_1_n_10 ;
  wire \col_V_4_reg_751_reg[4]_i_1_n_3 ;
  wire \col_V_4_reg_751_reg[4]_i_1_n_4 ;
  wire \col_V_4_reg_751_reg[4]_i_1_n_5 ;
  wire \col_V_4_reg_751_reg[4]_i_1_n_6 ;
  wire \col_V_4_reg_751_reg[4]_i_1_n_7 ;
  wire \col_V_4_reg_751_reg[4]_i_1_n_8 ;
  wire \col_V_4_reg_751_reg[4]_i_1_n_9 ;
  wire \col_V_4_reg_751_reg[8]_i_1_n_10 ;
  wire \col_V_4_reg_751_reg[8]_i_1_n_3 ;
  wire \col_V_4_reg_751_reg[8]_i_1_n_4 ;
  wire \col_V_4_reg_751_reg[8]_i_1_n_5 ;
  wire \col_V_4_reg_751_reg[8]_i_1_n_6 ;
  wire \col_V_4_reg_751_reg[8]_i_1_n_7 ;
  wire \col_V_4_reg_751_reg[8]_i_1_n_8 ;
  wire \col_V_4_reg_751_reg[8]_i_1_n_9 ;
  wire col_V_reg_245;
  wire col_V_reg_2450;
  wire \col_V_reg_245_reg_n_3_[0] ;
  wire \col_V_reg_245_reg_n_3_[10] ;
  wire \col_V_reg_245_reg_n_3_[11] ;
  wire \col_V_reg_245_reg_n_3_[12] ;
  wire \col_V_reg_245_reg_n_3_[1] ;
  wire \col_V_reg_245_reg_n_3_[2] ;
  wire \col_V_reg_245_reg_n_3_[3] ;
  wire \col_V_reg_245_reg_n_3_[4] ;
  wire \col_V_reg_245_reg_n_3_[5] ;
  wire \col_V_reg_245_reg_n_3_[6] ;
  wire \col_V_reg_245_reg_n_3_[7] ;
  wire \col_V_reg_245_reg_n_3_[8] ;
  wire \col_V_reg_245_reg_n_3_[9] ;
  wire gradx_mat_data_full_n;
  wire grady_mat_data_full_n;
  wire grp_xFGradientX3x3_0_3_s_fu_385_n_3;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_10;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_11;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_12;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_13;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_14;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_15;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_16;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_17;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_18;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_19;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_20;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_21;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_22;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_23;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_24;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_25;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_26;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_27;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_4;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_5;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_6;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_7;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_8;
  wire grp_xFSobel3x3_1_1_0_3_s_fu_368_n_9;
  wire grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg;
  wire grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_img_in_419_read;
  wire \icmp_ln870_2_reg_778[0]_i_1_n_3 ;
  wire \icmp_ln870_2_reg_778[0]_i_2_n_3 ;
  wire \icmp_ln870_2_reg_778[0]_i_3_n_3 ;
  wire \icmp_ln870_2_reg_778[0]_i_4_n_3 ;
  wire \icmp_ln870_2_reg_778_pp1_iter5_reg_reg[0]_srl2_n_3 ;
  wire \icmp_ln870_2_reg_778_pp1_iter6_reg_reg_n_3_[0] ;
  wire \icmp_ln870_2_reg_778_reg_n_3_[0] ;
  wire \icmp_ln870_reg_736[0]_i_1_n_3 ;
  wire \icmp_ln870_reg_736[0]_i_2_n_3 ;
  wire \icmp_ln870_reg_736[0]_i_5_n_3 ;
  wire \icmp_ln870_reg_736[0]_i_6_n_3 ;
  wire \icmp_ln870_reg_736[0]_i_7_n_3 ;
  wire \icmp_ln870_reg_736[0]_i_8_n_3 ;
  wire \icmp_ln870_reg_736_reg_n_3_[0] ;
  wire icmp_ln878_1_fu_466_p2;
  wire icmp_ln878_1_fu_466_p2_carry__0_i_1_n_3;
  wire icmp_ln878_1_fu_466_p2_carry__0_i_2_n_3;
  wire icmp_ln878_1_fu_466_p2_carry__0_i_3_n_3;
  wire icmp_ln878_1_fu_466_p2_carry__0_i_4_n_3;
  wire icmp_ln878_1_fu_466_p2_carry__0_i_5_n_3;
  wire icmp_ln878_1_fu_466_p2_carry__0_i_6_n_3;
  wire icmp_ln878_1_fu_466_p2_carry__0_i_7_n_3;
  wire icmp_ln878_1_fu_466_p2_carry__0_i_8_n_3;
  wire icmp_ln878_1_fu_466_p2_carry__0_n_3;
  wire icmp_ln878_1_fu_466_p2_carry__0_n_4;
  wire icmp_ln878_1_fu_466_p2_carry__0_n_5;
  wire icmp_ln878_1_fu_466_p2_carry__0_n_6;
  wire icmp_ln878_1_fu_466_p2_carry__1_i_1_n_3;
  wire icmp_ln878_1_fu_466_p2_carry_i_1_n_3;
  wire icmp_ln878_1_fu_466_p2_carry_i_2_n_3;
  wire icmp_ln878_1_fu_466_p2_carry_i_3_n_3;
  wire icmp_ln878_1_fu_466_p2_carry_i_4_n_3;
  wire icmp_ln878_1_fu_466_p2_carry_i_5_n_3;
  wire icmp_ln878_1_fu_466_p2_carry_i_6_n_3;
  wire icmp_ln878_1_fu_466_p2_carry_i_7_n_3;
  wire icmp_ln878_1_fu_466_p2_carry_i_8_n_3;
  wire icmp_ln878_1_fu_466_p2_carry_n_3;
  wire icmp_ln878_1_fu_466_p2_carry_n_4;
  wire icmp_ln878_1_fu_466_p2_carry_n_5;
  wire icmp_ln878_1_fu_466_p2_carry_n_6;
  wire icmp_ln878_2_fu_565_p2;
  wire icmp_ln878_2_fu_565_p2_carry__0_i_10_n_3;
  wire icmp_ln878_2_fu_565_p2_carry__0_i_1_n_3;
  wire icmp_ln878_2_fu_565_p2_carry__0_i_2_n_3;
  wire icmp_ln878_2_fu_565_p2_carry__0_i_3_n_3;
  wire icmp_ln878_2_fu_565_p2_carry__0_i_4_n_3;
  wire icmp_ln878_2_fu_565_p2_carry__0_i_5_n_3;
  wire icmp_ln878_2_fu_565_p2_carry__0_i_6_n_3;
  wire icmp_ln878_2_fu_565_p2_carry__0_i_7_n_3;
  wire icmp_ln878_2_fu_565_p2_carry__0_i_8_n_3;
  wire icmp_ln878_2_fu_565_p2_carry__0_i_9_n_3;
  wire icmp_ln878_2_fu_565_p2_carry__0_n_4;
  wire icmp_ln878_2_fu_565_p2_carry__0_n_5;
  wire icmp_ln878_2_fu_565_p2_carry__0_n_6;
  wire icmp_ln878_2_fu_565_p2_carry_i_10_n_3;
  wire icmp_ln878_2_fu_565_p2_carry_i_11_n_3;
  wire icmp_ln878_2_fu_565_p2_carry_i_12_n_3;
  wire icmp_ln878_2_fu_565_p2_carry_i_13_n_3;
  wire icmp_ln878_2_fu_565_p2_carry_i_1_n_3;
  wire icmp_ln878_2_fu_565_p2_carry_i_2_n_3;
  wire icmp_ln878_2_fu_565_p2_carry_i_3_n_3;
  wire icmp_ln878_2_fu_565_p2_carry_i_4_n_3;
  wire icmp_ln878_2_fu_565_p2_carry_i_5_n_3;
  wire icmp_ln878_2_fu_565_p2_carry_i_6_n_3;
  wire icmp_ln878_2_fu_565_p2_carry_i_7_n_3;
  wire icmp_ln878_2_fu_565_p2_carry_i_8_n_3;
  wire icmp_ln878_2_fu_565_p2_carry_i_9_n_3;
  wire icmp_ln878_2_fu_565_p2_carry_n_3;
  wire icmp_ln878_2_fu_565_p2_carry_n_4;
  wire icmp_ln878_2_fu_565_p2_carry_n_5;
  wire icmp_ln878_2_fu_565_p2_carry_n_6;
  wire icmp_ln878_2_reg_756;
  wire icmp_ln878_2_reg_756_pp1_iter1_reg;
  wire icmp_ln878_2_reg_756_pp1_iter2_reg;
  wire icmp_ln878_2_reg_756_pp1_iter3_reg;
  wire icmp_ln878_2_reg_756_pp1_iter4_reg;
  wire icmp_ln878_2_reg_756_pp1_iter5_reg;
  wire [15:0]\icmp_ln878_2_reg_756_reg[0]_0 ;
  wire icmp_ln878_fu_443_p2;
  wire icmp_ln878_fu_443_p2_carry__0_i_10_n_3;
  wire icmp_ln878_fu_443_p2_carry__0_i_1_n_3;
  wire icmp_ln878_fu_443_p2_carry__0_i_2_n_3;
  wire icmp_ln878_fu_443_p2_carry__0_i_3_n_3;
  wire icmp_ln878_fu_443_p2_carry__0_i_4_n_3;
  wire icmp_ln878_fu_443_p2_carry__0_i_5_n_3;
  wire icmp_ln878_fu_443_p2_carry__0_i_6_n_3;
  wire icmp_ln878_fu_443_p2_carry__0_i_7_n_3;
  wire icmp_ln878_fu_443_p2_carry__0_i_8_n_3;
  wire icmp_ln878_fu_443_p2_carry__0_i_9_n_3;
  wire icmp_ln878_fu_443_p2_carry__0_n_4;
  wire icmp_ln878_fu_443_p2_carry__0_n_5;
  wire icmp_ln878_fu_443_p2_carry__0_n_6;
  wire icmp_ln878_fu_443_p2_carry_i_11_n_3;
  wire icmp_ln878_fu_443_p2_carry_i_12_n_3;
  wire icmp_ln878_fu_443_p2_carry_i_13_n_3;
  wire icmp_ln878_fu_443_p2_carry_i_1_n_3;
  wire icmp_ln878_fu_443_p2_carry_i_2_n_3;
  wire icmp_ln878_fu_443_p2_carry_i_3_n_3;
  wire icmp_ln878_fu_443_p2_carry_i_4_n_3;
  wire icmp_ln878_fu_443_p2_carry_i_5_n_3;
  wire icmp_ln878_fu_443_p2_carry_i_6_n_3;
  wire icmp_ln878_fu_443_p2_carry_i_7_n_3;
  wire icmp_ln878_fu_443_p2_carry_i_8_n_3;
  wire icmp_ln878_fu_443_p2_carry_i_9_n_3;
  wire icmp_ln878_fu_443_p2_carry_n_3;
  wire icmp_ln878_fu_443_p2_carry_n_4;
  wire icmp_ln878_fu_443_p2_carry_n_5;
  wire icmp_ln878_fu_443_p2_carry_n_6;
  wire icmp_ln878_reg_689;
  wire \icmp_ln878_reg_689[0]_i_1_n_3 ;
  wire icmp_ln878_reg_689_pp0_iter1_reg;
  wire \icmp_ln878_reg_689_pp0_iter1_reg[0]_i_1_n_3 ;
  wire [7:0]img_in_419_dout;
  wire img_in_data_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [0:0]internal_full_n_reg;
  wire load;
  wire [0:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mid_fu_98[0]_i_1_n_3 ;
  wire \mid_fu_98[1]_i_1_n_3 ;
  wire \mid_fu_98_reg_n_3_[0] ;
  wire \mid_fu_98_reg_n_3_[1] ;
  wire [16:0]op2_assign_fu_456_p2;
  wire op2_assign_fu_456_p2_carry__0_n_3;
  wire op2_assign_fu_456_p2_carry__0_n_4;
  wire op2_assign_fu_456_p2_carry__0_n_5;
  wire op2_assign_fu_456_p2_carry__0_n_6;
  wire op2_assign_fu_456_p2_carry__1_n_3;
  wire op2_assign_fu_456_p2_carry__1_n_4;
  wire op2_assign_fu_456_p2_carry__1_n_5;
  wire op2_assign_fu_456_p2_carry__1_n_6;
  wire op2_assign_fu_456_p2_carry__2_n_5;
  wire op2_assign_fu_456_p2_carry__2_n_6;
  wire op2_assign_fu_456_p2_carry_n_3;
  wire op2_assign_fu_456_p2_carry_n_4;
  wire op2_assign_fu_456_p2_carry_n_5;
  wire op2_assign_fu_456_p2_carry_n_6;
  wire [16:0]op2_assign_reg_723;
  wire [15:0]\op2_assign_reg_723_reg[16]_0 ;
  wire p_1_in;
  wire [7:0]p_Val2_1_reg_305;
  wire p_Val2_1_reg_3050;
  wire p_Val2_1_reg_305_1;
  wire [7:0]p_Val2_2_reg_293;
  wire [7:0]p_Val2_s_reg_342;
  wire p_src_mat_cols_c_empty_n;
  wire p_src_mat_rows_c_empty_n;
  wire ram_reg;
  wire [7:0]reg_426;
  wire \reg_426[7]_i_4_n_3 ;
  wire [8:0]ret_8_fu_100_p2;
  wire [8:0]ret_fu_86_p2;
  wire [12:0]row_V_3_fu_638_p2;
  wire [12:0]row_V_3_reg_831;
  wire \row_V_3_reg_831_reg[12]_i_1_n_4 ;
  wire \row_V_3_reg_831_reg[12]_i_1_n_5 ;
  wire \row_V_3_reg_831_reg[12]_i_1_n_6 ;
  wire \row_V_3_reg_831_reg[4]_i_1_n_3 ;
  wire \row_V_3_reg_831_reg[4]_i_1_n_4 ;
  wire \row_V_3_reg_831_reg[4]_i_1_n_5 ;
  wire \row_V_3_reg_831_reg[4]_i_1_n_6 ;
  wire \row_V_3_reg_831_reg[8]_i_1_n_3 ;
  wire \row_V_3_reg_831_reg[8]_i_1_n_4 ;
  wire \row_V_3_reg_831_reg[8]_i_1_n_5 ;
  wire \row_V_3_reg_831_reg[8]_i_1_n_6 ;
  wire [12:0]row_V_reg_257;
  wire row_V_reg_257_0;
  wire [12:0]row_ind_V_1_fu_644_p2;
  wire row_ind_V_1_fu_644_p2_carry__0_n_3;
  wire row_ind_V_1_fu_644_p2_carry__0_n_4;
  wire row_ind_V_1_fu_644_p2_carry__0_n_5;
  wire row_ind_V_1_fu_644_p2_carry__0_n_6;
  wire row_ind_V_1_fu_644_p2_carry__1_n_4;
  wire row_ind_V_1_fu_644_p2_carry__1_n_5;
  wire row_ind_V_1_fu_644_p2_carry__1_n_6;
  wire row_ind_V_1_fu_644_p2_carry_n_3;
  wire row_ind_V_1_fu_644_p2_carry_n_4;
  wire row_ind_V_1_fu_644_p2_carry_n_5;
  wire row_ind_V_1_fu_644_p2_carry_n_6;
  wire [12:0]row_ind_V_2_reg_836;
  wire \row_ind_V_2_reg_836[12]_i_2_n_3 ;
  wire \row_ind_V_2_reg_836[12]_i_3_n_3 ;
  wire row_ind_V_2_reg_836_3;
  wire [1:0]row_ind_V_reg_269;
  wire \row_ind_V_reg_269_reg_n_3_[0] ;
  wire \row_ind_V_reg_269_reg_n_3_[10] ;
  wire \row_ind_V_reg_269_reg_n_3_[11] ;
  wire \row_ind_V_reg_269_reg_n_3_[12] ;
  wire \row_ind_V_reg_269_reg_n_3_[1] ;
  wire \row_ind_V_reg_269_reg_n_3_[2] ;
  wire \row_ind_V_reg_269_reg_n_3_[3] ;
  wire \row_ind_V_reg_269_reg_n_3_[4] ;
  wire \row_ind_V_reg_269_reg_n_3_[5] ;
  wire \row_ind_V_reg_269_reg_n_3_[6] ;
  wire \row_ind_V_reg_269_reg_n_3_[7] ;
  wire \row_ind_V_reg_269_reg_n_3_[8] ;
  wire \row_ind_V_reg_269_reg_n_3_[9] ;
  wire sel;
  wire shiftReg_ce;
  wire [7:0]src_buf1_V_0_reg_330;
  wire [7:0]src_buf1_V_2_fu_600_p5;
  wire [7:0]src_buf1_V_2_reg_803;
  wire src_buf1_V_2_reg_8030;
  wire [7:0]src_buf2_V_0_reg_355;
  wire [7:0]src_buf2_V_2_fu_610_p5;
  wire [7:0]src_buf2_V_2_reg_809;
  wire [7:0]src_buf3_V_0_reg_317;
  wire [7:0]src_buf3_V_2_fu_620_p5;
  wire [7:0]src_buf3_V_2_reg_815;
  wire [10:0]tmp_1_reg_846;
  wire [10:0]\tmp_1_reg_846_reg[10]_0 ;
  wire [10:0]tmp_reg_841;
  wire [10:0]\tmp_reg_841_reg[10]_0 ;
  wire [1:1]tp_fu_102;
  wire \tp_fu_102[1]_i_1_n_3 ;
  wire [1:0]trunc_ln228_reg_747;
  wire \trunc_ln228_reg_747[0]_i_1_n_3 ;
  wire \trunc_ln228_reg_747[1]_i_1_n_3 ;
  wire [10:0]zext_ln534_reg_693_reg;
  wire zext_ln534_reg_693_reg0;
  wire [12:0]zext_ln878_1_reg_731;
  wire [3:0]NLW_cmp_i_i517_i_fu_547_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp_i_i517_i_fu_547_p2_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_col_V_3_reg_684_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_col_V_3_reg_684_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_col_V_4_reg_751_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_col_V_4_reg_751_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln878_1_fu_466_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_1_fu_466_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln878_1_fu_466_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_1_fu_466_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_2_fu_565_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_2_fu_565_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_fu_443_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln878_fu_443_p2_carry__0_O_UNCONNECTED;
  wire [2:2]NLW_op2_assign_fu_456_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_op2_assign_fu_456_p2_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_row_V_3_reg_831_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_row_ind_V_1_fu_644_p2_carry__1_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \GradientValuesX_V_0_reg_821[15]_i_1 
       (.I0(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I1(ap_block_pp1_stage0_01001__6),
        .O(GradientValuesX_V_0_reg_8210));
  FDRE \GradientValuesX_V_0_reg_821_reg[0] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_0[0]),
        .Q(GradientValuesX_V_0_reg_821[0]),
        .R(1'b0));
  FDRE \GradientValuesX_V_0_reg_821_reg[15] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_0[15]),
        .Q(GradientValuesX_V_0_reg_821[15]),
        .R(1'b0));
  FDRE \GradientValuesX_V_0_reg_821_reg[1] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_0[1]),
        .Q(GradientValuesX_V_0_reg_821[1]),
        .R(1'b0));
  FDRE \GradientValuesX_V_0_reg_821_reg[2] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_0[2]),
        .Q(GradientValuesX_V_0_reg_821[2]),
        .R(1'b0));
  FDRE \GradientValuesX_V_0_reg_821_reg[3] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_0[3]),
        .Q(GradientValuesX_V_0_reg_821[3]),
        .R(1'b0));
  FDRE \GradientValuesX_V_0_reg_821_reg[4] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_0[4]),
        .Q(GradientValuesX_V_0_reg_821[4]),
        .R(1'b0));
  FDRE \GradientValuesX_V_0_reg_821_reg[5] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_0[5]),
        .Q(GradientValuesX_V_0_reg_821[5]),
        .R(1'b0));
  FDRE \GradientValuesX_V_0_reg_821_reg[6] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_0[6]),
        .Q(GradientValuesX_V_0_reg_821[6]),
        .R(1'b0));
  FDRE \GradientValuesX_V_0_reg_821_reg[7] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_0[7]),
        .Q(GradientValuesX_V_0_reg_821[7]),
        .R(1'b0));
  FDRE \GradientValuesX_V_0_reg_821_reg[8] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_0[8]),
        .Q(GradientValuesX_V_0_reg_821[8]),
        .R(1'b0));
  FDRE \GradientValuesX_V_0_reg_821_reg[9] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_0[9]),
        .Q(GradientValuesX_V_0_reg_821[9]),
        .R(1'b0));
  FDRE \GradientValuesY_V_0_reg_826_reg[0] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_1[0]),
        .Q(GradientValuesY_V_0_reg_826[0]),
        .R(1'b0));
  FDRE \GradientValuesY_V_0_reg_826_reg[15] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_1[15]),
        .Q(GradientValuesY_V_0_reg_826[15]),
        .R(1'b0));
  FDRE \GradientValuesY_V_0_reg_826_reg[1] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_1[1]),
        .Q(GradientValuesY_V_0_reg_826[1]),
        .R(1'b0));
  FDRE \GradientValuesY_V_0_reg_826_reg[2] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_1[2]),
        .Q(GradientValuesY_V_0_reg_826[2]),
        .R(1'b0));
  FDRE \GradientValuesY_V_0_reg_826_reg[3] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_1[3]),
        .Q(GradientValuesY_V_0_reg_826[3]),
        .R(1'b0));
  FDRE \GradientValuesY_V_0_reg_826_reg[4] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_1[4]),
        .Q(GradientValuesY_V_0_reg_826[4]),
        .R(1'b0));
  FDRE \GradientValuesY_V_0_reg_826_reg[5] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_1[5]),
        .Q(GradientValuesY_V_0_reg_826[5]),
        .R(1'b0));
  FDRE \GradientValuesY_V_0_reg_826_reg[6] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_1[6]),
        .Q(GradientValuesY_V_0_reg_826[6]),
        .R(1'b0));
  FDRE \GradientValuesY_V_0_reg_826_reg[7] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_1[7]),
        .Q(GradientValuesY_V_0_reg_826[7]),
        .R(1'b0));
  FDRE \GradientValuesY_V_0_reg_826_reg[8] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_1[8]),
        .Q(GradientValuesY_V_0_reg_826[8]),
        .R(1'b0));
  FDRE \GradientValuesY_V_0_reg_826_reg[9] 
       (.C(ap_clk),
        .CE(GradientValuesX_V_0_reg_8210),
        .D(ap_return_1[9]),
        .Q(GradientValuesY_V_0_reg_826[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(tmp_reg_841[0]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(grady_mat_data_full_n),
        .I3(GradientValuesX_V_0_reg_821[0]),
        .O(\tmp_reg_841_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(tmp_1_reg_846[0]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(gradx_mat_data_full_n),
        .I3(GradientValuesY_V_0_reg_826[0]),
        .O(\tmp_1_reg_846_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAA020000000000)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(gradx_mat_data_full_n),
        .I1(ap_block_pp1_stage0_01001__6),
        .I2(\icmp_ln870_2_reg_778_pp1_iter6_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp1_iter7_reg_n_3),
        .I4(ap_NS_fsm146_out),
        .I5(Q[1]),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAA020000000000)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(grady_mat_data_full_n),
        .I1(ap_block_pp1_stage0_01001__6),
        .I2(\icmp_ln870_2_reg_778_pp1_iter6_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp1_iter7_reg_n_3),
        .I4(ap_NS_fsm146_out),
        .I5(Q[1]),
        .O(internal_full_n_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(tmp_reg_841[10]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(grady_mat_data_full_n),
        .I3(GradientValuesX_V_0_reg_821[15]),
        .O(\tmp_reg_841_reg[10]_0 [10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(tmp_1_reg_846[10]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(gradx_mat_data_full_n),
        .I3(GradientValuesY_V_0_reg_826[15]),
        .O(\tmp_1_reg_846_reg[10]_0 [10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(tmp_reg_841[1]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(grady_mat_data_full_n),
        .I3(GradientValuesX_V_0_reg_821[1]),
        .O(\tmp_reg_841_reg[10]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(tmp_1_reg_846[1]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(gradx_mat_data_full_n),
        .I3(GradientValuesY_V_0_reg_826[1]),
        .O(\tmp_1_reg_846_reg[10]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(tmp_reg_841[2]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(grady_mat_data_full_n),
        .I3(GradientValuesX_V_0_reg_821[2]),
        .O(\tmp_reg_841_reg[10]_0 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(tmp_1_reg_846[2]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(gradx_mat_data_full_n),
        .I3(GradientValuesY_V_0_reg_826[2]),
        .O(\tmp_1_reg_846_reg[10]_0 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(tmp_reg_841[3]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(grady_mat_data_full_n),
        .I3(GradientValuesX_V_0_reg_821[3]),
        .O(\tmp_reg_841_reg[10]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(tmp_1_reg_846[3]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(gradx_mat_data_full_n),
        .I3(GradientValuesY_V_0_reg_826[3]),
        .O(\tmp_1_reg_846_reg[10]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(tmp_reg_841[4]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(grady_mat_data_full_n),
        .I3(GradientValuesX_V_0_reg_821[4]),
        .O(\tmp_reg_841_reg[10]_0 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(tmp_1_reg_846[4]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(gradx_mat_data_full_n),
        .I3(GradientValuesY_V_0_reg_826[4]),
        .O(\tmp_1_reg_846_reg[10]_0 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(tmp_reg_841[5]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(grady_mat_data_full_n),
        .I3(GradientValuesX_V_0_reg_821[5]),
        .O(\tmp_reg_841_reg[10]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(tmp_1_reg_846[5]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(gradx_mat_data_full_n),
        .I3(GradientValuesY_V_0_reg_826[5]),
        .O(\tmp_1_reg_846_reg[10]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(tmp_reg_841[6]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(grady_mat_data_full_n),
        .I3(GradientValuesX_V_0_reg_821[6]),
        .O(\tmp_reg_841_reg[10]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(tmp_1_reg_846[6]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(gradx_mat_data_full_n),
        .I3(GradientValuesY_V_0_reg_826[6]),
        .O(\tmp_1_reg_846_reg[10]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(tmp_reg_841[7]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(grady_mat_data_full_n),
        .I3(GradientValuesX_V_0_reg_821[7]),
        .O(\tmp_reg_841_reg[10]_0 [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(tmp_1_reg_846[7]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(gradx_mat_data_full_n),
        .I3(GradientValuesY_V_0_reg_826[7]),
        .O(\tmp_1_reg_846_reg[10]_0 [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(tmp_reg_841[8]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(grady_mat_data_full_n),
        .I3(GradientValuesX_V_0_reg_821[8]),
        .O(\tmp_reg_841_reg[10]_0 [8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(tmp_1_reg_846[8]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(gradx_mat_data_full_n),
        .I3(GradientValuesY_V_0_reg_826[8]),
        .O(\tmp_1_reg_846_reg[10]_0 [8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(tmp_reg_841[9]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(grady_mat_data_full_n),
        .I3(GradientValuesX_V_0_reg_821[9]),
        .O(\tmp_reg_841_reg[10]_0 [9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(tmp_1_reg_846[9]),
        .I1(\ap_CS_fsm_reg_n_3_[8] ),
        .I2(gradx_mat_data_full_n),
        .I3(GradientValuesY_V_0_reg_826[9]),
        .O(\tmp_1_reg_846_reg[10]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h7FFF7F00)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .I1(p_src_mat_rows_c_empty_n),
        .I2(p_src_mat_cols_c_empty_n),
        .I3(Q[0]),
        .I4(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(icmp_ln878_1_fu_466_p2),
        .I1(ap_CS_fsm_state6),
        .I2(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFF88F888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[1]_i_2__0_n_3 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hD1111111)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready),
        .I1(Q[0]),
        .I2(p_src_mat_cols_c_empty_n),
        .I3(p_src_mat_rows_c_empty_n),
        .I4(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h22F20000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg),
        .I2(ap_CS_fsm_state6),
        .I3(icmp_ln878_1_fu_466_p2),
        .I4(Q[1]),
        .O(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready));
  LUT4 #(
    .INIT(16'hAAEF)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(icmp_ln878_fu_443_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .O(\ap_CS_fsm[1]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000AE0000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln878_fu_443_p2),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[8] ),
        .I1(gradx_mat_data_full_n),
        .I2(grady_mat_data_full_n),
        .I3(ap_CS_fsm_state5),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(icmp_ln878_1_fu_466_p2),
        .I1(ap_CS_fsm_state6),
        .O(ap_NS_fsm[4]));
  LUT4 #(
    .INIT(16'hFEAA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\ap_CS_fsm[5]_i_2_n_3 ),
        .I2(ap_block_pp1_stage0_01001__6),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hAAEF)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_enable_reg_pp1_iter6),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(ap_enable_reg_pp1_iter7_reg_n_3),
        .O(\ap_CS_fsm[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000AE0000)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_enable_reg_pp1_iter7_reg_n_3),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(ap_block_pp1_stage0_01001__6),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[8] ),
        .I1(gradx_mat_data_full_n),
        .I2(grady_mat_data_full_n),
        .I3(ap_CS_fsm_state17),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state16),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(\ap_CS_fsm_reg_n_3_[8] ),
        .R(SS));
  LUT6 #(
    .INIT(64'hA888A888A8880000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .I4(icmp_ln878_fu_443_p2),
        .I5(buf_V_0_U_n_12),
        .O(ap_enable_reg_pp0_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888A8880000A000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(icmp_ln878_reg_689),
        .I4(img_in_data_empty_n),
        .I5(icmp_ln878_fu_443_p2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A088A088A088A0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .I5(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A800A8A8A8A8)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state7),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(icmp_ln878_2_fu_565_p2),
        .I4(ap_block_pp1_stage0_01001__6),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_block_pp1_stage0_01001__6),
        .O(ap_block_pp1_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter6_i_1
       (.I0(ap_enable_reg_pp1_iter5),
        .I1(ap_enable_reg_pp1_iter4),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_1_in),
        .Q(ap_enable_reg_pp1_iter6),
        .R(SS));
  LUT5 #(
    .INIT(32'h00A088A0)) 
    ap_enable_reg_pp1_iter7_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter7_reg_n_3),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(ap_block_pp1_stage0_01001__6),
        .I4(ap_CS_fsm_state7),
        .O(ap_enable_reg_pp1_iter7_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter7_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter7_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00005540FF00FF40)) 
    \bottom_fu_94[0]_i_1 
       (.I0(row_ind_V_reg_269[1]),
        .I1(\icmp_ln870_reg_736_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(bottom_fu_94[0]),
        .I4(row_ind_V_reg_269[0]),
        .I5(ap_NS_fsm[4]),
        .O(\bottom_fu_94[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFF0700FF00F700)) 
    \bottom_fu_94[1]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\icmp_ln870_reg_736_reg_n_3_[0] ),
        .I2(row_ind_V_reg_269[0]),
        .I3(bottom_fu_94[1]),
        .I4(row_ind_V_reg_269[1]),
        .I5(ap_NS_fsm[4]),
        .O(\bottom_fu_94[1]_i_1_n_3 ));
  FDRE \bottom_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bottom_fu_94[0]_i_1_n_3 ),
        .Q(bottom_fu_94[0]),
        .R(1'b0));
  FDRE \bottom_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bottom_fu_94[1]_i_1_n_3 ),
        .Q(bottom_fu_94[1]),
        .R(1'b0));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0 buf_V_0_U
       (.D(src_buf2_V_2_fu_610_p5),
        .DI({buf_V_0_U_n_13,buf_V_0_U_n_14,buf_V_0_U_n_15}),
        .DOBDO(buf_V_0_load_reg_782),
        .E(col_V_reg_2450),
        .Q(col_V_2_reg_281_pp1_iter2_reg),
        .S({buf_V_0_U_n_24,buf_V_0_U_n_25,buf_V_0_U_n_26,buf_V_0_U_n_27}),
        .ap_block_pp1_stage0_01001__6(ap_block_pp1_stage0_01001__6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .bottom_fu_94(bottom_fu_94),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7820(buf_V_0_load_reg_7820),
        .cmp_i_i517_i_reg_743(cmp_i_i517_i_reg_743),
        .\col_V_reg_245_reg[0] (ap_CS_fsm_pp0_stage0),
        .icmp_ln878_2_reg_756_pp1_iter1_reg(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .icmp_ln878_2_reg_756_pp1_iter5_reg(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .icmp_ln878_reg_689(icmp_ln878_reg_689),
        .img_in_data_empty_n(img_in_data_empty_n),
        .internal_empty_n_reg(buf_V_0_U_n_12),
        .\mid_fu_98_reg[1] (src_buf1_V_2_fu_600_p5),
        .\out_pix_7_reg_143_reg[9] (src_buf2_V_0_reg_355),
        .\out_pix_7_reg_143_reg[9]_0 (p_Val2_1_reg_305),
        .\p_Val2_1_reg_305_reg[7] ({buf_V_0_U_n_76,buf_V_0_U_n_77,buf_V_0_U_n_78,buf_V_0_U_n_79}),
        .ram_reg(buf_V_1_U_n_11),
        .ram_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .ram_reg_1(reg_426),
        .ram_reg_2(col_V_2_reg_281_pp1_iter1_reg),
        .ram_reg_3({\col_V_reg_245_reg_n_3_[10] ,\col_V_reg_245_reg_n_3_[9] ,\col_V_reg_245_reg_n_3_[8] ,\col_V_reg_245_reg_n_3_[7] ,\col_V_reg_245_reg_n_3_[6] ,\col_V_reg_245_reg_n_3_[5] ,\col_V_reg_245_reg_n_3_[4] ,\col_V_reg_245_reg_n_3_[3] ,\col_V_reg_245_reg_n_3_[2] ,\col_V_reg_245_reg_n_3_[1] ,\col_V_reg_245_reg_n_3_[0] }),
        .\ret_8_reg_138_reg[3] ({grp_xFSobel3x3_1_1_0_3_s_fu_368_n_20,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_21,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_22,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_23}),
        .\ret_8_reg_138_reg[7] ({grp_xFSobel3x3_1_1_0_3_s_fu_368_n_24,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_25,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_26,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_27}),
        .\ret_8_reg_138_reg[7]_i_1 (ret_8_fu_100_p2),
        .\ret_reg_133_reg[3] ({grp_xFSobel3x3_1_1_0_3_s_fu_368_n_4,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_5,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_6,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_7}),
        .\ret_reg_133_reg[3]_0 ({grp_xFSobel3x3_1_1_0_3_s_fu_368_n_12,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_13,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_14,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_15}),
        .\ret_reg_133_reg[7] ({grp_xFSobel3x3_1_1_0_3_s_fu_368_n_8,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_9,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_10,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_11}),
        .\ret_reg_133_reg[7]_0 ({grp_xFSobel3x3_1_1_0_3_s_fu_368_n_16,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_17,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_18,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_19}),
        .\ret_reg_133_reg[7]_i_1 (ret_fu_86_p2),
        .\ret_reg_133_reg[7]_i_1__0 ({buf_V_0_U_n_58,buf_V_0_U_n_59,buf_V_0_U_n_60,buf_V_0_U_n_61,buf_V_0_U_n_62,buf_V_0_U_n_63,buf_V_0_U_n_64,buf_V_0_U_n_65,buf_V_0_U_n_66}),
        .\src_buf1_V_2_reg_803_reg[6] (\mid_fu_98_reg_n_3_[1] ),
        .\src_buf1_V_2_reg_803_reg[7] (buf_V_1_load_reg_789),
        .\src_buf1_V_2_reg_803_reg[7]_0 (buf_V_2_load_reg_796),
        .\src_buf2_V_0_reg_355_reg[6] ({buf_V_0_U_n_28,buf_V_0_U_n_29,buf_V_0_U_n_30,buf_V_0_U_n_31}),
        .\src_buf2_V_0_reg_355_reg[7] (buf_V_0_U_n_32),
        .\src_buf2_V_2_reg_809_reg[6] (\mid_fu_98_reg_n_3_[0] ),
        .src_buf3_V_2_fu_620_p5(src_buf3_V_2_fu_620_p5),
        .tp_fu_102(tp_fu_102),
        .trunc_ln228_reg_747(trunc_ln228_reg_747));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_116 buf_V_1_U
       (.Q(col_V_2_reg_281_pp1_iter2_reg),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_block_pp1_stage0_01001__6(ap_block_pp1_stage0_01001__6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .bottom_fu_94(bottom_fu_94),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7820(buf_V_0_load_reg_7820),
        .cmp_i_i517_i_reg_743(cmp_i_i517_i_reg_743),
        .icmp_ln878_2_reg_756_pp1_iter1_reg(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .\icmp_ln878_2_reg_756_pp1_iter1_reg_reg[0] (buf_V_1_U_n_11),
        .icmp_ln878_reg_689(icmp_ln878_reg_689),
        .icmp_ln878_reg_689_pp0_iter1_reg(icmp_ln878_reg_689_pp0_iter1_reg),
        .img_in_data_empty_n(img_in_data_empty_n),
        .ram_reg(buf_V_1_load_reg_789),
        .ram_reg_0(ap_enable_reg_pp0_iter2_reg_n_3),
        .ram_reg_1(ap_enable_reg_pp0_iter1_reg_n_3),
        .ram_reg_2(col_V_2_reg_281_pp1_iter1_reg),
        .ram_reg_3(zext_ln534_reg_693_reg),
        .ram_reg_4(reg_426),
        .trunc_ln228_reg_747(trunc_ln228_reg_747));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_117 buf_V_2_U
       (.Q(col_V_2_reg_281_pp1_iter1_reg),
        .ap_block_pp1_stage0_01001__6(ap_block_pp1_stage0_01001__6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter1_reg(buf_V_2_U_n_14),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .bottom_fu_94(bottom_fu_94[1]),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7820(buf_V_0_load_reg_7820),
        .cmp_i_i517_i_reg_743(cmp_i_i517_i_reg_743),
        .icmp_ln878_2_reg_756(icmp_ln878_2_reg_756),
        .icmp_ln878_2_reg_756_pp1_iter1_reg(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .icmp_ln878_2_reg_756_pp1_iter3_reg(icmp_ln878_2_reg_756_pp1_iter3_reg),
        .img_in_data_empty_n(img_in_data_empty_n),
        .ram_reg(buf_V_2_load_reg_796),
        .ram_reg_0(col_V_2_reg_281_pp1_iter2_reg),
        .ram_reg_1(ram_reg),
        .ram_reg_2(ap_enable_reg_pp1_iter7_reg_n_3),
        .ram_reg_3(\icmp_ln870_2_reg_778_pp1_iter6_reg_reg_n_3_[0] ),
        .ram_reg_4(reg_426),
        .trunc_ln228_reg_747(trunc_ln228_reg_747[1]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i517_i_fu_547_p2_carry
       (.CI(1'b0),
        .CO({cmp_i_i517_i_fu_547_p2_carry_n_3,cmp_i_i517_i_fu_547_p2_carry_n_4,cmp_i_i517_i_fu_547_p2_carry_n_5,cmp_i_i517_i_fu_547_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i517_i_fu_547_p2_carry_i_1_n_3,cmp_i_i517_i_fu_547_p2_carry_i_2_n_3,cmp_i_i517_i_fu_547_p2_carry_i_3_n_3,cmp_i_i517_i_fu_547_p2_carry_i_4_n_3}),
        .O(NLW_cmp_i_i517_i_fu_547_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i_i517_i_fu_547_p2_carry_i_5_n_3,cmp_i_i517_i_fu_547_p2_carry_i_6_n_3,cmp_i_i517_i_fu_547_p2_carry_i_7_n_3,cmp_i_i517_i_fu_547_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i_i517_i_fu_547_p2_carry__0
       (.CI(cmp_i_i517_i_fu_547_p2_carry_n_3),
        .CO({cmp_i_i517_i_fu_547_p2,cmp_i_i517_i_fu_547_p2_carry__0_n_4,cmp_i_i517_i_fu_547_p2_carry__0_n_5,cmp_i_i517_i_fu_547_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({cmp_i_i517_i_fu_547_p2_carry__0_i_1_n_3,cmp_i_i517_i_fu_547_p2_carry__0_i_2_n_3,cmp_i_i517_i_fu_547_p2_carry__0_i_3_n_3,cmp_i_i517_i_fu_547_p2_carry__0_i_4_n_3}),
        .O(NLW_cmp_i_i517_i_fu_547_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp_i_i517_i_fu_547_p2_carry__0_i_5_n_3,cmp_i_i517_i_fu_547_p2_carry__0_i_6_n_3,cmp_i_i517_i_fu_547_p2_carry__0_i_7_n_3,cmp_i_i517_i_fu_547_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i_i517_i_fu_547_p2_carry__0_i_1
       (.I0(\op2_assign_reg_723_reg[16]_0 [14]),
        .I1(\op2_assign_reg_723_reg[16]_0 [15]),
        .O(cmp_i_i517_i_fu_547_p2_carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'hF2)) 
    cmp_i_i517_i_fu_547_p2_carry__0_i_2
       (.I0(\op2_assign_reg_723_reg[16]_0 [12]),
        .I1(zext_ln878_1_reg_731[12]),
        .I2(\op2_assign_reg_723_reg[16]_0 [13]),
        .O(cmp_i_i517_i_fu_547_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i517_i_fu_547_p2_carry__0_i_3
       (.I0(\op2_assign_reg_723_reg[16]_0 [10]),
        .I1(zext_ln878_1_reg_731[10]),
        .I2(zext_ln878_1_reg_731[11]),
        .I3(\op2_assign_reg_723_reg[16]_0 [11]),
        .O(cmp_i_i517_i_fu_547_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i517_i_fu_547_p2_carry__0_i_4
       (.I0(\op2_assign_reg_723_reg[16]_0 [8]),
        .I1(zext_ln878_1_reg_731[8]),
        .I2(zext_ln878_1_reg_731[9]),
        .I3(\op2_assign_reg_723_reg[16]_0 [9]),
        .O(cmp_i_i517_i_fu_547_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i_i517_i_fu_547_p2_carry__0_i_5
       (.I0(\op2_assign_reg_723_reg[16]_0 [14]),
        .I1(\op2_assign_reg_723_reg[16]_0 [15]),
        .O(cmp_i_i517_i_fu_547_p2_carry__0_i_5_n_3));
  LUT3 #(
    .INIT(8'h09)) 
    cmp_i_i517_i_fu_547_p2_carry__0_i_6
       (.I0(\op2_assign_reg_723_reg[16]_0 [12]),
        .I1(zext_ln878_1_reg_731[12]),
        .I2(\op2_assign_reg_723_reg[16]_0 [13]),
        .O(cmp_i_i517_i_fu_547_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i517_i_fu_547_p2_carry__0_i_7
       (.I0(\op2_assign_reg_723_reg[16]_0 [10]),
        .I1(zext_ln878_1_reg_731[10]),
        .I2(\op2_assign_reg_723_reg[16]_0 [11]),
        .I3(zext_ln878_1_reg_731[11]),
        .O(cmp_i_i517_i_fu_547_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i517_i_fu_547_p2_carry__0_i_8
       (.I0(\op2_assign_reg_723_reg[16]_0 [8]),
        .I1(zext_ln878_1_reg_731[8]),
        .I2(\op2_assign_reg_723_reg[16]_0 [9]),
        .I3(zext_ln878_1_reg_731[9]),
        .O(cmp_i_i517_i_fu_547_p2_carry__0_i_8_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i517_i_fu_547_p2_carry_i_1
       (.I0(\op2_assign_reg_723_reg[16]_0 [6]),
        .I1(zext_ln878_1_reg_731[6]),
        .I2(zext_ln878_1_reg_731[7]),
        .I3(\op2_assign_reg_723_reg[16]_0 [7]),
        .O(cmp_i_i517_i_fu_547_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i517_i_fu_547_p2_carry_i_2
       (.I0(\op2_assign_reg_723_reg[16]_0 [4]),
        .I1(zext_ln878_1_reg_731[4]),
        .I2(zext_ln878_1_reg_731[5]),
        .I3(\op2_assign_reg_723_reg[16]_0 [5]),
        .O(cmp_i_i517_i_fu_547_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i517_i_fu_547_p2_carry_i_3
       (.I0(\op2_assign_reg_723_reg[16]_0 [2]),
        .I1(zext_ln878_1_reg_731[2]),
        .I2(zext_ln878_1_reg_731[3]),
        .I3(\op2_assign_reg_723_reg[16]_0 [3]),
        .O(cmp_i_i517_i_fu_547_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp_i_i517_i_fu_547_p2_carry_i_4
       (.I0(\op2_assign_reg_723_reg[16]_0 [0]),
        .I1(zext_ln878_1_reg_731[0]),
        .I2(zext_ln878_1_reg_731[1]),
        .I3(\op2_assign_reg_723_reg[16]_0 [1]),
        .O(cmp_i_i517_i_fu_547_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i517_i_fu_547_p2_carry_i_5
       (.I0(\op2_assign_reg_723_reg[16]_0 [6]),
        .I1(zext_ln878_1_reg_731[6]),
        .I2(\op2_assign_reg_723_reg[16]_0 [7]),
        .I3(zext_ln878_1_reg_731[7]),
        .O(cmp_i_i517_i_fu_547_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i517_i_fu_547_p2_carry_i_6
       (.I0(\op2_assign_reg_723_reg[16]_0 [4]),
        .I1(zext_ln878_1_reg_731[4]),
        .I2(\op2_assign_reg_723_reg[16]_0 [5]),
        .I3(zext_ln878_1_reg_731[5]),
        .O(cmp_i_i517_i_fu_547_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i517_i_fu_547_p2_carry_i_7
       (.I0(\op2_assign_reg_723_reg[16]_0 [2]),
        .I1(zext_ln878_1_reg_731[2]),
        .I2(\op2_assign_reg_723_reg[16]_0 [3]),
        .I3(zext_ln878_1_reg_731[3]),
        .O(cmp_i_i517_i_fu_547_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp_i_i517_i_fu_547_p2_carry_i_8
       (.I0(\op2_assign_reg_723_reg[16]_0 [0]),
        .I1(zext_ln878_1_reg_731[0]),
        .I2(\op2_assign_reg_723_reg[16]_0 [1]),
        .I3(zext_ln878_1_reg_731[1]),
        .O(cmp_i_i517_i_fu_547_p2_carry_i_8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cmp_i_i517_i_reg_743[0]_i_1 
       (.I0(cmp_i_i517_i_fu_547_p2),
        .I1(ap_CS_fsm_state7),
        .I2(cmp_i_i517_i_reg_743),
        .O(\cmp_i_i517_i_reg_743[0]_i_1_n_3 ));
  FDRE \cmp_i_i517_i_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i_i517_i_reg_743[0]_i_1_n_3 ),
        .Q(cmp_i_i517_i_reg_743),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \col_V_2_reg_281[12]_i_1 
       (.I0(ap_block_pp1_stage0_01001__6),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln878_2_reg_756),
        .I4(ap_CS_fsm_state7),
        .O(col_V_2_reg_281_2));
  LUT4 #(
    .INIT(16'h4000)) 
    \col_V_2_reg_281[12]_i_2 
       (.I0(ap_block_pp1_stage0_01001__6),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln878_2_reg_756),
        .O(col_V_2_reg_2810));
  FDRE \col_V_2_reg_281_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(col_V_2_reg_281[0]),
        .Q(col_V_2_reg_281_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(col_V_2_reg_281[10]),
        .Q(col_V_2_reg_281_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(col_V_2_reg_281[11]),
        .Q(\col_V_2_reg_281_pp1_iter1_reg_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(col_V_2_reg_281[12]),
        .Q(\col_V_2_reg_281_pp1_iter1_reg_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(col_V_2_reg_281[1]),
        .Q(col_V_2_reg_281_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(col_V_2_reg_281[2]),
        .Q(col_V_2_reg_281_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(col_V_2_reg_281[3]),
        .Q(col_V_2_reg_281_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(col_V_2_reg_281[4]),
        .Q(col_V_2_reg_281_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(col_V_2_reg_281[5]),
        .Q(col_V_2_reg_281_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(col_V_2_reg_281[6]),
        .Q(col_V_2_reg_281_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(col_V_2_reg_281[7]),
        .Q(col_V_2_reg_281_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(col_V_2_reg_281[8]),
        .Q(col_V_2_reg_281_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(col_V_2_reg_281[9]),
        .Q(col_V_2_reg_281_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_2_reg_281_pp1_iter1_reg[0]),
        .Q(col_V_2_reg_281_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_2_reg_281_pp1_iter1_reg[10]),
        .Q(col_V_2_reg_281_pp1_iter2_reg[10]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\col_V_2_reg_281_pp1_iter1_reg_reg_n_3_[11] ),
        .Q(\col_V_2_reg_281_pp1_iter2_reg_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\col_V_2_reg_281_pp1_iter1_reg_reg_n_3_[12] ),
        .Q(\col_V_2_reg_281_pp1_iter2_reg_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_2_reg_281_pp1_iter1_reg[1]),
        .Q(col_V_2_reg_281_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_2_reg_281_pp1_iter1_reg[2]),
        .Q(col_V_2_reg_281_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_2_reg_281_pp1_iter1_reg[3]),
        .Q(col_V_2_reg_281_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_2_reg_281_pp1_iter1_reg[4]),
        .Q(col_V_2_reg_281_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_2_reg_281_pp1_iter1_reg[5]),
        .Q(col_V_2_reg_281_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_2_reg_281_pp1_iter1_reg[6]),
        .Q(col_V_2_reg_281_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_2_reg_281_pp1_iter1_reg[7]),
        .Q(col_V_2_reg_281_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_2_reg_281_pp1_iter1_reg[8]),
        .Q(col_V_2_reg_281_pp1_iter2_reg[8]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_pp1_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(col_V_2_reg_281_pp1_iter1_reg[9]),
        .Q(col_V_2_reg_281_pp1_iter2_reg[9]),
        .R(1'b0));
  FDRE \col_V_2_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(col_V_2_reg_2810),
        .D(col_V_4_reg_751_reg[0]),
        .Q(col_V_2_reg_281[0]),
        .R(col_V_2_reg_281_2));
  FDRE \col_V_2_reg_281_reg[10] 
       (.C(ap_clk),
        .CE(col_V_2_reg_2810),
        .D(col_V_4_reg_751_reg[10]),
        .Q(col_V_2_reg_281[10]),
        .R(col_V_2_reg_281_2));
  FDRE \col_V_2_reg_281_reg[11] 
       (.C(ap_clk),
        .CE(col_V_2_reg_2810),
        .D(col_V_4_reg_751_reg[11]),
        .Q(col_V_2_reg_281[11]),
        .R(col_V_2_reg_281_2));
  FDRE \col_V_2_reg_281_reg[12] 
       (.C(ap_clk),
        .CE(col_V_2_reg_2810),
        .D(col_V_4_reg_751_reg[12]),
        .Q(col_V_2_reg_281[12]),
        .R(col_V_2_reg_281_2));
  FDRE \col_V_2_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(col_V_2_reg_2810),
        .D(col_V_4_reg_751_reg[1]),
        .Q(col_V_2_reg_281[1]),
        .R(col_V_2_reg_281_2));
  FDRE \col_V_2_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(col_V_2_reg_2810),
        .D(col_V_4_reg_751_reg[2]),
        .Q(col_V_2_reg_281[2]),
        .R(col_V_2_reg_281_2));
  FDRE \col_V_2_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(col_V_2_reg_2810),
        .D(col_V_4_reg_751_reg[3]),
        .Q(col_V_2_reg_281[3]),
        .R(col_V_2_reg_281_2));
  FDRE \col_V_2_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(col_V_2_reg_2810),
        .D(col_V_4_reg_751_reg[4]),
        .Q(col_V_2_reg_281[4]),
        .R(col_V_2_reg_281_2));
  FDRE \col_V_2_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(col_V_2_reg_2810),
        .D(col_V_4_reg_751_reg[5]),
        .Q(col_V_2_reg_281[5]),
        .R(col_V_2_reg_281_2));
  FDRE \col_V_2_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(col_V_2_reg_2810),
        .D(col_V_4_reg_751_reg[6]),
        .Q(col_V_2_reg_281[6]),
        .R(col_V_2_reg_281_2));
  FDRE \col_V_2_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(col_V_2_reg_2810),
        .D(col_V_4_reg_751_reg[7]),
        .Q(col_V_2_reg_281[7]),
        .R(col_V_2_reg_281_2));
  FDRE \col_V_2_reg_281_reg[8] 
       (.C(ap_clk),
        .CE(col_V_2_reg_2810),
        .D(col_V_4_reg_751_reg[8]),
        .Q(col_V_2_reg_281[8]),
        .R(col_V_2_reg_281_2));
  FDRE \col_V_2_reg_281_reg[9] 
       (.C(ap_clk),
        .CE(col_V_2_reg_2810),
        .D(col_V_4_reg_751_reg[9]),
        .Q(col_V_2_reg_281[9]),
        .R(col_V_2_reg_281_2));
  LUT5 #(
    .INIT(32'h88880888)) 
    \col_V_3_reg_684[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(icmp_ln878_reg_689),
        .I4(img_in_data_empty_n),
        .O(sel));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_3_reg_684[0]_i_3 
       (.I0(\col_V_reg_245_reg_n_3_[3] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[3]),
        .O(\col_V_3_reg_684[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_3_reg_684[0]_i_4 
       (.I0(\col_V_reg_245_reg_n_3_[2] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[2]),
        .O(\col_V_3_reg_684[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_3_reg_684[0]_i_5 
       (.I0(\col_V_reg_245_reg_n_3_[1] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[1]),
        .O(\col_V_3_reg_684[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \col_V_3_reg_684[0]_i_6 
       (.I0(\col_V_reg_245_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[0]),
        .O(\col_V_3_reg_684[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_3_reg_684[12]_i_2 
       (.I0(\col_V_reg_245_reg_n_3_[12] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[12]),
        .O(\col_V_3_reg_684[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_3_reg_684[4]_i_2 
       (.I0(\col_V_reg_245_reg_n_3_[7] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[7]),
        .O(\col_V_3_reg_684[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_3_reg_684[4]_i_3 
       (.I0(\col_V_reg_245_reg_n_3_[6] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[6]),
        .O(\col_V_3_reg_684[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_3_reg_684[4]_i_4 
       (.I0(\col_V_reg_245_reg_n_3_[5] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[5]),
        .O(\col_V_3_reg_684[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_3_reg_684[4]_i_5 
       (.I0(\col_V_reg_245_reg_n_3_[4] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[4]),
        .O(\col_V_3_reg_684[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_3_reg_684[8]_i_2 
       (.I0(\col_V_reg_245_reg_n_3_[11] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[11]),
        .O(\col_V_3_reg_684[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_3_reg_684[8]_i_3 
       (.I0(\col_V_reg_245_reg_n_3_[10] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[10]),
        .O(\col_V_3_reg_684[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_3_reg_684[8]_i_4 
       (.I0(\col_V_reg_245_reg_n_3_[9] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[9]),
        .O(\col_V_3_reg_684[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_3_reg_684[8]_i_5 
       (.I0(\col_V_reg_245_reg_n_3_[8] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[8]),
        .O(\col_V_3_reg_684[8]_i_5_n_3 ));
  FDRE \col_V_3_reg_684_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_3_reg_684_reg[0]_i_2_n_10 ),
        .Q(col_V_3_reg_684_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_3_reg_684_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\col_V_3_reg_684_reg[0]_i_2_n_3 ,\col_V_3_reg_684_reg[0]_i_2_n_4 ,\col_V_3_reg_684_reg[0]_i_2_n_5 ,\col_V_3_reg_684_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\col_V_3_reg_684_reg[0]_i_2_n_7 ,\col_V_3_reg_684_reg[0]_i_2_n_8 ,\col_V_3_reg_684_reg[0]_i_2_n_9 ,\col_V_3_reg_684_reg[0]_i_2_n_10 }),
        .S({\col_V_3_reg_684[0]_i_3_n_3 ,\col_V_3_reg_684[0]_i_4_n_3 ,\col_V_3_reg_684[0]_i_5_n_3 ,\col_V_3_reg_684[0]_i_6_n_3 }));
  FDRE \col_V_3_reg_684_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_3_reg_684_reg[8]_i_1_n_8 ),
        .Q(col_V_3_reg_684_reg[10]),
        .R(1'b0));
  FDRE \col_V_3_reg_684_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_3_reg_684_reg[8]_i_1_n_7 ),
        .Q(col_V_3_reg_684_reg[11]),
        .R(1'b0));
  FDRE \col_V_3_reg_684_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_3_reg_684_reg[12]_i_1_n_10 ),
        .Q(col_V_3_reg_684_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_3_reg_684_reg[12]_i_1 
       (.CI(\col_V_3_reg_684_reg[8]_i_1_n_3 ),
        .CO(\NLW_col_V_3_reg_684_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_col_V_3_reg_684_reg[12]_i_1_O_UNCONNECTED [3:1],\col_V_3_reg_684_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,\col_V_3_reg_684[12]_i_2_n_3 }));
  FDRE \col_V_3_reg_684_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_3_reg_684_reg[0]_i_2_n_9 ),
        .Q(col_V_3_reg_684_reg[1]),
        .R(1'b0));
  FDRE \col_V_3_reg_684_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_3_reg_684_reg[0]_i_2_n_8 ),
        .Q(col_V_3_reg_684_reg[2]),
        .R(1'b0));
  FDRE \col_V_3_reg_684_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_3_reg_684_reg[0]_i_2_n_7 ),
        .Q(col_V_3_reg_684_reg[3]),
        .R(1'b0));
  FDRE \col_V_3_reg_684_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_3_reg_684_reg[4]_i_1_n_10 ),
        .Q(col_V_3_reg_684_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_3_reg_684_reg[4]_i_1 
       (.CI(\col_V_3_reg_684_reg[0]_i_2_n_3 ),
        .CO({\col_V_3_reg_684_reg[4]_i_1_n_3 ,\col_V_3_reg_684_reg[4]_i_1_n_4 ,\col_V_3_reg_684_reg[4]_i_1_n_5 ,\col_V_3_reg_684_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_3_reg_684_reg[4]_i_1_n_7 ,\col_V_3_reg_684_reg[4]_i_1_n_8 ,\col_V_3_reg_684_reg[4]_i_1_n_9 ,\col_V_3_reg_684_reg[4]_i_1_n_10 }),
        .S({\col_V_3_reg_684[4]_i_2_n_3 ,\col_V_3_reg_684[4]_i_3_n_3 ,\col_V_3_reg_684[4]_i_4_n_3 ,\col_V_3_reg_684[4]_i_5_n_3 }));
  FDRE \col_V_3_reg_684_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_3_reg_684_reg[4]_i_1_n_9 ),
        .Q(col_V_3_reg_684_reg[5]),
        .R(1'b0));
  FDRE \col_V_3_reg_684_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_3_reg_684_reg[4]_i_1_n_8 ),
        .Q(col_V_3_reg_684_reg[6]),
        .R(1'b0));
  FDRE \col_V_3_reg_684_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_3_reg_684_reg[4]_i_1_n_7 ),
        .Q(col_V_3_reg_684_reg[7]),
        .R(1'b0));
  FDRE \col_V_3_reg_684_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_3_reg_684_reg[8]_i_1_n_10 ),
        .Q(col_V_3_reg_684_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_3_reg_684_reg[8]_i_1 
       (.CI(\col_V_3_reg_684_reg[4]_i_1_n_3 ),
        .CO({\col_V_3_reg_684_reg[8]_i_1_n_3 ,\col_V_3_reg_684_reg[8]_i_1_n_4 ,\col_V_3_reg_684_reg[8]_i_1_n_5 ,\col_V_3_reg_684_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_3_reg_684_reg[8]_i_1_n_7 ,\col_V_3_reg_684_reg[8]_i_1_n_8 ,\col_V_3_reg_684_reg[8]_i_1_n_9 ,\col_V_3_reg_684_reg[8]_i_1_n_10 }),
        .S({\col_V_3_reg_684[8]_i_2_n_3 ,\col_V_3_reg_684[8]_i_3_n_3 ,\col_V_3_reg_684[8]_i_4_n_3 ,\col_V_3_reg_684[8]_i_5_n_3 }));
  FDRE \col_V_3_reg_684_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\col_V_3_reg_684_reg[8]_i_1_n_9 ),
        .Q(col_V_3_reg_684_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \col_V_4_reg_751[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_01001__6),
        .O(\col_V_4_reg_751[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_4_reg_751[0]_i_3 
       (.I0(col_V_2_reg_281[3]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[3]),
        .O(\col_V_4_reg_751[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_4_reg_751[0]_i_4 
       (.I0(col_V_2_reg_281[2]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[2]),
        .O(\col_V_4_reg_751[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_4_reg_751[0]_i_5 
       (.I0(col_V_2_reg_281[1]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[1]),
        .O(\col_V_4_reg_751[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \col_V_4_reg_751[0]_i_6 
       (.I0(col_V_2_reg_281[0]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[0]),
        .O(\col_V_4_reg_751[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_4_reg_751[12]_i_2 
       (.I0(col_V_2_reg_281[12]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[12]),
        .O(\col_V_4_reg_751[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_4_reg_751[4]_i_2 
       (.I0(col_V_2_reg_281[7]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[7]),
        .O(\col_V_4_reg_751[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_4_reg_751[4]_i_3 
       (.I0(col_V_2_reg_281[6]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[6]),
        .O(\col_V_4_reg_751[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_4_reg_751[4]_i_4 
       (.I0(col_V_2_reg_281[5]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[5]),
        .O(\col_V_4_reg_751[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_4_reg_751[4]_i_5 
       (.I0(col_V_2_reg_281[4]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[4]),
        .O(\col_V_4_reg_751[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_4_reg_751[8]_i_2 
       (.I0(col_V_2_reg_281[11]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[11]),
        .O(\col_V_4_reg_751[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_4_reg_751[8]_i_3 
       (.I0(col_V_2_reg_281[10]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[10]),
        .O(\col_V_4_reg_751[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_4_reg_751[8]_i_4 
       (.I0(col_V_2_reg_281[9]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[9]),
        .O(\col_V_4_reg_751[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \col_V_4_reg_751[8]_i_5 
       (.I0(col_V_2_reg_281[8]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[8]),
        .O(\col_V_4_reg_751[8]_i_5_n_3 ));
  FDRE \col_V_4_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(\col_V_4_reg_751[0]_i_1_n_3 ),
        .D(\col_V_4_reg_751_reg[0]_i_2_n_10 ),
        .Q(col_V_4_reg_751_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_4_reg_751_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\col_V_4_reg_751_reg[0]_i_2_n_3 ,\col_V_4_reg_751_reg[0]_i_2_n_4 ,\col_V_4_reg_751_reg[0]_i_2_n_5 ,\col_V_4_reg_751_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\col_V_4_reg_751_reg[0]_i_2_n_7 ,\col_V_4_reg_751_reg[0]_i_2_n_8 ,\col_V_4_reg_751_reg[0]_i_2_n_9 ,\col_V_4_reg_751_reg[0]_i_2_n_10 }),
        .S({\col_V_4_reg_751[0]_i_3_n_3 ,\col_V_4_reg_751[0]_i_4_n_3 ,\col_V_4_reg_751[0]_i_5_n_3 ,\col_V_4_reg_751[0]_i_6_n_3 }));
  FDRE \col_V_4_reg_751_reg[10] 
       (.C(ap_clk),
        .CE(\col_V_4_reg_751[0]_i_1_n_3 ),
        .D(\col_V_4_reg_751_reg[8]_i_1_n_8 ),
        .Q(col_V_4_reg_751_reg[10]),
        .R(1'b0));
  FDRE \col_V_4_reg_751_reg[11] 
       (.C(ap_clk),
        .CE(\col_V_4_reg_751[0]_i_1_n_3 ),
        .D(\col_V_4_reg_751_reg[8]_i_1_n_7 ),
        .Q(col_V_4_reg_751_reg[11]),
        .R(1'b0));
  FDRE \col_V_4_reg_751_reg[12] 
       (.C(ap_clk),
        .CE(\col_V_4_reg_751[0]_i_1_n_3 ),
        .D(\col_V_4_reg_751_reg[12]_i_1_n_10 ),
        .Q(col_V_4_reg_751_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_4_reg_751_reg[12]_i_1 
       (.CI(\col_V_4_reg_751_reg[8]_i_1_n_3 ),
        .CO(\NLW_col_V_4_reg_751_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_col_V_4_reg_751_reg[12]_i_1_O_UNCONNECTED [3:1],\col_V_4_reg_751_reg[12]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,\col_V_4_reg_751[12]_i_2_n_3 }));
  FDRE \col_V_4_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(\col_V_4_reg_751[0]_i_1_n_3 ),
        .D(\col_V_4_reg_751_reg[0]_i_2_n_9 ),
        .Q(col_V_4_reg_751_reg[1]),
        .R(1'b0));
  FDRE \col_V_4_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(\col_V_4_reg_751[0]_i_1_n_3 ),
        .D(\col_V_4_reg_751_reg[0]_i_2_n_8 ),
        .Q(col_V_4_reg_751_reg[2]),
        .R(1'b0));
  FDRE \col_V_4_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(\col_V_4_reg_751[0]_i_1_n_3 ),
        .D(\col_V_4_reg_751_reg[0]_i_2_n_7 ),
        .Q(col_V_4_reg_751_reg[3]),
        .R(1'b0));
  FDRE \col_V_4_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(\col_V_4_reg_751[0]_i_1_n_3 ),
        .D(\col_V_4_reg_751_reg[4]_i_1_n_10 ),
        .Q(col_V_4_reg_751_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_4_reg_751_reg[4]_i_1 
       (.CI(\col_V_4_reg_751_reg[0]_i_2_n_3 ),
        .CO({\col_V_4_reg_751_reg[4]_i_1_n_3 ,\col_V_4_reg_751_reg[4]_i_1_n_4 ,\col_V_4_reg_751_reg[4]_i_1_n_5 ,\col_V_4_reg_751_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_4_reg_751_reg[4]_i_1_n_7 ,\col_V_4_reg_751_reg[4]_i_1_n_8 ,\col_V_4_reg_751_reg[4]_i_1_n_9 ,\col_V_4_reg_751_reg[4]_i_1_n_10 }),
        .S({\col_V_4_reg_751[4]_i_2_n_3 ,\col_V_4_reg_751[4]_i_3_n_3 ,\col_V_4_reg_751[4]_i_4_n_3 ,\col_V_4_reg_751[4]_i_5_n_3 }));
  FDRE \col_V_4_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(\col_V_4_reg_751[0]_i_1_n_3 ),
        .D(\col_V_4_reg_751_reg[4]_i_1_n_9 ),
        .Q(col_V_4_reg_751_reg[5]),
        .R(1'b0));
  FDRE \col_V_4_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(\col_V_4_reg_751[0]_i_1_n_3 ),
        .D(\col_V_4_reg_751_reg[4]_i_1_n_8 ),
        .Q(col_V_4_reg_751_reg[6]),
        .R(1'b0));
  FDRE \col_V_4_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(\col_V_4_reg_751[0]_i_1_n_3 ),
        .D(\col_V_4_reg_751_reg[4]_i_1_n_7 ),
        .Q(col_V_4_reg_751_reg[7]),
        .R(1'b0));
  FDRE \col_V_4_reg_751_reg[8] 
       (.C(ap_clk),
        .CE(\col_V_4_reg_751[0]_i_1_n_3 ),
        .D(\col_V_4_reg_751_reg[8]_i_1_n_10 ),
        .Q(col_V_4_reg_751_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \col_V_4_reg_751_reg[8]_i_1 
       (.CI(\col_V_4_reg_751_reg[4]_i_1_n_3 ),
        .CO({\col_V_4_reg_751_reg[8]_i_1_n_3 ,\col_V_4_reg_751_reg[8]_i_1_n_4 ,\col_V_4_reg_751_reg[8]_i_1_n_5 ,\col_V_4_reg_751_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_V_4_reg_751_reg[8]_i_1_n_7 ,\col_V_4_reg_751_reg[8]_i_1_n_8 ,\col_V_4_reg_751_reg[8]_i_1_n_9 ,\col_V_4_reg_751_reg[8]_i_1_n_10 }),
        .S({\col_V_4_reg_751[8]_i_2_n_3 ,\col_V_4_reg_751[8]_i_3_n_3 ,\col_V_4_reg_751[8]_i_4_n_3 ,\col_V_4_reg_751[8]_i_5_n_3 }));
  FDRE \col_V_4_reg_751_reg[9] 
       (.C(ap_clk),
        .CE(\col_V_4_reg_751[0]_i_1_n_3 ),
        .D(\col_V_4_reg_751_reg[8]_i_1_n_9 ),
        .Q(col_V_4_reg_751_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    \col_V_reg_245[12]_i_1 
       (.I0(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(img_in_data_empty_n),
        .I3(icmp_ln878_reg_689),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(col_V_reg_245));
  FDRE \col_V_reg_245_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_2450),
        .D(col_V_3_reg_684_reg[0]),
        .Q(\col_V_reg_245_reg_n_3_[0] ),
        .R(col_V_reg_245));
  FDRE \col_V_reg_245_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_2450),
        .D(col_V_3_reg_684_reg[10]),
        .Q(\col_V_reg_245_reg_n_3_[10] ),
        .R(col_V_reg_245));
  FDRE \col_V_reg_245_reg[11] 
       (.C(ap_clk),
        .CE(col_V_reg_2450),
        .D(col_V_3_reg_684_reg[11]),
        .Q(\col_V_reg_245_reg_n_3_[11] ),
        .R(col_V_reg_245));
  FDRE \col_V_reg_245_reg[12] 
       (.C(ap_clk),
        .CE(col_V_reg_2450),
        .D(col_V_3_reg_684_reg[12]),
        .Q(\col_V_reg_245_reg_n_3_[12] ),
        .R(col_V_reg_245));
  FDRE \col_V_reg_245_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_2450),
        .D(col_V_3_reg_684_reg[1]),
        .Q(\col_V_reg_245_reg_n_3_[1] ),
        .R(col_V_reg_245));
  FDRE \col_V_reg_245_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_2450),
        .D(col_V_3_reg_684_reg[2]),
        .Q(\col_V_reg_245_reg_n_3_[2] ),
        .R(col_V_reg_245));
  FDRE \col_V_reg_245_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_2450),
        .D(col_V_3_reg_684_reg[3]),
        .Q(\col_V_reg_245_reg_n_3_[3] ),
        .R(col_V_reg_245));
  FDRE \col_V_reg_245_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_2450),
        .D(col_V_3_reg_684_reg[4]),
        .Q(\col_V_reg_245_reg_n_3_[4] ),
        .R(col_V_reg_245));
  FDRE \col_V_reg_245_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_2450),
        .D(col_V_3_reg_684_reg[5]),
        .Q(\col_V_reg_245_reg_n_3_[5] ),
        .R(col_V_reg_245));
  FDRE \col_V_reg_245_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_2450),
        .D(col_V_3_reg_684_reg[6]),
        .Q(\col_V_reg_245_reg_n_3_[6] ),
        .R(col_V_reg_245));
  FDRE \col_V_reg_245_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_2450),
        .D(col_V_3_reg_684_reg[7]),
        .Q(\col_V_reg_245_reg_n_3_[7] ),
        .R(col_V_reg_245));
  FDRE \col_V_reg_245_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_2450),
        .D(col_V_3_reg_684_reg[8]),
        .Q(\col_V_reg_245_reg_n_3_[8] ),
        .R(col_V_reg_245));
  FDRE \col_V_reg_245_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_2450),
        .D(col_V_3_reg_684_reg[9]),
        .Q(\col_V_reg_245_reg_n_3_[9] ),
        .R(col_V_reg_245));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFGradientX3x3_0_3_s grp_xFGradientX3x3_0_3_s_fu_385
       (.D(ap_return),
        .Q({ap_CS_fsm_state17,ap_CS_fsm_state16}),
        .ap_ce_reg_reg_0(grp_xFGradientX3x3_0_3_s_fu_385_n_3),
        .ap_clk(ap_clk),
        .\out_pix_7_reg_143_reg[8]_0 (p_Val2_1_reg_305),
        .\ret_9_reg_138_reg[7]_0 (p_Val2_2_reg_293),
        .\ret_9_reg_138_reg[7]_1 (p_Val2_s_reg_342));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFGradientY3x3_0_3_s grp_xFGradientY3x3_0_3_s_fu_401
       (.D(I1),
        .Q(src_buf3_V_0_reg_317),
        .ap_clk(ap_clk),
        .\ap_return_int_reg_reg[10]_0 (grp_xFGradientX3x3_0_3_s_fu_385_n_3),
        .\out_pix_3_reg_143_reg[8]_0 (src_buf1_V_0_reg_330),
        .\ret_8_reg_138_reg[7]_0 (p_Val2_s_reg_342),
        .\ret_reg_133_reg[7]_0 (p_Val2_2_reg_293));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobel3x3_1_1_0_3_s grp_xFSobel3x3_1_1_0_3_s_fu_368
       (.D(ret_fu_86_p2),
        .DI({buf_V_0_U_n_13,buf_V_0_U_n_14,buf_V_0_U_n_15}),
        .DOBDO(buf_V_0_load_reg_782),
        .E(col_V_2_reg_281_pp1_iter1_reg0),
        .Q(ap_CS_fsm_pp1_stage0),
        .S({buf_V_0_U_n_24,buf_V_0_U_n_25,buf_V_0_U_n_26,buf_V_0_U_n_27}),
        .ap_block_pp1_stage0_01001__6(ap_block_pp1_stage0_01001__6),
        .ap_ce_reg_reg_0({ap_return_0[15],ap_return_0[9:0]}),
        .ap_ce_reg_reg_1({ap_return_1[15],ap_return_1[9:0]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .icmp_ln878_2_reg_756_pp1_iter5_reg(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .\out_pix_3_reg_143_reg[9] (src_buf1_V_2_reg_803),
        .\out_pix_3_reg_143_reg[9]_0 (src_buf1_V_0_reg_330),
        .\out_pix_3_reg_143_reg[9]_1 (src_buf3_V_2_reg_815),
        .\out_pix_3_reg_143_reg[9]_2 (src_buf3_V_0_reg_317),
        .\out_pix_7_reg_143_reg[8] ({buf_V_0_U_n_28,buf_V_0_U_n_29,buf_V_0_U_n_30,buf_V_0_U_n_31}),
        .\out_pix_7_reg_143_reg[8]_0 ({buf_V_0_U_n_76,buf_V_0_U_n_77,buf_V_0_U_n_78,buf_V_0_U_n_79}),
        .\out_pix_7_reg_143_reg[9] (buf_V_0_U_n_32),
        .\ret_8_reg_138_reg[7] (p_Val2_s_reg_342),
        .\ret_8_reg_138_reg[7]_0 (src_buf1_V_2_fu_600_p5),
        .\ret_8_reg_138_reg[8] (ret_8_fu_100_p2),
        .\ret_reg_133_reg[7] (p_Val2_2_reg_293),
        .\ret_reg_133_reg[7]_0 (src_buf3_V_2_fu_620_p5),
        .\ret_reg_133_reg[7]_1 (buf_V_2_load_reg_796),
        .\ret_reg_133_reg[7]_2 (buf_V_1_load_reg_789),
        .\ret_reg_133_reg[7]_3 (\mid_fu_98_reg_n_3_[1] ),
        .\ret_reg_133_reg[8] ({buf_V_0_U_n_58,buf_V_0_U_n_59,buf_V_0_U_n_60,buf_V_0_U_n_61,buf_V_0_U_n_62,buf_V_0_U_n_63,buf_V_0_U_n_64,buf_V_0_U_n_65,buf_V_0_U_n_66}),
        .\src_buf1_V_0_reg_330_reg[3] ({grp_xFSobel3x3_1_1_0_3_s_fu_368_n_20,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_21,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_22,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_23}),
        .\src_buf1_V_0_reg_330_reg[7] ({grp_xFSobel3x3_1_1_0_3_s_fu_368_n_24,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_25,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_26,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_27}),
        .\src_buf3_V_0_reg_317_reg[3] ({grp_xFSobel3x3_1_1_0_3_s_fu_368_n_12,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_13,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_14,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_15}),
        .\src_buf3_V_0_reg_317_reg[7] ({grp_xFSobel3x3_1_1_0_3_s_fu_368_n_16,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_17,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_18,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_19}),
        .tp_fu_102(tp_fu_102),
        .\tp_fu_102_reg[1] ({grp_xFSobel3x3_1_1_0_3_s_fu_368_n_4,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_5,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_6,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_7}),
        .\tp_fu_102_reg[1]_0 ({grp_xFSobel3x3_1_1_0_3_s_fu_368_n_8,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_9,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_10,grp_xFSobel3x3_1_1_0_3_s_fu_368_n_11}));
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg_i_1
       (.I0(Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_cols_read),
        .I1(icmp_ln878_1_fu_466_p2),
        .I2(ap_CS_fsm_state6),
        .I3(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hFB0A)) 
    \icmp_ln870_2_reg_778[0]_i_1 
       (.I0(\icmp_ln870_2_reg_778[0]_i_2_n_3 ),
        .I1(icmp_ln878_2_reg_756_pp1_iter2_reg),
        .I2(ap_block_pp1_stage0_01001__6),
        .I3(\icmp_ln870_2_reg_778_reg_n_3_[0] ),
        .O(\icmp_ln870_2_reg_778[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln870_2_reg_778[0]_i_2 
       (.I0(\icmp_ln870_2_reg_778[0]_i_3_n_3 ),
        .I1(col_V_2_reg_281_pp1_iter2_reg[1]),
        .I2(col_V_2_reg_281_pp1_iter2_reg[0]),
        .I3(col_V_2_reg_281_pp1_iter2_reg[3]),
        .I4(col_V_2_reg_281_pp1_iter2_reg[2]),
        .I5(\icmp_ln870_2_reg_778[0]_i_4_n_3 ),
        .O(\icmp_ln870_2_reg_778[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln870_2_reg_778[0]_i_3 
       (.I0(col_V_2_reg_281_pp1_iter2_reg[7]),
        .I1(col_V_2_reg_281_pp1_iter2_reg[6]),
        .I2(col_V_2_reg_281_pp1_iter2_reg[5]),
        .I3(col_V_2_reg_281_pp1_iter2_reg[4]),
        .O(\icmp_ln870_2_reg_778[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln870_2_reg_778[0]_i_4 
       (.I0(col_V_2_reg_281_pp1_iter2_reg[8]),
        .I1(col_V_2_reg_281_pp1_iter2_reg[9]),
        .I2(col_V_2_reg_281_pp1_iter2_reg[10]),
        .I3(\col_V_2_reg_281_pp1_iter2_reg_reg_n_3_[11] ),
        .I4(\col_V_2_reg_281_pp1_iter2_reg_reg_n_3_[12] ),
        .I5(icmp_ln878_2_reg_756_pp1_iter2_reg),
        .O(\icmp_ln870_2_reg_778[0]_i_4_n_3 ));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/Sobel_0_3_0_2_1080_1920_1_false_U0/grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44/icmp_ln870_2_reg_778_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/Sobel_0_3_0_2_1080_1920_1_false_U0/grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44/icmp_ln870_2_reg_778_pp1_iter5_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln870_2_reg_778_pp1_iter5_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln870_2_reg_778_reg_n_3_[0] ),
        .Q(\icmp_ln870_2_reg_778_pp1_iter5_reg_reg[0]_srl2_n_3 ));
  FDRE \icmp_ln870_2_reg_778_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln870_2_reg_778_pp1_iter5_reg_reg[0]_srl2_n_3 ),
        .Q(\icmp_ln870_2_reg_778_pp1_iter6_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln870_2_reg_778_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln870_2_reg_778[0]_i_1_n_3 ),
        .Q(\icmp_ln870_2_reg_778_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002222)) 
    \icmp_ln870_reg_736[0]_i_1 
       (.I0(\icmp_ln870_reg_736[0]_i_2_n_3 ),
        .I1(row_ind_V_reg_269[1]),
        .I2(icmp_ln878_1_fu_466_p2),
        .I3(ap_CS_fsm_state6),
        .I4(row_ind_V_reg_269[0]),
        .I5(\icmp_ln870_reg_736_reg_n_3_[0] ),
        .O(\icmp_ln870_reg_736[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \icmp_ln870_reg_736[0]_i_2 
       (.I0(\icmp_ln870_reg_736[0]_i_5_n_3 ),
        .I1(\icmp_ln870_reg_736[0]_i_6_n_3 ),
        .I2(ap_CS_fsm_state6),
        .I3(icmp_ln878_1_fu_466_p2),
        .I4(\row_ind_V_reg_269_reg_n_3_[12] ),
        .I5(\row_ind_V_reg_269_reg_n_3_[11] ),
        .O(\icmp_ln870_reg_736[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \icmp_ln870_reg_736[0]_i_3 
       (.I0(\icmp_ln870_reg_736[0]_i_7_n_3 ),
        .I1(\row_ind_V_reg_269_reg_n_3_[2] ),
        .I2(\row_ind_V_reg_269_reg_n_3_[1] ),
        .I3(\row_ind_V_reg_269_reg_n_3_[0] ),
        .I4(\icmp_ln870_reg_736[0]_i_8_n_3 ),
        .O(row_ind_V_reg_269[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \icmp_ln870_reg_736[0]_i_4 
       (.I0(\icmp_ln870_reg_736[0]_i_7_n_3 ),
        .I1(\row_ind_V_reg_269_reg_n_3_[2] ),
        .I2(\row_ind_V_reg_269_reg_n_3_[1] ),
        .I3(\row_ind_V_reg_269_reg_n_3_[0] ),
        .I4(\icmp_ln870_reg_736[0]_i_8_n_3 ),
        .O(row_ind_V_reg_269[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \icmp_ln870_reg_736[0]_i_5 
       (.I0(\row_ind_V_reg_269_reg_n_3_[0] ),
        .I1(\row_ind_V_reg_269_reg_n_3_[1] ),
        .I2(\row_ind_V_reg_269_reg_n_3_[2] ),
        .I3(\icmp_ln870_reg_736[0]_i_7_n_3 ),
        .O(\icmp_ln870_reg_736[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln870_reg_736[0]_i_6 
       (.I0(\row_ind_V_reg_269_reg_n_3_[10] ),
        .I1(\row_ind_V_reg_269_reg_n_3_[9] ),
        .I2(\row_ind_V_reg_269_reg_n_3_[8] ),
        .I3(\row_ind_V_reg_269_reg_n_3_[7] ),
        .O(\icmp_ln870_reg_736[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln870_reg_736[0]_i_7 
       (.I0(\row_ind_V_reg_269_reg_n_3_[6] ),
        .I1(\row_ind_V_reg_269_reg_n_3_[5] ),
        .I2(\row_ind_V_reg_269_reg_n_3_[4] ),
        .I3(\row_ind_V_reg_269_reg_n_3_[3] ),
        .O(\icmp_ln870_reg_736[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln870_reg_736[0]_i_8 
       (.I0(\row_ind_V_reg_269_reg_n_3_[7] ),
        .I1(\row_ind_V_reg_269_reg_n_3_[8] ),
        .I2(\row_ind_V_reg_269_reg_n_3_[9] ),
        .I3(\row_ind_V_reg_269_reg_n_3_[10] ),
        .I4(\row_ind_V_reg_269_reg_n_3_[12] ),
        .I5(\row_ind_V_reg_269_reg_n_3_[11] ),
        .O(\icmp_ln870_reg_736[0]_i_8_n_3 ));
  FDRE \icmp_ln870_reg_736_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln870_reg_736[0]_i_1_n_3 ),
        .Q(\icmp_ln870_reg_736_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_1_fu_466_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_1_fu_466_p2_carry_n_3,icmp_ln878_1_fu_466_p2_carry_n_4,icmp_ln878_1_fu_466_p2_carry_n_5,icmp_ln878_1_fu_466_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_1_fu_466_p2_carry_i_1_n_3,icmp_ln878_1_fu_466_p2_carry_i_2_n_3,icmp_ln878_1_fu_466_p2_carry_i_3_n_3,icmp_ln878_1_fu_466_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_1_fu_466_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_1_fu_466_p2_carry_i_5_n_3,icmp_ln878_1_fu_466_p2_carry_i_6_n_3,icmp_ln878_1_fu_466_p2_carry_i_7_n_3,icmp_ln878_1_fu_466_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_1_fu_466_p2_carry__0
       (.CI(icmp_ln878_1_fu_466_p2_carry_n_3),
        .CO({icmp_ln878_1_fu_466_p2_carry__0_n_3,icmp_ln878_1_fu_466_p2_carry__0_n_4,icmp_ln878_1_fu_466_p2_carry__0_n_5,icmp_ln878_1_fu_466_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_1_fu_466_p2_carry__0_i_1_n_3,icmp_ln878_1_fu_466_p2_carry__0_i_2_n_3,icmp_ln878_1_fu_466_p2_carry__0_i_3_n_3,icmp_ln878_1_fu_466_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln878_1_fu_466_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_1_fu_466_p2_carry__0_i_5_n_3,icmp_ln878_1_fu_466_p2_carry__0_i_6_n_3,icmp_ln878_1_fu_466_p2_carry__0_i_7_n_3,icmp_ln878_1_fu_466_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_1_fu_466_p2_carry__0_i_1
       (.I0(op2_assign_reg_723[14]),
        .I1(op2_assign_reg_723[15]),
        .O(icmp_ln878_1_fu_466_p2_carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'hF4)) 
    icmp_ln878_1_fu_466_p2_carry__0_i_2
       (.I0(row_V_reg_257[12]),
        .I1(op2_assign_reg_723[12]),
        .I2(op2_assign_reg_723[13]),
        .O(icmp_ln878_1_fu_466_p2_carry__0_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_466_p2_carry__0_i_3
       (.I0(op2_assign_reg_723[11]),
        .I1(row_V_reg_257[11]),
        .I2(op2_assign_reg_723[10]),
        .I3(row_V_reg_257[10]),
        .O(icmp_ln878_1_fu_466_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_466_p2_carry__0_i_4
       (.I0(op2_assign_reg_723[9]),
        .I1(row_V_reg_257[9]),
        .I2(op2_assign_reg_723[8]),
        .I3(row_V_reg_257[8]),
        .O(icmp_ln878_1_fu_466_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_1_fu_466_p2_carry__0_i_5
       (.I0(op2_assign_reg_723[15]),
        .I1(op2_assign_reg_723[14]),
        .O(icmp_ln878_1_fu_466_p2_carry__0_i_5_n_3));
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln878_1_fu_466_p2_carry__0_i_6
       (.I0(row_V_reg_257[12]),
        .I1(op2_assign_reg_723[12]),
        .I2(op2_assign_reg_723[13]),
        .O(icmp_ln878_1_fu_466_p2_carry__0_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_466_p2_carry__0_i_7
       (.I0(row_V_reg_257[11]),
        .I1(op2_assign_reg_723[11]),
        .I2(row_V_reg_257[10]),
        .I3(op2_assign_reg_723[10]),
        .O(icmp_ln878_1_fu_466_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_466_p2_carry__0_i_8
       (.I0(row_V_reg_257[9]),
        .I1(op2_assign_reg_723[9]),
        .I2(row_V_reg_257[8]),
        .I3(op2_assign_reg_723[8]),
        .O(icmp_ln878_1_fu_466_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_1_fu_466_p2_carry__1
       (.CI(icmp_ln878_1_fu_466_p2_carry__0_n_3),
        .CO({NLW_icmp_ln878_1_fu_466_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln878_1_fu_466_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,op2_assign_reg_723[16]}),
        .O(NLW_icmp_ln878_1_fu_466_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln878_1_fu_466_p2_carry__1_i_1_n_3}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln878_1_fu_466_p2_carry__1_i_1
       (.I0(op2_assign_reg_723[16]),
        .O(icmp_ln878_1_fu_466_p2_carry__1_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_466_p2_carry_i_1
       (.I0(op2_assign_reg_723[7]),
        .I1(row_V_reg_257[7]),
        .I2(op2_assign_reg_723[6]),
        .I3(row_V_reg_257[6]),
        .O(icmp_ln878_1_fu_466_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_466_p2_carry_i_2
       (.I0(op2_assign_reg_723[5]),
        .I1(row_V_reg_257[5]),
        .I2(op2_assign_reg_723[4]),
        .I3(row_V_reg_257[4]),
        .O(icmp_ln878_1_fu_466_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_466_p2_carry_i_3
       (.I0(op2_assign_reg_723[3]),
        .I1(row_V_reg_257[3]),
        .I2(op2_assign_reg_723[2]),
        .I3(row_V_reg_257[2]),
        .O(icmp_ln878_1_fu_466_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln878_1_fu_466_p2_carry_i_4
       (.I0(op2_assign_reg_723[1]),
        .I1(row_V_reg_257[1]),
        .I2(op2_assign_reg_723[0]),
        .I3(row_V_reg_257[0]),
        .O(icmp_ln878_1_fu_466_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_466_p2_carry_i_5
       (.I0(row_V_reg_257[7]),
        .I1(op2_assign_reg_723[7]),
        .I2(row_V_reg_257[6]),
        .I3(op2_assign_reg_723[6]),
        .O(icmp_ln878_1_fu_466_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_466_p2_carry_i_6
       (.I0(row_V_reg_257[5]),
        .I1(op2_assign_reg_723[5]),
        .I2(row_V_reg_257[4]),
        .I3(op2_assign_reg_723[4]),
        .O(icmp_ln878_1_fu_466_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_466_p2_carry_i_7
       (.I0(row_V_reg_257[3]),
        .I1(op2_assign_reg_723[3]),
        .I2(row_V_reg_257[2]),
        .I3(op2_assign_reg_723[2]),
        .O(icmp_ln878_1_fu_466_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln878_1_fu_466_p2_carry_i_8
       (.I0(op2_assign_reg_723[0]),
        .I1(row_V_reg_257[0]),
        .I2(row_V_reg_257[1]),
        .I3(op2_assign_reg_723[1]),
        .O(icmp_ln878_1_fu_466_p2_carry_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_2_fu_565_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_2_fu_565_p2_carry_n_3,icmp_ln878_2_fu_565_p2_carry_n_4,icmp_ln878_2_fu_565_p2_carry_n_5,icmp_ln878_2_fu_565_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_2_fu_565_p2_carry_i_1_n_3,icmp_ln878_2_fu_565_p2_carry_i_2_n_3,icmp_ln878_2_fu_565_p2_carry_i_3_n_3,icmp_ln878_2_fu_565_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_2_fu_565_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_2_fu_565_p2_carry_i_5_n_3,icmp_ln878_2_fu_565_p2_carry_i_6_n_3,icmp_ln878_2_fu_565_p2_carry_i_7_n_3,icmp_ln878_2_fu_565_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_2_fu_565_p2_carry__0
       (.CI(icmp_ln878_2_fu_565_p2_carry_n_3),
        .CO({icmp_ln878_2_fu_565_p2,icmp_ln878_2_fu_565_p2_carry__0_n_4,icmp_ln878_2_fu_565_p2_carry__0_n_5,icmp_ln878_2_fu_565_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_2_fu_565_p2_carry__0_i_1_n_3,icmp_ln878_2_fu_565_p2_carry__0_i_2_n_3,icmp_ln878_2_fu_565_p2_carry__0_i_3_n_3,icmp_ln878_2_fu_565_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln878_2_fu_565_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_2_fu_565_p2_carry__0_i_5_n_3,icmp_ln878_2_fu_565_p2_carry__0_i_6_n_3,icmp_ln878_2_fu_565_p2_carry__0_i_7_n_3,icmp_ln878_2_fu_565_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_2_fu_565_p2_carry__0_i_1
       (.I0(\icmp_ln878_2_reg_756_reg[0]_0 [14]),
        .I1(\icmp_ln878_2_reg_756_reg[0]_0 [15]),
        .O(icmp_ln878_2_fu_565_p2_carry__0_i_1_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_2_fu_565_p2_carry__0_i_10
       (.I0(col_V_2_reg_281[8]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[8]),
        .O(icmp_ln878_2_fu_565_p2_carry__0_i_10_n_3));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_2_fu_565_p2_carry__0_i_2
       (.I0(col_V_2_reg_281[12]),
        .I1(icmp_ln878_2_fu_565_p2_carry_i_10_n_3),
        .I2(col_V_4_reg_751_reg[12]),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [12]),
        .I4(\icmp_ln878_2_reg_756_reg[0]_0 [13]),
        .O(icmp_ln878_2_fu_565_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_2_fu_565_p2_carry__0_i_3
       (.I0(\icmp_ln878_2_reg_756_reg[0]_0 [10]),
        .I1(icmp_ln878_2_fu_565_p2_carry__0_i_9_n_3),
        .I2(col_V_2_reg_281[11]),
        .I3(icmp_ln878_2_fu_565_p2_carry_i_10_n_3),
        .I4(col_V_4_reg_751_reg[11]),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [11]),
        .O(icmp_ln878_2_fu_565_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_2_fu_565_p2_carry__0_i_4
       (.I0(\icmp_ln878_2_reg_756_reg[0]_0 [8]),
        .I1(icmp_ln878_2_fu_565_p2_carry__0_i_10_n_3),
        .I2(col_V_2_reg_281[9]),
        .I3(icmp_ln878_2_fu_565_p2_carry_i_10_n_3),
        .I4(col_V_4_reg_751_reg[9]),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [9]),
        .O(icmp_ln878_2_fu_565_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_2_fu_565_p2_carry__0_i_5
       (.I0(\icmp_ln878_2_reg_756_reg[0]_0 [15]),
        .I1(\icmp_ln878_2_reg_756_reg[0]_0 [14]),
        .O(icmp_ln878_2_fu_565_p2_carry__0_i_5_n_3));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_2_fu_565_p2_carry__0_i_6
       (.I0(col_V_2_reg_281[12]),
        .I1(icmp_ln878_2_fu_565_p2_carry_i_10_n_3),
        .I2(col_V_4_reg_751_reg[12]),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [12]),
        .I4(\icmp_ln878_2_reg_756_reg[0]_0 [13]),
        .O(icmp_ln878_2_fu_565_p2_carry__0_i_6_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_2_fu_565_p2_carry__0_i_7
       (.I0(col_V_4_reg_751_reg[11]),
        .I1(icmp_ln878_2_fu_565_p2_carry_i_10_n_3),
        .I2(col_V_2_reg_281[11]),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [11]),
        .I4(icmp_ln878_2_fu_565_p2_carry__0_i_9_n_3),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [10]),
        .O(icmp_ln878_2_fu_565_p2_carry__0_i_7_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_2_fu_565_p2_carry__0_i_8
       (.I0(col_V_4_reg_751_reg[9]),
        .I1(icmp_ln878_2_fu_565_p2_carry_i_10_n_3),
        .I2(col_V_2_reg_281[9]),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [9]),
        .I4(icmp_ln878_2_fu_565_p2_carry__0_i_10_n_3),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [8]),
        .O(icmp_ln878_2_fu_565_p2_carry__0_i_8_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_2_fu_565_p2_carry__0_i_9
       (.I0(col_V_2_reg_281[10]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[10]),
        .O(icmp_ln878_2_fu_565_p2_carry__0_i_9_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_2_fu_565_p2_carry_i_1
       (.I0(\icmp_ln878_2_reg_756_reg[0]_0 [6]),
        .I1(icmp_ln878_2_fu_565_p2_carry_i_9_n_3),
        .I2(col_V_2_reg_281[7]),
        .I3(icmp_ln878_2_fu_565_p2_carry_i_10_n_3),
        .I4(col_V_4_reg_751_reg[7]),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [7]),
        .O(icmp_ln878_2_fu_565_p2_carry_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln878_2_fu_565_p2_carry_i_10
       (.I0(icmp_ln878_2_reg_756),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(icmp_ln878_2_fu_565_p2_carry_i_10_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_2_fu_565_p2_carry_i_11
       (.I0(col_V_2_reg_281[4]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[4]),
        .O(icmp_ln878_2_fu_565_p2_carry_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_2_fu_565_p2_carry_i_12
       (.I0(col_V_2_reg_281[2]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[2]),
        .O(icmp_ln878_2_fu_565_p2_carry_i_12_n_3));
  LUT5 #(
    .INIT(32'h1555D555)) 
    icmp_ln878_2_fu_565_p2_carry_i_13
       (.I0(col_V_2_reg_281[0]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[0]),
        .O(icmp_ln878_2_fu_565_p2_carry_i_13_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_2_fu_565_p2_carry_i_2
       (.I0(\icmp_ln878_2_reg_756_reg[0]_0 [4]),
        .I1(icmp_ln878_2_fu_565_p2_carry_i_11_n_3),
        .I2(col_V_2_reg_281[5]),
        .I3(icmp_ln878_2_fu_565_p2_carry_i_10_n_3),
        .I4(col_V_4_reg_751_reg[5]),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [5]),
        .O(icmp_ln878_2_fu_565_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_2_fu_565_p2_carry_i_3
       (.I0(\icmp_ln878_2_reg_756_reg[0]_0 [2]),
        .I1(icmp_ln878_2_fu_565_p2_carry_i_12_n_3),
        .I2(col_V_2_reg_281[3]),
        .I3(icmp_ln878_2_fu_565_p2_carry_i_10_n_3),
        .I4(col_V_4_reg_751_reg[3]),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [3]),
        .O(icmp_ln878_2_fu_565_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    icmp_ln878_2_fu_565_p2_carry_i_4
       (.I0(icmp_ln878_2_fu_565_p2_carry_i_13_n_3),
        .I1(\icmp_ln878_2_reg_756_reg[0]_0 [0]),
        .I2(col_V_2_reg_281[1]),
        .I3(icmp_ln878_2_fu_565_p2_carry_i_10_n_3),
        .I4(col_V_4_reg_751_reg[1]),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [1]),
        .O(icmp_ln878_2_fu_565_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_2_fu_565_p2_carry_i_5
       (.I0(col_V_4_reg_751_reg[7]),
        .I1(icmp_ln878_2_fu_565_p2_carry_i_10_n_3),
        .I2(col_V_2_reg_281[7]),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [7]),
        .I4(icmp_ln878_2_fu_565_p2_carry_i_9_n_3),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [6]),
        .O(icmp_ln878_2_fu_565_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_2_fu_565_p2_carry_i_6
       (.I0(col_V_4_reg_751_reg[5]),
        .I1(icmp_ln878_2_fu_565_p2_carry_i_10_n_3),
        .I2(col_V_2_reg_281[5]),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [5]),
        .I4(icmp_ln878_2_fu_565_p2_carry_i_11_n_3),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [4]),
        .O(icmp_ln878_2_fu_565_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_2_fu_565_p2_carry_i_7
       (.I0(col_V_4_reg_751_reg[3]),
        .I1(icmp_ln878_2_fu_565_p2_carry_i_10_n_3),
        .I2(col_V_2_reg_281[3]),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [3]),
        .I4(icmp_ln878_2_fu_565_p2_carry_i_12_n_3),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [2]),
        .O(icmp_ln878_2_fu_565_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h0000E21DE21D0000)) 
    icmp_ln878_2_fu_565_p2_carry_i_8
       (.I0(col_V_4_reg_751_reg[1]),
        .I1(icmp_ln878_2_fu_565_p2_carry_i_10_n_3),
        .I2(col_V_2_reg_281[1]),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [1]),
        .I4(icmp_ln878_2_fu_565_p2_carry_i_13_n_3),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [0]),
        .O(icmp_ln878_2_fu_565_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_2_fu_565_p2_carry_i_9
       (.I0(col_V_2_reg_281[6]),
        .I1(icmp_ln878_2_reg_756),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(col_V_4_reg_751_reg[6]),
        .O(icmp_ln878_2_fu_565_p2_carry_i_9_n_3));
  FDRE \icmp_ln878_2_reg_756_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(icmp_ln878_2_reg_756),
        .Q(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_2_reg_756_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .Q(icmp_ln878_2_reg_756_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln878_2_reg_756_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln878_2_reg_756_pp1_iter2_reg),
        .Q(icmp_ln878_2_reg_756_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln878_2_reg_756_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln878_2_reg_756_pp1_iter3_reg),
        .Q(icmp_ln878_2_reg_756_pp1_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln878_2_reg_756_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln878_2_reg_756_pp1_iter4_reg),
        .Q(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln878_2_reg_756_reg[0] 
       (.C(ap_clk),
        .CE(col_V_2_reg_281_pp1_iter1_reg0),
        .D(icmp_ln878_2_fu_565_p2),
        .Q(icmp_ln878_2_reg_756),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_fu_443_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln878_fu_443_p2_carry_n_3,icmp_ln878_fu_443_p2_carry_n_4,icmp_ln878_fu_443_p2_carry_n_5,icmp_ln878_fu_443_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_fu_443_p2_carry_i_1_n_3,icmp_ln878_fu_443_p2_carry_i_2_n_3,icmp_ln878_fu_443_p2_carry_i_3_n_3,icmp_ln878_fu_443_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln878_fu_443_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_fu_443_p2_carry_i_5_n_3,icmp_ln878_fu_443_p2_carry_i_6_n_3,icmp_ln878_fu_443_p2_carry_i_7_n_3,icmp_ln878_fu_443_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln878_fu_443_p2_carry__0
       (.CI(icmp_ln878_fu_443_p2_carry_n_3),
        .CO({icmp_ln878_fu_443_p2,icmp_ln878_fu_443_p2_carry__0_n_4,icmp_ln878_fu_443_p2_carry__0_n_5,icmp_ln878_fu_443_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln878_fu_443_p2_carry__0_i_1_n_3,icmp_ln878_fu_443_p2_carry__0_i_2_n_3,icmp_ln878_fu_443_p2_carry__0_i_3_n_3,icmp_ln878_fu_443_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln878_fu_443_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln878_fu_443_p2_carry__0_i_5_n_3,icmp_ln878_fu_443_p2_carry__0_i_6_n_3,icmp_ln878_fu_443_p2_carry__0_i_7_n_3,icmp_ln878_fu_443_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln878_fu_443_p2_carry__0_i_1
       (.I0(\icmp_ln878_2_reg_756_reg[0]_0 [14]),
        .I1(\icmp_ln878_2_reg_756_reg[0]_0 [15]),
        .O(icmp_ln878_fu_443_p2_carry__0_i_1_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_443_p2_carry__0_i_10
       (.I0(\col_V_reg_245_reg_n_3_[8] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[8]),
        .O(icmp_ln878_fu_443_p2_carry__0_i_10_n_3));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    icmp_ln878_fu_443_p2_carry__0_i_2
       (.I0(\col_V_reg_245_reg_n_3_[12] ),
        .I1(load),
        .I2(col_V_3_reg_684_reg[12]),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [12]),
        .I4(\icmp_ln878_2_reg_756_reg[0]_0 [13]),
        .O(icmp_ln878_fu_443_p2_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_443_p2_carry__0_i_3
       (.I0(\icmp_ln878_2_reg_756_reg[0]_0 [10]),
        .I1(icmp_ln878_fu_443_p2_carry__0_i_9_n_3),
        .I2(\col_V_reg_245_reg_n_3_[11] ),
        .I3(load),
        .I4(col_V_3_reg_684_reg[11]),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [11]),
        .O(icmp_ln878_fu_443_p2_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_443_p2_carry__0_i_4
       (.I0(\icmp_ln878_2_reg_756_reg[0]_0 [8]),
        .I1(icmp_ln878_fu_443_p2_carry__0_i_10_n_3),
        .I2(\col_V_reg_245_reg_n_3_[9] ),
        .I3(load),
        .I4(col_V_3_reg_684_reg[9]),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [9]),
        .O(icmp_ln878_fu_443_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln878_fu_443_p2_carry__0_i_5
       (.I0(\icmp_ln878_2_reg_756_reg[0]_0 [15]),
        .I1(\icmp_ln878_2_reg_756_reg[0]_0 [14]),
        .O(icmp_ln878_fu_443_p2_carry__0_i_5_n_3));
  LUT5 #(
    .INIT(32'h0000B847)) 
    icmp_ln878_fu_443_p2_carry__0_i_6
       (.I0(\col_V_reg_245_reg_n_3_[12] ),
        .I1(load),
        .I2(col_V_3_reg_684_reg[12]),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [12]),
        .I4(\icmp_ln878_2_reg_756_reg[0]_0 [13]),
        .O(icmp_ln878_fu_443_p2_carry__0_i_6_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_443_p2_carry__0_i_7
       (.I0(col_V_3_reg_684_reg[11]),
        .I1(load),
        .I2(\col_V_reg_245_reg_n_3_[11] ),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [11]),
        .I4(icmp_ln878_fu_443_p2_carry__0_i_9_n_3),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [10]),
        .O(icmp_ln878_fu_443_p2_carry__0_i_7_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_443_p2_carry__0_i_8
       (.I0(col_V_3_reg_684_reg[9]),
        .I1(load),
        .I2(\col_V_reg_245_reg_n_3_[9] ),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [9]),
        .I4(icmp_ln878_fu_443_p2_carry__0_i_10_n_3),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [8]),
        .O(icmp_ln878_fu_443_p2_carry__0_i_8_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_443_p2_carry__0_i_9
       (.I0(\col_V_reg_245_reg_n_3_[10] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[10]),
        .O(icmp_ln878_fu_443_p2_carry__0_i_9_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_443_p2_carry_i_1
       (.I0(\icmp_ln878_2_reg_756_reg[0]_0 [6]),
        .I1(icmp_ln878_fu_443_p2_carry_i_9_n_3),
        .I2(\col_V_reg_245_reg_n_3_[7] ),
        .I3(load),
        .I4(col_V_3_reg_684_reg[7]),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [7]),
        .O(icmp_ln878_fu_443_p2_carry_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    icmp_ln878_fu_443_p2_carry_i_10
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(icmp_ln878_reg_689),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(load));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_443_p2_carry_i_11
       (.I0(\col_V_reg_245_reg_n_3_[4] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[4]),
        .O(icmp_ln878_fu_443_p2_carry_i_11_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_443_p2_carry_i_12
       (.I0(\col_V_reg_245_reg_n_3_[2] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[2]),
        .O(icmp_ln878_fu_443_p2_carry_i_12_n_3));
  LUT5 #(
    .INIT(32'h1555D555)) 
    icmp_ln878_fu_443_p2_carry_i_13
       (.I0(\col_V_reg_245_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[0]),
        .O(icmp_ln878_fu_443_p2_carry_i_13_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_443_p2_carry_i_2
       (.I0(\icmp_ln878_2_reg_756_reg[0]_0 [4]),
        .I1(icmp_ln878_fu_443_p2_carry_i_11_n_3),
        .I2(\col_V_reg_245_reg_n_3_[5] ),
        .I3(load),
        .I4(col_V_3_reg_684_reg[5]),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [5]),
        .O(icmp_ln878_fu_443_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    icmp_ln878_fu_443_p2_carry_i_3
       (.I0(\icmp_ln878_2_reg_756_reg[0]_0 [2]),
        .I1(icmp_ln878_fu_443_p2_carry_i_12_n_3),
        .I2(\col_V_reg_245_reg_n_3_[3] ),
        .I3(load),
        .I4(col_V_3_reg_684_reg[3]),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [3]),
        .O(icmp_ln878_fu_443_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h8F888FFF08000888)) 
    icmp_ln878_fu_443_p2_carry_i_4
       (.I0(icmp_ln878_fu_443_p2_carry_i_13_n_3),
        .I1(\icmp_ln878_2_reg_756_reg[0]_0 [0]),
        .I2(\col_V_reg_245_reg_n_3_[1] ),
        .I3(load),
        .I4(col_V_3_reg_684_reg[1]),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [1]),
        .O(icmp_ln878_fu_443_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_443_p2_carry_i_5
       (.I0(col_V_3_reg_684_reg[7]),
        .I1(load),
        .I2(\col_V_reg_245_reg_n_3_[7] ),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [7]),
        .I4(icmp_ln878_fu_443_p2_carry_i_9_n_3),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [6]),
        .O(icmp_ln878_fu_443_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_443_p2_carry_i_6
       (.I0(col_V_3_reg_684_reg[5]),
        .I1(load),
        .I2(\col_V_reg_245_reg_n_3_[5] ),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [5]),
        .I4(icmp_ln878_fu_443_p2_carry_i_11_n_3),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [4]),
        .O(icmp_ln878_fu_443_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    icmp_ln878_fu_443_p2_carry_i_7
       (.I0(col_V_3_reg_684_reg[3]),
        .I1(load),
        .I2(\col_V_reg_245_reg_n_3_[3] ),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [3]),
        .I4(icmp_ln878_fu_443_p2_carry_i_12_n_3),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [2]),
        .O(icmp_ln878_fu_443_p2_carry_i_7_n_3));
  LUT6 #(
    .INIT(64'h0000E21DE21D0000)) 
    icmp_ln878_fu_443_p2_carry_i_8
       (.I0(col_V_3_reg_684_reg[1]),
        .I1(load),
        .I2(\col_V_reg_245_reg_n_3_[1] ),
        .I3(\icmp_ln878_2_reg_756_reg[0]_0 [1]),
        .I4(icmp_ln878_fu_443_p2_carry_i_13_n_3),
        .I5(\icmp_ln878_2_reg_756_reg[0]_0 [0]),
        .O(icmp_ln878_fu_443_p2_carry_i_8_n_3));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    icmp_ln878_fu_443_p2_carry_i_9
       (.I0(\col_V_reg_245_reg_n_3_[6] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(col_V_3_reg_684_reg[6]),
        .O(icmp_ln878_fu_443_p2_carry_i_9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hBB88FB88)) 
    \icmp_ln878_reg_689[0]_i_1 
       (.I0(icmp_ln878_fu_443_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(icmp_ln878_reg_689),
        .I4(img_in_data_empty_n),
        .O(\icmp_ln878_reg_689[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF5F5A020)) 
    \icmp_ln878_reg_689_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(img_in_data_empty_n),
        .I4(icmp_ln878_reg_689_pp0_iter1_reg),
        .O(\icmp_ln878_reg_689_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln878_reg_689_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_reg_689_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(icmp_ln878_reg_689_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln878_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_reg_689[0]_i_1_n_3 ),
        .Q(icmp_ln878_reg_689),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__31 
       (.I0(img_in_data_empty_n),
        .I1(\mOutPtr_reg[0] ),
        .I2(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_img_in_419_read),
        .I3(Q[1]),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_2__23 
       (.I0(img_in_data_empty_n),
        .I1(\mOutPtr_reg[0] ),
        .I2(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_img_in_419_read),
        .I3(Q[1]),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h77777757FFFFFFFF)) 
    \mOutPtr[1]_i_2__5 
       (.I0(Q[1]),
        .I1(ap_NS_fsm146_out),
        .I2(ap_enable_reg_pp1_iter7_reg_n_3),
        .I3(\icmp_ln870_2_reg_778_pp1_iter6_reg_reg_n_3_[0] ),
        .I4(ap_block_pp1_stage0_01001__6),
        .I5(gradx_mat_data_full_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h77777757FFFFFFFF)) 
    \mOutPtr[1]_i_2__6 
       (.I0(Q[1]),
        .I1(ap_NS_fsm146_out),
        .I2(ap_enable_reg_pp1_iter7_reg_n_3),
        .I3(\icmp_ln870_2_reg_778_pp1_iter6_reg_reg_n_3_[0] ),
        .I4(ap_block_pp1_stage0_01001__6),
        .I5(grady_mat_data_full_n),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFF15FFBFFF000000)) 
    \mid_fu_98[0]_i_1 
       (.I0(row_ind_V_reg_269[0]),
        .I1(\icmp_ln870_reg_736_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(row_ind_V_reg_269[1]),
        .I4(ap_NS_fsm[4]),
        .I5(\mid_fu_98_reg_n_3_[0] ),
        .O(\mid_fu_98[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00BFFFBF00AA0000)) 
    \mid_fu_98[1]_i_1 
       (.I0(row_ind_V_reg_269[0]),
        .I1(\icmp_ln870_reg_736_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(row_ind_V_reg_269[1]),
        .I4(ap_NS_fsm[4]),
        .I5(\mid_fu_98_reg_n_3_[1] ),
        .O(\mid_fu_98[1]_i_1_n_3 ));
  FDRE \mid_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mid_fu_98[0]_i_1_n_3 ),
        .Q(\mid_fu_98_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \mid_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mid_fu_98[1]_i_1_n_3 ),
        .Q(\mid_fu_98_reg_n_3_[1] ),
        .R(1'b0));
  CARRY4 op2_assign_fu_456_p2_carry
       (.CI(1'b0),
        .CO({op2_assign_fu_456_p2_carry_n_3,op2_assign_fu_456_p2_carry_n_4,op2_assign_fu_456_p2_carry_n_5,op2_assign_fu_456_p2_carry_n_6}),
        .CYINIT(\op2_assign_reg_723_reg[16]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(op2_assign_fu_456_p2[4:1]),
        .S(\op2_assign_reg_723_reg[16]_0 [4:1]));
  CARRY4 op2_assign_fu_456_p2_carry__0
       (.CI(op2_assign_fu_456_p2_carry_n_3),
        .CO({op2_assign_fu_456_p2_carry__0_n_3,op2_assign_fu_456_p2_carry__0_n_4,op2_assign_fu_456_p2_carry__0_n_5,op2_assign_fu_456_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(op2_assign_fu_456_p2[8:5]),
        .S(\op2_assign_reg_723_reg[16]_0 [8:5]));
  CARRY4 op2_assign_fu_456_p2_carry__1
       (.CI(op2_assign_fu_456_p2_carry__0_n_3),
        .CO({op2_assign_fu_456_p2_carry__1_n_3,op2_assign_fu_456_p2_carry__1_n_4,op2_assign_fu_456_p2_carry__1_n_5,op2_assign_fu_456_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(op2_assign_fu_456_p2[12:9]),
        .S(\op2_assign_reg_723_reg[16]_0 [12:9]));
  CARRY4 op2_assign_fu_456_p2_carry__2
       (.CI(op2_assign_fu_456_p2_carry__1_n_3),
        .CO({op2_assign_fu_456_p2[16],NLW_op2_assign_fu_456_p2_carry__2_CO_UNCONNECTED[2],op2_assign_fu_456_p2_carry__2_n_5,op2_assign_fu_456_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_op2_assign_fu_456_p2_carry__2_O_UNCONNECTED[3],op2_assign_fu_456_p2[15:13]}),
        .S({1'b1,\op2_assign_reg_723_reg[16]_0 [15:13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \op2_assign_reg_723[0]_i_1 
       (.I0(\op2_assign_reg_723_reg[16]_0 [0]),
        .O(op2_assign_fu_456_p2[0]));
  FDRE \op2_assign_reg_723_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[0]),
        .Q(op2_assign_reg_723[0]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[10]),
        .Q(op2_assign_reg_723[10]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[11]),
        .Q(op2_assign_reg_723[11]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[12]),
        .Q(op2_assign_reg_723[12]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[13]),
        .Q(op2_assign_reg_723[13]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[14]),
        .Q(op2_assign_reg_723[14]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[15]),
        .Q(op2_assign_reg_723[15]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[16]),
        .Q(op2_assign_reg_723[16]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[1]),
        .Q(op2_assign_reg_723[1]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[2]),
        .Q(op2_assign_reg_723[2]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[3]),
        .Q(op2_assign_reg_723[3]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[4]),
        .Q(op2_assign_reg_723[4]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[5]),
        .Q(op2_assign_reg_723[5]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[6]),
        .Q(op2_assign_reg_723[6]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[7]),
        .Q(op2_assign_reg_723[7]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[8]),
        .Q(op2_assign_reg_723[8]),
        .R(1'b0));
  FDRE \op2_assign_reg_723_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(op2_assign_fu_456_p2[9]),
        .Q(op2_assign_reg_723[9]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_305_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_0_reg_355[0]),
        .Q(p_Val2_1_reg_305[0]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_1_reg_305_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_0_reg_355[1]),
        .Q(p_Val2_1_reg_305[1]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_1_reg_305_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_0_reg_355[2]),
        .Q(p_Val2_1_reg_305[2]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_1_reg_305_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_0_reg_355[3]),
        .Q(p_Val2_1_reg_305[3]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_1_reg_305_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_0_reg_355[4]),
        .Q(p_Val2_1_reg_305[4]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_1_reg_305_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_0_reg_355[5]),
        .Q(p_Val2_1_reg_305[5]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_1_reg_305_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_0_reg_355[6]),
        .Q(p_Val2_1_reg_305[6]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_1_reg_305_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_0_reg_355[7]),
        .Q(p_Val2_1_reg_305[7]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_2_reg_293_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_0_reg_317[0]),
        .Q(p_Val2_2_reg_293[0]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_2_reg_293_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_0_reg_317[1]),
        .Q(p_Val2_2_reg_293[1]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_2_reg_293_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_0_reg_317[2]),
        .Q(p_Val2_2_reg_293[2]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_2_reg_293_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_0_reg_317[3]),
        .Q(p_Val2_2_reg_293[3]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_2_reg_293_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_0_reg_317[4]),
        .Q(p_Val2_2_reg_293[4]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_2_reg_293_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_0_reg_317[5]),
        .Q(p_Val2_2_reg_293[5]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_2_reg_293_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_0_reg_317[6]),
        .Q(p_Val2_2_reg_293[6]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_2_reg_293_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_0_reg_317[7]),
        .Q(p_Val2_2_reg_293[7]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_s_reg_342_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_0_reg_330[0]),
        .Q(p_Val2_s_reg_342[0]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_s_reg_342_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_0_reg_330[1]),
        .Q(p_Val2_s_reg_342[1]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_s_reg_342_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_0_reg_330[2]),
        .Q(p_Val2_s_reg_342[2]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_s_reg_342_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_0_reg_330[3]),
        .Q(p_Val2_s_reg_342[3]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_s_reg_342_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_0_reg_330[4]),
        .Q(p_Val2_s_reg_342[4]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_s_reg_342_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_0_reg_330[5]),
        .Q(p_Val2_s_reg_342[5]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_s_reg_342_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_0_reg_330[6]),
        .Q(p_Val2_s_reg_342[6]),
        .R(p_Val2_1_reg_305_1));
  FDRE \p_Val2_s_reg_342_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_0_reg_330[7]),
        .Q(p_Val2_s_reg_342[7]),
        .R(p_Val2_1_reg_305_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002000)) 
    \reg_426[7]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(buf_V_2_U_n_14),
        .I2(cmp_i_i517_i_reg_743),
        .I3(img_in_data_empty_n),
        .I4(\reg_426[7]_i_4_n_3 ),
        .I5(col_V_reg_2450),
        .O(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_img_in_419_read));
  LUT4 #(
    .INIT(16'h0444)) 
    \reg_426[7]_i_4 
       (.I0(\icmp_ln870_2_reg_778_pp1_iter6_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter7_reg_n_3),
        .I2(gradx_mat_data_full_n),
        .I3(grady_mat_data_full_n),
        .O(\reg_426[7]_i_4_n_3 ));
  FDRE \reg_426_reg[0] 
       (.C(ap_clk),
        .CE(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_img_in_419_read),
        .D(img_in_419_dout[0]),
        .Q(reg_426[0]),
        .R(1'b0));
  FDRE \reg_426_reg[1] 
       (.C(ap_clk),
        .CE(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_img_in_419_read),
        .D(img_in_419_dout[1]),
        .Q(reg_426[1]),
        .R(1'b0));
  FDRE \reg_426_reg[2] 
       (.C(ap_clk),
        .CE(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_img_in_419_read),
        .D(img_in_419_dout[2]),
        .Q(reg_426[2]),
        .R(1'b0));
  FDRE \reg_426_reg[3] 
       (.C(ap_clk),
        .CE(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_img_in_419_read),
        .D(img_in_419_dout[3]),
        .Q(reg_426[3]),
        .R(1'b0));
  FDRE \reg_426_reg[4] 
       (.C(ap_clk),
        .CE(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_img_in_419_read),
        .D(img_in_419_dout[4]),
        .Q(reg_426[4]),
        .R(1'b0));
  FDRE \reg_426_reg[5] 
       (.C(ap_clk),
        .CE(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_img_in_419_read),
        .D(img_in_419_dout[5]),
        .Q(reg_426[5]),
        .R(1'b0));
  FDRE \reg_426_reg[6] 
       (.C(ap_clk),
        .CE(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_img_in_419_read),
        .D(img_in_419_dout[6]),
        .Q(reg_426[6]),
        .R(1'b0));
  FDRE \reg_426_reg[7] 
       (.C(ap_clk),
        .CE(grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44_img_in_419_read),
        .D(img_in_419_dout[7]),
        .Q(reg_426[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_3_reg_831[0]_i_1 
       (.I0(row_V_reg_257[0]),
        .O(row_V_3_fu_638_p2[0]));
  FDRE \row_V_3_reg_831_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_3_fu_638_p2[0]),
        .Q(row_V_3_reg_831[0]),
        .R(1'b0));
  FDRE \row_V_3_reg_831_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_3_fu_638_p2[10]),
        .Q(row_V_3_reg_831[10]),
        .R(1'b0));
  FDRE \row_V_3_reg_831_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_3_fu_638_p2[11]),
        .Q(row_V_3_reg_831[11]),
        .R(1'b0));
  FDRE \row_V_3_reg_831_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_3_fu_638_p2[12]),
        .Q(row_V_3_reg_831[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_3_reg_831_reg[12]_i_1 
       (.CI(\row_V_3_reg_831_reg[8]_i_1_n_3 ),
        .CO({\NLW_row_V_3_reg_831_reg[12]_i_1_CO_UNCONNECTED [3],\row_V_3_reg_831_reg[12]_i_1_n_4 ,\row_V_3_reg_831_reg[12]_i_1_n_5 ,\row_V_3_reg_831_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_3_fu_638_p2[12:9]),
        .S(row_V_reg_257[12:9]));
  FDRE \row_V_3_reg_831_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_3_fu_638_p2[1]),
        .Q(row_V_3_reg_831[1]),
        .R(1'b0));
  FDRE \row_V_3_reg_831_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_3_fu_638_p2[2]),
        .Q(row_V_3_reg_831[2]),
        .R(1'b0));
  FDRE \row_V_3_reg_831_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_3_fu_638_p2[3]),
        .Q(row_V_3_reg_831[3]),
        .R(1'b0));
  FDRE \row_V_3_reg_831_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_3_fu_638_p2[4]),
        .Q(row_V_3_reg_831[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_3_reg_831_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\row_V_3_reg_831_reg[4]_i_1_n_3 ,\row_V_3_reg_831_reg[4]_i_1_n_4 ,\row_V_3_reg_831_reg[4]_i_1_n_5 ,\row_V_3_reg_831_reg[4]_i_1_n_6 }),
        .CYINIT(row_V_reg_257[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_3_fu_638_p2[4:1]),
        .S(row_V_reg_257[4:1]));
  FDRE \row_V_3_reg_831_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_3_fu_638_p2[5]),
        .Q(row_V_3_reg_831[5]),
        .R(1'b0));
  FDRE \row_V_3_reg_831_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_3_fu_638_p2[6]),
        .Q(row_V_3_reg_831[6]),
        .R(1'b0));
  FDRE \row_V_3_reg_831_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_3_fu_638_p2[7]),
        .Q(row_V_3_reg_831[7]),
        .R(1'b0));
  FDRE \row_V_3_reg_831_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_3_fu_638_p2[8]),
        .Q(row_V_3_reg_831[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_V_3_reg_831_reg[8]_i_1 
       (.CI(\row_V_3_reg_831_reg[4]_i_1_n_3 ),
        .CO({\row_V_3_reg_831_reg[8]_i_1_n_3 ,\row_V_3_reg_831_reg[8]_i_1_n_4 ,\row_V_3_reg_831_reg[8]_i_1_n_5 ,\row_V_3_reg_831_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_V_3_fu_638_p2[8:5]),
        .S(row_V_reg_257[8:5]));
  FDRE \row_V_3_reg_831_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_V_3_fu_638_p2[9]),
        .Q(row_V_3_reg_831[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \row_V_reg_257[12]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(grady_mat_data_full_n),
        .I2(gradx_mat_data_full_n),
        .I3(\ap_CS_fsm_reg_n_3_[8] ),
        .O(row_V_reg_257_0));
  LUT3 #(
    .INIT(8'h80)) 
    \row_V_reg_257[12]_i_2 
       (.I0(\ap_CS_fsm_reg_n_3_[8] ),
        .I1(gradx_mat_data_full_n),
        .I2(grady_mat_data_full_n),
        .O(ap_NS_fsm146_out));
  FDSE \row_V_reg_257_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_3_reg_831[0]),
        .Q(row_V_reg_257[0]),
        .S(row_V_reg_257_0));
  FDRE \row_V_reg_257_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_3_reg_831[10]),
        .Q(row_V_reg_257[10]),
        .R(row_V_reg_257_0));
  FDRE \row_V_reg_257_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_3_reg_831[11]),
        .Q(row_V_reg_257[11]),
        .R(row_V_reg_257_0));
  FDRE \row_V_reg_257_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_3_reg_831[12]),
        .Q(row_V_reg_257[12]),
        .R(row_V_reg_257_0));
  FDRE \row_V_reg_257_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_3_reg_831[1]),
        .Q(row_V_reg_257[1]),
        .R(row_V_reg_257_0));
  FDRE \row_V_reg_257_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_3_reg_831[2]),
        .Q(row_V_reg_257[2]),
        .R(row_V_reg_257_0));
  FDRE \row_V_reg_257_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_3_reg_831[3]),
        .Q(row_V_reg_257[3]),
        .R(row_V_reg_257_0));
  FDRE \row_V_reg_257_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_3_reg_831[4]),
        .Q(row_V_reg_257[4]),
        .R(row_V_reg_257_0));
  FDRE \row_V_reg_257_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_3_reg_831[5]),
        .Q(row_V_reg_257[5]),
        .R(row_V_reg_257_0));
  FDRE \row_V_reg_257_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_3_reg_831[6]),
        .Q(row_V_reg_257[6]),
        .R(row_V_reg_257_0));
  FDRE \row_V_reg_257_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_3_reg_831[7]),
        .Q(row_V_reg_257[7]),
        .R(row_V_reg_257_0));
  FDRE \row_V_reg_257_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_3_reg_831[8]),
        .Q(row_V_reg_257[8]),
        .R(row_V_reg_257_0));
  FDRE \row_V_reg_257_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_V_3_reg_831[9]),
        .Q(row_V_reg_257[9]),
        .R(row_V_reg_257_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_V_1_fu_644_p2_carry
       (.CI(1'b0),
        .CO({row_ind_V_1_fu_644_p2_carry_n_3,row_ind_V_1_fu_644_p2_carry_n_4,row_ind_V_1_fu_644_p2_carry_n_5,row_ind_V_1_fu_644_p2_carry_n_6}),
        .CYINIT(\row_ind_V_reg_269_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_1_fu_644_p2[4:1]),
        .S({\row_ind_V_reg_269_reg_n_3_[4] ,\row_ind_V_reg_269_reg_n_3_[3] ,\row_ind_V_reg_269_reg_n_3_[2] ,\row_ind_V_reg_269_reg_n_3_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_V_1_fu_644_p2_carry__0
       (.CI(row_ind_V_1_fu_644_p2_carry_n_3),
        .CO({row_ind_V_1_fu_644_p2_carry__0_n_3,row_ind_V_1_fu_644_p2_carry__0_n_4,row_ind_V_1_fu_644_p2_carry__0_n_5,row_ind_V_1_fu_644_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_1_fu_644_p2[8:5]),
        .S({\row_ind_V_reg_269_reg_n_3_[8] ,\row_ind_V_reg_269_reg_n_3_[7] ,\row_ind_V_reg_269_reg_n_3_[6] ,\row_ind_V_reg_269_reg_n_3_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 row_ind_V_1_fu_644_p2_carry__1
       (.CI(row_ind_V_1_fu_644_p2_carry__0_n_3),
        .CO({NLW_row_ind_V_1_fu_644_p2_carry__1_CO_UNCONNECTED[3],row_ind_V_1_fu_644_p2_carry__1_n_4,row_ind_V_1_fu_644_p2_carry__1_n_5,row_ind_V_1_fu_644_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_ind_V_1_fu_644_p2[12:9]),
        .S({\row_ind_V_reg_269_reg_n_3_[12] ,\row_ind_V_reg_269_reg_n_3_[11] ,\row_ind_V_reg_269_reg_n_3_[10] ,\row_ind_V_reg_269_reg_n_3_[9] }));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_V_2_reg_836[0]_i_1 
       (.I0(\row_ind_V_reg_269_reg_n_3_[0] ),
        .O(row_ind_V_1_fu_644_p2[0]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \row_ind_V_2_reg_836[12]_i_1 
       (.I0(\row_ind_V_2_reg_836[12]_i_2_n_3 ),
        .I1(row_ind_V_1_fu_644_p2[2]),
        .I2(row_ind_V_1_fu_644_p2[1]),
        .I3(row_ind_V_1_fu_644_p2[4]),
        .I4(row_ind_V_1_fu_644_p2[3]),
        .I5(\row_ind_V_2_reg_836[12]_i_3_n_3 ),
        .O(row_ind_V_2_reg_836_3));
  LUT4 #(
    .INIT(16'h0001)) 
    \row_ind_V_2_reg_836[12]_i_2 
       (.I0(row_ind_V_1_fu_644_p2[8]),
        .I1(row_ind_V_1_fu_644_p2[7]),
        .I2(row_ind_V_1_fu_644_p2[6]),
        .I3(row_ind_V_1_fu_644_p2[5]),
        .O(\row_ind_V_2_reg_836[12]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \row_ind_V_2_reg_836[12]_i_3 
       (.I0(row_ind_V_1_fu_644_p2[9]),
        .I1(row_ind_V_1_fu_644_p2[10]),
        .I2(row_ind_V_1_fu_644_p2[11]),
        .I3(row_ind_V_1_fu_644_p2[12]),
        .I4(\row_ind_V_reg_269_reg_n_3_[0] ),
        .I5(ap_CS_fsm_state16),
        .O(\row_ind_V_2_reg_836[12]_i_3_n_3 ));
  FDRE \row_ind_V_2_reg_836_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_1_fu_644_p2[0]),
        .Q(row_ind_V_2_reg_836[0]),
        .R(row_ind_V_2_reg_836_3));
  FDRE \row_ind_V_2_reg_836_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_1_fu_644_p2[10]),
        .Q(row_ind_V_2_reg_836[10]),
        .R(row_ind_V_2_reg_836_3));
  FDRE \row_ind_V_2_reg_836_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_1_fu_644_p2[11]),
        .Q(row_ind_V_2_reg_836[11]),
        .R(row_ind_V_2_reg_836_3));
  FDRE \row_ind_V_2_reg_836_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_1_fu_644_p2[12]),
        .Q(row_ind_V_2_reg_836[12]),
        .R(row_ind_V_2_reg_836_3));
  FDRE \row_ind_V_2_reg_836_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_1_fu_644_p2[1]),
        .Q(row_ind_V_2_reg_836[1]),
        .R(row_ind_V_2_reg_836_3));
  FDRE \row_ind_V_2_reg_836_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_1_fu_644_p2[2]),
        .Q(row_ind_V_2_reg_836[2]),
        .R(row_ind_V_2_reg_836_3));
  FDRE \row_ind_V_2_reg_836_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_1_fu_644_p2[3]),
        .Q(row_ind_V_2_reg_836[3]),
        .R(row_ind_V_2_reg_836_3));
  FDRE \row_ind_V_2_reg_836_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_1_fu_644_p2[4]),
        .Q(row_ind_V_2_reg_836[4]),
        .R(row_ind_V_2_reg_836_3));
  FDRE \row_ind_V_2_reg_836_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_1_fu_644_p2[5]),
        .Q(row_ind_V_2_reg_836[5]),
        .R(row_ind_V_2_reg_836_3));
  FDRE \row_ind_V_2_reg_836_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_1_fu_644_p2[6]),
        .Q(row_ind_V_2_reg_836[6]),
        .R(row_ind_V_2_reg_836_3));
  FDRE \row_ind_V_2_reg_836_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_1_fu_644_p2[7]),
        .Q(row_ind_V_2_reg_836[7]),
        .R(row_ind_V_2_reg_836_3));
  FDRE \row_ind_V_2_reg_836_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_1_fu_644_p2[8]),
        .Q(row_ind_V_2_reg_836[8]),
        .R(row_ind_V_2_reg_836_3));
  FDRE \row_ind_V_2_reg_836_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(row_ind_V_1_fu_644_p2[9]),
        .Q(row_ind_V_2_reg_836[9]),
        .R(row_ind_V_2_reg_836_3));
  FDRE \row_ind_V_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_ind_V_2_reg_836[0]),
        .Q(\row_ind_V_reg_269_reg_n_3_[0] ),
        .R(row_V_reg_257_0));
  FDRE \row_ind_V_reg_269_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_ind_V_2_reg_836[10]),
        .Q(\row_ind_V_reg_269_reg_n_3_[10] ),
        .R(row_V_reg_257_0));
  FDRE \row_ind_V_reg_269_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_ind_V_2_reg_836[11]),
        .Q(\row_ind_V_reg_269_reg_n_3_[11] ),
        .R(row_V_reg_257_0));
  FDRE \row_ind_V_reg_269_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_ind_V_2_reg_836[12]),
        .Q(\row_ind_V_reg_269_reg_n_3_[12] ),
        .R(row_V_reg_257_0));
  FDSE \row_ind_V_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_ind_V_2_reg_836[1]),
        .Q(\row_ind_V_reg_269_reg_n_3_[1] ),
        .S(row_V_reg_257_0));
  FDRE \row_ind_V_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_ind_V_2_reg_836[2]),
        .Q(\row_ind_V_reg_269_reg_n_3_[2] ),
        .R(row_V_reg_257_0));
  FDRE \row_ind_V_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_ind_V_2_reg_836[3]),
        .Q(\row_ind_V_reg_269_reg_n_3_[3] ),
        .R(row_V_reg_257_0));
  FDRE \row_ind_V_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_ind_V_2_reg_836[4]),
        .Q(\row_ind_V_reg_269_reg_n_3_[4] ),
        .R(row_V_reg_257_0));
  FDRE \row_ind_V_reg_269_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_ind_V_2_reg_836[5]),
        .Q(\row_ind_V_reg_269_reg_n_3_[5] ),
        .R(row_V_reg_257_0));
  FDRE \row_ind_V_reg_269_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_ind_V_2_reg_836[6]),
        .Q(\row_ind_V_reg_269_reg_n_3_[6] ),
        .R(row_V_reg_257_0));
  FDRE \row_ind_V_reg_269_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_ind_V_2_reg_836[7]),
        .Q(\row_ind_V_reg_269_reg_n_3_[7] ),
        .R(row_V_reg_257_0));
  FDRE \row_ind_V_reg_269_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_ind_V_2_reg_836[8]),
        .Q(\row_ind_V_reg_269_reg_n_3_[8] ),
        .R(row_V_reg_257_0));
  FDRE \row_ind_V_reg_269_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm146_out),
        .D(row_ind_V_2_reg_836[9]),
        .Q(\row_ind_V_reg_269_reg_n_3_[9] ),
        .R(row_V_reg_257_0));
  LUT4 #(
    .INIT(16'hF700)) 
    \src_buf1_V_0_reg_330[7]_i_1 
       (.I0(ap_enable_reg_pp1_iter6),
        .I1(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I2(ap_block_pp1_stage0_01001__6),
        .I3(ap_CS_fsm_state7),
        .O(p_Val2_1_reg_305_1));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf1_V_0_reg_330[7]_i_2 
       (.I0(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ap_block_pp1_stage0_01001__6),
        .O(p_Val2_1_reg_3050));
  FDRE \src_buf1_V_0_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_2_reg_803[0]),
        .Q(src_buf1_V_0_reg_330[0]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf1_V_0_reg_330_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_2_reg_803[1]),
        .Q(src_buf1_V_0_reg_330[1]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf1_V_0_reg_330_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_2_reg_803[2]),
        .Q(src_buf1_V_0_reg_330[2]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf1_V_0_reg_330_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_2_reg_803[3]),
        .Q(src_buf1_V_0_reg_330[3]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf1_V_0_reg_330_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_2_reg_803[4]),
        .Q(src_buf1_V_0_reg_330[4]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf1_V_0_reg_330_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_2_reg_803[5]),
        .Q(src_buf1_V_0_reg_330[5]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf1_V_0_reg_330_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_2_reg_803[6]),
        .Q(src_buf1_V_0_reg_330[6]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf1_V_0_reg_330_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf1_V_2_reg_803[7]),
        .Q(src_buf1_V_0_reg_330[7]),
        .R(p_Val2_1_reg_305_1));
  LUT3 #(
    .INIT(8'h08)) 
    \src_buf1_V_2_reg_803[7]_i_1 
       (.I0(ap_enable_reg_pp1_iter5),
        .I1(icmp_ln878_2_reg_756_pp1_iter4_reg),
        .I2(ap_block_pp1_stage0_01001__6),
        .O(src_buf1_V_2_reg_8030));
  FDRE \src_buf1_V_2_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf1_V_2_fu_600_p5[0]),
        .Q(src_buf1_V_2_reg_803[0]),
        .R(1'b0));
  FDRE \src_buf1_V_2_reg_803_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf1_V_2_fu_600_p5[1]),
        .Q(src_buf1_V_2_reg_803[1]),
        .R(1'b0));
  FDRE \src_buf1_V_2_reg_803_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf1_V_2_fu_600_p5[2]),
        .Q(src_buf1_V_2_reg_803[2]),
        .R(1'b0));
  FDRE \src_buf1_V_2_reg_803_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf1_V_2_fu_600_p5[3]),
        .Q(src_buf1_V_2_reg_803[3]),
        .R(1'b0));
  FDRE \src_buf1_V_2_reg_803_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf1_V_2_fu_600_p5[4]),
        .Q(src_buf1_V_2_reg_803[4]),
        .R(1'b0));
  FDRE \src_buf1_V_2_reg_803_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf1_V_2_fu_600_p5[5]),
        .Q(src_buf1_V_2_reg_803[5]),
        .R(1'b0));
  FDRE \src_buf1_V_2_reg_803_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf1_V_2_fu_600_p5[6]),
        .Q(src_buf1_V_2_reg_803[6]),
        .R(1'b0));
  FDRE \src_buf1_V_2_reg_803_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf1_V_2_fu_600_p5[7]),
        .Q(src_buf1_V_2_reg_803[7]),
        .R(1'b0));
  FDRE \src_buf2_V_0_reg_355_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_2_reg_809[0]),
        .Q(src_buf2_V_0_reg_355[0]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf2_V_0_reg_355_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_2_reg_809[1]),
        .Q(src_buf2_V_0_reg_355[1]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf2_V_0_reg_355_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_2_reg_809[2]),
        .Q(src_buf2_V_0_reg_355[2]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf2_V_0_reg_355_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_2_reg_809[3]),
        .Q(src_buf2_V_0_reg_355[3]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf2_V_0_reg_355_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_2_reg_809[4]),
        .Q(src_buf2_V_0_reg_355[4]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf2_V_0_reg_355_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_2_reg_809[5]),
        .Q(src_buf2_V_0_reg_355[5]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf2_V_0_reg_355_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_2_reg_809[6]),
        .Q(src_buf2_V_0_reg_355[6]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf2_V_0_reg_355_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf2_V_2_reg_809[7]),
        .Q(src_buf2_V_0_reg_355[7]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf2_V_2_reg_809_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf2_V_2_fu_610_p5[0]),
        .Q(src_buf2_V_2_reg_809[0]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_809_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf2_V_2_fu_610_p5[1]),
        .Q(src_buf2_V_2_reg_809[1]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_809_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf2_V_2_fu_610_p5[2]),
        .Q(src_buf2_V_2_reg_809[2]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_809_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf2_V_2_fu_610_p5[3]),
        .Q(src_buf2_V_2_reg_809[3]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_809_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf2_V_2_fu_610_p5[4]),
        .Q(src_buf2_V_2_reg_809[4]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_809_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf2_V_2_fu_610_p5[5]),
        .Q(src_buf2_V_2_reg_809[5]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_809_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf2_V_2_fu_610_p5[6]),
        .Q(src_buf2_V_2_reg_809[6]),
        .R(1'b0));
  FDRE \src_buf2_V_2_reg_809_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf2_V_2_fu_610_p5[7]),
        .Q(src_buf2_V_2_reg_809[7]),
        .R(1'b0));
  FDRE \src_buf3_V_0_reg_317_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_2_reg_815[0]),
        .Q(src_buf3_V_0_reg_317[0]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf3_V_0_reg_317_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_2_reg_815[1]),
        .Q(src_buf3_V_0_reg_317[1]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf3_V_0_reg_317_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_2_reg_815[2]),
        .Q(src_buf3_V_0_reg_317[2]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf3_V_0_reg_317_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_2_reg_815[3]),
        .Q(src_buf3_V_0_reg_317[3]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf3_V_0_reg_317_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_2_reg_815[4]),
        .Q(src_buf3_V_0_reg_317[4]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf3_V_0_reg_317_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_2_reg_815[5]),
        .Q(src_buf3_V_0_reg_317[5]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf3_V_0_reg_317_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_2_reg_815[6]),
        .Q(src_buf3_V_0_reg_317[6]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf3_V_0_reg_317_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_1_reg_3050),
        .D(src_buf3_V_2_reg_815[7]),
        .Q(src_buf3_V_0_reg_317[7]),
        .R(p_Val2_1_reg_305_1));
  FDRE \src_buf3_V_2_reg_815_reg[0] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf3_V_2_fu_620_p5[0]),
        .Q(src_buf3_V_2_reg_815[0]),
        .R(1'b0));
  FDRE \src_buf3_V_2_reg_815_reg[1] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf3_V_2_fu_620_p5[1]),
        .Q(src_buf3_V_2_reg_815[1]),
        .R(1'b0));
  FDRE \src_buf3_V_2_reg_815_reg[2] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf3_V_2_fu_620_p5[2]),
        .Q(src_buf3_V_2_reg_815[2]),
        .R(1'b0));
  FDRE \src_buf3_V_2_reg_815_reg[3] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf3_V_2_fu_620_p5[3]),
        .Q(src_buf3_V_2_reg_815[3]),
        .R(1'b0));
  FDRE \src_buf3_V_2_reg_815_reg[4] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf3_V_2_fu_620_p5[4]),
        .Q(src_buf3_V_2_reg_815[4]),
        .R(1'b0));
  FDRE \src_buf3_V_2_reg_815_reg[5] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf3_V_2_fu_620_p5[5]),
        .Q(src_buf3_V_2_reg_815[5]),
        .R(1'b0));
  FDRE \src_buf3_V_2_reg_815_reg[6] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf3_V_2_fu_620_p5[6]),
        .Q(src_buf3_V_2_reg_815[6]),
        .R(1'b0));
  FDRE \src_buf3_V_2_reg_815_reg[7] 
       (.C(ap_clk),
        .CE(src_buf1_V_2_reg_8030),
        .D(src_buf3_V_2_fu_620_p5[7]),
        .Q(src_buf3_V_2_reg_815[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_846_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(I1[0]),
        .Q(tmp_1_reg_846[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_846_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(I1[10]),
        .Q(tmp_1_reg_846[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_846_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(I1[1]),
        .Q(tmp_1_reg_846[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_846_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(I1[2]),
        .Q(tmp_1_reg_846[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_846_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(I1[3]),
        .Q(tmp_1_reg_846[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_846_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(I1[4]),
        .Q(tmp_1_reg_846[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_846_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(I1[5]),
        .Q(tmp_1_reg_846[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_846_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(I1[6]),
        .Q(tmp_1_reg_846[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_846_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(I1[7]),
        .Q(tmp_1_reg_846[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_846_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(I1[8]),
        .Q(tmp_1_reg_846[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_846_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(I1[9]),
        .Q(tmp_1_reg_846[9]),
        .R(1'b0));
  FDRE \tmp_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_return[0]),
        .Q(tmp_reg_841[0]),
        .R(1'b0));
  FDRE \tmp_reg_841_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_return[10]),
        .Q(tmp_reg_841[10]),
        .R(1'b0));
  FDRE \tmp_reg_841_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_return[1]),
        .Q(tmp_reg_841[1]),
        .R(1'b0));
  FDRE \tmp_reg_841_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_return[2]),
        .Q(tmp_reg_841[2]),
        .R(1'b0));
  FDRE \tmp_reg_841_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_return[3]),
        .Q(tmp_reg_841[3]),
        .R(1'b0));
  FDRE \tmp_reg_841_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_return[4]),
        .Q(tmp_reg_841[4]),
        .R(1'b0));
  FDRE \tmp_reg_841_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_return[5]),
        .Q(tmp_reg_841[5]),
        .R(1'b0));
  FDRE \tmp_reg_841_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_return[6]),
        .Q(tmp_reg_841[6]),
        .R(1'b0));
  FDRE \tmp_reg_841_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_return[7]),
        .Q(tmp_reg_841[7]),
        .R(1'b0));
  FDRE \tmp_reg_841_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_return[8]),
        .Q(tmp_reg_841[8]),
        .R(1'b0));
  FDRE \tmp_reg_841_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(ap_return[9]),
        .Q(tmp_reg_841[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0055FFFF00400040)) 
    \tp_fu_102[1]_i_1 
       (.I0(row_ind_V_reg_269[0]),
        .I1(\icmp_ln870_reg_736_reg_n_3_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(row_ind_V_reg_269[1]),
        .I4(ap_NS_fsm[4]),
        .I5(tp_fu_102),
        .O(\tp_fu_102[1]_i_1_n_3 ));
  FDRE \tp_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tp_fu_102[1]_i_1_n_3 ),
        .Q(tp_fu_102),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln228_reg_747[0]_i_1 
       (.I0(\row_ind_V_reg_269_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(trunc_ln228_reg_747[0]),
        .O(\trunc_ln228_reg_747[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln228_reg_747[1]_i_1 
       (.I0(\row_ind_V_reg_269_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(trunc_ln228_reg_747[1]),
        .O(\trunc_ln228_reg_747[1]_i_1_n_3 ));
  FDRE \trunc_ln228_reg_747_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln228_reg_747[0]_i_1_n_3 ),
        .Q(trunc_ln228_reg_747[0]),
        .R(1'b0));
  FDRE \trunc_ln228_reg_747_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln228_reg_747[1]_i_1_n_3 ),
        .Q(trunc_ln228_reg_747[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA020)) 
    \zext_ln534_reg_693[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(icmp_ln878_reg_689),
        .I3(img_in_data_empty_n),
        .O(zext_ln534_reg_693_reg0));
  FDRE \zext_ln534_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_693_reg0),
        .D(\col_V_reg_245_reg_n_3_[0] ),
        .Q(zext_ln534_reg_693_reg[0]),
        .R(1'b0));
  FDRE \zext_ln534_reg_693_reg[10] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_693_reg0),
        .D(\col_V_reg_245_reg_n_3_[10] ),
        .Q(zext_ln534_reg_693_reg[10]),
        .R(1'b0));
  FDRE \zext_ln534_reg_693_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_693_reg0),
        .D(\col_V_reg_245_reg_n_3_[1] ),
        .Q(zext_ln534_reg_693_reg[1]),
        .R(1'b0));
  FDRE \zext_ln534_reg_693_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_693_reg0),
        .D(\col_V_reg_245_reg_n_3_[2] ),
        .Q(zext_ln534_reg_693_reg[2]),
        .R(1'b0));
  FDRE \zext_ln534_reg_693_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_693_reg0),
        .D(\col_V_reg_245_reg_n_3_[3] ),
        .Q(zext_ln534_reg_693_reg[3]),
        .R(1'b0));
  FDRE \zext_ln534_reg_693_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_693_reg0),
        .D(\col_V_reg_245_reg_n_3_[4] ),
        .Q(zext_ln534_reg_693_reg[4]),
        .R(1'b0));
  FDRE \zext_ln534_reg_693_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_693_reg0),
        .D(\col_V_reg_245_reg_n_3_[5] ),
        .Q(zext_ln534_reg_693_reg[5]),
        .R(1'b0));
  FDRE \zext_ln534_reg_693_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_693_reg0),
        .D(\col_V_reg_245_reg_n_3_[6] ),
        .Q(zext_ln534_reg_693_reg[6]),
        .R(1'b0));
  FDRE \zext_ln534_reg_693_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_693_reg0),
        .D(\col_V_reg_245_reg_n_3_[7] ),
        .Q(zext_ln534_reg_693_reg[7]),
        .R(1'b0));
  FDRE \zext_ln534_reg_693_reg[8] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_693_reg0),
        .D(\col_V_reg_245_reg_n_3_[8] ),
        .Q(zext_ln534_reg_693_reg[8]),
        .R(1'b0));
  FDRE \zext_ln534_reg_693_reg[9] 
       (.C(ap_clk),
        .CE(zext_ln534_reg_693_reg0),
        .D(\col_V_reg_245_reg_n_3_[9] ),
        .Q(zext_ln534_reg_693_reg[9]),
        .R(1'b0));
  FDRE \zext_ln878_1_reg_731_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(row_V_reg_257[0]),
        .Q(zext_ln878_1_reg_731[0]),
        .R(1'b0));
  FDRE \zext_ln878_1_reg_731_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(row_V_reg_257[10]),
        .Q(zext_ln878_1_reg_731[10]),
        .R(1'b0));
  FDRE \zext_ln878_1_reg_731_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(row_V_reg_257[11]),
        .Q(zext_ln878_1_reg_731[11]),
        .R(1'b0));
  FDRE \zext_ln878_1_reg_731_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(row_V_reg_257[12]),
        .Q(zext_ln878_1_reg_731[12]),
        .R(1'b0));
  FDRE \zext_ln878_1_reg_731_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(row_V_reg_257[1]),
        .Q(zext_ln878_1_reg_731[1]),
        .R(1'b0));
  FDRE \zext_ln878_1_reg_731_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(row_V_reg_257[2]),
        .Q(zext_ln878_1_reg_731[2]),
        .R(1'b0));
  FDRE \zext_ln878_1_reg_731_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(row_V_reg_257[3]),
        .Q(zext_ln878_1_reg_731[3]),
        .R(1'b0));
  FDRE \zext_ln878_1_reg_731_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(row_V_reg_257[4]),
        .Q(zext_ln878_1_reg_731[4]),
        .R(1'b0));
  FDRE \zext_ln878_1_reg_731_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(row_V_reg_257[5]),
        .Q(zext_ln878_1_reg_731[5]),
        .R(1'b0));
  FDRE \zext_ln878_1_reg_731_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(row_V_reg_257[6]),
        .Q(zext_ln878_1_reg_731[6]),
        .R(1'b0));
  FDRE \zext_ln878_1_reg_731_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(row_V_reg_257[7]),
        .Q(zext_ln878_1_reg_731[7]),
        .R(1'b0));
  FDRE \zext_ln878_1_reg_731_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(row_V_reg_257[8]),
        .Q(zext_ln878_1_reg_731[8]),
        .R(1'b0));
  FDRE \zext_ln878_1_reg_731_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(row_V_reg_257[9]),
        .Q(zext_ln878_1_reg_731[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0
   (DOBDO,
    E,
    internal_empty_n_reg,
    DI,
    D,
    S,
    \src_buf2_V_0_reg_355_reg[6] ,
    \src_buf2_V_0_reg_355_reg[7] ,
    src_buf3_V_2_fu_620_p5,
    \mid_fu_98_reg[1] ,
    \ret_reg_133_reg[7]_i_1 ,
    \ret_reg_133_reg[7]_i_1__0 ,
    \ret_8_reg_138_reg[7]_i_1 ,
    \p_Val2_1_reg_305_reg[7] ,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7820,
    Q,
    ram_reg,
    trunc_ln228_reg_747,
    cmp_i_i517_i_reg_743,
    \col_V_reg_245_reg[0] ,
    ram_reg_0,
    icmp_ln878_reg_689,
    img_in_data_empty_n,
    icmp_ln878_2_reg_756_pp1_iter1_reg,
    ap_enable_reg_pp1_iter2,
    ap_block_pp1_stage0_01001__6,
    \out_pix_7_reg_143_reg[9] ,
    icmp_ln878_2_reg_756_pp1_iter5_reg,
    ap_enable_reg_pp1_iter6,
    \out_pix_7_reg_143_reg[9]_0 ,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    bottom_fu_94,
    \src_buf1_V_2_reg_803_reg[7] ,
    \src_buf1_V_2_reg_803_reg[7]_0 ,
    \src_buf2_V_2_reg_809_reg[6] ,
    \src_buf1_V_2_reg_803_reg[6] ,
    tp_fu_102,
    \ret_reg_133_reg[3] ,
    \ret_reg_133_reg[7] ,
    \ret_reg_133_reg[3]_0 ,
    \ret_reg_133_reg[7]_0 ,
    \ret_8_reg_138_reg[3] ,
    \ret_8_reg_138_reg[7] );
  output [7:0]DOBDO;
  output [0:0]E;
  output internal_empty_n_reg;
  output [2:0]DI;
  output [7:0]D;
  output [3:0]S;
  output [3:0]\src_buf2_V_0_reg_355_reg[6] ;
  output [0:0]\src_buf2_V_0_reg_355_reg[7] ;
  output [7:0]src_buf3_V_2_fu_620_p5;
  output [7:0]\mid_fu_98_reg[1] ;
  output [8:0]\ret_reg_133_reg[7]_i_1 ;
  output [8:0]\ret_reg_133_reg[7]_i_1__0 ;
  output [8:0]\ret_8_reg_138_reg[7]_i_1 ;
  output [3:0]\p_Val2_1_reg_305_reg[7] ;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7820;
  input [10:0]Q;
  input ram_reg;
  input [1:0]trunc_ln228_reg_747;
  input cmp_i_i517_i_reg_743;
  input [0:0]\col_V_reg_245_reg[0] ;
  input ram_reg_0;
  input icmp_ln878_reg_689;
  input img_in_data_empty_n;
  input icmp_ln878_2_reg_756_pp1_iter1_reg;
  input ap_enable_reg_pp1_iter2;
  input ap_block_pp1_stage0_01001__6;
  input [7:0]\out_pix_7_reg_143_reg[9] ;
  input icmp_ln878_2_reg_756_pp1_iter5_reg;
  input ap_enable_reg_pp1_iter6;
  input [7:0]\out_pix_7_reg_143_reg[9]_0 ;
  input [7:0]ram_reg_1;
  input [10:0]ram_reg_2;
  input [10:0]ram_reg_3;
  input [1:0]bottom_fu_94;
  input [7:0]\src_buf1_V_2_reg_803_reg[7] ;
  input [7:0]\src_buf1_V_2_reg_803_reg[7]_0 ;
  input \src_buf2_V_2_reg_809_reg[6] ;
  input \src_buf1_V_2_reg_803_reg[6] ;
  input [0:0]tp_fu_102;
  input [3:0]\ret_reg_133_reg[3] ;
  input [3:0]\ret_reg_133_reg[7] ;
  input [3:0]\ret_reg_133_reg[3]_0 ;
  input [3:0]\ret_reg_133_reg[7]_0 ;
  input [3:0]\ret_8_reg_138_reg[3] ;
  input [3:0]\ret_8_reg_138_reg[7] ;

  wire [7:0]D;
  wire [2:0]DI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [10:0]Q;
  wire [3:0]S;
  wire ap_block_pp1_stage0_01001__6;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter6;
  wire [1:0]bottom_fu_94;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7820;
  wire cmp_i_i517_i_reg_743;
  wire [0:0]\col_V_reg_245_reg[0] ;
  wire icmp_ln878_2_reg_756_pp1_iter1_reg;
  wire icmp_ln878_2_reg_756_pp1_iter5_reg;
  wire icmp_ln878_reg_689;
  wire img_in_data_empty_n;
  wire internal_empty_n_reg;
  wire [7:0]\mid_fu_98_reg[1] ;
  wire [7:0]\out_pix_7_reg_143_reg[9] ;
  wire [7:0]\out_pix_7_reg_143_reg[9]_0 ;
  wire [3:0]\p_Val2_1_reg_305_reg[7] ;
  wire ram_reg;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [10:0]ram_reg_3;
  wire [3:0]\ret_8_reg_138_reg[3] ;
  wire [3:0]\ret_8_reg_138_reg[7] ;
  wire [8:0]\ret_8_reg_138_reg[7]_i_1 ;
  wire [3:0]\ret_reg_133_reg[3] ;
  wire [3:0]\ret_reg_133_reg[3]_0 ;
  wire [3:0]\ret_reg_133_reg[7] ;
  wire [3:0]\ret_reg_133_reg[7]_0 ;
  wire [8:0]\ret_reg_133_reg[7]_i_1 ;
  wire [8:0]\ret_reg_133_reg[7]_i_1__0 ;
  wire \src_buf1_V_2_reg_803_reg[6] ;
  wire [7:0]\src_buf1_V_2_reg_803_reg[7] ;
  wire [7:0]\src_buf1_V_2_reg_803_reg[7]_0 ;
  wire [3:0]\src_buf2_V_0_reg_355_reg[6] ;
  wire [0:0]\src_buf2_V_0_reg_355_reg[7] ;
  wire \src_buf2_V_2_reg_809_reg[6] ;
  wire [7:0]src_buf3_V_2_fu_620_p5;
  wire [0:0]tp_fu_102;
  wire [1:0]trunc_ln228_reg_747;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram_121 cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram_U
       (.D(D),
        .DI(DI),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .S(S),
        .ap_block_pp1_stage0_01001__6(ap_block_pp1_stage0_01001__6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .bottom_fu_94(bottom_fu_94),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7820(buf_V_0_load_reg_7820),
        .cmp_i_i517_i_reg_743(cmp_i_i517_i_reg_743),
        .\col_V_reg_245_reg[0] (\col_V_reg_245_reg[0] ),
        .icmp_ln878_2_reg_756_pp1_iter1_reg(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .icmp_ln878_2_reg_756_pp1_iter5_reg(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .icmp_ln878_reg_689(icmp_ln878_reg_689),
        .img_in_data_empty_n(img_in_data_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .\mid_fu_98_reg[1] (\mid_fu_98_reg[1] ),
        .\out_pix_7_reg_143_reg[9] (\out_pix_7_reg_143_reg[9] ),
        .\out_pix_7_reg_143_reg[9]_0 (\out_pix_7_reg_143_reg[9]_0 ),
        .\p_Val2_1_reg_305_reg[7] (\p_Val2_1_reg_305_reg[7] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .\ret_8_reg_138_reg[3] (\ret_8_reg_138_reg[3] ),
        .\ret_8_reg_138_reg[7] (\ret_8_reg_138_reg[7] ),
        .\ret_8_reg_138_reg[7]_i_1_0 (\ret_8_reg_138_reg[7]_i_1 ),
        .\ret_reg_133_reg[3] (\ret_reg_133_reg[3] ),
        .\ret_reg_133_reg[3]_0 (\ret_reg_133_reg[3]_0 ),
        .\ret_reg_133_reg[7] (\ret_reg_133_reg[7] ),
        .\ret_reg_133_reg[7]_0 (\ret_reg_133_reg[7]_0 ),
        .\ret_reg_133_reg[7]_i_1_0 (\ret_reg_133_reg[7]_i_1 ),
        .\ret_reg_133_reg[7]_i_1__0_0 (\ret_reg_133_reg[7]_i_1__0 ),
        .\src_buf1_V_2_reg_803_reg[6] (\src_buf1_V_2_reg_803_reg[6] ),
        .\src_buf1_V_2_reg_803_reg[7] (\src_buf1_V_2_reg_803_reg[7] ),
        .\src_buf1_V_2_reg_803_reg[7]_0 (\src_buf1_V_2_reg_803_reg[7]_0 ),
        .\src_buf2_V_0_reg_355_reg[6] (\src_buf2_V_0_reg_355_reg[6] ),
        .\src_buf2_V_0_reg_355_reg[7] (\src_buf2_V_0_reg_355_reg[7] ),
        .\src_buf2_V_2_reg_809_reg[6] (\src_buf2_V_2_reg_809_reg[6] ),
        .src_buf3_V_2_fu_620_p5(src_buf3_V_2_fu_620_p5),
        .tp_fu_102(tp_fu_102),
        .trunc_ln228_reg_747(trunc_ln228_reg_747));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_116
   (ram_reg,
    \icmp_ln878_2_reg_756_pp1_iter1_reg_reg[0] ,
    ap_block_pp0_stage0_11001__0,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7820,
    Q,
    trunc_ln228_reg_747,
    cmp_i_i517_i_reg_743,
    ram_reg_0,
    icmp_ln878_reg_689_pp0_iter1_reg,
    img_in_data_empty_n,
    icmp_ln878_reg_689,
    ram_reg_1,
    icmp_ln878_2_reg_756_pp1_iter1_reg,
    ap_enable_reg_pp1_iter2,
    ap_block_pp1_stage0_01001__6,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    bottom_fu_94);
  output [7:0]ram_reg;
  output \icmp_ln878_2_reg_756_pp1_iter1_reg_reg[0] ;
  output ap_block_pp0_stage0_11001__0;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7820;
  input [10:0]Q;
  input [1:0]trunc_ln228_reg_747;
  input cmp_i_i517_i_reg_743;
  input ram_reg_0;
  input icmp_ln878_reg_689_pp0_iter1_reg;
  input img_in_data_empty_n;
  input icmp_ln878_reg_689;
  input ram_reg_1;
  input icmp_ln878_2_reg_756_pp1_iter1_reg;
  input ap_enable_reg_pp1_iter2;
  input ap_block_pp1_stage0_01001__6;
  input [10:0]ram_reg_2;
  input [10:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input [1:0]bottom_fu_94;

  wire [10:0]Q;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp1_stage0_01001__6;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire [1:0]bottom_fu_94;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7820;
  wire cmp_i_i517_i_reg_743;
  wire icmp_ln878_2_reg_756_pp1_iter1_reg;
  wire \icmp_ln878_2_reg_756_pp1_iter1_reg_reg[0] ;
  wire icmp_ln878_reg_689;
  wire icmp_ln878_reg_689_pp0_iter1_reg;
  wire img_in_data_empty_n;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [10:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [1:0]trunc_ln228_reg_747;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram_120 cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram_U
       (.Q(Q),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_block_pp1_stage0_01001__6(ap_block_pp1_stage0_01001__6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .bottom_fu_94(bottom_fu_94),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7820(buf_V_0_load_reg_7820),
        .cmp_i_i517_i_reg_743(cmp_i_i517_i_reg_743),
        .icmp_ln878_2_reg_756_pp1_iter1_reg(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .\icmp_ln878_2_reg_756_pp1_iter1_reg_reg[0] (\icmp_ln878_2_reg_756_pp1_iter1_reg_reg[0] ),
        .icmp_ln878_reg_689(icmp_ln878_reg_689),
        .icmp_ln878_reg_689_pp0_iter1_reg(icmp_ln878_reg_689_pp0_iter1_reg),
        .img_in_data_empty_n(img_in_data_empty_n),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .trunc_ln228_reg_747(trunc_ln228_reg_747));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_117
   (ram_reg,
    buf_V_0_ce0,
    buf_V_0_load_reg_7820,
    ap_block_pp1_stage0_01001__6,
    ap_enable_reg_pp1_iter1_reg,
    ap_clk,
    Q,
    ram_reg_0,
    ap_enable_reg_pp1_iter4,
    icmp_ln878_2_reg_756_pp1_iter3_reg,
    trunc_ln228_reg_747,
    icmp_ln878_2_reg_756_pp1_iter1_reg,
    ap_enable_reg_pp1_iter2,
    bottom_fu_94,
    cmp_i_i517_i_reg_743,
    ap_enable_reg_pp1_iter3,
    img_in_data_empty_n,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ap_enable_reg_pp1_iter1,
    icmp_ln878_2_reg_756,
    ram_reg_4);
  output [7:0]ram_reg;
  output buf_V_0_ce0;
  output buf_V_0_load_reg_7820;
  output ap_block_pp1_stage0_01001__6;
  output ap_enable_reg_pp1_iter1_reg;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input ap_enable_reg_pp1_iter4;
  input icmp_ln878_2_reg_756_pp1_iter3_reg;
  input [0:0]trunc_ln228_reg_747;
  input icmp_ln878_2_reg_756_pp1_iter1_reg;
  input ap_enable_reg_pp1_iter2;
  input [0:0]bottom_fu_94;
  input cmp_i_i517_i_reg_743;
  input ap_enable_reg_pp1_iter3;
  input img_in_data_empty_n;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ap_enable_reg_pp1_iter1;
  input icmp_ln878_2_reg_756;
  input [7:0]ram_reg_4;

  wire [10:0]Q;
  wire ap_block_pp1_stage0_01001__6;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire [0:0]bottom_fu_94;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7820;
  wire cmp_i_i517_i_reg_743;
  wire icmp_ln878_2_reg_756;
  wire icmp_ln878_2_reg_756_pp1_iter1_reg;
  wire icmp_ln878_2_reg_756_pp1_iter3_reg;
  wire img_in_data_empty_n;
  wire [7:0]ram_reg;
  wire [10:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [0:0]trunc_ln228_reg_747;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3(ap_enable_reg_pp1_iter3),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .bottom_fu_94(bottom_fu_94),
        .buf_V_0_ce0(buf_V_0_ce0),
        .buf_V_0_load_reg_7820(buf_V_0_load_reg_7820),
        .cmp_i_i517_i_reg_743(cmp_i_i517_i_reg_743),
        .\cmp_i_i517_i_reg_743_reg[0] (ap_block_pp1_stage0_01001__6),
        .icmp_ln878_2_reg_756(icmp_ln878_2_reg_756),
        .icmp_ln878_2_reg_756_pp1_iter1_reg(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .icmp_ln878_2_reg_756_pp1_iter3_reg(icmp_ln878_2_reg_756_pp1_iter3_reg),
        .img_in_data_empty_n(img_in_data_empty_n),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .trunc_ln228_reg_747(trunc_ln228_reg_747));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram
   (ram_reg_0,
    buf_V_0_ce0,
    buf_V_0_load_reg_7820,
    \cmp_i_i517_i_reg_743_reg[0] ,
    ap_enable_reg_pp1_iter1_reg,
    ap_clk,
    Q,
    ram_reg_1,
    ap_enable_reg_pp1_iter4,
    icmp_ln878_2_reg_756_pp1_iter3_reg,
    trunc_ln228_reg_747,
    icmp_ln878_2_reg_756_pp1_iter1_reg,
    ap_enable_reg_pp1_iter2,
    bottom_fu_94,
    cmp_i_i517_i_reg_743,
    ap_enable_reg_pp1_iter3,
    img_in_data_empty_n,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ap_enable_reg_pp1_iter1,
    icmp_ln878_2_reg_756,
    ram_reg_5);
  output [7:0]ram_reg_0;
  output buf_V_0_ce0;
  output buf_V_0_load_reg_7820;
  output \cmp_i_i517_i_reg_743_reg[0] ;
  output ap_enable_reg_pp1_iter1_reg;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input ap_enable_reg_pp1_iter4;
  input icmp_ln878_2_reg_756_pp1_iter3_reg;
  input [0:0]trunc_ln228_reg_747;
  input icmp_ln878_2_reg_756_pp1_iter1_reg;
  input ap_enable_reg_pp1_iter2;
  input [0:0]bottom_fu_94;
  input cmp_i_i517_i_reg_743;
  input ap_enable_reg_pp1_iter3;
  input img_in_data_empty_n;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ap_enable_reg_pp1_iter1;
  input icmp_ln878_2_reg_756;
  input [7:0]ram_reg_5;

  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire [0:0]bottom_fu_94;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7820;
  wire buf_V_2_ce1;
  wire cmp_i_i517_i_reg_743;
  wire \cmp_i_i517_i_reg_743_reg[0] ;
  wire icmp_ln878_2_reg_756;
  wire icmp_ln878_2_reg_756_pp1_iter1_reg;
  wire icmp_ln878_2_reg_756_pp1_iter3_reg;
  wire img_in_data_empty_n;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [7:0]ram_reg_5;
  wire ram_reg_i_2__1_n_3;
  wire ram_reg_i_3__1_n_3;
  wire ram_reg_i_4__1_n_3;
  wire ram_reg_i_5__1_n_3;
  wire ram_reg_i_6__1_n_3;
  wire ram_reg_i_7__1_n_3;
  wire ram_reg_i_8__1_n_3;
  wire ram_reg_i_9__1_n_3;
  wire [0:0]trunc_ln228_reg_747;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44/buf_V_2_U/cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_2__1_n_3,ram_reg_i_3__1_n_3,ram_reg_i_4__1_n_3,ram_reg_i_5__1_n_3,ram_reg_i_6__1_n_3,ram_reg_i_7__1_n_3,ram_reg_i_8__1_n_3,ram_reg_i_9__1_n_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_V_2_ce1),
        .ENBWREN(buf_V_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_7820),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_V_2_ce1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0080008000C00000)) 
    ram_reg_i_1__1
       (.I0(trunc_ln228_reg_747),
        .I1(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(\cmp_i_i517_i_reg_743_reg[0] ),
        .I4(bottom_fu_94),
        .I5(cmp_i_i517_i_reg_743),
        .O(buf_V_2_ce1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp1_iter3),
        .I1(\cmp_i_i517_i_reg_743_reg[0] ),
        .O(buf_V_0_ce0));
  LUT6 #(
    .INIT(64'h04040404FF040404)) 
    ram_reg_i_26__0
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(cmp_i_i517_i_reg_743),
        .I2(img_in_data_empty_n),
        .I3(ram_reg_2),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(\cmp_i_i517_i_reg_743_reg[0] ));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2__1
       (.I0(cmp_i_i517_i_reg_743),
        .I1(trunc_ln228_reg_747),
        .I2(ram_reg_5[7]),
        .O(ram_reg_i_2__1_n_3));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_3
       (.I0(ap_enable_reg_pp1_iter4),
        .I1(icmp_ln878_2_reg_756_pp1_iter3_reg),
        .I2(\cmp_i_i517_i_reg_743_reg[0] ),
        .O(buf_V_0_load_reg_7820));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_3__1
       (.I0(cmp_i_i517_i_reg_743),
        .I1(trunc_ln228_reg_747),
        .I2(ram_reg_5[6]),
        .O(ram_reg_i_3__1_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_4__1
       (.I0(cmp_i_i517_i_reg_743),
        .I1(trunc_ln228_reg_747),
        .I2(ram_reg_5[5]),
        .O(ram_reg_i_4__1_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_5__1
       (.I0(cmp_i_i517_i_reg_743),
        .I1(trunc_ln228_reg_747),
        .I2(ram_reg_5[4]),
        .O(ram_reg_i_5__1_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_6__1
       (.I0(cmp_i_i517_i_reg_743),
        .I1(trunc_ln228_reg_747),
        .I2(ram_reg_5[3]),
        .O(ram_reg_i_6__1_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_7__1
       (.I0(cmp_i_i517_i_reg_743),
        .I1(trunc_ln228_reg_747),
        .I2(ram_reg_5[2]),
        .O(ram_reg_i_7__1_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_8__1
       (.I0(cmp_i_i517_i_reg_743),
        .I1(trunc_ln228_reg_747),
        .I2(ram_reg_5[1]),
        .O(ram_reg_i_8__1_n_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_9__1
       (.I0(cmp_i_i517_i_reg_743),
        .I1(trunc_ln228_reg_747),
        .I2(ram_reg_5[0]),
        .O(ram_reg_i_9__1_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    \reg_426[7]_i_3 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(icmp_ln878_2_reg_756),
        .O(ap_enable_reg_pp1_iter1_reg));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram_120
   (ram_reg_0,
    \icmp_ln878_2_reg_756_pp1_iter1_reg_reg[0] ,
    ap_block_pp0_stage0_11001__0,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7820,
    Q,
    trunc_ln228_reg_747,
    cmp_i_i517_i_reg_743,
    ram_reg_1,
    icmp_ln878_reg_689_pp0_iter1_reg,
    img_in_data_empty_n,
    icmp_ln878_reg_689,
    ram_reg_2,
    icmp_ln878_2_reg_756_pp1_iter1_reg,
    ap_enable_reg_pp1_iter2,
    ap_block_pp1_stage0_01001__6,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    bottom_fu_94);
  output [7:0]ram_reg_0;
  output \icmp_ln878_2_reg_756_pp1_iter1_reg_reg[0] ;
  output ap_block_pp0_stage0_11001__0;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7820;
  input [10:0]Q;
  input [1:0]trunc_ln228_reg_747;
  input cmp_i_i517_i_reg_743;
  input ram_reg_1;
  input icmp_ln878_reg_689_pp0_iter1_reg;
  input img_in_data_empty_n;
  input icmp_ln878_reg_689;
  input ram_reg_2;
  input icmp_ln878_2_reg_756_pp1_iter1_reg;
  input ap_enable_reg_pp1_iter2;
  input ap_block_pp1_stage0_01001__6;
  input [10:0]ram_reg_3;
  input [10:0]ram_reg_4;
  input [7:0]ram_reg_5;
  input [1:0]bottom_fu_94;

  wire [10:0]Q;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp1_stage0_01001__6;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire [1:0]bottom_fu_94;
  wire buf_V_0_ce0;
  wire buf_V_0_load_reg_7820;
  wire [10:0]buf_V_1_address1;
  wire buf_V_1_ce1;
  wire [7:0]buf_V_1_d1;
  wire buf_V_1_we1;
  wire cmp_i_i517_i_reg_743;
  wire icmp_ln878_2_reg_756_pp1_iter1_reg;
  wire \icmp_ln878_2_reg_756_pp1_iter1_reg_reg[0] ;
  wire icmp_ln878_reg_689;
  wire icmp_ln878_reg_689_pp0_iter1_reg;
  wire img_in_data_empty_n;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [10:0]ram_reg_3;
  wire [10:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire ram_reg_i_22__0_n_3;
  wire ram_reg_i_23_n_3;
  wire ram_reg_i_24__0_n_3;
  wire ram_reg_i_25__0_n_3;
  wire [1:0]trunc_ln228_reg_747;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44/buf_V_1_U/cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({buf_V_1_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_1_d1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_V_1_we1),
        .ENBWREN(buf_V_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_7820),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_V_1_ce1,buf_V_1_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_i_24__0_n_3),
        .I2(ram_reg_4[2]),
        .O(buf_V_1_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_i_24__0_n_3),
        .I2(ram_reg_4[1]),
        .O(buf_V_1_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_i_24__0_n_3),
        .I2(ram_reg_4[0]),
        .O(buf_V_1_address1[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA2AAAAAA)) 
    ram_reg_i_13__0
       (.I0(ram_reg_5[7]),
        .I1(bottom_fu_94[0]),
        .I2(bottom_fu_94[1]),
        .I3(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(cmp_i_i517_i_reg_743),
        .O(buf_V_1_d1[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA2AAAAAA)) 
    ram_reg_i_14__0
       (.I0(ram_reg_5[6]),
        .I1(bottom_fu_94[0]),
        .I2(bottom_fu_94[1]),
        .I3(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(cmp_i_i517_i_reg_743),
        .O(buf_V_1_d1[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA2AAAAAA)) 
    ram_reg_i_15__0
       (.I0(ram_reg_5[5]),
        .I1(bottom_fu_94[0]),
        .I2(bottom_fu_94[1]),
        .I3(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(cmp_i_i517_i_reg_743),
        .O(buf_V_1_d1[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA2AAAAAA)) 
    ram_reg_i_16__0
       (.I0(ram_reg_5[4]),
        .I1(bottom_fu_94[0]),
        .I2(bottom_fu_94[1]),
        .I3(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(cmp_i_i517_i_reg_743),
        .O(buf_V_1_d1[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA2AAAAAA)) 
    ram_reg_i_17__0
       (.I0(ram_reg_5[3]),
        .I1(bottom_fu_94[0]),
        .I2(bottom_fu_94[1]),
        .I3(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(cmp_i_i517_i_reg_743),
        .O(buf_V_1_d1[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA2AAAAAA)) 
    ram_reg_i_18__0
       (.I0(ram_reg_5[2]),
        .I1(bottom_fu_94[0]),
        .I2(bottom_fu_94[1]),
        .I3(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(cmp_i_i517_i_reg_743),
        .O(buf_V_1_d1[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA2AAAAAA)) 
    ram_reg_i_19__0
       (.I0(ram_reg_5[1]),
        .I1(bottom_fu_94[0]),
        .I2(bottom_fu_94[1]),
        .I3(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(cmp_i_i517_i_reg_743),
        .O(buf_V_1_d1[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF08AA0800)) 
    ram_reg_i_1__0
       (.I0(\icmp_ln878_2_reg_756_pp1_iter1_reg_reg[0] ),
        .I1(trunc_ln228_reg_747[0]),
        .I2(trunc_ln228_reg_747[1]),
        .I3(cmp_i_i517_i_reg_743),
        .I4(ram_reg_i_22__0_n_3),
        .I5(ram_reg_i_23_n_3),
        .O(buf_V_1_we1));
  LUT6 #(
    .INIT(64'hAAAAAAAAA2AAAAAA)) 
    ram_reg_i_20__0
       (.I0(ram_reg_5[0]),
        .I1(bottom_fu_94[0]),
        .I2(bottom_fu_94[1]),
        .I3(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(cmp_i_i517_i_reg_743),
        .O(buf_V_1_d1[0]));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    ram_reg_i_21
       (.I0(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_block_pp1_stage0_01001__6),
        .I3(ram_reg_i_25__0_n_3),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(ram_reg_1),
        .O(buf_V_1_ce1));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_22__0
       (.I0(bottom_fu_94[0]),
        .I1(bottom_fu_94[1]),
        .O(ram_reg_i_22__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    ram_reg_i_23
       (.I0(ram_reg_1),
        .I1(icmp_ln878_reg_689_pp0_iter1_reg),
        .I2(img_in_data_empty_n),
        .I3(icmp_ln878_reg_689),
        .I4(ram_reg_2),
        .O(ram_reg_i_23_n_3));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_24
       (.I0(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_block_pp1_stage0_01001__6),
        .O(\icmp_ln878_2_reg_756_pp1_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h44000000F0000000)) 
    ram_reg_i_24__0
       (.I0(trunc_ln228_reg_747[1]),
        .I1(trunc_ln228_reg_747[0]),
        .I2(ram_reg_i_22__0_n_3),
        .I3(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(cmp_i_i517_i_reg_743),
        .O(ram_reg_i_24__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h20202F20)) 
    ram_reg_i_25__0
       (.I0(trunc_ln228_reg_747[0]),
        .I1(trunc_ln228_reg_747[1]),
        .I2(cmp_i_i517_i_reg_743),
        .I3(bottom_fu_94[0]),
        .I4(bottom_fu_94[1]),
        .O(ram_reg_i_25__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_26
       (.I0(ram_reg_2),
        .I1(icmp_ln878_reg_689),
        .I2(img_in_data_empty_n),
        .O(ap_block_pp0_stage0_11001__0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__0
       (.I0(ram_reg_3[10]),
        .I1(ram_reg_i_24__0_n_3),
        .I2(ram_reg_4[10]),
        .O(buf_V_1_address1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__0
       (.I0(ram_reg_3[9]),
        .I1(ram_reg_i_24__0_n_3),
        .I2(ram_reg_4[9]),
        .O(buf_V_1_address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4
       (.I0(ram_reg_3[8]),
        .I1(ram_reg_i_24__0_n_3),
        .I2(ram_reg_4[8]),
        .O(buf_V_1_address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_i_24__0_n_3),
        .I2(ram_reg_4[7]),
        .O(buf_V_1_address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_i_24__0_n_3),
        .I2(ram_reg_4[6]),
        .O(buf_V_1_address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_i_24__0_n_3),
        .I2(ram_reg_4[5]),
        .O(buf_V_1_address1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_i_24__0_n_3),
        .I2(ram_reg_4[4]),
        .O(buf_V_1_address1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_i_24__0_n_3),
        .I2(ram_reg_4[3]),
        .O(buf_V_1_address1[3]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram_121
   (DOBDO,
    E,
    internal_empty_n_reg,
    DI,
    D,
    S,
    \src_buf2_V_0_reg_355_reg[6] ,
    \src_buf2_V_0_reg_355_reg[7] ,
    src_buf3_V_2_fu_620_p5,
    \mid_fu_98_reg[1] ,
    \ret_reg_133_reg[7]_i_1_0 ,
    \ret_reg_133_reg[7]_i_1__0_0 ,
    \ret_8_reg_138_reg[7]_i_1_0 ,
    \p_Val2_1_reg_305_reg[7] ,
    ap_clk,
    buf_V_0_ce0,
    buf_V_0_load_reg_7820,
    Q,
    ram_reg_0,
    trunc_ln228_reg_747,
    cmp_i_i517_i_reg_743,
    \col_V_reg_245_reg[0] ,
    ram_reg_1,
    icmp_ln878_reg_689,
    img_in_data_empty_n,
    icmp_ln878_2_reg_756_pp1_iter1_reg,
    ap_enable_reg_pp1_iter2,
    ap_block_pp1_stage0_01001__6,
    \out_pix_7_reg_143_reg[9] ,
    icmp_ln878_2_reg_756_pp1_iter5_reg,
    ap_enable_reg_pp1_iter6,
    \out_pix_7_reg_143_reg[9]_0 ,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    bottom_fu_94,
    \src_buf1_V_2_reg_803_reg[7] ,
    \src_buf1_V_2_reg_803_reg[7]_0 ,
    \src_buf2_V_2_reg_809_reg[6] ,
    \src_buf1_V_2_reg_803_reg[6] ,
    tp_fu_102,
    \ret_reg_133_reg[3] ,
    \ret_reg_133_reg[7] ,
    \ret_reg_133_reg[3]_0 ,
    \ret_reg_133_reg[7]_0 ,
    \ret_8_reg_138_reg[3] ,
    \ret_8_reg_138_reg[7] );
  output [7:0]DOBDO;
  output [0:0]E;
  output internal_empty_n_reg;
  output [2:0]DI;
  output [7:0]D;
  output [3:0]S;
  output [3:0]\src_buf2_V_0_reg_355_reg[6] ;
  output [0:0]\src_buf2_V_0_reg_355_reg[7] ;
  output [7:0]src_buf3_V_2_fu_620_p5;
  output [7:0]\mid_fu_98_reg[1] ;
  output [8:0]\ret_reg_133_reg[7]_i_1_0 ;
  output [8:0]\ret_reg_133_reg[7]_i_1__0_0 ;
  output [8:0]\ret_8_reg_138_reg[7]_i_1_0 ;
  output [3:0]\p_Val2_1_reg_305_reg[7] ;
  input ap_clk;
  input buf_V_0_ce0;
  input buf_V_0_load_reg_7820;
  input [10:0]Q;
  input ram_reg_0;
  input [1:0]trunc_ln228_reg_747;
  input cmp_i_i517_i_reg_743;
  input [0:0]\col_V_reg_245_reg[0] ;
  input ram_reg_1;
  input icmp_ln878_reg_689;
  input img_in_data_empty_n;
  input icmp_ln878_2_reg_756_pp1_iter1_reg;
  input ap_enable_reg_pp1_iter2;
  input ap_block_pp1_stage0_01001__6;
  input [7:0]\out_pix_7_reg_143_reg[9] ;
  input icmp_ln878_2_reg_756_pp1_iter5_reg;
  input ap_enable_reg_pp1_iter6;
  input [7:0]\out_pix_7_reg_143_reg[9]_0 ;
  input [7:0]ram_reg_2;
  input [10:0]ram_reg_3;
  input [10:0]ram_reg_4;
  input [1:0]bottom_fu_94;
  input [7:0]\src_buf1_V_2_reg_803_reg[7] ;
  input [7:0]\src_buf1_V_2_reg_803_reg[7]_0 ;
  input \src_buf2_V_2_reg_809_reg[6] ;
  input \src_buf1_V_2_reg_803_reg[6] ;
  input [0:0]tp_fu_102;
  input [3:0]\ret_reg_133_reg[3] ;
  input [3:0]\ret_reg_133_reg[7] ;
  input [3:0]\ret_reg_133_reg[3]_0 ;
  input [3:0]\ret_reg_133_reg[7]_0 ;
  input [3:0]\ret_8_reg_138_reg[3] ;
  input [3:0]\ret_8_reg_138_reg[7] ;

  wire [7:0]D;
  wire [2:0]DI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [10:0]Q;
  wire [3:0]S;
  wire ap_block_pp1_stage0_01001__6;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter6;
  wire [1:0]bottom_fu_94;
  wire [10:0]buf_V_0_address1;
  wire buf_V_0_ce0;
  wire buf_V_0_ce1;
  wire [7:0]buf_V_0_d1;
  wire buf_V_0_load_reg_7820;
  wire buf_V_0_we1;
  wire cmp_i_i517_i_reg_743;
  wire [0:0]\col_V_reg_245_reg[0] ;
  wire icmp_ln878_2_reg_756_pp1_iter1_reg;
  wire icmp_ln878_2_reg_756_pp1_iter5_reg;
  wire icmp_ln878_reg_689;
  wire img_in_data_empty_n;
  wire internal_empty_n_reg;
  wire [7:0]\mid_fu_98_reg[1] ;
  wire [7:0]\out_pix_7_reg_143_reg[9] ;
  wire [7:0]\out_pix_7_reg_143_reg[9]_0 ;
  wire [3:0]\p_Val2_1_reg_305_reg[7] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [10:0]ram_reg_3;
  wire [10:0]ram_reg_4;
  wire ram_reg_i_25_n_3;
  wire ram_reg_i_27_n_3;
  wire ram_reg_i_28_n_3;
  wire [3:0]\ret_8_reg_138_reg[3] ;
  wire \ret_8_reg_138_reg[3]_i_1_n_3 ;
  wire \ret_8_reg_138_reg[3]_i_1_n_4 ;
  wire \ret_8_reg_138_reg[3]_i_1_n_5 ;
  wire \ret_8_reg_138_reg[3]_i_1_n_6 ;
  wire [3:0]\ret_8_reg_138_reg[7] ;
  wire [8:0]\ret_8_reg_138_reg[7]_i_1_0 ;
  wire \ret_8_reg_138_reg[7]_i_1_n_3 ;
  wire \ret_8_reg_138_reg[7]_i_1_n_4 ;
  wire \ret_8_reg_138_reg[7]_i_1_n_5 ;
  wire \ret_8_reg_138_reg[7]_i_1_n_6 ;
  wire [3:0]\ret_reg_133_reg[3] ;
  wire [3:0]\ret_reg_133_reg[3]_0 ;
  wire \ret_reg_133_reg[3]_i_1__0_n_3 ;
  wire \ret_reg_133_reg[3]_i_1__0_n_4 ;
  wire \ret_reg_133_reg[3]_i_1__0_n_5 ;
  wire \ret_reg_133_reg[3]_i_1__0_n_6 ;
  wire \ret_reg_133_reg[3]_i_1_n_3 ;
  wire \ret_reg_133_reg[3]_i_1_n_4 ;
  wire \ret_reg_133_reg[3]_i_1_n_5 ;
  wire \ret_reg_133_reg[3]_i_1_n_6 ;
  wire [3:0]\ret_reg_133_reg[7] ;
  wire [3:0]\ret_reg_133_reg[7]_0 ;
  wire [8:0]\ret_reg_133_reg[7]_i_1_0 ;
  wire [8:0]\ret_reg_133_reg[7]_i_1__0_0 ;
  wire \ret_reg_133_reg[7]_i_1__0_n_3 ;
  wire \ret_reg_133_reg[7]_i_1__0_n_4 ;
  wire \ret_reg_133_reg[7]_i_1__0_n_5 ;
  wire \ret_reg_133_reg[7]_i_1__0_n_6 ;
  wire \ret_reg_133_reg[7]_i_1_n_3 ;
  wire \ret_reg_133_reg[7]_i_1_n_4 ;
  wire \ret_reg_133_reg[7]_i_1_n_5 ;
  wire \ret_reg_133_reg[7]_i_1_n_6 ;
  wire \src_buf1_V_2_reg_803_reg[6] ;
  wire [7:0]\src_buf1_V_2_reg_803_reg[7] ;
  wire [7:0]\src_buf1_V_2_reg_803_reg[7]_0 ;
  wire [3:0]\src_buf2_V_0_reg_355_reg[6] ;
  wire [0:0]\src_buf2_V_0_reg_355_reg[7] ;
  wire \src_buf2_V_2_reg_809_reg[6] ;
  wire [7:0]src_buf3_V_2_fu_620_p5;
  wire [0:0]tp_fu_102;
  wire [1:0]trunc_ln228_reg_747;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]\NLW_ret_8_reg_138_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ret_8_reg_138_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_ret_reg_133_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ret_reg_133_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_ret_reg_133_reg[8]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ret_reg_133_reg[8]_i_1__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \col_V_reg_245[12]_i_2 
       (.I0(\col_V_reg_245_reg[0] ),
        .I1(ram_reg_1),
        .I2(icmp_ln878_reg_689),
        .I3(img_in_data_empty_n),
        .O(E));
  LUT5 #(
    .INIT(32'h407F0000)) 
    out_pix_7_fu_106_p2_carry__0_i_1
       (.I0(\out_pix_7_reg_143_reg[9] [6]),
        .I1(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\out_pix_7_reg_143_reg[9]_0 [6]),
        .I4(D[6]),
        .O(\src_buf2_V_0_reg_355_reg[6] [3]));
  LUT5 #(
    .INIT(32'h407F0000)) 
    out_pix_7_fu_106_p2_carry__0_i_2
       (.I0(\out_pix_7_reg_143_reg[9] [5]),
        .I1(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\out_pix_7_reg_143_reg[9]_0 [5]),
        .I4(D[5]),
        .O(\src_buf2_V_0_reg_355_reg[6] [2]));
  LUT5 #(
    .INIT(32'h407F0000)) 
    out_pix_7_fu_106_p2_carry__0_i_3
       (.I0(\out_pix_7_reg_143_reg[9] [4]),
        .I1(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\out_pix_7_reg_143_reg[9]_0 [4]),
        .I4(D[4]),
        .O(\src_buf2_V_0_reg_355_reg[6] [1]));
  LUT5 #(
    .INIT(32'h407F0000)) 
    out_pix_7_fu_106_p2_carry__0_i_4
       (.I0(\out_pix_7_reg_143_reg[9] [3]),
        .I1(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\out_pix_7_reg_143_reg[9]_0 [3]),
        .I4(D[3]),
        .O(\src_buf2_V_0_reg_355_reg[6] [0]));
  LUT6 #(
    .INIT(64'h6669696999696969)) 
    out_pix_7_fu_106_p2_carry__0_i_5
       (.I0(\src_buf2_V_0_reg_355_reg[6] [3]),
        .I1(D[7]),
        .I2(\out_pix_7_reg_143_reg[9]_0 [7]),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I5(\out_pix_7_reg_143_reg[9] [7]),
        .O(\p_Val2_1_reg_305_reg[7] [3]));
  LUT6 #(
    .INIT(64'h6669696999696969)) 
    out_pix_7_fu_106_p2_carry__0_i_6
       (.I0(\src_buf2_V_0_reg_355_reg[6] [2]),
        .I1(D[6]),
        .I2(\out_pix_7_reg_143_reg[9]_0 [6]),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I5(\out_pix_7_reg_143_reg[9] [6]),
        .O(\p_Val2_1_reg_305_reg[7] [2]));
  LUT6 #(
    .INIT(64'h6669696999696969)) 
    out_pix_7_fu_106_p2_carry__0_i_7
       (.I0(\src_buf2_V_0_reg_355_reg[6] [1]),
        .I1(D[5]),
        .I2(\out_pix_7_reg_143_reg[9]_0 [5]),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I5(\out_pix_7_reg_143_reg[9] [5]),
        .O(\p_Val2_1_reg_305_reg[7] [1]));
  LUT6 #(
    .INIT(64'h6669696999696969)) 
    out_pix_7_fu_106_p2_carry__0_i_8
       (.I0(\src_buf2_V_0_reg_355_reg[6] [0]),
        .I1(D[4]),
        .I2(\out_pix_7_reg_143_reg[9]_0 [4]),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I5(\out_pix_7_reg_143_reg[9] [4]),
        .O(\p_Val2_1_reg_305_reg[7] [0]));
  LUT5 #(
    .INIT(32'hBF80FFFF)) 
    out_pix_7_fu_106_p2_carry__1_i_1
       (.I0(\out_pix_7_reg_143_reg[9] [7]),
        .I1(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\out_pix_7_reg_143_reg[9]_0 [7]),
        .I4(D[7]),
        .O(\src_buf2_V_0_reg_355_reg[7] ));
  LUT5 #(
    .INIT(32'h407F0000)) 
    out_pix_7_fu_106_p2_carry_i_1
       (.I0(\out_pix_7_reg_143_reg[9] [2]),
        .I1(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\out_pix_7_reg_143_reg[9]_0 [2]),
        .I4(D[2]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'h407F0000)) 
    out_pix_7_fu_106_p2_carry_i_2
       (.I0(\out_pix_7_reg_143_reg[9] [1]),
        .I1(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\out_pix_7_reg_143_reg[9]_0 [1]),
        .I4(D[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFFFF407F)) 
    out_pix_7_fu_106_p2_carry_i_3
       (.I0(\out_pix_7_reg_143_reg[9] [0]),
        .I1(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\out_pix_7_reg_143_reg[9]_0 [0]),
        .I4(D[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h6669696999696969)) 
    out_pix_7_fu_106_p2_carry_i_4
       (.I0(DI[2]),
        .I1(D[3]),
        .I2(\out_pix_7_reg_143_reg[9]_0 [3]),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I5(\out_pix_7_reg_143_reg[9] [3]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h6669696999696969)) 
    out_pix_7_fu_106_p2_carry_i_5
       (.I0(DI[1]),
        .I1(D[2]),
        .I2(\out_pix_7_reg_143_reg[9]_0 [2]),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I5(\out_pix_7_reg_143_reg[9] [2]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h6669696999696969)) 
    out_pix_7_fu_106_p2_carry_i_6
       (.I0(DI[0]),
        .I1(D[1]),
        .I2(\out_pix_7_reg_143_reg[9]_0 [1]),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I5(\out_pix_7_reg_143_reg[9] [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h407FBF80)) 
    out_pix_7_fu_106_p2_carry_i_7
       (.I0(\out_pix_7_reg_143_reg[9] [0]),
        .I1(icmp_ln878_2_reg_756_pp1_iter5_reg),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(\out_pix_7_reg_143_reg[9]_0 [0]),
        .I4(D[0]),
        .O(S[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "grp_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_fu_44/buf_V_0_U/cornerHarris_accel_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({buf_V_0_address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buf_V_0_d1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(buf_V_0_we1),
        .ENBWREN(buf_V_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(buf_V_0_load_reg_7820),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({buf_V_0_ce1,buf_V_0_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF02AA0200)) 
    ram_reg_i_1
       (.I0(ram_reg_0),
        .I1(trunc_ln228_reg_747[0]),
        .I2(trunc_ln228_reg_747[1]),
        .I3(cmp_i_i517_i_reg_743),
        .I4(ram_reg_i_25_n_3),
        .I5(E),
        .O(buf_V_0_we1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__0
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_i_27_n_3),
        .I2(ram_reg_4[4]),
        .O(buf_V_0_address1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__0
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_i_27_n_3),
        .I2(ram_reg_4[3]),
        .O(buf_V_0_address1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12__0
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_i_27_n_3),
        .I2(ram_reg_4[2]),
        .O(buf_V_0_address1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_i_27_n_3),
        .I2(ram_reg_4[1]),
        .O(buf_V_0_address1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_i_27_n_3),
        .I2(ram_reg_4[0]),
        .O(buf_V_0_address1[0]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_15
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I2(trunc_ln228_reg_747[1]),
        .I3(cmp_i_i517_i_reg_743),
        .I4(trunc_ln228_reg_747[0]),
        .I5(ram_reg_2[7]),
        .O(buf_V_0_d1[7]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_16
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I2(trunc_ln228_reg_747[1]),
        .I3(cmp_i_i517_i_reg_743),
        .I4(trunc_ln228_reg_747[0]),
        .I5(ram_reg_2[6]),
        .O(buf_V_0_d1[6]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_17
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I2(trunc_ln228_reg_747[1]),
        .I3(cmp_i_i517_i_reg_743),
        .I4(trunc_ln228_reg_747[0]),
        .I5(ram_reg_2[5]),
        .O(buf_V_0_d1[5]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_18
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I2(trunc_ln228_reg_747[1]),
        .I3(cmp_i_i517_i_reg_743),
        .I4(trunc_ln228_reg_747[0]),
        .I5(ram_reg_2[4]),
        .O(buf_V_0_d1[4]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_19
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I2(trunc_ln228_reg_747[1]),
        .I3(cmp_i_i517_i_reg_743),
        .I4(trunc_ln228_reg_747[0]),
        .I5(ram_reg_2[3]),
        .O(buf_V_0_d1[3]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_20
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I2(trunc_ln228_reg_747[1]),
        .I3(cmp_i_i517_i_reg_743),
        .I4(trunc_ln228_reg_747[0]),
        .I5(ram_reg_2[2]),
        .O(buf_V_0_d1[2]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_21__0
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I2(trunc_ln228_reg_747[1]),
        .I3(cmp_i_i517_i_reg_743),
        .I4(trunc_ln228_reg_747[0]),
        .I5(ram_reg_2[1]),
        .O(buf_V_0_d1[1]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_22
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I2(trunc_ln228_reg_747[1]),
        .I3(cmp_i_i517_i_reg_743),
        .I4(trunc_ln228_reg_747[0]),
        .I5(ram_reg_2[0]),
        .O(buf_V_0_d1[0]));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    ram_reg_i_23__0
       (.I0(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_block_pp1_stage0_01001__6),
        .I3(ram_reg_i_28_n_3),
        .I4(internal_empty_n_reg),
        .I5(ram_reg_1),
        .O(buf_V_0_ce1));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_25
       (.I0(bottom_fu_94[1]),
        .I1(bottom_fu_94[0]),
        .O(ram_reg_i_25_n_3));
  LUT6 #(
    .INIT(64'h11000000F0000000)) 
    ram_reg_i_27
       (.I0(trunc_ln228_reg_747[1]),
        .I1(trunc_ln228_reg_747[0]),
        .I2(ram_reg_i_25_n_3),
        .I3(icmp_ln878_2_reg_756_pp1_iter1_reg),
        .I4(ap_enable_reg_pp1_iter2),
        .I5(cmp_i_i517_i_reg_743),
        .O(ram_reg_i_27_n_3));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h1010101F)) 
    ram_reg_i_28
       (.I0(trunc_ln228_reg_747[0]),
        .I1(trunc_ln228_reg_747[1]),
        .I2(cmp_i_i517_i_reg_743),
        .I3(bottom_fu_94[1]),
        .I4(bottom_fu_94[0]),
        .O(ram_reg_i_28_n_3));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    ram_reg_i_29
       (.I0(img_in_data_empty_n),
        .I1(icmp_ln878_reg_689),
        .I2(ram_reg_1),
        .I3(\col_V_reg_245_reg[0] ),
        .O(internal_empty_n_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__0
       (.I0(ram_reg_3[10]),
        .I1(ram_reg_i_27_n_3),
        .I2(ram_reg_4[10]),
        .O(buf_V_0_address1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__0
       (.I0(ram_reg_3[9]),
        .I1(ram_reg_i_27_n_3),
        .I2(ram_reg_4[9]),
        .O(buf_V_0_address1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__0
       (.I0(ram_reg_3[8]),
        .I1(ram_reg_i_27_n_3),
        .I2(ram_reg_4[8]),
        .O(buf_V_0_address1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__0
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_i_27_n_3),
        .I2(ram_reg_4[7]),
        .O(buf_V_0_address1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__0
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_i_27_n_3),
        .I2(ram_reg_4[6]),
        .O(buf_V_0_address1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__0
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_i_27_n_3),
        .I2(ram_reg_4[5]),
        .O(buf_V_0_address1[5]));
  CARRY4 \ret_8_reg_138_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ret_8_reg_138_reg[3]_i_1_n_3 ,\ret_8_reg_138_reg[3]_i_1_n_4 ,\ret_8_reg_138_reg[3]_i_1_n_5 ,\ret_8_reg_138_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\mid_fu_98_reg[1] [3:0]),
        .O(\ret_8_reg_138_reg[7]_i_1_0 [3:0]),
        .S(\ret_8_reg_138_reg[3] ));
  CARRY4 \ret_8_reg_138_reg[7]_i_1 
       (.CI(\ret_8_reg_138_reg[3]_i_1_n_3 ),
        .CO({\ret_8_reg_138_reg[7]_i_1_n_3 ,\ret_8_reg_138_reg[7]_i_1_n_4 ,\ret_8_reg_138_reg[7]_i_1_n_5 ,\ret_8_reg_138_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\mid_fu_98_reg[1] [7:4]),
        .O(\ret_8_reg_138_reg[7]_i_1_0 [7:4]),
        .S(\ret_8_reg_138_reg[7] ));
  CARRY4 \ret_8_reg_138_reg[8]_i_1 
       (.CI(\ret_8_reg_138_reg[7]_i_1_n_3 ),
        .CO({\NLW_ret_8_reg_138_reg[8]_i_1_CO_UNCONNECTED [3:1],\ret_8_reg_138_reg[7]_i_1_0 [8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ret_8_reg_138_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \ret_reg_133_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ret_reg_133_reg[3]_i_1_n_3 ,\ret_reg_133_reg[3]_i_1_n_4 ,\ret_reg_133_reg[3]_i_1_n_5 ,\ret_reg_133_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(src_buf3_V_2_fu_620_p5[3:0]),
        .O(\ret_reg_133_reg[7]_i_1_0 [3:0]),
        .S(\ret_reg_133_reg[3] ));
  CARRY4 \ret_reg_133_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\ret_reg_133_reg[3]_i_1__0_n_3 ,\ret_reg_133_reg[3]_i_1__0_n_4 ,\ret_reg_133_reg[3]_i_1__0_n_5 ,\ret_reg_133_reg[3]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI(src_buf3_V_2_fu_620_p5[3:0]),
        .O(\ret_reg_133_reg[7]_i_1__0_0 [3:0]),
        .S(\ret_reg_133_reg[3]_0 ));
  CARRY4 \ret_reg_133_reg[7]_i_1 
       (.CI(\ret_reg_133_reg[3]_i_1_n_3 ),
        .CO({\ret_reg_133_reg[7]_i_1_n_3 ,\ret_reg_133_reg[7]_i_1_n_4 ,\ret_reg_133_reg[7]_i_1_n_5 ,\ret_reg_133_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(src_buf3_V_2_fu_620_p5[7:4]),
        .O(\ret_reg_133_reg[7]_i_1_0 [7:4]),
        .S(\ret_reg_133_reg[7] ));
  CARRY4 \ret_reg_133_reg[7]_i_1__0 
       (.CI(\ret_reg_133_reg[3]_i_1__0_n_3 ),
        .CO({\ret_reg_133_reg[7]_i_1__0_n_3 ,\ret_reg_133_reg[7]_i_1__0_n_4 ,\ret_reg_133_reg[7]_i_1__0_n_5 ,\ret_reg_133_reg[7]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI(src_buf3_V_2_fu_620_p5[7:4]),
        .O(\ret_reg_133_reg[7]_i_1__0_0 [7:4]),
        .S(\ret_reg_133_reg[7]_0 ));
  CARRY4 \ret_reg_133_reg[8]_i_1 
       (.CI(\ret_reg_133_reg[7]_i_1_n_3 ),
        .CO({\NLW_ret_reg_133_reg[8]_i_1_CO_UNCONNECTED [3:1],\ret_reg_133_reg[7]_i_1_0 [8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ret_reg_133_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \ret_reg_133_reg[8]_i_1__0 
       (.CI(\ret_reg_133_reg[7]_i_1__0_n_3 ),
        .CO({\NLW_ret_reg_133_reg[8]_i_1__0_CO_UNCONNECTED [3:1],\ret_reg_133_reg[7]_i_1__0_0 [8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ret_reg_133_reg[8]_i_1__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_V_2_reg_803[0]_i_1 
       (.I0(\src_buf1_V_2_reg_803_reg[6] ),
        .I1(DOBDO[0]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [0]),
        .I3(\src_buf1_V_2_reg_803_reg[7]_0 [0]),
        .I4(tp_fu_102),
        .O(\mid_fu_98_reg[1] [0]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_V_2_reg_803[1]_i_1 
       (.I0(\src_buf1_V_2_reg_803_reg[6] ),
        .I1(DOBDO[1]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [1]),
        .I3(\src_buf1_V_2_reg_803_reg[7]_0 [1]),
        .I4(tp_fu_102),
        .O(\mid_fu_98_reg[1] [1]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_V_2_reg_803[2]_i_1 
       (.I0(\src_buf1_V_2_reg_803_reg[6] ),
        .I1(DOBDO[2]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [2]),
        .I3(\src_buf1_V_2_reg_803_reg[7]_0 [2]),
        .I4(tp_fu_102),
        .O(\mid_fu_98_reg[1] [2]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_V_2_reg_803[3]_i_1 
       (.I0(\src_buf1_V_2_reg_803_reg[6] ),
        .I1(DOBDO[3]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [3]),
        .I3(\src_buf1_V_2_reg_803_reg[7]_0 [3]),
        .I4(tp_fu_102),
        .O(\mid_fu_98_reg[1] [3]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_V_2_reg_803[4]_i_1 
       (.I0(\src_buf1_V_2_reg_803_reg[6] ),
        .I1(DOBDO[4]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [4]),
        .I3(\src_buf1_V_2_reg_803_reg[7]_0 [4]),
        .I4(tp_fu_102),
        .O(\mid_fu_98_reg[1] [4]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_V_2_reg_803[5]_i_1 
       (.I0(\src_buf1_V_2_reg_803_reg[6] ),
        .I1(DOBDO[5]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [5]),
        .I3(\src_buf1_V_2_reg_803_reg[7]_0 [5]),
        .I4(tp_fu_102),
        .O(\mid_fu_98_reg[1] [5]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_V_2_reg_803[6]_i_1 
       (.I0(\src_buf1_V_2_reg_803_reg[6] ),
        .I1(DOBDO[6]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [6]),
        .I3(\src_buf1_V_2_reg_803_reg[7]_0 [6]),
        .I4(tp_fu_102),
        .O(\mid_fu_98_reg[1] [6]));
  LUT5 #(
    .INIT(32'hFF00E4E4)) 
    \src_buf1_V_2_reg_803[7]_i_2 
       (.I0(\src_buf1_V_2_reg_803_reg[6] ),
        .I1(DOBDO[7]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [7]),
        .I3(\src_buf1_V_2_reg_803_reg[7]_0 [7]),
        .I4(tp_fu_102),
        .O(\mid_fu_98_reg[1] [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_V_2_reg_809[0]_i_1 
       (.I0(\src_buf2_V_2_reg_809_reg[6] ),
        .I1(DOBDO[0]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [0]),
        .I3(\src_buf1_V_2_reg_803_reg[6] ),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_V_2_reg_809[1]_i_1 
       (.I0(\src_buf2_V_2_reg_809_reg[6] ),
        .I1(DOBDO[1]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [1]),
        .I3(\src_buf1_V_2_reg_803_reg[6] ),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_V_2_reg_809[2]_i_1 
       (.I0(\src_buf2_V_2_reg_809_reg[6] ),
        .I1(DOBDO[2]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [2]),
        .I3(\src_buf1_V_2_reg_803_reg[6] ),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_V_2_reg_809[3]_i_1 
       (.I0(\src_buf2_V_2_reg_809_reg[6] ),
        .I1(DOBDO[3]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [3]),
        .I3(\src_buf1_V_2_reg_803_reg[6] ),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_V_2_reg_809[4]_i_1 
       (.I0(\src_buf2_V_2_reg_809_reg[6] ),
        .I1(DOBDO[4]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [4]),
        .I3(\src_buf1_V_2_reg_803_reg[6] ),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_V_2_reg_809[5]_i_1 
       (.I0(\src_buf2_V_2_reg_809_reg[6] ),
        .I1(DOBDO[5]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [5]),
        .I3(\src_buf1_V_2_reg_803_reg[6] ),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_V_2_reg_809[6]_i_1 
       (.I0(\src_buf2_V_2_reg_809_reg[6] ),
        .I1(DOBDO[6]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [6]),
        .I3(\src_buf1_V_2_reg_803_reg[6] ),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf2_V_2_reg_809[7]_i_1 
       (.I0(\src_buf2_V_2_reg_809_reg[6] ),
        .I1(DOBDO[7]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [7]),
        .I3(\src_buf1_V_2_reg_803_reg[6] ),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_V_2_reg_815[0]_i_1 
       (.I0(bottom_fu_94[0]),
        .I1(DOBDO[0]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [0]),
        .I3(bottom_fu_94[1]),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [0]),
        .O(src_buf3_V_2_fu_620_p5[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_V_2_reg_815[1]_i_1 
       (.I0(bottom_fu_94[0]),
        .I1(DOBDO[1]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [1]),
        .I3(bottom_fu_94[1]),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [1]),
        .O(src_buf3_V_2_fu_620_p5[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_V_2_reg_815[2]_i_1 
       (.I0(bottom_fu_94[0]),
        .I1(DOBDO[2]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [2]),
        .I3(bottom_fu_94[1]),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [2]),
        .O(src_buf3_V_2_fu_620_p5[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_V_2_reg_815[3]_i_1 
       (.I0(bottom_fu_94[0]),
        .I1(DOBDO[3]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [3]),
        .I3(bottom_fu_94[1]),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [3]),
        .O(src_buf3_V_2_fu_620_p5[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_V_2_reg_815[4]_i_1 
       (.I0(bottom_fu_94[0]),
        .I1(DOBDO[4]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [4]),
        .I3(bottom_fu_94[1]),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [4]),
        .O(src_buf3_V_2_fu_620_p5[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_V_2_reg_815[5]_i_1 
       (.I0(bottom_fu_94[0]),
        .I1(DOBDO[5]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [5]),
        .I3(bottom_fu_94[1]),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [5]),
        .O(src_buf3_V_2_fu_620_p5[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_V_2_reg_815[6]_i_1 
       (.I0(bottom_fu_94[0]),
        .I1(DOBDO[6]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [6]),
        .I3(bottom_fu_94[1]),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [6]),
        .O(src_buf3_V_2_fu_620_p5[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \src_buf3_V_2_reg_815[7]_i_1 
       (.I0(bottom_fu_94[0]),
        .I1(DOBDO[7]),
        .I2(\src_buf1_V_2_reg_803_reg[7] [7]),
        .I3(bottom_fu_94[1]),
        .I4(\src_buf1_V_2_reg_803_reg[7]_0 [7]),
        .O(src_buf3_V_2_fu_620_p5[7]));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20
   (internal_empty_n_reg,
    CO,
    Q,
    \mOutPtr_reg[0] ,
    mOutPtr110_out,
    E,
    ap_enable_reg_pp0_iter1_reg_0,
    \tmp_dst_V_reg_251_reg[15]_0 ,
    ap_clk,
    SS,
    gradx1_mat_data_dout,
    gradx1_mat_data_empty_n,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read,
    gradx_2_data_full_n,
    \mOutPtr_reg[0]_1 ,
    D,
    SR,
    \img_width_read_reg_207_reg[10]_0 ,
    gradx1_mat_411_dout,
    \val_V_reg_240_reg[3]_0 ,
    \val_V_reg_240_reg[15]_0 ,
    \val_V_reg_240_reg[15]_1 );
  output internal_empty_n_reg;
  output [0:0]CO;
  output [2:0]Q;
  output \mOutPtr_reg[0] ;
  output mOutPtr110_out;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [15:0]\tmp_dst_V_reg_251_reg[15]_0 ;
  input ap_clk;
  input [0:0]SS;
  input [10:0]gradx1_mat_data_dout;
  input gradx1_mat_data_empty_n;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read;
  input gradx_2_data_full_n;
  input \mOutPtr_reg[0]_1 ;
  input [10:0]D;
  input [0:0]SR;
  input [10:0]\img_width_read_reg_207_reg[10]_0 ;
  input [0:0]gradx1_mat_411_dout;
  input \val_V_reg_240_reg[3]_0 ;
  input [9:0]\val_V_reg_240_reg[15]_0 ;
  input [9:0]\val_V_reg_240_reg[15]_1 ;

  wire [9:0]A;
  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_3__1_n_3 ;
  wire \ap_CS_fsm[2]_i_4__1_n_3 ;
  wire \ap_CS_fsm[2]_i_5__1_n_3 ;
  wire \ap_CS_fsm[2]_i_6__1_n_3 ;
  wire \ap_CS_fsm[3]_i_2__1_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_6 ;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6_i_1_n_3;
  wire ap_enable_reg_pp0_iter6_reg_n_3;
  wire ap_rst_n;
  wire [10:0]col_V_1_fu_152_p2;
  wire col_V_reg_124;
  wire col_V_reg_1240;
  wire \col_V_reg_124[10]_i_5_n_3 ;
  wire \col_V_reg_124[10]_i_6_n_3 ;
  wire \col_V_reg_124[10]_i_7_n_3 ;
  wire \col_V_reg_124[10]_i_8_n_3 ;
  wire \col_V_reg_124[10]_i_9_n_3 ;
  wire [10:0]col_V_reg_124_reg;
  wire \col_V_reg_124_reg[10]_i_4_n_4 ;
  wire \col_V_reg_124_reg[10]_i_4_n_5 ;
  wire \col_V_reg_124_reg[10]_i_4_n_6 ;
  wire [0:0]gradx1_mat_411_dout;
  wire [10:0]gradx1_mat_data_dout;
  wire gradx1_mat_data_empty_n;
  wire gradx_2_data_full_n;
  wire \icmp_ln97_reg_226[0]_i_1_n_3 ;
  wire icmp_ln97_reg_226_pp0_iter1_reg;
  wire \icmp_ln97_reg_226_pp0_iter1_reg[0]_i_1_n_3 ;
  wire \icmp_ln97_reg_226_pp0_iter3_reg_reg[0]_srl2_n_3 ;
  wire icmp_ln97_reg_226_pp0_iter4_reg;
  wire icmp_ln97_reg_226_pp0_iter5_reg;
  wire \icmp_ln97_reg_226_reg_n_3_[0] ;
  wire [10:0]img_height_read_reg_202;
  wire [10:0]img_width_read_reg_207;
  wire [10:0]\img_width_read_reg_207_reg[10]_0 ;
  wire internal_empty_n_reg;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_2__3_n_3 ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire mul_mul_16s_16s_22_4_1_U106_n_10;
  wire mul_mul_16s_16s_22_4_1_U106_n_11;
  wire mul_mul_16s_16s_22_4_1_U106_n_12;
  wire mul_mul_16s_16s_22_4_1_U106_n_13;
  wire mul_mul_16s_16s_22_4_1_U106_n_14;
  wire mul_mul_16s_16s_22_4_1_U106_n_15;
  wire mul_mul_16s_16s_22_4_1_U106_n_16;
  wire mul_mul_16s_16s_22_4_1_U106_n_17;
  wire mul_mul_16s_16s_22_4_1_U106_n_18;
  wire mul_mul_16s_16s_22_4_1_U106_n_3;
  wire mul_mul_16s_16s_22_4_1_U106_n_4;
  wire mul_mul_16s_16s_22_4_1_U106_n_5;
  wire mul_mul_16s_16s_22_4_1_U106_n_6;
  wire mul_mul_16s_16s_22_4_1_U106_n_7;
  wire mul_mul_16s_16s_22_4_1_U106_n_8;
  wire mul_mul_16s_16s_22_4_1_U106_n_9;
  wire p_4_in;
  wire [10:0]row_V_1_fu_141_p2;
  wire [10:0]row_V_1_reg_212;
  wire \row_V_1_reg_212[10]_i_2_n_3 ;
  wire \row_V_reg_113_reg_n_3_[0] ;
  wire \row_V_reg_113_reg_n_3_[10] ;
  wire \row_V_reg_113_reg_n_3_[1] ;
  wire \row_V_reg_113_reg_n_3_[2] ;
  wire \row_V_reg_113_reg_n_3_[3] ;
  wire \row_V_reg_113_reg_n_3_[4] ;
  wire \row_V_reg_113_reg_n_3_[5] ;
  wire \row_V_reg_113_reg_n_3_[6] ;
  wire \row_V_reg_113_reg_n_3_[7] ;
  wire \row_V_reg_113_reg_n_3_[8] ;
  wire \row_V_reg_113_reg_n_3_[9] ;
  wire [15:0]src_buf_V_0_reg_230;
  wire src_buf_V_0_reg_2300;
  wire tmp_dst_V_reg_2510;
  wire [15:0]\tmp_dst_V_reg_251_reg[15]_0 ;
  wire [15:0]val_V_reg_240;
  wire \val_V_reg_240[11]_i_2_n_3 ;
  wire \val_V_reg_240[11]_i_3_n_3 ;
  wire \val_V_reg_240[11]_i_4_n_3 ;
  wire \val_V_reg_240[11]_i_5_n_3 ;
  wire \val_V_reg_240[15]_i_2_n_3 ;
  wire \val_V_reg_240[15]_i_3_n_3 ;
  wire \val_V_reg_240[15]_i_4_n_3 ;
  wire \val_V_reg_240[15]_i_5_n_3 ;
  wire \val_V_reg_240[3]_i_2_n_3 ;
  wire \val_V_reg_240[3]_i_3_n_3 ;
  wire \val_V_reg_240[3]_i_4_n_3 ;
  wire \val_V_reg_240[7]_i_2_n_3 ;
  wire \val_V_reg_240[7]_i_3_n_3 ;
  wire \val_V_reg_240[7]_i_4_n_3 ;
  wire \val_V_reg_240[7]_i_5_n_3 ;
  wire \val_V_reg_240_reg[11]_i_1_n_10 ;
  wire \val_V_reg_240_reg[11]_i_1_n_3 ;
  wire \val_V_reg_240_reg[11]_i_1_n_4 ;
  wire \val_V_reg_240_reg[11]_i_1_n_5 ;
  wire \val_V_reg_240_reg[11]_i_1_n_6 ;
  wire \val_V_reg_240_reg[11]_i_1_n_7 ;
  wire \val_V_reg_240_reg[11]_i_1_n_8 ;
  wire \val_V_reg_240_reg[11]_i_1_n_9 ;
  wire [9:0]\val_V_reg_240_reg[15]_0 ;
  wire [9:0]\val_V_reg_240_reg[15]_1 ;
  wire \val_V_reg_240_reg[15]_i_1_n_10 ;
  wire \val_V_reg_240_reg[15]_i_1_n_4 ;
  wire \val_V_reg_240_reg[15]_i_1_n_5 ;
  wire \val_V_reg_240_reg[15]_i_1_n_6 ;
  wire \val_V_reg_240_reg[15]_i_1_n_7 ;
  wire \val_V_reg_240_reg[15]_i_1_n_8 ;
  wire \val_V_reg_240_reg[15]_i_1_n_9 ;
  wire \val_V_reg_240_reg[3]_0 ;
  wire \val_V_reg_240_reg[3]_i_1_n_10 ;
  wire \val_V_reg_240_reg[3]_i_1_n_3 ;
  wire \val_V_reg_240_reg[3]_i_1_n_4 ;
  wire \val_V_reg_240_reg[3]_i_1_n_5 ;
  wire \val_V_reg_240_reg[3]_i_1_n_6 ;
  wire \val_V_reg_240_reg[3]_i_1_n_7 ;
  wire \val_V_reg_240_reg[3]_i_1_n_8 ;
  wire \val_V_reg_240_reg[3]_i_1_n_9 ;
  wire \val_V_reg_240_reg[7]_i_1_n_10 ;
  wire \val_V_reg_240_reg[7]_i_1_n_3 ;
  wire \val_V_reg_240_reg[7]_i_1_n_4 ;
  wire \val_V_reg_240_reg[7]_i_1_n_5 ;
  wire \val_V_reg_240_reg[7]_i_1_n_6 ;
  wire \val_V_reg_240_reg[7]_i_1_n_7 ;
  wire \val_V_reg_240_reg[7]_i_1_n_8 ;
  wire \val_V_reg_240_reg[7]_i_1_n_9 ;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_col_V_reg_124_reg[10]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_val_V_reg_240_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2020200020202020)) 
    \SRL_SIG[0][15]_i_1__7 
       (.I0(gradx_2_data_full_n),
        .I1(icmp_ln97_reg_226_pp0_iter5_reg),
        .I2(ap_enable_reg_pp0_iter6_reg_n_3),
        .I3(\icmp_ln97_reg_226_reg_n_3_[0] ),
        .I4(gradx1_mat_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(E));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(CO),
        .I1(Q[1]),
        .I2(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0_img_width_read),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(CO),
        .I3(Q[1]),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(\row_V_reg_113_reg_n_3_[9] ),
        .I1(img_height_read_reg_202[9]),
        .I2(img_height_read_reg_202[10]),
        .I3(\row_V_reg_113_reg_n_3_[10] ),
        .O(\ap_CS_fsm[2]_i_3__1_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(\row_V_reg_113_reg_n_3_[7] ),
        .I1(img_height_read_reg_202[7]),
        .I2(\row_V_reg_113_reg_n_3_[6] ),
        .I3(img_height_read_reg_202[6]),
        .I4(img_height_read_reg_202[8]),
        .I5(\row_V_reg_113_reg_n_3_[8] ),
        .O(\ap_CS_fsm[2]_i_4__1_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(\row_V_reg_113_reg_n_3_[4] ),
        .I1(img_height_read_reg_202[4]),
        .I2(\row_V_reg_113_reg_n_3_[3] ),
        .I3(img_height_read_reg_202[3]),
        .I4(img_height_read_reg_202[5]),
        .I5(\row_V_reg_113_reg_n_3_[5] ),
        .O(\ap_CS_fsm[2]_i_5__1_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(\row_V_reg_113_reg_n_3_[1] ),
        .I1(img_height_read_reg_202[1]),
        .I2(\row_V_reg_113_reg_n_3_[0] ),
        .I3(img_height_read_reg_202[0]),
        .I4(img_height_read_reg_202[2]),
        .I5(\row_V_reg_113_reg_n_3_[2] ),
        .O(\ap_CS_fsm[2]_i_6__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0040004000FF0040)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_enable_reg_pp0_iter6_reg_n_3),
        .I5(ap_enable_reg_pp0_iter5),
        .O(\ap_CS_fsm[3]_i_2__1_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__1 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__1_n_4 ,\ap_CS_fsm_reg[2]_i_2__1_n_5 ,\ap_CS_fsm_reg[2]_i_2__1_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_3__1_n_3 ,\ap_CS_fsm[2]_i_4__1_n_3 ,\ap_CS_fsm[2]_i_5__1_n_3 ,\ap_CS_fsm[2]_i_6__1_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(p_4_in),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  LUT6 #(
    .INIT(64'hC0A000A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter6_i_1
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter6_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(CO),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter6_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter6_reg_n_3),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \col_V_reg_124[0]_i_1 
       (.I0(col_V_reg_124_reg[0]),
        .O(col_V_1_fu_152_p2[0]));
  LUT6 #(
    .INIT(64'h4444444444044444)) 
    \col_V_reg_124[10]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(col_V_reg_124));
  LUT4 #(
    .INIT(16'h0400)) 
    \col_V_reg_124[10]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(col_V_reg_1240));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_V_reg_124[10]_i_3 
       (.I0(col_V_reg_124_reg[8]),
        .I1(col_V_reg_124_reg[6]),
        .I2(\col_V_reg_124[10]_i_5_n_3 ),
        .I3(col_V_reg_124_reg[7]),
        .I4(col_V_reg_124_reg[9]),
        .I5(col_V_reg_124_reg[10]),
        .O(col_V_1_fu_152_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col_V_reg_124[10]_i_5 
       (.I0(col_V_reg_124_reg[5]),
        .I1(col_V_reg_124_reg[3]),
        .I2(col_V_reg_124_reg[1]),
        .I3(col_V_reg_124_reg[0]),
        .I4(col_V_reg_124_reg[2]),
        .I5(col_V_reg_124_reg[4]),
        .O(\col_V_reg_124[10]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \col_V_reg_124[10]_i_6 
       (.I0(col_V_reg_124_reg[9]),
        .I1(img_width_read_reg_207[9]),
        .I2(img_width_read_reg_207[10]),
        .I3(col_V_reg_124_reg[10]),
        .O(\col_V_reg_124[10]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_V_reg_124[10]_i_7 
       (.I0(col_V_reg_124_reg[7]),
        .I1(img_width_read_reg_207[7]),
        .I2(col_V_reg_124_reg[6]),
        .I3(img_width_read_reg_207[6]),
        .I4(col_V_reg_124_reg[8]),
        .I5(img_width_read_reg_207[8]),
        .O(\col_V_reg_124[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_V_reg_124[10]_i_8 
       (.I0(col_V_reg_124_reg[4]),
        .I1(img_width_read_reg_207[4]),
        .I2(col_V_reg_124_reg[3]),
        .I3(img_width_read_reg_207[3]),
        .I4(col_V_reg_124_reg[5]),
        .I5(img_width_read_reg_207[5]),
        .O(\col_V_reg_124[10]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_V_reg_124[10]_i_9 
       (.I0(col_V_reg_124_reg[1]),
        .I1(img_width_read_reg_207[1]),
        .I2(col_V_reg_124_reg[0]),
        .I3(img_width_read_reg_207[0]),
        .I4(col_V_reg_124_reg[2]),
        .I5(img_width_read_reg_207[2]),
        .O(\col_V_reg_124[10]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_V_reg_124[1]_i_1 
       (.I0(col_V_reg_124_reg[0]),
        .I1(col_V_reg_124_reg[1]),
        .O(col_V_1_fu_152_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_V_reg_124[2]_i_1 
       (.I0(col_V_reg_124_reg[0]),
        .I1(col_V_reg_124_reg[1]),
        .I2(col_V_reg_124_reg[2]),
        .O(col_V_1_fu_152_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_V_reg_124[3]_i_1 
       (.I0(col_V_reg_124_reg[1]),
        .I1(col_V_reg_124_reg[0]),
        .I2(col_V_reg_124_reg[2]),
        .I3(col_V_reg_124_reg[3]),
        .O(col_V_1_fu_152_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_V_reg_124[4]_i_1 
       (.I0(col_V_reg_124_reg[2]),
        .I1(col_V_reg_124_reg[0]),
        .I2(col_V_reg_124_reg[1]),
        .I3(col_V_reg_124_reg[3]),
        .I4(col_V_reg_124_reg[4]),
        .O(col_V_1_fu_152_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_V_reg_124[5]_i_1 
       (.I0(col_V_reg_124_reg[3]),
        .I1(col_V_reg_124_reg[1]),
        .I2(col_V_reg_124_reg[0]),
        .I3(col_V_reg_124_reg[2]),
        .I4(col_V_reg_124_reg[4]),
        .I5(col_V_reg_124_reg[5]),
        .O(col_V_1_fu_152_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_V_reg_124[6]_i_1 
       (.I0(\col_V_reg_124[10]_i_5_n_3 ),
        .I1(col_V_reg_124_reg[6]),
        .O(col_V_1_fu_152_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_V_reg_124[7]_i_1 
       (.I0(\col_V_reg_124[10]_i_5_n_3 ),
        .I1(col_V_reg_124_reg[6]),
        .I2(col_V_reg_124_reg[7]),
        .O(col_V_1_fu_152_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_V_reg_124[8]_i_1 
       (.I0(col_V_reg_124_reg[6]),
        .I1(\col_V_reg_124[10]_i_5_n_3 ),
        .I2(col_V_reg_124_reg[7]),
        .I3(col_V_reg_124_reg[8]),
        .O(col_V_1_fu_152_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_V_reg_124[9]_i_1 
       (.I0(col_V_reg_124_reg[7]),
        .I1(\col_V_reg_124[10]_i_5_n_3 ),
        .I2(col_V_reg_124_reg[6]),
        .I3(col_V_reg_124_reg[8]),
        .I4(col_V_reg_124_reg[9]),
        .O(col_V_1_fu_152_p2[9]));
  FDRE \col_V_reg_124_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_1240),
        .D(col_V_1_fu_152_p2[0]),
        .Q(col_V_reg_124_reg[0]),
        .R(col_V_reg_124));
  FDRE \col_V_reg_124_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_1240),
        .D(col_V_1_fu_152_p2[10]),
        .Q(col_V_reg_124_reg[10]),
        .R(col_V_reg_124));
  CARRY4 \col_V_reg_124_reg[10]_i_4 
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,\col_V_reg_124_reg[10]_i_4_n_4 ,\col_V_reg_124_reg[10]_i_4_n_5 ,\col_V_reg_124_reg[10]_i_4_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_col_V_reg_124_reg[10]_i_4_O_UNCONNECTED [3:0]),
        .S({\col_V_reg_124[10]_i_6_n_3 ,\col_V_reg_124[10]_i_7_n_3 ,\col_V_reg_124[10]_i_8_n_3 ,\col_V_reg_124[10]_i_9_n_3 }));
  FDRE \col_V_reg_124_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_1240),
        .D(col_V_1_fu_152_p2[1]),
        .Q(col_V_reg_124_reg[1]),
        .R(col_V_reg_124));
  FDRE \col_V_reg_124_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_1240),
        .D(col_V_1_fu_152_p2[2]),
        .Q(col_V_reg_124_reg[2]),
        .R(col_V_reg_124));
  FDRE \col_V_reg_124_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_1240),
        .D(col_V_1_fu_152_p2[3]),
        .Q(col_V_reg_124_reg[3]),
        .R(col_V_reg_124));
  FDRE \col_V_reg_124_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_1240),
        .D(col_V_1_fu_152_p2[4]),
        .Q(col_V_reg_124_reg[4]),
        .R(col_V_reg_124));
  FDRE \col_V_reg_124_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_1240),
        .D(col_V_1_fu_152_p2[5]),
        .Q(col_V_reg_124_reg[5]),
        .R(col_V_reg_124));
  FDRE \col_V_reg_124_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_1240),
        .D(col_V_1_fu_152_p2[6]),
        .Q(col_V_reg_124_reg[6]),
        .R(col_V_reg_124));
  FDRE \col_V_reg_124_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_1240),
        .D(col_V_1_fu_152_p2[7]),
        .Q(col_V_reg_124_reg[7]),
        .R(col_V_reg_124));
  FDRE \col_V_reg_124_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_1240),
        .D(col_V_1_fu_152_p2[8]),
        .Q(col_V_reg_124_reg[8]),
        .R(col_V_reg_124));
  FDRE \col_V_reg_124_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_1240),
        .D(col_V_1_fu_152_p2[9]),
        .Q(col_V_reg_124_reg[9]),
        .R(col_V_reg_124));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln97_reg_226[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\icmp_ln97_reg_226_reg_n_3_[0] ),
        .O(\icmp_ln97_reg_226[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln97_reg_226_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln97_reg_226_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(icmp_ln97_reg_226_pp0_iter1_reg),
        .O(\icmp_ln97_reg_226_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln97_reg_226_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln97_reg_226_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(icmp_ln97_reg_226_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0/icmp_ln97_reg_226_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_20_U0/icmp_ln97_reg_226_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln97_reg_226_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln97_reg_226_pp0_iter1_reg),
        .Q(\icmp_ln97_reg_226_pp0_iter3_reg_reg[0]_srl2_n_3 ));
  FDRE \icmp_ln97_reg_226_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln97_reg_226_pp0_iter3_reg_reg[0]_srl2_n_3 ),
        .Q(icmp_ln97_reg_226_pp0_iter4_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFB00FBFBFBFB)) 
    \icmp_ln97_reg_226_pp0_iter5_reg[0]_i_1 
       (.I0(icmp_ln97_reg_226_pp0_iter5_reg),
        .I1(ap_enable_reg_pp0_iter6_reg_n_3),
        .I2(gradx_2_data_full_n),
        .I3(\icmp_ln97_reg_226_reg_n_3_[0] ),
        .I4(gradx1_mat_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln97_reg_226_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln97_reg_226_pp0_iter4_reg),
        .Q(icmp_ln97_reg_226_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln97_reg_226_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln97_reg_226[0]_i_1_n_3 ),
        .Q(\icmp_ln97_reg_226_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \img_height_read_reg_202_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(img_height_read_reg_202[0]),
        .R(1'b0));
  FDRE \img_height_read_reg_202_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(img_height_read_reg_202[10]),
        .R(1'b0));
  FDRE \img_height_read_reg_202_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(img_height_read_reg_202[1]),
        .R(1'b0));
  FDRE \img_height_read_reg_202_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(img_height_read_reg_202[2]),
        .R(1'b0));
  FDRE \img_height_read_reg_202_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(img_height_read_reg_202[3]),
        .R(1'b0));
  FDRE \img_height_read_reg_202_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(img_height_read_reg_202[4]),
        .R(1'b0));
  FDRE \img_height_read_reg_202_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(img_height_read_reg_202[5]),
        .R(1'b0));
  FDRE \img_height_read_reg_202_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(img_height_read_reg_202[6]),
        .R(1'b0));
  FDRE \img_height_read_reg_202_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(img_height_read_reg_202[7]),
        .R(1'b0));
  FDRE \img_height_read_reg_202_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(img_height_read_reg_202[8]),
        .R(1'b0));
  FDRE \img_height_read_reg_202_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(img_height_read_reg_202[9]),
        .R(1'b0));
  FDRE \img_width_read_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_207_reg[10]_0 [0]),
        .Q(img_width_read_reg_207[0]),
        .R(1'b0));
  FDRE \img_width_read_reg_207_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_207_reg[10]_0 [10]),
        .Q(img_width_read_reg_207[10]),
        .R(1'b0));
  FDRE \img_width_read_reg_207_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_207_reg[10]_0 [1]),
        .Q(img_width_read_reg_207[1]),
        .R(1'b0));
  FDRE \img_width_read_reg_207_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_207_reg[10]_0 [2]),
        .Q(img_width_read_reg_207[2]),
        .R(1'b0));
  FDRE \img_width_read_reg_207_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_207_reg[10]_0 [3]),
        .Q(img_width_read_reg_207[3]),
        .R(1'b0));
  FDRE \img_width_read_reg_207_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_207_reg[10]_0 [4]),
        .Q(img_width_read_reg_207[4]),
        .R(1'b0));
  FDRE \img_width_read_reg_207_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_207_reg[10]_0 [5]),
        .Q(img_width_read_reg_207[5]),
        .R(1'b0));
  FDRE \img_width_read_reg_207_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_207_reg[10]_0 [6]),
        .Q(img_width_read_reg_207[6]),
        .R(1'b0));
  FDRE \img_width_read_reg_207_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_207_reg[10]_0 [7]),
        .Q(img_width_read_reg_207[7]),
        .R(1'b0));
  FDRE \img_width_read_reg_207_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_207_reg[10]_0 [8]),
        .Q(img_width_read_reg_207[8]),
        .R(1'b0));
  FDRE \img_width_read_reg_207_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_207_reg[10]_0 [9]),
        .Q(img_width_read_reg_207[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr[0]_i_2__3_n_3 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h5655555555555555)) 
    \mOutPtr[0]_i_2__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(ap_block_pp0_stage0_11001),
        .I2(\icmp_ln97_reg_226_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(gradx1_mat_data_empty_n),
        .O(\mOutPtr[0]_i_2__3_n_3 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \mOutPtr[1]_i_2__7 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(\icmp_ln97_reg_226_reg_n_3_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(gradx1_mat_data_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFFFF02FFFFFFFFFF)) 
    \mOutPtr[1]_i_2__9 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(gradx1_mat_data_empty_n),
        .I2(\icmp_ln97_reg_226_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter6_reg_n_3),
        .I4(icmp_ln97_reg_226_pp0_iter5_reg),
        .I5(gradx_2_data_full_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFF7F)) 
    \mOutPtr[1]_i_3__8 
       (.I0(gradx1_mat_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln97_reg_226_reg_n_3_[0] ),
        .I4(ap_block_pp0_stage0_11001),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_16s_16s_22_4_1_48 mul_mul_16s_16s_22_4_1_U106
       (.A(A),
        .D({mul_mul_16s_16s_22_4_1_U106_n_3,mul_mul_16s_16s_22_4_1_U106_n_4,mul_mul_16s_16s_22_4_1_U106_n_5,mul_mul_16s_16s_22_4_1_U106_n_6,mul_mul_16s_16s_22_4_1_U106_n_7,mul_mul_16s_16s_22_4_1_U106_n_8,mul_mul_16s_16s_22_4_1_U106_n_9,mul_mul_16s_16s_22_4_1_U106_n_10,mul_mul_16s_16s_22_4_1_U106_n_11,mul_mul_16s_16s_22_4_1_U106_n_12,mul_mul_16s_16s_22_4_1_U106_n_13,mul_mul_16s_16s_22_4_1_U106_n_14,mul_mul_16s_16s_22_4_1_U106_n_15,mul_mul_16s_16s_22_4_1_U106_n_16,mul_mul_16s_16s_22_4_1_U106_n_17,mul_mul_16s_16s_22_4_1_U106_n_18}),
        .Q(val_V_reg_240[15:10]),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .gradx1_mat_data_empty_n(gradx1_mat_data_empty_n),
        .gradx_2_data_full_n(gradx_2_data_full_n),
        .icmp_ln97_reg_226_pp0_iter5_reg(icmp_ln97_reg_226_pp0_iter5_reg),
        .p_4_in(p_4_in),
        .p_reg_reg(ap_CS_fsm_pp0_stage0),
        .p_reg_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .p_reg_reg_1(\icmp_ln97_reg_226_reg_n_3_[0] ),
        .p_reg_reg_2(ap_enable_reg_pp0_iter6_reg_n_3),
        .src_buf_V_0_reg_230(src_buf_V_0_reg_230[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10
       (.I0(val_V_reg_240[7]),
        .I1(src_buf_V_0_reg_230[7]),
        .I2(src_buf_V_0_reg_230[15]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11
       (.I0(val_V_reg_240[6]),
        .I1(src_buf_V_0_reg_230[6]),
        .I2(src_buf_V_0_reg_230[15]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12
       (.I0(val_V_reg_240[5]),
        .I1(src_buf_V_0_reg_230[5]),
        .I2(src_buf_V_0_reg_230[15]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13
       (.I0(val_V_reg_240[4]),
        .I1(src_buf_V_0_reg_230[4]),
        .I2(src_buf_V_0_reg_230[15]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14
       (.I0(val_V_reg_240[3]),
        .I1(src_buf_V_0_reg_230[3]),
        .I2(src_buf_V_0_reg_230[15]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15
       (.I0(val_V_reg_240[2]),
        .I1(src_buf_V_0_reg_230[2]),
        .I2(src_buf_V_0_reg_230[15]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_16
       (.I0(val_V_reg_240[1]),
        .I1(src_buf_V_0_reg_230[1]),
        .I2(src_buf_V_0_reg_230[15]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_17
       (.I0(val_V_reg_240[0]),
        .I1(src_buf_V_0_reg_230[0]),
        .I2(src_buf_V_0_reg_230[15]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8
       (.I0(val_V_reg_240[9]),
        .I1(src_buf_V_0_reg_230[9]),
        .I2(src_buf_V_0_reg_230[15]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9
       (.I0(val_V_reg_240[8]),
        .I1(src_buf_V_0_reg_230[8]),
        .I2(src_buf_V_0_reg_230[15]),
        .O(A[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_1_reg_212[0]_i_1 
       (.I0(\row_V_reg_113_reg_n_3_[0] ),
        .O(row_V_1_fu_141_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_1_reg_212[10]_i_1 
       (.I0(\row_V_reg_113_reg_n_3_[8] ),
        .I1(\row_V_reg_113_reg_n_3_[6] ),
        .I2(\row_V_1_reg_212[10]_i_2_n_3 ),
        .I3(\row_V_reg_113_reg_n_3_[7] ),
        .I4(\row_V_reg_113_reg_n_3_[9] ),
        .I5(\row_V_reg_113_reg_n_3_[10] ),
        .O(row_V_1_fu_141_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_V_1_reg_212[10]_i_2 
       (.I0(\row_V_reg_113_reg_n_3_[5] ),
        .I1(\row_V_reg_113_reg_n_3_[3] ),
        .I2(\row_V_reg_113_reg_n_3_[1] ),
        .I3(\row_V_reg_113_reg_n_3_[0] ),
        .I4(\row_V_reg_113_reg_n_3_[2] ),
        .I5(\row_V_reg_113_reg_n_3_[4] ),
        .O(\row_V_1_reg_212[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_1_reg_212[1]_i_1 
       (.I0(\row_V_reg_113_reg_n_3_[0] ),
        .I1(\row_V_reg_113_reg_n_3_[1] ),
        .O(row_V_1_fu_141_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_V_1_reg_212[2]_i_1 
       (.I0(\row_V_reg_113_reg_n_3_[0] ),
        .I1(\row_V_reg_113_reg_n_3_[1] ),
        .I2(\row_V_reg_113_reg_n_3_[2] ),
        .O(row_V_1_fu_141_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_V_1_reg_212[3]_i_1 
       (.I0(\row_V_reg_113_reg_n_3_[1] ),
        .I1(\row_V_reg_113_reg_n_3_[0] ),
        .I2(\row_V_reg_113_reg_n_3_[2] ),
        .I3(\row_V_reg_113_reg_n_3_[3] ),
        .O(row_V_1_fu_141_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_V_1_reg_212[4]_i_1 
       (.I0(\row_V_reg_113_reg_n_3_[2] ),
        .I1(\row_V_reg_113_reg_n_3_[0] ),
        .I2(\row_V_reg_113_reg_n_3_[1] ),
        .I3(\row_V_reg_113_reg_n_3_[3] ),
        .I4(\row_V_reg_113_reg_n_3_[4] ),
        .O(row_V_1_fu_141_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_1_reg_212[5]_i_1 
       (.I0(\row_V_reg_113_reg_n_3_[3] ),
        .I1(\row_V_reg_113_reg_n_3_[1] ),
        .I2(\row_V_reg_113_reg_n_3_[0] ),
        .I3(\row_V_reg_113_reg_n_3_[2] ),
        .I4(\row_V_reg_113_reg_n_3_[4] ),
        .I5(\row_V_reg_113_reg_n_3_[5] ),
        .O(row_V_1_fu_141_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_1_reg_212[6]_i_1 
       (.I0(\row_V_1_reg_212[10]_i_2_n_3 ),
        .I1(\row_V_reg_113_reg_n_3_[6] ),
        .O(row_V_1_fu_141_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_V_1_reg_212[7]_i_1 
       (.I0(\row_V_1_reg_212[10]_i_2_n_3 ),
        .I1(\row_V_reg_113_reg_n_3_[6] ),
        .I2(\row_V_reg_113_reg_n_3_[7] ),
        .O(row_V_1_fu_141_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_V_1_reg_212[8]_i_1 
       (.I0(\row_V_reg_113_reg_n_3_[6] ),
        .I1(\row_V_1_reg_212[10]_i_2_n_3 ),
        .I2(\row_V_reg_113_reg_n_3_[7] ),
        .I3(\row_V_reg_113_reg_n_3_[8] ),
        .O(row_V_1_fu_141_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_V_1_reg_212[9]_i_1 
       (.I0(\row_V_reg_113_reg_n_3_[7] ),
        .I1(\row_V_1_reg_212[10]_i_2_n_3 ),
        .I2(\row_V_reg_113_reg_n_3_[6] ),
        .I3(\row_V_reg_113_reg_n_3_[8] ),
        .I4(\row_V_reg_113_reg_n_3_[9] ),
        .O(row_V_1_fu_141_p2[9]));
  FDRE \row_V_1_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_1_fu_141_p2[0]),
        .Q(row_V_1_reg_212[0]),
        .R(1'b0));
  FDRE \row_V_1_reg_212_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_1_fu_141_p2[10]),
        .Q(row_V_1_reg_212[10]),
        .R(1'b0));
  FDRE \row_V_1_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_1_fu_141_p2[1]),
        .Q(row_V_1_reg_212[1]),
        .R(1'b0));
  FDRE \row_V_1_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_1_fu_141_p2[2]),
        .Q(row_V_1_reg_212[2]),
        .R(1'b0));
  FDRE \row_V_1_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_1_fu_141_p2[3]),
        .Q(row_V_1_reg_212[3]),
        .R(1'b0));
  FDRE \row_V_1_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_1_fu_141_p2[4]),
        .Q(row_V_1_reg_212[4]),
        .R(1'b0));
  FDRE \row_V_1_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_1_fu_141_p2[5]),
        .Q(row_V_1_reg_212[5]),
        .R(1'b0));
  FDRE \row_V_1_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_1_fu_141_p2[6]),
        .Q(row_V_1_reg_212[6]),
        .R(1'b0));
  FDRE \row_V_1_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_1_fu_141_p2[7]),
        .Q(row_V_1_reg_212[7]),
        .R(1'b0));
  FDRE \row_V_1_reg_212_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_1_fu_141_p2[8]),
        .Q(row_V_1_reg_212[8]),
        .R(1'b0));
  FDRE \row_V_1_reg_212_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_1_fu_141_p2[9]),
        .Q(row_V_1_reg_212[9]),
        .R(1'b0));
  FDRE \row_V_reg_113_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_1_reg_212[0]),
        .Q(\row_V_reg_113_reg_n_3_[0] ),
        .R(SR));
  FDRE \row_V_reg_113_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_1_reg_212[10]),
        .Q(\row_V_reg_113_reg_n_3_[10] ),
        .R(SR));
  FDRE \row_V_reg_113_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_1_reg_212[1]),
        .Q(\row_V_reg_113_reg_n_3_[1] ),
        .R(SR));
  FDRE \row_V_reg_113_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_1_reg_212[2]),
        .Q(\row_V_reg_113_reg_n_3_[2] ),
        .R(SR));
  FDRE \row_V_reg_113_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_1_reg_212[3]),
        .Q(\row_V_reg_113_reg_n_3_[3] ),
        .R(SR));
  FDRE \row_V_reg_113_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_1_reg_212[4]),
        .Q(\row_V_reg_113_reg_n_3_[4] ),
        .R(SR));
  FDRE \row_V_reg_113_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_1_reg_212[5]),
        .Q(\row_V_reg_113_reg_n_3_[5] ),
        .R(SR));
  FDRE \row_V_reg_113_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_1_reg_212[6]),
        .Q(\row_V_reg_113_reg_n_3_[6] ),
        .R(SR));
  FDRE \row_V_reg_113_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_1_reg_212[7]),
        .Q(\row_V_reg_113_reg_n_3_[7] ),
        .R(SR));
  FDRE \row_V_reg_113_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_1_reg_212[8]),
        .Q(\row_V_reg_113_reg_n_3_[8] ),
        .R(SR));
  FDRE \row_V_reg_113_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_V_1_reg_212[9]),
        .Q(\row_V_reg_113_reg_n_3_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h04)) 
    \src_buf_V_0_reg_230[9]_i_1 
       (.I0(\icmp_ln97_reg_226_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .O(src_buf_V_0_reg_2300));
  FDRE \src_buf_V_0_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(gradx1_mat_data_dout[0]),
        .Q(src_buf_V_0_reg_230[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_230_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(gradx1_mat_data_dout[10]),
        .Q(src_buf_V_0_reg_230[15]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(gradx1_mat_data_dout[1]),
        .Q(src_buf_V_0_reg_230[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_230_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(gradx1_mat_data_dout[2]),
        .Q(src_buf_V_0_reg_230[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_230_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(gradx1_mat_data_dout[3]),
        .Q(src_buf_V_0_reg_230[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_230_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(gradx1_mat_data_dout[4]),
        .Q(src_buf_V_0_reg_230[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_230_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(gradx1_mat_data_dout[5]),
        .Q(src_buf_V_0_reg_230[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_230_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(gradx1_mat_data_dout[6]),
        .Q(src_buf_V_0_reg_230[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_230_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(gradx1_mat_data_dout[7]),
        .Q(src_buf_V_0_reg_230[7]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_230_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(gradx1_mat_data_dout[8]),
        .Q(src_buf_V_0_reg_230[8]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_230_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(gradx1_mat_data_dout[9]),
        .Q(src_buf_V_0_reg_230[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_dst_V_reg_251[15]_i_1 
       (.I0(icmp_ln97_reg_226_pp0_iter4_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(tmp_dst_V_reg_2510));
  FDRE \tmp_dst_V_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_18),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[10] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_8),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[11] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_7),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[12] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_6),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[13] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_5),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[14] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_4),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[15] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_3),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[1] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_17),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[2] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_16),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[3] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_15),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[4] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_14),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[5] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_13),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[6] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_12),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[7] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_11),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[8] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_10),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_251_reg[9] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2510),
        .D(mul_mul_16s_16s_22_4_1_U106_n_9),
        .Q(\tmp_dst_V_reg_251_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[11]_i_2 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [9]),
        .I3(\val_V_reg_240_reg[15]_1 [9]),
        .O(\val_V_reg_240[11]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[11]_i_3 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [9]),
        .I3(\val_V_reg_240_reg[15]_1 [9]),
        .O(\val_V_reg_240[11]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[11]_i_4 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [8]),
        .I3(\val_V_reg_240_reg[15]_1 [8]),
        .O(\val_V_reg_240[11]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[11]_i_5 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [7]),
        .I3(\val_V_reg_240_reg[15]_1 [7]),
        .O(\val_V_reg_240[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[15]_i_2 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [9]),
        .I3(\val_V_reg_240_reg[15]_1 [9]),
        .O(\val_V_reg_240[15]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[15]_i_3 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [9]),
        .I3(\val_V_reg_240_reg[15]_1 [9]),
        .O(\val_V_reg_240[15]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[15]_i_4 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [9]),
        .I3(\val_V_reg_240_reg[15]_1 [9]),
        .O(\val_V_reg_240[15]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[15]_i_5 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [9]),
        .I3(\val_V_reg_240_reg[15]_1 [9]),
        .O(\val_V_reg_240[15]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[3]_i_2 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [2]),
        .I3(\val_V_reg_240_reg[15]_1 [2]),
        .O(\val_V_reg_240[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[3]_i_3 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [1]),
        .I3(\val_V_reg_240_reg[15]_1 [1]),
        .O(\val_V_reg_240[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[3]_i_4 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [0]),
        .I3(\val_V_reg_240_reg[15]_1 [0]),
        .O(\val_V_reg_240[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[7]_i_2 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [6]),
        .I3(\val_V_reg_240_reg[15]_1 [6]),
        .O(\val_V_reg_240[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[7]_i_3 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [5]),
        .I3(\val_V_reg_240_reg[15]_1 [5]),
        .O(\val_V_reg_240[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[7]_i_4 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [4]),
        .I3(\val_V_reg_240_reg[15]_1 [4]),
        .O(\val_V_reg_240[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_240[7]_i_5 
       (.I0(\val_V_reg_240_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\val_V_reg_240_reg[15]_0 [3]),
        .I3(\val_V_reg_240_reg[15]_1 [3]),
        .O(\val_V_reg_240[7]_i_5_n_3 ));
  FDRE \val_V_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[3]_i_1_n_10 ),
        .Q(val_V_reg_240[0]),
        .R(1'b0));
  FDRE \val_V_reg_240_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[11]_i_1_n_8 ),
        .Q(val_V_reg_240[10]),
        .R(1'b0));
  FDRE \val_V_reg_240_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[11]_i_1_n_7 ),
        .Q(val_V_reg_240[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \val_V_reg_240_reg[11]_i_1 
       (.CI(\val_V_reg_240_reg[7]_i_1_n_3 ),
        .CO({\val_V_reg_240_reg[11]_i_1_n_3 ,\val_V_reg_240_reg[11]_i_1_n_4 ,\val_V_reg_240_reg[11]_i_1_n_5 ,\val_V_reg_240_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\val_V_reg_240_reg[11]_i_1_n_7 ,\val_V_reg_240_reg[11]_i_1_n_8 ,\val_V_reg_240_reg[11]_i_1_n_9 ,\val_V_reg_240_reg[11]_i_1_n_10 }),
        .S({\val_V_reg_240[11]_i_2_n_3 ,\val_V_reg_240[11]_i_3_n_3 ,\val_V_reg_240[11]_i_4_n_3 ,\val_V_reg_240[11]_i_5_n_3 }));
  FDRE \val_V_reg_240_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[15]_i_1_n_10 ),
        .Q(val_V_reg_240[12]),
        .R(1'b0));
  FDRE \val_V_reg_240_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[15]_i_1_n_9 ),
        .Q(val_V_reg_240[13]),
        .R(1'b0));
  FDRE \val_V_reg_240_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[15]_i_1_n_8 ),
        .Q(val_V_reg_240[14]),
        .R(1'b0));
  FDRE \val_V_reg_240_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[15]_i_1_n_7 ),
        .Q(val_V_reg_240[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \val_V_reg_240_reg[15]_i_1 
       (.CI(\val_V_reg_240_reg[11]_i_1_n_3 ),
        .CO({\NLW_val_V_reg_240_reg[15]_i_1_CO_UNCONNECTED [3],\val_V_reg_240_reg[15]_i_1_n_4 ,\val_V_reg_240_reg[15]_i_1_n_5 ,\val_V_reg_240_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\val_V_reg_240_reg[15]_i_1_n_7 ,\val_V_reg_240_reg[15]_i_1_n_8 ,\val_V_reg_240_reg[15]_i_1_n_9 ,\val_V_reg_240_reg[15]_i_1_n_10 }),
        .S({\val_V_reg_240[15]_i_2_n_3 ,\val_V_reg_240[15]_i_3_n_3 ,\val_V_reg_240[15]_i_4_n_3 ,\val_V_reg_240[15]_i_5_n_3 }));
  FDRE \val_V_reg_240_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[3]_i_1_n_9 ),
        .Q(val_V_reg_240[1]),
        .R(1'b0));
  FDRE \val_V_reg_240_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[3]_i_1_n_8 ),
        .Q(val_V_reg_240[2]),
        .R(1'b0));
  FDRE \val_V_reg_240_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[3]_i_1_n_7 ),
        .Q(val_V_reg_240[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \val_V_reg_240_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\val_V_reg_240_reg[3]_i_1_n_3 ,\val_V_reg_240_reg[3]_i_1_n_4 ,\val_V_reg_240_reg[3]_i_1_n_5 ,\val_V_reg_240_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\val_V_reg_240_reg[3]_i_1_n_7 ,\val_V_reg_240_reg[3]_i_1_n_8 ,\val_V_reg_240_reg[3]_i_1_n_9 ,\val_V_reg_240_reg[3]_i_1_n_10 }),
        .S({\val_V_reg_240[3]_i_2_n_3 ,\val_V_reg_240[3]_i_3_n_3 ,\val_V_reg_240[3]_i_4_n_3 ,gradx1_mat_411_dout}));
  FDRE \val_V_reg_240_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[7]_i_1_n_10 ),
        .Q(val_V_reg_240[4]),
        .R(1'b0));
  FDRE \val_V_reg_240_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[7]_i_1_n_9 ),
        .Q(val_V_reg_240[5]),
        .R(1'b0));
  FDRE \val_V_reg_240_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[7]_i_1_n_8 ),
        .Q(val_V_reg_240[6]),
        .R(1'b0));
  FDRE \val_V_reg_240_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[7]_i_1_n_7 ),
        .Q(val_V_reg_240[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \val_V_reg_240_reg[7]_i_1 
       (.CI(\val_V_reg_240_reg[3]_i_1_n_3 ),
        .CO({\val_V_reg_240_reg[7]_i_1_n_3 ,\val_V_reg_240_reg[7]_i_1_n_4 ,\val_V_reg_240_reg[7]_i_1_n_5 ,\val_V_reg_240_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\val_V_reg_240_reg[7]_i_1_n_7 ,\val_V_reg_240_reg[7]_i_1_n_8 ,\val_V_reg_240_reg[7]_i_1_n_9 ,\val_V_reg_240_reg[7]_i_1_n_10 }),
        .S({\val_V_reg_240[7]_i_2_n_3 ,\val_V_reg_240[7]_i_3_n_3 ,\val_V_reg_240[7]_i_4_n_3 ,\val_V_reg_240[7]_i_5_n_3 }));
  FDRE \val_V_reg_240_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[11]_i_1_n_10 ),
        .Q(val_V_reg_240[8]),
        .R(1'b0));
  FDRE \val_V_reg_240_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2300),
        .D(\val_V_reg_240_reg[11]_i_1_n_9 ),
        .Q(val_V_reg_240[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_s
   (internal_empty_n_reg,
    CO,
    Q,
    mOutPtr110_out,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready,
    internal_empty_n_reg_0,
    mOutPtr110_out_0,
    E,
    ap_enable_reg_pp0_iter1_reg_0,
    \tmp_dst_V_reg_229_reg[15]_0 ,
    ap_clk,
    SS,
    grady1_mat_data_dout,
    grady1_mat_data_empty_n,
    grady1_mat_data_full_n,
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read,
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start,
    start_once_reg,
    internal_full_n_reg,
    start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n,
    ap_rst_n,
    img_height_c35_empty_n,
    img_width_c36_empty_n,
    grady_2_data_full_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    D,
    \img_width_read_reg_185_reg[10]_0 ,
    gradx1_mat_411_dout,
    \val_V_reg_218_reg[3]_0 ,
    \val_V_reg_218_reg[15]_0 ,
    \val_V_reg_218_reg[15]_1 );
  output internal_empty_n_reg;
  output [0:0]CO;
  output [1:0]Q;
  output mOutPtr110_out;
  output xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready;
  output internal_empty_n_reg_0;
  output mOutPtr110_out_0;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [15:0]\tmp_dst_V_reg_229_reg[15]_0 ;
  input ap_clk;
  input [0:0]SS;
  input [10:0]grady1_mat_data_dout;
  input grady1_mat_data_empty_n;
  input grady1_mat_data_full_n;
  input xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read;
  input xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  input start_once_reg;
  input internal_full_n_reg;
  input start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  input ap_rst_n;
  input img_height_c35_empty_n;
  input img_width_c36_empty_n;
  input grady_2_data_full_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [10:0]D;
  input [10:0]\img_width_read_reg_185_reg[10]_0 ;
  input [0:0]gradx1_mat_411_dout;
  input \val_V_reg_218_reg[3]_0 ;
  input [9:0]\val_V_reg_218_reg[15]_0 ;
  input [9:0]\val_V_reg_218_reg[15]_1 ;

  wire [9:0]A;
  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_3__2_n_3 ;
  wire \ap_CS_fsm[2]_i_4__2_n_3 ;
  wire \ap_CS_fsm[2]_i_5__2_n_3 ;
  wire \ap_CS_fsm[2]_i_6__2_n_3 ;
  wire \ap_CS_fsm[3]_i_2__2_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_6 ;
  wire ap_CS_fsm_state10;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter6_reg_n_3;
  wire ap_rst_n;
  wire [10:0]col_V_2_fu_130_p2;
  wire col_V_reg_102;
  wire col_V_reg_1020;
  wire \col_V_reg_102[10]_i_5_n_3 ;
  wire \col_V_reg_102[10]_i_6_n_3 ;
  wire \col_V_reg_102[10]_i_7_n_3 ;
  wire \col_V_reg_102[10]_i_8_n_3 ;
  wire \col_V_reg_102[10]_i_9_n_3 ;
  wire [10:0]col_V_reg_102_reg;
  wire \col_V_reg_102_reg[10]_i_4_n_4 ;
  wire \col_V_reg_102_reg[10]_i_4_n_5 ;
  wire \col_V_reg_102_reg[10]_i_4_n_6 ;
  wire [0:0]gradx1_mat_411_dout;
  wire [10:0]grady1_mat_data_dout;
  wire grady1_mat_data_empty_n;
  wire grady1_mat_data_full_n;
  wire grady_2_data_full_n;
  wire \icmp_ln97_reg_204[0]_i_1_n_3 ;
  wire icmp_ln97_reg_204_pp0_iter1_reg;
  wire \icmp_ln97_reg_204_pp0_iter1_reg[0]_i_1_n_3 ;
  wire \icmp_ln97_reg_204_pp0_iter3_reg_reg[0]_srl2_n_3 ;
  wire icmp_ln97_reg_204_pp0_iter4_reg;
  wire icmp_ln97_reg_204_pp0_iter5_reg;
  wire \icmp_ln97_reg_204_reg_n_3_[0] ;
  wire img_height_c35_empty_n;
  wire [10:0]img_height_read_reg_180;
  wire img_width_c36_empty_n;
  wire [10:0]img_width_read_reg_185;
  wire [10:0]\img_width_read_reg_185_reg[10]_0 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [15:0]p_0_in;
  wire p_4_in;
  wire [10:0]row_V_2_fu_119_p2;
  wire [10:0]row_V_2_reg_190;
  wire \row_V_2_reg_190[10]_i_2_n_3 ;
  wire row_V_reg_91;
  wire \row_V_reg_91_reg_n_3_[0] ;
  wire \row_V_reg_91_reg_n_3_[10] ;
  wire \row_V_reg_91_reg_n_3_[1] ;
  wire \row_V_reg_91_reg_n_3_[2] ;
  wire \row_V_reg_91_reg_n_3_[3] ;
  wire \row_V_reg_91_reg_n_3_[4] ;
  wire \row_V_reg_91_reg_n_3_[5] ;
  wire \row_V_reg_91_reg_n_3_[6] ;
  wire \row_V_reg_91_reg_n_3_[7] ;
  wire \row_V_reg_91_reg_n_3_[8] ;
  wire \row_V_reg_91_reg_n_3_[9] ;
  wire [15:0]src_buf_V_0_reg_208;
  wire src_buf_V_0_reg_2080;
  wire start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n;
  wire start_once_reg;
  wire tmp_dst_V_reg_2290;
  wire [15:0]\tmp_dst_V_reg_229_reg[15]_0 ;
  wire [15:0]val_V_reg_218;
  wire \val_V_reg_218[11]_i_2_n_3 ;
  wire \val_V_reg_218[11]_i_3_n_3 ;
  wire \val_V_reg_218[11]_i_4_n_3 ;
  wire \val_V_reg_218[11]_i_5_n_3 ;
  wire \val_V_reg_218[15]_i_2_n_3 ;
  wire \val_V_reg_218[15]_i_3_n_3 ;
  wire \val_V_reg_218[15]_i_4_n_3 ;
  wire \val_V_reg_218[15]_i_5_n_3 ;
  wire \val_V_reg_218[3]_i_2_n_3 ;
  wire \val_V_reg_218[3]_i_3_n_3 ;
  wire \val_V_reg_218[3]_i_4_n_3 ;
  wire \val_V_reg_218[7]_i_2_n_3 ;
  wire \val_V_reg_218[7]_i_3_n_3 ;
  wire \val_V_reg_218[7]_i_4_n_3 ;
  wire \val_V_reg_218[7]_i_5_n_3 ;
  wire \val_V_reg_218_reg[11]_i_1_n_10 ;
  wire \val_V_reg_218_reg[11]_i_1_n_3 ;
  wire \val_V_reg_218_reg[11]_i_1_n_4 ;
  wire \val_V_reg_218_reg[11]_i_1_n_5 ;
  wire \val_V_reg_218_reg[11]_i_1_n_6 ;
  wire \val_V_reg_218_reg[11]_i_1_n_7 ;
  wire \val_V_reg_218_reg[11]_i_1_n_8 ;
  wire \val_V_reg_218_reg[11]_i_1_n_9 ;
  wire [9:0]\val_V_reg_218_reg[15]_0 ;
  wire [9:0]\val_V_reg_218_reg[15]_1 ;
  wire \val_V_reg_218_reg[15]_i_1_n_10 ;
  wire \val_V_reg_218_reg[15]_i_1_n_4 ;
  wire \val_V_reg_218_reg[15]_i_1_n_5 ;
  wire \val_V_reg_218_reg[15]_i_1_n_6 ;
  wire \val_V_reg_218_reg[15]_i_1_n_7 ;
  wire \val_V_reg_218_reg[15]_i_1_n_8 ;
  wire \val_V_reg_218_reg[15]_i_1_n_9 ;
  wire \val_V_reg_218_reg[3]_0 ;
  wire \val_V_reg_218_reg[3]_i_1_n_10 ;
  wire \val_V_reg_218_reg[3]_i_1_n_3 ;
  wire \val_V_reg_218_reg[3]_i_1_n_4 ;
  wire \val_V_reg_218_reg[3]_i_1_n_5 ;
  wire \val_V_reg_218_reg[3]_i_1_n_6 ;
  wire \val_V_reg_218_reg[3]_i_1_n_7 ;
  wire \val_V_reg_218_reg[3]_i_1_n_8 ;
  wire \val_V_reg_218_reg[3]_i_1_n_9 ;
  wire \val_V_reg_218_reg[7]_i_1_n_10 ;
  wire \val_V_reg_218_reg[7]_i_1_n_3 ;
  wire \val_V_reg_218_reg[7]_i_1_n_4 ;
  wire \val_V_reg_218_reg[7]_i_1_n_5 ;
  wire \val_V_reg_218_reg[7]_i_1_n_6 ;
  wire \val_V_reg_218_reg[7]_i_1_n_7 ;
  wire \val_V_reg_218_reg[7]_i_1_n_8 ;
  wire \val_V_reg_218_reg[7]_i_1_n_9 ;
  wire xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready;
  wire xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_col_V_reg_102_reg[10]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_val_V_reg_218_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2020200020202020)) 
    \SRL_SIG[0][15]_i_1__8 
       (.I0(grady_2_data_full_n),
        .I1(icmp_ln97_reg_204_pp0_iter5_reg),
        .I2(ap_enable_reg_pp0_iter6_reg_n_3),
        .I3(\icmp_ln97_reg_204_reg_n_3_[0] ),
        .I4(grady1_mat_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(E));
  LUT6 #(
    .INIT(64'h8F88FF88FF88FF88)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(CO),
        .I1(Q[1]),
        .I2(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I3(Q[0]),
        .I4(img_width_c36_empty_n),
        .I5(img_height_c35_empty_n),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I1(Q[0]),
        .I2(img_width_c36_empty_n),
        .I3(img_height_c35_empty_n),
        .I4(ap_CS_fsm_state10),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(\ap_CS_fsm[3]_i_2__2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(CO),
        .I3(Q[1]),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_3__2 
       (.I0(\row_V_reg_91_reg_n_3_[9] ),
        .I1(img_height_read_reg_180[9]),
        .I2(img_height_read_reg_180[10]),
        .I3(\row_V_reg_91_reg_n_3_[10] ),
        .O(\ap_CS_fsm[2]_i_3__2_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__2 
       (.I0(\row_V_reg_91_reg_n_3_[7] ),
        .I1(img_height_read_reg_180[7]),
        .I2(\row_V_reg_91_reg_n_3_[6] ),
        .I3(img_height_read_reg_180[6]),
        .I4(img_height_read_reg_180[8]),
        .I5(\row_V_reg_91_reg_n_3_[8] ),
        .O(\ap_CS_fsm[2]_i_4__2_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__2 
       (.I0(\row_V_reg_91_reg_n_3_[4] ),
        .I1(img_height_read_reg_180[4]),
        .I2(\row_V_reg_91_reg_n_3_[3] ),
        .I3(img_height_read_reg_180[3]),
        .I4(img_height_read_reg_180[5]),
        .I5(\row_V_reg_91_reg_n_3_[5] ),
        .O(\ap_CS_fsm[2]_i_5__2_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__2 
       (.I0(\row_V_reg_91_reg_n_3_[1] ),
        .I1(img_height_read_reg_180[1]),
        .I2(\row_V_reg_91_reg_n_3_[0] ),
        .I3(img_height_read_reg_180[0]),
        .I4(img_height_read_reg_180[2]),
        .I5(\row_V_reg_91_reg_n_3_[2] ),
        .O(\ap_CS_fsm[2]_i_6__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm[3]_i_2__2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0008000800FF0008)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_enable_reg_pp0_iter6_reg_n_3),
        .I5(ap_enable_reg_pp0_iter5),
        .O(\ap_CS_fsm[3]_i_2__2_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__2 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__2_n_4 ,\ap_CS_fsm_reg[2]_i_2__2_n_5 ,\ap_CS_fsm_reg[2]_i_2__2_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_3__2_n_3 ,\ap_CS_fsm[2]_i_4__2_n_3 ,\ap_CS_fsm[2]_i_5__2_n_3 ,\ap_CS_fsm[2]_i_6__2_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(p_4_in),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  LUT6 #(
    .INIT(64'hC0A000A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter6_i_1__0
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter6_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(CO),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter6_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter6_reg_n_3),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \col_V_reg_102[0]_i_1 
       (.I0(col_V_reg_102_reg[0]),
        .O(col_V_2_fu_130_p2[0]));
  LUT6 #(
    .INIT(64'h0000FBFF00000000)) 
    \col_V_reg_102[10]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(CO),
        .I5(Q[1]),
        .O(col_V_reg_102));
  LUT4 #(
    .INIT(16'h0400)) 
    \col_V_reg_102[10]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(col_V_reg_1020));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_V_reg_102[10]_i_3 
       (.I0(col_V_reg_102_reg[8]),
        .I1(col_V_reg_102_reg[6]),
        .I2(\col_V_reg_102[10]_i_5_n_3 ),
        .I3(col_V_reg_102_reg[7]),
        .I4(col_V_reg_102_reg[9]),
        .I5(col_V_reg_102_reg[10]),
        .O(col_V_2_fu_130_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col_V_reg_102[10]_i_5 
       (.I0(col_V_reg_102_reg[5]),
        .I1(col_V_reg_102_reg[3]),
        .I2(col_V_reg_102_reg[1]),
        .I3(col_V_reg_102_reg[0]),
        .I4(col_V_reg_102_reg[2]),
        .I5(col_V_reg_102_reg[4]),
        .O(\col_V_reg_102[10]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \col_V_reg_102[10]_i_6 
       (.I0(col_V_reg_102_reg[9]),
        .I1(img_width_read_reg_185[9]),
        .I2(img_width_read_reg_185[10]),
        .I3(col_V_reg_102_reg[10]),
        .O(\col_V_reg_102[10]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_V_reg_102[10]_i_7 
       (.I0(col_V_reg_102_reg[7]),
        .I1(img_width_read_reg_185[7]),
        .I2(col_V_reg_102_reg[6]),
        .I3(img_width_read_reg_185[6]),
        .I4(col_V_reg_102_reg[8]),
        .I5(img_width_read_reg_185[8]),
        .O(\col_V_reg_102[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_V_reg_102[10]_i_8 
       (.I0(col_V_reg_102_reg[4]),
        .I1(img_width_read_reg_185[4]),
        .I2(col_V_reg_102_reg[3]),
        .I3(img_width_read_reg_185[3]),
        .I4(col_V_reg_102_reg[5]),
        .I5(img_width_read_reg_185[5]),
        .O(\col_V_reg_102[10]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_V_reg_102[10]_i_9 
       (.I0(col_V_reg_102_reg[1]),
        .I1(img_width_read_reg_185[1]),
        .I2(col_V_reg_102_reg[0]),
        .I3(img_width_read_reg_185[0]),
        .I4(col_V_reg_102_reg[2]),
        .I5(img_width_read_reg_185[2]),
        .O(\col_V_reg_102[10]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_V_reg_102[1]_i_1 
       (.I0(col_V_reg_102_reg[0]),
        .I1(col_V_reg_102_reg[1]),
        .O(col_V_2_fu_130_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_V_reg_102[2]_i_1 
       (.I0(col_V_reg_102_reg[0]),
        .I1(col_V_reg_102_reg[1]),
        .I2(col_V_reg_102_reg[2]),
        .O(col_V_2_fu_130_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_V_reg_102[3]_i_1 
       (.I0(col_V_reg_102_reg[1]),
        .I1(col_V_reg_102_reg[0]),
        .I2(col_V_reg_102_reg[2]),
        .I3(col_V_reg_102_reg[3]),
        .O(col_V_2_fu_130_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_V_reg_102[4]_i_1 
       (.I0(col_V_reg_102_reg[2]),
        .I1(col_V_reg_102_reg[0]),
        .I2(col_V_reg_102_reg[1]),
        .I3(col_V_reg_102_reg[3]),
        .I4(col_V_reg_102_reg[4]),
        .O(col_V_2_fu_130_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_V_reg_102[5]_i_1 
       (.I0(col_V_reg_102_reg[3]),
        .I1(col_V_reg_102_reg[1]),
        .I2(col_V_reg_102_reg[0]),
        .I3(col_V_reg_102_reg[2]),
        .I4(col_V_reg_102_reg[4]),
        .I5(col_V_reg_102_reg[5]),
        .O(col_V_2_fu_130_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_V_reg_102[6]_i_1 
       (.I0(\col_V_reg_102[10]_i_5_n_3 ),
        .I1(col_V_reg_102_reg[6]),
        .O(col_V_2_fu_130_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_V_reg_102[7]_i_1 
       (.I0(\col_V_reg_102[10]_i_5_n_3 ),
        .I1(col_V_reg_102_reg[6]),
        .I2(col_V_reg_102_reg[7]),
        .O(col_V_2_fu_130_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_V_reg_102[8]_i_1 
       (.I0(col_V_reg_102_reg[6]),
        .I1(\col_V_reg_102[10]_i_5_n_3 ),
        .I2(col_V_reg_102_reg[7]),
        .I3(col_V_reg_102_reg[8]),
        .O(col_V_2_fu_130_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_V_reg_102[9]_i_1 
       (.I0(col_V_reg_102_reg[7]),
        .I1(\col_V_reg_102[10]_i_5_n_3 ),
        .I2(col_V_reg_102_reg[6]),
        .I3(col_V_reg_102_reg[8]),
        .I4(col_V_reg_102_reg[9]),
        .O(col_V_2_fu_130_p2[9]));
  FDRE \col_V_reg_102_reg[0] 
       (.C(ap_clk),
        .CE(col_V_reg_1020),
        .D(col_V_2_fu_130_p2[0]),
        .Q(col_V_reg_102_reg[0]),
        .R(col_V_reg_102));
  FDRE \col_V_reg_102_reg[10] 
       (.C(ap_clk),
        .CE(col_V_reg_1020),
        .D(col_V_2_fu_130_p2[10]),
        .Q(col_V_reg_102_reg[10]),
        .R(col_V_reg_102));
  CARRY4 \col_V_reg_102_reg[10]_i_4 
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,\col_V_reg_102_reg[10]_i_4_n_4 ,\col_V_reg_102_reg[10]_i_4_n_5 ,\col_V_reg_102_reg[10]_i_4_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_col_V_reg_102_reg[10]_i_4_O_UNCONNECTED [3:0]),
        .S({\col_V_reg_102[10]_i_6_n_3 ,\col_V_reg_102[10]_i_7_n_3 ,\col_V_reg_102[10]_i_8_n_3 ,\col_V_reg_102[10]_i_9_n_3 }));
  FDRE \col_V_reg_102_reg[1] 
       (.C(ap_clk),
        .CE(col_V_reg_1020),
        .D(col_V_2_fu_130_p2[1]),
        .Q(col_V_reg_102_reg[1]),
        .R(col_V_reg_102));
  FDRE \col_V_reg_102_reg[2] 
       (.C(ap_clk),
        .CE(col_V_reg_1020),
        .D(col_V_2_fu_130_p2[2]),
        .Q(col_V_reg_102_reg[2]),
        .R(col_V_reg_102));
  FDRE \col_V_reg_102_reg[3] 
       (.C(ap_clk),
        .CE(col_V_reg_1020),
        .D(col_V_2_fu_130_p2[3]),
        .Q(col_V_reg_102_reg[3]),
        .R(col_V_reg_102));
  FDRE \col_V_reg_102_reg[4] 
       (.C(ap_clk),
        .CE(col_V_reg_1020),
        .D(col_V_2_fu_130_p2[4]),
        .Q(col_V_reg_102_reg[4]),
        .R(col_V_reg_102));
  FDRE \col_V_reg_102_reg[5] 
       (.C(ap_clk),
        .CE(col_V_reg_1020),
        .D(col_V_2_fu_130_p2[5]),
        .Q(col_V_reg_102_reg[5]),
        .R(col_V_reg_102));
  FDRE \col_V_reg_102_reg[6] 
       (.C(ap_clk),
        .CE(col_V_reg_1020),
        .D(col_V_2_fu_130_p2[6]),
        .Q(col_V_reg_102_reg[6]),
        .R(col_V_reg_102));
  FDRE \col_V_reg_102_reg[7] 
       (.C(ap_clk),
        .CE(col_V_reg_1020),
        .D(col_V_2_fu_130_p2[7]),
        .Q(col_V_reg_102_reg[7]),
        .R(col_V_reg_102));
  FDRE \col_V_reg_102_reg[8] 
       (.C(ap_clk),
        .CE(col_V_reg_1020),
        .D(col_V_2_fu_130_p2[8]),
        .Q(col_V_reg_102_reg[8]),
        .R(col_V_reg_102));
  FDRE \col_V_reg_102_reg[9] 
       (.C(ap_clk),
        .CE(col_V_reg_1020),
        .D(col_V_2_fu_130_p2[9]),
        .Q(col_V_reg_102_reg[9]),
        .R(col_V_reg_102));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln97_reg_204[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\icmp_ln97_reg_204_reg_n_3_[0] ),
        .O(\icmp_ln97_reg_204[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln97_reg_204_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln97_reg_204_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(icmp_ln97_reg_204_pp0_iter1_reg),
        .O(\icmp_ln97_reg_204_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln97_reg_204_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln97_reg_204_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(icmp_ln97_reg_204_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0/icmp_ln97_reg_204_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\cornerHarris_3_3_1_0_1080_1920_1_false_U0/grp_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s_fu_60/xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0/icmp_ln97_reg_204_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln97_reg_204_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln97_reg_204_pp0_iter1_reg),
        .Q(\icmp_ln97_reg_204_pp0_iter3_reg_reg[0]_srl2_n_3 ));
  FDRE \icmp_ln97_reg_204_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln97_reg_204_pp0_iter3_reg_reg[0]_srl2_n_3 ),
        .Q(icmp_ln97_reg_204_pp0_iter4_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFB00FBFBFBFB)) 
    \icmp_ln97_reg_204_pp0_iter5_reg[0]_i_1 
       (.I0(icmp_ln97_reg_204_pp0_iter5_reg),
        .I1(ap_enable_reg_pp0_iter6_reg_n_3),
        .I2(grady_2_data_full_n),
        .I3(\icmp_ln97_reg_204_reg_n_3_[0] ),
        .I4(grady1_mat_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln97_reg_204_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln97_reg_204_pp0_iter4_reg),
        .Q(icmp_ln97_reg_204_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln97_reg_204_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln97_reg_204[0]_i_1_n_3 ),
        .Q(\icmp_ln97_reg_204_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \img_height_read_reg_180_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(img_height_read_reg_180[0]),
        .R(1'b0));
  FDRE \img_height_read_reg_180_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(img_height_read_reg_180[10]),
        .R(1'b0));
  FDRE \img_height_read_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(img_height_read_reg_180[1]),
        .R(1'b0));
  FDRE \img_height_read_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(img_height_read_reg_180[2]),
        .R(1'b0));
  FDRE \img_height_read_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(img_height_read_reg_180[3]),
        .R(1'b0));
  FDRE \img_height_read_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(img_height_read_reg_180[4]),
        .R(1'b0));
  FDRE \img_height_read_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(img_height_read_reg_180[5]),
        .R(1'b0));
  FDRE \img_height_read_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(img_height_read_reg_180[6]),
        .R(1'b0));
  FDRE \img_height_read_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(img_height_read_reg_180[7]),
        .R(1'b0));
  FDRE \img_height_read_reg_180_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(img_height_read_reg_180[8]),
        .R(1'b0));
  FDRE \img_height_read_reg_180_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(img_height_read_reg_180[9]),
        .R(1'b0));
  FDRE \img_width_read_reg_185_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_185_reg[10]_0 [0]),
        .Q(img_width_read_reg_185[0]),
        .R(1'b0));
  FDRE \img_width_read_reg_185_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_185_reg[10]_0 [10]),
        .Q(img_width_read_reg_185[10]),
        .R(1'b0));
  FDRE \img_width_read_reg_185_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_185_reg[10]_0 [1]),
        .Q(img_width_read_reg_185[1]),
        .R(1'b0));
  FDRE \img_width_read_reg_185_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_185_reg[10]_0 [2]),
        .Q(img_width_read_reg_185[2]),
        .R(1'b0));
  FDRE \img_width_read_reg_185_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_185_reg[10]_0 [3]),
        .Q(img_width_read_reg_185[3]),
        .R(1'b0));
  FDRE \img_width_read_reg_185_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_185_reg[10]_0 [4]),
        .Q(img_width_read_reg_185[4]),
        .R(1'b0));
  FDRE \img_width_read_reg_185_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_185_reg[10]_0 [5]),
        .Q(img_width_read_reg_185[5]),
        .R(1'b0));
  FDRE \img_width_read_reg_185_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_185_reg[10]_0 [6]),
        .Q(img_width_read_reg_185[6]),
        .R(1'b0));
  FDRE \img_width_read_reg_185_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_185_reg[10]_0 [7]),
        .Q(img_width_read_reg_185[7]),
        .R(1'b0));
  FDRE \img_width_read_reg_185_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_185_reg[10]_0 [8]),
        .Q(img_width_read_reg_185[8]),
        .R(1'b0));
  FDRE \img_width_read_reg_185_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_width_read_reg_185_reg[10]_0 [9]),
        .Q(img_width_read_reg_185[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    internal_full_n_i_3__19
       (.I0(Q[1]),
        .I1(CO),
        .I2(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I3(start_once_reg),
        .I4(internal_full_n_reg),
        .I5(start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    \mOutPtr[0]_i_1__13 
       (.I0(grady1_mat_data_empty_n),
        .I1(\icmp_ln97_reg_204_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(p_4_in),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[0]_i_2 
       (.I0(CO),
        .I1(Q[1]),
        .O(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFF02FFFFFFFFFF)) 
    \mOutPtr[1]_i_2__10 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(grady1_mat_data_empty_n),
        .I2(\icmp_ln97_reg_204_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter6_reg_n_3),
        .I4(icmp_ln97_reg_204_pp0_iter5_reg),
        .I5(grady_2_data_full_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'h0000080008000800)) 
    \mOutPtr[1]_i_2__8 
       (.I0(p_4_in),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\icmp_ln97_reg_204_reg_n_3_[0] ),
        .I3(grady1_mat_data_empty_n),
        .I4(xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read),
        .I5(grady1_mat_data_full_n),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'hDFFF000000000000)) 
    \mOutPtr[1]_i_3__9 
       (.I0(grady1_mat_data_empty_n),
        .I1(\icmp_ln97_reg_204_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(p_4_in),
        .I4(grady1_mat_data_full_n),
        .I5(xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read),
        .O(internal_empty_n_reg));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_mul_mul_16s_16s_22_4_1 mul_mul_16s_16s_22_4_1_U114
       (.A(A),
        .D(p_0_in),
        .Q(val_V_reg_218[15:10]),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .grady1_mat_data_empty_n(grady1_mat_data_empty_n),
        .grady_2_data_full_n(grady_2_data_full_n),
        .icmp_ln97_reg_204_pp0_iter5_reg(icmp_ln97_reg_204_pp0_iter5_reg),
        .p_4_in(p_4_in),
        .p_reg_reg(ap_CS_fsm_pp0_stage0),
        .p_reg_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .p_reg_reg_1(\icmp_ln97_reg_204_reg_n_3_[0] ),
        .p_reg_reg_2(ap_enable_reg_pp0_iter6_reg_n_3),
        .src_buf_V_0_reg_208(src_buf_V_0_reg_208[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10
       (.I0(val_V_reg_218[7]),
        .I1(src_buf_V_0_reg_208[7]),
        .I2(src_buf_V_0_reg_208[15]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11
       (.I0(val_V_reg_218[6]),
        .I1(src_buf_V_0_reg_208[6]),
        .I2(src_buf_V_0_reg_208[15]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12
       (.I0(val_V_reg_218[5]),
        .I1(src_buf_V_0_reg_208[5]),
        .I2(src_buf_V_0_reg_208[15]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13
       (.I0(val_V_reg_218[4]),
        .I1(src_buf_V_0_reg_208[4]),
        .I2(src_buf_V_0_reg_208[15]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14
       (.I0(val_V_reg_218[3]),
        .I1(src_buf_V_0_reg_208[3]),
        .I2(src_buf_V_0_reg_208[15]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15
       (.I0(val_V_reg_218[2]),
        .I1(src_buf_V_0_reg_208[2]),
        .I2(src_buf_V_0_reg_208[15]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_16
       (.I0(val_V_reg_218[1]),
        .I1(src_buf_V_0_reg_208[1]),
        .I2(src_buf_V_0_reg_208[15]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_17
       (.I0(val_V_reg_218[0]),
        .I1(src_buf_V_0_reg_208[0]),
        .I2(src_buf_V_0_reg_208[15]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8
       (.I0(val_V_reg_218[9]),
        .I1(src_buf_V_0_reg_208[9]),
        .I2(src_buf_V_0_reg_208[15]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9
       (.I0(val_V_reg_218[8]),
        .I1(src_buf_V_0_reg_208[8]),
        .I2(src_buf_V_0_reg_208[15]),
        .O(A[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_2_reg_190[0]_i_1 
       (.I0(\row_V_reg_91_reg_n_3_[0] ),
        .O(row_V_2_fu_119_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_2_reg_190[10]_i_1 
       (.I0(\row_V_reg_91_reg_n_3_[8] ),
        .I1(\row_V_reg_91_reg_n_3_[6] ),
        .I2(\row_V_2_reg_190[10]_i_2_n_3 ),
        .I3(\row_V_reg_91_reg_n_3_[7] ),
        .I4(\row_V_reg_91_reg_n_3_[9] ),
        .I5(\row_V_reg_91_reg_n_3_[10] ),
        .O(row_V_2_fu_119_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_V_2_reg_190[10]_i_2 
       (.I0(\row_V_reg_91_reg_n_3_[5] ),
        .I1(\row_V_reg_91_reg_n_3_[3] ),
        .I2(\row_V_reg_91_reg_n_3_[1] ),
        .I3(\row_V_reg_91_reg_n_3_[0] ),
        .I4(\row_V_reg_91_reg_n_3_[2] ),
        .I5(\row_V_reg_91_reg_n_3_[4] ),
        .O(\row_V_2_reg_190[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_2_reg_190[1]_i_1 
       (.I0(\row_V_reg_91_reg_n_3_[0] ),
        .I1(\row_V_reg_91_reg_n_3_[1] ),
        .O(row_V_2_fu_119_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_V_2_reg_190[2]_i_1 
       (.I0(\row_V_reg_91_reg_n_3_[0] ),
        .I1(\row_V_reg_91_reg_n_3_[1] ),
        .I2(\row_V_reg_91_reg_n_3_[2] ),
        .O(row_V_2_fu_119_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_V_2_reg_190[3]_i_1 
       (.I0(\row_V_reg_91_reg_n_3_[1] ),
        .I1(\row_V_reg_91_reg_n_3_[0] ),
        .I2(\row_V_reg_91_reg_n_3_[2] ),
        .I3(\row_V_reg_91_reg_n_3_[3] ),
        .O(row_V_2_fu_119_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_V_2_reg_190[4]_i_1 
       (.I0(\row_V_reg_91_reg_n_3_[2] ),
        .I1(\row_V_reg_91_reg_n_3_[0] ),
        .I2(\row_V_reg_91_reg_n_3_[1] ),
        .I3(\row_V_reg_91_reg_n_3_[3] ),
        .I4(\row_V_reg_91_reg_n_3_[4] ),
        .O(row_V_2_fu_119_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_2_reg_190[5]_i_1 
       (.I0(\row_V_reg_91_reg_n_3_[3] ),
        .I1(\row_V_reg_91_reg_n_3_[1] ),
        .I2(\row_V_reg_91_reg_n_3_[0] ),
        .I3(\row_V_reg_91_reg_n_3_[2] ),
        .I4(\row_V_reg_91_reg_n_3_[4] ),
        .I5(\row_V_reg_91_reg_n_3_[5] ),
        .O(row_V_2_fu_119_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_2_reg_190[6]_i_1 
       (.I0(\row_V_2_reg_190[10]_i_2_n_3 ),
        .I1(\row_V_reg_91_reg_n_3_[6] ),
        .O(row_V_2_fu_119_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_V_2_reg_190[7]_i_1 
       (.I0(\row_V_2_reg_190[10]_i_2_n_3 ),
        .I1(\row_V_reg_91_reg_n_3_[6] ),
        .I2(\row_V_reg_91_reg_n_3_[7] ),
        .O(row_V_2_fu_119_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_V_2_reg_190[8]_i_1 
       (.I0(\row_V_reg_91_reg_n_3_[6] ),
        .I1(\row_V_2_reg_190[10]_i_2_n_3 ),
        .I2(\row_V_reg_91_reg_n_3_[7] ),
        .I3(\row_V_reg_91_reg_n_3_[8] ),
        .O(row_V_2_fu_119_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_V_2_reg_190[9]_i_1 
       (.I0(\row_V_reg_91_reg_n_3_[7] ),
        .I1(\row_V_2_reg_190[10]_i_2_n_3 ),
        .I2(\row_V_reg_91_reg_n_3_[6] ),
        .I3(\row_V_reg_91_reg_n_3_[8] ),
        .I4(\row_V_reg_91_reg_n_3_[9] ),
        .O(row_V_2_fu_119_p2[9]));
  FDRE \row_V_2_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_2_fu_119_p2[0]),
        .Q(row_V_2_reg_190[0]),
        .R(1'b0));
  FDRE \row_V_2_reg_190_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_2_fu_119_p2[10]),
        .Q(row_V_2_reg_190[10]),
        .R(1'b0));
  FDRE \row_V_2_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_2_fu_119_p2[1]),
        .Q(row_V_2_reg_190[1]),
        .R(1'b0));
  FDRE \row_V_2_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_2_fu_119_p2[2]),
        .Q(row_V_2_reg_190[2]),
        .R(1'b0));
  FDRE \row_V_2_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_2_fu_119_p2[3]),
        .Q(row_V_2_reg_190[3]),
        .R(1'b0));
  FDRE \row_V_2_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_2_fu_119_p2[4]),
        .Q(row_V_2_reg_190[4]),
        .R(1'b0));
  FDRE \row_V_2_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_2_fu_119_p2[5]),
        .Q(row_V_2_reg_190[5]),
        .R(1'b0));
  FDRE \row_V_2_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_2_fu_119_p2[6]),
        .Q(row_V_2_reg_190[6]),
        .R(1'b0));
  FDRE \row_V_2_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_2_fu_119_p2[7]),
        .Q(row_V_2_reg_190[7]),
        .R(1'b0));
  FDRE \row_V_2_reg_190_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_2_fu_119_p2[8]),
        .Q(row_V_2_reg_190[8]),
        .R(1'b0));
  FDRE \row_V_2_reg_190_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_V_2_fu_119_p2[9]),
        .Q(row_V_2_reg_190[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \row_V_reg_91[10]_i_1 
       (.I0(img_height_c35_empty_n),
        .I1(img_width_c36_empty_n),
        .I2(Q[0]),
        .I3(xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start),
        .I4(ap_CS_fsm_state10),
        .O(row_V_reg_91));
  FDRE \row_V_reg_91_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_2_reg_190[0]),
        .Q(\row_V_reg_91_reg_n_3_[0] ),
        .R(row_V_reg_91));
  FDRE \row_V_reg_91_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_2_reg_190[10]),
        .Q(\row_V_reg_91_reg_n_3_[10] ),
        .R(row_V_reg_91));
  FDRE \row_V_reg_91_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_2_reg_190[1]),
        .Q(\row_V_reg_91_reg_n_3_[1] ),
        .R(row_V_reg_91));
  FDRE \row_V_reg_91_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_2_reg_190[2]),
        .Q(\row_V_reg_91_reg_n_3_[2] ),
        .R(row_V_reg_91));
  FDRE \row_V_reg_91_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_2_reg_190[3]),
        .Q(\row_V_reg_91_reg_n_3_[3] ),
        .R(row_V_reg_91));
  FDRE \row_V_reg_91_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_2_reg_190[4]),
        .Q(\row_V_reg_91_reg_n_3_[4] ),
        .R(row_V_reg_91));
  FDRE \row_V_reg_91_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_2_reg_190[5]),
        .Q(\row_V_reg_91_reg_n_3_[5] ),
        .R(row_V_reg_91));
  FDRE \row_V_reg_91_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_2_reg_190[6]),
        .Q(\row_V_reg_91_reg_n_3_[6] ),
        .R(row_V_reg_91));
  FDRE \row_V_reg_91_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_2_reg_190[7]),
        .Q(\row_V_reg_91_reg_n_3_[7] ),
        .R(row_V_reg_91));
  FDRE \row_V_reg_91_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_2_reg_190[8]),
        .Q(\row_V_reg_91_reg_n_3_[8] ),
        .R(row_V_reg_91));
  FDRE \row_V_reg_91_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(row_V_2_reg_190[9]),
        .Q(\row_V_reg_91_reg_n_3_[9] ),
        .R(row_V_reg_91));
  LUT3 #(
    .INIT(8'h04)) 
    \src_buf_V_0_reg_208[9]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln97_reg_204_reg_n_3_[0] ),
        .O(src_buf_V_0_reg_2080));
  FDRE \src_buf_V_0_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(grady1_mat_data_dout[0]),
        .Q(src_buf_V_0_reg_208[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_208_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(grady1_mat_data_dout[10]),
        .Q(src_buf_V_0_reg_208[15]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(grady1_mat_data_dout[1]),
        .Q(src_buf_V_0_reg_208[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(grady1_mat_data_dout[2]),
        .Q(src_buf_V_0_reg_208[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_208_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(grady1_mat_data_dout[3]),
        .Q(src_buf_V_0_reg_208[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_208_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(grady1_mat_data_dout[4]),
        .Q(src_buf_V_0_reg_208[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_208_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(grady1_mat_data_dout[5]),
        .Q(src_buf_V_0_reg_208[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_208_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(grady1_mat_data_dout[6]),
        .Q(src_buf_V_0_reg_208[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_208_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(grady1_mat_data_dout[7]),
        .Q(src_buf_V_0_reg_208[7]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_208_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(grady1_mat_data_dout[8]),
        .Q(src_buf_V_0_reg_208[8]),
        .R(1'b0));
  FDRE \src_buf_V_0_reg_208_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(grady1_mat_data_dout[9]),
        .Q(src_buf_V_0_reg_208[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_dst_V_reg_229[15]_i_1 
       (.I0(icmp_ln97_reg_204_pp0_iter4_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(tmp_dst_V_reg_2290));
  FDRE \tmp_dst_V_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[0]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[10] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[10]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[11] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[11]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[12] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[12]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[13] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[13]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[14] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[14]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[15] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[15]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[1] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[1]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[2] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[2]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[3] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[3]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[4] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[4]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[5] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[5]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[6] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[6]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[7] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[7]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[8] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[8]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \tmp_dst_V_reg_229_reg[9] 
       (.C(ap_clk),
        .CE(tmp_dst_V_reg_2290),
        .D(p_0_in[9]),
        .Q(\tmp_dst_V_reg_229_reg[15]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[11]_i_2 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [9]),
        .I3(\val_V_reg_218_reg[15]_1 [9]),
        .O(\val_V_reg_218[11]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[11]_i_3 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [9]),
        .I3(\val_V_reg_218_reg[15]_1 [9]),
        .O(\val_V_reg_218[11]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[11]_i_4 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [8]),
        .I3(\val_V_reg_218_reg[15]_1 [8]),
        .O(\val_V_reg_218[11]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[11]_i_5 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [7]),
        .I3(\val_V_reg_218_reg[15]_1 [7]),
        .O(\val_V_reg_218[11]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[15]_i_2 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [9]),
        .I3(\val_V_reg_218_reg[15]_1 [9]),
        .O(\val_V_reg_218[15]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[15]_i_3 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [9]),
        .I3(\val_V_reg_218_reg[15]_1 [9]),
        .O(\val_V_reg_218[15]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[15]_i_4 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [9]),
        .I3(\val_V_reg_218_reg[15]_1 [9]),
        .O(\val_V_reg_218[15]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[15]_i_5 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [9]),
        .I3(\val_V_reg_218_reg[15]_1 [9]),
        .O(\val_V_reg_218[15]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[3]_i_2 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [2]),
        .I3(\val_V_reg_218_reg[15]_1 [2]),
        .O(\val_V_reg_218[3]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[3]_i_3 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [1]),
        .I3(\val_V_reg_218_reg[15]_1 [1]),
        .O(\val_V_reg_218[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[3]_i_4 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [0]),
        .I3(\val_V_reg_218_reg[15]_1 [0]),
        .O(\val_V_reg_218[3]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[7]_i_2 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [6]),
        .I3(\val_V_reg_218_reg[15]_1 [6]),
        .O(\val_V_reg_218[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[7]_i_3 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [5]),
        .I3(\val_V_reg_218_reg[15]_1 [5]),
        .O(\val_V_reg_218[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[7]_i_4 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [4]),
        .I3(\val_V_reg_218_reg[15]_1 [4]),
        .O(\val_V_reg_218[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \val_V_reg_218[7]_i_5 
       (.I0(\val_V_reg_218_reg[3]_0 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\val_V_reg_218_reg[15]_0 [3]),
        .I3(\val_V_reg_218_reg[15]_1 [3]),
        .O(\val_V_reg_218[7]_i_5_n_3 ));
  FDRE \val_V_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[3]_i_1_n_10 ),
        .Q(val_V_reg_218[0]),
        .R(1'b0));
  FDRE \val_V_reg_218_reg[10] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[11]_i_1_n_8 ),
        .Q(val_V_reg_218[10]),
        .R(1'b0));
  FDRE \val_V_reg_218_reg[11] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[11]_i_1_n_7 ),
        .Q(val_V_reg_218[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \val_V_reg_218_reg[11]_i_1 
       (.CI(\val_V_reg_218_reg[7]_i_1_n_3 ),
        .CO({\val_V_reg_218_reg[11]_i_1_n_3 ,\val_V_reg_218_reg[11]_i_1_n_4 ,\val_V_reg_218_reg[11]_i_1_n_5 ,\val_V_reg_218_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\val_V_reg_218_reg[11]_i_1_n_7 ,\val_V_reg_218_reg[11]_i_1_n_8 ,\val_V_reg_218_reg[11]_i_1_n_9 ,\val_V_reg_218_reg[11]_i_1_n_10 }),
        .S({\val_V_reg_218[11]_i_2_n_3 ,\val_V_reg_218[11]_i_3_n_3 ,\val_V_reg_218[11]_i_4_n_3 ,\val_V_reg_218[11]_i_5_n_3 }));
  FDRE \val_V_reg_218_reg[12] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[15]_i_1_n_10 ),
        .Q(val_V_reg_218[12]),
        .R(1'b0));
  FDRE \val_V_reg_218_reg[13] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[15]_i_1_n_9 ),
        .Q(val_V_reg_218[13]),
        .R(1'b0));
  FDRE \val_V_reg_218_reg[14] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[15]_i_1_n_8 ),
        .Q(val_V_reg_218[14]),
        .R(1'b0));
  FDRE \val_V_reg_218_reg[15] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[15]_i_1_n_7 ),
        .Q(val_V_reg_218[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \val_V_reg_218_reg[15]_i_1 
       (.CI(\val_V_reg_218_reg[11]_i_1_n_3 ),
        .CO({\NLW_val_V_reg_218_reg[15]_i_1_CO_UNCONNECTED [3],\val_V_reg_218_reg[15]_i_1_n_4 ,\val_V_reg_218_reg[15]_i_1_n_5 ,\val_V_reg_218_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\val_V_reg_218_reg[15]_i_1_n_7 ,\val_V_reg_218_reg[15]_i_1_n_8 ,\val_V_reg_218_reg[15]_i_1_n_9 ,\val_V_reg_218_reg[15]_i_1_n_10 }),
        .S({\val_V_reg_218[15]_i_2_n_3 ,\val_V_reg_218[15]_i_3_n_3 ,\val_V_reg_218[15]_i_4_n_3 ,\val_V_reg_218[15]_i_5_n_3 }));
  FDRE \val_V_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[3]_i_1_n_9 ),
        .Q(val_V_reg_218[1]),
        .R(1'b0));
  FDRE \val_V_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[3]_i_1_n_8 ),
        .Q(val_V_reg_218[2]),
        .R(1'b0));
  FDRE \val_V_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[3]_i_1_n_7 ),
        .Q(val_V_reg_218[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \val_V_reg_218_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\val_V_reg_218_reg[3]_i_1_n_3 ,\val_V_reg_218_reg[3]_i_1_n_4 ,\val_V_reg_218_reg[3]_i_1_n_5 ,\val_V_reg_218_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\val_V_reg_218_reg[3]_i_1_n_7 ,\val_V_reg_218_reg[3]_i_1_n_8 ,\val_V_reg_218_reg[3]_i_1_n_9 ,\val_V_reg_218_reg[3]_i_1_n_10 }),
        .S({\val_V_reg_218[3]_i_2_n_3 ,\val_V_reg_218[3]_i_3_n_3 ,\val_V_reg_218[3]_i_4_n_3 ,gradx1_mat_411_dout}));
  FDRE \val_V_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[7]_i_1_n_10 ),
        .Q(val_V_reg_218[4]),
        .R(1'b0));
  FDRE \val_V_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[7]_i_1_n_9 ),
        .Q(val_V_reg_218[5]),
        .R(1'b0));
  FDRE \val_V_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[7]_i_1_n_8 ),
        .Q(val_V_reg_218[6]),
        .R(1'b0));
  FDRE \val_V_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[7]_i_1_n_7 ),
        .Q(val_V_reg_218[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \val_V_reg_218_reg[7]_i_1 
       (.CI(\val_V_reg_218_reg[3]_i_1_n_3 ),
        .CO({\val_V_reg_218_reg[7]_i_1_n_3 ,\val_V_reg_218_reg[7]_i_1_n_4 ,\val_V_reg_218_reg[7]_i_1_n_5 ,\val_V_reg_218_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\val_V_reg_218_reg[7]_i_1_n_7 ,\val_V_reg_218_reg[7]_i_1_n_8 ,\val_V_reg_218_reg[7]_i_1_n_9 ,\val_V_reg_218_reg[7]_i_1_n_10 }),
        .S({\val_V_reg_218[7]_i_2_n_3 ,\val_V_reg_218[7]_i_3_n_3 ,\val_V_reg_218[7]_i_4_n_3 ,\val_V_reg_218[7]_i_5_n_3 }));
  FDRE \val_V_reg_218_reg[8] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[11]_i_1_n_10 ),
        .Q(val_V_reg_218[8]),
        .R(1'b0));
  FDRE \val_V_reg_218_reg[9] 
       (.C(ap_clk),
        .CE(src_buf_V_0_reg_2080),
        .D(\val_V_reg_218_reg[11]_i_1_n_9 ),
        .Q(val_V_reg_218[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFSuppressionRad1_1_5_ap_uint_8_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFSuppressionRad1_1_5_ap_uint_8_s
   (CO,
    \call_ret3_reg_805_reg[30] ,
    \l20_buf78_0_reg_343_reg[30] ,
    \l00_buf3_0_reg_306_reg[30] ,
    ap_enable_reg_pp0_iter7_reg,
    DI,
    S,
    \call_ret_reg_817_reg[0] ,
    \call_ret_reg_817_reg[0]_0 ,
    \call_ret_reg_817_reg[0]_1 ,
    \call_ret_reg_817_reg[0]_2 ,
    \call_ret_reg_817_reg[0]_3 ,
    \call_ret_reg_817_reg[0]_4 ,
    Q,
    icmp_ln886_fu_42_p2_carry__1_i_5,
    icmp_ln886_fu_42_p2_carry__1_i_5_0,
    icmp_ln886_fu_42_p2_carry__1_i_5_1,
    icmp_ln886_3_fu_60_p2_carry__1_i_5,
    icmp_ln886_3_fu_60_p2_carry__1_i_5_0,
    icmp_ln886_1_fu_48_p2_carry__1_i_5,
    icmp_ln886_2_fu_54_p2_carry__1,
    ap_enable_reg_pp0_iter7,
    \l00_buf3_0_reg_306_reg[0] );
  output [0:0]CO;
  output [0:0]\call_ret3_reg_805_reg[30] ;
  output [0:0]\l20_buf78_0_reg_343_reg[30] ;
  output [0:0]\l00_buf3_0_reg_306_reg[30] ;
  output ap_enable_reg_pp0_iter7_reg;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\call_ret_reg_817_reg[0] ;
  input [3:0]\call_ret_reg_817_reg[0]_0 ;
  input [3:0]\call_ret_reg_817_reg[0]_1 ;
  input [3:0]\call_ret_reg_817_reg[0]_2 ;
  input [3:0]\call_ret_reg_817_reg[0]_3 ;
  input [3:0]\call_ret_reg_817_reg[0]_4 ;
  input [23:0]Q;
  input [23:0]icmp_ln886_fu_42_p2_carry__1_i_5;
  input [23:0]icmp_ln886_fu_42_p2_carry__1_i_5_0;
  input [23:0]icmp_ln886_fu_42_p2_carry__1_i_5_1;
  input [23:0]icmp_ln886_3_fu_60_p2_carry__1_i_5;
  input [23:0]icmp_ln886_3_fu_60_p2_carry__1_i_5_0;
  input [23:0]icmp_ln886_1_fu_48_p2_carry__1_i_5;
  input [23:0]icmp_ln886_2_fu_54_p2_carry__1;
  input ap_enable_reg_pp0_iter7;
  input \l00_buf3_0_reg_306_reg[0] ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [23:0]Q;
  wire [3:0]S;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter7_reg;
  wire [0:0]\call_ret3_reg_805_reg[30] ;
  wire [3:0]\call_ret_reg_817_reg[0] ;
  wire [3:0]\call_ret_reg_817_reg[0]_0 ;
  wire [3:0]\call_ret_reg_817_reg[0]_1 ;
  wire [3:0]\call_ret_reg_817_reg[0]_2 ;
  wire [3:0]\call_ret_reg_817_reg[0]_3 ;
  wire [3:0]\call_ret_reg_817_reg[0]_4 ;
  wire [23:0]icmp_ln886_1_fu_48_p2_carry__1_i_5;
  wire [23:0]icmp_ln886_2_fu_54_p2_carry__1;
  wire [23:0]icmp_ln886_3_fu_60_p2_carry__1_i_5;
  wire [23:0]icmp_ln886_3_fu_60_p2_carry__1_i_5_0;
  wire [23:0]icmp_ln886_fu_42_p2_carry__1_i_5;
  wire [23:0]icmp_ln886_fu_42_p2_carry__1_i_5_0;
  wire [23:0]icmp_ln886_fu_42_p2_carry__1_i_5_1;
  wire \l00_buf3_0_reg_306_reg[0] ;
  wire [0:0]\l00_buf3_0_reg_306_reg[30] ;
  wire [0:0]\l20_buf78_0_reg_343_reg[30] ;

  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFFindMaxRad1_ap_int_32_s_54 Max_xFFindMaxRad1_ap_int_32_s_fu_44
       (.CO(CO),
        .DI(DI),
        .Q(Q),
        .S(S),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_enable_reg_pp0_iter7_reg(ap_enable_reg_pp0_iter7_reg),
        .\call_ret3_reg_805_reg[30] (\call_ret3_reg_805_reg[30] ),
        .\call_ret_reg_817_reg[0] (\call_ret_reg_817_reg[0] ),
        .\call_ret_reg_817_reg[0]_0 (\call_ret_reg_817_reg[0]_0 ),
        .\call_ret_reg_817_reg[0]_1 (\call_ret_reg_817_reg[0]_1 ),
        .\call_ret_reg_817_reg[0]_2 (\call_ret_reg_817_reg[0]_2 ),
        .\call_ret_reg_817_reg[0]_3 (\call_ret_reg_817_reg[0]_3 ),
        .\call_ret_reg_817_reg[0]_4 (\call_ret_reg_817_reg[0]_4 ),
        .icmp_ln886_1_fu_48_p2_carry__1_i_5_0(icmp_ln886_1_fu_48_p2_carry__1_i_5),
        .icmp_ln886_2_fu_54_p2_carry__1_0(icmp_ln886_2_fu_54_p2_carry__1),
        .icmp_ln886_3_fu_60_p2_carry__1_i_5_0(icmp_ln886_3_fu_60_p2_carry__1_i_5),
        .icmp_ln886_3_fu_60_p2_carry__1_i_5_1(icmp_ln886_3_fu_60_p2_carry__1_i_5_0),
        .icmp_ln886_fu_42_p2_carry__1_i_5_0(icmp_ln886_fu_42_p2_carry__1_i_5),
        .icmp_ln886_fu_42_p2_carry__1_i_5_1(icmp_ln886_fu_42_p2_carry__1_i_5_0),
        .icmp_ln886_fu_42_p2_carry__1_i_5_2(icmp_ln886_fu_42_p2_carry__1_i_5_1),
        .\l00_buf3_0_reg_306_reg[0] (\l00_buf3_0_reg_306_reg[0] ),
        .\l00_buf3_0_reg_306_reg[30] (\l00_buf3_0_reg_306_reg[30] ),
        .\l20_buf78_0_reg_343_reg[30] (\l20_buf78_0_reg_343_reg[30] ));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xFThreshold_5_1080_1920_5_1_12_1920_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xFThreshold_5_1080_1920_5_1_12_1920_s
   (start_once_reg,
    CO,
    Q,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read,
    E,
    ap_enable_reg_pp0_iter1_reg_0,
    mOutPtr110_out,
    \buf1_reg_221_reg[30]_0 ,
    score_data_dout,
    ap_clk,
    SS,
    ap_rst_n,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read,
    score_data_empty_n,
    thresh_data_full_n,
    xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start,
    start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n,
    \mOutPtr_reg[1] ,
    start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n,
    D,
    \img_height_read_reg_178_reg[10]_0 ,
    SR,
    \zext_ln161_reg_188_reg[15]_0 );
  output start_once_reg;
  output [0:0]CO;
  output [2:0]Q;
  output xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready;
  output xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg_0;
  output mOutPtr110_out;
  output [30:0]\buf1_reg_221_reg[30]_0 ;
  input [30:0]score_data_dout;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;
  input score_data_empty_n;
  input thresh_data_full_n;
  input xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start;
  input start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n;
  input \mOutPtr_reg[1] ;
  input start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n;
  input [10:0]D;
  input [10:0]\img_height_read_reg_178_reg[10]_0 ;
  input [0:0]SR;
  input [15:0]\zext_ln161_reg_188_reg[15]_0 ;

  wire [0:0]CO;
  wire [10:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_3__5_n_3 ;
  wire \ap_CS_fsm[2]_i_4__5_n_3 ;
  wire \ap_CS_fsm[2]_i_5__5_n_3 ;
  wire \ap_CS_fsm[2]_i_6__5_n_3 ;
  wire \ap_CS_fsm[3]_i_2__5_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_2__5_n_4 ;
  wire \ap_CS_fsm_reg[2]_i_2__5_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2__5_n_6 ;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__9_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__9_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__4_n_3;
  wire ap_enable_reg_pp0_iter3_i_1_n_3;
  wire ap_enable_reg_pp0_iter3_reg_n_3;
  wire ap_rst_n;
  wire buf1_reg_221;
  wire buf1_reg_2210;
  wire \buf1_reg_221[30]_i_10_n_3 ;
  wire \buf1_reg_221[30]_i_11_n_3 ;
  wire \buf1_reg_221[30]_i_12_n_3 ;
  wire \buf1_reg_221[30]_i_14_n_3 ;
  wire \buf1_reg_221[30]_i_15_n_3 ;
  wire \buf1_reg_221[30]_i_16_n_3 ;
  wire \buf1_reg_221[30]_i_17_n_3 ;
  wire \buf1_reg_221[30]_i_18_n_3 ;
  wire \buf1_reg_221[30]_i_19_n_3 ;
  wire \buf1_reg_221[30]_i_20_n_3 ;
  wire \buf1_reg_221[30]_i_21_n_3 ;
  wire \buf1_reg_221[30]_i_23_n_3 ;
  wire \buf1_reg_221[30]_i_24_n_3 ;
  wire \buf1_reg_221[30]_i_25_n_3 ;
  wire \buf1_reg_221[30]_i_26_n_3 ;
  wire \buf1_reg_221[30]_i_27_n_3 ;
  wire \buf1_reg_221[30]_i_28_n_3 ;
  wire \buf1_reg_221[30]_i_29_n_3 ;
  wire \buf1_reg_221[30]_i_30_n_3 ;
  wire \buf1_reg_221[30]_i_31_n_3 ;
  wire \buf1_reg_221[30]_i_32_n_3 ;
  wire \buf1_reg_221[30]_i_33_n_3 ;
  wire \buf1_reg_221[30]_i_34_n_3 ;
  wire \buf1_reg_221[30]_i_35_n_3 ;
  wire \buf1_reg_221[30]_i_36_n_3 ;
  wire \buf1_reg_221[30]_i_37_n_3 ;
  wire \buf1_reg_221[30]_i_38_n_3 ;
  wire \buf1_reg_221[30]_i_6_n_3 ;
  wire \buf1_reg_221[30]_i_7_n_3 ;
  wire \buf1_reg_221[30]_i_8_n_3 ;
  wire \buf1_reg_221[30]_i_9_n_3 ;
  wire [30:0]\buf1_reg_221_reg[30]_0 ;
  wire \buf1_reg_221_reg[30]_i_13_n_3 ;
  wire \buf1_reg_221_reg[30]_i_13_n_4 ;
  wire \buf1_reg_221_reg[30]_i_13_n_5 ;
  wire \buf1_reg_221_reg[30]_i_13_n_6 ;
  wire \buf1_reg_221_reg[30]_i_22_n_3 ;
  wire \buf1_reg_221_reg[30]_i_22_n_4 ;
  wire \buf1_reg_221_reg[30]_i_22_n_5 ;
  wire \buf1_reg_221_reg[30]_i_22_n_6 ;
  wire \buf1_reg_221_reg[30]_i_3_n_4 ;
  wire \buf1_reg_221_reg[30]_i_3_n_5 ;
  wire \buf1_reg_221_reg[30]_i_3_n_6 ;
  wire \buf1_reg_221_reg[30]_i_5_n_3 ;
  wire \buf1_reg_221_reg[30]_i_5_n_4 ;
  wire \buf1_reg_221_reg[30]_i_5_n_5 ;
  wire \buf1_reg_221_reg[30]_i_5_n_6 ;
  wire [10:0]col_1_fu_148_p2;
  wire col_reg_122;
  wire col_reg_1220;
  wire \col_reg_122[10]_i_5_n_3 ;
  wire \col_reg_122[10]_i_6_n_3 ;
  wire \col_reg_122[10]_i_7_n_3 ;
  wire \col_reg_122[10]_i_8_n_3 ;
  wire \col_reg_122[10]_i_9_n_3 ;
  wire [10:0]col_reg_122_reg;
  wire \col_reg_122_reg[10]_i_4_n_4 ;
  wire \col_reg_122_reg[10]_i_4_n_5 ;
  wire \col_reg_122_reg[10]_i_4_n_6 ;
  wire \icmp_ln252_reg_207[0]_i_1_n_3 ;
  wire icmp_ln252_reg_207_pp0_iter1_reg;
  wire \icmp_ln252_reg_207_pp0_iter1_reg[0]_i_1_n_3 ;
  wire icmp_ln252_reg_207_pp0_iter2_reg;
  wire \icmp_ln252_reg_207_pp0_iter2_reg[0]_i_1_n_3 ;
  wire \icmp_ln252_reg_207_reg_n_3_[0] ;
  wire [10:0]img_height_read_reg_178;
  wire [10:0]\img_height_read_reg_178_reg[10]_0 ;
  wire [10:0]img_width_read_reg_183;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[1] ;
  wire p_0_in;
  wire p_7_in;
  wire [10:0]row_1_fu_137_p2;
  wire [10:0]row_1_reg_193;
  wire \row_1_reg_193[10]_i_2_n_3 ;
  wire \row_reg_111_reg_n_3_[0] ;
  wire \row_reg_111_reg_n_3_[10] ;
  wire \row_reg_111_reg_n_3_[1] ;
  wire \row_reg_111_reg_n_3_[2] ;
  wire \row_reg_111_reg_n_3_[3] ;
  wire \row_reg_111_reg_n_3_[4] ;
  wire \row_reg_111_reg_n_3_[5] ;
  wire \row_reg_111_reg_n_3_[6] ;
  wire \row_reg_111_reg_n_3_[7] ;
  wire \row_reg_111_reg_n_3_[8] ;
  wire \row_reg_111_reg_n_3_[9] ;
  wire [30:0]score_data_dout;
  wire score_data_empty_n;
  wire start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n;
  wire start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__2_n_3;
  wire thresh_data_full_n;
  wire [31:0]tmp_V_reg_211;
  wire tmp_V_reg_2110;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read;
  wire xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read;
  wire [15:0]zext_ln161_reg_188;
  wire [15:0]\zext_ln161_reg_188_reg[15]_0 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__5_O_UNCONNECTED ;
  wire [3:0]\NLW_buf1_reg_221_reg[30]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_buf1_reg_221_reg[30]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_buf1_reg_221_reg[30]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_buf1_reg_221_reg[30]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_col_reg_122_reg[10]_i_4_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2020200020202020)) 
    \SRL_SIG[0][30]_i_1 
       (.I0(thresh_data_full_n),
        .I1(icmp_ln252_reg_207_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg_n_3),
        .I3(\icmp_ln252_reg_207_reg_n_3_[0] ),
        .I4(score_data_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(E));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__13 
       (.I0(Q[1]),
        .I1(CO),
        .I2(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__13 
       (.I0(xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[2]_i_1__9 
       (.I0(\ap_CS_fsm[3]_i_2__5_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(CO),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_3__5 
       (.I0(\row_reg_111_reg_n_3_[9] ),
        .I1(img_height_read_reg_178[9]),
        .I2(img_height_read_reg_178[10]),
        .I3(\row_reg_111_reg_n_3_[10] ),
        .O(\ap_CS_fsm[2]_i_3__5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__5 
       (.I0(\row_reg_111_reg_n_3_[7] ),
        .I1(img_height_read_reg_178[7]),
        .I2(\row_reg_111_reg_n_3_[6] ),
        .I3(img_height_read_reg_178[6]),
        .I4(img_height_read_reg_178[8]),
        .I5(\row_reg_111_reg_n_3_[8] ),
        .O(\ap_CS_fsm[2]_i_4__5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__5 
       (.I0(\row_reg_111_reg_n_3_[4] ),
        .I1(img_height_read_reg_178[4]),
        .I2(\row_reg_111_reg_n_3_[3] ),
        .I3(img_height_read_reg_178[3]),
        .I4(img_height_read_reg_178[5]),
        .I5(\row_reg_111_reg_n_3_[5] ),
        .O(\ap_CS_fsm[2]_i_5__5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__5 
       (.I0(\row_reg_111_reg_n_3_[1] ),
        .I1(img_height_read_reg_178[1]),
        .I2(\row_reg_111_reg_n_3_[0] ),
        .I3(img_height_read_reg_178[0]),
        .I4(img_height_read_reg_178[2]),
        .I5(\row_reg_111_reg_n_3_[2] ),
        .O(\ap_CS_fsm[2]_i_6__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__7 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__5_n_3 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0040004000FF0040)) 
    \ap_CS_fsm[3]_i_2__5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_enable_reg_pp0_iter3_reg_n_3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[3]_i_2__5_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__5 
       (.CI(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__5_n_4 ,\ap_CS_fsm_reg[2]_i_2__5_n_5 ,\ap_CS_fsm_reg[2]_i_2__5_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_3__5_n_3 ,\ap_CS_fsm[2]_i_4__5_n_3 ,\ap_CS_fsm[2]_i_5__5_n_3 ,\ap_CS_fsm[2]_i_6__5_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1__9
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(p_7_in),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__9_n_3));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__4
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_11001),
        .O(p_7_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__9_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__9
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter1_i_1__9_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__9_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__4
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_block_pp0_stage0_11001),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__4_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT6 #(
    .INIT(64'hC0A000A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_3),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(CO),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter3_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \buf1_reg_221[30]_i_1 
       (.I0(icmp_ln252_reg_207_pp0_iter1_reg),
        .I1(p_0_in),
        .I2(ap_block_pp0_stage0_11001),
        .O(buf1_reg_221));
  LUT2 #(
    .INIT(4'h1)) 
    \buf1_reg_221[30]_i_10 
       (.I0(tmp_V_reg_211[29]),
        .I1(tmp_V_reg_211[28]),
        .O(\buf1_reg_221[30]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \buf1_reg_221[30]_i_11 
       (.I0(tmp_V_reg_211[27]),
        .I1(tmp_V_reg_211[26]),
        .O(\buf1_reg_221[30]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \buf1_reg_221[30]_i_12 
       (.I0(tmp_V_reg_211[25]),
        .I1(tmp_V_reg_211[24]),
        .O(\buf1_reg_221[30]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \buf1_reg_221[30]_i_14 
       (.I0(tmp_V_reg_211[22]),
        .I1(tmp_V_reg_211[23]),
        .O(\buf1_reg_221[30]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \buf1_reg_221[30]_i_15 
       (.I0(tmp_V_reg_211[20]),
        .I1(tmp_V_reg_211[21]),
        .O(\buf1_reg_221[30]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \buf1_reg_221[30]_i_16 
       (.I0(tmp_V_reg_211[18]),
        .I1(tmp_V_reg_211[19]),
        .O(\buf1_reg_221[30]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \buf1_reg_221[30]_i_17 
       (.I0(tmp_V_reg_211[16]),
        .I1(tmp_V_reg_211[17]),
        .O(\buf1_reg_221[30]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \buf1_reg_221[30]_i_18 
       (.I0(tmp_V_reg_211[23]),
        .I1(tmp_V_reg_211[22]),
        .O(\buf1_reg_221[30]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \buf1_reg_221[30]_i_19 
       (.I0(tmp_V_reg_211[21]),
        .I1(tmp_V_reg_211[20]),
        .O(\buf1_reg_221[30]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \buf1_reg_221[30]_i_2 
       (.I0(icmp_ln252_reg_207_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(buf1_reg_2210));
  LUT2 #(
    .INIT(4'h1)) 
    \buf1_reg_221[30]_i_20 
       (.I0(tmp_V_reg_211[19]),
        .I1(tmp_V_reg_211[18]),
        .O(\buf1_reg_221[30]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \buf1_reg_221[30]_i_21 
       (.I0(tmp_V_reg_211[17]),
        .I1(tmp_V_reg_211[16]),
        .O(\buf1_reg_221[30]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buf1_reg_221[30]_i_23 
       (.I0(tmp_V_reg_211[14]),
        .I1(zext_ln161_reg_188[14]),
        .I2(zext_ln161_reg_188[15]),
        .I3(tmp_V_reg_211[15]),
        .O(\buf1_reg_221[30]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buf1_reg_221[30]_i_24 
       (.I0(tmp_V_reg_211[12]),
        .I1(zext_ln161_reg_188[12]),
        .I2(zext_ln161_reg_188[13]),
        .I3(tmp_V_reg_211[13]),
        .O(\buf1_reg_221[30]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buf1_reg_221[30]_i_25 
       (.I0(tmp_V_reg_211[10]),
        .I1(zext_ln161_reg_188[10]),
        .I2(zext_ln161_reg_188[11]),
        .I3(tmp_V_reg_211[11]),
        .O(\buf1_reg_221[30]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buf1_reg_221[30]_i_26 
       (.I0(tmp_V_reg_211[8]),
        .I1(zext_ln161_reg_188[8]),
        .I2(zext_ln161_reg_188[9]),
        .I3(tmp_V_reg_211[9]),
        .O(\buf1_reg_221[30]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buf1_reg_221[30]_i_27 
       (.I0(zext_ln161_reg_188[15]),
        .I1(tmp_V_reg_211[15]),
        .I2(zext_ln161_reg_188[14]),
        .I3(tmp_V_reg_211[14]),
        .O(\buf1_reg_221[30]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buf1_reg_221[30]_i_28 
       (.I0(zext_ln161_reg_188[13]),
        .I1(tmp_V_reg_211[13]),
        .I2(zext_ln161_reg_188[12]),
        .I3(tmp_V_reg_211[12]),
        .O(\buf1_reg_221[30]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buf1_reg_221[30]_i_29 
       (.I0(zext_ln161_reg_188[11]),
        .I1(tmp_V_reg_211[11]),
        .I2(zext_ln161_reg_188[10]),
        .I3(tmp_V_reg_211[10]),
        .O(\buf1_reg_221[30]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buf1_reg_221[30]_i_30 
       (.I0(zext_ln161_reg_188[9]),
        .I1(tmp_V_reg_211[9]),
        .I2(zext_ln161_reg_188[8]),
        .I3(tmp_V_reg_211[8]),
        .O(\buf1_reg_221[30]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buf1_reg_221[30]_i_31 
       (.I0(tmp_V_reg_211[6]),
        .I1(zext_ln161_reg_188[6]),
        .I2(zext_ln161_reg_188[7]),
        .I3(tmp_V_reg_211[7]),
        .O(\buf1_reg_221[30]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buf1_reg_221[30]_i_32 
       (.I0(tmp_V_reg_211[4]),
        .I1(zext_ln161_reg_188[4]),
        .I2(zext_ln161_reg_188[5]),
        .I3(tmp_V_reg_211[5]),
        .O(\buf1_reg_221[30]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buf1_reg_221[30]_i_33 
       (.I0(tmp_V_reg_211[2]),
        .I1(zext_ln161_reg_188[2]),
        .I2(zext_ln161_reg_188[3]),
        .I3(tmp_V_reg_211[3]),
        .O(\buf1_reg_221[30]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buf1_reg_221[30]_i_34 
       (.I0(tmp_V_reg_211[0]),
        .I1(zext_ln161_reg_188[0]),
        .I2(zext_ln161_reg_188[1]),
        .I3(tmp_V_reg_211[1]),
        .O(\buf1_reg_221[30]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buf1_reg_221[30]_i_35 
       (.I0(zext_ln161_reg_188[7]),
        .I1(tmp_V_reg_211[7]),
        .I2(zext_ln161_reg_188[6]),
        .I3(tmp_V_reg_211[6]),
        .O(\buf1_reg_221[30]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buf1_reg_221[30]_i_36 
       (.I0(zext_ln161_reg_188[5]),
        .I1(tmp_V_reg_211[5]),
        .I2(zext_ln161_reg_188[4]),
        .I3(tmp_V_reg_211[4]),
        .O(\buf1_reg_221[30]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buf1_reg_221[30]_i_37 
       (.I0(zext_ln161_reg_188[3]),
        .I1(tmp_V_reg_211[3]),
        .I2(zext_ln161_reg_188[2]),
        .I3(tmp_V_reg_211[2]),
        .O(\buf1_reg_221[30]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buf1_reg_221[30]_i_38 
       (.I0(zext_ln161_reg_188[1]),
        .I1(tmp_V_reg_211[1]),
        .I2(zext_ln161_reg_188[0]),
        .I3(tmp_V_reg_211[0]),
        .O(\buf1_reg_221[30]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'h0202020202FF0202)) 
    \buf1_reg_221[30]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(score_data_empty_n),
        .I2(\icmp_ln252_reg_207_reg_n_3_[0] ),
        .I3(thresh_data_full_n),
        .I4(ap_enable_reg_pp0_iter3_reg_n_3),
        .I5(icmp_ln252_reg_207_pp0_iter2_reg),
        .O(ap_block_pp0_stage0_11001));
  LUT2 #(
    .INIT(4'hE)) 
    \buf1_reg_221[30]_i_6 
       (.I0(tmp_V_reg_211[28]),
        .I1(tmp_V_reg_211[29]),
        .O(\buf1_reg_221[30]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \buf1_reg_221[30]_i_7 
       (.I0(tmp_V_reg_211[26]),
        .I1(tmp_V_reg_211[27]),
        .O(\buf1_reg_221[30]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \buf1_reg_221[30]_i_8 
       (.I0(tmp_V_reg_211[24]),
        .I1(tmp_V_reg_211[25]),
        .O(\buf1_reg_221[30]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \buf1_reg_221[30]_i_9 
       (.I0(tmp_V_reg_211[31]),
        .O(\buf1_reg_221[30]_i_9_n_3 ));
  FDRE \buf1_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[0]),
        .Q(\buf1_reg_221_reg[30]_0 [0]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[10] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[10]),
        .Q(\buf1_reg_221_reg[30]_0 [10]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[11] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[11]),
        .Q(\buf1_reg_221_reg[30]_0 [11]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[12] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[12]),
        .Q(\buf1_reg_221_reg[30]_0 [12]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[13] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[13]),
        .Q(\buf1_reg_221_reg[30]_0 [13]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[14] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[14]),
        .Q(\buf1_reg_221_reg[30]_0 [14]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[15] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[15]),
        .Q(\buf1_reg_221_reg[30]_0 [15]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[16] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[16]),
        .Q(\buf1_reg_221_reg[30]_0 [16]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[17] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[17]),
        .Q(\buf1_reg_221_reg[30]_0 [17]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[18] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[18]),
        .Q(\buf1_reg_221_reg[30]_0 [18]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[19] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[19]),
        .Q(\buf1_reg_221_reg[30]_0 [19]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[1] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[1]),
        .Q(\buf1_reg_221_reg[30]_0 [1]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[20] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[20]),
        .Q(\buf1_reg_221_reg[30]_0 [20]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[21] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[21]),
        .Q(\buf1_reg_221_reg[30]_0 [21]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[22] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[22]),
        .Q(\buf1_reg_221_reg[30]_0 [22]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[23] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[23]),
        .Q(\buf1_reg_221_reg[30]_0 [23]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[24] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[24]),
        .Q(\buf1_reg_221_reg[30]_0 [24]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[25] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[25]),
        .Q(\buf1_reg_221_reg[30]_0 [25]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[26] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[26]),
        .Q(\buf1_reg_221_reg[30]_0 [26]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[27] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[27]),
        .Q(\buf1_reg_221_reg[30]_0 [27]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[28] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[28]),
        .Q(\buf1_reg_221_reg[30]_0 [28]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[29] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[29]),
        .Q(\buf1_reg_221_reg[30]_0 [29]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[2] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[2]),
        .Q(\buf1_reg_221_reg[30]_0 [2]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[30] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[31]),
        .Q(\buf1_reg_221_reg[30]_0 [30]),
        .R(buf1_reg_221));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \buf1_reg_221_reg[30]_i_13 
       (.CI(\buf1_reg_221_reg[30]_i_22_n_3 ),
        .CO({\buf1_reg_221_reg[30]_i_13_n_3 ,\buf1_reg_221_reg[30]_i_13_n_4 ,\buf1_reg_221_reg[30]_i_13_n_5 ,\buf1_reg_221_reg[30]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\buf1_reg_221[30]_i_23_n_3 ,\buf1_reg_221[30]_i_24_n_3 ,\buf1_reg_221[30]_i_25_n_3 ,\buf1_reg_221[30]_i_26_n_3 }),
        .O(\NLW_buf1_reg_221_reg[30]_i_13_O_UNCONNECTED [3:0]),
        .S({\buf1_reg_221[30]_i_27_n_3 ,\buf1_reg_221[30]_i_28_n_3 ,\buf1_reg_221[30]_i_29_n_3 ,\buf1_reg_221[30]_i_30_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \buf1_reg_221_reg[30]_i_22 
       (.CI(1'b0),
        .CO({\buf1_reg_221_reg[30]_i_22_n_3 ,\buf1_reg_221_reg[30]_i_22_n_4 ,\buf1_reg_221_reg[30]_i_22_n_5 ,\buf1_reg_221_reg[30]_i_22_n_6 }),
        .CYINIT(1'b0),
        .DI({\buf1_reg_221[30]_i_31_n_3 ,\buf1_reg_221[30]_i_32_n_3 ,\buf1_reg_221[30]_i_33_n_3 ,\buf1_reg_221[30]_i_34_n_3 }),
        .O(\NLW_buf1_reg_221_reg[30]_i_22_O_UNCONNECTED [3:0]),
        .S({\buf1_reg_221[30]_i_35_n_3 ,\buf1_reg_221[30]_i_36_n_3 ,\buf1_reg_221[30]_i_37_n_3 ,\buf1_reg_221[30]_i_38_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \buf1_reg_221_reg[30]_i_3 
       (.CI(\buf1_reg_221_reg[30]_i_5_n_3 ),
        .CO({p_0_in,\buf1_reg_221_reg[30]_i_3_n_4 ,\buf1_reg_221_reg[30]_i_3_n_5 ,\buf1_reg_221_reg[30]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buf1_reg_221[30]_i_6_n_3 ,\buf1_reg_221[30]_i_7_n_3 ,\buf1_reg_221[30]_i_8_n_3 }),
        .O(\NLW_buf1_reg_221_reg[30]_i_3_O_UNCONNECTED [3:0]),
        .S({\buf1_reg_221[30]_i_9_n_3 ,\buf1_reg_221[30]_i_10_n_3 ,\buf1_reg_221[30]_i_11_n_3 ,\buf1_reg_221[30]_i_12_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \buf1_reg_221_reg[30]_i_5 
       (.CI(\buf1_reg_221_reg[30]_i_13_n_3 ),
        .CO({\buf1_reg_221_reg[30]_i_5_n_3 ,\buf1_reg_221_reg[30]_i_5_n_4 ,\buf1_reg_221_reg[30]_i_5_n_5 ,\buf1_reg_221_reg[30]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({\buf1_reg_221[30]_i_14_n_3 ,\buf1_reg_221[30]_i_15_n_3 ,\buf1_reg_221[30]_i_16_n_3 ,\buf1_reg_221[30]_i_17_n_3 }),
        .O(\NLW_buf1_reg_221_reg[30]_i_5_O_UNCONNECTED [3:0]),
        .S({\buf1_reg_221[30]_i_18_n_3 ,\buf1_reg_221[30]_i_19_n_3 ,\buf1_reg_221[30]_i_20_n_3 ,\buf1_reg_221[30]_i_21_n_3 }));
  FDRE \buf1_reg_221_reg[3] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[3]),
        .Q(\buf1_reg_221_reg[30]_0 [3]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[4] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[4]),
        .Q(\buf1_reg_221_reg[30]_0 [4]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[5] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[5]),
        .Q(\buf1_reg_221_reg[30]_0 [5]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[6] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[6]),
        .Q(\buf1_reg_221_reg[30]_0 [6]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[7] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[7]),
        .Q(\buf1_reg_221_reg[30]_0 [7]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[8] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[8]),
        .Q(\buf1_reg_221_reg[30]_0 [8]),
        .R(buf1_reg_221));
  FDRE \buf1_reg_221_reg[9] 
       (.C(ap_clk),
        .CE(buf1_reg_2210),
        .D(tmp_V_reg_211[9]),
        .Q(\buf1_reg_221_reg[30]_0 [9]),
        .R(buf1_reg_221));
  LUT1 #(
    .INIT(2'h1)) 
    \col_reg_122[0]_i_1 
       (.I0(col_reg_122_reg[0]),
        .O(col_1_fu_148_p2[0]));
  LUT6 #(
    .INIT(64'h4444444444044444)) 
    \col_reg_122[10]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(col_reg_122));
  LUT4 #(
    .INIT(16'h0400)) 
    \col_reg_122[10]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(col_reg_1220));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_reg_122[10]_i_3 
       (.I0(col_reg_122_reg[8]),
        .I1(col_reg_122_reg[6]),
        .I2(\col_reg_122[10]_i_5_n_3 ),
        .I3(col_reg_122_reg[7]),
        .I4(col_reg_122_reg[9]),
        .I5(col_reg_122_reg[10]),
        .O(col_1_fu_148_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col_reg_122[10]_i_5 
       (.I0(col_reg_122_reg[5]),
        .I1(col_reg_122_reg[3]),
        .I2(col_reg_122_reg[1]),
        .I3(col_reg_122_reg[0]),
        .I4(col_reg_122_reg[2]),
        .I5(col_reg_122_reg[4]),
        .O(\col_reg_122[10]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \col_reg_122[10]_i_6 
       (.I0(col_reg_122_reg[9]),
        .I1(img_width_read_reg_183[9]),
        .I2(img_width_read_reg_183[10]),
        .I3(col_reg_122_reg[10]),
        .O(\col_reg_122[10]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_reg_122[10]_i_7 
       (.I0(col_reg_122_reg[7]),
        .I1(img_width_read_reg_183[7]),
        .I2(col_reg_122_reg[6]),
        .I3(img_width_read_reg_183[6]),
        .I4(col_reg_122_reg[8]),
        .I5(img_width_read_reg_183[8]),
        .O(\col_reg_122[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_reg_122[10]_i_8 
       (.I0(col_reg_122_reg[4]),
        .I1(img_width_read_reg_183[4]),
        .I2(col_reg_122_reg[3]),
        .I3(img_width_read_reg_183[3]),
        .I4(col_reg_122_reg[5]),
        .I5(img_width_read_reg_183[5]),
        .O(\col_reg_122[10]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \col_reg_122[10]_i_9 
       (.I0(col_reg_122_reg[1]),
        .I1(img_width_read_reg_183[1]),
        .I2(col_reg_122_reg[0]),
        .I3(img_width_read_reg_183[0]),
        .I4(col_reg_122_reg[2]),
        .I5(img_width_read_reg_183[2]),
        .O(\col_reg_122[10]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_reg_122[1]_i_1 
       (.I0(col_reg_122_reg[0]),
        .I1(col_reg_122_reg[1]),
        .O(col_1_fu_148_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_reg_122[2]_i_1 
       (.I0(col_reg_122_reg[0]),
        .I1(col_reg_122_reg[1]),
        .I2(col_reg_122_reg[2]),
        .O(col_1_fu_148_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_reg_122[3]_i_1 
       (.I0(col_reg_122_reg[1]),
        .I1(col_reg_122_reg[0]),
        .I2(col_reg_122_reg[2]),
        .I3(col_reg_122_reg[3]),
        .O(col_1_fu_148_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_reg_122[4]_i_1 
       (.I0(col_reg_122_reg[2]),
        .I1(col_reg_122_reg[0]),
        .I2(col_reg_122_reg[1]),
        .I3(col_reg_122_reg[3]),
        .I4(col_reg_122_reg[4]),
        .O(col_1_fu_148_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_reg_122[5]_i_1 
       (.I0(col_reg_122_reg[3]),
        .I1(col_reg_122_reg[1]),
        .I2(col_reg_122_reg[0]),
        .I3(col_reg_122_reg[2]),
        .I4(col_reg_122_reg[4]),
        .I5(col_reg_122_reg[5]),
        .O(col_1_fu_148_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_reg_122[6]_i_1 
       (.I0(\col_reg_122[10]_i_5_n_3 ),
        .I1(col_reg_122_reg[6]),
        .O(col_1_fu_148_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \col_reg_122[7]_i_1 
       (.I0(\col_reg_122[10]_i_5_n_3 ),
        .I1(col_reg_122_reg[6]),
        .I2(col_reg_122_reg[7]),
        .O(col_1_fu_148_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \col_reg_122[8]_i_1 
       (.I0(col_reg_122_reg[6]),
        .I1(\col_reg_122[10]_i_5_n_3 ),
        .I2(col_reg_122_reg[7]),
        .I3(col_reg_122_reg[8]),
        .O(col_1_fu_148_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \col_reg_122[9]_i_1 
       (.I0(col_reg_122_reg[7]),
        .I1(\col_reg_122[10]_i_5_n_3 ),
        .I2(col_reg_122_reg[6]),
        .I3(col_reg_122_reg[8]),
        .I4(col_reg_122_reg[9]),
        .O(col_1_fu_148_p2[9]));
  FDRE \col_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(col_reg_1220),
        .D(col_1_fu_148_p2[0]),
        .Q(col_reg_122_reg[0]),
        .R(col_reg_122));
  FDRE \col_reg_122_reg[10] 
       (.C(ap_clk),
        .CE(col_reg_1220),
        .D(col_1_fu_148_p2[10]),
        .Q(col_reg_122_reg[10]),
        .R(col_reg_122));
  CARRY4 \col_reg_122_reg[10]_i_4 
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,\col_reg_122_reg[10]_i_4_n_4 ,\col_reg_122_reg[10]_i_4_n_5 ,\col_reg_122_reg[10]_i_4_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_col_reg_122_reg[10]_i_4_O_UNCONNECTED [3:0]),
        .S({\col_reg_122[10]_i_6_n_3 ,\col_reg_122[10]_i_7_n_3 ,\col_reg_122[10]_i_8_n_3 ,\col_reg_122[10]_i_9_n_3 }));
  FDRE \col_reg_122_reg[1] 
       (.C(ap_clk),
        .CE(col_reg_1220),
        .D(col_1_fu_148_p2[1]),
        .Q(col_reg_122_reg[1]),
        .R(col_reg_122));
  FDRE \col_reg_122_reg[2] 
       (.C(ap_clk),
        .CE(col_reg_1220),
        .D(col_1_fu_148_p2[2]),
        .Q(col_reg_122_reg[2]),
        .R(col_reg_122));
  FDRE \col_reg_122_reg[3] 
       (.C(ap_clk),
        .CE(col_reg_1220),
        .D(col_1_fu_148_p2[3]),
        .Q(col_reg_122_reg[3]),
        .R(col_reg_122));
  FDRE \col_reg_122_reg[4] 
       (.C(ap_clk),
        .CE(col_reg_1220),
        .D(col_1_fu_148_p2[4]),
        .Q(col_reg_122_reg[4]),
        .R(col_reg_122));
  FDRE \col_reg_122_reg[5] 
       (.C(ap_clk),
        .CE(col_reg_1220),
        .D(col_1_fu_148_p2[5]),
        .Q(col_reg_122_reg[5]),
        .R(col_reg_122));
  FDRE \col_reg_122_reg[6] 
       (.C(ap_clk),
        .CE(col_reg_1220),
        .D(col_1_fu_148_p2[6]),
        .Q(col_reg_122_reg[6]),
        .R(col_reg_122));
  FDRE \col_reg_122_reg[7] 
       (.C(ap_clk),
        .CE(col_reg_1220),
        .D(col_1_fu_148_p2[7]),
        .Q(col_reg_122_reg[7]),
        .R(col_reg_122));
  FDRE \col_reg_122_reg[8] 
       (.C(ap_clk),
        .CE(col_reg_1220),
        .D(col_1_fu_148_p2[8]),
        .Q(col_reg_122_reg[8]),
        .R(col_reg_122));
  FDRE \col_reg_122_reg[9] 
       (.C(ap_clk),
        .CE(col_reg_1220),
        .D(col_1_fu_148_p2[9]),
        .Q(col_reg_122_reg[9]),
        .R(col_reg_122));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln252_reg_207[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\icmp_ln252_reg_207_reg_n_3_[0] ),
        .O(\icmp_ln252_reg_207[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln252_reg_207_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln252_reg_207_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(icmp_ln252_reg_207_pp0_iter1_reg),
        .O(\icmp_ln252_reg_207_pp0_iter1_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln252_reg_207_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln252_reg_207_pp0_iter1_reg[0]_i_1_n_3 ),
        .Q(icmp_ln252_reg_207_pp0_iter1_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln252_reg_207_pp0_iter2_reg[0]_i_1 
       (.I0(icmp_ln252_reg_207_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_11001),
        .I2(icmp_ln252_reg_207_pp0_iter2_reg),
        .O(\icmp_ln252_reg_207_pp0_iter2_reg[0]_i_1_n_3 ));
  FDRE \icmp_ln252_reg_207_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln252_reg_207_pp0_iter2_reg[0]_i_1_n_3 ),
        .Q(icmp_ln252_reg_207_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln252_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln252_reg_207[0]_i_1_n_3 ),
        .Q(\icmp_ln252_reg_207_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \img_height_read_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_178_reg[10]_0 [0]),
        .Q(img_height_read_reg_178[0]),
        .R(1'b0));
  FDRE \img_height_read_reg_178_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_178_reg[10]_0 [10]),
        .Q(img_height_read_reg_178[10]),
        .R(1'b0));
  FDRE \img_height_read_reg_178_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_178_reg[10]_0 [1]),
        .Q(img_height_read_reg_178[1]),
        .R(1'b0));
  FDRE \img_height_read_reg_178_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_178_reg[10]_0 [2]),
        .Q(img_height_read_reg_178[2]),
        .R(1'b0));
  FDRE \img_height_read_reg_178_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_178_reg[10]_0 [3]),
        .Q(img_height_read_reg_178[3]),
        .R(1'b0));
  FDRE \img_height_read_reg_178_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_178_reg[10]_0 [4]),
        .Q(img_height_read_reg_178[4]),
        .R(1'b0));
  FDRE \img_height_read_reg_178_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_178_reg[10]_0 [5]),
        .Q(img_height_read_reg_178[5]),
        .R(1'b0));
  FDRE \img_height_read_reg_178_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_178_reg[10]_0 [6]),
        .Q(img_height_read_reg_178[6]),
        .R(1'b0));
  FDRE \img_height_read_reg_178_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_178_reg[10]_0 [7]),
        .Q(img_height_read_reg_178[7]),
        .R(1'b0));
  FDRE \img_height_read_reg_178_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_178_reg[10]_0 [8]),
        .Q(img_height_read_reg_178[8]),
        .R(1'b0));
  FDRE \img_height_read_reg_178_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\img_height_read_reg_178_reg[10]_0 [9]),
        .Q(img_height_read_reg_178[9]),
        .R(1'b0));
  FDRE \img_width_read_reg_183_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(img_width_read_reg_183[0]),
        .R(1'b0));
  FDRE \img_width_read_reg_183_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(img_width_read_reg_183[10]),
        .R(1'b0));
  FDRE \img_width_read_reg_183_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(img_width_read_reg_183[1]),
        .R(1'b0));
  FDRE \img_width_read_reg_183_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(img_width_read_reg_183[2]),
        .R(1'b0));
  FDRE \img_width_read_reg_183_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(img_width_read_reg_183[3]),
        .R(1'b0));
  FDRE \img_width_read_reg_183_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(img_width_read_reg_183[4]),
        .R(1'b0));
  FDRE \img_width_read_reg_183_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(img_width_read_reg_183[5]),
        .R(1'b0));
  FDRE \img_width_read_reg_183_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(img_width_read_reg_183[6]),
        .R(1'b0));
  FDRE \img_width_read_reg_183_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(img_width_read_reg_183[7]),
        .R(1'b0));
  FDRE \img_width_read_reg_183_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(img_width_read_reg_183[8]),
        .R(1'b0));
  FDRE \img_width_read_reg_183_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(img_width_read_reg_183[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3__3
       (.I0(Q[1]),
        .I1(CO),
        .O(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \mOutPtr[1]_i_3__6 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln252_reg_207_reg_n_3_[0] ),
        .I3(ap_block_pp0_stage0_11001),
        .O(xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read));
  LUT6 #(
    .INIT(64'hFFFF02FFFFFFFFFF)) 
    \mOutPtr[1]_i_4__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(score_data_empty_n),
        .I2(\icmp_ln252_reg_207_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter3_reg_n_3),
        .I4(icmp_ln252_reg_207_pp0_iter2_reg),
        .I5(thresh_data_full_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[3]_i_3__2 
       (.I0(CO),
        .I1(Q[1]),
        .I2(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start),
        .I3(\mOutPtr_reg[1] ),
        .I4(start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n),
        .O(mOutPtr110_out));
  LUT1 #(
    .INIT(2'h1)) 
    \row_1_reg_193[0]_i_1 
       (.I0(\row_reg_111_reg_n_3_[0] ),
        .O(row_1_fu_137_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_1_reg_193[10]_i_1 
       (.I0(\row_reg_111_reg_n_3_[8] ),
        .I1(\row_reg_111_reg_n_3_[6] ),
        .I2(\row_1_reg_193[10]_i_2_n_3 ),
        .I3(\row_reg_111_reg_n_3_[7] ),
        .I4(\row_reg_111_reg_n_3_[9] ),
        .I5(\row_reg_111_reg_n_3_[10] ),
        .O(row_1_fu_137_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_1_reg_193[10]_i_2 
       (.I0(\row_reg_111_reg_n_3_[5] ),
        .I1(\row_reg_111_reg_n_3_[3] ),
        .I2(\row_reg_111_reg_n_3_[1] ),
        .I3(\row_reg_111_reg_n_3_[0] ),
        .I4(\row_reg_111_reg_n_3_[2] ),
        .I5(\row_reg_111_reg_n_3_[4] ),
        .O(\row_1_reg_193[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_1_reg_193[1]_i_1 
       (.I0(\row_reg_111_reg_n_3_[0] ),
        .I1(\row_reg_111_reg_n_3_[1] ),
        .O(row_1_fu_137_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_1_reg_193[2]_i_1 
       (.I0(\row_reg_111_reg_n_3_[0] ),
        .I1(\row_reg_111_reg_n_3_[1] ),
        .I2(\row_reg_111_reg_n_3_[2] ),
        .O(row_1_fu_137_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_1_reg_193[3]_i_1 
       (.I0(\row_reg_111_reg_n_3_[1] ),
        .I1(\row_reg_111_reg_n_3_[0] ),
        .I2(\row_reg_111_reg_n_3_[2] ),
        .I3(\row_reg_111_reg_n_3_[3] ),
        .O(row_1_fu_137_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_1_reg_193[4]_i_1 
       (.I0(\row_reg_111_reg_n_3_[2] ),
        .I1(\row_reg_111_reg_n_3_[0] ),
        .I2(\row_reg_111_reg_n_3_[1] ),
        .I3(\row_reg_111_reg_n_3_[3] ),
        .I4(\row_reg_111_reg_n_3_[4] ),
        .O(row_1_fu_137_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_1_reg_193[5]_i_1 
       (.I0(\row_reg_111_reg_n_3_[3] ),
        .I1(\row_reg_111_reg_n_3_[1] ),
        .I2(\row_reg_111_reg_n_3_[0] ),
        .I3(\row_reg_111_reg_n_3_[2] ),
        .I4(\row_reg_111_reg_n_3_[4] ),
        .I5(\row_reg_111_reg_n_3_[5] ),
        .O(row_1_fu_137_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_1_reg_193[6]_i_1 
       (.I0(\row_1_reg_193[10]_i_2_n_3 ),
        .I1(\row_reg_111_reg_n_3_[6] ),
        .O(row_1_fu_137_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_1_reg_193[7]_i_1 
       (.I0(\row_1_reg_193[10]_i_2_n_3 ),
        .I1(\row_reg_111_reg_n_3_[6] ),
        .I2(\row_reg_111_reg_n_3_[7] ),
        .O(row_1_fu_137_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_1_reg_193[8]_i_1 
       (.I0(\row_reg_111_reg_n_3_[6] ),
        .I1(\row_1_reg_193[10]_i_2_n_3 ),
        .I2(\row_reg_111_reg_n_3_[7] ),
        .I3(\row_reg_111_reg_n_3_[8] ),
        .O(row_1_fu_137_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_1_reg_193[9]_i_1 
       (.I0(\row_reg_111_reg_n_3_[7] ),
        .I1(\row_1_reg_193[10]_i_2_n_3 ),
        .I2(\row_reg_111_reg_n_3_[6] ),
        .I3(\row_reg_111_reg_n_3_[8] ),
        .I4(\row_reg_111_reg_n_3_[9] ),
        .O(row_1_fu_137_p2[9]));
  FDRE \row_1_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_1_fu_137_p2[0]),
        .Q(row_1_reg_193[0]),
        .R(1'b0));
  FDRE \row_1_reg_193_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_1_fu_137_p2[10]),
        .Q(row_1_reg_193[10]),
        .R(1'b0));
  FDRE \row_1_reg_193_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_1_fu_137_p2[1]),
        .Q(row_1_reg_193[1]),
        .R(1'b0));
  FDRE \row_1_reg_193_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_1_fu_137_p2[2]),
        .Q(row_1_reg_193[2]),
        .R(1'b0));
  FDRE \row_1_reg_193_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_1_fu_137_p2[3]),
        .Q(row_1_reg_193[3]),
        .R(1'b0));
  FDRE \row_1_reg_193_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_1_fu_137_p2[4]),
        .Q(row_1_reg_193[4]),
        .R(1'b0));
  FDRE \row_1_reg_193_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_1_fu_137_p2[5]),
        .Q(row_1_reg_193[5]),
        .R(1'b0));
  FDRE \row_1_reg_193_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_1_fu_137_p2[6]),
        .Q(row_1_reg_193[6]),
        .R(1'b0));
  FDRE \row_1_reg_193_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_1_fu_137_p2[7]),
        .Q(row_1_reg_193[7]),
        .R(1'b0));
  FDRE \row_1_reg_193_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_1_fu_137_p2[8]),
        .Q(row_1_reg_193[8]),
        .R(1'b0));
  FDRE \row_1_reg_193_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(row_1_fu_137_p2[9]),
        .Q(row_1_reg_193[9]),
        .R(1'b0));
  FDRE \row_reg_111_reg[0] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_1_reg_193[0]),
        .Q(\row_reg_111_reg_n_3_[0] ),
        .R(SR));
  FDRE \row_reg_111_reg[10] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_1_reg_193[10]),
        .Q(\row_reg_111_reg_n_3_[10] ),
        .R(SR));
  FDRE \row_reg_111_reg[1] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_1_reg_193[1]),
        .Q(\row_reg_111_reg_n_3_[1] ),
        .R(SR));
  FDRE \row_reg_111_reg[2] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_1_reg_193[2]),
        .Q(\row_reg_111_reg_n_3_[2] ),
        .R(SR));
  FDRE \row_reg_111_reg[3] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_1_reg_193[3]),
        .Q(\row_reg_111_reg_n_3_[3] ),
        .R(SR));
  FDRE \row_reg_111_reg[4] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_1_reg_193[4]),
        .Q(\row_reg_111_reg_n_3_[4] ),
        .R(SR));
  FDRE \row_reg_111_reg[5] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_1_reg_193[5]),
        .Q(\row_reg_111_reg_n_3_[5] ),
        .R(SR));
  FDRE \row_reg_111_reg[6] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_1_reg_193[6]),
        .Q(\row_reg_111_reg_n_3_[6] ),
        .R(SR));
  FDRE \row_reg_111_reg[7] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_1_reg_193[7]),
        .Q(\row_reg_111_reg_n_3_[7] ),
        .R(SR));
  FDRE \row_reg_111_reg[8] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_1_reg_193[8]),
        .Q(\row_reg_111_reg_n_3_[8] ),
        .R(SR));
  FDRE \row_reg_111_reg[9] 
       (.C(ap_clk),
        .CE(Q[2]),
        .D(row_1_reg_193[9]),
        .Q(\row_reg_111_reg_n_3_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h77707700)) 
    start_once_reg_i_1__2
       (.I0(CO),
        .I1(Q[1]),
        .I2(xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n),
        .O(start_once_reg_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_3),
        .Q(start_once_reg),
        .R(SS));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_V_reg_211[0]_i_1 
       (.I0(\icmp_ln252_reg_207_reg_n_3_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .O(tmp_V_reg_2110));
  FDRE \tmp_V_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[0]),
        .Q(tmp_V_reg_211[0]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[10] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[10]),
        .Q(tmp_V_reg_211[10]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[11] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[11]),
        .Q(tmp_V_reg_211[11]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[12] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[12]),
        .Q(tmp_V_reg_211[12]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[13] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[13]),
        .Q(tmp_V_reg_211[13]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[14] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[14]),
        .Q(tmp_V_reg_211[14]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[15] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[15]),
        .Q(tmp_V_reg_211[15]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[16] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[16]),
        .Q(tmp_V_reg_211[16]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[17] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[17]),
        .Q(tmp_V_reg_211[17]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[18] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[18]),
        .Q(tmp_V_reg_211[18]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[19] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[19]),
        .Q(tmp_V_reg_211[19]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[1] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[1]),
        .Q(tmp_V_reg_211[1]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[20] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[20]),
        .Q(tmp_V_reg_211[20]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[21] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[21]),
        .Q(tmp_V_reg_211[21]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[22] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[22]),
        .Q(tmp_V_reg_211[22]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[23] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[23]),
        .Q(tmp_V_reg_211[23]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[24] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[24]),
        .Q(tmp_V_reg_211[24]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[25] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[25]),
        .Q(tmp_V_reg_211[25]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[26] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[26]),
        .Q(tmp_V_reg_211[26]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[27] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[27]),
        .Q(tmp_V_reg_211[27]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[28] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[28]),
        .Q(tmp_V_reg_211[28]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[29] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[29]),
        .Q(tmp_V_reg_211[29]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[2] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[2]),
        .Q(tmp_V_reg_211[2]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[31] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[30]),
        .Q(tmp_V_reg_211[31]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[3] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[3]),
        .Q(tmp_V_reg_211[3]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[4] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[4]),
        .Q(tmp_V_reg_211[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[5] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[5]),
        .Q(tmp_V_reg_211[5]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[6] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[6]),
        .Q(tmp_V_reg_211[6]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[7] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[7]),
        .Q(tmp_V_reg_211[7]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[8] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[8]),
        .Q(tmp_V_reg_211[8]),
        .R(1'b0));
  FDRE \tmp_V_reg_211_reg[9] 
       (.C(ap_clk),
        .CE(tmp_V_reg_2110),
        .D(score_data_dout[9]),
        .Q(tmp_V_reg_211[9]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [0]),
        .Q(zext_ln161_reg_188[0]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [10]),
        .Q(zext_ln161_reg_188[10]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [11]),
        .Q(zext_ln161_reg_188[11]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [12]),
        .Q(zext_ln161_reg_188[12]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [13]),
        .Q(zext_ln161_reg_188[13]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [14]),
        .Q(zext_ln161_reg_188[14]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [15]),
        .Q(zext_ln161_reg_188[15]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [1]),
        .Q(zext_ln161_reg_188[1]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [2]),
        .Q(zext_ln161_reg_188[2]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [3]),
        .Q(zext_ln161_reg_188[3]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [4]),
        .Q(zext_ln161_reg_188[4]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [5]),
        .Q(zext_ln161_reg_188[5]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [6]),
        .Q(zext_ln161_reg_188[6]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [7]),
        .Q(zext_ln161_reg_188[7]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [8]),
        .Q(zext_ln161_reg_188[8]),
        .R(1'b0));
  FDRE \zext_ln161_reg_188_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\zext_ln161_reg_188_reg[15]_0 [9]),
        .Q(zext_ln161_reg_188[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cornerHarris_accel_xfMat2AXIvideo_24_0_1080_1920_1_s" *) 
module composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_xfMat2AXIvideo_24_0_1080_1920_1_s
   (CO,
    \B_V_data_1_state_reg[0] ,
    B_V_data_1_sel_wr01_out,
    i_1_reg_2600,
    Q,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TDATA,
    SS,
    ap_clk,
    ap_rst_n,
    stream_out_TREADY,
    \ap_CS_fsm_reg[1]_0 ,
    xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start,
    img_out_rows_c_empty_n,
    img_out_cols_c_empty_n,
    img_out_data_empty_n,
    D,
    \cols_reg_244_reg[31]_0 ,
    \rows_reg_239_reg[31]_0 );
  output [0:0]CO;
  output \B_V_data_1_state_reg[0] ;
  output B_V_data_1_sel_wr01_out;
  output i_1_reg_2600;
  output [0:0]Q;
  output xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  output [0:0]stream_out_TUSER;
  output [0:0]stream_out_TLAST;
  output [7:0]stream_out_TDATA;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input stream_out_TREADY;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  input img_out_rows_c_empty_n;
  input img_out_cols_c_empty_n;
  input img_out_data_empty_n;
  input [7:0]D;
  input [31:0]\cols_reg_244_reg[31]_0 ;
  input [31:0]\rows_reg_239_reg[31]_0 ;

  wire B_V_data_1_sel_wr01_out;
  wire \B_V_data_1_state_reg[0] ;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm112_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire axi_last_V_fu_217_p2;
  wire axi_last_V_fu_217_p2_carry__0_i_1_n_3;
  wire axi_last_V_fu_217_p2_carry__0_i_2_n_3;
  wire axi_last_V_fu_217_p2_carry__0_i_3_n_3;
  wire axi_last_V_fu_217_p2_carry__0_i_4_n_3;
  wire axi_last_V_fu_217_p2_carry__0_n_3;
  wire axi_last_V_fu_217_p2_carry__0_n_4;
  wire axi_last_V_fu_217_p2_carry__0_n_5;
  wire axi_last_V_fu_217_p2_carry__0_n_6;
  wire axi_last_V_fu_217_p2_carry__1_i_1_n_3;
  wire axi_last_V_fu_217_p2_carry__1_i_2_n_3;
  wire axi_last_V_fu_217_p2_carry__1_i_3_n_3;
  wire axi_last_V_fu_217_p2_carry__1_n_5;
  wire axi_last_V_fu_217_p2_carry__1_n_6;
  wire axi_last_V_fu_217_p2_carry_i_1_n_3;
  wire axi_last_V_fu_217_p2_carry_i_2_n_3;
  wire axi_last_V_fu_217_p2_carry_i_3_n_3;
  wire axi_last_V_fu_217_p2_carry_i_4_n_3;
  wire axi_last_V_fu_217_p2_carry_n_3;
  wire axi_last_V_fu_217_p2_carry_n_4;
  wire axi_last_V_fu_217_p2_carry_n_5;
  wire axi_last_V_fu_217_p2_carry_n_6;
  wire axi_last_V_reg_283;
  wire cmp71_i_fu_179_p2;
  wire cmp71_i_fu_179_p2_carry__0_i_1_n_3;
  wire cmp71_i_fu_179_p2_carry__0_i_2_n_3;
  wire cmp71_i_fu_179_p2_carry__0_i_3_n_3;
  wire cmp71_i_fu_179_p2_carry__0_i_4_n_3;
  wire cmp71_i_fu_179_p2_carry__0_i_5_n_3;
  wire cmp71_i_fu_179_p2_carry__0_i_6_n_3;
  wire cmp71_i_fu_179_p2_carry__0_i_7_n_3;
  wire cmp71_i_fu_179_p2_carry__0_i_8_n_3;
  wire cmp71_i_fu_179_p2_carry__0_n_3;
  wire cmp71_i_fu_179_p2_carry__0_n_4;
  wire cmp71_i_fu_179_p2_carry__0_n_5;
  wire cmp71_i_fu_179_p2_carry__0_n_6;
  wire cmp71_i_fu_179_p2_carry__1_i_1_n_3;
  wire cmp71_i_fu_179_p2_carry__1_i_2_n_3;
  wire cmp71_i_fu_179_p2_carry__1_i_3_n_3;
  wire cmp71_i_fu_179_p2_carry__1_i_4_n_3;
  wire cmp71_i_fu_179_p2_carry__1_i_5_n_3;
  wire cmp71_i_fu_179_p2_carry__1_i_6_n_3;
  wire cmp71_i_fu_179_p2_carry__1_i_7_n_3;
  wire cmp71_i_fu_179_p2_carry__1_i_8_n_3;
  wire cmp71_i_fu_179_p2_carry__1_n_3;
  wire cmp71_i_fu_179_p2_carry__1_n_4;
  wire cmp71_i_fu_179_p2_carry__1_n_5;
  wire cmp71_i_fu_179_p2_carry__1_n_6;
  wire cmp71_i_fu_179_p2_carry__2_i_1_n_3;
  wire cmp71_i_fu_179_p2_carry__2_i_2_n_3;
  wire cmp71_i_fu_179_p2_carry__2_i_3_n_3;
  wire cmp71_i_fu_179_p2_carry__2_i_4_n_3;
  wire cmp71_i_fu_179_p2_carry__2_i_5_n_3;
  wire cmp71_i_fu_179_p2_carry__2_i_6_n_3;
  wire cmp71_i_fu_179_p2_carry__2_i_7_n_3;
  wire cmp71_i_fu_179_p2_carry__2_i_8_n_3;
  wire cmp71_i_fu_179_p2_carry__2_n_4;
  wire cmp71_i_fu_179_p2_carry__2_n_5;
  wire cmp71_i_fu_179_p2_carry__2_n_6;
  wire cmp71_i_fu_179_p2_carry_i_1_n_3;
  wire cmp71_i_fu_179_p2_carry_i_2_n_3;
  wire cmp71_i_fu_179_p2_carry_i_3_n_3;
  wire cmp71_i_fu_179_p2_carry_i_4_n_3;
  wire cmp71_i_fu_179_p2_carry_i_5_n_3;
  wire cmp71_i_fu_179_p2_carry_i_6_n_3;
  wire cmp71_i_fu_179_p2_carry_i_7_n_3;
  wire cmp71_i_fu_179_p2_carry_i_8_n_3;
  wire cmp71_i_fu_179_p2_carry_n_3;
  wire cmp71_i_fu_179_p2_carry_n_4;
  wire cmp71_i_fu_179_p2_carry_n_5;
  wire cmp71_i_fu_179_p2_carry_n_6;
  wire cmp71_i_reg_256;
  wire [31:0]cols_reg_244;
  wire [31:0]\cols_reg_244_reg[31]_0 ;
  wire [10:0]i_1_fu_184_p2;
  wire [10:0]i_1_reg_260;
  wire i_1_reg_2600;
  wire \i_1_reg_260[10]_i_3_n_3 ;
  wire i_reg_133;
  wire \i_reg_133_reg_n_3_[0] ;
  wire \i_reg_133_reg_n_3_[10] ;
  wire \i_reg_133_reg_n_3_[1] ;
  wire \i_reg_133_reg_n_3_[2] ;
  wire \i_reg_133_reg_n_3_[3] ;
  wire \i_reg_133_reg_n_3_[4] ;
  wire \i_reg_133_reg_n_3_[5] ;
  wire \i_reg_133_reg_n_3_[6] ;
  wire \i_reg_133_reg_n_3_[7] ;
  wire \i_reg_133_reg_n_3_[8] ;
  wire \i_reg_133_reg_n_3_[9] ;
  wire icmp_ln195_fu_197_p2_carry__0_i_1_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_i_2_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_i_3_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_i_4_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_i_5_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_i_6_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_i_7_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_i_8_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_n_3;
  wire icmp_ln195_fu_197_p2_carry__0_n_4;
  wire icmp_ln195_fu_197_p2_carry__0_n_5;
  wire icmp_ln195_fu_197_p2_carry__0_n_6;
  wire icmp_ln195_fu_197_p2_carry__1_i_1_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_i_2_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_i_3_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_i_4_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_i_5_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_i_6_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_i_7_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_i_8_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_n_3;
  wire icmp_ln195_fu_197_p2_carry__1_n_4;
  wire icmp_ln195_fu_197_p2_carry__1_n_5;
  wire icmp_ln195_fu_197_p2_carry__1_n_6;
  wire icmp_ln195_fu_197_p2_carry__2_i_1_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_i_2_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_i_3_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_i_4_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_i_5_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_i_6_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_i_7_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_i_8_n_3;
  wire icmp_ln195_fu_197_p2_carry__2_n_4;
  wire icmp_ln195_fu_197_p2_carry__2_n_5;
  wire icmp_ln195_fu_197_p2_carry__2_n_6;
  wire icmp_ln195_fu_197_p2_carry_i_1_n_3;
  wire icmp_ln195_fu_197_p2_carry_i_2_n_3;
  wire icmp_ln195_fu_197_p2_carry_i_3_n_3;
  wire icmp_ln195_fu_197_p2_carry_i_4_n_3;
  wire icmp_ln195_fu_197_p2_carry_i_5_n_3;
  wire icmp_ln195_fu_197_p2_carry_i_6_n_3;
  wire icmp_ln195_fu_197_p2_carry_i_7_n_3;
  wire icmp_ln195_fu_197_p2_carry_i_8_n_3;
  wire icmp_ln195_fu_197_p2_carry_n_3;
  wire icmp_ln195_fu_197_p2_carry_n_4;
  wire icmp_ln195_fu_197_p2_carry_n_5;
  wire icmp_ln195_fu_197_p2_carry_n_6;
  wire icmp_ln197_fu_212_p2;
  wire icmp_ln197_fu_212_p2_carry__0_i_1_n_3;
  wire icmp_ln197_fu_212_p2_carry__0_i_2_n_3;
  wire icmp_ln197_fu_212_p2_carry__0_i_3_n_3;
  wire icmp_ln197_fu_212_p2_carry__0_i_4_n_3;
  wire icmp_ln197_fu_212_p2_carry__0_n_3;
  wire icmp_ln197_fu_212_p2_carry__0_n_4;
  wire icmp_ln197_fu_212_p2_carry__0_n_5;
  wire icmp_ln197_fu_212_p2_carry__0_n_6;
  wire icmp_ln197_fu_212_p2_carry__1_i_1_n_3;
  wire icmp_ln197_fu_212_p2_carry__1_i_2_n_3;
  wire icmp_ln197_fu_212_p2_carry__1_i_3_n_3;
  wire icmp_ln197_fu_212_p2_carry__1_n_5;
  wire icmp_ln197_fu_212_p2_carry__1_n_6;
  wire icmp_ln197_fu_212_p2_carry_i_1_n_3;
  wire icmp_ln197_fu_212_p2_carry_i_2_n_3;
  wire icmp_ln197_fu_212_p2_carry_i_3_n_3;
  wire icmp_ln197_fu_212_p2_carry_i_4_n_3;
  wire icmp_ln197_fu_212_p2_carry_n_3;
  wire icmp_ln197_fu_212_p2_carry_n_4;
  wire icmp_ln197_fu_212_p2_carry_n_5;
  wire icmp_ln197_fu_212_p2_carry_n_6;
  wire \icmp_ln197_reg_279_pp0_iter1_reg_reg_n_3_[0] ;
  wire \icmp_ln197_reg_279_reg_n_3_[0] ;
  wire img_out_cols_c_empty_n;
  wire img_out_data_empty_n;
  wire img_out_rows_c_empty_n;
  wire [10:0]j_1_fu_202_p2;
  wire j_reg_1440;
  wire \j_reg_144[10]_i_4_n_3 ;
  wire \j_reg_144[2]_i_1_n_3 ;
  wire \j_reg_144[5]_i_1_n_3 ;
  wire \j_reg_144[8]_i_1_n_3 ;
  wire \j_reg_144[9]_i_1_n_3 ;
  wire \j_reg_144[9]_i_2_n_3 ;
  wire [10:0]j_reg_144_reg;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_15;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_17;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_18;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_19;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_7;
  wire [31:0]rows_reg_239;
  wire [31:0]\rows_reg_239_reg[31]_0 ;
  wire sof_3_reg_155;
  wire sof_fu_82;
  wire \sof_fu_82[0]_i_1_n_3 ;
  wire [7:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire [31:0]sub_i_fu_174_p2;
  wire [31:0]sub_i_reg_251;
  wire \sub_i_reg_251[12]_i_2_n_3 ;
  wire \sub_i_reg_251[12]_i_3_n_3 ;
  wire \sub_i_reg_251[12]_i_4_n_3 ;
  wire \sub_i_reg_251[12]_i_5_n_3 ;
  wire \sub_i_reg_251[16]_i_2_n_3 ;
  wire \sub_i_reg_251[16]_i_3_n_3 ;
  wire \sub_i_reg_251[16]_i_4_n_3 ;
  wire \sub_i_reg_251[16]_i_5_n_3 ;
  wire \sub_i_reg_251[20]_i_2_n_3 ;
  wire \sub_i_reg_251[20]_i_3_n_3 ;
  wire \sub_i_reg_251[20]_i_4_n_3 ;
  wire \sub_i_reg_251[20]_i_5_n_3 ;
  wire \sub_i_reg_251[24]_i_2_n_3 ;
  wire \sub_i_reg_251[24]_i_3_n_3 ;
  wire \sub_i_reg_251[24]_i_4_n_3 ;
  wire \sub_i_reg_251[24]_i_5_n_3 ;
  wire \sub_i_reg_251[28]_i_2_n_3 ;
  wire \sub_i_reg_251[28]_i_3_n_3 ;
  wire \sub_i_reg_251[28]_i_4_n_3 ;
  wire \sub_i_reg_251[28]_i_5_n_3 ;
  wire \sub_i_reg_251[31]_i_2_n_3 ;
  wire \sub_i_reg_251[31]_i_3_n_3 ;
  wire \sub_i_reg_251[31]_i_4_n_3 ;
  wire \sub_i_reg_251[4]_i_2_n_3 ;
  wire \sub_i_reg_251[4]_i_3_n_3 ;
  wire \sub_i_reg_251[4]_i_4_n_3 ;
  wire \sub_i_reg_251[4]_i_5_n_3 ;
  wire \sub_i_reg_251[8]_i_2_n_3 ;
  wire \sub_i_reg_251[8]_i_3_n_3 ;
  wire \sub_i_reg_251[8]_i_4_n_3 ;
  wire \sub_i_reg_251[8]_i_5_n_3 ;
  wire \sub_i_reg_251_reg[12]_i_1_n_3 ;
  wire \sub_i_reg_251_reg[12]_i_1_n_4 ;
  wire \sub_i_reg_251_reg[12]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[12]_i_1_n_6 ;
  wire \sub_i_reg_251_reg[16]_i_1_n_3 ;
  wire \sub_i_reg_251_reg[16]_i_1_n_4 ;
  wire \sub_i_reg_251_reg[16]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[16]_i_1_n_6 ;
  wire \sub_i_reg_251_reg[20]_i_1_n_3 ;
  wire \sub_i_reg_251_reg[20]_i_1_n_4 ;
  wire \sub_i_reg_251_reg[20]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[20]_i_1_n_6 ;
  wire \sub_i_reg_251_reg[24]_i_1_n_3 ;
  wire \sub_i_reg_251_reg[24]_i_1_n_4 ;
  wire \sub_i_reg_251_reg[24]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[24]_i_1_n_6 ;
  wire \sub_i_reg_251_reg[28]_i_1_n_3 ;
  wire \sub_i_reg_251_reg[28]_i_1_n_4 ;
  wire \sub_i_reg_251_reg[28]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[28]_i_1_n_6 ;
  wire \sub_i_reg_251_reg[31]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[31]_i_1_n_6 ;
  wire \sub_i_reg_251_reg[4]_i_1_n_3 ;
  wire \sub_i_reg_251_reg[4]_i_1_n_4 ;
  wire \sub_i_reg_251_reg[4]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[4]_i_1_n_6 ;
  wire \sub_i_reg_251_reg[8]_i_1_n_3 ;
  wire \sub_i_reg_251_reg[8]_i_1_n_4 ;
  wire \sub_i_reg_251_reg[8]_i_1_n_5 ;
  wire \sub_i_reg_251_reg[8]_i_1_n_6 ;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready;
  wire xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start;
  wire [3:0]NLW_axi_last_V_fu_217_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_axi_last_V_fu_217_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_axi_last_V_fu_217_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_axi_last_V_fu_217_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cmp71_i_fu_179_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp71_i_fu_179_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cmp71_i_fu_179_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cmp71_i_fu_179_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln195_fu_197_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln195_fu_197_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln195_fu_197_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln195_fu_197_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln197_fu_212_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln197_fu_212_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln197_fu_212_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln197_fu_212_p2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_sub_i_reg_251_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_i_reg_251_reg[31]_i_1_O_UNCONNECTED ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_15),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  CARRY4 axi_last_V_fu_217_p2_carry
       (.CI(1'b0),
        .CO({axi_last_V_fu_217_p2_carry_n_3,axi_last_V_fu_217_p2_carry_n_4,axi_last_V_fu_217_p2_carry_n_5,axi_last_V_fu_217_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_217_p2_carry_O_UNCONNECTED[3:0]),
        .S({axi_last_V_fu_217_p2_carry_i_1_n_3,axi_last_V_fu_217_p2_carry_i_2_n_3,axi_last_V_fu_217_p2_carry_i_3_n_3,axi_last_V_fu_217_p2_carry_i_4_n_3}));
  CARRY4 axi_last_V_fu_217_p2_carry__0
       (.CI(axi_last_V_fu_217_p2_carry_n_3),
        .CO({axi_last_V_fu_217_p2_carry__0_n_3,axi_last_V_fu_217_p2_carry__0_n_4,axi_last_V_fu_217_p2_carry__0_n_5,axi_last_V_fu_217_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_217_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({axi_last_V_fu_217_p2_carry__0_i_1_n_3,axi_last_V_fu_217_p2_carry__0_i_2_n_3,axi_last_V_fu_217_p2_carry__0_i_3_n_3,axi_last_V_fu_217_p2_carry__0_i_4_n_3}));
  LUT3 #(
    .INIT(8'h01)) 
    axi_last_V_fu_217_p2_carry__0_i_1
       (.I0(sub_i_reg_251[22]),
        .I1(sub_i_reg_251[21]),
        .I2(sub_i_reg_251[23]),
        .O(axi_last_V_fu_217_p2_carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    axi_last_V_fu_217_p2_carry__0_i_2
       (.I0(sub_i_reg_251[19]),
        .I1(sub_i_reg_251[18]),
        .I2(sub_i_reg_251[20]),
        .O(axi_last_V_fu_217_p2_carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    axi_last_V_fu_217_p2_carry__0_i_3
       (.I0(sub_i_reg_251[16]),
        .I1(sub_i_reg_251[15]),
        .I2(sub_i_reg_251[17]),
        .O(axi_last_V_fu_217_p2_carry__0_i_3_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    axi_last_V_fu_217_p2_carry__0_i_4
       (.I0(sub_i_reg_251[13]),
        .I1(sub_i_reg_251[12]),
        .I2(sub_i_reg_251[14]),
        .O(axi_last_V_fu_217_p2_carry__0_i_4_n_3));
  CARRY4 axi_last_V_fu_217_p2_carry__1
       (.CI(axi_last_V_fu_217_p2_carry__0_n_3),
        .CO({NLW_axi_last_V_fu_217_p2_carry__1_CO_UNCONNECTED[3],axi_last_V_fu_217_p2,axi_last_V_fu_217_p2_carry__1_n_5,axi_last_V_fu_217_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_217_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,axi_last_V_fu_217_p2_carry__1_i_1_n_3,axi_last_V_fu_217_p2_carry__1_i_2_n_3,axi_last_V_fu_217_p2_carry__1_i_3_n_3}));
  LUT2 #(
    .INIT(4'h1)) 
    axi_last_V_fu_217_p2_carry__1_i_1
       (.I0(sub_i_reg_251[30]),
        .I1(sub_i_reg_251[31]),
        .O(axi_last_V_fu_217_p2_carry__1_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    axi_last_V_fu_217_p2_carry__1_i_2
       (.I0(sub_i_reg_251[28]),
        .I1(sub_i_reg_251[27]),
        .I2(sub_i_reg_251[29]),
        .O(axi_last_V_fu_217_p2_carry__1_i_2_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    axi_last_V_fu_217_p2_carry__1_i_3
       (.I0(sub_i_reg_251[25]),
        .I1(sub_i_reg_251[24]),
        .I2(sub_i_reg_251[26]),
        .O(axi_last_V_fu_217_p2_carry__1_i_3_n_3));
  LUT5 #(
    .INIT(32'h00009009)) 
    axi_last_V_fu_217_p2_carry_i_1
       (.I0(sub_i_reg_251[9]),
        .I1(j_reg_144_reg[9]),
        .I2(j_reg_144_reg[10]),
        .I3(sub_i_reg_251[10]),
        .I4(sub_i_reg_251[11]),
        .O(axi_last_V_fu_217_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_217_p2_carry_i_2
       (.I0(sub_i_reg_251[8]),
        .I1(j_reg_144_reg[8]),
        .I2(j_reg_144_reg[6]),
        .I3(sub_i_reg_251[6]),
        .I4(j_reg_144_reg[7]),
        .I5(sub_i_reg_251[7]),
        .O(axi_last_V_fu_217_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_217_p2_carry_i_3
       (.I0(sub_i_reg_251[5]),
        .I1(j_reg_144_reg[5]),
        .I2(j_reg_144_reg[3]),
        .I3(sub_i_reg_251[3]),
        .I4(j_reg_144_reg[4]),
        .I5(sub_i_reg_251[4]),
        .O(axi_last_V_fu_217_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_217_p2_carry_i_4
       (.I0(sub_i_reg_251[2]),
        .I1(j_reg_144_reg[2]),
        .I2(j_reg_144_reg[0]),
        .I3(sub_i_reg_251[0]),
        .I4(j_reg_144_reg[1]),
        .I5(sub_i_reg_251[1]),
        .O(axi_last_V_fu_217_p2_carry_i_4_n_3));
  FDRE \axi_last_V_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_17),
        .Q(axi_last_V_reg_283),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp71_i_fu_179_p2_carry
       (.CI(1'b0),
        .CO({cmp71_i_fu_179_p2_carry_n_3,cmp71_i_fu_179_p2_carry_n_4,cmp71_i_fu_179_p2_carry_n_5,cmp71_i_fu_179_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({cmp71_i_fu_179_p2_carry_i_1_n_3,cmp71_i_fu_179_p2_carry_i_2_n_3,cmp71_i_fu_179_p2_carry_i_3_n_3,cmp71_i_fu_179_p2_carry_i_4_n_3}),
        .O(NLW_cmp71_i_fu_179_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp71_i_fu_179_p2_carry_i_5_n_3,cmp71_i_fu_179_p2_carry_i_6_n_3,cmp71_i_fu_179_p2_carry_i_7_n_3,cmp71_i_fu_179_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp71_i_fu_179_p2_carry__0
       (.CI(cmp71_i_fu_179_p2_carry_n_3),
        .CO({cmp71_i_fu_179_p2_carry__0_n_3,cmp71_i_fu_179_p2_carry__0_n_4,cmp71_i_fu_179_p2_carry__0_n_5,cmp71_i_fu_179_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({cmp71_i_fu_179_p2_carry__0_i_1_n_3,cmp71_i_fu_179_p2_carry__0_i_2_n_3,cmp71_i_fu_179_p2_carry__0_i_3_n_3,cmp71_i_fu_179_p2_carry__0_i_4_n_3}),
        .O(NLW_cmp71_i_fu_179_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp71_i_fu_179_p2_carry__0_i_5_n_3,cmp71_i_fu_179_p2_carry__0_i_6_n_3,cmp71_i_fu_179_p2_carry__0_i_7_n_3,cmp71_i_fu_179_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__0_i_1
       (.I0(cols_reg_244[15]),
        .I1(cols_reg_244[14]),
        .O(cmp71_i_fu_179_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__0_i_2
       (.I0(cols_reg_244[13]),
        .I1(cols_reg_244[12]),
        .O(cmp71_i_fu_179_p2_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__0_i_3
       (.I0(cols_reg_244[11]),
        .I1(cols_reg_244[10]),
        .O(cmp71_i_fu_179_p2_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__0_i_4
       (.I0(cols_reg_244[9]),
        .I1(cols_reg_244[8]),
        .O(cmp71_i_fu_179_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__0_i_5
       (.I0(cols_reg_244[14]),
        .I1(cols_reg_244[15]),
        .O(cmp71_i_fu_179_p2_carry__0_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__0_i_6
       (.I0(cols_reg_244[12]),
        .I1(cols_reg_244[13]),
        .O(cmp71_i_fu_179_p2_carry__0_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__0_i_7
       (.I0(cols_reg_244[10]),
        .I1(cols_reg_244[11]),
        .O(cmp71_i_fu_179_p2_carry__0_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__0_i_8
       (.I0(cols_reg_244[8]),
        .I1(cols_reg_244[9]),
        .O(cmp71_i_fu_179_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp71_i_fu_179_p2_carry__1
       (.CI(cmp71_i_fu_179_p2_carry__0_n_3),
        .CO({cmp71_i_fu_179_p2_carry__1_n_3,cmp71_i_fu_179_p2_carry__1_n_4,cmp71_i_fu_179_p2_carry__1_n_5,cmp71_i_fu_179_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({cmp71_i_fu_179_p2_carry__1_i_1_n_3,cmp71_i_fu_179_p2_carry__1_i_2_n_3,cmp71_i_fu_179_p2_carry__1_i_3_n_3,cmp71_i_fu_179_p2_carry__1_i_4_n_3}),
        .O(NLW_cmp71_i_fu_179_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({cmp71_i_fu_179_p2_carry__1_i_5_n_3,cmp71_i_fu_179_p2_carry__1_i_6_n_3,cmp71_i_fu_179_p2_carry__1_i_7_n_3,cmp71_i_fu_179_p2_carry__1_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__1_i_1
       (.I0(cols_reg_244[23]),
        .I1(cols_reg_244[22]),
        .O(cmp71_i_fu_179_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__1_i_2
       (.I0(cols_reg_244[21]),
        .I1(cols_reg_244[20]),
        .O(cmp71_i_fu_179_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__1_i_3
       (.I0(cols_reg_244[19]),
        .I1(cols_reg_244[18]),
        .O(cmp71_i_fu_179_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__1_i_4
       (.I0(cols_reg_244[17]),
        .I1(cols_reg_244[16]),
        .O(cmp71_i_fu_179_p2_carry__1_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__1_i_5
       (.I0(cols_reg_244[22]),
        .I1(cols_reg_244[23]),
        .O(cmp71_i_fu_179_p2_carry__1_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__1_i_6
       (.I0(cols_reg_244[20]),
        .I1(cols_reg_244[21]),
        .O(cmp71_i_fu_179_p2_carry__1_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__1_i_7
       (.I0(cols_reg_244[18]),
        .I1(cols_reg_244[19]),
        .O(cmp71_i_fu_179_p2_carry__1_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__1_i_8
       (.I0(cols_reg_244[16]),
        .I1(cols_reg_244[17]),
        .O(cmp71_i_fu_179_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp71_i_fu_179_p2_carry__2
       (.CI(cmp71_i_fu_179_p2_carry__1_n_3),
        .CO({cmp71_i_fu_179_p2,cmp71_i_fu_179_p2_carry__2_n_4,cmp71_i_fu_179_p2_carry__2_n_5,cmp71_i_fu_179_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({cmp71_i_fu_179_p2_carry__2_i_1_n_3,cmp71_i_fu_179_p2_carry__2_i_2_n_3,cmp71_i_fu_179_p2_carry__2_i_3_n_3,cmp71_i_fu_179_p2_carry__2_i_4_n_3}),
        .O(NLW_cmp71_i_fu_179_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({cmp71_i_fu_179_p2_carry__2_i_5_n_3,cmp71_i_fu_179_p2_carry__2_i_6_n_3,cmp71_i_fu_179_p2_carry__2_i_7_n_3,cmp71_i_fu_179_p2_carry__2_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    cmp71_i_fu_179_p2_carry__2_i_1
       (.I0(cols_reg_244[30]),
        .I1(cols_reg_244[31]),
        .O(cmp71_i_fu_179_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__2_i_2
       (.I0(cols_reg_244[29]),
        .I1(cols_reg_244[28]),
        .O(cmp71_i_fu_179_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__2_i_3
       (.I0(cols_reg_244[27]),
        .I1(cols_reg_244[26]),
        .O(cmp71_i_fu_179_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry__2_i_4
       (.I0(cols_reg_244[25]),
        .I1(cols_reg_244[24]),
        .O(cmp71_i_fu_179_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__2_i_5
       (.I0(cols_reg_244[30]),
        .I1(cols_reg_244[31]),
        .O(cmp71_i_fu_179_p2_carry__2_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__2_i_6
       (.I0(cols_reg_244[28]),
        .I1(cols_reg_244[29]),
        .O(cmp71_i_fu_179_p2_carry__2_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__2_i_7
       (.I0(cols_reg_244[26]),
        .I1(cols_reg_244[27]),
        .O(cmp71_i_fu_179_p2_carry__2_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry__2_i_8
       (.I0(cols_reg_244[24]),
        .I1(cols_reg_244[25]),
        .O(cmp71_i_fu_179_p2_carry__2_i_8_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry_i_1
       (.I0(cols_reg_244[7]),
        .I1(cols_reg_244[6]),
        .O(cmp71_i_fu_179_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry_i_2
       (.I0(cols_reg_244[5]),
        .I1(cols_reg_244[4]),
        .O(cmp71_i_fu_179_p2_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry_i_3
       (.I0(cols_reg_244[3]),
        .I1(cols_reg_244[2]),
        .O(cmp71_i_fu_179_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    cmp71_i_fu_179_p2_carry_i_4
       (.I0(cols_reg_244[1]),
        .I1(cols_reg_244[0]),
        .O(cmp71_i_fu_179_p2_carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry_i_5
       (.I0(cols_reg_244[6]),
        .I1(cols_reg_244[7]),
        .O(cmp71_i_fu_179_p2_carry_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry_i_6
       (.I0(cols_reg_244[4]),
        .I1(cols_reg_244[5]),
        .O(cmp71_i_fu_179_p2_carry_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry_i_7
       (.I0(cols_reg_244[2]),
        .I1(cols_reg_244[3]),
        .O(cmp71_i_fu_179_p2_carry_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    cmp71_i_fu_179_p2_carry_i_8
       (.I0(cols_reg_244[0]),
        .I1(cols_reg_244[1]),
        .O(cmp71_i_fu_179_p2_carry_i_8_n_3));
  FDRE \cmp71_i_reg_256_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp71_i_fu_179_p2),
        .Q(cmp71_i_reg_256),
        .R(1'b0));
  FDRE \cols_reg_244_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [0]),
        .Q(cols_reg_244[0]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [10]),
        .Q(cols_reg_244[10]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [11]),
        .Q(cols_reg_244[11]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [12]),
        .Q(cols_reg_244[12]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [13]),
        .Q(cols_reg_244[13]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [14]),
        .Q(cols_reg_244[14]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [15]),
        .Q(cols_reg_244[15]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [16]),
        .Q(cols_reg_244[16]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [17]),
        .Q(cols_reg_244[17]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [18]),
        .Q(cols_reg_244[18]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [19]),
        .Q(cols_reg_244[19]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [1]),
        .Q(cols_reg_244[1]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [20]),
        .Q(cols_reg_244[20]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [21]),
        .Q(cols_reg_244[21]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [22]),
        .Q(cols_reg_244[22]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [23]),
        .Q(cols_reg_244[23]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [24]),
        .Q(cols_reg_244[24]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [25]),
        .Q(cols_reg_244[25]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [26]),
        .Q(cols_reg_244[26]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [27]),
        .Q(cols_reg_244[27]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [28]),
        .Q(cols_reg_244[28]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [29]),
        .Q(cols_reg_244[29]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [2]),
        .Q(cols_reg_244[2]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [30]),
        .Q(cols_reg_244[30]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [31]),
        .Q(cols_reg_244[31]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [3]),
        .Q(cols_reg_244[3]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [4]),
        .Q(cols_reg_244[4]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [5]),
        .Q(cols_reg_244[5]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [6]),
        .Q(cols_reg_244[6]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [7]),
        .Q(cols_reg_244[7]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [8]),
        .Q(cols_reg_244[8]),
        .R(1'b0));
  FDRE \cols_reg_244_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\cols_reg_244_reg[31]_0 [9]),
        .Q(cols_reg_244[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_260[0]_i_1 
       (.I0(\i_reg_133_reg_n_3_[0] ),
        .O(i_1_fu_184_p2[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_1_reg_260[10]_i_2 
       (.I0(\i_reg_133_reg_n_3_[10] ),
        .I1(\i_reg_133_reg_n_3_[7] ),
        .I2(\i_1_reg_260[10]_i_3_n_3 ),
        .I3(\i_reg_133_reg_n_3_[6] ),
        .I4(\i_reg_133_reg_n_3_[8] ),
        .I5(\i_reg_133_reg_n_3_[9] ),
        .O(i_1_fu_184_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_1_reg_260[10]_i_3 
       (.I0(\i_reg_133_reg_n_3_[4] ),
        .I1(\i_reg_133_reg_n_3_[2] ),
        .I2(\i_reg_133_reg_n_3_[0] ),
        .I3(\i_reg_133_reg_n_3_[1] ),
        .I4(\i_reg_133_reg_n_3_[3] ),
        .I5(\i_reg_133_reg_n_3_[5] ),
        .O(\i_1_reg_260[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_260[1]_i_1 
       (.I0(\i_reg_133_reg_n_3_[0] ),
        .I1(\i_reg_133_reg_n_3_[1] ),
        .O(i_1_fu_184_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_reg_260[2]_i_1 
       (.I0(\i_reg_133_reg_n_3_[2] ),
        .I1(\i_reg_133_reg_n_3_[0] ),
        .I2(\i_reg_133_reg_n_3_[1] ),
        .O(i_1_fu_184_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_reg_260[3]_i_1 
       (.I0(\i_reg_133_reg_n_3_[3] ),
        .I1(\i_reg_133_reg_n_3_[1] ),
        .I2(\i_reg_133_reg_n_3_[0] ),
        .I3(\i_reg_133_reg_n_3_[2] ),
        .O(i_1_fu_184_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_1_reg_260[4]_i_1 
       (.I0(\i_reg_133_reg_n_3_[4] ),
        .I1(\i_reg_133_reg_n_3_[2] ),
        .I2(\i_reg_133_reg_n_3_[0] ),
        .I3(\i_reg_133_reg_n_3_[1] ),
        .I4(\i_reg_133_reg_n_3_[3] ),
        .O(i_1_fu_184_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_1_reg_260[5]_i_1 
       (.I0(\i_reg_133_reg_n_3_[5] ),
        .I1(\i_reg_133_reg_n_3_[3] ),
        .I2(\i_reg_133_reg_n_3_[1] ),
        .I3(\i_reg_133_reg_n_3_[0] ),
        .I4(\i_reg_133_reg_n_3_[2] ),
        .I5(\i_reg_133_reg_n_3_[4] ),
        .O(i_1_fu_184_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_1_reg_260[6]_i_1 
       (.I0(\i_reg_133_reg_n_3_[6] ),
        .I1(\i_1_reg_260[10]_i_3_n_3 ),
        .O(i_1_fu_184_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_1_reg_260[7]_i_1 
       (.I0(\i_reg_133_reg_n_3_[7] ),
        .I1(\i_1_reg_260[10]_i_3_n_3 ),
        .I2(\i_reg_133_reg_n_3_[6] ),
        .O(i_1_fu_184_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_1_reg_260[8]_i_1 
       (.I0(\i_reg_133_reg_n_3_[8] ),
        .I1(\i_reg_133_reg_n_3_[6] ),
        .I2(\i_1_reg_260[10]_i_3_n_3 ),
        .I3(\i_reg_133_reg_n_3_[7] ),
        .O(i_1_fu_184_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \i_1_reg_260[9]_i_1 
       (.I0(\i_reg_133_reg_n_3_[7] ),
        .I1(\i_1_reg_260[10]_i_3_n_3 ),
        .I2(\i_reg_133_reg_n_3_[6] ),
        .I3(\i_reg_133_reg_n_3_[8] ),
        .I4(\i_reg_133_reg_n_3_[9] ),
        .O(i_1_fu_184_p2[9]));
  FDRE \i_1_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[0]),
        .Q(i_1_reg_260[0]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[10] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[10]),
        .Q(i_1_reg_260[10]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[1]),
        .Q(i_1_reg_260[1]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[2]),
        .Q(i_1_reg_260[2]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[3]),
        .Q(i_1_reg_260[3]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[4]),
        .Q(i_1_reg_260[4]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[5]),
        .Q(i_1_reg_260[5]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[6]),
        .Q(i_1_reg_260[6]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[7] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[7]),
        .Q(i_1_reg_260[7]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[8] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[8]),
        .Q(i_1_reg_260[8]),
        .R(1'b0));
  FDRE \i_1_reg_260_reg[9] 
       (.C(ap_clk),
        .CE(i_1_reg_2600),
        .D(i_1_fu_184_p2[9]),
        .Q(i_1_reg_260[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_133[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state7),
        .O(i_reg_133));
  FDRE \i_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[0]),
        .Q(\i_reg_133_reg_n_3_[0] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[10]),
        .Q(\i_reg_133_reg_n_3_[10] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[1]),
        .Q(\i_reg_133_reg_n_3_[1] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[2]),
        .Q(\i_reg_133_reg_n_3_[2] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[3]),
        .Q(\i_reg_133_reg_n_3_[3] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[4]),
        .Q(\i_reg_133_reg_n_3_[4] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[5]),
        .Q(\i_reg_133_reg_n_3_[5] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[6]),
        .Q(\i_reg_133_reg_n_3_[6] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[7]),
        .Q(\i_reg_133_reg_n_3_[7] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[8]),
        .Q(\i_reg_133_reg_n_3_[8] ),
        .R(i_reg_133));
  FDRE \i_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_260[9]),
        .Q(\i_reg_133_reg_n_3_[9] ),
        .R(i_reg_133));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln195_fu_197_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln195_fu_197_p2_carry_n_3,icmp_ln195_fu_197_p2_carry_n_4,icmp_ln195_fu_197_p2_carry_n_5,icmp_ln195_fu_197_p2_carry_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln195_fu_197_p2_carry_i_1_n_3,icmp_ln195_fu_197_p2_carry_i_2_n_3,icmp_ln195_fu_197_p2_carry_i_3_n_3,icmp_ln195_fu_197_p2_carry_i_4_n_3}),
        .O(NLW_icmp_ln195_fu_197_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln195_fu_197_p2_carry_i_5_n_3,icmp_ln195_fu_197_p2_carry_i_6_n_3,icmp_ln195_fu_197_p2_carry_i_7_n_3,icmp_ln195_fu_197_p2_carry_i_8_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln195_fu_197_p2_carry__0
       (.CI(icmp_ln195_fu_197_p2_carry_n_3),
        .CO({icmp_ln195_fu_197_p2_carry__0_n_3,icmp_ln195_fu_197_p2_carry__0_n_4,icmp_ln195_fu_197_p2_carry__0_n_5,icmp_ln195_fu_197_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln195_fu_197_p2_carry__0_i_1_n_3,icmp_ln195_fu_197_p2_carry__0_i_2_n_3,icmp_ln195_fu_197_p2_carry__0_i_3_n_3,icmp_ln195_fu_197_p2_carry__0_i_4_n_3}),
        .O(NLW_icmp_ln195_fu_197_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln195_fu_197_p2_carry__0_i_5_n_3,icmp_ln195_fu_197_p2_carry__0_i_6_n_3,icmp_ln195_fu_197_p2_carry__0_i_7_n_3,icmp_ln195_fu_197_p2_carry__0_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__0_i_1
       (.I0(rows_reg_239[15]),
        .I1(rows_reg_239[14]),
        .O(icmp_ln195_fu_197_p2_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__0_i_2
       (.I0(rows_reg_239[13]),
        .I1(rows_reg_239[12]),
        .O(icmp_ln195_fu_197_p2_carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln195_fu_197_p2_carry__0_i_3
       (.I0(rows_reg_239[11]),
        .I1(\i_reg_133_reg_n_3_[10] ),
        .I2(rows_reg_239[10]),
        .O(icmp_ln195_fu_197_p2_carry__0_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln195_fu_197_p2_carry__0_i_4
       (.I0(rows_reg_239[9]),
        .I1(\i_reg_133_reg_n_3_[9] ),
        .I2(rows_reg_239[8]),
        .I3(\i_reg_133_reg_n_3_[8] ),
        .O(icmp_ln195_fu_197_p2_carry__0_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__0_i_5
       (.I0(rows_reg_239[14]),
        .I1(rows_reg_239[15]),
        .O(icmp_ln195_fu_197_p2_carry__0_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__0_i_6
       (.I0(rows_reg_239[12]),
        .I1(rows_reg_239[13]),
        .O(icmp_ln195_fu_197_p2_carry__0_i_6_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln195_fu_197_p2_carry__0_i_7
       (.I0(rows_reg_239[11]),
        .I1(\i_reg_133_reg_n_3_[10] ),
        .I2(rows_reg_239[10]),
        .O(icmp_ln195_fu_197_p2_carry__0_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln195_fu_197_p2_carry__0_i_8
       (.I0(\i_reg_133_reg_n_3_[9] ),
        .I1(rows_reg_239[9]),
        .I2(\i_reg_133_reg_n_3_[8] ),
        .I3(rows_reg_239[8]),
        .O(icmp_ln195_fu_197_p2_carry__0_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln195_fu_197_p2_carry__1
       (.CI(icmp_ln195_fu_197_p2_carry__0_n_3),
        .CO({icmp_ln195_fu_197_p2_carry__1_n_3,icmp_ln195_fu_197_p2_carry__1_n_4,icmp_ln195_fu_197_p2_carry__1_n_5,icmp_ln195_fu_197_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln195_fu_197_p2_carry__1_i_1_n_3,icmp_ln195_fu_197_p2_carry__1_i_2_n_3,icmp_ln195_fu_197_p2_carry__1_i_3_n_3,icmp_ln195_fu_197_p2_carry__1_i_4_n_3}),
        .O(NLW_icmp_ln195_fu_197_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln195_fu_197_p2_carry__1_i_5_n_3,icmp_ln195_fu_197_p2_carry__1_i_6_n_3,icmp_ln195_fu_197_p2_carry__1_i_7_n_3,icmp_ln195_fu_197_p2_carry__1_i_8_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__1_i_1
       (.I0(rows_reg_239[23]),
        .I1(rows_reg_239[22]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__1_i_2
       (.I0(rows_reg_239[21]),
        .I1(rows_reg_239[20]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__1_i_3
       (.I0(rows_reg_239[19]),
        .I1(rows_reg_239[18]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__1_i_4
       (.I0(rows_reg_239[17]),
        .I1(rows_reg_239[16]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__1_i_5
       (.I0(rows_reg_239[22]),
        .I1(rows_reg_239[23]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__1_i_6
       (.I0(rows_reg_239[20]),
        .I1(rows_reg_239[21]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__1_i_7
       (.I0(rows_reg_239[18]),
        .I1(rows_reg_239[19]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__1_i_8
       (.I0(rows_reg_239[16]),
        .I1(rows_reg_239[17]),
        .O(icmp_ln195_fu_197_p2_carry__1_i_8_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln195_fu_197_p2_carry__2
       (.CI(icmp_ln195_fu_197_p2_carry__1_n_3),
        .CO({CO,icmp_ln195_fu_197_p2_carry__2_n_4,icmp_ln195_fu_197_p2_carry__2_n_5,icmp_ln195_fu_197_p2_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({icmp_ln195_fu_197_p2_carry__2_i_1_n_3,icmp_ln195_fu_197_p2_carry__2_i_2_n_3,icmp_ln195_fu_197_p2_carry__2_i_3_n_3,icmp_ln195_fu_197_p2_carry__2_i_4_n_3}),
        .O(NLW_icmp_ln195_fu_197_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln195_fu_197_p2_carry__2_i_5_n_3,icmp_ln195_fu_197_p2_carry__2_i_6_n_3,icmp_ln195_fu_197_p2_carry__2_i_7_n_3,icmp_ln195_fu_197_p2_carry__2_i_8_n_3}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln195_fu_197_p2_carry__2_i_1
       (.I0(rows_reg_239[30]),
        .I1(rows_reg_239[31]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__2_i_2
       (.I0(rows_reg_239[29]),
        .I1(rows_reg_239[28]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__2_i_3
       (.I0(rows_reg_239[27]),
        .I1(rows_reg_239[26]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln195_fu_197_p2_carry__2_i_4
       (.I0(rows_reg_239[25]),
        .I1(rows_reg_239[24]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__2_i_5
       (.I0(rows_reg_239[30]),
        .I1(rows_reg_239[31]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__2_i_6
       (.I0(rows_reg_239[28]),
        .I1(rows_reg_239[29]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__2_i_7
       (.I0(rows_reg_239[26]),
        .I1(rows_reg_239[27]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln195_fu_197_p2_carry__2_i_8
       (.I0(rows_reg_239[24]),
        .I1(rows_reg_239[25]),
        .O(icmp_ln195_fu_197_p2_carry__2_i_8_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln195_fu_197_p2_carry_i_1
       (.I0(rows_reg_239[7]),
        .I1(\i_reg_133_reg_n_3_[7] ),
        .I2(rows_reg_239[6]),
        .I3(\i_reg_133_reg_n_3_[6] ),
        .O(icmp_ln195_fu_197_p2_carry_i_1_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln195_fu_197_p2_carry_i_2
       (.I0(rows_reg_239[5]),
        .I1(\i_reg_133_reg_n_3_[5] ),
        .I2(rows_reg_239[4]),
        .I3(\i_reg_133_reg_n_3_[4] ),
        .O(icmp_ln195_fu_197_p2_carry_i_2_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln195_fu_197_p2_carry_i_3
       (.I0(rows_reg_239[3]),
        .I1(\i_reg_133_reg_n_3_[3] ),
        .I2(rows_reg_239[2]),
        .I3(\i_reg_133_reg_n_3_[2] ),
        .O(icmp_ln195_fu_197_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln195_fu_197_p2_carry_i_4
       (.I0(rows_reg_239[1]),
        .I1(\i_reg_133_reg_n_3_[1] ),
        .I2(rows_reg_239[0]),
        .I3(\i_reg_133_reg_n_3_[0] ),
        .O(icmp_ln195_fu_197_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln195_fu_197_p2_carry_i_5
       (.I0(\i_reg_133_reg_n_3_[7] ),
        .I1(rows_reg_239[7]),
        .I2(\i_reg_133_reg_n_3_[6] ),
        .I3(rows_reg_239[6]),
        .O(icmp_ln195_fu_197_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln195_fu_197_p2_carry_i_6
       (.I0(\i_reg_133_reg_n_3_[5] ),
        .I1(rows_reg_239[5]),
        .I2(\i_reg_133_reg_n_3_[4] ),
        .I3(rows_reg_239[4]),
        .O(icmp_ln195_fu_197_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln195_fu_197_p2_carry_i_7
       (.I0(\i_reg_133_reg_n_3_[3] ),
        .I1(rows_reg_239[3]),
        .I2(\i_reg_133_reg_n_3_[2] ),
        .I3(rows_reg_239[2]),
        .O(icmp_ln195_fu_197_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln195_fu_197_p2_carry_i_8
       (.I0(\i_reg_133_reg_n_3_[1] ),
        .I1(rows_reg_239[1]),
        .I2(\i_reg_133_reg_n_3_[0] ),
        .I3(rows_reg_239[0]),
        .O(icmp_ln195_fu_197_p2_carry_i_8_n_3));
  CARRY4 icmp_ln197_fu_212_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln197_fu_212_p2_carry_n_3,icmp_ln197_fu_212_p2_carry_n_4,icmp_ln197_fu_212_p2_carry_n_5,icmp_ln197_fu_212_p2_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln197_fu_212_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln197_fu_212_p2_carry_i_1_n_3,icmp_ln197_fu_212_p2_carry_i_2_n_3,icmp_ln197_fu_212_p2_carry_i_3_n_3,icmp_ln197_fu_212_p2_carry_i_4_n_3}));
  CARRY4 icmp_ln197_fu_212_p2_carry__0
       (.CI(icmp_ln197_fu_212_p2_carry_n_3),
        .CO({icmp_ln197_fu_212_p2_carry__0_n_3,icmp_ln197_fu_212_p2_carry__0_n_4,icmp_ln197_fu_212_p2_carry__0_n_5,icmp_ln197_fu_212_p2_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln197_fu_212_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln197_fu_212_p2_carry__0_i_1_n_3,icmp_ln197_fu_212_p2_carry__0_i_2_n_3,icmp_ln197_fu_212_p2_carry__0_i_3_n_3,icmp_ln197_fu_212_p2_carry__0_i_4_n_3}));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln197_fu_212_p2_carry__0_i_1
       (.I0(cols_reg_244[23]),
        .I1(cols_reg_244[22]),
        .I2(cols_reg_244[21]),
        .O(icmp_ln197_fu_212_p2_carry__0_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln197_fu_212_p2_carry__0_i_2
       (.I0(cols_reg_244[19]),
        .I1(cols_reg_244[18]),
        .I2(cols_reg_244[20]),
        .O(icmp_ln197_fu_212_p2_carry__0_i_2_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln197_fu_212_p2_carry__0_i_3
       (.I0(cols_reg_244[17]),
        .I1(cols_reg_244[16]),
        .I2(cols_reg_244[15]),
        .O(icmp_ln197_fu_212_p2_carry__0_i_3_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln197_fu_212_p2_carry__0_i_4
       (.I0(cols_reg_244[13]),
        .I1(cols_reg_244[12]),
        .I2(cols_reg_244[14]),
        .O(icmp_ln197_fu_212_p2_carry__0_i_4_n_3));
  CARRY4 icmp_ln197_fu_212_p2_carry__1
       (.CI(icmp_ln197_fu_212_p2_carry__0_n_3),
        .CO({NLW_icmp_ln197_fu_212_p2_carry__1_CO_UNCONNECTED[3],icmp_ln197_fu_212_p2,icmp_ln197_fu_212_p2_carry__1_n_5,icmp_ln197_fu_212_p2_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln197_fu_212_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln197_fu_212_p2_carry__1_i_1_n_3,icmp_ln197_fu_212_p2_carry__1_i_2_n_3,icmp_ln197_fu_212_p2_carry__1_i_3_n_3}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln197_fu_212_p2_carry__1_i_1
       (.I0(cols_reg_244[30]),
        .I1(cols_reg_244[31]),
        .O(icmp_ln197_fu_212_p2_carry__1_i_1_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln197_fu_212_p2_carry__1_i_2
       (.I0(cols_reg_244[29]),
        .I1(cols_reg_244[28]),
        .I2(cols_reg_244[27]),
        .O(icmp_ln197_fu_212_p2_carry__1_i_2_n_3));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln197_fu_212_p2_carry__1_i_3
       (.I0(cols_reg_244[25]),
        .I1(cols_reg_244[24]),
        .I2(cols_reg_244[26]),
        .O(icmp_ln197_fu_212_p2_carry__1_i_3_n_3));
  LUT5 #(
    .INIT(32'h00009009)) 
    icmp_ln197_fu_212_p2_carry_i_1
       (.I0(cols_reg_244[9]),
        .I1(j_reg_144_reg[9]),
        .I2(j_reg_144_reg[10]),
        .I3(cols_reg_244[10]),
        .I4(cols_reg_244[11]),
        .O(icmp_ln197_fu_212_p2_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln197_fu_212_p2_carry_i_2
       (.I0(cols_reg_244[8]),
        .I1(j_reg_144_reg[8]),
        .I2(j_reg_144_reg[6]),
        .I3(cols_reg_244[6]),
        .I4(j_reg_144_reg[7]),
        .I5(cols_reg_244[7]),
        .O(icmp_ln197_fu_212_p2_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln197_fu_212_p2_carry_i_3
       (.I0(cols_reg_244[5]),
        .I1(j_reg_144_reg[5]),
        .I2(j_reg_144_reg[4]),
        .I3(cols_reg_244[4]),
        .I4(j_reg_144_reg[3]),
        .I5(cols_reg_244[3]),
        .O(icmp_ln197_fu_212_p2_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln197_fu_212_p2_carry_i_4
       (.I0(cols_reg_244[2]),
        .I1(j_reg_144_reg[2]),
        .I2(j_reg_144_reg[0]),
        .I3(cols_reg_244[0]),
        .I4(j_reg_144_reg[1]),
        .I5(cols_reg_244[1]),
        .O(icmp_ln197_fu_212_p2_carry_i_4_n_3));
  FDRE \icmp_ln197_reg_279_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .Q(\icmp_ln197_reg_279_pp0_iter1_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln197_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .Q(\icmp_ln197_reg_279_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_144[0]_i_1 
       (.I0(j_reg_144_reg[0]),
        .O(j_1_fu_202_p2[0]));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \j_reg_144[10]_i_3 
       (.I0(j_reg_144_reg[10]),
        .I1(\j_reg_144[10]_i_4_n_3 ),
        .I2(j_reg_144_reg[8]),
        .I3(j_reg_144_reg[9]),
        .O(j_1_fu_202_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \j_reg_144[10]_i_4 
       (.I0(j_reg_144_reg[6]),
        .I1(\j_reg_144[9]_i_2_n_3 ),
        .I2(j_reg_144_reg[5]),
        .I3(j_reg_144_reg[7]),
        .O(\j_reg_144[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_144[1]_i_1 
       (.I0(j_reg_144_reg[0]),
        .I1(j_reg_144_reg[1]),
        .O(j_1_fu_202_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_144[2]_i_1 
       (.I0(j_reg_144_reg[2]),
        .I1(j_reg_144_reg[1]),
        .I2(j_reg_144_reg[0]),
        .O(\j_reg_144[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_144[3]_i_1 
       (.I0(j_reg_144_reg[3]),
        .I1(j_reg_144_reg[1]),
        .I2(j_reg_144_reg[0]),
        .I3(j_reg_144_reg[2]),
        .O(j_1_fu_202_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_144[4]_i_1 
       (.I0(j_reg_144_reg[4]),
        .I1(j_reg_144_reg[2]),
        .I2(j_reg_144_reg[0]),
        .I3(j_reg_144_reg[1]),
        .I4(j_reg_144_reg[3]),
        .O(j_1_fu_202_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_144[5]_i_1 
       (.I0(j_reg_144_reg[5]),
        .I1(j_reg_144_reg[4]),
        .I2(j_reg_144_reg[2]),
        .I3(j_reg_144_reg[0]),
        .I4(j_reg_144_reg[1]),
        .I5(j_reg_144_reg[3]),
        .O(\j_reg_144[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j_reg_144[6]_i_1 
       (.I0(j_reg_144_reg[6]),
        .I1(\j_reg_144[9]_i_2_n_3 ),
        .I2(j_reg_144_reg[5]),
        .O(j_1_fu_202_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \j_reg_144[7]_i_1 
       (.I0(j_reg_144_reg[7]),
        .I1(j_reg_144_reg[5]),
        .I2(\j_reg_144[9]_i_2_n_3 ),
        .I3(j_reg_144_reg[6]),
        .O(j_1_fu_202_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \j_reg_144[8]_i_1 
       (.I0(j_reg_144_reg[8]),
        .I1(j_reg_144_reg[7]),
        .I2(j_reg_144_reg[5]),
        .I3(\j_reg_144[9]_i_2_n_3 ),
        .I4(j_reg_144_reg[6]),
        .O(\j_reg_144[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \j_reg_144[9]_i_1 
       (.I0(j_reg_144_reg[9]),
        .I1(j_reg_144_reg[8]),
        .I2(j_reg_144_reg[6]),
        .I3(\j_reg_144[9]_i_2_n_3 ),
        .I4(j_reg_144_reg[5]),
        .I5(j_reg_144_reg[7]),
        .O(\j_reg_144[9]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \j_reg_144[9]_i_2 
       (.I0(j_reg_144_reg[3]),
        .I1(j_reg_144_reg[1]),
        .I2(j_reg_144_reg[0]),
        .I3(j_reg_144_reg[2]),
        .I4(j_reg_144_reg[4]),
        .O(\j_reg_144[9]_i_2_n_3 ));
  FDRE \j_reg_144_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(j_1_fu_202_p2[0]),
        .Q(j_reg_144_reg[0]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[10] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(j_1_fu_202_p2[10]),
        .Q(j_reg_144_reg[10]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(j_1_fu_202_p2[1]),
        .Q(j_reg_144_reg[1]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(\j_reg_144[2]_i_1_n_3 ),
        .Q(j_reg_144_reg[2]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(j_1_fu_202_p2[3]),
        .Q(j_reg_144_reg[3]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(j_1_fu_202_p2[4]),
        .Q(j_reg_144_reg[4]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(\j_reg_144[5]_i_1_n_3 ),
        .Q(j_reg_144_reg[5]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(j_1_fu_202_p2[6]),
        .Q(j_reg_144_reg[6]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(j_1_fu_202_p2[7]),
        .Q(j_reg_144_reg[7]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(\j_reg_144[8]_i_1_n_3 ),
        .Q(j_reg_144_reg[8]),
        .R(ap_NS_fsm112_out));
  FDRE \j_reg_144_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_1440),
        .D(\j_reg_144[9]_i_1_n_3 ),
        .Q(j_reg_144_reg[9]),
        .R(ap_NS_fsm112_out));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_regslice_both regslice_both_AXI_video_strm_V_data_V_U
       (.\B_V_data_1_payload_B_reg[7]_0 (D),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .CO(CO),
        .D({ap_NS_fsm[4:2],ap_NS_fsm[0]}),
        .E(i_1_reg_2600),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .SS(SS),
        .\ap_CS_fsm_reg[3] (regslice_both_AXI_video_strm_V_data_V_U_n_15),
        .\ap_CS_fsm_reg[3]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_17),
        .\ap_CS_fsm_reg[3]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .ap_NS_fsm112_out(ap_NS_fsm112_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(j_reg_1440),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_AXI_video_strm_V_data_V_U_n_4),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .ap_enable_reg_pp0_iter2_reg(regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_reg_283(axi_last_V_reg_283),
        .\axi_last_V_reg_283_reg[0] (icmp_ln197_fu_212_p2),
        .\axi_last_V_reg_283_reg[0]_0 (axi_last_V_fu_217_p2),
        .cmp71_i_reg_256(cmp71_i_reg_256),
        .\icmp_ln197_reg_279_pp0_iter1_reg_reg[0] (\icmp_ln197_reg_279_reg_n_3_[0] ),
        .\icmp_ln197_reg_279_reg[0] (B_V_data_1_sel_wr01_out),
        .\icmp_ln197_reg_279_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_18),
        .img_out_cols_c_empty_n(img_out_cols_c_empty_n),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_rows_c_empty_n(img_out_rows_c_empty_n),
        .sof_3_reg_155(sof_3_reg_155),
        .\sof_3_reg_155_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .\sof_3_reg_155_reg[0]_0 (\icmp_ln197_reg_279_pp0_iter1_reg_reg_n_3_[0] ),
        .sof_fu_82(sof_fu_82),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TREADY(stream_out_TREADY),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_ready),
        .xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start(xfMat2AXIvideo_24_0_1080_1920_1_U0_ap_start));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_regslice_both__parameterized1 regslice_both_AXI_video_strm_V_last_V_U
       (.\B_V_data_1_state_reg[1]_0 (B_V_data_1_sel_wr01_out),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_reg_283(axi_last_V_reg_283),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY));
  composable_pr_1_cornerharris_fifo_cornerHarris_accel_0_cornerHarris_accel_regslice_both__parameterized1_6 regslice_both_AXI_video_strm_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (\icmp_ln197_reg_279_pp0_iter1_reg_reg_n_3_[0] ),
        .\B_V_data_1_payload_A_reg[0]_1 (ap_enable_reg_pp0_iter2_reg_n_3),
        .\B_V_data_1_state_reg[1]_0 (B_V_data_1_sel_wr01_out),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .sof_3_reg_155(sof_3_reg_155),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TUSER(stream_out_TUSER));
  FDRE \rows_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [0]),
        .Q(rows_reg_239[0]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [10]),
        .Q(rows_reg_239[10]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [11]),
        .Q(rows_reg_239[11]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [12]),
        .Q(rows_reg_239[12]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [13]),
        .Q(rows_reg_239[13]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [14]),
        .Q(rows_reg_239[14]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [15]),
        .Q(rows_reg_239[15]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [16]),
        .Q(rows_reg_239[16]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [17]),
        .Q(rows_reg_239[17]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [18]),
        .Q(rows_reg_239[18]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [19]),
        .Q(rows_reg_239[19]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [1]),
        .Q(rows_reg_239[1]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [20]),
        .Q(rows_reg_239[20]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [21]),
        .Q(rows_reg_239[21]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [22]),
        .Q(rows_reg_239[22]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [23]),
        .Q(rows_reg_239[23]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [24]),
        .Q(rows_reg_239[24]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [25]),
        .Q(rows_reg_239[25]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [26]),
        .Q(rows_reg_239[26]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [27]),
        .Q(rows_reg_239[27]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [28]),
        .Q(rows_reg_239[28]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [29]),
        .Q(rows_reg_239[29]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [2]),
        .Q(rows_reg_239[2]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [30]),
        .Q(rows_reg_239[30]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [31]),
        .Q(rows_reg_239[31]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [3]),
        .Q(rows_reg_239[3]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [4]),
        .Q(rows_reg_239[4]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [5]),
        .Q(rows_reg_239[5]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [6]),
        .Q(rows_reg_239[6]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [7]),
        .Q(rows_reg_239[7]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [8]),
        .Q(rows_reg_239[8]),
        .R(1'b0));
  FDRE \rows_reg_239_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\rows_reg_239_reg[31]_0 [9]),
        .Q(rows_reg_239[9]),
        .R(1'b0));
  FDRE \sof_3_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .Q(sof_3_reg_155),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF70)) 
    \sof_fu_82[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(cmp71_i_reg_256),
        .I2(sof_fu_82),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(\sof_fu_82[0]_i_1_n_3 ));
  FDRE \sof_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_82[0]_i_1_n_3 ),
        .Q(sof_fu_82),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[0]_i_1 
       (.I0(cols_reg_244[0]),
        .O(sub_i_fu_174_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[12]_i_2 
       (.I0(cols_reg_244[12]),
        .O(\sub_i_reg_251[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[12]_i_3 
       (.I0(cols_reg_244[11]),
        .O(\sub_i_reg_251[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[12]_i_4 
       (.I0(cols_reg_244[10]),
        .O(\sub_i_reg_251[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[12]_i_5 
       (.I0(cols_reg_244[9]),
        .O(\sub_i_reg_251[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[16]_i_2 
       (.I0(cols_reg_244[16]),
        .O(\sub_i_reg_251[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[16]_i_3 
       (.I0(cols_reg_244[15]),
        .O(\sub_i_reg_251[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[16]_i_4 
       (.I0(cols_reg_244[14]),
        .O(\sub_i_reg_251[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[16]_i_5 
       (.I0(cols_reg_244[13]),
        .O(\sub_i_reg_251[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[20]_i_2 
       (.I0(cols_reg_244[20]),
        .O(\sub_i_reg_251[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[20]_i_3 
       (.I0(cols_reg_244[19]),
        .O(\sub_i_reg_251[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[20]_i_4 
       (.I0(cols_reg_244[18]),
        .O(\sub_i_reg_251[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[20]_i_5 
       (.I0(cols_reg_244[17]),
        .O(\sub_i_reg_251[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[24]_i_2 
       (.I0(cols_reg_244[24]),
        .O(\sub_i_reg_251[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[24]_i_3 
       (.I0(cols_reg_244[23]),
        .O(\sub_i_reg_251[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[24]_i_4 
       (.I0(cols_reg_244[22]),
        .O(\sub_i_reg_251[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[24]_i_5 
       (.I0(cols_reg_244[21]),
        .O(\sub_i_reg_251[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[28]_i_2 
       (.I0(cols_reg_244[28]),
        .O(\sub_i_reg_251[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[28]_i_3 
       (.I0(cols_reg_244[27]),
        .O(\sub_i_reg_251[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[28]_i_4 
       (.I0(cols_reg_244[26]),
        .O(\sub_i_reg_251[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[28]_i_5 
       (.I0(cols_reg_244[25]),
        .O(\sub_i_reg_251[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[31]_i_2 
       (.I0(cols_reg_244[31]),
        .O(\sub_i_reg_251[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[31]_i_3 
       (.I0(cols_reg_244[30]),
        .O(\sub_i_reg_251[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[31]_i_4 
       (.I0(cols_reg_244[29]),
        .O(\sub_i_reg_251[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[4]_i_2 
       (.I0(cols_reg_244[4]),
        .O(\sub_i_reg_251[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[4]_i_3 
       (.I0(cols_reg_244[3]),
        .O(\sub_i_reg_251[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[4]_i_4 
       (.I0(cols_reg_244[2]),
        .O(\sub_i_reg_251[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[4]_i_5 
       (.I0(cols_reg_244[1]),
        .O(\sub_i_reg_251[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[8]_i_2 
       (.I0(cols_reg_244[8]),
        .O(\sub_i_reg_251[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[8]_i_3 
       (.I0(cols_reg_244[7]),
        .O(\sub_i_reg_251[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[8]_i_4 
       (.I0(cols_reg_244[6]),
        .O(\sub_i_reg_251[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_251[8]_i_5 
       (.I0(cols_reg_244[5]),
        .O(\sub_i_reg_251[8]_i_5_n_3 ));
  FDRE \sub_i_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[0]),
        .Q(sub_i_reg_251[0]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[10]),
        .Q(sub_i_reg_251[10]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[11]),
        .Q(sub_i_reg_251[11]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[12]),
        .Q(sub_i_reg_251[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[12]_i_1 
       (.CI(\sub_i_reg_251_reg[8]_i_1_n_3 ),
        .CO({\sub_i_reg_251_reg[12]_i_1_n_3 ,\sub_i_reg_251_reg[12]_i_1_n_4 ,\sub_i_reg_251_reg[12]_i_1_n_5 ,\sub_i_reg_251_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_244[12:9]),
        .O(sub_i_fu_174_p2[12:9]),
        .S({\sub_i_reg_251[12]_i_2_n_3 ,\sub_i_reg_251[12]_i_3_n_3 ,\sub_i_reg_251[12]_i_4_n_3 ,\sub_i_reg_251[12]_i_5_n_3 }));
  FDRE \sub_i_reg_251_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[13]),
        .Q(sub_i_reg_251[13]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[14]),
        .Q(sub_i_reg_251[14]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[15]),
        .Q(sub_i_reg_251[15]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[16]),
        .Q(sub_i_reg_251[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[16]_i_1 
       (.CI(\sub_i_reg_251_reg[12]_i_1_n_3 ),
        .CO({\sub_i_reg_251_reg[16]_i_1_n_3 ,\sub_i_reg_251_reg[16]_i_1_n_4 ,\sub_i_reg_251_reg[16]_i_1_n_5 ,\sub_i_reg_251_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_244[16:13]),
        .O(sub_i_fu_174_p2[16:13]),
        .S({\sub_i_reg_251[16]_i_2_n_3 ,\sub_i_reg_251[16]_i_3_n_3 ,\sub_i_reg_251[16]_i_4_n_3 ,\sub_i_reg_251[16]_i_5_n_3 }));
  FDRE \sub_i_reg_251_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[17]),
        .Q(sub_i_reg_251[17]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[18]),
        .Q(sub_i_reg_251[18]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[19]),
        .Q(sub_i_reg_251[19]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[1]),
        .Q(sub_i_reg_251[1]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[20]),
        .Q(sub_i_reg_251[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[20]_i_1 
       (.CI(\sub_i_reg_251_reg[16]_i_1_n_3 ),
        .CO({\sub_i_reg_251_reg[20]_i_1_n_3 ,\sub_i_reg_251_reg[20]_i_1_n_4 ,\sub_i_reg_251_reg[20]_i_1_n_5 ,\sub_i_reg_251_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_244[20:17]),
        .O(sub_i_fu_174_p2[20:17]),
        .S({\sub_i_reg_251[20]_i_2_n_3 ,\sub_i_reg_251[20]_i_3_n_3 ,\sub_i_reg_251[20]_i_4_n_3 ,\sub_i_reg_251[20]_i_5_n_3 }));
  FDRE \sub_i_reg_251_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[21]),
        .Q(sub_i_reg_251[21]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[22]),
        .Q(sub_i_reg_251[22]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[23]),
        .Q(sub_i_reg_251[23]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[24]),
        .Q(sub_i_reg_251[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[24]_i_1 
       (.CI(\sub_i_reg_251_reg[20]_i_1_n_3 ),
        .CO({\sub_i_reg_251_reg[24]_i_1_n_3 ,\sub_i_reg_251_reg[24]_i_1_n_4 ,\sub_i_reg_251_reg[24]_i_1_n_5 ,\sub_i_reg_251_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_244[24:21]),
        .O(sub_i_fu_174_p2[24:21]),
        .S({\sub_i_reg_251[24]_i_2_n_3 ,\sub_i_reg_251[24]_i_3_n_3 ,\sub_i_reg_251[24]_i_4_n_3 ,\sub_i_reg_251[24]_i_5_n_3 }));
  FDRE \sub_i_reg_251_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[25]),
        .Q(sub_i_reg_251[25]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[26]),
        .Q(sub_i_reg_251[26]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[27]),
        .Q(sub_i_reg_251[27]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[28]),
        .Q(sub_i_reg_251[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[28]_i_1 
       (.CI(\sub_i_reg_251_reg[24]_i_1_n_3 ),
        .CO({\sub_i_reg_251_reg[28]_i_1_n_3 ,\sub_i_reg_251_reg[28]_i_1_n_4 ,\sub_i_reg_251_reg[28]_i_1_n_5 ,\sub_i_reg_251_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_244[28:25]),
        .O(sub_i_fu_174_p2[28:25]),
        .S({\sub_i_reg_251[28]_i_2_n_3 ,\sub_i_reg_251[28]_i_3_n_3 ,\sub_i_reg_251[28]_i_4_n_3 ,\sub_i_reg_251[28]_i_5_n_3 }));
  FDRE \sub_i_reg_251_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[29]),
        .Q(sub_i_reg_251[29]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[2]),
        .Q(sub_i_reg_251[2]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[30]),
        .Q(sub_i_reg_251[30]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[31]),
        .Q(sub_i_reg_251[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[31]_i_1 
       (.CI(\sub_i_reg_251_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub_i_reg_251_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_i_reg_251_reg[31]_i_1_n_5 ,\sub_i_reg_251_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_reg_244[30:29]}),
        .O({\NLW_sub_i_reg_251_reg[31]_i_1_O_UNCONNECTED [3],sub_i_fu_174_p2[31:29]}),
        .S({1'b0,\sub_i_reg_251[31]_i_2_n_3 ,\sub_i_reg_251[31]_i_3_n_3 ,\sub_i_reg_251[31]_i_4_n_3 }));
  FDRE \sub_i_reg_251_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[3]),
        .Q(sub_i_reg_251[3]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[4]),
        .Q(sub_i_reg_251[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_i_reg_251_reg[4]_i_1_n_3 ,\sub_i_reg_251_reg[4]_i_1_n_4 ,\sub_i_reg_251_reg[4]_i_1_n_5 ,\sub_i_reg_251_reg[4]_i_1_n_6 }),
        .CYINIT(cols_reg_244[0]),
        .DI(cols_reg_244[4:1]),
        .O(sub_i_fu_174_p2[4:1]),
        .S({\sub_i_reg_251[4]_i_2_n_3 ,\sub_i_reg_251[4]_i_3_n_3 ,\sub_i_reg_251[4]_i_4_n_3 ,\sub_i_reg_251[4]_i_5_n_3 }));
  FDRE \sub_i_reg_251_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[5]),
        .Q(sub_i_reg_251[5]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[6]),
        .Q(sub_i_reg_251[6]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[7]),
        .Q(sub_i_reg_251[7]),
        .R(1'b0));
  FDRE \sub_i_reg_251_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[8]),
        .Q(sub_i_reg_251[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_i_reg_251_reg[8]_i_1 
       (.CI(\sub_i_reg_251_reg[4]_i_1_n_3 ),
        .CO({\sub_i_reg_251_reg[8]_i_1_n_3 ,\sub_i_reg_251_reg[8]_i_1_n_4 ,\sub_i_reg_251_reg[8]_i_1_n_5 ,\sub_i_reg_251_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(cols_reg_244[8:5]),
        .O(sub_i_fu_174_p2[8:5]),
        .S({\sub_i_reg_251[8]_i_2_n_3 ,\sub_i_reg_251[8]_i_3_n_3 ,\sub_i_reg_251[8]_i_4_n_3 ,\sub_i_reg_251[8]_i_5_n_3 }));
  FDRE \sub_i_reg_251_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(sub_i_fu_174_p2[9]),
        .Q(sub_i_reg_251[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
