#ifndef NVDLA_PDP_HEADER
#define NVDLA_PDP_HEADER
#define PDP_S_STATUS 0xb000
#define PDP_S_POINTER 0xb004
#define PDP_D_OP_ENABLE 0xb008
#define PDP_D_DATA_CUBE_IN_WIDTH 0xb00c
#define PDP_D_DATA_CUBE_IN_HEIGHT 0xb010
#define PDP_D_DATA_CUBE_IN_CHANNEL 0xb014
#define PDP_D_DATA_CUBE_OUT_WIDTH 0xb018
#define PDP_D_DATA_CUBE_OUT_HEIGHT 0xb01c
#define PDP_D_DATA_CUBE_OUT_CHANNEL 0xb020
#define PDP_D_OPERATION_MODE_CFG 0xb024
#define PDP_D_NAN_FLUSH_TO_ZERO 0xb028
#define PDP_D_PARTIAL_WIDTH_IN 0xb02c
#define PDP_D_PARTIAL_WIDTH_OUT 0xb030
#define PDP_D_POOLING_KERNEL_CFG 0xb034
#define PDP_D_RECIP_KERNEL_WIDTH 0xb038
#define PDP_D_RECIP_KERNEL_HEIGHT 0xb03c
#define PDP_D_POOLING_PADDING_CFG 0xb040
#define PDP_D_POOLING_PADDING_VALUE_1_CFG 0xb044
#define PDP_D_POOLING_PADDING_VALUE_2_CFG 0xb048
#define PDP_D_POOLING_PADDING_VALUE_3_CFG 0xb04c
#define PDP_D_POOLING_PADDING_VALUE_4_CFG 0xb050
#define PDP_D_POOLING_PADDING_VALUE_5_CFG 0xb054
#define PDP_D_POOLING_PADDING_VALUE_6_CFG 0xb058
#define PDP_D_POOLING_PADDING_VALUE_7_CFG 0xb05c
#define PDP_D_SRC_BASE_ADDR_LOW 0xb060
#define PDP_D_SRC_BASE_ADDR_HIGH 0xb064
#define PDP_D_SRC_LINE_STRIDE 0xb068
#define PDP_D_SRC_SURFACE_STRIDE 0xb06c
#define PDP_D_DST_BASE_ADDR_LOW 0xb070
#define PDP_D_DST_BASE_ADDR_HIGH 0xb074
#define PDP_D_DST_LINE_STRIDE 0xb078
#define PDP_D_DST_SURFACE_STRIDE 0xb07c
#define PDP_D_DST_RAM_CFG 0xb080
#define PDP_D_DATA_FORMAT 0xb084
#define PDP_D_INF_INPUT_NUM 0xb088
#define PDP_D_NAN_INPUT_NUM 0xb08c
#define PDP_D_NAN_OUTPUT_NUM 0xb090
#define PDP_D_PERF_ENABLE 0xb094
#define PDP_D_PERF_WRITE_STALL 0xb098
#endif
