\hypertarget{riscv__compiler_8h}{}\doxysection{source/utilities/compiler/rv/\+RISCV/riscv\+\_\+compiler.h 文件参考}
\label{riscv__compiler_8h}\index{source/utilities/compiler/rv/RISCV/riscv\_compiler.h@{source/utilities/compiler/rv/RISCV/riscv\_compiler.h}}
{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include \char`\"{}./drivers/riscv\+\_\+bits.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}./drivers/riscv\+\_\+const.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}./drivers/riscv\+\_\+encoding.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}./drivers/n200\+\_\+func.\+h\char`\"{}}\newline
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{riscv__compiler_8h_a0319cf15fd7e6eaac008c9bec764532d}{\+\_\+\+\_\+enable\+\_\+interrupt}}~\+\_\+\+\_\+enable\+\_\+irq
\item 
\#define \mbox{\hyperlink{riscv__compiler_8h_a15e5433d948a5d95c28a3d020f035be0}{\+\_\+\+\_\+disable\+\_\+interrupt}}~\+\_\+\+\_\+disable\+\_\+irq
\item 
\#define \mbox{\hyperlink{riscv__compiler_8h_a35e2657937571d02852d41835b751756}{\+\_\+\+\_\+get\+\_\+interrupt\+\_\+state}}~\+\_\+\+\_\+get\+\_\+\+MSTATUS
\item 
\#define \mbox{\hyperlink{riscv__compiler_8h_aa4bf5408125bb0b0d99f391e4c81703c}{\+\_\+\+\_\+set\+\_\+interrupt\+\_\+state}}~\+\_\+\+\_\+set\+\_\+\+MSTATUS
\end{DoxyCompactItemize}


\doxysubsection{宏定义说明}
\mbox{\Hypertarget{riscv__compiler_8h_a0319cf15fd7e6eaac008c9bec764532d}\label{riscv__compiler_8h_a0319cf15fd7e6eaac008c9bec764532d}} 
\index{riscv\_compiler.h@{riscv\_compiler.h}!\_\_enable\_interrupt@{\_\_enable\_interrupt}}
\index{\_\_enable\_interrupt@{\_\_enable\_interrupt}!riscv\_compiler.h@{riscv\_compiler.h}}
\doxysubsubsection{\texorpdfstring{\_\_enable\_interrupt}{\_\_enable\_interrupt}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+enable\+\_\+interrupt~\+\_\+\+\_\+enable\+\_\+irq}

\mbox{\Hypertarget{riscv__compiler_8h_a15e5433d948a5d95c28a3d020f035be0}\label{riscv__compiler_8h_a15e5433d948a5d95c28a3d020f035be0}} 
\index{riscv\_compiler.h@{riscv\_compiler.h}!\_\_disable\_interrupt@{\_\_disable\_interrupt}}
\index{\_\_disable\_interrupt@{\_\_disable\_interrupt}!riscv\_compiler.h@{riscv\_compiler.h}}
\doxysubsubsection{\texorpdfstring{\_\_disable\_interrupt}{\_\_disable\_interrupt}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+disable\+\_\+interrupt~\+\_\+\+\_\+disable\+\_\+irq}

\mbox{\Hypertarget{riscv__compiler_8h_a35e2657937571d02852d41835b751756}\label{riscv__compiler_8h_a35e2657937571d02852d41835b751756}} 
\index{riscv\_compiler.h@{riscv\_compiler.h}!\_\_get\_interrupt\_state@{\_\_get\_interrupt\_state}}
\index{\_\_get\_interrupt\_state@{\_\_get\_interrupt\_state}!riscv\_compiler.h@{riscv\_compiler.h}}
\doxysubsubsection{\texorpdfstring{\_\_get\_interrupt\_state}{\_\_get\_interrupt\_state}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+get\+\_\+interrupt\+\_\+state~\+\_\+\+\_\+get\+\_\+\+MSTATUS}

\mbox{\Hypertarget{riscv__compiler_8h_aa4bf5408125bb0b0d99f391e4c81703c}\label{riscv__compiler_8h_aa4bf5408125bb0b0d99f391e4c81703c}} 
\index{riscv\_compiler.h@{riscv\_compiler.h}!\_\_set\_interrupt\_state@{\_\_set\_interrupt\_state}}
\index{\_\_set\_interrupt\_state@{\_\_set\_interrupt\_state}!riscv\_compiler.h@{riscv\_compiler.h}}
\doxysubsubsection{\texorpdfstring{\_\_set\_interrupt\_state}{\_\_set\_interrupt\_state}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+set\+\_\+interrupt\+\_\+state~\+\_\+\+\_\+set\+\_\+\+MSTATUS}

