{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561830021186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561830021193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 20:40:21 2019 " "Processing started: Sat Jun 29 20:40:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561830021193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561830021193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rangefinder -c rangefinder " "Command: quartus_map --read_settings_files=on --write_settings_files=off rangefinder -c rangefinder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561830021193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561830021877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561830021877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensorrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensorrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SensorRT-SYN " "Found design unit 1: SensorRT-SYN" {  } { { "SensorRT.vhd" "" { Text "D:/My_Designs/rangefinder/SensorRT.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561830035169 ""} { "Info" "ISGN_ENTITY_NAME" "1 SensorRT " "Found entity 1: SensorRT" {  } { { "SensorRT.vhd" "" { Text "D:/My_Designs/rangefinder/SensorRT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561830035169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561830035169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbercontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file numbercontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NumberController-BEH " "Found design unit 1: NumberController-BEH" {  } { { "NumberController.vhd" "" { Text "D:/My_Designs/rangefinder/NumberController.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561830035196 ""} { "Info" "ISGN_ENTITY_NAME" "1 NumberController " "Found entity 1: NumberController" {  } { { "NumberController.vhd" "" { Text "D:/My_Designs/rangefinder/NumberController.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561830035196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561830035196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file radar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAdar-SYN " "Found design unit 1: RAdar-SYN" {  } { { "Radar.vhd" "" { Text "D:/My_Designs/rangefinder/Radar.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561830035200 ""} { "Info" "ISGN_ENTITY_NAME" "1 Radar " "Found entity 1: Radar" {  } { { "Radar.vhd" "" { Text "D:/My_Designs/rangefinder/Radar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561830035200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561830035200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Radar " "Elaborating entity \"Radar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561830035338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SensorRT SensorRT:U1 " "Elaborating entity \"SensorRT\" for hierarchy \"SensorRT:U1\"" {  } { { "Radar.vhd" "U1" { Text "D:/My_Designs/rangefinder/Radar.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561830035407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumberController NumberController:U2 " "Elaborating entity \"NumberController\" for hierarchy \"NumberController:U2\"" {  } { { "Radar.vhd" "U2" { Text "D:/My_Designs/rangefinder/Radar.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561830035539 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OE NumberController.vhd(24) " "VHDL Process Statement warning at NumberController.vhd(24): signal \"OE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NumberController.vhd" "" { Text "D:/My_Designs/rangefinder/NumberController.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561830035561 "|Radar|NumberController:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Point NumberController.vhd(35) " "VHDL Process Statement warning at NumberController.vhd(35): signal \"Point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NumberController.vhd" "" { Text "D:/My_Designs/rangefinder/NumberController.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561830035561 "|Radar|NumberController:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Point NumberController.vhd(36) " "VHDL Process Statement warning at NumberController.vhd(36): signal \"Point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NumberController.vhd" "" { Text "D:/My_Designs/rangefinder/NumberController.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561830035561 "|Radar|NumberController:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Point NumberController.vhd(37) " "VHDL Process Statement warning at NumberController.vhd(37): signal \"Point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NumberController.vhd" "" { Text "D:/My_Designs/rangefinder/NumberController.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561830035561 "|Radar|NumberController:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Point NumberController.vhd(38) " "VHDL Process Statement warning at NumberController.vhd(38): signal \"Point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NumberController.vhd" "" { Text "D:/My_Designs/rangefinder/NumberController.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561830035561 "|Radar|NumberController:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Point NumberController.vhd(39) " "VHDL Process Statement warning at NumberController.vhd(39): signal \"Point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NumberController.vhd" "" { Text "D:/My_Designs/rangefinder/NumberController.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561830035561 "|Radar|NumberController:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Point NumberController.vhd(40) " "VHDL Process Statement warning at NumberController.vhd(40): signal \"Point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NumberController.vhd" "" { Text "D:/My_Designs/rangefinder/NumberController.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561830035561 "|Radar|NumberController:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Point NumberController.vhd(41) " "VHDL Process Statement warning at NumberController.vhd(41): signal \"Point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NumberController.vhd" "" { Text "D:/My_Designs/rangefinder/NumberController.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561830035561 "|Radar|NumberController:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Point NumberController.vhd(42) " "VHDL Process Statement warning at NumberController.vhd(42): signal \"Point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NumberController.vhd" "" { Text "D:/My_Designs/rangefinder/NumberController.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561830035561 "|Radar|NumberController:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Point NumberController.vhd(43) " "VHDL Process Statement warning at NumberController.vhd(43): signal \"Point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NumberController.vhd" "" { Text "D:/My_Designs/rangefinder/NumberController.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561830035561 "|Radar|NumberController:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Point NumberController.vhd(44) " "VHDL Process Statement warning at NumberController.vhd(44): signal \"Point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NumberController.vhd" "" { Text "D:/My_Designs/rangefinder/NumberController.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1561830035562 "|Radar|NumberController:U2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SensorRT:U1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SensorRT:U1\|Div0\"" {  } { { "SensorRT.vhd" "Div0" { Text "D:/My_Designs/rangefinder/SensorRT.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1561830036455 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1561830036455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SensorRT:U1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SensorRT:U1\|lpm_divide:Div0\"" {  } { { "SensorRT.vhd" "" { Text "D:/My_Designs/rangefinder/SensorRT.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561830036612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SensorRT:U1\|lpm_divide:Div0 " "Instantiated megafunction \"SensorRT:U1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561830036613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561830036613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561830036613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561830036613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561830036613 ""}  } { { "SensorRT.vhd" "" { Text "D:/My_Designs/rangefinder/SensorRT.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561830036613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82p " "Found entity 1: lpm_divide_82p" {  } { { "db/lpm_divide_82p.tdf" "" { Text "D:/My_Designs/rangefinder/db/lpm_divide_82p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561830036693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561830036693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_3dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_3dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_3dg " "Found entity 1: abs_divider_3dg" {  } { { "db/abs_divider_3dg.tdf" "" { Text "D:/My_Designs/rangefinder/db/abs_divider_3dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561830036743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561830036743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "D:/My_Designs/rangefinder/db/alt_u_div_4af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561830036817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561830036817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/My_Designs/rangefinder/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561830036904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561830036904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/My_Designs/rangefinder/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561830036974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561830036974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h0a " "Found entity 1: lpm_abs_h0a" {  } { { "db/lpm_abs_h0a.tdf" "" { Text "D:/My_Designs/rangefinder/db/lpm_abs_h0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561830036997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561830036997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/My_Designs/rangefinder/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561830037022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561830037022 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1561830037480 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1561830037480 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Segment_out\[7\] VCC " "Pin \"Segment_out\[7\]\" is stuck at VCC" {  } { { "Radar.vhd" "" { Text "D:/My_Designs/rangefinder/Radar.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561830038939 "|Radar|Segment_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561830038939 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561830039077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561830040386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561830040386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1508 " "Implemented 1508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561830040595 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561830040595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1493 " "Implemented 1493 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561830040595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561830040595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561830040613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 20:40:40 2019 " "Processing ended: Sat Jun 29 20:40:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561830040613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561830040613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561830040613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561830040613 ""}
