# Hi there, I'm Aki! 👋

Electrical Engineering, UCLA '28 

## 🔧 Technologies & Tools

- **Languages:** Verilog, C++, Python

## 📈 GitHub Stats

![Suijester's GitHub stats](https://github-readme-stats.vercel.app/api?username=Suijester&show_icons=true&theme=radical)

## 🌱 Currently Working With

- Verilog

## 🛠️ Projects
- **[LZ77-Hardware](https://github.com/Suijester/lz77-hardware):** Low-latency parameterizable & parallelized greedy compressor intended for FPGA deployment, achieving almost 2x compression on Alice in Wonderland, designed to trade-off between throughput and compression.
- **[REST-Connect](https://github.com/Suijester/REST-Connect):** Middleman CLI Tool and API that enables automated test-case generation, enabling users in identifying logic, runtime, or behavioral errors through GPT integration.
- **[Memorize](https://github.com/Suijester/Memorize):** Memo assistant wake word speech-to-text tool that enables memo generation and storage in Postgres, enabling users to query prior memos via vector search, serving as a Second Brain for informational recall.

## ⚡ Fun fact

I love playing board games, but I almost never win if there's more than two players.

---

⭐️ From [Suijester](https://github.com/Suijester)
