Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-14_12-30-34/37-openroad-resizertimingpostcts/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000019    0.301539 v fanout53/A (sg13g2_buf_8)
     8    0.036753    0.029116    0.088033    0.389572 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029117    0.000368    0.389940 v _213_/A (sg13g2_nand3_1)
     2    0.010754    0.056088    0.057683    0.447623 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.056089    0.000066    0.447689 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001933    0.028790    0.058308    0.505997 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028790    0.000003    0.506000 v _300_/D (sg13g2_dfrbpq_1)
                                              0.506000   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000018    0.119448 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269448   clock uncertainty
                                  0.000000    0.269448   clock reconvergence pessimism
                                 -0.036605    0.232843   library hold time
                                              0.232843   data required time
---------------------------------------------------------------------------------------------
                                              0.232843   data required time
                                             -0.506000   data arrival time
---------------------------------------------------------------------------------------------
                                              0.273158   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000019    0.301539 v fanout53/A (sg13g2_buf_8)
     8    0.036753    0.029116    0.088033    0.389572 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029117    0.000309    0.389881 v _195_/B (sg13g2_xor2_1)
     2    0.009215    0.044101    0.078509    0.468389 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044101    0.000021    0.468410 v _196_/B (sg13g2_xor2_1)
     1    0.002587    0.026733    0.055673    0.524083 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.026733    0.000008    0.524092 v _295_/D (sg13g2_dfrbpq_1)
                                              0.524092   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269463   clock uncertainty
                                  0.000000    0.269463   clock reconvergence pessimism
                                 -0.035953    0.233510   library hold time
                                              0.233510   data required time
---------------------------------------------------------------------------------------------
                                              0.233510   data required time
                                             -0.524092   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290582   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000018    0.119448 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012588    0.046879    0.184614    0.304062 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.046879    0.000031    0.304093 v output2/A (sg13g2_buf_2)
     1    0.050875    0.086738    0.140671    0.444765 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086738    0.000165    0.444929 v sign (out)
                                              0.444929   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.444929   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294929   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000019    0.301539 v fanout53/A (sg13g2_buf_8)
     8    0.036753    0.029116    0.088033    0.389572 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029117    0.000346    0.389918 v _218_/A1 (sg13g2_o21ai_1)
     1    0.005889    0.054459    0.105003    0.494921 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.054459    0.000047    0.494968 ^ _219_/A (sg13g2_inv_1)
     1    0.004252    0.025584    0.038294    0.533262 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.025584    0.000028    0.533291 v _301_/D (sg13g2_dfrbpq_1)
                                              0.533291   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269462   clock uncertainty
                                  0.000000    0.269462   clock reconvergence pessimism
                                 -0.035589    0.233873   library hold time
                                              0.233873   data required time
---------------------------------------------------------------------------------------------
                                              0.233873   data required time
                                             -0.533291   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299418   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000019    0.301539 v fanout53/A (sg13g2_buf_8)
     8    0.036753    0.029116    0.088033    0.389572 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029117    0.000378    0.389950 v _191_/B (sg13g2_xnor2_1)
     2    0.009489    0.068335    0.081871    0.471821 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.068335    0.000006    0.471827 v _192_/B (sg13g2_xnor2_1)
     1    0.001768    0.027587    0.061680    0.533507 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027587    0.000002    0.533509 v _294_/D (sg13g2_dfrbpq_1)
                                              0.533509   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269451   clock uncertainty
                                  0.000000    0.269451   clock reconvergence pessimism
                                 -0.036224    0.233227   library hold time
                                              0.233227   data required time
---------------------------------------------------------------------------------------------
                                              0.233227   data required time
                                             -0.533509   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300282   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000019    0.301539 v fanout53/A (sg13g2_buf_8)
     8    0.036753    0.029116    0.088033    0.389572 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029116    0.000168    0.389740 v _202_/B (sg13g2_xor2_1)
     2    0.010906    0.049004    0.085783    0.475524 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.049004    0.000063    0.475586 v _204_/A (sg13g2_xor2_1)
     1    0.002250    0.025630    0.061041    0.536627 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025630    0.000005    0.536633 v _297_/D (sg13g2_dfrbpq_1)
                                              0.536633   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270021   clock uncertainty
                                  0.000000    0.270021   clock reconvergence pessimism
                                 -0.035472    0.234549   library hold time
                                              0.234549   data required time
---------------------------------------------------------------------------------------------
                                              0.234549   data required time
                                             -0.536633   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302083   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000017    0.301537 v fanout54/A (sg13g2_buf_2)
     5    0.026375    0.052456    0.107430    0.408967 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.052456    0.000166    0.409133 v _210_/A (sg13g2_xnor2_1)
     1    0.006006    0.048951    0.082975    0.492108 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.048951    0.000019    0.492126 v _211_/B (sg13g2_xnor2_1)
     1    0.001819    0.027381    0.055402    0.547528 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027381    0.000002    0.547531 v _299_/D (sg13g2_dfrbpq_2)
                                              0.547531   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000028    0.120040 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.270040   clock uncertainty
                                  0.000000    0.270040   clock reconvergence pessimism
                                 -0.036071    0.233969   library hold time
                                              0.233969   data required time
---------------------------------------------------------------------------------------------
                                              0.233969   data required time
                                             -0.547531   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313561   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000017    0.301537 v fanout54/A (sg13g2_buf_2)
     5    0.026375    0.052456    0.107430    0.408967 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.052456    0.000084    0.409051 v _199_/B (sg13g2_xnor2_1)
     2    0.009574    0.070103    0.091189    0.500240 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.070103    0.000012    0.500252 v _200_/B (sg13g2_xor2_1)
     1    0.001582    0.023819    0.061121    0.561373 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.023819    0.000000    0.561374 v _296_/D (sg13g2_dfrbpq_1)
                                              0.561374   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000031    0.120043 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270043   clock uncertainty
                                  0.000000    0.270043   clock reconvergence pessimism
                                 -0.034898    0.235145   library hold time
                                              0.235145   data required time
---------------------------------------------------------------------------------------------
                                              0.235145   data required time
                                             -0.561374   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326229   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000018    0.119448 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012588    0.046879    0.184614    0.304062 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.046879    0.000052    0.304114 v _127_/A (sg13g2_inv_1)
     1    0.004661    0.031583    0.039430    0.343544 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.031583    0.000028    0.343571 ^ output3/A (sg13g2_buf_2)
     1    0.051903    0.112228    0.139534    0.483105 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.112228    0.000357    0.483462 ^ signB (out)
                                              0.483462   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.483462   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333462   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    0.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011536    0.044707    0.182058    0.301520 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044707    0.000017    0.301537 v fanout54/A (sg13g2_buf_2)
     5    0.026375    0.052456    0.107430    0.408967 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.052456    0.000132    0.409099 v _206_/B (sg13g2_xnor2_1)
     2    0.010091    0.073011    0.093500    0.502599 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.073011    0.000029    0.502628 v _208_/A (sg13g2_xor2_1)
     1    0.002650    0.026756    0.071920    0.574548 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026756    0.000009    0.574557 v _298_/D (sg13g2_dfrbpq_1)
                                              0.574557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000018    0.120030 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270030   clock uncertainty
                                  0.000000    0.270030   clock reconvergence pessimism
                                 -0.035829    0.234201   library hold time
                                              0.234201   data required time
---------------------------------------------------------------------------------------------
                                              0.234201   data required time
                                             -0.574557   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340356   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000028    0.120040 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051951    0.198797    0.318837 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051951    0.000096    0.318933 ^ _255_/A (sg13g2_nor4_1)
     1    0.003307    0.034877    0.050446    0.369379 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.034877    0.000004    0.369383 v _256_/B2 (sg13g2_a22oi_1)
     1    0.004420    0.062071    0.065616    0.434999 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.062071    0.000023    0.435022 ^ output4/A (sg13g2_buf_2)
     1    0.053823    0.116221    0.157046    0.592068 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.116224    0.000717    0.592785 ^ sine_out[0] (out)
                                              0.592785   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.592785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442784   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000028    0.120040 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051951    0.198797    0.318837 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051951    0.000050    0.318887 ^ fanout55/A (sg13g2_buf_8)
     8    0.035370    0.031371    0.085463    0.404350 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031371    0.000047    0.404397 ^ _281_/A (sg13g2_nor2_1)
     1    0.010728    0.044083    0.053194    0.457591 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.044084    0.000199    0.457789 v output35/A (sg13g2_buf_2)
     1    0.052155    0.088680    0.140612    0.598402 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088680    0.000391    0.598792 v sine_out[8] (out)
                                              0.598792   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.598792   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448792   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000028    0.120040 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051951    0.198797    0.318837 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051951    0.000050    0.318887 ^ fanout55/A (sg13g2_buf_8)
     8    0.035370    0.031371    0.085463    0.404350 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031372    0.000341    0.404691 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004742    0.043419    0.054374    0.459066 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.043419    0.000030    0.459096 v output15/A (sg13g2_buf_2)
     1    0.053614    0.090910    0.141753    0.600849 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.090914    0.000662    0.601511 v sine_out[1] (out)
                                              0.601511   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.601511   data arrival time
---------------------------------------------------------------------------------------------
                                              0.451511   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.182393    0.302415 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.302429 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.391902 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037930    0.000651    0.392553 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.004030    0.036486    0.074854    0.467407 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.036486    0.000018    0.467425 v output12/A (sg13g2_buf_2)
     1    0.051994    0.088380    0.136790    0.604215 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088380    0.000359    0.604574 v sine_out[17] (out)
                                              0.604574   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.604574   data arrival time
---------------------------------------------------------------------------------------------
                                              0.454574   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000028    0.120040 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051951    0.198797    0.318837 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051951    0.000023    0.318860 ^ fanout58/A (sg13g2_buf_1)
     5    0.019980    0.088968    0.119580    0.438440 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.088968    0.000305    0.438745 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003294    0.031016    0.048606    0.487351 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.031016    0.000008    0.487359 v output16/A (sg13g2_buf_2)
     1    0.052124    0.088542    0.134283    0.621641 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088543    0.000385    0.622026 v sine_out[20] (out)
                                              0.622026   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.622026   data arrival time
---------------------------------------------------------------------------------------------
                                              0.472026   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000028    0.120040 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051951    0.198797    0.318837 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051951    0.000023    0.318860 ^ fanout58/A (sg13g2_buf_1)
     5    0.019980    0.088968    0.119580    0.438440 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.088968    0.000302    0.438742 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004609    0.034315    0.052965    0.491708 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.034315    0.000027    0.491735 v output11/A (sg13g2_buf_2)
     1    0.052025    0.088413    0.135774    0.627509 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088413    0.000365    0.627874 v sine_out[16] (out)
                                              0.627874   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.627874   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477874   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000028    0.120040 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051951    0.198797    0.318837 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051951    0.000023    0.318860 ^ fanout58/A (sg13g2_buf_1)
     5    0.019980    0.088968    0.119580    0.438440 ^ fanout58/X (sg13g2_buf_1)
                                                         net58 (net)
                      0.088968    0.000270    0.438709 ^ _160_/A (sg13g2_nor2_1)
     1    0.004367    0.025049    0.059356    0.498066 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.025049    0.000022    0.498088 v output14/A (sg13g2_buf_2)
     1    0.052081    0.088435    0.131364    0.629451 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088435    0.000376    0.629827 v sine_out[19] (out)
                                              0.629827   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.629827   data arrival time
---------------------------------------------------------------------------------------------
                                              0.479827   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.182393    0.302415 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.302429 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.391902 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037935    0.000737    0.392640 ^ fanout64/A (sg13g2_buf_8)
     8    0.028829    0.027886    0.076118    0.468758 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027887    0.000152    0.468910 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.003517    0.036111    0.053777    0.522686 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.036111    0.000011    0.522697 v output6/A (sg13g2_buf_2)
     1    0.052211    0.088711    0.136824    0.659521 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088711    0.000402    0.659923 v sine_out[11] (out)
                                              0.659923   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659923   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509923   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000018    0.120030 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004072    0.028137    0.167541    0.287571 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028137    0.000017    0.287588 ^ fanout63/A (sg13g2_buf_2)
     5    0.028233    0.066848    0.102225    0.389813 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.066849    0.000439    0.390252 ^ fanout59/A (sg13g2_buf_8)
     8    0.033818    0.031359    0.092195    0.482447 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031359    0.000084    0.482531 ^ _275_/A (sg13g2_nor2_1)
     1    0.006192    0.031103    0.042139    0.524670 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.031103    0.000056    0.524727 v output30/A (sg13g2_buf_2)
     1    0.052943    0.089800    0.135144    0.659870 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.089801    0.000537    0.660408 v sine_out[3] (out)
                                              0.660408   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.660408   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510408   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.182393    0.302415 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.302429 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.391902 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037935    0.000737    0.392640 ^ fanout64/A (sg13g2_buf_8)
     8    0.028829    0.027886    0.076118    0.468758 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027887    0.000159    0.468916 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.003684    0.036538    0.054496    0.523412 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.036538    0.000013    0.523425 v output36/A (sg13g2_buf_2)
     1    0.052081    0.088514    0.136901    0.660326 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088514    0.000376    0.660702 v sine_out[9] (out)
                                              0.660702   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.660702   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510702   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.182393    0.302415 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.302429 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.391902 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037935    0.000737    0.392640 ^ fanout64/A (sg13g2_buf_8)
     8    0.028829    0.027886    0.076118    0.468758 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027887    0.000142    0.468900 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.003733    0.036663    0.054708    0.523607 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.036663    0.000014    0.523621 v output8/A (sg13g2_buf_2)
     1    0.052124    0.088581    0.137005    0.660626 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088582    0.000385    0.661010 v sine_out[13] (out)
                                              0.661010   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.661010   data arrival time
---------------------------------------------------------------------------------------------
                                              0.511010   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.182393    0.302415 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.302429 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.391902 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037935    0.000737    0.392640 ^ fanout64/A (sg13g2_buf_8)
     8    0.028829    0.027886    0.076118    0.468758 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027887    0.000161    0.468919 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003864    0.036995    0.055267    0.524185 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.036995    0.000016    0.524201 v output5/A (sg13g2_buf_2)
     1    0.052502    0.089163    0.137543    0.661745 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.089164    0.000453    0.662198 v sine_out[10] (out)
                                              0.662198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.662198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512198   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.182393    0.302415 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.302429 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.391902 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037933    0.000696    0.392598 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007275    0.040964    0.078731    0.471329 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.040964    0.000016    0.471344 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003594    0.034410    0.057301    0.528645 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.034410    0.000012    0.528657 v output23/A (sg13g2_buf_2)
     1    0.053247    0.090288    0.137039    0.665695 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090291    0.000599    0.666294 v sine_out[27] (out)
                                              0.666294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516294   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.182393    0.302415 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.302429 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.391902 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037933    0.000696    0.392598 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007275    0.040964    0.078731    0.471329 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.040964    0.000014    0.471343 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.003864    0.029164    0.064375    0.535718 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.029164    0.000015    0.535733 v output13/A (sg13g2_buf_2)
     1    0.052037    0.088396    0.133304    0.669037 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088397    0.000367    0.669405 v sine_out[18] (out)
                                              0.669405   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.669405   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519405   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.182393    0.302415 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.302429 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.391902 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037921    0.000423    0.392326 ^ fanout66/A (sg13g2_buf_8)
     8    0.031923    0.029261    0.077351    0.469677 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029261    0.000062    0.469739 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003158    0.039198    0.059283    0.529022 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.039198    0.000006    0.529028 v output29/A (sg13g2_buf_2)
     1    0.054504    0.092248    0.140595    0.669623 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.092255    0.000850    0.670474 v sine_out[32] (out)
                                              0.670474   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.670474   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520474   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000018    0.120030 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004072    0.028137    0.167541    0.287571 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028137    0.000017    0.287588 ^ fanout63/A (sg13g2_buf_2)
     5    0.028233    0.066848    0.102225    0.389813 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.066849    0.000439    0.390252 ^ fanout59/A (sg13g2_buf_8)
     8    0.033818    0.031359    0.092195    0.482447 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031359    0.000095    0.482542 ^ _212_/A (sg13g2_nor2_1)
     2    0.009540    0.040116    0.050323    0.532864 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.040116    0.000074    0.532938 v output26/A (sg13g2_buf_2)
     1    0.053259    0.090345    0.139806    0.672745 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.090347    0.000595    0.673339 v sine_out[2] (out)
                                              0.673339   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.673339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523339   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000028    0.120040 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051951    0.198797    0.318837 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051951    0.000050    0.318887 ^ fanout55/A (sg13g2_buf_8)
     8    0.035370    0.031371    0.085463    0.404350 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031373    0.000503    0.404853 ^ _130_/B (sg13g2_nor2_1)
     2    0.012645    0.046968    0.054378    0.459231 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046968    0.000095    0.459326 v _284_/A (sg13g2_and2_1)
     1    0.006599    0.030677    0.082664    0.541990 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.030677    0.000067    0.542056 v output7/A (sg13g2_buf_2)
     1    0.052167    0.088607    0.134162    0.676218 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.088607    0.000393    0.676612 v sine_out[12] (out)
                                              0.676612   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.676612   data arrival time
---------------------------------------------------------------------------------------------
                                              0.526612   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009547    0.048320    0.183181    0.302644 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048320    0.000028    0.302672 ^ fanout71/A (sg13g2_buf_8)
     8    0.048671    0.037180    0.088867    0.391539 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.037182    0.000283    0.391823 ^ fanout70/A (sg13g2_buf_8)
     8    0.035737    0.030907    0.078447    0.470270 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.030907    0.000145    0.470414 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004660    0.046890    0.066317    0.536731 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.046890    0.000028    0.536759 v output28/A (sg13g2_buf_2)
     1    0.053874    0.091333    0.143684    0.680443 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091337    0.000715    0.681159 v sine_out[31] (out)
                                              0.681159   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.681159   data arrival time
---------------------------------------------------------------------------------------------
                                              0.531159   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000028    0.120040 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051951    0.198797    0.318837 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051951    0.000050    0.318887 ^ fanout55/A (sg13g2_buf_8)
     8    0.035370    0.031371    0.085463    0.404350 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031373    0.000503    0.404853 ^ _130_/B (sg13g2_nor2_1)
     2    0.012645    0.046968    0.054378    0.459231 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046968    0.000148    0.459379 v _136_/B (sg13g2_nand2b_2)
     4    0.016944    0.047167    0.053037    0.512416 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047167    0.000007    0.512424 ^ _278_/A (sg13g2_nor2_1)
     1    0.003830    0.027807    0.042220    0.554644 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.027807    0.000015    0.554659 v output33/A (sg13g2_buf_2)
     1    0.052242    0.088701    0.132852    0.687511 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088702    0.000408    0.687919 v sine_out[6] (out)
                                              0.687919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.687919   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537919   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037099    0.175862    0.295884 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037099    0.000014    0.295898 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.384405 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033039    0.000689    0.385094 v _151_/B (sg13g2_nand2_2)
     5    0.019160    0.048335    0.056494    0.441588 ^ _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.048335    0.000040    0.441628 ^ _166_/B (sg13g2_nor2_1)
     1    0.002978    0.022869    0.035452    0.477080 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.022869    0.000001    0.477081 v _167_/B (sg13g2_nor2_1)
     1    0.004923    0.057524    0.060001    0.537082 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.057524    0.000032    0.537114 ^ output19/A (sg13g2_buf_2)
     1    0.052632    0.113791    0.153279    0.690393 ^ output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.113791    0.000486    0.690880 ^ sine_out[23] (out)
                                              0.690880   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.690880   data arrival time
---------------------------------------------------------------------------------------------
                                              0.540880   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009547    0.048320    0.183181    0.302644 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048320    0.000028    0.302672 ^ fanout71/A (sg13g2_buf_8)
     8    0.048671    0.037180    0.088867    0.391539 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.037184    0.000391    0.391930 ^ _140_/B (sg13g2_nor2_2)
     5    0.025302    0.047316    0.059213    0.451144 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.047316    0.000060    0.451203 v _169_/A (sg13g2_nand2_1)
     1    0.004520    0.033173    0.041771    0.492974 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.033173    0.000019    0.492993 ^ _170_/B (sg13g2_nand2_1)
     1    0.005391    0.042235    0.058349    0.551342 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.042235    0.000042    0.551385 v output20/A (sg13g2_buf_2)
     1    0.052675    0.089466    0.140236    0.691621 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.089467    0.000495    0.692116 v sine_out[24] (out)
                                              0.692116   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692116   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542116   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000028    0.120040 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051951    0.198797    0.318837 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051951    0.000050    0.318887 ^ fanout55/A (sg13g2_buf_8)
     8    0.035370    0.031371    0.085463    0.404350 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031373    0.000503    0.404853 ^ _130_/B (sg13g2_nor2_1)
     2    0.012645    0.046968    0.054378    0.459231 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046968    0.000148    0.459379 v _136_/B (sg13g2_nand2b_2)
     4    0.016944    0.047167    0.053037    0.512416 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047168    0.000121    0.512537 ^ _277_/A (sg13g2_nor2_1)
     1    0.006105    0.033803    0.048194    0.560731 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.033804    0.000054    0.560785 v output32/A (sg13g2_buf_2)
     1    0.052254    0.088761    0.135755    0.696540 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088762    0.000411    0.696950 v sine_out[5] (out)
                                              0.696950   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.696950   data arrival time
---------------------------------------------------------------------------------------------
                                              0.546951   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000028    0.120040 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051951    0.198797    0.318837 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051951    0.000050    0.318887 ^ fanout55/A (sg13g2_buf_8)
     8    0.035370    0.031371    0.085463    0.404350 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031373    0.000503    0.404853 ^ _130_/B (sg13g2_nor2_1)
     2    0.012645    0.046968    0.054378    0.459231 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046968    0.000148    0.459379 v _136_/B (sg13g2_nand2b_2)
     4    0.016944    0.047167    0.053037    0.512416 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047168    0.000125    0.512541 ^ _279_/A (sg13g2_nor2_1)
     1    0.006603    0.035147    0.049499    0.562041 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.035147    0.000066    0.562106 v output34/A (sg13g2_buf_2)
     1    0.052167    0.088637    0.136317    0.698423 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088638    0.000393    0.698816 v sine_out[7] (out)
                                              0.698816   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.698816   data arrival time
---------------------------------------------------------------------------------------------
                                              0.548816   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000028    0.120040 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051951    0.198797    0.318837 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051951    0.000050    0.318887 ^ fanout55/A (sg13g2_buf_8)
     8    0.035370    0.031371    0.085463    0.404350 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031373    0.000503    0.404853 ^ _130_/B (sg13g2_nor2_1)
     2    0.012645    0.046968    0.054378    0.459231 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046968    0.000148    0.459379 v _136_/B (sg13g2_nand2b_2)
     4    0.016944    0.047167    0.053037    0.512416 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.047168    0.000137    0.512553 ^ _276_/A (sg13g2_nor2_1)
     1    0.007122    0.036582    0.050862    0.563415 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.036582    0.000078    0.563492 v output31/A (sg13g2_buf_2)
     1    0.052328    0.088895    0.137168    0.700660 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088895    0.000425    0.701086 v sine_out[4] (out)
                                              0.701086   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.701086   data arrival time
---------------------------------------------------------------------------------------------
                                              0.551086   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.182393    0.302415 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.302429 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.391902 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037921    0.000423    0.392326 ^ fanout66/A (sg13g2_buf_8)
     8    0.031923    0.029261    0.077351    0.469677 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029261    0.000074    0.469751 ^ _135_/B (sg13g2_nor2_1)
     1    0.003561    0.020298    0.031150    0.500901 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.020298    0.000008    0.500910 v _174_/A (sg13g2_nand2_1)
     1    0.003404    0.024218    0.030110    0.531020 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.024218    0.000004    0.531024 ^ _175_/B (sg13g2_nand2_1)
     1    0.003802    0.033023    0.048589    0.579613 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.033023    0.000014    0.579627 v output22/A (sg13g2_buf_2)
     1    0.053334    0.090411    0.136461    0.716088 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.090413    0.000610    0.716697 v sine_out[26] (out)
                                              0.716697   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.716697   data arrival time
---------------------------------------------------------------------------------------------
                                              0.566697   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002015    0.021057    0.161249    0.280690 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021057    0.000003    0.280693 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.374802    0.655495 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058578    0.000015    0.655510 ^ fanout76/A (sg13g2_buf_8)
     7    0.041308    0.034265    0.091069    0.746580 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034266    0.000100    0.746680 ^ _128_/A (sg13g2_inv_2)
     5    0.026268    0.047952    0.053486    0.800166 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.047971    0.000538    0.800703 v _293_/D (sg13g2_dfrbpq_1)
                                              0.800703   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269441   clock uncertainty
                                  0.000000    0.269441   clock reconvergence pessimism
                                 -0.042684    0.226757   library hold time
                                              0.226757   data required time
---------------------------------------------------------------------------------------------
                                              0.226757   data required time
                                             -0.800703   data arrival time
---------------------------------------------------------------------------------------------
                                              0.573946   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009547    0.048320    0.183181    0.302644 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048320    0.000028    0.302672 ^ fanout71/A (sg13g2_buf_8)
     8    0.048671    0.037180    0.088867    0.391539 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.037184    0.000391    0.391930 ^ _140_/B (sg13g2_nor2_2)
     5    0.025302    0.047316    0.059213    0.451144 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.047316    0.000101    0.451244 v _144_/A (sg13g2_nand2_1)
     2    0.007661    0.044571    0.051875    0.503119 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.044571    0.000030    0.503149 ^ _145_/B (sg13g2_nand2_1)
     1    0.008943    0.062341    0.077673    0.580822 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.062341    0.000133    0.580955 v output9/A (sg13g2_buf_2)
     1    0.052081    0.088691    0.149339    0.730294 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088692    0.000376    0.730670 v sine_out[14] (out)
                                              0.730670   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.730670   data arrival time
---------------------------------------------------------------------------------------------
                                              0.580670   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.182393    0.302415 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.302429 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.391902 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037925    0.000534    0.392436 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.005379    0.025813    0.065848    0.458284 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.025813    0.000039    0.458323 v _179_/B (sg13g2_nand2_1)
     2    0.011006    0.056717    0.057999    0.516322 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056718    0.000147    0.516469 ^ _180_/B (sg13g2_nand2_1)
     1    0.006390    0.049905    0.070921    0.587390 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.049905    0.000060    0.587450 v output24/A (sg13g2_buf_2)
     1    0.053290    0.090459    0.144556    0.732006 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.090461    0.000601    0.732607 v sine_out[28] (out)
                                              0.732607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.732607   data arrival time
---------------------------------------------------------------------------------------------
                                              0.582607   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.182393    0.302415 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.302429 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.391902 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037921    0.000423    0.392326 ^ fanout66/A (sg13g2_buf_8)
     8    0.031923    0.029261    0.077351    0.469677 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029261    0.000050    0.469727 ^ _183_/A (sg13g2_and2_1)
     2    0.006747    0.041220    0.088379    0.558106 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041220    0.000007    0.558113 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003164    0.027242    0.061448    0.619561 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.027242    0.000006    0.619567 v output25/A (sg13g2_buf_2)
     1    0.053334    0.090372    0.133674    0.753240 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090374    0.000610    0.753850 v sine_out[29] (out)
                                              0.753850   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.753850   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603850   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009166    0.048502    0.182393    0.302415 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048502    0.000015    0.302429 ^ fanout67/A (sg13g2_buf_8)
     8    0.050276    0.037917    0.089473    0.391902 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.037921    0.000423    0.392326 ^ fanout66/A (sg13g2_buf_8)
     8    0.031923    0.029261    0.077351    0.469677 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029261    0.000050    0.469727 ^ _183_/A (sg13g2_and2_1)
     2    0.006747    0.041220    0.088379    0.558106 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041220    0.000006    0.558112 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.003906    0.029139    0.060715    0.618827 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.029139    0.000015    0.618842 v output27/A (sg13g2_buf_2)
     1    0.053484    0.090614    0.134741    0.753582 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.090617    0.000636    0.754218 v sine_out[30] (out)
                                              0.754218   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.754218   data arrival time
---------------------------------------------------------------------------------------------
                                              0.604218   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000028    0.120040 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.019551    0.051951    0.198797    0.318837 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051951    0.000050    0.318887 ^ fanout55/A (sg13g2_buf_8)
     8    0.035370    0.031371    0.085463    0.404350 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031373    0.000441    0.404791 ^ _143_/A (sg13g2_nor2_1)
     2    0.008962    0.038921    0.048933    0.453724 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.038921    0.000020    0.453744 v _147_/A (sg13g2_nand2_1)
     2    0.014531    0.069711    0.070227    0.523971 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.069713    0.000239    0.524210 ^ _149_/B (sg13g2_nand2_1)
     1    0.008399    0.061840    0.084565    0.608775 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.061840    0.000117    0.608892 v output10/A (sg13g2_buf_2)
     1    0.052068    0.088669    0.149085    0.757977 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088669    0.000374    0.758350 v sine_out[15] (out)
                                              0.758350   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.758350   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608350   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009547    0.048320    0.183181    0.302644 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048320    0.000028    0.302672 ^ fanout71/A (sg13g2_buf_8)
     8    0.048671    0.037180    0.088867    0.391539 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.037184    0.000391    0.391930 ^ _140_/B (sg13g2_nor2_2)
     5    0.025302    0.047316    0.059213    0.451144 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.047316    0.000140    0.451284 v _152_/B (sg13g2_nor2_2)
     4    0.019341    0.094358    0.098507    0.549791 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.094358    0.000077    0.549868 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.002916    0.027232    0.080493    0.630361 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.027232    0.000004    0.630364 v output18/A (sg13g2_buf_2)
     1    0.052588    0.089230    0.132919    0.763283 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.089231    0.000477    0.763760 v sine_out[22] (out)
                                              0.763760   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.763760   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613760   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037099    0.175862    0.295884 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037099    0.000014    0.295898 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.384405 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.384817 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.465395 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000057    0.465453 v _150_/B (sg13g2_and2_1)
     3    0.010480    0.041957    0.089252    0.554705 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041957    0.000013    0.554717 v _164_/A1 (sg13g2_a21oi_1)
     1    0.003445    0.043193    0.069224    0.623942 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.043193    0.000008    0.623950 ^ output17/A (sg13g2_buf_2)
     1    0.052514    0.113505    0.146054    0.770003 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.113505    0.000463    0.770466 ^ sine_out[21] (out)
                                              0.770466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.770466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.620466   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    0.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009261    0.037117    0.176473    0.295936 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037117    0.000027    0.295964 v fanout71/A (sg13g2_buf_8)
     8    0.047010    0.032346    0.087963    0.383927 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.032348    0.000273    0.384200 v fanout70/A (sg13g2_buf_8)
     8    0.034560    0.028008    0.081376    0.465576 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.028008    0.000159    0.465735 v _146_/B1 (sg13g2_o21ai_1)
     4    0.018009    0.096946    0.089820    0.555555 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.096946    0.000030    0.555585 ^ _171_/A (sg13g2_nand2_1)
     1    0.005543    0.049454    0.075843    0.631428 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.049454    0.000042    0.631469 v _172_/B (sg13g2_nand2_1)
     1    0.004754    0.035998    0.048504    0.679973 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035998    0.000029    0.680002 ^ output21/A (sg13g2_buf_2)
     1    0.053290    0.115057    0.143500    0.823502 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115058    0.000601    0.824103 ^ sine_out[25] (out)
                                              0.824103   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.824103   data arrival time
---------------------------------------------------------------------------------------------
                                              0.674103   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002015    0.021057    0.161249    0.280690 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021057    0.000003    0.280693 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.374802    0.655495 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058578    0.000015    0.655510 ^ fanout76/A (sg13g2_buf_8)
     7    0.041308    0.034265    0.091069    0.746580 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034271    0.000242    0.746822 ^ fanout75/A (sg13g2_buf_8)
     8    0.034574    0.030273    0.076597    0.823419 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030273    0.000068    0.823486 ^ _226_/B (sg13g2_xor2_1)
     3    0.012635    0.127753    0.146438    0.969924 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.127753    0.000056    0.969980 ^ _240_/B (sg13g2_nand2_1)
     3    0.012140    0.088971    0.121194    1.091173 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.088971    0.000106    1.091279 v _266_/C (sg13g2_and3_1)
     1    0.003505    0.025334    0.110470    1.201749 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.025334    0.000004    1.201753 v _267_/A2 (sg13g2_o21ai_1)
     1    0.003536    0.076342    0.078957    1.280710 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.076342    0.000006    1.280717 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004306    0.053821    0.076456    1.357173 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053821    0.000017    1.357190 v _273_/A (sg13g2_nor2_1)
     1    0.004212    0.059368    0.071896    1.429087 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.059368    0.000015    1.429101 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004742    0.059736    0.069335    1.498436 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059736    0.000030    1.498466 v output15/A (sg13g2_buf_2)
     1    0.053614    0.091021    0.149619    1.648085 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091024    0.000662    1.648748 v sine_out[1] (out)
                                              1.648748   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.648748   data arrival time
---------------------------------------------------------------------------------------------
                                              1.201253   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002053    0.017305    0.158841    0.278282 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017305    0.000003    0.278285 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055491    0.385766    0.664052 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055491    0.000015    0.664067 v fanout76/A (sg13g2_buf_8)
     7    0.040172    0.030569    0.094450    0.758517 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030570    0.000235    0.758752 v fanout75/A (sg13g2_buf_8)
     8    0.033429    0.027581    0.080149    0.838901 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027581    0.000157    0.839058 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018009    0.210449    0.182294    1.021353 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210449    0.000021    1.021374 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007138    0.083187    0.131283    1.152657 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.083187    0.000006    1.152663 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003417    0.079349    0.100431    1.253094 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.079349    0.000010    1.253104 ^ _239_/B (sg13g2_and3_1)
     1    0.003620    0.035247    0.131888    1.384992 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.035247    0.000006    1.384997 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.004333    0.069626    0.069176    1.454173 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.069626    0.000022    1.454196 v output4/A (sg13g2_buf_2)
     1    0.053823    0.091410    0.154586    1.608781 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.091414    0.000717    1.609498 v sine_out[0] (out)
                                              1.609498   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.609498   data arrival time
---------------------------------------------------------------------------------------------
                                              1.240502   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002053    0.017305    0.158841    0.278282 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017305    0.000003    0.278285 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055491    0.385766    0.664052 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055491    0.000015    0.664067 v fanout76/A (sg13g2_buf_8)
     7    0.040172    0.030569    0.094450    0.758517 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030570    0.000235    0.758752 v fanout75/A (sg13g2_buf_8)
     8    0.033429    0.027581    0.080149    0.838901 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027581    0.000157    0.839058 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018009    0.210449    0.182294    1.021353 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210449    0.000052    1.021405 ^ _147_/B (sg13g2_nand2_1)
     2    0.014148    0.112853    0.154501    1.175906 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.112853    0.000152    1.176058 v _275_/B (sg13g2_nor2_1)
     1    0.006279    0.082586    0.096071    1.272129 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.082586    0.000057    1.272187 ^ output30/A (sg13g2_buf_2)
     1    0.052943    0.114504    0.166058    1.438245 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.114505    0.000538    1.438782 ^ sine_out[3] (out)
                                              1.438782   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.438782   data arrival time
---------------------------------------------------------------------------------------------
                                              1.411218   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002053    0.017305    0.158841    0.278282 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017305    0.000003    0.278285 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055491    0.385766    0.664052 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055491    0.000015    0.664067 v fanout76/A (sg13g2_buf_8)
     7    0.040172    0.030569    0.094450    0.758517 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030570    0.000235    0.758752 v fanout75/A (sg13g2_buf_8)
     8    0.033429    0.027581    0.080149    0.838901 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027581    0.000157    0.839058 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018009    0.210449    0.182294    1.021353 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210449    0.000052    1.021405 ^ _147_/B (sg13g2_nand2_1)
     2    0.014148    0.112853    0.154501    1.175906 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.112853    0.000231    1.176137 v _149_/B (sg13g2_nand2_1)
     1    0.008487    0.062161    0.083696    1.259833 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.062161    0.000119    1.259951 ^ output10/A (sg13g2_buf_2)
     1    0.052068    0.112662    0.154852    1.414804 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112662    0.000374    1.415177 ^ sine_out[15] (out)
                                              1.415177   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.415177   data arrival time
---------------------------------------------------------------------------------------------
                                              1.434823   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002053    0.017305    0.158841    0.278282 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017305    0.000003    0.278285 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055491    0.385766    0.664052 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055491    0.000015    0.664067 v fanout76/A (sg13g2_buf_8)
     7    0.040172    0.030569    0.094450    0.758517 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030570    0.000235    0.758752 v fanout75/A (sg13g2_buf_8)
     8    0.033429    0.027581    0.080149    0.838901 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027581    0.000157    0.839058 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018009    0.210449    0.182294    1.021353 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210449    0.000008    1.021361 ^ _185_/B (sg13g2_nor2_2)
     5    0.019332    0.078502    0.108829    1.130189 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.078502    0.000104    1.130293 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003246    0.077135    0.097381    1.227674 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.077135    0.000006    1.227680 ^ output29/A (sg13g2_buf_2)
     1    0.054504    0.117649    0.165354    1.393034 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.117653    0.000851    1.393885 ^ sine_out[32] (out)
                                              1.393885   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.393885   data arrival time
---------------------------------------------------------------------------------------------
                                              1.456115   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002053    0.017305    0.158841    0.278282 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017305    0.000003    0.278285 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055491    0.385766    0.664052 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055491    0.000015    0.664067 v fanout76/A (sg13g2_buf_8)
     7    0.040172    0.030569    0.094450    0.758517 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030570    0.000235    0.758752 v fanout75/A (sg13g2_buf_8)
     8    0.033429    0.027581    0.080149    0.838901 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027581    0.000157    0.839058 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018009    0.210449    0.182294    1.021353 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210449    0.000008    1.021361 ^ _185_/B (sg13g2_nor2_2)
     5    0.019332    0.078502    0.108829    1.130189 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.078502    0.000110    1.130299 v _186_/A2 (sg13g2_a21oi_1)
     1    0.003993    0.063711    0.094668    1.224967 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.063711    0.000016    1.224983 ^ output27/A (sg13g2_buf_2)
     1    0.053484    0.115538    0.157433    1.382416 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.115540    0.000636    1.383052 ^ sine_out[30] (out)
                                              1.383052   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.383052   data arrival time
---------------------------------------------------------------------------------------------
                                              1.466949   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002053    0.017305    0.158841    0.278282 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017305    0.000003    0.278285 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055491    0.385766    0.664052 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055491    0.000015    0.664067 v fanout76/A (sg13g2_buf_8)
     7    0.040172    0.030569    0.094450    0.758517 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030570    0.000235    0.758752 v fanout75/A (sg13g2_buf_8)
     8    0.033429    0.027581    0.080149    0.838901 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027581    0.000157    0.839058 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018009    0.210449    0.182294    1.021353 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210449    0.000008    1.021361 ^ _185_/B (sg13g2_nor2_2)
     5    0.019332    0.078502    0.108829    1.130189 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.078502    0.000033    1.130222 v _278_/B (sg13g2_nor2_1)
     1    0.003918    0.060514    0.071502    1.201724 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.060514    0.000015    1.201739 ^ output33/A (sg13g2_buf_2)
     1    0.052242    0.113009    0.154260    1.355999 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.113009    0.000408    1.356407 ^ sine_out[6] (out)
                                              1.356407   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.356407   data arrival time
---------------------------------------------------------------------------------------------
                                              1.493593   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002053    0.017305    0.158841    0.278282 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017305    0.000003    0.278285 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055491    0.385766    0.664052 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055491    0.000015    0.664067 v fanout76/A (sg13g2_buf_8)
     7    0.040172    0.030569    0.094450    0.758517 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030570    0.000235    0.758752 v fanout75/A (sg13g2_buf_8)
     8    0.033429    0.027581    0.080149    0.838901 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027581    0.000157    0.839058 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018009    0.210449    0.182294    1.021353 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.210449    0.000030    1.021382 ^ _171_/A (sg13g2_nand2_1)
     1    0.005543    0.073046    0.099168    1.120550 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.073046    0.000042    1.120592 v _172_/B (sg13g2_nand2_1)
     1    0.004754    0.042240    0.057181    1.177773 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.042240    0.000029    1.177802 ^ output21/A (sg13g2_buf_2)
     1    0.053290    0.115077    0.146582    1.324383 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115078    0.000601    1.324985 ^ sine_out[25] (out)
                                              1.324985   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.324985   data arrival time
---------------------------------------------------------------------------------------------
                                              1.525016   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002015    0.021057    0.161249    0.280690 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021057    0.000003    0.280693 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.374802    0.655495 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058578    0.000015    0.655510 ^ fanout76/A (sg13g2_buf_8)
     7    0.041308    0.034265    0.091069    0.746580 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034266    0.000100    0.746680 ^ _128_/A (sg13g2_inv_2)
     5    0.026268    0.047952    0.053486    0.800166 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.047973    0.000610    0.800776 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021045    0.235344    0.219141    1.019916 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235344    0.000060    1.019976 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003864    0.068020    0.118098    1.138074 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.068020    0.000016    1.138090 v output5/A (sg13g2_buf_2)
     1    0.052502    0.089375    0.152498    1.290588 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.089376    0.000453    1.291042 v sine_out[10] (out)
                                              1.291042   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.291042   data arrival time
---------------------------------------------------------------------------------------------
                                              1.558958   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002015    0.021057    0.161249    0.280690 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021057    0.000003    0.280693 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.374802    0.655495 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058578    0.000015    0.655510 ^ fanout76/A (sg13g2_buf_8)
     7    0.041308    0.034265    0.091069    0.746580 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034266    0.000100    0.746680 ^ _128_/A (sg13g2_inv_2)
     5    0.026268    0.047952    0.053486    0.800166 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.047973    0.000610    0.800776 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021045    0.235344    0.219141    1.019916 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235344    0.000093    1.020009 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003164    0.075445    0.110313    1.130322 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.075445    0.000006    1.130328 v output25/A (sg13g2_buf_2)
     1    0.053334    0.090698    0.156911    1.287239 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090701    0.000610    1.287849 v sine_out[29] (out)
                                              1.287849   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.287849   data arrival time
---------------------------------------------------------------------------------------------
                                              1.562151   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002015    0.021057    0.161249    0.280690 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021057    0.000003    0.280693 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.374802    0.655495 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058578    0.000015    0.655510 ^ fanout76/A (sg13g2_buf_8)
     7    0.041308    0.034265    0.091069    0.746580 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034266    0.000100    0.746680 ^ _128_/A (sg13g2_inv_2)
     5    0.026268    0.047952    0.053486    0.800166 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.047973    0.000610    0.800776 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021045    0.235344    0.219141    1.019916 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235344    0.000085    1.020001 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003358    0.066481    0.115231    1.135233 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.066481    0.000008    1.135241 v output17/A (sg13g2_buf_2)
     1    0.052514    0.089385    0.151764    1.287005 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.089386    0.000463    1.287468 v sine_out[21] (out)
                                              1.287468   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.287468   data arrival time
---------------------------------------------------------------------------------------------
                                              1.562532   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002015    0.021057    0.161249    0.280690 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021057    0.000003    0.280693 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.374802    0.655495 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058578    0.000015    0.655510 ^ fanout76/A (sg13g2_buf_8)
     7    0.041308    0.034265    0.091069    0.746580 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034266    0.000100    0.746680 ^ _128_/A (sg13g2_inv_2)
     5    0.026268    0.047952    0.053486    0.800166 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.047973    0.000610    0.800776 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021045    0.235344    0.219141    1.019916 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235344    0.000133    1.020049 ^ _276_/B (sg13g2_nor2_1)
     1    0.007122    0.064745    0.091396    1.111445 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.064745    0.000078    1.111523 v output31/A (sg13g2_buf_2)
     1    0.052328    0.089088    0.150743    1.262267 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.089089    0.000425    1.262692 v sine_out[4] (out)
                                              1.262692   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.262692   data arrival time
---------------------------------------------------------------------------------------------
                                              1.587308   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002053    0.017305    0.158841    0.278282 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017305    0.000003    0.278285 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055491    0.385766    0.664052 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055491    0.000015    0.664067 v fanout76/A (sg13g2_buf_8)
     7    0.040172    0.030569    0.094450    0.758517 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030570    0.000262    0.758779 v _153_/B (sg13g2_nor2_1)
     3    0.013977    0.130019    0.116693    0.875472 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.130019    0.000178    0.875651 ^ _154_/A (sg13g2_nor2b_1)
     1    0.003470    0.038886    0.057555    0.933206 v _154_/Y (sg13g2_nor2b_1)
                                                         _120_ (net)
                      0.038886    0.000006    0.933212 v _155_/B2 (sg13g2_a221oi_1)
     1    0.004118    0.121656    0.142702    1.075914 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.121656    0.000018    1.075932 ^ output12/A (sg13g2_buf_2)
     1    0.051994    0.112909    0.180089    1.256021 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112909    0.000359    1.256380 ^ sine_out[17] (out)
                                              1.256380   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.256380   data arrival time
---------------------------------------------------------------------------------------------
                                              1.593620   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002053    0.017305    0.158841    0.278282 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017305    0.000003    0.278285 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055491    0.385766    0.664052 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055491    0.000015    0.664067 v fanout76/A (sg13g2_buf_8)
     7    0.040172    0.030569    0.094450    0.758517 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030570    0.000235    0.758752 v fanout75/A (sg13g2_buf_8)
     8    0.033429    0.027581    0.080149    0.838901 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027581    0.000179    0.839080 v _173_/A1 (sg13g2_o21ai_1)
     2    0.008103    0.118500    0.119985    0.959065 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.118500    0.000027    0.959092 ^ _174_/B (sg13g2_nand2_1)
     1    0.003168    0.042090    0.074400    1.033492 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.042090    0.000004    1.033496 v _175_/B (sg13g2_nand2_1)
     1    0.003890    0.033093    0.043137    1.076633 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.033093    0.000015    1.076648 ^ output22/A (sg13g2_buf_2)
     1    0.053334    0.115135    0.142121    1.218768 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.115137    0.000610    1.219378 ^ sine_out[26] (out)
                                              1.219378   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.219378   data arrival time
---------------------------------------------------------------------------------------------
                                              1.630622   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002053    0.017305    0.158841    0.278282 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017305    0.000003    0.278285 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055491    0.385766    0.664052 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055491    0.000015    0.664067 v fanout76/A (sg13g2_buf_8)
     7    0.040172    0.030569    0.094450    0.758517 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030570    0.000262    0.758779 v _153_/B (sg13g2_nor2_1)
     3    0.013977    0.130019    0.116693    0.875472 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.130019    0.000174    0.875646 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.002974    0.057431    0.086703    0.962350 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.057431    0.000001    0.962351 v _160_/B (sg13g2_nor2_1)
     1    0.004455    0.060332    0.068206    1.030557 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.060332    0.000023    1.030580 ^ output14/A (sg13g2_buf_2)
     1    0.052081    0.112681    0.153965    1.184545 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.112681    0.000376    1.184921 ^ sine_out[19] (out)
                                              1.184921   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.184921   data arrival time
---------------------------------------------------------------------------------------------
                                              1.665079   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002015    0.021057    0.161249    0.280690 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021057    0.000003    0.280693 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.374802    0.655495 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058578    0.000015    0.655510 ^ fanout76/A (sg13g2_buf_8)
     7    0.041308    0.034265    0.091069    0.746580 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034266    0.000100    0.746680 ^ _128_/A (sg13g2_inv_2)
     5    0.026268    0.047952    0.053486    0.800166 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.047970    0.000522    0.800688 v _138_/A (sg13g2_nor2_1)
     2    0.010206    0.127439    0.105836    0.906524 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.127439    0.000041    0.906565 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003733    0.053340    0.093293    0.999858 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.053340    0.000014    0.999871 v output8/A (sg13g2_buf_2)
     1    0.052124    0.088696    0.145043    1.144915 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088696    0.000385    1.145299 v sine_out[13] (out)
                                              1.145299   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.145299   data arrival time
---------------------------------------------------------------------------------------------
                                              1.704701   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002053    0.017305    0.158841    0.278282 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017305    0.000003    0.278285 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055491    0.385766    0.664052 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055491    0.000015    0.664067 v fanout76/A (sg13g2_buf_8)
     7    0.040172    0.030569    0.094450    0.758517 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030569    0.000098    0.758615 v _128_/A (sg13g2_inv_2)
     5    0.026505    0.061174    0.059224    0.817838 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.061181    0.000527    0.818366 ^ _138_/A (sg13g2_nor2_1)
     2    0.009966    0.052532    0.064533    0.882898 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.052532    0.000037    0.882935 v _279_/B (sg13g2_nor2_1)
     1    0.006690    0.075938    0.080387    0.963322 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.075938    0.000067    0.963389 ^ output34/A (sg13g2_buf_2)
     1    0.052167    0.112909    0.161781    1.125170 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.112909    0.000393    1.125563 ^ sine_out[7] (out)
                                              1.125563   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.125563   data arrival time
---------------------------------------------------------------------------------------------
                                              1.724437   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037099    0.175862    0.295884 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037099    0.000014    0.295898 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.384405 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.384817 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.465395 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000082    0.465478 v _142_/A (sg13g2_or2_1)
     7    0.026808    0.095022    0.168427    0.633904 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095022    0.000128    0.634032 v _143_/B (sg13g2_nor2_1)
     2    0.009282    0.104994    0.111323    0.745356 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.104994    0.000032    0.745388 ^ _144_/B (sg13g2_nand2_1)
     2    0.007277    0.067891    0.091273    0.836661 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067891    0.000028    0.836689 v _212_/B (sg13g2_nor2_1)
     2    0.009870    0.102447    0.105419    0.942108 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102447    0.000076    0.942184 ^ output26/A (sg13g2_buf_2)
     1    0.053259    0.115253    0.175327    1.117511 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.115254    0.000595    1.118106 ^ sine_out[2] (out)
                                              1.118106   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.118106   data arrival time
---------------------------------------------------------------------------------------------
                                              1.731894   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000018    0.120030 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003984    0.022206    0.163871    0.283900 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022206    0.000017    0.283917 v fanout63/A (sg13g2_buf_2)
     5    0.027904    0.054440    0.098676    0.382594 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054440    0.000028    0.382621 v fanout62/A (sg13g2_buf_1)
     4    0.023560    0.079295    0.123927    0.506549 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.079295    0.000132    0.506681 v fanout60/A (sg13g2_buf_8)
     8    0.030136    0.028081    0.102317    0.608998 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028081    0.000069    0.609066 v _178_/B1 (sg13g2_a21oi_1)
     1    0.005614    0.073176    0.075275    0.684342 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.073176    0.000041    0.684383 ^ _179_/B (sg13g2_nand2_1)
     2    0.010622    0.076634    0.095903    0.780286 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.076634    0.000138    0.780424 v _281_/B (sg13g2_nor2_1)
     1    0.010816    0.110866    0.114473    0.894897 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.110867    0.000201    0.895098 ^ output35/A (sg13g2_buf_2)
     1    0.052155    0.113113    0.176709    1.071807 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.113113    0.000391    1.072198 ^ sine_out[8] (out)
                                              1.072198   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.072198   data arrival time
---------------------------------------------------------------------------------------------
                                              1.777802   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037099    0.175862    0.295884 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037099    0.000014    0.295898 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.384405 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.384817 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.465395 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000082    0.465478 v _142_/A (sg13g2_or2_1)
     7    0.026808    0.095022    0.168427    0.633904 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095022    0.000128    0.634032 v _143_/B (sg13g2_nor2_1)
     2    0.009282    0.104994    0.111323    0.745356 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.104994    0.000032    0.745388 ^ _144_/B (sg13g2_nand2_1)
     2    0.007277    0.067891    0.091273    0.836661 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067891    0.000028    0.836689 v _145_/B (sg13g2_nand2_1)
     1    0.009030    0.058097    0.069529    0.906219 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.058097    0.000135    0.906353 ^ output9/A (sg13g2_buf_2)
     1    0.052081    0.112674    0.152862    1.059215 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.112674    0.000376    1.059591 ^ sine_out[14] (out)
                                              1.059591   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.059591   data arrival time
---------------------------------------------------------------------------------------------
                                              1.790409   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004834    0.030854    0.169453    0.288904 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.030854    0.000034    0.288938 ^ fanout74/A (sg13g2_buf_1)
     5    0.023508    0.101932    0.120840    0.409777 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.101932    0.000215    0.409992 ^ fanout73/A (sg13g2_buf_2)
     5    0.025707    0.063529    0.133626    0.543618 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063529    0.000030    0.543647 ^ _137_/B (sg13g2_nand3_1)
     5    0.020835    0.194310    0.192417    0.736064 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194310    0.000069    0.736134 v _156_/B (sg13g2_nand2b_1)
     2    0.007275    0.075961    0.098561    0.834695 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.075961    0.000014    0.834709 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.003864    0.047820    0.077787    0.912496 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.047820    0.000015    0.912511 v output13/A (sg13g2_buf_2)
     1    0.052037    0.088525    0.142296    1.054807 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088525    0.000367    1.055175 v sine_out[18] (out)
                                              1.055175   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.055175   data arrival time
---------------------------------------------------------------------------------------------
                                              1.794825   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004834    0.030854    0.169453    0.288904 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.030854    0.000034    0.288938 ^ fanout74/A (sg13g2_buf_1)
     5    0.023508    0.101932    0.120840    0.409777 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.101932    0.000215    0.409992 ^ fanout73/A (sg13g2_buf_2)
     5    0.025707    0.063529    0.133626    0.543618 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063529    0.000030    0.543647 ^ _137_/B (sg13g2_nand3_1)
     5    0.020835    0.194310    0.192417    0.736064 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194310    0.000069    0.736134 v _156_/B (sg13g2_nand2b_1)
     2    0.007275    0.075961    0.098561    0.834695 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.075961    0.000016    0.834711 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003594    0.046113    0.068344    0.903055 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.046113    0.000012    0.903066 v output23/A (sg13g2_buf_2)
     1    0.053247    0.090367    0.142680    1.045746 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.090370    0.000599    1.046345 v sine_out[27] (out)
                                              1.046345   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.046345   data arrival time
---------------------------------------------------------------------------------------------
                                              1.803655   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037099    0.175862    0.295884 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037099    0.000014    0.295898 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.384405 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.384817 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.465395 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000082    0.465478 v _142_/A (sg13g2_or2_1)
     7    0.026808    0.095022    0.168427    0.633904 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095022    0.000061    0.633965 v _168_/B (sg13g2_nor2_1)
     2    0.009286    0.105025    0.111350    0.745315 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.105025    0.000034    0.745349 ^ _169_/B (sg13g2_nand2_1)
     1    0.004284    0.053458    0.076961    0.822310 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.053458    0.000018    0.822328 v _170_/B (sg13g2_nand2_1)
     1    0.005479    0.040967    0.052287    0.874616 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.040967    0.000043    0.874659 ^ output20/A (sg13g2_buf_2)
     1    0.052675    0.113825    0.145159    1.019818 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.113826    0.000495    1.020313 ^ sine_out[24] (out)
                                              1.020313   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.020313   data arrival time
---------------------------------------------------------------------------------------------
                                              1.829688   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004834    0.030854    0.169453    0.288904 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.030854    0.000034    0.288938 ^ fanout74/A (sg13g2_buf_1)
     5    0.023508    0.101932    0.120840    0.409777 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.101932    0.000215    0.409992 ^ fanout73/A (sg13g2_buf_2)
     5    0.025707    0.063529    0.133626    0.543618 ^ fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.063529    0.000030    0.543647 ^ _137_/B (sg13g2_nand3_1)
     5    0.020835    0.194310    0.192417    0.736064 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194310    0.000060    0.736124 v _166_/A (sg13g2_nor2_1)
     1    0.003126    0.064975    0.095416    0.831540 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.064975    0.000002    0.831541 ^ _167_/B (sg13g2_nor2_1)
     1    0.004836    0.035075    0.045962    0.877503 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.035075    0.000031    0.877535 v output19/A (sg13g2_buf_2)
     1    0.052632    0.089351    0.136742    1.014277 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.089352    0.000486    1.014763 v sine_out[23] (out)
                                              1.014763   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.014763   data arrival time
---------------------------------------------------------------------------------------------
                                              1.835238   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000018    0.120030 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004072    0.028137    0.167541    0.287571 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028137    0.000017    0.287588 ^ fanout63/A (sg13g2_buf_2)
     5    0.028233    0.066848    0.102225    0.389813 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.066848    0.000028    0.389842 ^ fanout62/A (sg13g2_buf_1)
     4    0.024054    0.104270    0.138067    0.527909 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.104270    0.000003    0.527911 ^ fanout61/A (sg13g2_buf_1)
     4    0.016691    0.076825    0.131372    0.659284 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.076825    0.000225    0.659508 ^ _181_/A (sg13g2_and2_1)
     4    0.014227    0.070844    0.131371    0.790880 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.070844    0.000024    0.790904 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004660    0.048232    0.061996    0.852899 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.048232    0.000028    0.852928 v output28/A (sg13g2_buf_2)
     1    0.053874    0.091342    0.144331    0.997259 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091346    0.000715    0.997974 v sine_out[31] (out)
                                              0.997974   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.997974   data arrival time
---------------------------------------------------------------------------------------------
                                              1.852026   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000018    0.120030 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003984    0.022206    0.163871    0.283900 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022206    0.000017    0.283917 v fanout63/A (sg13g2_buf_2)
     5    0.027904    0.054440    0.098676    0.382594 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054440    0.000028    0.382621 v fanout62/A (sg13g2_buf_1)
     4    0.023560    0.079295    0.123927    0.506549 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.079295    0.000132    0.506681 v fanout60/A (sg13g2_buf_8)
     8    0.030136    0.028081    0.102317    0.608998 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.028081    0.000069    0.609066 v _178_/B1 (sg13g2_a21oi_1)
     1    0.005614    0.073176    0.075275    0.684342 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.073176    0.000041    0.684383 ^ _179_/B (sg13g2_nand2_1)
     2    0.010622    0.076634    0.095903    0.780286 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.076634    0.000140    0.780426 v _180_/B (sg13g2_nand2_1)
     1    0.006477    0.048768    0.064396    0.844822 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.048768    0.000062    0.844884 ^ output24/A (sg13g2_buf_2)
     1    0.053290    0.115098    0.149805    0.994689 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.115099    0.000601    0.995290 ^ sine_out[28] (out)
                                              0.995290   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.995290   data arrival time
---------------------------------------------------------------------------------------------
                                              1.854710   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000018    0.120030 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004072    0.028137    0.167541    0.287571 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028137    0.000017    0.287588 ^ fanout63/A (sg13g2_buf_2)
     5    0.028233    0.066848    0.102225    0.389813 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.066848    0.000028    0.389842 ^ fanout62/A (sg13g2_buf_1)
     4    0.024054    0.104270    0.138067    0.527909 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.104270    0.000003    0.527911 ^ fanout61/A (sg13g2_buf_1)
     4    0.016691    0.076825    0.131372    0.659284 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.076825    0.000223    0.659507 ^ _150_/A (sg13g2_and2_1)
     3    0.010312    0.056014    0.119224    0.778731 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.056014    0.000018    0.778750 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.003294    0.046355    0.063807    0.842556 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.046355    0.000008    0.842564 v output16/A (sg13g2_buf_2)
     1    0.052124    0.088648    0.141676    0.984240 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088648    0.000385    0.984625 v sine_out[20] (out)
                                              0.984625   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.984625   data arrival time
---------------------------------------------------------------------------------------------
                                              1.865376   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000018    0.120030 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.004072    0.028137    0.167541    0.287571 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.028137    0.000017    0.287588 ^ fanout63/A (sg13g2_buf_2)
     5    0.028233    0.066848    0.102225    0.389813 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.066848    0.000028    0.389842 ^ fanout62/A (sg13g2_buf_1)
     4    0.024054    0.104270    0.138067    0.527909 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.104270    0.000003    0.527911 ^ fanout61/A (sg13g2_buf_1)
     4    0.016691    0.076825    0.131372    0.659284 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.076825    0.000223    0.659507 ^ _150_/A (sg13g2_and2_1)
     3    0.010312    0.056014    0.119224    0.778731 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.056014    0.000023    0.778754 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.002916    0.046332    0.062104    0.840858 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.046332    0.000004    0.840861 v output18/A (sg13g2_buf_2)
     1    0.052588    0.089361    0.142125    0.982987 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.089362    0.000478    0.983464 v sine_out[22] (out)
                                              0.983464   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.983464   data arrival time
---------------------------------------------------------------------------------------------
                                              1.866536   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004776    0.024468    0.165498    0.284949 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024468    0.000033    0.284982 v fanout74/A (sg13g2_buf_1)
     5    0.022951    0.077995    0.109236    0.394218 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077995    0.000209    0.394427 v fanout73/A (sg13g2_buf_2)
     5    0.025125    0.051186    0.121577    0.516004 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.051186    0.000008    0.516013 v _140_/A (sg13g2_nor2_2)
     5    0.026091    0.121951    0.126843    0.642856 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.121951    0.000145    0.643001 ^ _152_/B (sg13g2_nor2_2)
     4    0.019025    0.059152    0.084981    0.727982 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.059152    0.000020    0.728002 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003604    0.068856    0.085187    0.813189 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.068856    0.000011    0.813200 ^ output6/A (sg13g2_buf_2)
     1    0.052211    0.112974    0.158339    0.971539 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.112974    0.000402    0.971941 ^ sine_out[11] (out)
                                              0.971941   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.971941   data arrival time
---------------------------------------------------------------------------------------------
                                              1.878059   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    0.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004776    0.024468    0.165498    0.284949 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024468    0.000033    0.284982 v fanout74/A (sg13g2_buf_1)
     5    0.022951    0.077995    0.109236    0.394218 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.077995    0.000209    0.394427 v fanout73/A (sg13g2_buf_2)
     5    0.025125    0.051186    0.121577    0.516004 v fanout73/X (sg13g2_buf_2)
                                                         net73 (net)
                      0.051186    0.000008    0.516013 v _140_/A (sg13g2_nor2_2)
     5    0.026091    0.121951    0.126843    0.642856 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.121951    0.000145    0.643001 ^ _152_/B (sg13g2_nor2_2)
     4    0.019025    0.059152    0.084981    0.727982 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.059152    0.000078    0.728060 v _277_/B (sg13g2_nor2_1)
     1    0.006193    0.073287    0.079516    0.807576 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.073287    0.000055    0.807631 ^ output32/A (sg13g2_buf_2)
     1    0.052254    0.113076    0.160582    0.968213 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.113076    0.000411    0.968624 ^ sine_out[5] (out)
                                              0.968624   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.968624   data arrival time
---------------------------------------------------------------------------------------------
                                              1.881376   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037099    0.175862    0.295884 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037099    0.000014    0.295898 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.384405 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.384817 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.465395 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000082    0.465478 v _142_/A (sg13g2_or2_1)
     7    0.026808    0.095022    0.168427    0.633904 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095022    0.000045    0.633949 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004696    0.071427    0.105056    0.739006 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.071427    0.000028    0.739033 ^ output11/A (sg13g2_buf_2)
     1    0.052025    0.112605    0.159373    0.898406 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112605    0.000365    0.898771 ^ sine_out[16] (out)
                                              0.898771   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.898771   data arrival time
---------------------------------------------------------------------------------------------
                                              1.951229   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000018    0.120030 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003984    0.022206    0.163871    0.283900 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022206    0.000017    0.283917 v fanout63/A (sg13g2_buf_2)
     5    0.027904    0.054440    0.098676    0.382594 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054443    0.000433    0.383027 v fanout59/A (sg13g2_buf_8)
     8    0.033645    0.028416    0.091675    0.474702 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.028416    0.000105    0.474806 v _130_/A (sg13g2_nor2_1)
     2    0.012835    0.120660    0.114540    0.589347 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.120660    0.000096    0.589443 ^ _284_/A (sg13g2_and2_1)
     1    0.006686    0.042129    0.122806    0.712249 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.042129    0.000068    0.712317 ^ output7/A (sg13g2_buf_2)
     1    0.052167    0.112797    0.145087    0.857404 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.112797    0.000393    0.857797 ^ sine_out[12] (out)
                                              0.857797   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.857797   data arrival time
---------------------------------------------------------------------------------------------
                                              1.992203   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000031    0.120043 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012692    0.047182    0.185179    0.305222 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.047182    0.000025    0.305247 v fanout68/A (sg13g2_buf_8)
     8    0.035663    0.028840    0.088867    0.394114 v fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.028841    0.000252    0.394366 v _125_/A (sg13g2_inv_2)
     3    0.018794    0.045552    0.047032    0.441398 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.045553    0.000144    0.441542 ^ fanout52/A (sg13g2_buf_8)
     8    0.036903    0.031788    0.083009    0.524551 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.031788    0.000010    0.524561 ^ _161_/A (sg13g2_nand2_2)
     3    0.013759    0.052857    0.060283    0.584844 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.052857    0.000010    0.584854 v _280_/A2 (sg13g2_a21oi_1)
     1    0.003772    0.070127    0.083865    0.668719 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.070127    0.000013    0.668732 ^ output36/A (sg13g2_buf_2)
     1    0.052081    0.112714    0.158801    0.827533 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.112714    0.000376    0.827909 ^ sine_out[9] (out)
                                              0.827909   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.827909   data arrival time
---------------------------------------------------------------------------------------------
                                              2.022090   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000018    0.119448 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012742    0.060503    0.192487    0.311935 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.060503    0.000053    0.311988 ^ _127_/A (sg13g2_inv_1)
     1    0.004573    0.027540    0.041068    0.353057 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.027540    0.000027    0.353084 v output3/A (sg13g2_buf_2)
     1    0.051903    0.088183    0.132378    0.485461 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.088183    0.000357    0.485818 v signB (out)
                                              0.485818   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.485818   data arrival time
---------------------------------------------------------------------------------------------
                                              2.364182   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000018    0.119448 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.012742    0.060503    0.192487    0.311935 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.060503    0.000032    0.311967 ^ output2/A (sg13g2_buf_2)
     1    0.050875    0.110235    0.152498    0.464465 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.110235    0.000165    0.464630 ^ sign (out)
                                              0.464630   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -0.464630   data arrival time
---------------------------------------------------------------------------------------------
                                              2.385370   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002015    0.021057    0.161249    0.280690 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021057    0.000003    0.280693 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.374802    0.655495 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058578    0.000015    0.655510 ^ fanout76/A (sg13g2_buf_8)
     7    0.041308    0.034265    0.091069    0.746580 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034266    0.000100    0.746680 ^ _128_/A (sg13g2_inv_2)
     5    0.026268    0.047952    0.053486    0.800166 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.047972    0.000561    0.800726 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010891    0.147538    0.147454    0.948180 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147538    0.000049    0.948230 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010417    0.098803    0.131067    1.079296 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098803    0.000024    1.079320 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010797    0.141550    0.166231    1.245551 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141550    0.000078    1.245629 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009624    0.088681    0.126192    1.371822 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.088681    0.000031    1.371853 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006437    0.107641    0.124584    1.496437 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.107641    0.000017    1.496454 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001799    0.057609    0.109400    1.605854 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.057609    0.000002    1.605856 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.605856   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    5.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    5.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000028    5.120040 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.970040   clock uncertainty
                                  0.000000    4.970040   clock reconvergence pessimism
                                 -0.124266    4.845774   library setup time
                                              4.845774   data required time
---------------------------------------------------------------------------------------------
                                              4.845774   data required time
                                             -1.605856   data arrival time
---------------------------------------------------------------------------------------------
                                              3.239918   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002015    0.021057    0.161249    0.280690 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021057    0.000003    0.280693 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.374802    0.655495 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058578    0.000015    0.655510 ^ fanout76/A (sg13g2_buf_8)
     7    0.041308    0.034265    0.091069    0.746580 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034266    0.000100    0.746680 ^ _128_/A (sg13g2_inv_2)
     5    0.026268    0.047952    0.053486    0.800166 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.047972    0.000561    0.800726 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010891    0.147538    0.147454    0.948180 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147538    0.000049    0.948230 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010417    0.098803    0.131067    1.079296 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098803    0.000024    1.079320 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010797    0.141550    0.166231    1.245551 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141550    0.000078    1.245629 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009624    0.088681    0.126192    1.371822 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.088681    0.000025    1.371847 v _208_/B (sg13g2_xor2_1)
     1    0.002650    0.053294    0.113589    1.485436 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.053294    0.000009    1.485445 v _298_/D (sg13g2_dfrbpq_1)
                                              1.485445   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    5.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    5.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000018    5.120030 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970030   clock uncertainty
                                  0.000000    4.970030   clock reconvergence pessimism
                                 -0.123767    4.846262   library setup time
                                              4.846262   data required time
---------------------------------------------------------------------------------------------
                                              4.846262   data required time
                                             -1.485445   data arrival time
---------------------------------------------------------------------------------------------
                                              3.360818   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002015    0.021057    0.161249    0.280690 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021057    0.000003    0.280693 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.374802    0.655495 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058578    0.000015    0.655510 ^ fanout76/A (sg13g2_buf_8)
     7    0.041308    0.034265    0.091069    0.746580 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034266    0.000100    0.746680 ^ _128_/A (sg13g2_inv_2)
     5    0.026268    0.047952    0.053486    0.800166 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.047972    0.000561    0.800726 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010891    0.147538    0.147454    0.948180 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147538    0.000049    0.948230 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010417    0.098803    0.131067    1.079296 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098803    0.000024    1.079320 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010797    0.141550    0.166231    1.245551 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.141550    0.000073    1.245624 ^ _204_/B (sg13g2_xor2_1)
     1    0.002229    0.054144    0.125715    1.371339 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.054144    0.000005    1.371344 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.371344   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    5.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    5.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000009    5.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970021   clock uncertainty
                                  0.000000    4.970021   clock reconvergence pessimism
                                 -0.123335    4.846687   library setup time
                                              4.846687   data required time
---------------------------------------------------------------------------------------------
                                              4.846687   data required time
                                             -1.371344   data arrival time
---------------------------------------------------------------------------------------------
                                              3.475343   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037099    0.175862    0.295884 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037099    0.000014    0.295898 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.384405 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.384817 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.465395 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000082    0.465478 v _142_/A (sg13g2_or2_1)
     7    0.026808    0.095022    0.168427    0.633904 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095022    0.000128    0.634032 v _143_/B (sg13g2_nor2_1)
     2    0.009282    0.104994    0.111323    0.745356 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.104994    0.000032    0.745388 ^ _144_/B (sg13g2_nand2_1)
     2    0.007277    0.067891    0.091273    0.836661 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067891    0.000028    0.836689 v _212_/B (sg13g2_nor2_1)
     2    0.009870    0.102447    0.105419    0.942108 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102447    0.000055    0.942163 ^ _213_/C (sg13g2_nand3_1)
     2    0.010531    0.110028    0.144390    1.086553 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.110028    0.000040    1.086593 v _218_/B1 (sg13g2_o21ai_1)
     1    0.005889    0.092967    0.074273    1.160866 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.092967    0.000047    1.160913 ^ _219_/A (sg13g2_inv_1)
     1    0.004252    0.032656    0.049926    1.210839 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.032656    0.000029    1.210867 v _301_/D (sg13g2_dfrbpq_1)
                                              1.210867   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    5.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    5.119431 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000032    5.119462 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969462   clock uncertainty
                                  0.000000    4.969462   clock reconvergence pessimism
                                 -0.116493    4.852969   library setup time
                                              4.852969   data required time
---------------------------------------------------------------------------------------------
                                              4.852969   data required time
                                             -1.210867   data arrival time
---------------------------------------------------------------------------------------------
                                              3.642102   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002015    0.021057    0.161249    0.280690 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021057    0.000003    0.280693 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.374802    0.655495 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058578    0.000015    0.655510 ^ fanout76/A (sg13g2_buf_8)
     7    0.041308    0.034265    0.091069    0.746580 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034266    0.000100    0.746680 ^ _128_/A (sg13g2_inv_2)
     5    0.026268    0.047952    0.053486    0.800166 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.047972    0.000561    0.800726 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010891    0.147538    0.147454    0.948180 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147538    0.000049    0.948230 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010417    0.098803    0.131067    1.079296 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098803    0.000005    1.079301 v _200_/A (sg13g2_xor2_1)
     1    0.001582    0.048978    0.118761    1.198062 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.048978    0.000000    1.198063 v _296_/D (sg13g2_dfrbpq_1)
                                              1.198063   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    5.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    5.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000031    5.120043 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.970043   clock uncertainty
                                  0.000000    4.970043   clock reconvergence pessimism
                                 -0.122212    4.847831   library setup time
                                              4.847831   data required time
---------------------------------------------------------------------------------------------
                                              4.847831   data required time
                                             -1.198063   data arrival time
---------------------------------------------------------------------------------------------
                                              3.649769   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000068    0.054809 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020185    0.023338    0.065203    0.120012 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023338    0.000010    0.120021 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008880    0.037099    0.175862    0.295884 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.037099    0.000014    0.295898 v fanout67/A (sg13g2_buf_8)
     8    0.048896    0.033021    0.088507    0.384405 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.033026    0.000412    0.384817 v fanout66/A (sg13g2_buf_8)
     8    0.031275    0.026952    0.080579    0.465395 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026952    0.000082    0.465478 v _142_/A (sg13g2_or2_1)
     7    0.026808    0.095022    0.168427    0.633904 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095022    0.000128    0.634032 v _143_/B (sg13g2_nor2_1)
     2    0.009282    0.104994    0.111323    0.745356 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.104994    0.000032    0.745388 ^ _144_/B (sg13g2_nand2_1)
     2    0.007277    0.067891    0.091273    0.836661 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067891    0.000028    0.836689 v _212_/B (sg13g2_nor2_1)
     2    0.009870    0.102447    0.105419    0.942108 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.102447    0.000055    0.942163 ^ _213_/C (sg13g2_nand3_1)
     2    0.010531    0.110028    0.144390    1.086553 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.110028    0.000065    1.086618 v _214_/B (sg13g2_xnor2_1)
     1    0.001933    0.035151    0.111473    1.198091 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.035151    0.000003    1.198094 v _300_/D (sg13g2_dfrbpq_1)
                                              1.198094   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    5.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    5.119431 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000018    5.119448 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969448   clock uncertainty
                                  0.000000    4.969448   clock reconvergence pessimism
                                 -0.117392    4.852056   library setup time
                                              4.852056   data required time
---------------------------------------------------------------------------------------------
                                              4.852056   data required time
                                             -1.198094   data arrival time
---------------------------------------------------------------------------------------------
                                              3.653963   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002015    0.021057    0.161249    0.280690 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021057    0.000003    0.280693 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.374802    0.655495 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058578    0.000015    0.655510 ^ fanout76/A (sg13g2_buf_8)
     7    0.041308    0.034265    0.091069    0.746580 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034266    0.000100    0.746680 ^ _128_/A (sg13g2_inv_2)
     5    0.026268    0.047952    0.053486    0.800166 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.047972    0.000561    0.800726 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010891    0.147538    0.147454    0.948180 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.147538    0.000049    0.948229 ^ _196_/A (sg13g2_xor2_1)
     1    0.002566    0.060278    0.134375    1.082604 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.060278    0.000008    1.082612 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.082612   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    5.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    5.119431 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000033    5.119463 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969463   clock uncertainty
                                  0.000000    4.969463   clock reconvergence pessimism
                                 -0.125420    4.844043   library setup time
                                              4.844043   data required time
---------------------------------------------------------------------------------------------
                                              4.844043   data required time
                                             -1.082612   data arrival time
---------------------------------------------------------------------------------------------
                                              3.761431   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002053    0.017305    0.158841    0.278282 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017305    0.000003    0.278285 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055491    0.385766    0.664052 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055491    0.000015    0.664067 v fanout76/A (sg13g2_buf_8)
     7    0.040172    0.030569    0.094450    0.758517 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030570    0.000266    0.758783 v _192_/A (sg13g2_xnor2_1)
     1    0.001768    0.033901    0.079966    0.838749 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.033901    0.000002    0.838751 v _294_/D (sg13g2_dfrbpq_1)
                                              0.838751   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    5.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    5.119431 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000021    5.119451 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969451   clock uncertainty
                                  0.000000    4.969451   clock reconvergence pessimism
                                 -0.116942    4.852509   library setup time
                                              4.852509   data required time
---------------------------------------------------------------------------------------------
                                              4.852509   data required time
                                             -0.838751   data arrival time
---------------------------------------------------------------------------------------------
                                              4.013758   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002053    0.017305    0.158841    0.278282 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017305    0.000003    0.278285 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008900    0.055491    0.385766    0.664052 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055491    0.000015    0.664067 v fanout76/A (sg13g2_buf_8)
     7    0.040172    0.030569    0.094450    0.758517 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.030569    0.000098    0.758615 v _128_/A (sg13g2_inv_2)
     5    0.026505    0.061174    0.059224    0.817838 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.061181    0.000545    0.818383 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.818383   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014856    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000183    5.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054558    5.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    5.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    5.119431 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    5.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.969441   clock uncertainty
                                  0.000000    4.969441   clock reconvergence pessimism
                                 -0.125714    4.843727   library setup time
                                              4.843727   data required time
---------------------------------------------------------------------------------------------
                                              4.843727   data required time
                                             -0.818383   data arrival time
---------------------------------------------------------------------------------------------
                                              4.025345   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014856    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000367    0.000184    0.000184 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020344    0.022376    0.054557    0.054741 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022376    0.000036    0.054777 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018772    0.022706    0.064653    0.119430 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022706    0.000011    0.119441 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002015    0.021057    0.161249    0.280690 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021057    0.000003    0.280693 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009186    0.058578    0.374802    0.655495 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058578    0.000015    0.655510 ^ fanout76/A (sg13g2_buf_8)
     7    0.041308    0.034265    0.091069    0.746580 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.034271    0.000242    0.746822 ^ fanout75/A (sg13g2_buf_8)
     8    0.034574    0.030273    0.076597    0.823419 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030273    0.000068    0.823486 ^ _226_/B (sg13g2_xor2_1)
     3    0.012635    0.127753    0.146438    0.969924 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.127753    0.000056    0.969980 ^ _240_/B (sg13g2_nand2_1)
     3    0.012140    0.088971    0.121194    1.091173 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.088971    0.000106    1.091279 v _266_/C (sg13g2_and3_1)
     1    0.003505    0.025334    0.110470    1.201749 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.025334    0.000004    1.201753 v _267_/A2 (sg13g2_o21ai_1)
     1    0.003536    0.076342    0.078957    1.280710 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.076342    0.000006    1.280717 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004306    0.053821    0.076456    1.357173 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053821    0.000017    1.357190 v _273_/A (sg13g2_nor2_1)
     1    0.004212    0.059368    0.071896    1.429087 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.059368    0.000015    1.429101 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004742    0.059736    0.069335    1.498436 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059736    0.000030    1.498466 v output15/A (sg13g2_buf_2)
     1    0.053614    0.091021    0.149619    1.648085 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091024    0.000662    1.648748 v sine_out[1] (out)
                                              1.648748   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.648748   data arrival time
---------------------------------------------------------------------------------------------
                                              1.201253   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.429832e-05 0.000000e+00 4.462118e-09 9.430278e-05  59.6%
Combinational        6.074719e-07 1.622557e-06 3.972312e-08 2.269752e-06   1.4%
Clock                4.462782e-05 1.707899e-05 2.141074e-09 6.170895e-05  39.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.395336e-04 1.870154e-05 4.632630e-08 1.582815e-04 100.0%
                            88.2%        11.8%         0.0%
Writing metric power__internal__total: 0.00013953361485619098
Writing metric power__switching__total: 1.8701544831856154e-5
Writing metric power__leakage__total: 4.632629568845914e-8
Writing metric power__total: 0.00015828148752916604

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15060231266123908
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.119441 source latency _293_/CLK ^
-0.120043 target latency _296_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150602 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.15059517947810414
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.120043 source latency _296_/CLK ^
-0.119448 target latency _300_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150595 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.27315755985850876
nom_typ_1p20V_25C: 0.27315755985850876
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 1.2012525758562678
nom_typ_1p20V_25C: 1.2012525758562678
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.273158
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.239918
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.119441         network latency _293_/CLK
        0.120043 network latency _296_/CLK
---------------
0.119441 0.120043 latency
        0.000602 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.131324         network latency _293_/CLK
        0.131983 network latency _296_/CLK
---------------
0.131324 0.131983 latency
        0.000660 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.76 fmax = 568.16
%OL_END_REPORT
