head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.2
	binutils-2_24-branchpoint:1.3
	binutils-2_23_2:1.1.2.1
	binutils-2_23_1:1.1.2.1
	binutils-2_23-branch:1.1.0.2
	binutils_latest_snapshot:1.3;
locks; strict;
comment	@# @;


1.3
date	2013.07.02.06.39.26;	author mshawcroft;	state Exp;
branches;
next	1.2;

1.2
date	2013.07.02.06.37.33;	author mshawcroft;	state Exp;
branches;
next	1.1;

1.1
date	2012.08.13.14.52.52;	author nickc;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2012.08.16.09.21.53;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.3
log
@[AArch64] Fix creation of .got and placement of _GLOBAL_OFFSET_TABLE_
@
text
@#source: tls-relax-all.s
#ld: -T relocs.ld -e0
#objdump: -dr
#...
 +10000:	a9bf7bfd 	stp	x29, x30, \[sp,#-16\]!
 +10004:	910003fd 	mov	x29, sp
 +10008:	90000080 	adrp	x0, 20000 <_GLOBAL_OFFSET_TABLE_>
 +1000c:	f9400400 	ldr	x0, \[x0,#8\]
 +10010:	d503201f 	nop
 +10014:	d503201f 	nop
 +10018:	d53bd041 	mrs	x1, tpidr_el0
 +1001c:	8b000020 	add	x0, x1, x0
 +10020:	b9400001 	ldr	w1, \[x0\]
 +10024:	d2a00000 	movz	x0, #0x0, lsl #16
 +10028:	f2800280 	movk	x0, #0x14
 +1002c:	d503201f 	nop
 +10030:	d503201f 	nop
 +10034:	d53bd042 	mrs	x2, tpidr_el0
 +10038:	8b000040 	add	x0, x2, x0
 +1003c:	b9400000 	ldr	w0, \[x0\]
 +10040:	0b000021 	add	w1, w1, w0
 +10044:	90000080 	adrp	x0, 20000 <_GLOBAL_OFFSET_TABLE_>
 +10048:	f9400800 	ldr	x0, \[x0,#16\]
 +1004c:	d53bd041 	mrs	x1, tpidr_el0
 +10050:	8b000020 	add	x0, x1, x0
 +10054:	b9400000 	ldr	w0, \[x0\]
 +10058:	0b000021 	add	w1, w1, w0
 +1005c:	d2a00000 	movz	x0, #0x0, lsl #16
 +10060:	f2800380 	movk	x0, #0x1c
 +10064:	d53bd041 	mrs	x1, tpidr_el0
 +10068:	8b000020 	add	x0, x1, x0
 +1006c:	b9400000 	ldr	w0, \[x0\]
 +10070:	0b000021 	add	w1, w1, w0
 +10074:	d53bd042 	mrs	x2, tpidr_el0
 +10078:	d2a00000 	movz	x0, #0x0, lsl #16
 +1007c:	f2800400 	movk	x0, #0x20
 +10080:	8b000040 	add	x0, x2, x0
 +10084:	b9400000 	ldr	w0, \[x0\]
 +10088:	0b000020 	add	w0, w1, w0
@


1.2
log
@[AArch64] Adjust testcases for move of &_DYNAMIC to got[0].
@
text
@d7 1
a7 1
 +10008:	90000080 	adrp	x0, 20000 <ie_var\+0x1fff0>
d22 1
a22 1
 +10044:	90000080 	adrp	x0, 20000 <ie_var\+0x1fff0>
@


1.1
log
@Add support for 64-bit ARM architecture: AArch64
@
text
@d8 1
a8 1
 +1000c:	f9400000 	ldr	x0, \[x0\]
d23 1
a23 1
 +10048:	f9400400 	ldr	x0, \[x0,#8\]
@


1.1.2.1
log
@Add support for 64-bit ARM architecture: aarch64
@
text
@@

