 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_global_nets	  num_routed_nets	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.26	  vpr	  59.66 MiB	  	  -1	  -1	  0.07	  21096	  1	  0.02	  -1	  -1	  33168	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  61096	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  21.4 MiB	  0.00	  6	  9	  6	  3	  0	  59.7 MiB	  0.00	  0.00	  0.55447	  -0.91031	  -0.55447	  0.55447	  0.00	  1.5934e-05	  1.0639e-05	  9.4808e-05	  6.8481e-05	  -1	  -1	  -1	  -1	  -1	  2	  4	  18000	  18000	  14049.7	  1561.07	  0.00	  0.00119359	  0.00110751	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.27	  vpr	  59.66 MiB	  	  -1	  -1	  0.08	  20840	  1	  0.02	  -1	  -1	  33340	  -1	  -1	  1	  2	  -1	  -1	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  61096	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  21.2 MiB	  0.00	  9	  9	  5	  2	  2	  59.7 MiB	  0.00	  0.00	  0.48631	  -0.91031	  -0.48631	  0.48631	  0.00	  1.6744e-05	  1.0373e-05	  9.4261e-05	  6.634e-05	  -1	  -1	  -1	  -1	  -1	  4	  1	  18000	  18000	  15707.9	  1745.32	  0.00	  0.00132946	  0.0012632	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_ideal_--route_chan_width_60	  31.57	  parmys	  210.75 MiB	  	  -1	  -1	  25.18	  215804	  2	  1.59	  -1	  -1	  60048	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  63168	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  22.1 MiB	  0.04	  31	  86316	  62145	  3320	  20851	  61.7 MiB	  0.22	  0.02	  1.49664	  -15.0848	  -1.49664	  1.49664	  0.00	  0.000537912	  0.000491594	  0.0397632	  0.036381	  -1	  -1	  -1	  -1	  -1	  50	  5	  3.042e+06	  2.79e+06	  863192.	  3836.41	  0.01	  0.0494991	  0.045404	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  154	  9	 
 timing/k6_N10_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_route_--route_chan_width_60	  25.71	  parmys	  210.82 MiB	  	  -1	  -1	  22.20	  215880	  2	  0.99	  -1	  -1	  60300	  -1	  -1	  155	  5	  -1	  -1	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  62916	  5	  156	  191	  347	  1	  163	  316	  15	  15	  225	  clb	  auto	  21.9 MiB	  0.02	  33	  86316	  61936	  3548	  20832	  61.4 MiB	  0.10	  0.00	  1.51877	  -14.6769	  -1.51877	  1.51877	  0.00	  0.000236107	  0.000213852	  0.0263786	  0.0239723	  -1	  -1	  -1	  -1	  -1	  59	  7	  3.042e+06	  2.79e+06	  892591.	  3967.07	  0.01	  0.0328145	  0.0299576	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  153	  10	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_ideal_--route_chan_width_60	  0.41	  vpr	  65.16 MiB	  	  -1	  -1	  0.11	  20748	  1	  0.02	  -1	  -1	  33304	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  66724	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  26.9 MiB	  0.00	  6	  9	  6	  2	  1	  65.2 MiB	  0.00	  0.00	  0.55247	  -0.90831	  -0.55247	  0.55247	  0.00	  1.6453e-05	  1.1342e-05	  0.000108728	  7.9328e-05	  -1	  -1	  -1	  -1	  -1	  2	  2	  53894	  53894	  12370.0	  1374.45	  0.00	  0.0015946	  0.00150943	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  1	  2	 
 timing/k6_N10_mem32K_40nm.xml	  microbenchmarks/d_flip_flop.v	  common_--clock_modeling_route_--route_chan_width_60	  0.41	  vpr	  65.16 MiB	  	  -1	  -1	  0.11	  21132	  1	  0.02	  -1	  -1	  33192	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  66724	  2	  1	  3	  4	  1	  3	  4	  3	  3	  9	  -1	  auto	  26.9 MiB	  0.00	  9	  9	  5	  2	  2	  65.2 MiB	  0.00	  0.00	  0.48631	  -0.90831	  -0.48631	  0.48631	  0.00	  1.8934e-05	  1.2137e-05	  0.000113982	  8.1444e-05	  -1	  -1	  -1	  -1	  -1	  8	  1	  53894	  53894	  14028.3	  1558.70	  0.00	  0.00161693	  0.00153615	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  0	  3	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_ideal_--route_chan_width_60	  5.07	  vpr	  72.77 MiB	  	  -1	  -1	  1.12	  29456	  2	  0.10	  -1	  -1	  37868	  -1	  -1	  43	  311	  15	  0	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  74516	  311	  156	  972	  1128	  1	  953	  525	  28	  28	  784	  memory	  auto	  32.5 MiB	  0.54	  8655	  197406	  67882	  119014	  10510	  72.8 MiB	  1.23	  0.02	  3.83315	  -4315.62	  -3.83315	  3.83315	  0.00	  0.0052551	  0.00459042	  0.542684	  0.463052	  -1	  -1	  -1	  -1	  -1	  12421	  13	  4.25198e+07	  1.05374e+07	  2.96205e+06	  3778.13	  0.41	  0.761716	  0.663478	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  15	  938	 
 timing/k6_N10_mem32K_40nm.xml	  verilog/mkPktMerge.v	  common_--clock_modeling_route_--route_chan_width_60	  5.34	  vpr	  72.84 MiB	  	  -1	  -1	  1.44	  29580	  2	  0.14	  -1	  -1	  38000	  -1	  -1	  43	  311	  15	  0	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  74592	  311	  156	  972	  1128	  1	  953	  525	  28	  28	  784	  memory	  auto	  32.4 MiB	  0.55	  8675	  193172	  64013	  116396	  12763	  72.8 MiB	  0.82	  0.01	  3.94715	  -3504.6	  -3.94715	  3.94715	  0.00	  0.00308193	  0.00262987	  0.364549	  0.310746	  -1	  -1	  -1	  -1	  -1	  12709	  18	  4.25198e+07	  1.05374e+07	  3.02951e+06	  3864.17	  0.33	  0.5457	  0.474589	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  14	  939	 
