[
    {
        "dcterms:creator": [
            "A. Samajdar",
            "Y. Zhu",
            "P. Whatmough",
            "M. Mattina",
            "T. Krishna"
        ],
        "dcterms:description": "SCALE-Sim is a simulator designed for systolic CNN accelerators, providing accurate performance estimates and flexibility for rapid design iterations.",
        "dcterms:title": "SCALE-Sim",
        "dcterms:issued": "2018",
        "dcterms:language": "",
        "dcterms:identifier": "arXiv:1811.02883",
        "dcat:theme": [
            "Hardware Simulation",
            "Accelerator Design"
        ],
        "dcat:keyword": [
            "Systolic Array",
            "CNN Accelerator",
            "Simulation"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": [
            "Performance Estimation",
            "Design Exploration"
        ]
    },
    {
        "dcterms:creator": [
            "I. Swarbrick",
            "D. Gaitonde",
            "S. Ahmad",
            "B. Gaide",
            "Y. Arbel"
        ],
        "dcterms:description": "The AI Engine in Xilinx's Versal ACAP is a programmable platform optimized for signal processing and machine learning tasks.",
        "dcterms:title": "Xilinx’s AI Engine",
        "dcterms:issued": "2019",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Hardware Architecture",
            "Machine Learning"
        ],
        "dcat:keyword": [
            "AI Engine",
            "Versal ACAP",
            "Signal Processing"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": [
            "Signal Processing",
            "Machine Learning"
        ]
    },
    {
        "dcterms:creator": [
            ""
        ],
        "dcterms:description": "The Xilinx FIR Tutorial demonstrates the implementation of super sampling rate FIR filters on the AI Engine, showcasing its capabilities.",
        "dcterms:title": "Xilinx FIR Tutorial",
        "dcterms:issued": "",
        "dcterms:language": "",
        "dcterms:identifier": "https://github.com/Xilinx/Vitis-Tutorials/tree/master/AI Engine Development/Design Tutorials/02-super sampling rate fir",
        "dcat:theme": [
            "Signal Processing",
            "Tutorial"
        ],
        "dcat:keyword": [
            "FIR Filter",
            "AI Engine",
            "Tutorial"
        ],
        "dcat:landingPage": "https://github.com/Xilinx/Vitis-Tutorials/tree/master/AI Engine Development/Design Tutorials/02-super sampling rate fir",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": [
            "Signal Processing"
        ]
    },
    {
        "dcterms:creator": [
            ""
        ],
        "dcterms:description": "Xilinx's Versal ACAP is the first adaptive compute acceleration platform, integrating programmable logic and AI Engines for enhanced performance.",
        "dcterms:title": "Xilinx’s Versal ACAP",
        "dcterms:issued": "",
        "dcterms:language": "",
        "dcterms:identifier": "https://www.xilinx.com/support/documentation/whitepapers/wp505-versal-acap.pdf",
        "dcat:theme": [
            "Hardware Architecture",
            "Adaptive Computing"
        ],
        "dcat:keyword": [
            "Versal ACAP",
            "Adaptive Computing",
            "Programmable Logic"
        ],
        "dcat:landingPage": "https://www.xilinx.com/support/documentation/whitepapers/wp505-versal-acap.pdf",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": [
            "Hardware Design",
            "Performance Optimization"
        ]
    }
]