{
    "DESIGN_NAME": "hatch",
    "VERILOG_FILES": "dir::Hatch/src/hatch.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 100
}