#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 17 14:39:17 2018
# Process ID: 27116
# Current directory: /home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.runs/synth_1
# Command line: vivado -log delete_blk_design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source delete_blk_design_1_wrapper.tcl
# Log file: /home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.runs/synth_1/delete_blk_design_1_wrapper.vds
# Journal file: /home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source delete_blk_design_1_wrapper.tcl -notrace
Command: synth_design -top delete_blk_design_1_wrapper -part xc7z010clg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27124 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1260.938 ; gain = 80.754 ; free physical = 1445 ; free virtual = 4017
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'delete_blk_design_1_wrapper' [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/sources_1/bd/delete_blk_design_1/hdl/delete_blk_design_1_wrapper.vhd:21]
INFO: [Synth 8-637] synthesizing blackbox instance 'delete_blk_design_1_i' of component 'delete_blk_design_1' [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/sources_1/bd/delete_blk_design_1/hdl/delete_blk_design_1_wrapper.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'delete_blk_design_1_wrapper' (1#1) [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/sources_1/bd/delete_blk_design_1/hdl/delete_blk_design_1_wrapper.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1305.562 ; gain = 125.379 ; free physical = 1467 ; free virtual = 4039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1305.562 ; gain = 125.379 ; free physical = 1468 ; free virtual = 4039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1305.562 ; gain = 125.379 ; free physical = 1468 ; free virtual = 4039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'oscIn'. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'oscIn'. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'oscIn'. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'oscIn_0'. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'oscIn_0'. [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc:6]
Finished Parsing XDC File [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.srcs/constrs_1/new/delete_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/delete_blk_design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1573.156 ; gain = 0.000 ; free physical = 1209 ; free virtual = 3782
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:01:19 . Memory (MB): peak = 1573.156 ; gain = 392.973 ; free physical = 1270 ; free virtual = 3842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:01:19 . Memory (MB): peak = 1573.156 ; gain = 392.973 ; free physical = 1270 ; free virtual = 3842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:19 . Memory (MB): peak = 1573.156 ; gain = 392.973 ; free physical = 1272 ; free virtual = 3843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:01:19 . Memory (MB): peak = 1573.156 ; gain = 392.973 ; free physical = 1272 ; free virtual = 3844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:20 . Memory (MB): peak = 1573.156 ; gain = 392.973 ; free physical = 1267 ; free virtual = 3841
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:48 . Memory (MB): peak = 1582.141 ; gain = 401.957 ; free physical = 1105 ; free virtual = 3680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:48 . Memory (MB): peak = 1582.141 ; gain = 401.957 ; free physical = 1105 ; free virtual = 3680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:48 . Memory (MB): peak = 1582.141 ; gain = 401.957 ; free physical = 1113 ; free virtual = 3687
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1583.141 ; gain = 402.957 ; free physical = 1096 ; free virtual = 3671
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1583.141 ; gain = 402.957 ; free physical = 1096 ; free virtual = 3671
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1583.141 ; gain = 402.957 ; free physical = 1104 ; free virtual = 3678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1583.141 ; gain = 402.957 ; free physical = 1104 ; free virtual = 3678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1583.141 ; gain = 402.957 ; free physical = 1104 ; free virtual = 3678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1583.141 ; gain = 402.957 ; free physical = 1104 ; free virtual = 3678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |delete_blk_design_1 |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |delete_blk_design_1_bbox_0 |     1|
|2     |IBUF                       |     1|
|3     |OBUF                       |     4|
+------+---------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     9|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1583.141 ; gain = 402.957 ; free physical = 1096 ; free virtual = 3670
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1583.141 ; gain = 135.363 ; free physical = 1157 ; free virtual = 3731
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1583.148 ; gain = 402.957 ; free physical = 1157 ; free virtual = 3731
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:52 . Memory (MB): peak = 1598.141 ; gain = 418.203 ; free physical = 1134 ; free virtual = 3709
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tj/Documents/Xilinx/Projects/test_project_1/test_project_1.runs/synth_1/delete_blk_design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file delete_blk_design_1_wrapper_utilization_synth.rpt -pb delete_blk_design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1598.141 ; gain = 0.000 ; free physical = 1141 ; free virtual = 3716
INFO: [Common 17-206] Exiting Vivado at Wed Oct 17 14:41:17 2018...
