# similar approach to timing_constraint.tcl

source -echo -verbose $::env(BSG_DESIGNS_DIR)/toplevels/common/bsg_chip_timing_report.tcl
