# This is the Quartus file list for 'ca_interp_DUT_Summer_DUC_Summer'

set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/ca_interp_rtl/ca_interp/ca_interp_DUT_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../../rtl/ca_interp_rtl/ca_interp/ca_interp_DUT_safe_path.vhd 
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/ca_interp_rtl/ca_interp/ca_interp_DUT_Summer_DUC_Summer.sv
source ../../rtl/ca_interp_rtl/ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer2.add.tcl
source ../../rtl/ca_interp_rtl/ca_interp/ca_interp_DUT_Summer_DUC_Summer_scale_Antenna_Summer3.add.tcl
source ../../rtl/ca_interp_rtl/ca_interp/ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain.add.tcl
source ../../rtl/ca_interp_rtl/ca_interp/ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation.add.tcl
