# compile verilog/system verilog design source files
sv xilinx_vip  --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/xlnoc/ip/xlnoc_nps4_0_0/hdl/ip_top/xlnoc_nps4_0_0_nps4.sv" \

sv noc_nps4_v1_0_0  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/noc_nps4_v1_0_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/xlnoc/ip/xlnoc_nps4_0_0/hdl/ip_top/xlnoc_nps4_0_0.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/xlnoc/ip/xlnoc_nps4_1_0/hdl/ip_top/xlnoc_nps4_1_0_nps4.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/xlnoc/ip/xlnoc_nps4_1_0/hdl/ip_top/xlnoc_nps4_1_0.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/xlnoc/ip/xlnoc_nps6_0_0/hdl/ip_top/xlnoc_nps6_0_0_nps6.sv" \

sv noc_nps6_v1_0_0  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/noc_nps6_v1_0_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/xlnoc/ip/xlnoc_nps6_0_0/hdl/ip_top/xlnoc_nps6_0_0.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/xlnoc/ip/xlnoc_nps6_1_0/hdl/ip_top/xlnoc_nps6_1_0_nps6.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/xlnoc/ip/xlnoc_nps6_1_0/hdl/ip_top/xlnoc_nps6_1_0.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/xlnoc/ip/xlnoc_nps6_2_0/hdl/ip_top/xlnoc_nps6_2_0_nps6.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/xlnoc/ip/xlnoc_nps6_2_0/hdl/ip_top/xlnoc_nps6_2_0.sv" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/xlnoc/sim/xlnoc.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/sim/bd_8be5.v" \

sv noc_nmu_sim_v1_0_0  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/noc_nmu_sim_v1_0_vl_rfs.sv" \

sv noc_hbm_nmu_sim_v1_0_0  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/noc_hbm_nmu_sim_v1_0_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0.sv" \

verilog xlconstant_v1_1_9  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_1/sim/bd_8be5_const_0_0.v" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_wrapper.sv" \

sv noc_hbm_v1_0_1  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL_PHY_ONLY.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/BM_HBM_MC.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_dbuf_bfm.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_dc_bfm.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_dpath_bfm.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_refresh_bfm.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_txnq_bfm.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_pend_fifo_bfm.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_farb_bfm.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbmmc_na_bfm.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/lbus_checker.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbmmc_mc_bfm.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_ctrl_bfm.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_bfm_phy_shim.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/BM_HBM_IO_CHNL.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/BM_HBM_PHY_CHNL.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/BM_HPLL.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/cmt_hbm_hpll_bfm.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/hbm_io_chnl_top_bfm.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_8_1_bfm.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_intf_bfm.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_top_bfm.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model/hbm_responder.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/PHY_IO_PLL/BM_HBM_PHY_MS.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/PHY_IO_PLL/BM_IO_MS.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/PHY_IO_PLL/hbm_io_ms_top_bfm.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/bfm/PHY_IO_PLL/hbm_phy_ms_top_bfm.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0.sv" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/sim/design_1_axi_noc_0_0.v" \

sv clk_gen_sim_v1_0_4  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0c0c/hdl/clk_gen_sim_v1_0_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_clk_gen_0/hdl/design_1_noc_clk_gen_0.sv" \

verilog axi_infrastructure_v1_1_0  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_33  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/ip_0/sim/design_1_noc_tg_0_axi4_register_slice.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/ip_1/sim/design_1_noc_tg_0_axi_register_slice_wronly.v" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/ip_2/sim/design_1_noc_tg_0_vip_pkg.sv" \

sv axi_vip_v1_1_19  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/8c45/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/ip_2/sim/design_1_noc_tg_0_vip.sv" \

verilog axis_infrastructure_v1_1_1  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

sv axi4stream_vip_v1_1_19  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/51ff/hdl/axi4stream_vip_v1_1_vl_rfs.sv" \

sv perf_axi_tg_v1_0_15  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm/axi_data_integrity_checker.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm/addr_cls_pkg.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm/top_axi_mst_ext_if.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm/top_axis_mst_ext_if.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/hdl/rtl/design_1_noc_tg_0_tg_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/hdl/rtl/design_1_noc_tg_0_csvsptg_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/hdl/bfm/design_1_noc_tg_0_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_0_syn_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/hdl/bfm/design_1_noc_tg_0_top_axi_mst.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/hdl/rtl/design_1_noc_tg_0_reg_space.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/hdl/rtl/design_1_noc_tg_0_top_axi_stream_sptg.sv" \

sv perf_axi_tg_v1_0_15  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/axi_inst_core.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/axi_rdch_ctrl.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/axi_stream_inst_core.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/axi_stream_sptg.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/axi_wrch_ctrl.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/mem_tg_mode_data_pat_generator.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/axi_rd_wr_err_detect.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/atg_axi_tg_data_prbs.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/atg_axi_tg_prbs_gen.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/atg_axi_tg_data_prbs_seed.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/cfg_reg_rw.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/cnst_id_latency.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/di_check_cnst_id.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/di_check_mult_id.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/incr_id_latency.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/inst_fetch.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/inst_fifo.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/addr_decoder.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/prbs_data_gen.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/prbs_generator_32b.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/reg_space_stream.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/mem_strobe_gen.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/mem_strb_stream_gen.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/trig_in_out_sync.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/sptg_synchronizer.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/sim/design_1_noc_tg_0.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0.sv" \

sv sim_trig_v1_0_13  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9cb8/hdl/sim_trig_v1_0_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv" \

sv axi_pmon_v1_0_2  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3f57/hdl/axi_pmon_v1_0_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_pmon_0/sim/design_1_noc_tg_pmon_0.sv" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_1_0/ip_0/sim/design_1_noc_tg_1_0_axi4_register_slice.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_1_0/ip_1/sim/design_1_noc_tg_1_0_axi_register_slice_wronly.v" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_1_0/ip_2/sim/design_1_noc_tg_1_0_vip_pkg.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_1_0/ip_2/sim/design_1_noc_tg_1_0_vip.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_1_0/hdl/rtl/design_1_noc_tg_1_0_tg_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_1_0/hdl/rtl/design_1_noc_tg_1_0_csvsptg_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_1_0/hdl/bfm/design_1_noc_tg_1_0_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_1_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_1_0_syn_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_1_0/hdl/bfm/design_1_noc_tg_1_0_top_axi_mst.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_1_0/hdl/rtl/design_1_noc_tg_1_0_reg_space.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_1_0/hdl/rtl/design_1_noc_tg_1_0_top_axi_stream_sptg.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_1_0/sim/design_1_noc_tg_1_0.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_pmon_1_0/sim/design_1_noc_tg_pmon_1_0.sv" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_2_0/ip_0/sim/design_1_noc_tg_2_0_axi4_register_slice.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_2_0/ip_1/sim/design_1_noc_tg_2_0_axi_register_slice_wronly.v" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_2_0/ip_2/sim/design_1_noc_tg_2_0_vip_pkg.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_2_0/ip_2/sim/design_1_noc_tg_2_0_vip.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_2_0/hdl/rtl/design_1_noc_tg_2_0_tg_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_2_0/hdl/rtl/design_1_noc_tg_2_0_csvsptg_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_2_0/hdl/bfm/design_1_noc_tg_2_0_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_2_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_2_0_syn_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_2_0/hdl/bfm/design_1_noc_tg_2_0_top_axi_mst.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_2_0/hdl/rtl/design_1_noc_tg_2_0_reg_space.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_2_0/hdl/rtl/design_1_noc_tg_2_0_top_axi_stream_sptg.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_2_0/sim/design_1_noc_tg_2_0.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_pmon_2_0/sim/design_1_noc_tg_pmon_2_0.sv" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_3_0/ip_0/sim/design_1_noc_tg_3_0_axi4_register_slice.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_3_0/ip_1/sim/design_1_noc_tg_3_0_axi_register_slice_wronly.v" \

verilog axis_dbg_stub_v1_0_1  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b54f/hdl/axis_dbg_stub_v1_0_rfs.v" \

verilog axis_dbg_sync_v1_0_1  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v" \

sv axis_vio_v1_0_12  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl/axis_vio_v1_0_rfs.sv" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_3_0/ip_2/sim/design_1_noc_tg_3_0_vio.v" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_3_0/ip_3/sim/design_1_noc_tg_3_0_vip_pkg.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_3_0/ip_3/sim/design_1_noc_tg_3_0_vip.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_tg_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_csvsptg_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_3_0/hdl/bfm/design_1_noc_tg_3_0_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_3_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_3_0_syn_top.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_3_0/hdl/bfm/design_1_noc_tg_3_0_top_axi_mst.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_reg_space.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_3_0/hdl/rtl/design_1_noc_tg_3_0_top_axi_stream_sptg.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_3_0/sim/design_1_noc_tg_3_0.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_noc_tg_pmon_3_0/sim/design_1_noc_tg_pmon_3_0.sv" \

sv smartconnect_v1_0  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f49a/hdl/sc_mmu_v1_0_vl_rfs.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2da8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/63ed/hdl/sc_si_converter_v1_0_vl_rfs.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/sc_node_v1_0_vl_rfs.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/3718/hdl/sc_switchboard_v1_0_vl_rfs.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/cef3/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7f4f/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/37bc/hdl/sc_exit_v1_0_vl_rfs.sv" \

sv versal_cips_ps_vip_v1_0_11  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl/versal_cips_ps_vip_v1_0_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/ip_0/sim/versal_cips_ps_vip_0.sv" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_4_sim.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/sim/bd_70da_pspmc_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/sim/bd_70da.v" \

sv cpm4_v1_0_17  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/cpm4_v1_0_vl_rfs.sv" \

sv cpm5_v1_0_17  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/cpm5_v1_0_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/sim/design_1_versal_cips_0_0.sv" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_structure.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_MBUFGCE_CE_DLY.v" \

sv xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_Synchronizer3.sv" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_clk_wizard_0_0/sim/design_1_clk_wizard_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/sim/bd_450b.v" \

verilog xlconcat_v2_1_6  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_0/sim/bd_450b_slot_0_aw_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_1/sim/bd_450b_slot_0_w_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_2/sim/bd_450b_slot_0_b_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_3/sim/bd_450b_slot_0_ar_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_4/sim/bd_450b_slot_0_r_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_5/sim/bd_450b_axis_dbg_stub_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_6/sim/bd_450b_xlconstant_0.v" \

verilog axis_ila_intf_v1_0_2  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9446/hdl/axis_ila_intf_v1_0_rfs.v" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_7/sim/bd_450b_axis_ila_intf_0.v" \

verilog axis_cap_ctrl_v1_0_1  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f5d1/hdl/axis_cap_ctrl_v1_0_rfs.v" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_8/sim/bd_450b_axis_cap_ctrl_0.v" \

verilog axis_mu_v1_0_1  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/axis_mu_v1_0_rfs.v" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_9/sim/bd_450b_axis_mu0_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_10/sim/bd_450b_axis_mu1_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_11/sim/bd_450b_axis_mu2_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_12/sim/bd_450b_axis_mu3_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_13/sim/bd_450b_axis_mu4_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_14/sim/bd_450b_axis_mu5_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_15/sim/bd_450b_axis_mu6_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_16/sim/bd_450b_axis_mu7_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_17/sim/bd_450b_axis_mu8_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_18/sim/bd_450b_axis_mu9_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_19/sim/bd_450b_axis_mu10_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_20/sim/bd_450b_axis_mu11_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_21/sim/bd_450b_axis_mu12_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_22/sim/bd_450b_axis_mu13_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_23/sim/bd_450b_axis_mu14_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_24/sim/bd_450b_axis_mu15_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_25/sim/bd_450b_axis_mu16_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_26/sim/bd_450b_axis_mu17_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_27/sim/bd_450b_axis_mu18_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_28/sim/bd_450b_axis_mu19_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_29/sim/bd_450b_axis_mu20_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_30/sim/bd_450b_axis_mu21_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_31/sim/bd_450b_axis_mu22_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_32/sim/bd_450b_axis_mu23_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_33/sim/bd_450b_axis_mu24_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_34/sim/bd_450b_axis_mu25_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_35/sim/bd_450b_axis_mu26_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_36/sim/bd_450b_axis_mu27_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_37/sim/bd_450b_axis_mu28_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_38/sim/bd_450b_axis_mu29_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_39/sim/bd_450b_axis_mu30_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_40/sim/bd_450b_axis_mu31_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_41/sim/bd_450b_axis_mu32_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_42/sim/bd_450b_axis_mu33_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_43/sim/bd_450b_axis_mu34_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_44/sim/bd_450b_axis_mu35_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_45/sim/bd_450b_axis_mu36_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_46/sim/bd_450b_axis_dbg_sync_2_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_47/sim/bd_450b_axis_dbg_sync_3_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_48/sim/bd_450b_axis_dbg_sync_4_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_49/sim/bd_450b_axis_dbg_sync_5_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_50/sim/bd_450b_axis_dbg_sync_6_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_51/sim/bd_450b_tc_axis_mu0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_52/sim/bd_450b_cc_axis_mu0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_53/sim/bd_450b_cc_axis_mu1_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_54/sim/bd_450b_cc_axis_mu2_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_55/sim/bd_450b_cc_axis_mu3_0.v" \

verilog axis_itct_v1_0_1  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/axis_itct_v1_0_rfs.v" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_56/sim/bd_450b_axis_itct_0.v" \

verilog axis_ila_pp_v1_0_2  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/axis_ila_pp_v1_0_rfs.v" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_57/sim/bd_450b_axis_ila_pp_0.v" \

verilog axis_mem_v1_0_2  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/axis_mem_v1_0_rfs.v" \

verilog xil_defaultlib  --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/memory_model" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/fe6a/ttcl" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/a6f0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/6acb/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/7ef0/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/506c/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/57b5/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/ipshared/9b37/hdl/verilog" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_2_synth_impl.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/bd_0/ip/ip_58/sim/bd_450b_axis_mem_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/ip/design_1_axis_ila_0_0/sim/design_1_axis_ila_0_0.v" \
"../../../../hbm_module_2_synth_impl.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../hbm_module_2_synth_impl.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../hbm_module_2_synth_impl.srcs/sources_1/common/hdl/design_1_wrapper_sim_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
