<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › xtensa › include › asm › cacheflush.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cacheflush.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * include/asm-xtensa/cacheflush.h</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * (C) 2001 - 2007 Tensilica Inc.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _XTENSA_CACHEFLUSH_H</span>
<span class="cp">#define _XTENSA_CACHEFLUSH_H</span>

<span class="cp">#ifdef __KERNEL__</span>

<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Lo-level routines for cache flushing.</span>
<span class="cm"> *</span>
<span class="cm"> * invalidate data or instruction cache:</span>
<span class="cm"> *</span>
<span class="cm"> * __invalidate_icache_all()</span>
<span class="cm"> * __invalidate_icache_page(adr)</span>
<span class="cm"> * __invalidate_dcache_page(adr)</span>
<span class="cm"> * __invalidate_icache_range(from,size)</span>
<span class="cm"> * __invalidate_dcache_range(from,size)</span>
<span class="cm"> *</span>
<span class="cm"> * flush data cache:</span>
<span class="cm"> *</span>
<span class="cm"> * __flush_dcache_page(adr)</span>
<span class="cm"> *</span>
<span class="cm"> * flush and invalidate data cache:</span>
<span class="cm"> *</span>
<span class="cm"> * __flush_invalidate_dcache_all()</span>
<span class="cm"> * __flush_invalidate_dcache_page(adr)</span>
<span class="cm"> * __flush_invalidate_dcache_range(from,size)</span>
<span class="cm"> *</span>
<span class="cm"> * specials for cache aliasing:</span>
<span class="cm"> *</span>
<span class="cm"> * __flush_invalidate_dcache_page_alias(vaddr,paddr)</span>
<span class="cm"> * __invalidate_icache_page_alias(vaddr,paddr)</span>
<span class="cm"> */</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">__invalidate_dcache_all</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__invalidate_icache_all</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__invalidate_dcache_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__invalidate_icache_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__invalidate_icache_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__invalidate_dcache_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>


<span class="cp">#if XCHAL_DCACHE_IS_WRITEBACK</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__flush_invalidate_dcache_all</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__flush_dcache_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__flush_dcache_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__flush_invalidate_dcache_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__flush_invalidate_dcache_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="cp"># define __flush_dcache_range(p,s)		do { } while(0)</span>
<span class="cp"># define __flush_dcache_page(p)			do { } while(0)</span>
<span class="cp"># define __flush_invalidate_dcache_page(p) 	__invalidate_dcache_page(p)</span>
<span class="cp"># define __flush_invalidate_dcache_range(p,s)	__invalidate_dcache_range(p,s)</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_MMU) &amp;&amp; (DCACHE_WAY_SIZE &gt; PAGE_SIZE)</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__flush_invalidate_dcache_page_alias</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__flush_invalidate_dcache_page_alias</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">virt</span><span class="p">,</span>
							<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(CONFIG_MMU) &amp;&amp; (ICACHE_WAY_SIZE &gt; PAGE_SIZE)</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">__invalidate_icache_page_alias</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__invalidate_icache_page_alias</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">virt</span><span class="p">,</span>
						<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * We have physically tagged caches - nothing to do here -</span>
<span class="cm"> * unless we have cache aliasing.</span>
<span class="cm"> *</span>
<span class="cm"> * Pages can get remapped. Because this might change the &#39;color&#39; of that page,</span>
<span class="cm"> * we have to flush the cache before the PTE is changed.</span>
<span class="cm"> * (see also Documentation/cachetlb.txt)</span>
<span class="cm"> */</span>

<span class="cp">#if (DCACHE_WAY_SIZE &gt; PAGE_SIZE)</span>

<span class="cp">#define flush_cache_all()						\</span>
<span class="cp">	do {								\</span>
<span class="cp">		__flush_invalidate_dcache_all();			\</span>
<span class="cp">		__invalidate_icache_all();				\</span>
<span class="cp">	} while (0)</span>

<span class="cp">#define flush_cache_mm(mm)		flush_cache_all()</span>
<span class="cp">#define flush_cache_dup_mm(mm)		flush_cache_mm(mm)</span>

<span class="cp">#define flush_cache_vmap(start,end)	flush_cache_all()</span>
<span class="cp">#define flush_cache_vunmap(start,end)	flush_cache_all()</span>

<span class="cp">#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">flush_dcache_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">page</span><span class="o">*</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">flush_cache_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span><span class="o">*</span><span class="p">,</span> <span class="n">ulong</span><span class="p">,</span> <span class="n">ulong</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">flush_cache_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span><span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>

<span class="cp">#else</span>

<span class="cp">#define flush_cache_all()				do { } while (0)</span>
<span class="cp">#define flush_cache_mm(mm)				do { } while (0)</span>
<span class="cp">#define flush_cache_dup_mm(mm)				do { } while (0)</span>

<span class="cp">#define flush_cache_vmap(start,end)			do { } while (0)</span>
<span class="cp">#define flush_cache_vunmap(start,end)			do { } while (0)</span>

<span class="cp">#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 0</span>
<span class="cp">#define flush_dcache_page(page)				do { } while (0)</span>

<span class="cp">#define flush_cache_page(vma,addr,pfn)			do { } while (0)</span>
<span class="cp">#define flush_cache_range(vma,start,end)		do { } while (0)</span>

<span class="cp">#endif</span>

<span class="cm">/* Ensure consistency between data and instruction cache. */</span>
<span class="cp">#define flush_icache_range(start,end) 					\</span>
<span class="cp">	do {								\</span>
<span class="cp">		__flush_dcache_range(start, (end) - (start));		\</span>
<span class="cp">		__invalidate_icache_range(start,(end) - (start));	\</span>
<span class="cp">	} while (0)</span>

<span class="cm">/* This is not required, see Documentation/cachetlb.txt */</span>
<span class="cp">#define	flush_icache_page(vma,page)			do { } while (0)</span>

<span class="cp">#define flush_dcache_mmap_lock(mapping)			do { } while (0)</span>
<span class="cp">#define flush_dcache_mmap_unlock(mapping)		do { } while (0)</span>

<span class="cp">#if (DCACHE_WAY_SIZE &gt; PAGE_SIZE)</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">copy_to_user_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span><span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">page</span><span class="o">*</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">void</span><span class="o">*</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span><span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">copy_from_user_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span><span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">page</span><span class="o">*</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span><span class="p">,</span> <span class="kt">void</span><span class="o">*</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span><span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span>

<span class="cp">#else</span>

<span class="cp">#define copy_to_user_page(vma, page, vaddr, dst, src, len)		\</span>
<span class="cp">	do {								\</span>
<span class="cp">		memcpy(dst, src, len);					\</span>
<span class="cp">		__flush_dcache_range((unsigned long) dst, len);		\</span>
<span class="cp">		__invalidate_icache_range((unsigned long) dst, len);	\</span>
<span class="cp">	} while (0)</span>

<span class="cp">#define copy_from_user_page(vma, page, vaddr, dst, src, len) \</span>
<span class="cp">	memcpy(dst, src, len)</span>

<span class="cp">#endif</span>

<span class="cp">#define XTENSA_CACHEBLK_LOG2	29</span>
<span class="cp">#define XTENSA_CACHEBLK_SIZE	(1 &lt;&lt; XTENSA_CACHEBLK_LOG2)</span>
<span class="cp">#define XTENSA_CACHEBLK_MASK	(7 &lt;&lt; XTENSA_CACHEBLK_LOG2)</span>

<span class="cp">#if XCHAL_HAVE_CACHEATTR</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">xtensa_get_cacheattr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;	rsr %0, CACHEATTR&quot;</span> <span class="o">:</span> <span class="s">&quot;=a&quot;</span><span class="p">(</span><span class="n">r</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">xtensa_get_dtlb1</span><span class="p">(</span><span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">r</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="n">XTENSA_CACHEBLK_MASK</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">r</span> <span class="o">|</span> <span class="p">((</span><span class="n">xtensa_get_cacheattr</span><span class="p">()</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">r</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">XTENSA_CACHEBLK_LOG2</span><span class="o">-</span><span class="mi">2</span><span class="p">)))</span>
			<span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">xtensa_get_dtlb1</span><span class="p">(</span><span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;	rdtlb1 %0, %1&quot;</span> <span class="o">:</span> <span class="s">&quot;=a&quot;</span><span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span><span class="p">(</span><span class="n">addr</span><span class="p">));</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;	dsync&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">xtensa_get_cacheattr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">r</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">a</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">a</span> <span class="o">-=</span> <span class="n">XTENSA_CACHEBLK_SIZE</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="p">(</span><span class="n">r</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">xtensa_get_dtlb1</span><span class="p">(</span><span class="n">a</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">a</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">xtensa_need_flush_dma_source</span><span class="p">(</span><span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">xtensa_get_dtlb1</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">XCHAL_CA_BITS</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&gt;=</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">xtensa_need_invalidate_dma_destination</span><span class="p">(</span><span class="n">u32</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">xtensa_get_dtlb1</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">XCHAL_CA_BITS</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">!=</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">flush_dcache_unaligned</span><span class="p">(</span><span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cnt</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cnt</span> <span class="o">=</span> <span class="p">(</span><span class="n">size</span> <span class="o">+</span> <span class="p">((</span><span class="n">XCHAL_DCACHE_LINESIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">addr</span><span class="p">)</span>
			<span class="o">+</span> <span class="n">XCHAL_DCACHE_LINESIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="n">XCHAL_DCACHE_LINESIZE</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">cnt</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;	dhwb %0, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span><span class="p">(</span><span class="n">addr</span><span class="p">));</span>
			<span class="n">addr</span> <span class="o">+=</span> <span class="n">XCHAL_DCACHE_LINESIZE</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;	dsync&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">invalidate_dcache_unaligned</span><span class="p">(</span><span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cnt</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;	dhwbi %0, 0 ;&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span><span class="p">(</span><span class="n">addr</span><span class="p">));</span>
		<span class="n">cnt</span> <span class="o">=</span> <span class="p">(</span><span class="n">size</span> <span class="o">+</span> <span class="p">((</span><span class="n">XCHAL_DCACHE_LINESIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">addr</span><span class="p">)</span>
			<span class="o">-</span> <span class="n">XCHAL_DCACHE_LINESIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="n">XCHAL_DCACHE_LINESIZE</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">cnt</span><span class="o">--</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;	dhi %0, %1&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span><span class="p">(</span><span class="n">addr</span><span class="p">),</span>
						<span class="s">&quot;n&quot;</span><span class="p">(</span><span class="n">XCHAL_DCACHE_LINESIZE</span><span class="p">));</span>
			<span class="n">addr</span> <span class="o">+=</span> <span class="n">XCHAL_DCACHE_LINESIZE</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;	dhwbi %0, %1&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span><span class="p">(</span><span class="n">addr</span><span class="p">),</span>
						<span class="s">&quot;n&quot;</span><span class="p">(</span><span class="n">XCHAL_DCACHE_LINESIZE</span><span class="p">));</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;	dsync&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">flush_invalidate_dcache_unaligned</span><span class="p">(</span><span class="n">u32</span> <span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cnt</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cnt</span> <span class="o">=</span> <span class="p">(</span><span class="n">size</span> <span class="o">+</span> <span class="p">((</span><span class="n">XCHAL_DCACHE_LINESIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">addr</span><span class="p">)</span>
			<span class="o">+</span> <span class="n">XCHAL_DCACHE_LINESIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="n">XCHAL_DCACHE_LINESIZE</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">cnt</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;	dhwbi %0, 0&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;a&quot;</span><span class="p">(</span><span class="n">addr</span><span class="p">));</span>
			<span class="n">addr</span> <span class="o">+=</span> <span class="n">XCHAL_DCACHE_LINESIZE</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;	dsync&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* _XTENSA_CACHEFLUSH_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
