# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RetryOtter333.srcs/sources_1/new/ImmedGen.v" \

sv xil_defaultlib  \
"../../../../RetryOtter333.srcs/sources_1/new/ALU.sv" \
"../../../../RetryOtter333.srcs/sources_1/new/BranchAddGen.sv" \
"../../../../RetryOtter333.srcs/sources_1/new/BranchCondGen.sv" \
"../../../../RetryOtter333.srcs/sources_1/new/Decoder.sv" \
<<<<<<< Updated upstream:RetryOtter333 - Copy/RetryOtter333/RetryOtter333.sim/sim_1/behav/xsim/Pipeline_Otter_tb_vlog.prj
"../../../../RetryOtter333.srcs/sources_1/new/HazardDetectionUnit.sv" \
=======
>>>>>>> Stashed changes:RetryOtter333/RetryOtter333.sim/sim_1/behav/xsim/Pipeline_Otter_tb_vlog.prj
"../../../../RetryOtter333.srcs/sources_1/new/Memory.sv" \
"../../../../RetryOtter333.srcs/sources_1/new/MuxA.v" \
"../../../../RetryOtter333.srcs/sources_1/new/MuxB.v" \
"../../../../RetryOtter333.srcs/sources_1/new/PC.sv" \
"../../../../RetryOtter333.srcs/sources_1/new/PCTOP.sv" \
"../../../../RetryOtter333.srcs/sources_1/new/PC_Mux.sv" \
"../../../../RetryOtter333.srcs/sources_1/new/Pipeline_Otter.sv" \
"../../../../RetryOtter333.srcs/sources_1/new/RFMUX.sv" \
"../../../../RetryOtter333.srcs/sources_1/new/RegRile.sv" \
"../../../../RetryOtter333.srcs/sim_1/new/Pipeline_Otter_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
