[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  10700       tick          5673           716           235          5673 
      2  10700       tick           119             1             1           119 
      3  10700       tick           115             0             0           115 
      4  10700       tick           114             0             0           114 
      5  10700       tick           110             0             0           110 
      6  10700       tick           110             0             0           110 
      7  10700       tick           108             0             0           108 
      8  10700       tick           104             0             0           104 
      9  10700       tick           122             0             0           122 
     10  10700       tick           111             0             0           111 
     11  10700       tick           111             0             0           111 
     12  10700       tick           111             0             0           111 
     13  10700       tick           109             0             0           109 
     14  10700       tick           111             0             0           111 
     15  10700       tick           112             0             0           112 
     16  10700       tick           109             0             0           109 
     17  10700       tick           109             0             0           109 
     18  10700       tick           109             0             0           109 
     19  10700       tick           108             0             0           108 
     20  10700       tick           109             0             0           109 
     21  10700       tick           109             0             0           109 
     22  10700       tick           111             0             0           111 
     23  10700       tick           112             0             0           112 
     24  10700       tick           109             0             0           109 
     25  10700       tick           113             0             0           113 
     26  10700       tick           109             0             0           109 
     27  10700       tick           108             0             0           108 
     28  10700       tick           109             0             0           109 
     29  10700       tick           120             0             0           120 
     30  10700       tick           109             0             0           109 
     31  10700       tick           108             0             0           108 
     32  10700       tick           109             0             0           109 
     33  10700       tick           113             0             0           113 
     34  10700       tick           109             0             0           109 
     35  10700       tick           110             0             0           110 
     36  10700       tick           112             0             0           112 
     37  10700       tick           109             0             0           109 
     38  10700       tick           109             0             0           109 
     39  10700       tick           108             0             0           108 
     40  10700       exit           434            62            16           434 
