{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603963034423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603963034423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 10:17:14 2020 " "Processing started: Thu Oct 29 10:17:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603963034423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963034423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignmentfinal -c ps2keyboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off assignmentfinal -c ps2keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963034423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603963035155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603963035155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment-segment_implementation " "Found design unit 1: segment-segment_implementation" {  } { { "segment.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/segment.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603963048184 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/segment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603963048184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963048184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2keyboard-keyboard_implementation " "Found design unit 1: ps2keyboard-keyboard_implementation" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603963048200 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2keyboard " "Found entity 1: ps2keyboard" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603963048200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963048200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2keyboard " "Elaborating entity \"ps2keyboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603963048247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_leds ps2keyboard.vhd(46) " "Verilog HDL or VHDL warning at ps2keyboard.vhd(46): object \"output_leds\" assigned a value but never read" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603963048247 "|ps2keyboard"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "error_led ps2keyboard.vhd(144) " "VHDL Process Statement warning at ps2keyboard.vhd(144): inferring latch(es) for signal or variable \"error_led\", which holds its previous value in one or more paths through the process" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603963048247 "|ps2keyboard"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "turn_on_segment ps2keyboard.vhd(144) " "VHDL Process Statement warning at ps2keyboard.vhd(144): inferring latch(es) for signal or variable \"turn_on_segment\", which holds its previous value in one or more paths through the process" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603963048247 "|ps2keyboard"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segment_input ps2keyboard.vhd(144) " "VHDL Process Statement warning at ps2keyboard.vhd(144): inferring latch(es) for signal or variable \"segment_input\", which holds its previous value in one or more paths through the process" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603963048247 "|ps2keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_input\[0\] ps2keyboard.vhd(144) " "Inferred latch for \"segment_input\[0\]\" at ps2keyboard.vhd(144)" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963048247 "|ps2keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_input\[1\] ps2keyboard.vhd(144) " "Inferred latch for \"segment_input\[1\]\" at ps2keyboard.vhd(144)" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963048247 "|ps2keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_input\[2\] ps2keyboard.vhd(144) " "Inferred latch for \"segment_input\[2\]\" at ps2keyboard.vhd(144)" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963048247 "|ps2keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_input\[3\] ps2keyboard.vhd(144) " "Inferred latch for \"segment_input\[3\]\" at ps2keyboard.vhd(144)" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963048247 "|ps2keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn_on_segment ps2keyboard.vhd(144) " "Inferred latch for \"turn_on_segment\" at ps2keyboard.vhd(144)" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963048247 "|ps2keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_led ps2keyboard.vhd(144) " "Inferred latch for \"error_led\" at ps2keyboard.vhd(144)" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963048247 "|ps2keyboard"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603963048309 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603963048309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603963048309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_ps2_clk " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_ps2_clk\"" {  } { { "ps2keyboard.vhd" "debounce_ps2_clk" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603963048309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:outputSegment " "Elaborating entity \"segment\" for hierarchy \"segment:outputSegment\"" {  } { { "ps2keyboard.vhd" "outputSegment" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603963048309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_input\[0\] " "Latch segment_input\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA perm_data\[2\] " "Ports D and ENA on the latch are fed by the same signal perm_data\[2\]" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603963048875 ""}  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603963048875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_input\[1\] " "Latch segment_input\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA perm_data\[1\] " "Ports D and ENA on the latch are fed by the same signal perm_data\[1\]" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603963048875 ""}  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603963048875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_input\[2\] " "Latch segment_input\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA perm_data\[6\] " "Ports D and ENA on the latch are fed by the same signal perm_data\[6\]" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603963048875 ""}  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603963048875 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_input\[3\] " "Latch segment_input\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA perm_data\[3\] " "Ports D and ENA on the latch are fed by the same signal perm_data\[3\]" {  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 116 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1603963048875 ""}  } { { "ps2keyboard.vhd" "" { Text "C:/Users/Raber/Documents/minor/fpga-workspace/assignmentfinal/ps2keyboard.vhd" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1603963048875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603963049000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603963049375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603963049375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603963049468 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603963049468 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603963049468 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603963049468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603963049500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 10:17:29 2020 " "Processing ended: Thu Oct 29 10:17:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603963049500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603963049500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603963049500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603963049500 ""}
