
EET2020_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004f5c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000a4  20000000  00004f5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000f0  200000a4  00005000  000200a4  2**2
                  ALLOC
  3 .stack        00002004  20000194  000050f0  000200a4  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
  6 .debug_info   000324a6  00000000  00000000  00020125  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004ab8  00000000  00000000  000525cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000e447  00000000  00000000  00057083  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000d98  00000000  00000000  000654ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001348  00000000  00000000  00066262  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001f27c  00000000  00000000  000675aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000182b4  00000000  00000000  00086826  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008b59b  00000000  00000000  0009eada  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002a9c  00000000  00000000  0012a078  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	98 21 00 20 2d 01 00 00 29 01 00 00 29 01 00 00     .!. -...)...)...
	...
      2c:	29 01 00 00 00 00 00 00 00 00 00 00 29 01 00 00     )...........)...
      3c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      4c:	29 01 00 00 19 0f 00 00 29 01 00 00 29 01 00 00     ).......)...)...
      5c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      6c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      7c:	29 01 00 00 29 01 00 00 29 01 00 00 81 1c 00 00     )...)...).......
      8c:	a1 1c 00 00 29 01 00 00 b5 1c 00 00 29 01 00 00     ....).......)...
      9c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      ac:	29 01 00 00 00 00 00 00                             ).......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200000a4 	.word	0x200000a4
      d4:	00000000 	.word	0x00000000
      d8:	00004f5c 	.word	0x00004f5c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000a8 	.word	0x200000a8
     108:	00004f5c 	.word	0x00004f5c
     10c:	00004f5c 	.word	0x00004f5c
     110:	00000000 	.word	0x00000000

00000114 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     114:	b510      	push	{r4, lr}
	system_init();
     116:	4b02      	ldr	r3, [pc, #8]	; (120 <atmel_start_init+0xc>)
     118:	4798      	blx	r3
	stdio_redirect_init();
     11a:	4b02      	ldr	r3, [pc, #8]	; (124 <atmel_start_init+0x10>)
     11c:	4798      	blx	r3
}
     11e:	bd10      	pop	{r4, pc}
     120:	000004ed 	.word	0x000004ed
     124:	00002df9 	.word	0x00002df9

00000128 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     128:	e7fe      	b.n	128 <Dummy_Handler>
	...

0000012c <Reset_Handler>:
{
     12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     12e:	4a2a      	ldr	r2, [pc, #168]	; (1d8 <Reset_Handler+0xac>)
     130:	4b2a      	ldr	r3, [pc, #168]	; (1dc <Reset_Handler+0xb0>)
     132:	429a      	cmp	r2, r3
     134:	d011      	beq.n	15a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     136:	001a      	movs	r2, r3
     138:	4b29      	ldr	r3, [pc, #164]	; (1e0 <Reset_Handler+0xb4>)
     13a:	429a      	cmp	r2, r3
     13c:	d20d      	bcs.n	15a <Reset_Handler+0x2e>
     13e:	4a29      	ldr	r2, [pc, #164]	; (1e4 <Reset_Handler+0xb8>)
     140:	3303      	adds	r3, #3
     142:	1a9b      	subs	r3, r3, r2
     144:	089b      	lsrs	r3, r3, #2
     146:	3301      	adds	r3, #1
     148:	009b      	lsls	r3, r3, #2
     14a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     14c:	4823      	ldr	r0, [pc, #140]	; (1dc <Reset_Handler+0xb0>)
     14e:	4922      	ldr	r1, [pc, #136]	; (1d8 <Reset_Handler+0xac>)
     150:	588c      	ldr	r4, [r1, r2]
     152:	5084      	str	r4, [r0, r2]
     154:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     156:	429a      	cmp	r2, r3
     158:	d1fa      	bne.n	150 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     15a:	4a23      	ldr	r2, [pc, #140]	; (1e8 <Reset_Handler+0xbc>)
     15c:	4b23      	ldr	r3, [pc, #140]	; (1ec <Reset_Handler+0xc0>)
     15e:	429a      	cmp	r2, r3
     160:	d20a      	bcs.n	178 <Reset_Handler+0x4c>
     162:	43d3      	mvns	r3, r2
     164:	4921      	ldr	r1, [pc, #132]	; (1ec <Reset_Handler+0xc0>)
     166:	185b      	adds	r3, r3, r1
     168:	2103      	movs	r1, #3
     16a:	438b      	bics	r3, r1
     16c:	3304      	adds	r3, #4
     16e:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     170:	2100      	movs	r1, #0
     172:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     174:	4293      	cmp	r3, r2
     176:	d1fc      	bne.n	172 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     178:	4a1d      	ldr	r2, [pc, #116]	; (1f0 <Reset_Handler+0xc4>)
     17a:	21ff      	movs	r1, #255	; 0xff
     17c:	4b1d      	ldr	r3, [pc, #116]	; (1f4 <Reset_Handler+0xc8>)
     17e:	438b      	bics	r3, r1
     180:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     182:	39fd      	subs	r1, #253	; 0xfd
     184:	2390      	movs	r3, #144	; 0x90
     186:	005b      	lsls	r3, r3, #1
     188:	4a1b      	ldr	r2, [pc, #108]	; (1f8 <Reset_Handler+0xcc>)
     18a:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     18c:	4a1b      	ldr	r2, [pc, #108]	; (1fc <Reset_Handler+0xd0>)
     18e:	78d3      	ldrb	r3, [r2, #3]
     190:	2503      	movs	r5, #3
     192:	43ab      	bics	r3, r5
     194:	2402      	movs	r4, #2
     196:	4323      	orrs	r3, r4
     198:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     19a:	78d3      	ldrb	r3, [r2, #3]
     19c:	270c      	movs	r7, #12
     19e:	43bb      	bics	r3, r7
     1a0:	2608      	movs	r6, #8
     1a2:	4333      	orrs	r3, r6
     1a4:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     1a6:	4b16      	ldr	r3, [pc, #88]	; (200 <Reset_Handler+0xd4>)
     1a8:	7b98      	ldrb	r0, [r3, #14]
     1aa:	2230      	movs	r2, #48	; 0x30
     1ac:	4390      	bics	r0, r2
     1ae:	2220      	movs	r2, #32
     1b0:	4310      	orrs	r0, r2
     1b2:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     1b4:	7b99      	ldrb	r1, [r3, #14]
     1b6:	43b9      	bics	r1, r7
     1b8:	4331      	orrs	r1, r6
     1ba:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     1bc:	7b9a      	ldrb	r2, [r3, #14]
     1be:	43aa      	bics	r2, r5
     1c0:	4322      	orrs	r2, r4
     1c2:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     1c4:	4a0f      	ldr	r2, [pc, #60]	; (204 <Reset_Handler+0xd8>)
     1c6:	6853      	ldr	r3, [r2, #4]
     1c8:	2180      	movs	r1, #128	; 0x80
     1ca:	430b      	orrs	r3, r1
     1cc:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     1ce:	4b0e      	ldr	r3, [pc, #56]	; (208 <Reset_Handler+0xdc>)
     1d0:	4798      	blx	r3
        main();
     1d2:	4b0e      	ldr	r3, [pc, #56]	; (20c <Reset_Handler+0xe0>)
     1d4:	4798      	blx	r3
     1d6:	e7fe      	b.n	1d6 <Reset_Handler+0xaa>
     1d8:	00004f5c 	.word	0x00004f5c
     1dc:	20000000 	.word	0x20000000
     1e0:	200000a4 	.word	0x200000a4
     1e4:	20000004 	.word	0x20000004
     1e8:	200000a4 	.word	0x200000a4
     1ec:	20000194 	.word	0x20000194
     1f0:	e000ed00 	.word	0xe000ed00
     1f4:	00000000 	.word	0x00000000
     1f8:	41007000 	.word	0x41007000
     1fc:	41005000 	.word	0x41005000
     200:	41004800 	.word	0x41004800
     204:	41004000 	.word	0x41004000
     208:	00003781 	.word	0x00003781
     20c:	00002c29 	.word	0x00002c29

00000210 <EXTERNAL_IRQ_0_init>:
struct pwm_descriptor PWM_1;

struct pwm_descriptor PWM_0;

void EXTERNAL_IRQ_0_init(void)
{
     210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
}

static inline void hri_gclk_write_CLKCTRL_reg(const void *const hw, hri_gclk_clkctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->CLKCTRL.reg = data;
     212:	4a1b      	ldr	r2, [pc, #108]	; (280 <EXTERNAL_IRQ_0_init+0x70>)
     214:	4b1b      	ldr	r3, [pc, #108]	; (284 <EXTERNAL_IRQ_0_init+0x74>)
     216:	805a      	strh	r2, [r3, #2]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     218:	27c0      	movs	r7, #192	; 0xc0
     21a:	05ff      	lsls	r7, r7, #23
     21c:	2380      	movs	r3, #128	; 0x80
     21e:	035b      	lsls	r3, r3, #13
     220:	607b      	str	r3, [r7, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     222:	4b19      	ldr	r3, [pc, #100]	; (288 <EXTERNAL_IRQ_0_init+0x78>)
     224:	4a19      	ldr	r2, [pc, #100]	; (28c <EXTERNAL_IRQ_0_init+0x7c>)
     226:	629a      	str	r2, [r3, #40]	; 0x28
     228:	4a19      	ldr	r2, [pc, #100]	; (290 <EXTERNAL_IRQ_0_init+0x80>)
     22a:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     22c:	2054      	movs	r0, #84	; 0x54
     22e:	5c19      	ldrb	r1, [r3, r0]
     230:	2204      	movs	r2, #4
     232:	4391      	bics	r1, r2
     234:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     236:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     238:	2501      	movs	r5, #1
     23a:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     23c:	2401      	movs	r4, #1
     23e:	4321      	orrs	r1, r4
     240:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     242:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     244:	381a      	subs	r0, #26
     246:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     248:	260f      	movs	r6, #15
     24a:	43b1      	bics	r1, r6
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     24c:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     24e:	3006      	adds	r0, #6
     250:	2184      	movs	r1, #132	; 0x84
     252:	5078      	str	r0, [r7, r1]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     254:	3124      	adds	r1, #36	; 0x24
     256:	480f      	ldr	r0, [pc, #60]	; (294 <EXTERNAL_IRQ_0_init+0x84>)
     258:	5058      	str	r0, [r3, r1]
     25a:	480f      	ldr	r0, [pc, #60]	; (298 <EXTERNAL_IRQ_0_init+0x88>)
     25c:	5058      	str	r0, [r3, r1]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     25e:	311e      	adds	r1, #30
     260:	5c58      	ldrb	r0, [r3, r1]
     262:	4390      	bics	r0, r2
     264:	5458      	strb	r0, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     266:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     268:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     26a:	4322      	orrs	r2, r4
     26c:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     26e:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     270:	3913      	subs	r1, #19
     272:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     274:	43b2      	bics	r2, r6
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     276:	545a      	strb	r2, [r3, r1]
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB06, PINMUX_PB06A_EIC_EXTINT6);

	ext_irq_init();
     278:	4b08      	ldr	r3, [pc, #32]	; (29c <EXTERNAL_IRQ_0_init+0x8c>)
     27a:	4798      	blx	r3
}
     27c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     27e:	46c0      	nop			; (mov r8, r8)
     280:	00004005 	.word	0x00004005
     284:	40000c00 	.word	0x40000c00
     288:	41004400 	.word	0x41004400
     28c:	40020000 	.word	0x40020000
     290:	c0020010 	.word	0xc0020010
     294:	40020040 	.word	0x40020040
     298:	c0020000 	.word	0xc0020000
     29c:	00000629 	.word	0x00000629

000002a0 <I2C_0_PORT_init>:

void I2C_0_PORT_init(void)
{
     2a0:	b570      	push	{r4, r5, r6, lr}
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     2a2:	4b12      	ldr	r3, [pc, #72]	; (2ec <I2C_0_PORT_init+0x4c>)
     2a4:	2048      	movs	r0, #72	; 0x48
     2a6:	5c19      	ldrb	r1, [r3, r0]
     2a8:	2204      	movs	r2, #4
     2aa:	4391      	bics	r1, r2
     2ac:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     2ae:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     2b0:	2501      	movs	r5, #1
     2b2:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     2b4:	2401      	movs	r4, #1
     2b6:	4321      	orrs	r1, r4
     2b8:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     2ba:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     2bc:	3814      	subs	r0, #20
     2be:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     2c0:	260f      	movs	r6, #15
     2c2:	43b1      	bics	r1, r6
	tmp |= PORT_PMUX_PMUXE(data);
     2c4:	3e0d      	subs	r6, #13
     2c6:	4331      	orrs	r1, r6
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     2c8:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     2ca:	2149      	movs	r1, #73	; 0x49
     2cc:	5c5e      	ldrb	r6, [r3, r1]
     2ce:	4396      	bics	r6, r2
     2d0:	545e      	strb	r6, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     2d2:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     2d4:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     2d6:	4322      	orrs	r2, r4
     2d8:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     2da:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     2dc:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     2de:	393a      	subs	r1, #58	; 0x3a
     2e0:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     2e2:	3111      	adds	r1, #17
     2e4:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     2e6:	541a      	strb	r2, [r3, r0]
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA09, PINMUX_PA09C_SERCOM0_PAD1);
}
     2e8:	bd70      	pop	{r4, r5, r6, pc}
     2ea:	46c0      	nop			; (mov r8, r8)
     2ec:	41004400 	.word	0x41004400

000002f0 <I2C_0_CLOCK_init>:
			peripheral = (uint32_t)_pm_get_apbb_index(module);
			PM->APBBMASK.reg |= 1 << peripheral;
		}
		break;
	case PM_BUS_APBC:
		PM->APBCMASK.reg |= 1 << peripheral;
     2f0:	4a05      	ldr	r2, [pc, #20]	; (308 <I2C_0_CLOCK_init+0x18>)
     2f2:	6a13      	ldr	r3, [r2, #32]
     2f4:	2104      	movs	r1, #4
     2f6:	430b      	orrs	r3, r1
     2f8:	6213      	str	r3, [r2, #32]
     2fa:	4b04      	ldr	r3, [pc, #16]	; (30c <I2C_0_CLOCK_init+0x1c>)
     2fc:	4a04      	ldr	r2, [pc, #16]	; (310 <I2C_0_CLOCK_init+0x20>)
     2fe:	805a      	strh	r2, [r3, #2]
     300:	4a04      	ldr	r2, [pc, #16]	; (314 <I2C_0_CLOCK_init+0x24>)
     302:	805a      	strh	r2, [r3, #2]
void I2C_0_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM0);
	_gclk_enable_channel(SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC);
	_gclk_enable_channel(SERCOM0_GCLK_ID_SLOW, CONF_GCLK_SERCOM0_SLOW_SRC);
}
     304:	4770      	bx	lr
     306:	46c0      	nop			; (mov r8, r8)
     308:	40000400 	.word	0x40000400
     30c:	40000c00 	.word	0x40000c00
     310:	00004014 	.word	0x00004014
     314:	00004313 	.word	0x00004313

00000318 <I2C_0_init>:

void I2C_0_init(void)
{
     318:	b510      	push	{r4, lr}
	I2C_0_CLOCK_init();
     31a:	4b04      	ldr	r3, [pc, #16]	; (32c <I2C_0_init+0x14>)
     31c:	4798      	blx	r3
	i2c_m_sync_init(&I2C_0, SERCOM0);
     31e:	4904      	ldr	r1, [pc, #16]	; (330 <I2C_0_init+0x18>)
     320:	4804      	ldr	r0, [pc, #16]	; (334 <I2C_0_init+0x1c>)
     322:	4b05      	ldr	r3, [pc, #20]	; (338 <I2C_0_init+0x20>)
     324:	4798      	blx	r3
	I2C_0_PORT_init();
     326:	4b05      	ldr	r3, [pc, #20]	; (33c <I2C_0_init+0x24>)
     328:	4798      	blx	r3
}
     32a:	bd10      	pop	{r4, pc}
     32c:	000002f1 	.word	0x000002f1
     330:	42000800 	.word	0x42000800
     334:	20000154 	.word	0x20000154
     338:	00000789 	.word	0x00000789
     33c:	000002a1 	.word	0x000002a1

00000340 <TARGET_IO_PORT_init>:

void TARGET_IO_PORT_init(void)
{
     340:	b530      	push	{r4, r5, lr}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     342:	4b0e      	ldr	r3, [pc, #56]	; (37c <TARGET_IO_PORT_init+0x3c>)
     344:	2256      	movs	r2, #86	; 0x56
     346:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
     348:	2501      	movs	r5, #1
     34a:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     34c:	2401      	movs	r4, #1
     34e:	4321      	orrs	r1, r4
     350:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     352:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     354:	203b      	movs	r0, #59	; 0x3b
     356:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     358:	3a47      	subs	r2, #71	; 0x47
     35a:	4391      	bics	r1, r2
	tmp |= PORT_PMUX_PMUXE(data);
     35c:	3a0d      	subs	r2, #13
     35e:	4311      	orrs	r1, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     360:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     362:	2157      	movs	r1, #87	; 0x57
     364:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     366:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     368:	4322      	orrs	r2, r4
     36a:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     36c:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     36e:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     370:	3948      	subs	r1, #72	; 0x48
     372:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     374:	3111      	adds	r1, #17
     376:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     378:	541a      	strb	r2, [r3, r0]

	gpio_set_pin_function(PA22, PINMUX_PA22C_SERCOM3_PAD0);

	gpio_set_pin_function(PA23, PINMUX_PA23C_SERCOM3_PAD1);
}
     37a:	bd30      	pop	{r4, r5, pc}
     37c:	41004400 	.word	0x41004400

00000380 <TARGET_IO_CLOCK_init>:
     380:	4a04      	ldr	r2, [pc, #16]	; (394 <TARGET_IO_CLOCK_init+0x14>)
     382:	6a13      	ldr	r3, [r2, #32]
     384:	2120      	movs	r1, #32
     386:	430b      	orrs	r3, r1
     388:	6213      	str	r3, [r2, #32]
     38a:	4a03      	ldr	r2, [pc, #12]	; (398 <TARGET_IO_CLOCK_init+0x18>)
     38c:	4b03      	ldr	r3, [pc, #12]	; (39c <TARGET_IO_CLOCK_init+0x1c>)
     38e:	805a      	strh	r2, [r3, #2]

void TARGET_IO_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM3);
	_gclk_enable_channel(SERCOM3_GCLK_ID_CORE, CONF_GCLK_SERCOM3_CORE_SRC);
}
     390:	4770      	bx	lr
     392:	46c0      	nop			; (mov r8, r8)
     394:	40000400 	.word	0x40000400
     398:	00004017 	.word	0x00004017
     39c:	40000c00 	.word	0x40000c00

000003a0 <TARGET_IO_init>:

void TARGET_IO_init(void)
{
     3a0:	b510      	push	{r4, lr}
	TARGET_IO_CLOCK_init();
     3a2:	4b05      	ldr	r3, [pc, #20]	; (3b8 <TARGET_IO_init+0x18>)
     3a4:	4798      	blx	r3
	usart_sync_init(&TARGET_IO, SERCOM3, (void *)NULL);
     3a6:	2200      	movs	r2, #0
     3a8:	4904      	ldr	r1, [pc, #16]	; (3bc <TARGET_IO_init+0x1c>)
     3aa:	4805      	ldr	r0, [pc, #20]	; (3c0 <TARGET_IO_init+0x20>)
     3ac:	4b05      	ldr	r3, [pc, #20]	; (3c4 <TARGET_IO_init+0x24>)
     3ae:	4798      	blx	r3
	TARGET_IO_PORT_init();
     3b0:	4b05      	ldr	r3, [pc, #20]	; (3c8 <TARGET_IO_init+0x28>)
     3b2:	4798      	blx	r3
}
     3b4:	bd10      	pop	{r4, pc}
     3b6:	46c0      	nop			; (mov r8, r8)
     3b8:	00000381 	.word	0x00000381
     3bc:	42001400 	.word	0x42001400
     3c0:	2000012c 	.word	0x2000012c
     3c4:	00000cad 	.word	0x00000cad
     3c8:	00000341 	.word	0x00000341

000003cc <delay_driver_init>:

void delay_driver_init(void)
{
     3cc:	b510      	push	{r4, lr}
	delay_init(SysTick);
     3ce:	4802      	ldr	r0, [pc, #8]	; (3d8 <delay_driver_init+0xc>)
     3d0:	4b02      	ldr	r3, [pc, #8]	; (3dc <delay_driver_init+0x10>)
     3d2:	4798      	blx	r3
}
     3d4:	bd10      	pop	{r4, pc}
     3d6:	46c0      	nop			; (mov r8, r8)
     3d8:	e000e010 	.word	0xe000e010
     3dc:	00000581 	.word	0x00000581

000003e0 <PWM_1_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3e0:	4a07      	ldr	r2, [pc, #28]	; (400 <PWM_1_PORT_init+0x20>)
     3e2:	21c9      	movs	r1, #201	; 0xc9
     3e4:	5c53      	ldrb	r3, [r2, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     3e6:	2001      	movs	r0, #1
     3e8:	4383      	bics	r3, r0
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3ea:	4303      	orrs	r3, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3ec:	5453      	strb	r3, [r2, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3ee:	3915      	subs	r1, #21
     3f0:	5c53      	ldrb	r3, [r2, r1]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3f2:	300e      	adds	r0, #14
     3f4:	4003      	ands	r3, r0
	tmp |= PORT_PMUX_PMUXO(data);
     3f6:	3031      	adds	r0, #49	; 0x31
     3f8:	4303      	orrs	r3, r0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3fa:	5453      	strb	r3, [r2, r1]

void PWM_1_PORT_init(void)
{

	gpio_set_pin_function(PB09, PINMUX_PB09E_TC4_WO1);
}
     3fc:	4770      	bx	lr
     3fe:	46c0      	nop			; (mov r8, r8)
     400:	41004400 	.word	0x41004400

00000404 <PWM_1_CLOCK_init>:
     404:	4a04      	ldr	r2, [pc, #16]	; (418 <PWM_1_CLOCK_init+0x14>)
     406:	6a11      	ldr	r1, [r2, #32]
     408:	2380      	movs	r3, #128	; 0x80
     40a:	015b      	lsls	r3, r3, #5
     40c:	430b      	orrs	r3, r1
     40e:	6213      	str	r3, [r2, #32]
     410:	4a02      	ldr	r2, [pc, #8]	; (41c <PWM_1_CLOCK_init+0x18>)
     412:	4b03      	ldr	r3, [pc, #12]	; (420 <PWM_1_CLOCK_init+0x1c>)
     414:	805a      	strh	r2, [r3, #2]

void PWM_1_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, TC4);
	_gclk_enable_channel(TC4_GCLK_ID, CONF_GCLK_TC4_SRC);
}
     416:	4770      	bx	lr
     418:	40000400 	.word	0x40000400
     41c:	0000401c 	.word	0x0000401c
     420:	40000c00 	.word	0x40000c00

00000424 <PWM_1_init>:

void PWM_1_init(void)
{
     424:	b510      	push	{r4, lr}
	PWM_1_CLOCK_init();
     426:	4b06      	ldr	r3, [pc, #24]	; (440 <PWM_1_init+0x1c>)
     428:	4798      	blx	r3
	PWM_1_PORT_init();
     42a:	4b06      	ldr	r3, [pc, #24]	; (444 <PWM_1_init+0x20>)
     42c:	4798      	blx	r3
	pwm_init(&PWM_1, TC4, _tc_get_pwm());
     42e:	4b06      	ldr	r3, [pc, #24]	; (448 <PWM_1_init+0x24>)
     430:	4798      	blx	r3
     432:	0002      	movs	r2, r0
     434:	4905      	ldr	r1, [pc, #20]	; (44c <PWM_1_init+0x28>)
     436:	4806      	ldr	r0, [pc, #24]	; (450 <PWM_1_init+0x2c>)
     438:	4b06      	ldr	r3, [pc, #24]	; (454 <PWM_1_init+0x30>)
     43a:	4798      	blx	r3
}
     43c:	bd10      	pop	{r4, pc}
     43e:	46c0      	nop			; (mov r8, r8)
     440:	00000405 	.word	0x00000405
     444:	000003e1 	.word	0x000003e1
     448:	00001c5d 	.word	0x00001c5d
     44c:	42003000 	.word	0x42003000
     450:	20000138 	.word	0x20000138
     454:	00000875 	.word	0x00000875

00000458 <PWM_0_PORT_init>:

void PWM_0_PORT_init(void)
{
     458:	b530      	push	{r4, r5, lr}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     45a:	4b0e      	ldr	r3, [pc, #56]	; (494 <PWM_0_PORT_init+0x3c>)
     45c:	22c2      	movs	r2, #194	; 0xc2
     45e:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
     460:	2501      	movs	r5, #1
     462:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     464:	2401      	movs	r4, #1
     466:	4321      	orrs	r1, r4
     468:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     46a:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     46c:	20b1      	movs	r0, #177	; 0xb1
     46e:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     470:	3ab3      	subs	r2, #179	; 0xb3
     472:	4391      	bics	r1, r2
	tmp |= PORT_PMUX_PMUXE(data);
     474:	3a0b      	subs	r2, #11
     476:	4311      	orrs	r1, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     478:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     47a:	21c3      	movs	r1, #195	; 0xc3
     47c:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     47e:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     480:	4322      	orrs	r2, r4
     482:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     484:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     486:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     488:	39b4      	subs	r1, #180	; 0xb4
     48a:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     48c:	3131      	adds	r1, #49	; 0x31
     48e:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     490:	541a      	strb	r2, [r3, r0]

	gpio_set_pin_function(PB02, PINMUX_PB02E_TC6_WO0);

	gpio_set_pin_function(PB03, PINMUX_PB03E_TC6_WO1);
}
     492:	bd30      	pop	{r4, r5, pc}
     494:	41004400 	.word	0x41004400

00000498 <PWM_0_CLOCK_init>:
     498:	4a04      	ldr	r2, [pc, #16]	; (4ac <PWM_0_CLOCK_init+0x14>)
     49a:	6a11      	ldr	r1, [r2, #32]
     49c:	2380      	movs	r3, #128	; 0x80
     49e:	01db      	lsls	r3, r3, #7
     4a0:	430b      	orrs	r3, r1
     4a2:	6213      	str	r3, [r2, #32]
     4a4:	4a02      	ldr	r2, [pc, #8]	; (4b0 <PWM_0_CLOCK_init+0x18>)
     4a6:	4b03      	ldr	r3, [pc, #12]	; (4b4 <PWM_0_CLOCK_init+0x1c>)
     4a8:	805a      	strh	r2, [r3, #2]

void PWM_0_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, TC6);
	_gclk_enable_channel(TC6_GCLK_ID, CONF_GCLK_TC6_SRC);
}
     4aa:	4770      	bx	lr
     4ac:	40000400 	.word	0x40000400
     4b0:	0000401d 	.word	0x0000401d
     4b4:	40000c00 	.word	0x40000c00

000004b8 <PWM_0_init>:

void PWM_0_init(void)
{
     4b8:	b510      	push	{r4, lr}
	PWM_0_CLOCK_init();
     4ba:	4b06      	ldr	r3, [pc, #24]	; (4d4 <PWM_0_init+0x1c>)
     4bc:	4798      	blx	r3
	PWM_0_PORT_init();
     4be:	4b06      	ldr	r3, [pc, #24]	; (4d8 <PWM_0_init+0x20>)
     4c0:	4798      	blx	r3
	pwm_init(&PWM_0, TC6, _tc_get_pwm());
     4c2:	4b06      	ldr	r3, [pc, #24]	; (4dc <PWM_0_init+0x24>)
     4c4:	4798      	blx	r3
     4c6:	0002      	movs	r2, r0
     4c8:	4905      	ldr	r1, [pc, #20]	; (4e0 <PWM_0_init+0x28>)
     4ca:	4806      	ldr	r0, [pc, #24]	; (4e4 <PWM_0_init+0x2c>)
     4cc:	4b06      	ldr	r3, [pc, #24]	; (4e8 <PWM_0_init+0x30>)
     4ce:	4798      	blx	r3
}
     4d0:	bd10      	pop	{r4, pc}
     4d2:	46c0      	nop			; (mov r8, r8)
     4d4:	00000499 	.word	0x00000499
     4d8:	00000459 	.word	0x00000459
     4dc:	00001c5d 	.word	0x00001c5d
     4e0:	42003800 	.word	0x42003800
     4e4:	20000110 	.word	0x20000110
     4e8:	00000875 	.word	0x00000875

000004ec <system_init>:

void system_init(void)
{
     4ec:	b510      	push	{r4, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     4ee:	4b0f      	ldr	r3, [pc, #60]	; (52c <system_init+0x40>)
     4f0:	4798      	blx	r3
	init_mcu();

	EXTERNAL_IRQ_0_init();
     4f2:	4b0f      	ldr	r3, [pc, #60]	; (530 <system_init+0x44>)
     4f4:	4798      	blx	r3

	I2C_0_init();
     4f6:	4b0f      	ldr	r3, [pc, #60]	; (534 <system_init+0x48>)
     4f8:	4798      	blx	r3

	TARGET_IO_init();
     4fa:	4b0f      	ldr	r3, [pc, #60]	; (538 <system_init+0x4c>)
     4fc:	4798      	blx	r3

	delay_driver_init();
     4fe:	4b0f      	ldr	r3, [pc, #60]	; (53c <system_init+0x50>)
     500:	4798      	blx	r3
     502:	4a0f      	ldr	r2, [pc, #60]	; (540 <system_init+0x54>)
     504:	6a11      	ldr	r1, [r2, #32]
     506:	2380      	movs	r3, #128	; 0x80
     508:	011b      	lsls	r3, r3, #4
     50a:	430b      	orrs	r3, r1
     50c:	6213      	str	r3, [r2, #32]
     50e:	4a0d      	ldr	r2, [pc, #52]	; (544 <system_init+0x58>)
     510:	4b0d      	ldr	r3, [pc, #52]	; (548 <system_init+0x5c>)
     512:	805a      	strh	r2, [r3, #2]
	timer_init(&TIMER_0, TC3, _tc_get_timer());
     514:	4b0d      	ldr	r3, [pc, #52]	; (54c <system_init+0x60>)
     516:	4798      	blx	r3
     518:	0002      	movs	r2, r0
     51a:	490d      	ldr	r1, [pc, #52]	; (550 <system_init+0x64>)
     51c:	480d      	ldr	r0, [pc, #52]	; (554 <system_init+0x68>)
     51e:	4b0e      	ldr	r3, [pc, #56]	; (558 <system_init+0x6c>)
     520:	4798      	blx	r3

	TIMER_0_init();
	PWM_1_init();
     522:	4b0e      	ldr	r3, [pc, #56]	; (55c <system_init+0x70>)
     524:	4798      	blx	r3

	PWM_0_init();
     526:	4b0e      	ldr	r3, [pc, #56]	; (560 <system_init+0x74>)
     528:	4798      	blx	r3
}
     52a:	bd10      	pop	{r4, pc}
     52c:	00000e0d 	.word	0x00000e0d
     530:	00000211 	.word	0x00000211
     534:	00000319 	.word	0x00000319
     538:	000003a1 	.word	0x000003a1
     53c:	000003cd 	.word	0x000003cd
     540:	40000400 	.word	0x40000400
     544:	0000401b 	.word	0x0000401b
     548:	40000c00 	.word	0x40000c00
     54c:	00001c59 	.word	0x00001c59
     550:	42002c00 	.word	0x42002c00
     554:	20000174 	.word	0x20000174
     558:	00000a61 	.word	0x00000a61
     55c:	00000425 	.word	0x00000425
     560:	000004b9 	.word	0x000004b9

00000564 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     564:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
     568:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     56a:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     56c:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
     570:	4770      	bx	lr

00000572 <atomic_leave_critical>:
     572:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
     576:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     578:	f383 8810 	msr	PRIMASK, r3
}
     57c:	4770      	bx	lr
	...

00000580 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
     580:	b510      	push	{r4, lr}
	_delay_init(hardware = hw);
     582:	4b02      	ldr	r3, [pc, #8]	; (58c <delay_init+0xc>)
     584:	6018      	str	r0, [r3, #0]
     586:	4b02      	ldr	r3, [pc, #8]	; (590 <delay_init+0x10>)
     588:	4798      	blx	r3
}
     58a:	bd10      	pop	{r4, pc}
     58c:	200000c0 	.word	0x200000c0
     590:	0000189d 	.word	0x0000189d

00000594 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
     594:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
     596:	4b04      	ldr	r3, [pc, #16]	; (5a8 <delay_us+0x14>)
     598:	681c      	ldr	r4, [r3, #0]
     59a:	4b04      	ldr	r3, [pc, #16]	; (5ac <delay_us+0x18>)
     59c:	4798      	blx	r3
     59e:	0001      	movs	r1, r0
     5a0:	0020      	movs	r0, r4
     5a2:	4b03      	ldr	r3, [pc, #12]	; (5b0 <delay_us+0x1c>)
     5a4:	4798      	blx	r3
}
     5a6:	bd10      	pop	{r4, pc}
     5a8:	200000c0 	.word	0x200000c0
     5ac:	00000ded 	.word	0x00000ded
     5b0:	000018b1 	.word	0x000018b1

000005b4 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
     5b4:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
     5b6:	4b04      	ldr	r3, [pc, #16]	; (5c8 <delay_ms+0x14>)
     5b8:	681c      	ldr	r4, [r3, #0]
     5ba:	4b04      	ldr	r3, [pc, #16]	; (5cc <delay_ms+0x18>)
     5bc:	4798      	blx	r3
     5be:	0001      	movs	r1, r0
     5c0:	0020      	movs	r0, r4
     5c2:	4b03      	ldr	r3, [pc, #12]	; (5d0 <delay_ms+0x1c>)
     5c4:	4798      	blx	r3
}
     5c6:	bd10      	pop	{r4, pc}
     5c8:	200000c0 	.word	0x200000c0
     5cc:	00000e05 	.word	0x00000e05
     5d0:	000018b1 	.word	0x000018b1

000005d4 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
     5d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		middle = (upper + lower) >> 1;
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
     5d6:	4b13      	ldr	r3, [pc, #76]	; (624 <process_ext_irq+0x50>)
     5d8:	68d9      	ldr	r1, [r3, #12]
     5da:	4288      	cmp	r0, r1
     5dc:	d005      	beq.n	5ea <process_ext_irq+0x16>
     5de:	2201      	movs	r2, #1
     5e0:	2702      	movs	r7, #2
     5e2:	2400      	movs	r4, #0
     5e4:	26ff      	movs	r6, #255	; 0xff
     5e6:	001d      	movs	r5, r3
     5e8:	e016      	b.n	618 <process_ext_irq+0x44>
     5ea:	2301      	movs	r3, #1
			if (ext_irqs[middle].cb) {
     5ec:	00db      	lsls	r3, r3, #3
     5ee:	4a0d      	ldr	r2, [pc, #52]	; (624 <process_ext_irq+0x50>)
     5f0:	589b      	ldr	r3, [r3, r2]
     5f2:	2b00      	cmp	r3, #0
     5f4:	d000      	beq.n	5f8 <process_ext_irq+0x24>
				ext_irqs[middle].cb();
     5f6:	4798      	blx	r3
			lower = middle + 1;
		} else {
			upper = middle - 1;
		}
	}
}
     5f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			upper = middle - 1;
     5fa:	3a01      	subs	r2, #1
     5fc:	b2d7      	uxtb	r7, r2
	while (upper >= lower) {
     5fe:	42a7      	cmp	r7, r4
     600:	d3fa      	bcc.n	5f8 <process_ext_irq+0x24>
		middle = (upper + lower) >> 1;
     602:	193b      	adds	r3, r7, r4
     604:	105b      	asrs	r3, r3, #1
     606:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
     608:	2a01      	cmp	r2, #1
     60a:	d8f5      	bhi.n	5f8 <process_ext_irq+0x24>
     60c:	4033      	ands	r3, r6
		if (ext_irqs[middle].pin == pin) {
     60e:	00d9      	lsls	r1, r3, #3
     610:	1869      	adds	r1, r5, r1
     612:	6849      	ldr	r1, [r1, #4]
     614:	4281      	cmp	r1, r0
     616:	d0e9      	beq.n	5ec <process_ext_irq+0x18>
		if (ext_irqs[middle].pin < pin) {
     618:	4288      	cmp	r0, r1
     61a:	d9ee      	bls.n	5fa <process_ext_irq+0x26>
			lower = middle + 1;
     61c:	3201      	adds	r2, #1
     61e:	b2d4      	uxtb	r4, r2
     620:	e7ed      	b.n	5fe <process_ext_irq+0x2a>
     622:	46c0      	nop			; (mov r8, r8)
     624:	200000c4 	.word	0x200000c4

00000628 <ext_irq_init>:
{
     628:	b510      	push	{r4, lr}
		ext_irqs[i].pin = 0xFFFFFFFF;
     62a:	4b06      	ldr	r3, [pc, #24]	; (644 <ext_irq_init+0x1c>)
     62c:	2101      	movs	r1, #1
     62e:	4249      	negs	r1, r1
     630:	6059      	str	r1, [r3, #4]
		ext_irqs[i].cb  = NULL;
     632:	2200      	movs	r2, #0
     634:	601a      	str	r2, [r3, #0]
		ext_irqs[i].pin = 0xFFFFFFFF;
     636:	60d9      	str	r1, [r3, #12]
		ext_irqs[i].cb  = NULL;
     638:	609a      	str	r2, [r3, #8]
	return _ext_irq_init(process_ext_irq);
     63a:	4803      	ldr	r0, [pc, #12]	; (648 <ext_irq_init+0x20>)
     63c:	4b03      	ldr	r3, [pc, #12]	; (64c <ext_irq_init+0x24>)
     63e:	4798      	blx	r3
}
     640:	bd10      	pop	{r4, pc}
     642:	46c0      	nop			; (mov r8, r8)
     644:	200000c4 	.word	0x200000c4
     648:	000005d5 	.word	0x000005d5
     64c:	00000e3d 	.word	0x00000e3d

00000650 <ext_irq_register>:
{
     650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if (ext_irqs[i].pin == pin) {
     652:	4b2b      	ldr	r3, [pc, #172]	; (700 <ext_irq_register+0xb0>)
     654:	685b      	ldr	r3, [r3, #4]
     656:	4298      	cmp	r0, r3
     658:	d01a      	beq.n	690 <ext_irq_register+0x40>
     65a:	4b29      	ldr	r3, [pc, #164]	; (700 <ext_irq_register+0xb0>)
     65c:	68db      	ldr	r3, [r3, #12]
     65e:	4283      	cmp	r3, r0
     660:	d00d      	beq.n	67e <ext_irq_register+0x2e>
	if (NULL == cb) {
     662:	2900      	cmp	r1, #0
     664:	d023      	beq.n	6ae <ext_irq_register+0x5e>
			if (NULL == ext_irqs[i].cb) {
     666:	4b26      	ldr	r3, [pc, #152]	; (700 <ext_irq_register+0xb0>)
     668:	681b      	ldr	r3, [r3, #0]
     66a:	2200      	movs	r2, #0
     66c:	2b00      	cmp	r3, #0
     66e:	d023      	beq.n	6b8 <ext_irq_register+0x68>
     670:	4b23      	ldr	r3, [pc, #140]	; (700 <ext_irq_register+0xb0>)
     672:	689b      	ldr	r3, [r3, #8]
     674:	2b00      	cmp	r3, #0
     676:	d01d      	beq.n	6b4 <ext_irq_register+0x64>
		return ERR_INVALID_ARG;
     678:	200d      	movs	r0, #13
     67a:	4240      	negs	r0, r0
     67c:	e03e      	b.n	6fc <ext_irq_register+0xac>
		if (ext_irqs[i].pin == pin) {
     67e:	2301      	movs	r3, #1
			ext_irqs[i].cb = cb;
     680:	00db      	lsls	r3, r3, #3
     682:	4a1f      	ldr	r2, [pc, #124]	; (700 <ext_irq_register+0xb0>)
     684:	5099      	str	r1, [r3, r2]
	if (NULL == cb) {
     686:	2900      	cmp	r1, #0
     688:	d135      	bne.n	6f6 <ext_irq_register+0xa6>
		return _ext_irq_enable(pin, false);
     68a:	4b1e      	ldr	r3, [pc, #120]	; (704 <ext_irq_register+0xb4>)
     68c:	4798      	blx	r3
     68e:	e035      	b.n	6fc <ext_irq_register+0xac>
		if (ext_irqs[i].pin == pin) {
     690:	2300      	movs	r3, #0
     692:	e7f5      	b.n	680 <ext_irq_register+0x30>
			if ((ext_irqs[i].pin < ext_irqs[j].pin) && (ext_irqs[j].pin != 0xFFFFFFFF)) {
     694:	1c5c      	adds	r4, r3, #1
     696:	d01b      	beq.n	6d0 <ext_irq_register+0x80>
				struct ext_irq tmp = ext_irqs[j];
     698:	4d19      	ldr	r5, [pc, #100]	; (700 <ext_irq_register+0xb0>)
     69a:	682c      	ldr	r4, [r5, #0]
     69c:	46a4      	mov	ip, r4
				ext_irqs[j] = ext_irqs[i];
     69e:	00cc      	lsls	r4, r1, #3
     6a0:	192c      	adds	r4, r5, r4
     6a2:	ccc0      	ldmia	r4!, {r6, r7}
     6a4:	c5c0      	stmia	r5!, {r6, r7}
				ext_irqs[i] = tmp;
     6a6:	4664      	mov	r4, ip
     6a8:	6014      	str	r4, [r2, #0]
     6aa:	6053      	str	r3, [r2, #4]
     6ac:	e010      	b.n	6d0 <ext_irq_register+0x80>
			return ERR_INVALID_ARG;
     6ae:	200d      	movs	r0, #13
     6b0:	4240      	negs	r0, r0
     6b2:	e023      	b.n	6fc <ext_irq_register+0xac>
			if (NULL == ext_irqs[i].cb) {
     6b4:	2301      	movs	r3, #1
     6b6:	2201      	movs	r2, #1
				ext_irqs[i].cb  = cb;
     6b8:	4c11      	ldr	r4, [pc, #68]	; (700 <ext_irq_register+0xb0>)
     6ba:	00db      	lsls	r3, r3, #3
     6bc:	5119      	str	r1, [r3, r4]
				ext_irqs[i].pin = pin;
     6be:	18e3      	adds	r3, r4, r3
     6c0:	6058      	str	r0, [r3, #4]
			if ((ext_irqs[i].pin < ext_irqs[j].pin) && (ext_irqs[j].pin != 0xFFFFFFFF)) {
     6c2:	0011      	movs	r1, r2
				ext_irqs[i] = tmp;
     6c4:	00d2      	lsls	r2, r2, #3
     6c6:	18a2      	adds	r2, r4, r2
			if ((ext_irqs[i].pin < ext_irqs[j].pin) && (ext_irqs[j].pin != 0xFFFFFFFF)) {
     6c8:	6863      	ldr	r3, [r4, #4]
     6ca:	6854      	ldr	r4, [r2, #4]
     6cc:	42a3      	cmp	r3, r4
     6ce:	d8e1      	bhi.n	694 <ext_irq_register+0x44>
     6d0:	4b0b      	ldr	r3, [pc, #44]	; (700 <ext_irq_register+0xb0>)
     6d2:	68dc      	ldr	r4, [r3, #12]
     6d4:	00cd      	lsls	r5, r1, #3
     6d6:	195b      	adds	r3, r3, r5
     6d8:	685b      	ldr	r3, [r3, #4]
     6da:	42a3      	cmp	r3, r4
     6dc:	d20b      	bcs.n	6f6 <ext_irq_register+0xa6>
     6de:	1c63      	adds	r3, r4, #1
     6e0:	d009      	beq.n	6f6 <ext_irq_register+0xa6>
				struct ext_irq tmp = ext_irqs[j];
     6e2:	4b07      	ldr	r3, [pc, #28]	; (700 <ext_irq_register+0xb0>)
     6e4:	689e      	ldr	r6, [r3, #8]
				ext_irqs[j] = ext_irqs[i];
     6e6:	0029      	movs	r1, r5
     6e8:	001d      	movs	r5, r3
     6ea:	3508      	adds	r5, #8
     6ec:	1859      	adds	r1, r3, r1
     6ee:	c988      	ldmia	r1!, {r3, r7}
     6f0:	c588      	stmia	r5!, {r3, r7}
				ext_irqs[i] = tmp;
     6f2:	6016      	str	r6, [r2, #0]
     6f4:	6054      	str	r4, [r2, #4]
	return _ext_irq_enable(pin, true);
     6f6:	2101      	movs	r1, #1
     6f8:	4b02      	ldr	r3, [pc, #8]	; (704 <ext_irq_register+0xb4>)
     6fa:	4798      	blx	r3
}
     6fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     6fe:	46c0      	nop			; (mov r8, r8)
     700:	200000c4 	.word	0x200000c4
     704:	00000ed1 	.word	0x00000ed1

00000708 <ext_irq_enable>:
{
     708:	b510      	push	{r4, lr}
	return _ext_irq_enable(pin, true);
     70a:	2101      	movs	r1, #1
     70c:	4b01      	ldr	r3, [pc, #4]	; (714 <ext_irq_enable+0xc>)
     70e:	4798      	blx	r3
}
     710:	bd10      	pop	{r4, pc}
     712:	46c0      	nop			; (mov r8, r8)
     714:	00000ed1 	.word	0x00000ed1

00000718 <ext_irq_disable>:
{
     718:	b510      	push	{r4, lr}
	return _ext_irq_enable(pin, false);
     71a:	2100      	movs	r1, #0
     71c:	4b01      	ldr	r3, [pc, #4]	; (724 <ext_irq_disable+0xc>)
     71e:	4798      	blx	r3
}
     720:	bd10      	pop	{r4, pc}
     722:	46c0      	nop			; (mov r8, r8)
     724:	00000ed1 	.word	0x00000ed1

00000728 <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
     728:	b510      	push	{r4, lr}
     72a:	b084      	sub	sp, #16
     72c:	0014      	movs	r4, r2
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
     72e:	ab01      	add	r3, sp, #4
     730:	3814      	subs	r0, #20
     732:	8b82      	ldrh	r2, [r0, #28]
     734:	801a      	strh	r2, [r3, #0]
	msg.len    = n;
     736:	9402      	str	r4, [sp, #8]
	msg.flags  = I2C_M_STOP;
     738:	4a05      	ldr	r2, [pc, #20]	; (750 <i2c_m_sync_write+0x28>)
     73a:	805a      	strh	r2, [r3, #2]
	msg.buffer = (uint8_t *)buf;
     73c:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     73e:	0019      	movs	r1, r3
     740:	4b04      	ldr	r3, [pc, #16]	; (754 <i2c_m_sync_write+0x2c>)
     742:	4798      	blx	r3

	if (ret) {
     744:	2800      	cmp	r0, #0
     746:	d100      	bne.n	74a <i2c_m_sync_write+0x22>
		return ret;
	}

	return n;
     748:	0020      	movs	r0, r4
}
     74a:	b004      	add	sp, #16
     74c:	bd10      	pop	{r4, pc}
     74e:	46c0      	nop			; (mov r8, r8)
     750:	ffff8000 	.word	0xffff8000
     754:	0000130d 	.word	0x0000130d

00000758 <i2c_m_sync_read>:
{
     758:	b510      	push	{r4, lr}
     75a:	b084      	sub	sp, #16
     75c:	0014      	movs	r4, r2
	msg.addr   = i2c->slave_addr;
     75e:	ab01      	add	r3, sp, #4
     760:	3814      	subs	r0, #20
     762:	8b82      	ldrh	r2, [r0, #28]
     764:	801a      	strh	r2, [r3, #0]
	msg.len    = n;
     766:	9402      	str	r4, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
     768:	4a05      	ldr	r2, [pc, #20]	; (780 <i2c_m_sync_read+0x28>)
     76a:	805a      	strh	r2, [r3, #2]
	msg.buffer = buf;
     76c:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     76e:	0019      	movs	r1, r3
     770:	4b04      	ldr	r3, [pc, #16]	; (784 <i2c_m_sync_read+0x2c>)
     772:	4798      	blx	r3
	if (ret) {
     774:	2800      	cmp	r0, #0
     776:	d100      	bne.n	77a <i2c_m_sync_read+0x22>
	return n;
     778:	0020      	movs	r0, r4
}
     77a:	b004      	add	sp, #16
     77c:	bd10      	pop	{r4, pc}
     77e:	46c0      	nop			; (mov r8, r8)
     780:	ffff8001 	.word	0xffff8001
     784:	0000130d 	.word	0x0000130d

00000788 <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
     788:	b570      	push	{r4, r5, r6, lr}
     78a:	0004      	movs	r4, r0
     78c:	000d      	movs	r5, r1
	int32_t init_status;
	ASSERT(i2c);
     78e:	1e43      	subs	r3, r0, #1
     790:	4198      	sbcs	r0, r3
     792:	b2c0      	uxtb	r0, r0
     794:	225e      	movs	r2, #94	; 0x5e
     796:	4907      	ldr	r1, [pc, #28]	; (7b4 <i2c_m_sync_init+0x2c>)
     798:	4b07      	ldr	r3, [pc, #28]	; (7b8 <i2c_m_sync_init+0x30>)
     79a:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
     79c:	0029      	movs	r1, r5
     79e:	0020      	movs	r0, r4
     7a0:	4b06      	ldr	r3, [pc, #24]	; (7bc <i2c_m_sync_init+0x34>)
     7a2:	4798      	blx	r3
	if (init_status) {
     7a4:	2800      	cmp	r0, #0
     7a6:	d103      	bne.n	7b0 <i2c_m_sync_init+0x28>
		return init_status;
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
     7a8:	4b05      	ldr	r3, [pc, #20]	; (7c0 <i2c_m_sync_init+0x38>)
     7aa:	61a3      	str	r3, [r4, #24]
	i2c->io.write = i2c_m_sync_write;
     7ac:	4b05      	ldr	r3, [pc, #20]	; (7c4 <i2c_m_sync_init+0x3c>)
     7ae:	6163      	str	r3, [r4, #20]

	return ERR_NONE;
}
     7b0:	bd70      	pop	{r4, r5, r6, pc}
     7b2:	46c0      	nop			; (mov r8, r8)
     7b4:	00004b80 	.word	0x00004b80
     7b8:	00000d25 	.word	0x00000d25
     7bc:	00001259 	.word	0x00001259
     7c0:	00000759 	.word	0x00000759
     7c4:	00000729 	.word	0x00000729

000007c8 <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
     7c8:	b510      	push	{r4, lr}
	return _i2c_m_sync_enable(&i2c->device);
     7ca:	4b01      	ldr	r3, [pc, #4]	; (7d0 <i2c_m_sync_enable+0x8>)
     7cc:	4798      	blx	r3
}
     7ce:	bd10      	pop	{r4, pc}
     7d0:	00001289 	.word	0x00001289

000007d4 <i2c_m_sync_set_slaveaddr>:
/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
     7d4:	0589      	lsls	r1, r1, #22
     7d6:	0d89      	lsrs	r1, r1, #22
     7d8:	2380      	movs	r3, #128	; 0x80
     7da:	00db      	lsls	r3, r3, #3
     7dc:	401a      	ands	r2, r3
     7de:	430a      	orrs	r2, r1
     7e0:	8382      	strh	r2, [r0, #28]
}
     7e2:	0010      	movs	r0, r2
     7e4:	4770      	bx	lr
	...

000007e8 <i2c_m_sync_transfer>:

/**
 * \brief Sync version of i2c transfer command
 */
int32_t i2c_m_sync_transfer(struct i2c_m_sync_desc *const i2c, struct _i2c_m_msg *msg)
{
     7e8:	b510      	push	{r4, lr}
	return _i2c_m_sync_transfer(&i2c->device, msg);
     7ea:	4b01      	ldr	r3, [pc, #4]	; (7f0 <i2c_m_sync_transfer+0x8>)
     7ec:	4798      	blx	r3
}
     7ee:	bd10      	pop	{r4, pc}
     7f0:	0000130d 	.word	0x0000130d

000007f4 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     7f4:	b570      	push	{r4, r5, r6, lr}
     7f6:	0006      	movs	r6, r0
     7f8:	000c      	movs	r4, r1
     7fa:	0015      	movs	r5, r2
	ASSERT(io_descr && buf);
     7fc:	2800      	cmp	r0, #0
     7fe:	d00d      	beq.n	81c <io_write+0x28>
     800:	0008      	movs	r0, r1
     802:	1e43      	subs	r3, r0, #1
     804:	4198      	sbcs	r0, r3
     806:	b2c0      	uxtb	r0, r0
     808:	2234      	movs	r2, #52	; 0x34
     80a:	4905      	ldr	r1, [pc, #20]	; (820 <io_write+0x2c>)
     80c:	4b05      	ldr	r3, [pc, #20]	; (824 <io_write+0x30>)
     80e:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     810:	6833      	ldr	r3, [r6, #0]
     812:	002a      	movs	r2, r5
     814:	0021      	movs	r1, r4
     816:	0030      	movs	r0, r6
     818:	4798      	blx	r3
}
     81a:	bd70      	pop	{r4, r5, r6, pc}
     81c:	2000      	movs	r0, #0
     81e:	e7f3      	b.n	808 <io_write+0x14>
     820:	00004b9c 	.word	0x00004b9c
     824:	00000d25 	.word	0x00000d25

00000828 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     828:	b570      	push	{r4, r5, r6, lr}
     82a:	0006      	movs	r6, r0
     82c:	000c      	movs	r4, r1
     82e:	0015      	movs	r5, r2
	ASSERT(io_descr && buf);
     830:	2800      	cmp	r0, #0
     832:	d00d      	beq.n	850 <io_read+0x28>
     834:	0008      	movs	r0, r1
     836:	1e43      	subs	r3, r0, #1
     838:	4198      	sbcs	r0, r3
     83a:	b2c0      	uxtb	r0, r0
     83c:	223d      	movs	r2, #61	; 0x3d
     83e:	4905      	ldr	r1, [pc, #20]	; (854 <io_read+0x2c>)
     840:	4b05      	ldr	r3, [pc, #20]	; (858 <io_read+0x30>)
     842:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
     844:	6873      	ldr	r3, [r6, #4]
     846:	002a      	movs	r2, r5
     848:	0021      	movs	r1, r4
     84a:	0030      	movs	r0, r6
     84c:	4798      	blx	r3
}
     84e:	bd70      	pop	{r4, r5, r6, pc}
     850:	2000      	movs	r0, #0
     852:	e7f3      	b.n	83c <io_read+0x14>
     854:	00004b9c 	.word	0x00004b9c
     858:	00000d25 	.word	0x00000d25

0000085c <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
     85c:	b510      	push	{r4, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
     85e:	6943      	ldr	r3, [r0, #20]
     860:	2b00      	cmp	r3, #0
     862:	d000      	beq.n	866 <pwm_period_expired+0xa>
		descr->pwm_cb.period(descr);
     864:	4798      	blx	r3
	}
}
     866:	bd10      	pop	{r4, pc}

00000868 <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
     868:	b510      	push	{r4, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
     86a:	6983      	ldr	r3, [r0, #24]
     86c:	2b00      	cmp	r3, #0
     86e:	d000      	beq.n	872 <pwm_detect_fault+0xa>
		descr->pwm_cb.error(descr);
     870:	4798      	blx	r3
	}
}
     872:	bd10      	pop	{r4, pc}

00000874 <pwm_init>:
{
     874:	b570      	push	{r4, r5, r6, lr}
     876:	0005      	movs	r5, r0
     878:	000c      	movs	r4, r1
	ASSERT(descr && hw);
     87a:	2800      	cmp	r0, #0
     87c:	d011      	beq.n	8a2 <pwm_init+0x2e>
     87e:	0008      	movs	r0, r1
     880:	1e43      	subs	r3, r0, #1
     882:	4198      	sbcs	r0, r3
     884:	b2c0      	uxtb	r0, r0
     886:	2233      	movs	r2, #51	; 0x33
     888:	4907      	ldr	r1, [pc, #28]	; (8a8 <pwm_init+0x34>)
     88a:	4b08      	ldr	r3, [pc, #32]	; (8ac <pwm_init+0x38>)
     88c:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
     88e:	0021      	movs	r1, r4
     890:	0028      	movs	r0, r5
     892:	4b07      	ldr	r3, [pc, #28]	; (8b0 <pwm_init+0x3c>)
     894:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
     896:	4b07      	ldr	r3, [pc, #28]	; (8b4 <pwm_init+0x40>)
     898:	602b      	str	r3, [r5, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
     89a:	4b07      	ldr	r3, [pc, #28]	; (8b8 <pwm_init+0x44>)
     89c:	606b      	str	r3, [r5, #4]
}
     89e:	2000      	movs	r0, #0
     8a0:	bd70      	pop	{r4, r5, r6, pc}
     8a2:	2000      	movs	r0, #0
     8a4:	e7ef      	b.n	886 <pwm_init+0x12>
     8a6:	46c0      	nop			; (mov r8, r8)
     8a8:	00004bb0 	.word	0x00004bb0
     8ac:	00000d25 	.word	0x00000d25
     8b0:	00001ac9 	.word	0x00001ac9
     8b4:	0000085d 	.word	0x0000085d
     8b8:	00000869 	.word	0x00000869

000008bc <pwm_enable>:
{
     8bc:	b510      	push	{r4, lr}
     8be:	0004      	movs	r4, r0
	ASSERT(descr);
     8c0:	1e43      	subs	r3, r0, #1
     8c2:	4198      	sbcs	r0, r3
     8c4:	b2c0      	uxtb	r0, r0
     8c6:	224a      	movs	r2, #74	; 0x4a
     8c8:	4907      	ldr	r1, [pc, #28]	; (8e8 <pwm_enable+0x2c>)
     8ca:	4b08      	ldr	r3, [pc, #32]	; (8ec <pwm_enable+0x30>)
     8cc:	4798      	blx	r3
	if (_pwm_is_enabled(&descr->device)) {
     8ce:	0020      	movs	r0, r4
     8d0:	4b07      	ldr	r3, [pc, #28]	; (8f0 <pwm_enable+0x34>)
     8d2:	4798      	blx	r3
     8d4:	2800      	cmp	r0, #0
     8d6:	d104      	bne.n	8e2 <pwm_enable+0x26>
	_pwm_enable(&descr->device);
     8d8:	0020      	movs	r0, r4
     8da:	4b06      	ldr	r3, [pc, #24]	; (8f4 <pwm_enable+0x38>)
     8dc:	4798      	blx	r3
	return ERR_NONE;
     8de:	2000      	movs	r0, #0
}
     8e0:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
     8e2:	2011      	movs	r0, #17
     8e4:	4240      	negs	r0, r0
     8e6:	e7fb      	b.n	8e0 <pwm_enable+0x24>
     8e8:	00004bb0 	.word	0x00004bb0
     8ec:	00000d25 	.word	0x00000d25
     8f0:	00001c4f 	.word	0x00001c4f
     8f4:	00001be1 	.word	0x00001be1

000008f8 <pwm_disable>:
{
     8f8:	b510      	push	{r4, lr}
     8fa:	0004      	movs	r4, r0
	ASSERT(descr);
     8fc:	1e43      	subs	r3, r0, #1
     8fe:	4198      	sbcs	r0, r3
     900:	b2c0      	uxtb	r0, r0
     902:	2258      	movs	r2, #88	; 0x58
     904:	4907      	ldr	r1, [pc, #28]	; (924 <pwm_disable+0x2c>)
     906:	4b08      	ldr	r3, [pc, #32]	; (928 <pwm_disable+0x30>)
     908:	4798      	blx	r3
	if (!_pwm_is_enabled(&descr->device)) {
     90a:	0020      	movs	r0, r4
     90c:	4b07      	ldr	r3, [pc, #28]	; (92c <pwm_disable+0x34>)
     90e:	4798      	blx	r3
     910:	2800      	cmp	r0, #0
     912:	d004      	beq.n	91e <pwm_disable+0x26>
	_pwm_disable(&descr->device);
     914:	0020      	movs	r0, r4
     916:	4b06      	ldr	r3, [pc, #24]	; (930 <pwm_disable+0x38>)
     918:	4798      	blx	r3
	return ERR_NONE;
     91a:	2000      	movs	r0, #0
}
     91c:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
     91e:	2011      	movs	r0, #17
     920:	4240      	negs	r0, r0
     922:	e7fb      	b.n	91c <pwm_disable+0x24>
     924:	00004bb0 	.word	0x00004bb0
     928:	00000d25 	.word	0x00000d25
     92c:	00001c4f 	.word	0x00001c4f
     930:	00001bf9 	.word	0x00001bf9

00000934 <pwm_set_parameters>:
{
     934:	b570      	push	{r4, r5, r6, lr}
     936:	0004      	movs	r4, r0
     938:	000d      	movs	r5, r1
     93a:	0016      	movs	r6, r2
	ASSERT(descr);
     93c:	1e43      	subs	r3, r0, #1
     93e:	4198      	sbcs	r0, r3
     940:	b2c0      	uxtb	r0, r0
     942:	227c      	movs	r2, #124	; 0x7c
     944:	4904      	ldr	r1, [pc, #16]	; (958 <pwm_set_parameters+0x24>)
     946:	4b05      	ldr	r3, [pc, #20]	; (95c <pwm_set_parameters+0x28>)
     948:	4798      	blx	r3
	_pwm_set_param(&descr->device, period, duty_cycle);
     94a:	0032      	movs	r2, r6
     94c:	0029      	movs	r1, r5
     94e:	0020      	movs	r0, r4
     950:	4b03      	ldr	r3, [pc, #12]	; (960 <pwm_set_parameters+0x2c>)
     952:	4798      	blx	r3
}
     954:	2000      	movs	r0, #0
     956:	bd70      	pop	{r4, r5, r6, pc}
     958:	00004bb0 	.word	0x00004bb0
     95c:	00000d25 	.word	0x00000d25
     960:	00001c05 	.word	0x00001c05

00000964 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
     964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     966:	46ce      	mov	lr, r9
     968:	4647      	mov	r7, r8
     96a:	b580      	push	{r7, lr}
     96c:	4681      	mov	r9, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
     96e:	6803      	ldr	r3, [r0, #0]
     970:	469c      	mov	ip, r3
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
     972:	2b00      	cmp	r3, #0
     974:	d005      	beq.n	982 <timer_add_timer_task+0x1e>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
     976:	688e      	ldr	r6, [r1, #8]
     978:	001c      	movs	r4, r3
     97a:	2500      	movs	r5, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
     97c:	2701      	movs	r7, #1
     97e:	1abf      	subs	r7, r7, r2
     980:	e00d      	b.n	99e <timer_add_timer_task+0x3a>
		list_insert_as_head(list, new_task);
     982:	4b12      	ldr	r3, [pc, #72]	; (9cc <timer_add_timer_task+0x68>)
     984:	4798      	blx	r3
		return;
     986:	e018      	b.n	9ba <timer_add_timer_task+0x56>
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
     988:	18fb      	adds	r3, r7, r3
     98a:	68a0      	ldr	r0, [r4, #8]
     98c:	4680      	mov	r8, r0
     98e:	4443      	add	r3, r8
		if (time_left >= new_task->interval)
     990:	42b3      	cmp	r3, r6
     992:	d20c      	bcs.n	9ae <timer_add_timer_task+0x4a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
     994:	6823      	ldr	r3, [r4, #0]
     996:	0025      	movs	r5, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
     998:	2b00      	cmp	r3, #0
     99a:	d00b      	beq.n	9b4 <timer_add_timer_task+0x50>
     99c:	001c      	movs	r4, r3
		if (it->time_label <= time) {
     99e:	6863      	ldr	r3, [r4, #4]
     9a0:	4293      	cmp	r3, r2
     9a2:	d8f1      	bhi.n	988 <timer_add_timer_task+0x24>
			time_left = it->interval - (time - it->time_label);
     9a4:	68a0      	ldr	r0, [r4, #8]
     9a6:	4680      	mov	r8, r0
     9a8:	4443      	add	r3, r8
     9aa:	1a9b      	subs	r3, r3, r2
     9ac:	e7f0      	b.n	990 <timer_add_timer_task+0x2c>
			break;
		prev = it;
	}

	if (it == head) {
     9ae:	45a4      	cmp	ip, r4
     9b0:	d007      	beq.n	9c2 <timer_add_timer_task+0x5e>
     9b2:	002c      	movs	r4, r5
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
     9b4:	0020      	movs	r0, r4
     9b6:	4b06      	ldr	r3, [pc, #24]	; (9d0 <timer_add_timer_task+0x6c>)
     9b8:	4798      	blx	r3
	}
}
     9ba:	bc0c      	pop	{r2, r3}
     9bc:	4690      	mov	r8, r2
     9be:	4699      	mov	r9, r3
     9c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
     9c2:	4648      	mov	r0, r9
     9c4:	4b01      	ldr	r3, [pc, #4]	; (9cc <timer_add_timer_task+0x68>)
     9c6:	4798      	blx	r3
     9c8:	e7f7      	b.n	9ba <timer_add_timer_task+0x56>
     9ca:	46c0      	nop			; (mov r8, r8)
     9cc:	00000d51 	.word	0x00000d51
     9d0:	00000d7d 	.word	0x00000d7d

000009d4 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
     9d4:	b5f0      	push	{r4, r5, r6, r7, lr}
     9d6:	46c6      	mov	lr, r8
     9d8:	b500      	push	{lr}
     9da:	b082      	sub	sp, #8
     9dc:	0007      	movs	r7, r0
	return (void *)list->head;
     9de:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
     9e0:	6903      	ldr	r3, [r0, #16]
     9e2:	3301      	adds	r3, #1
     9e4:	4698      	mov	r8, r3
     9e6:	6103      	str	r3, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
     9e8:	7e03      	ldrb	r3, [r0, #24]
     9ea:	07db      	lsls	r3, r3, #31
     9ec:	d411      	bmi.n	a12 <timer_process_counted+0x3e>
     9ee:	7e03      	ldrb	r3, [r0, #24]
     9f0:	079b      	lsls	r3, r3, #30
     9f2:	d40e      	bmi.n	a12 <timer_process_counted+0x3e>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
     9f4:	2c00      	cmp	r4, #0
     9f6:	d010      	beq.n	a1a <timer_process_counted+0x46>
     9f8:	4643      	mov	r3, r8
     9fa:	6862      	ldr	r2, [r4, #4]
     9fc:	1a9b      	subs	r3, r3, r2
     9fe:	68a2      	ldr	r2, [r4, #8]
     a00:	4293      	cmp	r3, r2
     a02:	d30a      	bcc.n	a1a <timer_process_counted+0x46>
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
     a04:	2314      	movs	r3, #20
     a06:	469c      	mov	ip, r3
     a08:	4484      	add	ip, r0
     a0a:	4663      	mov	r3, ip
     a0c:	9301      	str	r3, [sp, #4]
     a0e:	4e12      	ldr	r6, [pc, #72]	; (a58 <timer_process_counted+0x84>)
     a10:	e014      	b.n	a3c <timer_process_counted+0x68>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
     a12:	7e3b      	ldrb	r3, [r7, #24]
     a14:	2202      	movs	r2, #2
     a16:	4313      	orrs	r3, r2
     a18:	763b      	strb	r3, [r7, #24]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
	}
}
     a1a:	b002      	add	sp, #8
     a1c:	bc04      	pop	{r2}
     a1e:	4690      	mov	r8, r2
     a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a22:	697d      	ldr	r5, [r7, #20]
		tmp->cb(tmp);
     a24:	68e3      	ldr	r3, [r4, #12]
     a26:	0020      	movs	r0, r4
     a28:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
     a2a:	2d00      	cmp	r5, #0
     a2c:	d0f5      	beq.n	a1a <timer_process_counted+0x46>
		it = (struct timer_task *)list_get_head(&timer->tasks);
     a2e:	002c      	movs	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
     a30:	4643      	mov	r3, r8
     a32:	686a      	ldr	r2, [r5, #4]
     a34:	1a9b      	subs	r3, r3, r2
     a36:	68aa      	ldr	r2, [r5, #8]
     a38:	4293      	cmp	r3, r2
     a3a:	d3ee      	bcc.n	a1a <timer_process_counted+0x46>
		list_remove_head(&timer->tasks);
     a3c:	9801      	ldr	r0, [sp, #4]
     a3e:	47b0      	blx	r6
		if (TIMER_TASK_REPEAT == tmp->mode) {
     a40:	7c23      	ldrb	r3, [r4, #16]
     a42:	2b01      	cmp	r3, #1
     a44:	d1ed      	bne.n	a22 <timer_process_counted+0x4e>
			tmp->time_label = time;
     a46:	4643      	mov	r3, r8
     a48:	6063      	str	r3, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
     a4a:	4642      	mov	r2, r8
     a4c:	0021      	movs	r1, r4
     a4e:	9801      	ldr	r0, [sp, #4]
     a50:	4b02      	ldr	r3, [pc, #8]	; (a5c <timer_process_counted+0x88>)
     a52:	4798      	blx	r3
     a54:	e7e5      	b.n	a22 <timer_process_counted+0x4e>
     a56:	46c0      	nop			; (mov r8, r8)
     a58:	00000d85 	.word	0x00000d85
     a5c:	00000965 	.word	0x00000965

00000a60 <timer_init>:
{
     a60:	b570      	push	{r4, r5, r6, lr}
     a62:	0005      	movs	r5, r0
     a64:	000c      	movs	r4, r1
	ASSERT(descr && hw);
     a66:	2800      	cmp	r0, #0
     a68:	d011      	beq.n	a8e <timer_init+0x2e>
     a6a:	0008      	movs	r0, r1
     a6c:	1e43      	subs	r3, r0, #1
     a6e:	4198      	sbcs	r0, r3
     a70:	b2c0      	uxtb	r0, r0
     a72:	223b      	movs	r2, #59	; 0x3b
     a74:	4907      	ldr	r1, [pc, #28]	; (a94 <timer_init+0x34>)
     a76:	4b08      	ldr	r3, [pc, #32]	; (a98 <timer_init+0x38>)
     a78:	4798      	blx	r3
	_timer_init(&descr->device, hw);
     a7a:	0021      	movs	r1, r4
     a7c:	0028      	movs	r0, r5
     a7e:	4b07      	ldr	r3, [pc, #28]	; (a9c <timer_init+0x3c>)
     a80:	4798      	blx	r3
	descr->time                           = 0;
     a82:	2300      	movs	r3, #0
     a84:	612b      	str	r3, [r5, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
     a86:	4b06      	ldr	r3, [pc, #24]	; (aa0 <timer_init+0x40>)
     a88:	602b      	str	r3, [r5, #0]
}
     a8a:	2000      	movs	r0, #0
     a8c:	bd70      	pop	{r4, r5, r6, pc}
     a8e:	2000      	movs	r0, #0
     a90:	e7ef      	b.n	a72 <timer_init+0x12>
     a92:	46c0      	nop			; (mov r8, r8)
     a94:	00004bc8 	.word	0x00004bc8
     a98:	00000d25 	.word	0x00000d25
     a9c:	00001989 	.word	0x00001989
     aa0:	000009d5 	.word	0x000009d5

00000aa4 <timer_start>:
{
     aa4:	b510      	push	{r4, lr}
     aa6:	0004      	movs	r4, r0
	ASSERT(descr);
     aa8:	1e43      	subs	r3, r0, #1
     aaa:	4198      	sbcs	r0, r3
     aac:	b2c0      	uxtb	r0, r0
     aae:	2253      	movs	r2, #83	; 0x53
     ab0:	4907      	ldr	r1, [pc, #28]	; (ad0 <timer_start+0x2c>)
     ab2:	4b08      	ldr	r3, [pc, #32]	; (ad4 <timer_start+0x30>)
     ab4:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
     ab6:	0020      	movs	r0, r4
     ab8:	4b07      	ldr	r3, [pc, #28]	; (ad8 <timer_start+0x34>)
     aba:	4798      	blx	r3
     abc:	2800      	cmp	r0, #0
     abe:	d104      	bne.n	aca <timer_start+0x26>
	_timer_start(&descr->device);
     ac0:	0020      	movs	r0, r4
     ac2:	4b06      	ldr	r3, [pc, #24]	; (adc <timer_start+0x38>)
     ac4:	4798      	blx	r3
	return ERR_NONE;
     ac6:	2000      	movs	r0, #0
}
     ac8:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
     aca:	2011      	movs	r0, #17
     acc:	4240      	negs	r0, r0
     ace:	e7fb      	b.n	ac8 <timer_start+0x24>
     ad0:	00004bc8 	.word	0x00004bc8
     ad4:	00000d25 	.word	0x00000d25
     ad8:	00001c45 	.word	0x00001c45
     adc:	00001bd5 	.word	0x00001bd5

00000ae0 <timer_stop>:
{
     ae0:	b510      	push	{r4, lr}
     ae2:	0004      	movs	r4, r0
	ASSERT(descr);
     ae4:	1e43      	subs	r3, r0, #1
     ae6:	4198      	sbcs	r0, r3
     ae8:	b2c0      	uxtb	r0, r0
     aea:	2261      	movs	r2, #97	; 0x61
     aec:	4907      	ldr	r1, [pc, #28]	; (b0c <timer_stop+0x2c>)
     aee:	4b08      	ldr	r3, [pc, #32]	; (b10 <timer_stop+0x30>)
     af0:	4798      	blx	r3
	if (!_timer_is_started(&descr->device)) {
     af2:	0020      	movs	r0, r4
     af4:	4b07      	ldr	r3, [pc, #28]	; (b14 <timer_stop+0x34>)
     af6:	4798      	blx	r3
     af8:	2800      	cmp	r0, #0
     afa:	d004      	beq.n	b06 <timer_stop+0x26>
	_timer_stop(&descr->device);
     afc:	0020      	movs	r0, r4
     afe:	4b06      	ldr	r3, [pc, #24]	; (b18 <timer_stop+0x38>)
     b00:	4798      	blx	r3
	return ERR_NONE;
     b02:	2000      	movs	r0, #0
}
     b04:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
     b06:	2011      	movs	r0, #17
     b08:	4240      	negs	r0, r0
     b0a:	e7fb      	b.n	b04 <timer_stop+0x24>
     b0c:	00004bc8 	.word	0x00004bc8
     b10:	00000d25 	.word	0x00000d25
     b14:	00001c45 	.word	0x00001c45
     b18:	00001bed 	.word	0x00001bed

00000b1c <timer_add_task>:
{
     b1c:	b570      	push	{r4, r5, r6, lr}
     b1e:	b082      	sub	sp, #8
     b20:	0004      	movs	r4, r0
     b22:	000d      	movs	r5, r1
	ASSERT(descr && task);
     b24:	2800      	cmp	r0, #0
     b26:	d024      	beq.n	b72 <timer_add_task+0x56>
     b28:	0008      	movs	r0, r1
     b2a:	1e43      	subs	r3, r0, #1
     b2c:	4198      	sbcs	r0, r3
     b2e:	b2c0      	uxtb	r0, r0
     b30:	227a      	movs	r2, #122	; 0x7a
     b32:	491e      	ldr	r1, [pc, #120]	; (bac <timer_add_task+0x90>)
     b34:	4b1e      	ldr	r3, [pc, #120]	; (bb0 <timer_add_task+0x94>)
     b36:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
     b38:	7e23      	ldrb	r3, [r4, #24]
     b3a:	2201      	movs	r2, #1
     b3c:	4313      	orrs	r3, r2
     b3e:	7623      	strb	r3, [r4, #24]
	if (is_list_element(&descr->tasks, task)) {
     b40:	0026      	movs	r6, r4
     b42:	3614      	adds	r6, #20
     b44:	0029      	movs	r1, r5
     b46:	0030      	movs	r0, r6
     b48:	4b1a      	ldr	r3, [pc, #104]	; (bb4 <timer_add_task+0x98>)
     b4a:	4798      	blx	r3
     b4c:	2800      	cmp	r0, #0
     b4e:	d112      	bne.n	b76 <timer_add_task+0x5a>
	task->time_label = descr->time;
     b50:	6923      	ldr	r3, [r4, #16]
     b52:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
     b54:	6922      	ldr	r2, [r4, #16]
     b56:	0029      	movs	r1, r5
     b58:	0030      	movs	r0, r6
     b5a:	4b17      	ldr	r3, [pc, #92]	; (bb8 <timer_add_task+0x9c>)
     b5c:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
     b5e:	7e23      	ldrb	r3, [r4, #24]
     b60:	2201      	movs	r2, #1
     b62:	4393      	bics	r3, r2
     b64:	7623      	strb	r3, [r4, #24]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
     b66:	7e23      	ldrb	r3, [r4, #24]
	return ERR_NONE;
     b68:	2000      	movs	r0, #0
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
     b6a:	079b      	lsls	r3, r3, #30
     b6c:	d40f      	bmi.n	b8e <timer_add_task+0x72>
}
     b6e:	b002      	add	sp, #8
     b70:	bd70      	pop	{r4, r5, r6, pc}
     b72:	2000      	movs	r0, #0
     b74:	e7dc      	b.n	b30 <timer_add_task+0x14>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
     b76:	7e23      	ldrb	r3, [r4, #24]
     b78:	2201      	movs	r2, #1
     b7a:	4393      	bics	r3, r2
     b7c:	7623      	strb	r3, [r4, #24]
		ASSERT(false);
     b7e:	327e      	adds	r2, #126	; 0x7e
     b80:	490a      	ldr	r1, [pc, #40]	; (bac <timer_add_task+0x90>)
     b82:	2000      	movs	r0, #0
     b84:	4b0a      	ldr	r3, [pc, #40]	; (bb0 <timer_add_task+0x94>)
     b86:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
     b88:	2012      	movs	r0, #18
     b8a:	4240      	negs	r0, r0
     b8c:	e7ef      	b.n	b6e <timer_add_task+0x52>
		CRITICAL_SECTION_ENTER()
     b8e:	a801      	add	r0, sp, #4
     b90:	4b0a      	ldr	r3, [pc, #40]	; (bbc <timer_add_task+0xa0>)
     b92:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
     b94:	7e23      	ldrb	r3, [r4, #24]
     b96:	2202      	movs	r2, #2
     b98:	4393      	bics	r3, r2
     b9a:	7623      	strb	r3, [r4, #24]
		_timer_set_irq(&descr->device);
     b9c:	0020      	movs	r0, r4
     b9e:	4b08      	ldr	r3, [pc, #32]	; (bc0 <timer_add_task+0xa4>)
     ba0:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
     ba2:	a801      	add	r0, sp, #4
     ba4:	4b07      	ldr	r3, [pc, #28]	; (bc4 <timer_add_task+0xa8>)
     ba6:	4798      	blx	r3
	return ERR_NONE;
     ba8:	2000      	movs	r0, #0
     baa:	e7e0      	b.n	b6e <timer_add_task+0x52>
     bac:	00004bc8 	.word	0x00004bc8
     bb0:	00000d25 	.word	0x00000d25
     bb4:	00000d2d 	.word	0x00000d2d
     bb8:	00000965 	.word	0x00000965
     bbc:	00000565 	.word	0x00000565
     bc0:	00001c61 	.word	0x00001c61
     bc4:	00000573 	.word	0x00000573

00000bc8 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     bca:	46ce      	mov	lr, r9
     bcc:	4647      	mov	r7, r8
     bce:	b580      	push	{r7, lr}
     bd0:	0004      	movs	r4, r0
     bd2:	000f      	movs	r7, r1
     bd4:	4690      	mov	r8, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
     bd6:	2800      	cmp	r0, #0
     bd8:	d026      	beq.n	c28 <usart_sync_write+0x60>
     bda:	2900      	cmp	r1, #0
     bdc:	d026      	beq.n	c2c <usart_sync_write+0x64>
     bde:	0010      	movs	r0, r2
     be0:	1e43      	subs	r3, r0, #1
     be2:	4198      	sbcs	r0, r3
     be4:	22f1      	movs	r2, #241	; 0xf1
     be6:	4912      	ldr	r1, [pc, #72]	; (c30 <usart_sync_write+0x68>)
     be8:	4b12      	ldr	r3, [pc, #72]	; (c34 <usart_sync_write+0x6c>)
     bea:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
     bec:	3408      	adds	r4, #8
     bee:	4d12      	ldr	r5, [pc, #72]	; (c38 <usart_sync_write+0x70>)
     bf0:	0020      	movs	r0, r4
     bf2:	47a8      	blx	r5
     bf4:	2800      	cmp	r0, #0
     bf6:	d0fb      	beq.n	bf0 <usart_sync_write+0x28>
     bf8:	2600      	movs	r6, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
     bfa:	4b10      	ldr	r3, [pc, #64]	; (c3c <usart_sync_write+0x74>)
     bfc:	4699      	mov	r9, r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
     bfe:	4d0e      	ldr	r5, [pc, #56]	; (c38 <usart_sync_write+0x70>)
		_usart_sync_write_byte(&descr->device, buf[offset]);
     c00:	5db9      	ldrb	r1, [r7, r6]
     c02:	0020      	movs	r0, r4
     c04:	47c8      	blx	r9
		while (!_usart_sync_is_ready_to_send(&descr->device))
     c06:	0020      	movs	r0, r4
     c08:	47a8      	blx	r5
     c0a:	2800      	cmp	r0, #0
     c0c:	d0fb      	beq.n	c06 <usart_sync_write+0x3e>
			;
	} while (++offset < length);
     c0e:	3601      	adds	r6, #1
     c10:	4546      	cmp	r6, r8
     c12:	d3f5      	bcc.n	c00 <usart_sync_write+0x38>
	while (!_usart_sync_is_transmit_done(&descr->device))
     c14:	4d0a      	ldr	r5, [pc, #40]	; (c40 <usart_sync_write+0x78>)
     c16:	0020      	movs	r0, r4
     c18:	47a8      	blx	r5
     c1a:	2800      	cmp	r0, #0
     c1c:	d0fb      	beq.n	c16 <usart_sync_write+0x4e>
		;
	return (int32_t)offset;
}
     c1e:	0030      	movs	r0, r6
     c20:	bc0c      	pop	{r2, r3}
     c22:	4690      	mov	r8, r2
     c24:	4699      	mov	r9, r3
     c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
     c28:	2000      	movs	r0, #0
     c2a:	e7db      	b.n	be4 <usart_sync_write+0x1c>
     c2c:	2000      	movs	r0, #0
     c2e:	e7d9      	b.n	be4 <usart_sync_write+0x1c>
     c30:	00004be0 	.word	0x00004be0
     c34:	00000d25 	.word	0x00000d25
     c38:	00001239 	.word	0x00001239
     c3c:	00001229 	.word	0x00001229
     c40:	00001243 	.word	0x00001243

00000c44 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     c46:	46ce      	mov	lr, r9
     c48:	4647      	mov	r7, r8
     c4a:	b580      	push	{r7, lr}
     c4c:	0004      	movs	r4, r0
     c4e:	000f      	movs	r7, r1
     c50:	4690      	mov	r8, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
     c52:	2800      	cmp	r0, #0
     c54:	d01d      	beq.n	c92 <usart_sync_read+0x4e>
     c56:	2900      	cmp	r1, #0
     c58:	d01d      	beq.n	c96 <usart_sync_read+0x52>
     c5a:	0010      	movs	r0, r2
     c5c:	1e43      	subs	r3, r0, #1
     c5e:	4198      	sbcs	r0, r3
     c60:	2286      	movs	r2, #134	; 0x86
     c62:	0052      	lsls	r2, r2, #1
     c64:	490d      	ldr	r1, [pc, #52]	; (c9c <usart_sync_read+0x58>)
     c66:	4b0e      	ldr	r3, [pc, #56]	; (ca0 <usart_sync_read+0x5c>)
     c68:	4798      	blx	r3
	uint32_t                      offset = 0;
     c6a:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
     c6c:	3408      	adds	r4, #8
     c6e:	4d0d      	ldr	r5, [pc, #52]	; (ca4 <usart_sync_read+0x60>)
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
     c70:	4b0d      	ldr	r3, [pc, #52]	; (ca8 <usart_sync_read+0x64>)
     c72:	4699      	mov	r9, r3
		while (!_usart_sync_is_byte_received(&descr->device))
     c74:	0020      	movs	r0, r4
     c76:	47a8      	blx	r5
     c78:	2800      	cmp	r0, #0
     c7a:	d0fb      	beq.n	c74 <usart_sync_read+0x30>
		buf[offset] = _usart_sync_read_byte(&descr->device);
     c7c:	0020      	movs	r0, r4
     c7e:	47c8      	blx	r9
     c80:	55b8      	strb	r0, [r7, r6]
	} while (++offset < length);
     c82:	3601      	adds	r6, #1
     c84:	4546      	cmp	r6, r8
     c86:	d3f5      	bcc.n	c74 <usart_sync_read+0x30>

	return (int32_t)offset;
}
     c88:	0030      	movs	r0, r6
     c8a:	bc0c      	pop	{r2, r3}
     c8c:	4690      	mov	r8, r2
     c8e:	4699      	mov	r9, r3
     c90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
     c92:	2000      	movs	r0, #0
     c94:	e7e4      	b.n	c60 <usart_sync_read+0x1c>
     c96:	2000      	movs	r0, #0
     c98:	e7e2      	b.n	c60 <usart_sync_read+0x1c>
     c9a:	46c0      	nop			; (mov r8, r8)
     c9c:	00004be0 	.word	0x00004be0
     ca0:	00000d25 	.word	0x00000d25
     ca4:	0000124d 	.word	0x0000124d
     ca8:	00001231 	.word	0x00001231

00000cac <usart_sync_init>:
{
     cac:	b570      	push	{r4, r5, r6, lr}
     cae:	0005      	movs	r5, r0
     cb0:	000c      	movs	r4, r1
	ASSERT(descr && hw);
     cb2:	2800      	cmp	r0, #0
     cb4:	d013      	beq.n	cde <usart_sync_init+0x32>
     cb6:	0008      	movs	r0, r1
     cb8:	1e43      	subs	r3, r0, #1
     cba:	4198      	sbcs	r0, r3
     cbc:	b2c0      	uxtb	r0, r0
     cbe:	2234      	movs	r2, #52	; 0x34
     cc0:	4908      	ldr	r1, [pc, #32]	; (ce4 <usart_sync_init+0x38>)
     cc2:	4b09      	ldr	r3, [pc, #36]	; (ce8 <usart_sync_init+0x3c>)
     cc4:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
     cc6:	0028      	movs	r0, r5
     cc8:	3008      	adds	r0, #8
     cca:	0021      	movs	r1, r4
     ccc:	4b07      	ldr	r3, [pc, #28]	; (cec <usart_sync_init+0x40>)
     cce:	4798      	blx	r3
	if (init_status) {
     cd0:	2800      	cmp	r0, #0
     cd2:	d103      	bne.n	cdc <usart_sync_init+0x30>
	descr->io.read  = usart_sync_read;
     cd4:	4b06      	ldr	r3, [pc, #24]	; (cf0 <usart_sync_init+0x44>)
     cd6:	606b      	str	r3, [r5, #4]
	descr->io.write = usart_sync_write;
     cd8:	4b06      	ldr	r3, [pc, #24]	; (cf4 <usart_sync_init+0x48>)
     cda:	602b      	str	r3, [r5, #0]
}
     cdc:	bd70      	pop	{r4, r5, r6, pc}
     cde:	2000      	movs	r0, #0
     ce0:	e7ed      	b.n	cbe <usart_sync_init+0x12>
     ce2:	46c0      	nop			; (mov r8, r8)
     ce4:	00004be0 	.word	0x00004be0
     ce8:	00000d25 	.word	0x00000d25
     cec:	000011e9 	.word	0x000011e9
     cf0:	00000c45 	.word	0x00000c45
     cf4:	00000bc9 	.word	0x00000bc9

00000cf8 <usart_sync_enable>:
{
     cf8:	b510      	push	{r4, lr}
     cfa:	0004      	movs	r4, r0
	ASSERT(descr);
     cfc:	1e43      	subs	r3, r0, #1
     cfe:	4198      	sbcs	r0, r3
     d00:	b2c0      	uxtb	r0, r0
     d02:	2253      	movs	r2, #83	; 0x53
     d04:	4904      	ldr	r1, [pc, #16]	; (d18 <usart_sync_enable+0x20>)
     d06:	4b05      	ldr	r3, [pc, #20]	; (d1c <usart_sync_enable+0x24>)
     d08:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
     d0a:	0020      	movs	r0, r4
     d0c:	3008      	adds	r0, #8
     d0e:	4b04      	ldr	r3, [pc, #16]	; (d20 <usart_sync_enable+0x28>)
     d10:	4798      	blx	r3
}
     d12:	2000      	movs	r0, #0
     d14:	bd10      	pop	{r4, pc}
     d16:	46c0      	nop			; (mov r8, r8)
     d18:	00004be0 	.word	0x00004be0
     d1c:	00000d25 	.word	0x00000d25
     d20:	00001215 	.word	0x00001215

00000d24 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
     d24:	2800      	cmp	r0, #0
     d26:	d100      	bne.n	d2a <assert+0x6>
		__asm("BKPT #0");
     d28:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
     d2a:	4770      	bx	lr

00000d2c <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
     d2c:	6803      	ldr	r3, [r0, #0]
     d2e:	2b00      	cmp	r3, #0
     d30:	d00a      	beq.n	d48 <is_list_element+0x1c>
		if (it == element) {
     d32:	428b      	cmp	r3, r1
     d34:	d00a      	beq.n	d4c <is_list_element+0x20>
	for (it = list->head; it; it = it->next) {
     d36:	681b      	ldr	r3, [r3, #0]
     d38:	2b00      	cmp	r3, #0
     d3a:	d003      	beq.n	d44 <is_list_element+0x18>
		if (it == element) {
     d3c:	4299      	cmp	r1, r3
     d3e:	d1fa      	bne.n	d36 <is_list_element+0xa>
			return true;
     d40:	2001      	movs	r0, #1
     d42:	e000      	b.n	d46 <is_list_element+0x1a>
		}
	}

	return false;
     d44:	2000      	movs	r0, #0
}
     d46:	4770      	bx	lr
	return false;
     d48:	2000      	movs	r0, #0
     d4a:	e7fc      	b.n	d46 <is_list_element+0x1a>
			return true;
     d4c:	2001      	movs	r0, #1
     d4e:	e7fa      	b.n	d46 <is_list_element+0x1a>

00000d50 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
     d50:	b570      	push	{r4, r5, r6, lr}
     d52:	0004      	movs	r4, r0
     d54:	000d      	movs	r5, r1
	ASSERT(!is_list_element(list, element));
     d56:	4b06      	ldr	r3, [pc, #24]	; (d70 <list_insert_as_head+0x20>)
     d58:	4798      	blx	r3
     d5a:	2301      	movs	r3, #1
     d5c:	4058      	eors	r0, r3
     d5e:	b2c0      	uxtb	r0, r0
     d60:	2239      	movs	r2, #57	; 0x39
     d62:	4904      	ldr	r1, [pc, #16]	; (d74 <list_insert_as_head+0x24>)
     d64:	4b04      	ldr	r3, [pc, #16]	; (d78 <list_insert_as_head+0x28>)
     d66:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
     d68:	6823      	ldr	r3, [r4, #0]
     d6a:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
     d6c:	6025      	str	r5, [r4, #0]
}
     d6e:	bd70      	pop	{r4, r5, r6, pc}
     d70:	00000d2d 	.word	0x00000d2d
     d74:	00004bfc 	.word	0x00004bfc
     d78:	00000d25 	.word	0x00000d25

00000d7c <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
     d7c:	6803      	ldr	r3, [r0, #0]
     d7e:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
     d80:	6001      	str	r1, [r0, #0]
}
     d82:	4770      	bx	lr

00000d84 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
     d84:	6803      	ldr	r3, [r0, #0]
     d86:	2b00      	cmp	r3, #0
     d88:	d001      	beq.n	d8e <list_remove_head+0xa>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
     d8a:	681a      	ldr	r2, [r3, #0]
     d8c:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
     d8e:	0018      	movs	r0, r3
     d90:	4770      	bx	lr
	...

00000d94 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
     d94:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
     d96:	4a06      	ldr	r2, [pc, #24]	; (db0 <_sbrk+0x1c>)
     d98:	6812      	ldr	r2, [r2, #0]
     d9a:	2a00      	cmp	r2, #0
     d9c:	d004      	beq.n	da8 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
     d9e:	4a04      	ldr	r2, [pc, #16]	; (db0 <_sbrk+0x1c>)
     da0:	6810      	ldr	r0, [r2, #0]

	heap += incr;
     da2:	18c3      	adds	r3, r0, r3
     da4:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
     da6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
     da8:	4902      	ldr	r1, [pc, #8]	; (db4 <_sbrk+0x20>)
     daa:	4a01      	ldr	r2, [pc, #4]	; (db0 <_sbrk+0x1c>)
     dac:	6011      	str	r1, [r2, #0]
     dae:	e7f6      	b.n	d9e <_sbrk+0xa>
     db0:	200000d4 	.word	0x200000d4
     db4:	20002198 	.word	0x20002198

00000db8 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
     db8:	2001      	movs	r0, #1
     dba:	4240      	negs	r0, r0
     dbc:	4770      	bx	lr

00000dbe <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
     dbe:	2380      	movs	r3, #128	; 0x80
     dc0:	019b      	lsls	r3, r3, #6
     dc2:	604b      	str	r3, [r1, #4]

	return 0;
}
     dc4:	2000      	movs	r0, #0
     dc6:	4770      	bx	lr

00000dc8 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
     dc8:	2001      	movs	r0, #1
     dca:	4770      	bx	lr

00000dcc <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
     dcc:	2000      	movs	r0, #0
     dce:	4770      	bx	lr

00000dd0 <_irq_set>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
     dd0:	b243      	sxtb	r3, r0
     dd2:	2b00      	cmp	r3, #0
     dd4:	db07      	blt.n	de6 <_irq_set+0x16>
  {
    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     dd6:	231f      	movs	r3, #31
     dd8:	4018      	ands	r0, r3
     dda:	3b1e      	subs	r3, #30
     ddc:	4083      	lsls	r3, r0
     dde:	2280      	movs	r2, #128	; 0x80
     de0:	0052      	lsls	r2, r2, #1
     de2:	4901      	ldr	r1, [pc, #4]	; (de8 <_irq_set+0x18>)
     de4:	508b      	str	r3, [r1, r2]
 * \brief Set the given IRQ
 */
void _irq_set(uint8_t n)
{
	NVIC_SetPendingIRQ((IRQn_Type)n);
}
     de6:	4770      	bx	lr
     de8:	e000e100 	.word	0xe000e100

00000dec <_get_cycles_for_us>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
     dec:	b510      	push	{r4, lr}
     dee:	0003      	movs	r3, r0
		return (us * (freq / 10000) - 1) / 100 + 1;
     df0:	2064      	movs	r0, #100	; 0x64
     df2:	4358      	muls	r0, r3
     df4:	3801      	subs	r0, #1
     df6:	2164      	movs	r1, #100	; 0x64
     df8:	4b01      	ldr	r3, [pc, #4]	; (e00 <_get_cycles_for_us+0x14>)
     dfa:	4798      	blx	r3
     dfc:	3001      	adds	r0, #1
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
     dfe:	bd10      	pop	{r4, pc}
     e00:	00002e19 	.word	0x00002e19

00000e04 <_get_cycles_for_ms>:
{
	switch (power) {
	case 8:
		return (ms * (freq / 100000)) * 100;
	case 7:
		return (ms * (freq / 10000)) * 10;
     e04:	23fa      	movs	r3, #250	; 0xfa
     e06:	009b      	lsls	r3, r3, #2
     e08:	4358      	muls	r0, r3
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
     e0a:	4770      	bx	lr

00000e0c <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
     e0c:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
     e0e:	4b06      	ldr	r3, [pc, #24]	; (e28 <_init_chip+0x1c>)
     e10:	685a      	ldr	r2, [r3, #4]
     e12:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_pm_init();
     e14:	4b05      	ldr	r3, [pc, #20]	; (e2c <_init_chip+0x20>)
     e16:	4798      	blx	r3
	_sysctrl_init_sources();
     e18:	4b05      	ldr	r3, [pc, #20]	; (e30 <_init_chip+0x24>)
     e1a:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_sysctrl_init_referenced_generators();
     e1c:	4b05      	ldr	r3, [pc, #20]	; (e34 <_init_chip+0x28>)
     e1e:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
     e20:	20ff      	movs	r0, #255	; 0xff
     e22:	4b05      	ldr	r3, [pc, #20]	; (e38 <_init_chip+0x2c>)
     e24:	4798      	blx	r3
#if CONF_DMAC_ENABLE
	_pm_enable_bus_clock(PM_BUS_AHB, DMAC);
	_pm_enable_bus_clock(PM_BUS_APBB, DMAC);
	_dma_init();
#endif
}
     e26:	bd10      	pop	{r4, pc}
     e28:	41004000 	.word	0x41004000
     e2c:	00001021 	.word	0x00001021
     e30:	00001845 	.word	0x00001845
     e34:	0000188d 	.word	0x0000188d
     e38:	00001001 	.word	0x00001001

00000e3c <_ext_irq_init>:
typedef uint8_t  hri_eic_nmiflag_reg_t;
typedef uint8_t  hri_eic_status_reg_t;

static inline void hri_eic_wait_for_sync(const void *const hw)
{
	while (((const Eic *)hw)->STATUS.bit.SYNCBUSY)
     e3c:	4a20      	ldr	r2, [pc, #128]	; (ec0 <_ext_irq_init+0x84>)
     e3e:	7853      	ldrb	r3, [r2, #1]
     e40:	09db      	lsrs	r3, r3, #7
     e42:	d1fc      	bne.n	e3e <_ext_irq_init+0x2>
     e44:	4a1e      	ldr	r2, [pc, #120]	; (ec0 <_ext_irq_init+0x84>)
     e46:	7853      	ldrb	r3, [r2, #1]
     e48:	09db      	lsrs	r3, r3, #7
     e4a:	d1fc      	bne.n	e46 <_ext_irq_init+0xa>

static inline hri_eic_ctrl_reg_t hri_eic_get_CTRL_reg(const void *const hw, hri_eic_ctrl_reg_t mask)
{
	uint8_t tmp;
	hri_eic_wait_for_sync(hw);
	tmp = ((Eic *)hw)->CTRL.reg;
     e4c:	4b1c      	ldr	r3, [pc, #112]	; (ec0 <_ext_irq_init+0x84>)
     e4e:	781b      	ldrb	r3, [r3, #0]
 * \brief Initialize external interrupt module
 */
int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
	hri_eic_wait_for_sync(EIC);
	if (hri_eic_get_CTRL_reg(EIC, EIC_CTRL_ENABLE)) {
     e50:	079b      	lsls	r3, r3, #30
     e52:	d50a      	bpl.n	e6a <_ext_irq_init+0x2e>
}

static inline void hri_eic_write_CTRL_reg(const void *const hw, hri_eic_ctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CTRL.reg = data;
     e54:	2200      	movs	r2, #0
     e56:	4b1a      	ldr	r3, [pc, #104]	; (ec0 <_ext_irq_init+0x84>)
     e58:	701a      	strb	r2, [r3, #0]
	while (((const Eic *)hw)->STATUS.bit.SYNCBUSY)
     e5a:	001a      	movs	r2, r3
     e5c:	7853      	ldrb	r3, [r2, #1]
     e5e:	09db      	lsrs	r3, r3, #7
     e60:	d1fc      	bne.n	e5c <_ext_irq_init+0x20>
     e62:	4a17      	ldr	r2, [pc, #92]	; (ec0 <_ext_irq_init+0x84>)
     e64:	7853      	ldrb	r3, [r2, #1]
     e66:	09db      	lsrs	r3, r3, #7
     e68:	d1fc      	bne.n	e64 <_ext_irq_init+0x28>
	((Eic *)hw)->CTRL.reg = data;
     e6a:	2201      	movs	r2, #1
     e6c:	4b14      	ldr	r3, [pc, #80]	; (ec0 <_ext_irq_init+0x84>)
     e6e:	701a      	strb	r2, [r3, #0]
	while (((const Eic *)hw)->STATUS.bit.SYNCBUSY)
     e70:	001a      	movs	r2, r3
     e72:	7853      	ldrb	r3, [r2, #1]
     e74:	09db      	lsrs	r3, r3, #7
     e76:	d1fc      	bne.n	e72 <_ext_irq_init+0x36>
     e78:	4a11      	ldr	r2, [pc, #68]	; (ec0 <_ext_irq_init+0x84>)
     e7a:	7853      	ldrb	r3, [r2, #1]
     e7c:	09db      	lsrs	r3, r3, #7
     e7e:	d1fc      	bne.n	e7a <_ext_irq_init+0x3e>
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
     e80:	4b0f      	ldr	r3, [pc, #60]	; (ec0 <_ext_irq_init+0x84>)
     e82:	2200      	movs	r2, #0
     e84:	709a      	strb	r2, [r3, #2]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
     e86:	605a      	str	r2, [r3, #4]
}

static inline void hri_eic_write_WAKEUP_reg(const void *const hw, hri_eic_wakeup_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->WAKEUP.reg = data;
     e88:	615a      	str	r2, [r3, #20]
}

static inline void hri_eic_write_CONFIG_reg(const void *const hw, uint8_t index, hri_eic_config_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CONFIG[index].reg = data;
     e8a:	490e      	ldr	r1, [pc, #56]	; (ec4 <_ext_irq_init+0x88>)
     e8c:	6199      	str	r1, [r3, #24]
     e8e:	61da      	str	r2, [r3, #28]
	((Eic *)hw)->CTRL.reg |= EIC_CTRL_ENABLE;
     e90:	781a      	ldrb	r2, [r3, #0]
     e92:	2102      	movs	r1, #2
     e94:	430a      	orrs	r2, r1
     e96:	701a      	strb	r2, [r3, #0]
	while (((const Eic *)hw)->STATUS.bit.SYNCBUSY)
     e98:	001a      	movs	r2, r3
     e9a:	7853      	ldrb	r3, [r2, #1]
     e9c:	09db      	lsrs	r3, r3, #7
     e9e:	d1fc      	bne.n	e9a <_ext_irq_init+0x5e>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     ea0:	4b09      	ldr	r3, [pc, #36]	; (ec8 <_ext_irq_init+0x8c>)
     ea2:	2210      	movs	r2, #16
     ea4:	2180      	movs	r1, #128	; 0x80
     ea6:	505a      	str	r2, [r3, r1]
  __ASM volatile ("dsb 0xF":::"memory");
     ea8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     eac:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     eb0:	3101      	adds	r1, #1
     eb2:	31ff      	adds	r1, #255	; 0xff
     eb4:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     eb6:	601a      	str	r2, [r3, #0]

	NVIC_DisableIRQ(EIC_IRQn);
	NVIC_ClearPendingIRQ(EIC_IRQn);
	NVIC_EnableIRQ(EIC_IRQn);

	callback = cb;
     eb8:	4b04      	ldr	r3, [pc, #16]	; (ecc <_ext_irq_init+0x90>)
     eba:	6018      	str	r0, [r3, #0]

	return ERR_NONE;
}
     ebc:	2000      	movs	r0, #0
     ebe:	4770      	bx	lr
     ec0:	40001800 	.word	0x40001800
     ec4:	03030000 	.word	0x03030000
     ec8:	e000e100 	.word	0xe000e100
     ecc:	200000d8 	.word	0x200000d8

00000ed0 <_ext_irq_enable>:
{
	uint8_t extint = INVALID_EXTINT_NUMBER;
	uint8_t i      = 0;

	for (; i < ARRAY_SIZE(_map); i++) {
		if (_map[i].pin == pin) {
     ed0:	2814      	cmp	r0, #20
     ed2:	d005      	beq.n	ee0 <_ext_irq_enable+0x10>
     ed4:	2301      	movs	r3, #1
     ed6:	2826      	cmp	r0, #38	; 0x26
     ed8:	d003      	beq.n	ee2 <_ext_irq_enable+0x12>
			extint = _map[i].extint;
			break;
		}
	}
	if (INVALID_EXTINT_NUMBER == extint) {
		return ERR_INVALID_ARG;
     eda:	200d      	movs	r0, #13
     edc:	4240      	negs	r0, r0
		hri_eic_clear_INTEN_reg(EIC, 1ul << extint);
		hri_eic_clear_INTFLAG_reg(EIC, 1ul << extint);
	}

	return ERR_NONE;
}
     ede:	4770      	bx	lr
		if (_map[i].pin == pin) {
     ee0:	2300      	movs	r3, #0
			extint = _map[i].extint;
     ee2:	00db      	lsls	r3, r3, #3
     ee4:	4a0a      	ldr	r2, [pc, #40]	; (f10 <_ext_irq_enable+0x40>)
     ee6:	5c9a      	ldrb	r2, [r3, r2]
	if (INVALID_EXTINT_NUMBER == extint) {
     ee8:	2aff      	cmp	r2, #255	; 0xff
     eea:	d00e      	beq.n	f0a <_ext_irq_enable+0x3a>
	if (enable) {
     eec:	2900      	cmp	r1, #0
     eee:	d106      	bne.n	efe <_ext_irq_enable+0x2e>
		hri_eic_clear_INTEN_reg(EIC, 1ul << extint);
     ef0:	2301      	movs	r3, #1
     ef2:	4093      	lsls	r3, r2
	((Eic *)hw)->INTENCLR.reg = mask;
     ef4:	4a07      	ldr	r2, [pc, #28]	; (f14 <_ext_irq_enable+0x44>)
     ef6:	6093      	str	r3, [r2, #8]
	((Eic *)hw)->INTFLAG.reg = mask;
     ef8:	6113      	str	r3, [r2, #16]
	return ERR_NONE;
     efa:	2000      	movs	r0, #0
     efc:	e7ef      	b.n	ede <_ext_irq_enable+0xe>
		hri_eic_set_INTEN_reg(EIC, 1ul << extint);
     efe:	2301      	movs	r3, #1
     f00:	4093      	lsls	r3, r2
	((Eic *)hw)->INTENSET.reg = mask;
     f02:	4a04      	ldr	r2, [pc, #16]	; (f14 <_ext_irq_enable+0x44>)
     f04:	60d3      	str	r3, [r2, #12]
	return ERR_NONE;
     f06:	2000      	movs	r0, #0
     f08:	e7e9      	b.n	ede <_ext_irq_enable+0xe>
		return ERR_INVALID_ARG;
     f0a:	200d      	movs	r0, #13
     f0c:	4240      	negs	r0, r0
     f0e:	e7e6      	b.n	ede <_ext_irq_enable+0xe>
     f10:	00004c1c 	.word	0x00004c1c
     f14:	40001800 	.word	0x40001800

00000f18 <EIC_Handler>:

/**
 * \brief EIC interrupt handler
 */
void EIC_Handler(void)
{
     f18:	b5f0      	push	{r4, r5, r6, r7, lr}
     f1a:	46ce      	mov	lr, r9
     f1c:	4647      	mov	r7, r8
     f1e:	b580      	push	{r7, lr}
     f20:	b083      	sub	sp, #12
	return ((Eic *)hw)->INTFLAG.reg;
     f22:	4b31      	ldr	r3, [pc, #196]	; (fe8 <EIC_Handler+0xd0>)
     f24:	691a      	ldr	r2, [r3, #16]
	return ((Eic *)hw)->INTENSET.reg;
     f26:	68d9      	ldr	r1, [r3, #12]
	volatile uint32_t flags = hri_eic_read_INTFLAG_reg(EIC) & hri_eic_read_INTEN_reg(EIC);
     f28:	400a      	ands	r2, r1
     f2a:	9201      	str	r2, [sp, #4]
	int8_t            pos;
	uint32_t          pin = INVALID_PIN_NUMBER;

	hri_eic_clear_INTFLAG_reg(EIC, flags);
     f2c:	9a01      	ldr	r2, [sp, #4]
	((Eic *)hw)->INTFLAG.reg = mask;
     f2e:	611a      	str	r2, [r3, #16]

	ASSERT(callback);
     f30:	4b2e      	ldr	r3, [pc, #184]	; (fec <EIC_Handler+0xd4>)
     f32:	6818      	ldr	r0, [r3, #0]
     f34:	1e43      	subs	r3, r0, #1
     f36:	4198      	sbcs	r0, r3
     f38:	b2c0      	uxtb	r0, r0
     f3a:	22d2      	movs	r2, #210	; 0xd2
     f3c:	492c      	ldr	r1, [pc, #176]	; (ff0 <EIC_Handler+0xd8>)
     f3e:	4b2d      	ldr	r3, [pc, #180]	; (ff4 <EIC_Handler+0xdc>)
     f40:	4798      	blx	r3

	while (flags) {
     f42:	9b01      	ldr	r3, [sp, #4]
     f44:	2b00      	cmp	r3, #0
     f46:	d04a      	beq.n	fde <EIC_Handler+0xc6>
     f48:	2301      	movs	r3, #1
     f4a:	425b      	negs	r3, r3
     f4c:	4699      	mov	r9, r3
		while (-1 != pos) {
			uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;

			while (upper >= lower) {
				middle = (upper + lower) >> 1;
				if (_map[middle].extint == pos) {
     f4e:	4d2a      	ldr	r5, [pc, #168]	; (ff8 <EIC_Handler+0xe0>)
     f50:	e03b      	b.n	fca <EIC_Handler+0xb2>
     f52:	4643      	mov	r3, r8
					pin = _map[middle].pin;
     f54:	00db      	lsls	r3, r3, #3
     f56:	4a28      	ldr	r2, [pc, #160]	; (ff8 <EIC_Handler+0xe0>)
     f58:	18d3      	adds	r3, r2, r3
     f5a:	685b      	ldr	r3, [r3, #4]
     f5c:	4699      	mov	r9, r3
				} else {
					upper = middle - 1;
				}
			}

			if (INVALID_PIN_NUMBER != pin) {
     f5e:	464b      	mov	r3, r9
     f60:	3301      	adds	r3, #1
     f62:	d003      	beq.n	f6c <EIC_Handler+0x54>
				callback(pin);
     f64:	4b21      	ldr	r3, [pc, #132]	; (fec <EIC_Handler+0xd4>)
     f66:	681b      	ldr	r3, [r3, #0]
     f68:	4648      	mov	r0, r9
     f6a:	4798      	blx	r3
			}
			flags &= ~(1ul << pos);
     f6c:	9b01      	ldr	r3, [sp, #4]
     f6e:	4642      	mov	r2, r8
     f70:	40a2      	lsls	r2, r4
     f72:	4393      	bics	r3, r2
     f74:	9301      	str	r3, [sp, #4]
			pos = ffs(flags) - 1;
     f76:	9801      	ldr	r0, [sp, #4]
     f78:	4b20      	ldr	r3, [pc, #128]	; (ffc <EIC_Handler+0xe4>)
     f7a:	4798      	blx	r3
     f7c:	3801      	subs	r0, #1
     f7e:	b244      	sxtb	r4, r0
		while (-1 != pos) {
     f80:	1c63      	adds	r3, r4, #1
     f82:	d018      	beq.n	fb6 <EIC_Handler+0x9e>
				if (_map[middle].extint == pos) {
     f84:	2c06      	cmp	r4, #6
     f86:	d0e4      	beq.n	f52 <EIC_Handler+0x3a>
     f88:	2106      	movs	r1, #6
     f8a:	4642      	mov	r2, r8
     f8c:	2702      	movs	r7, #2
     f8e:	2000      	movs	r0, #0
     f90:	26ff      	movs	r6, #255	; 0xff
     f92:	e00b      	b.n	fac <EIC_Handler+0x94>
					upper = middle - 1;
     f94:	3a01      	subs	r2, #1
     f96:	b2d7      	uxtb	r7, r2
			while (upper >= lower) {
     f98:	42b8      	cmp	r0, r7
     f9a:	d8e0      	bhi.n	f5e <EIC_Handler+0x46>
				middle = (upper + lower) >> 1;
     f9c:	183b      	adds	r3, r7, r0
     f9e:	105b      	asrs	r3, r3, #1
     fa0:	b2da      	uxtb	r2, r3
     fa2:	4033      	ands	r3, r6
				if (_map[middle].extint == pos) {
     fa4:	00d9      	lsls	r1, r3, #3
     fa6:	5d49      	ldrb	r1, [r1, r5]
     fa8:	42a1      	cmp	r1, r4
     faa:	d0d3      	beq.n	f54 <EIC_Handler+0x3c>
				if (_map[middle].extint < pos) {
     fac:	428c      	cmp	r4, r1
     fae:	ddf1      	ble.n	f94 <EIC_Handler+0x7c>
					lower = middle + 1;
     fb0:	3201      	adds	r2, #1
     fb2:	b2d0      	uxtb	r0, r2
     fb4:	e7f0      	b.n	f98 <EIC_Handler+0x80>
	return ((Eic *)hw)->INTFLAG.reg;
     fb6:	4b0c      	ldr	r3, [pc, #48]	; (fe8 <EIC_Handler+0xd0>)
     fb8:	691a      	ldr	r2, [r3, #16]
	return ((Eic *)hw)->INTENSET.reg;
     fba:	68d9      	ldr	r1, [r3, #12]
		}
		flags = hri_eic_read_INTFLAG_reg(EIC) & hri_eic_read_INTEN_reg(EIC);
     fbc:	400a      	ands	r2, r1
     fbe:	9201      	str	r2, [sp, #4]
		hri_eic_clear_INTFLAG_reg(EIC, flags);
     fc0:	9a01      	ldr	r2, [sp, #4]
	((Eic *)hw)->INTFLAG.reg = mask;
     fc2:	611a      	str	r2, [r3, #16]
	while (flags) {
     fc4:	9b01      	ldr	r3, [sp, #4]
     fc6:	2b00      	cmp	r3, #0
     fc8:	d009      	beq.n	fde <EIC_Handler+0xc6>
		pos = ffs(flags) - 1;
     fca:	9801      	ldr	r0, [sp, #4]
     fcc:	4b0b      	ldr	r3, [pc, #44]	; (ffc <EIC_Handler+0xe4>)
     fce:	4798      	blx	r3
     fd0:	3801      	subs	r0, #1
     fd2:	b244      	sxtb	r4, r0
				if (_map[middle].extint == pos) {
     fd4:	2301      	movs	r3, #1
     fd6:	4698      	mov	r8, r3
		while (-1 != pos) {
     fd8:	1c63      	adds	r3, r4, #1
     fda:	d1d3      	bne.n	f84 <EIC_Handler+0x6c>
     fdc:	e7eb      	b.n	fb6 <EIC_Handler+0x9e>
	}
}
     fde:	b003      	add	sp, #12
     fe0:	bc0c      	pop	{r2, r3}
     fe2:	4690      	mov	r8, r2
     fe4:	4699      	mov	r9, r3
     fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     fe8:	40001800 	.word	0x40001800
     fec:	200000d8 	.word	0x200000d8
     ff0:	00004c2c 	.word	0x00004c2c
     ff4:	00000d25 	.word	0x00000d25
     ff8:	00004c1c 	.word	0x00004c1c
     ffc:	00003105 	.word	0x00003105

00001000 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    1000:	07c3      	lsls	r3, r0, #31
    1002:	d50a      	bpl.n	101a <_gclk_init_generators_by_fref+0x1a>
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENDIV.reg = data;
    1004:	4b05      	ldr	r3, [pc, #20]	; (101c <_gclk_init_generators_by_fref+0x1c>)
    1006:	2280      	movs	r2, #128	; 0x80
    1008:	0052      	lsls	r2, r2, #1
    100a:	609a      	str	r2, [r3, #8]
	((Gclk *)hw)->GENCTRL.reg = data;
    100c:	2283      	movs	r2, #131	; 0x83
    100e:	0252      	lsls	r2, r2, #9
    1010:	605a      	str	r2, [r3, #4]
	while (((const Gclk *)hw)->STATUS.bit.SYNCBUSY)
    1012:	001a      	movs	r2, r3
    1014:	7853      	ldrb	r3, [r2, #1]
    1016:	09db      	lsrs	r3, r3, #7
    1018:	d1fc      	bne.n	1014 <_gclk_init_generators_by_fref+0x14>
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_8_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SRC | GCLK_GENCTRL_ID(8));
	}
#endif
}
    101a:	4770      	bx	lr
    101c:	40000c00 	.word	0x40000c00

00001020 <_pm_init>:
}

static inline void hri_pm_set_CPUSEL_CPUDIV_bf(const void *const hw, hri_pm_cpusel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->CPUSEL.reg |= PM_CPUSEL_CPUDIV(mask);
    1020:	4b06      	ldr	r3, [pc, #24]	; (103c <_pm_init+0x1c>)
    1022:	7a1a      	ldrb	r2, [r3, #8]
    1024:	b2d2      	uxtb	r2, r2
    1026:	721a      	strb	r2, [r3, #8]
}

static inline void hri_pm_set_APBASEL_APBADIV_bf(const void *const hw, hri_pm_apbasel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBASEL.reg |= PM_APBASEL_APBADIV(mask);
    1028:	7a5a      	ldrb	r2, [r3, #9]
    102a:	b2d2      	uxtb	r2, r2
    102c:	725a      	strb	r2, [r3, #9]
}

static inline void hri_pm_set_APBBSEL_APBBDIV_bf(const void *const hw, hri_pm_apbbsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBBSEL.reg |= PM_APBBSEL_APBBDIV(mask);
    102e:	7a9a      	ldrb	r2, [r3, #10]
    1030:	b2d2      	uxtb	r2, r2
    1032:	729a      	strb	r2, [r3, #10]
}

static inline void hri_pm_set_APBCSEL_APBCDIV_bf(const void *const hw, hri_pm_apbcsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBCSEL.reg |= PM_APBCSEL_APBCDIV(mask);
    1034:	7ada      	ldrb	r2, [r3, #11]
    1036:	b2d2      	uxtb	r2, r2
    1038:	72da      	strb	r2, [r3, #11]
{
	hri_pm_set_CPUSEL_CPUDIV_bf(PM, CONF_CPU_DIV);
	hri_pm_set_APBASEL_APBADIV_bf(PM, CONF_APBA_DIV);
	hri_pm_set_APBBSEL_APBBDIV_bf(PM, CONF_APBB_DIV);
	hri_pm_set_APBCSEL_APBCDIV_bf(PM, CONF_APBC_DIV);
}
    103a:	4770      	bx	lr
    103c:	40000400 	.word	0x40000400

00001040 <_get_i2cm_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static int8_t _get_i2cm_index(const void *const hw)
{
    1040:	b510      	push	{r4, lr}
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    1042:	4b08      	ldr	r3, [pc, #32]	; (1064 <_get_i2cm_index+0x24>)
    1044:	469c      	mov	ip, r3
    1046:	4460      	add	r0, ip
    1048:	0a80      	lsrs	r0, r0, #10
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
		if (_i2cms[i].number == sercom_offset) {
    104a:	b2c0      	uxtb	r0, r0
    104c:	2800      	cmp	r0, #0
    104e:	d007      	beq.n	1060 <_get_i2cm_index+0x20>
			return i;
		}
	}

	ASSERT(false);
    1050:	22e6      	movs	r2, #230	; 0xe6
    1052:	0092      	lsls	r2, r2, #2
    1054:	4904      	ldr	r1, [pc, #16]	; (1068 <_get_i2cm_index+0x28>)
    1056:	2000      	movs	r0, #0
    1058:	4b04      	ldr	r3, [pc, #16]	; (106c <_get_i2cm_index+0x2c>)
    105a:	4798      	blx	r3
	return -1;
    105c:	2001      	movs	r0, #1
    105e:	4240      	negs	r0, r0
}
    1060:	bd10      	pop	{r4, pc}
    1062:	46c0      	nop			; (mov r8, r8)
    1064:	bdfff800 	.word	0xbdfff800
    1068:	00004c5c 	.word	0x00004c5c
    106c:	00000d25 	.word	0x00000d25

00001070 <_i2c_m_sync_init_impl>:
	}
	return ERR_NONE;
}

static int32_t _i2c_m_sync_init_impl(struct _i2c_m_service *const service, void *const hw)
{
    1070:	b570      	push	{r4, r5, r6, lr}
    1072:	0005      	movs	r5, r0
    1074:	000c      	movs	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    1076:	0008      	movs	r0, r1
    1078:	4b31      	ldr	r3, [pc, #196]	; (1140 <_i2c_m_sync_init_impl+0xd0>)
    107a:	4798      	blx	r3
    107c:	b2c0      	uxtb	r0, r0
	};
}

static inline bool hri_sercomi2cm_is_syncing(const void *const hw, hri_sercomi2cm_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    107e:	69e3      	ldr	r3, [r4, #28]

	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    1080:	07db      	lsls	r3, r3, #31
    1082:	d421      	bmi.n	10c8 <_i2c_m_sync_init_impl+0x58>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    1084:	0043      	lsls	r3, r0, #1
    1086:	181b      	adds	r3, r3, r0
    1088:	00db      	lsls	r3, r3, #3
    108a:	4a2e      	ldr	r2, [pc, #184]	; (1144 <_i2c_m_sync_init_impl+0xd4>)
    108c:	18d3      	adds	r3, r2, r3
    108e:	6859      	ldr	r1, [r3, #4]
    1090:	231c      	movs	r3, #28
    1092:	4019      	ands	r1, r3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1094:	2203      	movs	r2, #3
    1096:	69e3      	ldr	r3, [r4, #28]
    1098:	421a      	tst	r2, r3
    109a:	d1fc      	bne.n	1096 <_i2c_m_sync_init_impl+0x26>
static inline hri_sercomi2cm_ctrla_reg_t hri_sercomi2cm_get_CTRLA_reg(const void *const          hw,
                                                                      hri_sercomi2cm_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    109c:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    109e:	079b      	lsls	r3, r3, #30
    10a0:	d50b      	bpl.n	10ba <_i2c_m_sync_init_impl+0x4a>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    10a2:	6823      	ldr	r3, [r4, #0]
    10a4:	2202      	movs	r2, #2
    10a6:	4393      	bics	r3, r2
    10a8:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    10aa:	3201      	adds	r2, #1
    10ac:	69e3      	ldr	r3, [r4, #28]
    10ae:	421a      	tst	r2, r3
    10b0:	d1fc      	bne.n	10ac <_i2c_m_sync_init_impl+0x3c>
    10b2:	2202      	movs	r2, #2
    10b4:	69e3      	ldr	r3, [r4, #28]
    10b6:	421a      	tst	r2, r3
    10b8:	d1fc      	bne.n	10b4 <_i2c_m_sync_init_impl+0x44>
			hri_sercomi2cm_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_ENABLE);
		}
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    10ba:	2301      	movs	r3, #1
    10bc:	430b      	orrs	r3, r1
}

static inline void hri_sercomi2cm_write_CTRLA_reg(const void *const hw, hri_sercomi2cm_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    10be:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    10c0:	2203      	movs	r2, #3
    10c2:	69e3      	ldr	r3, [r4, #28]
    10c4:	421a      	tst	r2, r3
    10c6:	d1fc      	bne.n	10c2 <_i2c_m_sync_init_impl+0x52>
    10c8:	2201      	movs	r2, #1
    10ca:	69e3      	ldr	r3, [r4, #28]
    10cc:	421a      	tst	r2, r3
    10ce:	d1fc      	bne.n	10ca <_i2c_m_sync_init_impl+0x5a>
	}
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST);

	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    10d0:	0043      	lsls	r3, r0, #1
    10d2:	181b      	adds	r3, r3, r0
    10d4:	00db      	lsls	r3, r3, #3
    10d6:	4a1b      	ldr	r2, [pc, #108]	; (1144 <_i2c_m_sync_init_impl+0xd4>)
    10d8:	18d3      	adds	r3, r2, r3
    10da:	6859      	ldr	r1, [r3, #4]
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    10dc:	6021      	str	r1, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    10de:	2203      	movs	r2, #3
    10e0:	69e3      	ldr	r3, [r4, #28]
    10e2:	421a      	tst	r2, r3
    10e4:	d1fc      	bne.n	10e0 <_i2c_m_sync_init_impl+0x70>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    10e6:	0043      	lsls	r3, r0, #1
    10e8:	181b      	adds	r3, r3, r0
    10ea:	00db      	lsls	r3, r3, #3
    10ec:	4a15      	ldr	r2, [pc, #84]	; (1144 <_i2c_m_sync_init_impl+0xd4>)
    10ee:	18d3      	adds	r3, r2, r3
    10f0:	689b      	ldr	r3, [r3, #8]
}

static inline void hri_sercomi2cm_write_CTRLB_reg(const void *const hw, hri_sercomi2cm_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    10f2:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    10f4:	2204      	movs	r2, #4
    10f6:	69e3      	ldr	r3, [r4, #28]
    10f8:	421a      	tst	r2, r3
    10fa:	d1fc      	bne.n	10f6 <_i2c_m_sync_init_impl+0x86>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    10fc:	0043      	lsls	r3, r0, #1
    10fe:	181b      	adds	r3, r3, r0
    1100:	00db      	lsls	r3, r3, #3
    1102:	4a10      	ldr	r2, [pc, #64]	; (1144 <_i2c_m_sync_init_impl+0xd4>)
    1104:	18d3      	adds	r3, r2, r3
    1106:	68db      	ldr	r3, [r3, #12]
}

static inline void hri_sercomi2cm_write_BAUD_reg(const void *const hw, hri_sercomi2cm_baud_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    1108:	60e3      	str	r3, [r4, #12]

	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    110a:	0189      	lsls	r1, r1, #6
    110c:	0f89      	lsrs	r1, r1, #30
    110e:	81a9      	strh	r1, [r5, #12]

static inline void hri_sercomi2cm_write_ADDR_HS_bit(const void *const hw, bool value)
{
	uint32_t tmp;
	SERCOM_CRITICAL_SECTION_ENTER();
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    1110:	6a63      	ldr	r3, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    1112:	4e0d      	ldr	r6, [pc, #52]	; (1148 <_i2c_m_sync_init_impl+0xd8>)
    1114:	401e      	ands	r6, r3
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    1116:	2301      	movs	r3, #1
    1118:	428b      	cmp	r3, r1
    111a:	419b      	sbcs	r3, r3
    111c:	425b      	negs	r3, r3
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    111e:	039b      	lsls	r3, r3, #14
    1120:	4333      	orrs	r3, r6
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    1122:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1124:	2204      	movs	r2, #4
    1126:	69e3      	ldr	r3, [r4, #28]
    1128:	421a      	tst	r2, r3
    112a:	d1fc      	bne.n	1126 <_i2c_m_sync_init_impl+0xb6>

	service->trise = _i2cms[i].trise;
    112c:	0043      	lsls	r3, r0, #1
    112e:	1818      	adds	r0, r3, r0
    1130:	00c0      	lsls	r0, r0, #3
    1132:	4b04      	ldr	r3, [pc, #16]	; (1144 <_i2c_m_sync_init_impl+0xd4>)
    1134:	1818      	adds	r0, r3, r0
    1136:	8a43      	ldrh	r3, [r0, #18]
    1138:	81eb      	strh	r3, [r5, #14]

	return ERR_NONE;
}
    113a:	2000      	movs	r0, #0
    113c:	bd70      	pop	{r4, r5, r6, pc}
    113e:	46c0      	nop			; (mov r8, r8)
    1140:	00001041 	.word	0x00001041
    1144:	00004c44 	.word	0x00004c44
    1148:	ffffbfff 	.word	0xffffbfff

0000114c <_usart_init>:
{
    114c:	b510      	push	{r4, lr}
    114e:	0004      	movs	r4, r0
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    1150:	4b1f      	ldr	r3, [pc, #124]	; (11d0 <_usart_init+0x84>)
    1152:	18c3      	adds	r3, r0, r3
    1154:	0a9b      	lsrs	r3, r3, #10
		if (_usarts[i].number == sercom_offset) {
    1156:	b2db      	uxtb	r3, r3
    1158:	2b03      	cmp	r3, #3
    115a:	d004      	beq.n	1166 <_usart_init+0x1a>
	ASSERT(false);
    115c:	4a1d      	ldr	r2, [pc, #116]	; (11d4 <_usart_init+0x88>)
    115e:	491e      	ldr	r1, [pc, #120]	; (11d8 <_usart_init+0x8c>)
    1160:	2000      	movs	r0, #0
    1162:	4b1e      	ldr	r3, [pc, #120]	; (11dc <_usart_init+0x90>)
    1164:	4798      	blx	r3
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    1166:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    1168:	07db      	lsls	r3, r3, #31
    116a:	d418      	bmi.n	119e <_usart_init+0x52>
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    116c:	2203      	movs	r2, #3
    116e:	69e3      	ldr	r3, [r4, #28]
    1170:	421a      	tst	r2, r3
    1172:	d1fc      	bne.n	116e <_usart_init+0x22>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    1174:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    1176:	079b      	lsls	r3, r3, #30
    1178:	d50b      	bpl.n	1192 <_usart_init+0x46>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    117a:	6823      	ldr	r3, [r4, #0]
    117c:	2202      	movs	r2, #2
    117e:	4393      	bics	r3, r2
    1180:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1182:	3201      	adds	r2, #1
    1184:	69e3      	ldr	r3, [r4, #28]
    1186:	421a      	tst	r2, r3
    1188:	d1fc      	bne.n	1184 <_usart_init+0x38>
    118a:	2202      	movs	r2, #2
    118c:	69e3      	ldr	r3, [r4, #28]
    118e:	421a      	tst	r2, r3
    1190:	d1fc      	bne.n	118c <_usart_init+0x40>
	((Sercom *)hw)->USART.CTRLA.reg = data;
    1192:	2305      	movs	r3, #5
    1194:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1196:	2203      	movs	r2, #3
    1198:	69e3      	ldr	r3, [r4, #28]
    119a:	421a      	tst	r2, r3
    119c:	d1fc      	bne.n	1198 <_usart_init+0x4c>
    119e:	2201      	movs	r2, #1
    11a0:	69e3      	ldr	r3, [r4, #28]
    11a2:	421a      	tst	r2, r3
    11a4:	d1fc      	bne.n	11a0 <_usart_init+0x54>
	((Sercom *)hw)->USART.CTRLA.reg = data;
    11a6:	4b0e      	ldr	r3, [pc, #56]	; (11e0 <_usart_init+0x94>)
    11a8:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    11aa:	2203      	movs	r2, #3
    11ac:	69e3      	ldr	r3, [r4, #28]
    11ae:	421a      	tst	r2, r3
    11b0:	d1fc      	bne.n	11ac <_usart_init+0x60>
	((Sercom *)hw)->USART.CTRLB.reg = data;
    11b2:	23c0      	movs	r3, #192	; 0xc0
    11b4:	029b      	lsls	r3, r3, #10
    11b6:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    11b8:	2207      	movs	r2, #7
    11ba:	69e3      	ldr	r3, [r4, #28]
    11bc:	421a      	tst	r2, r3
    11be:	d1fc      	bne.n	11ba <_usart_init+0x6e>
	((Sercom *)hw)->USART.BAUD.reg = data;
    11c0:	4b08      	ldr	r3, [pc, #32]	; (11e4 <_usart_init+0x98>)
    11c2:	81a3      	strh	r3, [r4, #12]
	((Sercom *)hw)->USART.RXPL.reg = data;
    11c4:	2300      	movs	r3, #0
    11c6:	73a3      	strb	r3, [r4, #14]
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    11c8:	2230      	movs	r2, #48	; 0x30
    11ca:	54a3      	strb	r3, [r4, r2]
}
    11cc:	2000      	movs	r0, #0
    11ce:	bd10      	pop	{r4, pc}
    11d0:	bdfff800 	.word	0xbdfff800
    11d4:	0000023a 	.word	0x0000023a
    11d8:	00004c5c 	.word	0x00004c5c
    11dc:	00000d25 	.word	0x00000d25
    11e0:	40100004 	.word	0x40100004
    11e4:	ffffd8ad 	.word	0xffffd8ad

000011e8 <_usart_sync_init>:
{
    11e8:	b570      	push	{r4, r5, r6, lr}
    11ea:	0005      	movs	r5, r0
    11ec:	000c      	movs	r4, r1
	ASSERT(device);
    11ee:	1e43      	subs	r3, r0, #1
    11f0:	4198      	sbcs	r0, r3
    11f2:	b2c0      	uxtb	r0, r0
    11f4:	22b4      	movs	r2, #180	; 0xb4
    11f6:	4904      	ldr	r1, [pc, #16]	; (1208 <_usart_sync_init+0x20>)
    11f8:	4b04      	ldr	r3, [pc, #16]	; (120c <_usart_sync_init+0x24>)
    11fa:	4798      	blx	r3
	device->hw = hw;
    11fc:	602c      	str	r4, [r5, #0]
	return _usart_init(hw);
    11fe:	0020      	movs	r0, r4
    1200:	4b03      	ldr	r3, [pc, #12]	; (1210 <_usart_sync_init+0x28>)
    1202:	4798      	blx	r3
}
    1204:	bd70      	pop	{r4, r5, r6, pc}
    1206:	46c0      	nop			; (mov r8, r8)
    1208:	00004c5c 	.word	0x00004c5c
    120c:	00000d25 	.word	0x00000d25
    1210:	0000114d 	.word	0x0000114d

00001214 <_usart_sync_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    1214:	6802      	ldr	r2, [r0, #0]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1216:	6813      	ldr	r3, [r2, #0]
    1218:	2102      	movs	r1, #2
    121a:	430b      	orrs	r3, r1
    121c:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    121e:	3101      	adds	r1, #1
    1220:	69d3      	ldr	r3, [r2, #28]
    1222:	4219      	tst	r1, r3
    1224:	d1fc      	bne.n	1220 <_usart_sync_enable+0xc>
}
    1226:	4770      	bx	lr

00001228 <_usart_sync_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    1228:	6803      	ldr	r3, [r0, #0]
    122a:	b289      	uxth	r1, r1
	((Sercom *)hw)->USART.DATA.reg = data;
    122c:	8519      	strh	r1, [r3, #40]	; 0x28
}
    122e:	4770      	bx	lr

00001230 <_usart_sync_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    1230:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->USART.DATA.reg;
    1232:	8d18      	ldrh	r0, [r3, #40]	; 0x28
    1234:	b2c0      	uxtb	r0, r0
}
    1236:	4770      	bx	lr

00001238 <_usart_sync_is_ready_to_send>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    1238:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    123a:	7e18      	ldrb	r0, [r3, #24]
    123c:	2301      	movs	r3, #1
    123e:	4018      	ands	r0, r3
}
    1240:	4770      	bx	lr

00001242 <_usart_sync_is_transmit_done>:
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    1242:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    1244:	7e18      	ldrb	r0, [r3, #24]
    1246:	0780      	lsls	r0, r0, #30
    1248:	0fc0      	lsrs	r0, r0, #31
}
    124a:	4770      	bx	lr

0000124c <_usart_sync_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    124c:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    124e:	7e18      	ldrb	r0, [r3, #24]
    1250:	0740      	lsls	r0, r0, #29
    1252:	0fc0      	lsrs	r0, r0, #31
}
    1254:	4770      	bx	lr
	...

00001258 <_i2c_m_sync_init>:
{
    1258:	b570      	push	{r4, r5, r6, lr}
    125a:	0004      	movs	r4, r0
    125c:	000d      	movs	r5, r1
	ASSERT(i2c_dev);
    125e:	1e43      	subs	r3, r0, #1
    1260:	4198      	sbcs	r0, r3
    1262:	b2c0      	uxtb	r0, r0
    1264:	4a04      	ldr	r2, [pc, #16]	; (1278 <_i2c_m_sync_init+0x20>)
    1266:	4905      	ldr	r1, [pc, #20]	; (127c <_i2c_m_sync_init+0x24>)
    1268:	4b05      	ldr	r3, [pc, #20]	; (1280 <_i2c_m_sync_init+0x28>)
    126a:	4798      	blx	r3
	i2c_dev->hw = hw;
    126c:	6125      	str	r5, [r4, #16]
	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    126e:	0029      	movs	r1, r5
    1270:	0020      	movs	r0, r4
    1272:	4b04      	ldr	r3, [pc, #16]	; (1284 <_i2c_m_sync_init+0x2c>)
    1274:	4798      	blx	r3
}
    1276:	bd70      	pop	{r4, r5, r6, pc}
    1278:	00000507 	.word	0x00000507
    127c:	00004c5c 	.word	0x00004c5c
    1280:	00000d25 	.word	0x00000d25
    1284:	00001071 	.word	0x00001071

00001288 <_i2c_m_sync_enable>:
{
    1288:	b570      	push	{r4, r5, r6, lr}
    128a:	0004      	movs	r4, r0
	ASSERT(i2c_dev);
    128c:	4d1a      	ldr	r5, [pc, #104]	; (12f8 <_i2c_m_sync_enable+0x70>)
    128e:	1e43      	subs	r3, r0, #1
    1290:	4198      	sbcs	r0, r3
    1292:	b2c0      	uxtb	r0, r0
    1294:	4a19      	ldr	r2, [pc, #100]	; (12fc <_i2c_m_sync_enable+0x74>)
    1296:	0029      	movs	r1, r5
    1298:	4e19      	ldr	r6, [pc, #100]	; (1300 <_i2c_m_sync_enable+0x78>)
    129a:	47b0      	blx	r6
	return _i2c_m_enable_implementation(i2c_dev->hw);
    129c:	6924      	ldr	r4, [r4, #16]
	ASSERT(hw);
    129e:	0020      	movs	r0, r4
    12a0:	1e43      	subs	r3, r0, #1
    12a2:	4198      	sbcs	r0, r3
    12a4:	b2c0      	uxtb	r0, r0
    12a6:	4a17      	ldr	r2, [pc, #92]	; (1304 <_i2c_m_sync_enable+0x7c>)
    12a8:	0029      	movs	r1, r5
    12aa:	47b0      	blx	r6
	((Sercom *)hw)->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    12ac:	6823      	ldr	r3, [r4, #0]
    12ae:	2202      	movs	r2, #2
    12b0:	4313      	orrs	r3, r2
    12b2:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    12b4:	3201      	adds	r2, #1
    12b6:	69e3      	ldr	r3, [r4, #28]
    12b8:	421a      	tst	r2, r3
    12ba:	d1fc      	bne.n	12b6 <_i2c_m_sync_enable+0x2e>
    12bc:	2504      	movs	r5, #4
    12be:	2204      	movs	r2, #4
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_BUSSTATE_bf(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
    12c0:	2003      	movs	r0, #3
}

static inline void hri_sercomi2cm_clear_STATUS_reg(const void *const hw, hri_sercomi2cm_status_reg_t mask)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
    12c2:	2610      	movs	r6, #16
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    12c4:	4910      	ldr	r1, [pc, #64]	; (1308 <_i2c_m_sync_enable+0x80>)
    12c6:	69e3      	ldr	r3, [r4, #28]
    12c8:	421a      	tst	r2, r3
    12ca:	d1fc      	bne.n	12c6 <_i2c_m_sync_enable+0x3e>
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
    12cc:	8b63      	ldrh	r3, [r4, #26]
    12ce:	091b      	lsrs	r3, r3, #4
	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    12d0:	4003      	ands	r3, r0
    12d2:	2b01      	cmp	r3, #1
    12d4:	d00a      	beq.n	12ec <_i2c_m_sync_enable+0x64>
    12d6:	3901      	subs	r1, #1
		if (timeout <= 0) {
    12d8:	2900      	cmp	r1, #0
    12da:	d1f4      	bne.n	12c6 <_i2c_m_sync_enable+0x3e>
    12dc:	3d01      	subs	r5, #1
			if (--timeout_attempt)
    12de:	2d00      	cmp	r5, #0
    12e0:	d006      	beq.n	12f0 <_i2c_m_sync_enable+0x68>
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
    12e2:	8366      	strh	r6, [r4, #26]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    12e4:	69e3      	ldr	r3, [r4, #28]
    12e6:	421a      	tst	r2, r3
    12e8:	d1fc      	bne.n	12e4 <_i2c_m_sync_enable+0x5c>
    12ea:	e7eb      	b.n	12c4 <_i2c_m_sync_enable+0x3c>
	return ERR_NONE;
    12ec:	2000      	movs	r0, #0
}
    12ee:	bd70      	pop	{r4, r5, r6, pc}
				return I2C_ERR_BUSY;
    12f0:	2006      	movs	r0, #6
    12f2:	4240      	negs	r0, r0
	return _i2c_m_enable_implementation(i2c_dev->hw);
    12f4:	e7fb      	b.n	12ee <_i2c_m_sync_enable+0x66>
    12f6:	46c0      	nop			; (mov r8, r8)
    12f8:	00004c5c 	.word	0x00004c5c
    12fc:	00000524 	.word	0x00000524
    1300:	00000d25 	.word	0x00000d25
    1304:	000005f4 	.word	0x000005f4
    1308:	0000ffff 	.word	0x0000ffff

0000130c <_i2c_m_sync_transfer>:
{
    130c:	b5f0      	push	{r4, r5, r6, r7, lr}
    130e:	46de      	mov	lr, fp
    1310:	4657      	mov	r7, sl
    1312:	464e      	mov	r6, r9
    1314:	4645      	mov	r5, r8
    1316:	b5e0      	push	{r5, r6, r7, lr}
    1318:	b083      	sub	sp, #12
    131a:	0005      	movs	r5, r0
    131c:	4688      	mov	r8, r1
	void *   hw = i2c_dev->hw;
    131e:	6904      	ldr	r4, [r0, #16]
	ASSERT(i2c_dev);
    1320:	0006      	movs	r6, r0
    1322:	1e73      	subs	r3, r6, #1
    1324:	419e      	sbcs	r6, r3
    1326:	b2f3      	uxtb	r3, r6
    1328:	9301      	str	r3, [sp, #4]
    132a:	4fb4      	ldr	r7, [pc, #720]	; (15fc <_i2c_m_sync_transfer+0x2f0>)
    132c:	4ab4      	ldr	r2, [pc, #720]	; (1600 <_i2c_m_sync_transfer+0x2f4>)
    132e:	0039      	movs	r1, r7
    1330:	0018      	movs	r0, r3
    1332:	4eb4      	ldr	r6, [pc, #720]	; (1604 <_i2c_m_sync_transfer+0x2f8>)
    1334:	47b0      	blx	r6
	ASSERT(i2c_dev->hw);
    1336:	6928      	ldr	r0, [r5, #16]
    1338:	1e43      	subs	r3, r0, #1
    133a:	4198      	sbcs	r0, r3
    133c:	b2c0      	uxtb	r0, r0
    133e:	22b8      	movs	r2, #184	; 0xb8
    1340:	00d2      	lsls	r2, r2, #3
    1342:	0039      	movs	r1, r7
    1344:	47b0      	blx	r6
	ASSERT(msg);
    1346:	4640      	mov	r0, r8
    1348:	1e43      	subs	r3, r0, #1
    134a:	4198      	sbcs	r0, r3
    134c:	b2c0      	uxtb	r0, r0
    134e:	4aae      	ldr	r2, [pc, #696]	; (1608 <_i2c_m_sync_transfer+0x2fc>)
    1350:	0039      	movs	r1, r7
    1352:	47b0      	blx	r6
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    1354:	886b      	ldrh	r3, [r5, #2]
    1356:	05db      	lsls	r3, r3, #23
    1358:	d500      	bpl.n	135c <_i2c_m_sync_transfer+0x50>
    135a:	e224      	b.n	17a6 <_i2c_m_sync_transfer+0x49a>
	msg->flags |= I2C_M_BUSY;
    135c:	4643      	mov	r3, r8
    135e:	885a      	ldrh	r2, [r3, #2]
    1360:	2380      	movs	r3, #128	; 0x80
    1362:	005b      	lsls	r3, r3, #1
    1364:	431a      	orrs	r2, r3
    1366:	4641      	mov	r1, r8
    1368:	804a      	strh	r2, [r1, #2]
	i2c_dev->service.msg = *msg;
    136a:	002a      	movs	r2, r5
    136c:	c9c1      	ldmia	r1!, {r0, r6, r7}
    136e:	c2c1      	stmia	r2!, {r0, r6, r7}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    1370:	6862      	ldr	r2, [r4, #4]
    1372:	4313      	orrs	r3, r2
    1374:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1376:	2204      	movs	r2, #4
    1378:	69e3      	ldr	r3, [r4, #28]
    137a:	421a      	tst	r2, r3
    137c:	d1fc      	bne.n	1378 <_i2c_m_sync_transfer+0x6c>
	void *             hw    = i2c_dev->hw;
    137e:	692f      	ldr	r7, [r5, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    1380:	683b      	ldr	r3, [r7, #0]
    1382:	4699      	mov	r9, r3
	ASSERT(i2c_dev);
    1384:	4aa1      	ldr	r2, [pc, #644]	; (160c <_i2c_m_sync_transfer+0x300>)
    1386:	499d      	ldr	r1, [pc, #628]	; (15fc <_i2c_m_sync_transfer+0x2f0>)
    1388:	9801      	ldr	r0, [sp, #4]
    138a:	4b9e      	ldr	r3, [pc, #632]	; (1604 <_i2c_m_sync_transfer+0x2f8>)
    138c:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    138e:	686b      	ldr	r3, [r5, #4]
    1390:	2b01      	cmp	r3, #1
    1392:	d05a      	beq.n	144a <_i2c_m_sync_transfer+0x13e>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1394:	687b      	ldr	r3, [r7, #4]
    1396:	4a9e      	ldr	r2, [pc, #632]	; (1610 <_i2c_m_sync_transfer+0x304>)
    1398:	4013      	ands	r3, r2
    139a:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    139c:	2204      	movs	r2, #4
    139e:	69fb      	ldr	r3, [r7, #28]
    13a0:	421a      	tst	r2, r3
    13a2:	d1fc      	bne.n	139e <_i2c_m_sync_transfer+0x92>
	if (msg->addr & I2C_M_TEN) {
    13a4:	882b      	ldrh	r3, [r5, #0]
    13a6:	055a      	lsls	r2, r3, #21
    13a8:	d55c      	bpl.n	1464 <_i2c_m_sync_transfer+0x158>
		if (msg->flags & I2C_M_RD) {
    13aa:	886a      	ldrh	r2, [r5, #2]
    13ac:	07d2      	lsls	r2, r2, #31
    13ae:	d504      	bpl.n	13ba <_i2c_m_sync_transfer+0xae>
			msg->flags |= I2C_M_TEN;
    13b0:	886a      	ldrh	r2, [r5, #2]
    13b2:	2180      	movs	r1, #128	; 0x80
    13b4:	00c9      	lsls	r1, r1, #3
    13b6:	430a      	orrs	r2, r1
    13b8:	806a      	strh	r2, [r5, #2]
		                              ((msg->addr & TEN_ADDR_MASK) << 1) | SERCOM_I2CM_ADDR_TENBITEN
    13ba:	005b      	lsls	r3, r3, #1
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    13bc:	4995      	ldr	r1, [pc, #596]	; (1614 <_i2c_m_sync_transfer+0x308>)
    13be:	4019      	ands	r1, r3
    13c0:	2204      	movs	r2, #4
    13c2:	69fb      	ldr	r3, [r7, #28]
    13c4:	421a      	tst	r2, r3
    13c6:	d1fc      	bne.n	13c2 <_i2c_m_sync_transfer+0xb6>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    13c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    13ca:	2280      	movs	r2, #128	; 0x80
    13cc:	01d2      	lsls	r2, r2, #7
    13ce:	401a      	ands	r2, r3
		hri_sercomi2cm_write_ADDR_reg(hw,
    13d0:	2380      	movs	r3, #128	; 0x80
    13d2:	021b      	lsls	r3, r3, #8
    13d4:	4313      	orrs	r3, r2
    13d6:	4319      	orrs	r1, r3
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    13d8:	6279      	str	r1, [r7, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    13da:	2204      	movs	r2, #4
    13dc:	69fb      	ldr	r3, [r7, #28]
    13de:	421a      	tst	r2, r3
    13e0:	d1fc      	bne.n	13dc <_i2c_m_sync_transfer+0xd0>
	void *   hw      = i2c_dev->hw;
    13e2:	6929      	ldr	r1, [r5, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    13e4:	7e0b      	ldrb	r3, [r1, #24]
    13e6:	b2db      	uxtb	r3, r3
    13e8:	4a8b      	ldr	r2, [pc, #556]	; (1618 <_i2c_m_sync_transfer+0x30c>)
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    13ea:	2003      	movs	r0, #3
    13ec:	4218      	tst	r0, r3
    13ee:	d104      	bne.n	13fa <_i2c_m_sync_transfer+0xee>
    13f0:	7e0b      	ldrb	r3, [r1, #24]
    13f2:	b2db      	uxtb	r3, r3
    13f4:	3a01      	subs	r2, #1
		if (timeout-- == 0) {
    13f6:	2a00      	cmp	r2, #0
    13f8:	d1f8      	bne.n	13ec <_i2c_m_sync_transfer+0xe0>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    13fa:	683e      	ldr	r6, [r7, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    13fc:	2104      	movs	r1, #4
    13fe:	69fa      	ldr	r2, [r7, #28]
    1400:	4211      	tst	r1, r2
    1402:	d1fc      	bne.n	13fe <_i2c_m_sync_transfer+0xf2>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    1404:	8b7a      	ldrh	r2, [r7, #26]
    1406:	b292      	uxth	r2, r2
	if (flags & MB_FLAG) {
    1408:	07d9      	lsls	r1, r3, #31
    140a:	d400      	bmi.n	140e <_i2c_m_sync_transfer+0x102>
    140c:	e0a0      	b.n	1550 <_i2c_m_sync_transfer+0x244>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    140e:	0793      	lsls	r3, r2, #30
    1410:	d53e      	bpl.n	1490 <_i2c_m_sync_transfer+0x184>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1412:	2301      	movs	r3, #1
    1414:	763b      	strb	r3, [r7, #24]
			msg->flags |= I2C_M_FAIL;
    1416:	886b      	ldrh	r3, [r5, #2]
    1418:	2180      	movs	r1, #128	; 0x80
    141a:	0149      	lsls	r1, r1, #5
    141c:	430b      	orrs	r3, r1
    141e:	806b      	strh	r3, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    1420:	886b      	ldrh	r3, [r5, #2]
    1422:	497e      	ldr	r1, [pc, #504]	; (161c <_i2c_m_sync_transfer+0x310>)
    1424:	400b      	ands	r3, r1
    1426:	806b      	strh	r3, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    1428:	2001      	movs	r0, #1
    142a:	0003      	movs	r3, r0
    142c:	4013      	ands	r3, r2
			return I2C_ERR_BAD_ADDRESS;
    142e:	4258      	negs	r0, r3
    1430:	4158      	adcs	r0, r3
    1432:	3805      	subs	r0, #5
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    1434:	886b      	ldrh	r3, [r5, #2]
    1436:	4a79      	ldr	r2, [pc, #484]	; (161c <_i2c_m_sync_transfer+0x310>)
    1438:	4013      	ands	r3, r2
    143a:	806b      	strh	r3, [r5, #2]
}
    143c:	b003      	add	sp, #12
    143e:	bc3c      	pop	{r2, r3, r4, r5}
    1440:	4690      	mov	r8, r2
    1442:	4699      	mov	r9, r3
    1444:	46a2      	mov	sl, r4
    1446:	46ab      	mov	fp, r5
    1448:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (msg->len == 1 && sclsm) {
    144a:	464b      	mov	r3, r9
    144c:	011b      	lsls	r3, r3, #4
    144e:	d5a1      	bpl.n	1394 <_i2c_m_sync_transfer+0x88>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1450:	687a      	ldr	r2, [r7, #4]
    1452:	2380      	movs	r3, #128	; 0x80
    1454:	02db      	lsls	r3, r3, #11
    1456:	4313      	orrs	r3, r2
    1458:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    145a:	2204      	movs	r2, #4
    145c:	69fb      	ldr	r3, [r7, #28]
    145e:	421a      	tst	r2, r3
    1460:	d1fc      	bne.n	145c <_i2c_m_sync_transfer+0x150>
    1462:	e79f      	b.n	13a4 <_i2c_m_sync_transfer+0x98>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    1464:	886a      	ldrh	r2, [r5, #2]
    1466:	005b      	lsls	r3, r3, #1
    1468:	21ff      	movs	r1, #255	; 0xff
    146a:	400b      	ands	r3, r1
    146c:	39fe      	subs	r1, #254	; 0xfe
    146e:	4011      	ands	r1, r2
    1470:	4319      	orrs	r1, r3
    1472:	2204      	movs	r2, #4
    1474:	69fb      	ldr	r3, [r7, #28]
    1476:	421a      	tst	r2, r3
    1478:	d1fc      	bne.n	1474 <_i2c_m_sync_transfer+0x168>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    147a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    147c:	2280      	movs	r2, #128	; 0x80
    147e:	01d2      	lsls	r2, r2, #7
    1480:	4013      	ands	r3, r2
		hri_sercomi2cm_write_ADDR_reg(hw,
    1482:	430b      	orrs	r3, r1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    1484:	627b      	str	r3, [r7, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1486:	2204      	movs	r2, #4
    1488:	69fb      	ldr	r3, [r7, #28]
    148a:	421a      	tst	r2, r3
    148c:	d1fc      	bne.n	1488 <_i2c_m_sync_transfer+0x17c>
    148e:	e7a8      	b.n	13e2 <_i2c_m_sync_transfer+0xd6>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    1490:	0753      	lsls	r3, r2, #29
    1492:	d41b      	bmi.n	14cc <_i2c_m_sync_transfer+0x1c0>
			if (msg->flags & I2C_M_TEN) {
    1494:	886b      	ldrh	r3, [r5, #2]
    1496:	055b      	lsls	r3, r3, #21
    1498:	d535      	bpl.n	1506 <_i2c_m_sync_transfer+0x1fa>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    149a:	882b      	ldrh	r3, [r5, #0]
    149c:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    149e:	2106      	movs	r1, #6
    14a0:	4019      	ands	r1, r3
    14a2:	2204      	movs	r2, #4
    14a4:	69fb      	ldr	r3, [r7, #28]
    14a6:	421a      	tst	r2, r3
    14a8:	d1fc      	bne.n	14a4 <_i2c_m_sync_transfer+0x198>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    14aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    14ac:	2280      	movs	r2, #128	; 0x80
    14ae:	01d2      	lsls	r2, r2, #7
    14b0:	4013      	ands	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    14b2:	22f1      	movs	r2, #241	; 0xf1
    14b4:	4313      	orrs	r3, r2
    14b6:	430b      	orrs	r3, r1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    14b8:	627b      	str	r3, [r7, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    14ba:	3aed      	subs	r2, #237	; 0xed
    14bc:	69fb      	ldr	r3, [r7, #28]
    14be:	421a      	tst	r2, r3
    14c0:	d1fc      	bne.n	14bc <_i2c_m_sync_transfer+0x1b0>
				msg->flags &= ~I2C_M_TEN;
    14c2:	886b      	ldrh	r3, [r5, #2]
    14c4:	4a56      	ldr	r2, [pc, #344]	; (1620 <_i2c_m_sync_transfer+0x314>)
    14c6:	4013      	ands	r3, r2
    14c8:	806b      	strh	r3, [r5, #2]
    14ca:	e066      	b.n	159a <_i2c_m_sync_transfer+0x28e>
				if (msg->len > 0) {
    14cc:	686b      	ldr	r3, [r5, #4]
    14ce:	2b00      	cmp	r3, #0
    14d0:	dd04      	ble.n	14dc <_i2c_m_sync_transfer+0x1d0>
					msg->flags |= I2C_M_FAIL;
    14d2:	886b      	ldrh	r3, [r5, #2]
    14d4:	2280      	movs	r2, #128	; 0x80
    14d6:	0152      	lsls	r2, r2, #5
    14d8:	4313      	orrs	r3, r2
    14da:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    14dc:	886b      	ldrh	r3, [r5, #2]
    14de:	b21b      	sxth	r3, r3
    14e0:	2b00      	cmp	r3, #0
    14e2:	db06      	blt.n	14f2 <_i2c_m_sync_transfer+0x1e6>
				msg->flags &= ~I2C_M_BUSY;
    14e4:	886b      	ldrh	r3, [r5, #2]
    14e6:	4a4d      	ldr	r2, [pc, #308]	; (161c <_i2c_m_sync_transfer+0x310>)
    14e8:	4013      	ands	r3, r2
    14ea:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    14ec:	2002      	movs	r0, #2
    14ee:	4240      	negs	r0, r0
    14f0:	e7a0      	b.n	1434 <_i2c_m_sync_transfer+0x128>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    14f2:	687a      	ldr	r2, [r7, #4]
    14f4:	23c0      	movs	r3, #192	; 0xc0
    14f6:	029b      	lsls	r3, r3, #10
    14f8:	4313      	orrs	r3, r2
    14fa:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    14fc:	2304      	movs	r3, #4
    14fe:	69fa      	ldr	r2, [r7, #28]
    1500:	4213      	tst	r3, r2
    1502:	d1fc      	bne.n	14fe <_i2c_m_sync_transfer+0x1f2>
    1504:	e7ee      	b.n	14e4 <_i2c_m_sync_transfer+0x1d8>
			if (msg->len == 0) {
    1506:	686b      	ldr	r3, [r5, #4]
    1508:	2b00      	cmp	r3, #0
    150a:	d112      	bne.n	1532 <_i2c_m_sync_transfer+0x226>
				if (msg->flags & I2C_M_STOP) {
    150c:	886b      	ldrh	r3, [r5, #2]
    150e:	b21b      	sxth	r3, r3
    1510:	2b00      	cmp	r3, #0
    1512:	db04      	blt.n	151e <_i2c_m_sync_transfer+0x212>
				msg->flags &= ~I2C_M_BUSY;
    1514:	886b      	ldrh	r3, [r5, #2]
    1516:	4a41      	ldr	r2, [pc, #260]	; (161c <_i2c_m_sync_transfer+0x310>)
    1518:	4013      	ands	r3, r2
    151a:	806b      	strh	r3, [r5, #2]
    151c:	e03d      	b.n	159a <_i2c_m_sync_transfer+0x28e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    151e:	687a      	ldr	r2, [r7, #4]
    1520:	23c0      	movs	r3, #192	; 0xc0
    1522:	029b      	lsls	r3, r3, #10
    1524:	4313      	orrs	r3, r2
    1526:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1528:	2204      	movs	r2, #4
    152a:	69fb      	ldr	r3, [r7, #28]
    152c:	421a      	tst	r2, r3
    152e:	d1fc      	bne.n	152a <_i2c_m_sync_transfer+0x21e>
    1530:	e7f0      	b.n	1514 <_i2c_m_sync_transfer+0x208>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    1532:	68ab      	ldr	r3, [r5, #8]
    1534:	781a      	ldrb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    1536:	2328      	movs	r3, #40	; 0x28
    1538:	54fa      	strb	r2, [r7, r3]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    153a:	2204      	movs	r2, #4
    153c:	69fb      	ldr	r3, [r7, #28]
    153e:	421a      	tst	r2, r3
    1540:	d1fc      	bne.n	153c <_i2c_m_sync_transfer+0x230>
				msg->buffer++;
    1542:	68ab      	ldr	r3, [r5, #8]
    1544:	3301      	adds	r3, #1
    1546:	60ab      	str	r3, [r5, #8]
				msg->len--;
    1548:	686b      	ldr	r3, [r5, #4]
    154a:	3b01      	subs	r3, #1
    154c:	606b      	str	r3, [r5, #4]
    154e:	e024      	b.n	159a <_i2c_m_sync_transfer+0x28e>
	} else if (flags & SB_FLAG) {
    1550:	079b      	lsls	r3, r3, #30
    1552:	d522      	bpl.n	159a <_i2c_m_sync_transfer+0x28e>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    1554:	686b      	ldr	r3, [r5, #4]
    1556:	2b00      	cmp	r3, #0
    1558:	d040      	beq.n	15dc <_i2c_m_sync_transfer+0x2d0>
    155a:	0752      	lsls	r2, r2, #29
    155c:	d43e      	bmi.n	15dc <_i2c_m_sync_transfer+0x2d0>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    155e:	0136      	lsls	r6, r6, #4
    1560:	0ff6      	lsrs	r6, r6, #31
			msg->len--;
    1562:	3b01      	subs	r3, #1
    1564:	606b      	str	r3, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    1566:	2b00      	cmp	r3, #0
    1568:	d000      	beq.n	156c <_i2c_m_sync_transfer+0x260>
    156a:	e11f      	b.n	17ac <_i2c_m_sync_transfer+0x4a0>
    156c:	2e00      	cmp	r6, #0
    156e:	d100      	bne.n	1572 <_i2c_m_sync_transfer+0x266>
    1570:	e122      	b.n	17b8 <_i2c_m_sync_transfer+0x4ac>
				if (msg->flags & I2C_M_STOP) {
    1572:	886b      	ldrh	r3, [r5, #2]
    1574:	b21b      	sxth	r3, r3
    1576:	2b00      	cmp	r3, #0
    1578:	db1d      	blt.n	15b6 <_i2c_m_sync_transfer+0x2aa>
				msg->flags &= ~I2C_M_BUSY;
    157a:	886b      	ldrh	r3, [r5, #2]
    157c:	4a27      	ldr	r2, [pc, #156]	; (161c <_i2c_m_sync_transfer+0x310>)
    157e:	4013      	ands	r3, r2
    1580:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    1582:	68a9      	ldr	r1, [r5, #8]
    1584:	1c4b      	adds	r3, r1, #1
    1586:	60ab      	str	r3, [r5, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1588:	2204      	movs	r2, #4
    158a:	69fb      	ldr	r3, [r7, #28]
    158c:	421a      	tst	r2, r3
    158e:	d1fc      	bne.n	158a <_i2c_m_sync_transfer+0x27e>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    1590:	2328      	movs	r3, #40	; 0x28
    1592:	5cfb      	ldrb	r3, [r7, r3]
    1594:	700b      	strb	r3, [r1, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1596:	2302      	movs	r3, #2
    1598:	763b      	strb	r3, [r7, #24]
			return I2C_NACK;
    159a:	2600      	movs	r6, #0
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    159c:	2380      	movs	r3, #128	; 0x80
    159e:	005b      	lsls	r3, r3, #1
    15a0:	469a      	mov	sl, r3
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    15a2:	2103      	movs	r1, #3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    15a4:	2204      	movs	r2, #4
	if (flags & MB_FLAG) {
    15a6:	3bff      	subs	r3, #255	; 0xff
    15a8:	469c      	mov	ip, r3
	} else if (flags & SB_FLAG) {
    15aa:	3301      	adds	r3, #1
    15ac:	4699      	mov	r9, r3
	return ((Sercom *)hw)->I2CM.DATA.reg;
    15ae:	3326      	adds	r3, #38	; 0x26
    15b0:	469b      	mov	fp, r3
    15b2:	9601      	str	r6, [sp, #4]
    15b4:	e0c2      	b.n	173c <_i2c_m_sync_transfer+0x430>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    15b6:	687b      	ldr	r3, [r7, #4]
    15b8:	4a18      	ldr	r2, [pc, #96]	; (161c <_i2c_m_sync_transfer+0x310>)
    15ba:	4013      	ands	r3, r2
    15bc:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    15be:	3206      	adds	r2, #6
    15c0:	32ff      	adds	r2, #255	; 0xff
    15c2:	69fb      	ldr	r3, [r7, #28]
    15c4:	421a      	tst	r2, r3
    15c6:	d1fc      	bne.n	15c2 <_i2c_m_sync_transfer+0x2b6>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    15c8:	687a      	ldr	r2, [r7, #4]
    15ca:	23c0      	movs	r3, #192	; 0xc0
    15cc:	029b      	lsls	r3, r3, #10
    15ce:	4313      	orrs	r3, r2
    15d0:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    15d2:	2204      	movs	r2, #4
    15d4:	69fb      	ldr	r3, [r7, #28]
    15d6:	421a      	tst	r2, r3
    15d8:	d1fc      	bne.n	15d4 <_i2c_m_sync_transfer+0x2c8>
    15da:	e7ce      	b.n	157a <_i2c_m_sync_transfer+0x26e>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    15dc:	2302      	movs	r3, #2
    15de:	763b      	strb	r3, [r7, #24]
			return I2C_NACK;
    15e0:	2002      	movs	r0, #2
    15e2:	4240      	negs	r0, r0
    15e4:	e726      	b.n	1434 <_i2c_m_sync_transfer+0x128>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    15e6:	6862      	ldr	r2, [r4, #4]
    15e8:	23c0      	movs	r3, #192	; 0xc0
    15ea:	029b      	lsls	r3, r3, #10
    15ec:	4313      	orrs	r3, r2
    15ee:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    15f0:	2204      	movs	r2, #4
    15f2:	69e3      	ldr	r3, [r4, #28]
    15f4:	421a      	tst	r2, r3
    15f6:	d1fc      	bne.n	15f2 <_i2c_m_sync_transfer+0x2e6>
    15f8:	e0b5      	b.n	1766 <_i2c_m_sync_transfer+0x45a>
    15fa:	46c0      	nop			; (mov r8, r8)
    15fc:	00004c5c 	.word	0x00004c5c
    1600:	000005bf 	.word	0x000005bf
    1604:	00000d25 	.word	0x00000d25
    1608:	000005c1 	.word	0x000005c1
    160c:	00000594 	.word	0x00000594
    1610:	fffbffff 	.word	0xfffbffff
    1614:	000007fe 	.word	0x000007fe
    1618:	0000ffff 	.word	0x0000ffff
    161c:	fffffeff 	.word	0xfffffeff
    1620:	fffffbff 	.word	0xfffffbff
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    1624:	4202      	tst	r2, r0
    1626:	d11b      	bne.n	1660 <_i2c_m_sync_transfer+0x354>
			if (msg->flags & I2C_M_TEN) {
    1628:	886b      	ldrh	r3, [r5, #2]
    162a:	055b      	lsls	r3, r3, #21
    162c:	d535      	bpl.n	169a <_i2c_m_sync_transfer+0x38e>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    162e:	882b      	ldrh	r3, [r5, #0]
    1630:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    1632:	2006      	movs	r0, #6
    1634:	4018      	ands	r0, r3
    1636:	69e3      	ldr	r3, [r4, #28]
    1638:	421a      	tst	r2, r3
    163a:	d1fc      	bne.n	1636 <_i2c_m_sync_transfer+0x32a>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    163c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    163e:	2680      	movs	r6, #128	; 0x80
    1640:	01f6      	lsls	r6, r6, #7
    1642:	4033      	ands	r3, r6
				hri_sercomi2cm_write_ADDR_reg(hw,
    1644:	26f1      	movs	r6, #241	; 0xf1
    1646:	4333      	orrs	r3, r6
    1648:	4303      	orrs	r3, r0
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    164a:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    164c:	69e3      	ldr	r3, [r4, #28]
    164e:	421a      	tst	r2, r3
    1650:	d1fc      	bne.n	164c <_i2c_m_sync_transfer+0x340>
				msg->flags &= ~I2C_M_TEN;
    1652:	886b      	ldrh	r3, [r5, #2]
    1654:	4878      	ldr	r0, [pc, #480]	; (1838 <_i2c_m_sync_transfer+0x52c>)
    1656:	4003      	ands	r3, r0
    1658:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    165a:	2300      	movs	r3, #0
    165c:	9301      	str	r3, [sp, #4]
    165e:	e06d      	b.n	173c <_i2c_m_sync_transfer+0x430>
				if (msg->len > 0) {
    1660:	686b      	ldr	r3, [r5, #4]
    1662:	2b00      	cmp	r3, #0
    1664:	dd04      	ble.n	1670 <_i2c_m_sync_transfer+0x364>
					msg->flags |= I2C_M_FAIL;
    1666:	886b      	ldrh	r3, [r5, #2]
    1668:	2080      	movs	r0, #128	; 0x80
    166a:	0140      	lsls	r0, r0, #5
    166c:	4303      	orrs	r3, r0
    166e:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    1670:	886b      	ldrh	r3, [r5, #2]
    1672:	b21b      	sxth	r3, r3
    1674:	2b00      	cmp	r3, #0
    1676:	db07      	blt.n	1688 <_i2c_m_sync_transfer+0x37c>
				msg->flags &= ~I2C_M_BUSY;
    1678:	886b      	ldrh	r3, [r5, #2]
    167a:	4870      	ldr	r0, [pc, #448]	; (183c <_i2c_m_sync_transfer+0x530>)
    167c:	4003      	ands	r3, r0
    167e:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    1680:	2302      	movs	r3, #2
    1682:	425b      	negs	r3, r3
    1684:	9301      	str	r3, [sp, #4]
    1686:	e059      	b.n	173c <_i2c_m_sync_transfer+0x430>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    1688:	6860      	ldr	r0, [r4, #4]
    168a:	23c0      	movs	r3, #192	; 0xc0
    168c:	029b      	lsls	r3, r3, #10
    168e:	4303      	orrs	r3, r0
    1690:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1692:	69e3      	ldr	r3, [r4, #28]
    1694:	421a      	tst	r2, r3
    1696:	d1fc      	bne.n	1692 <_i2c_m_sync_transfer+0x386>
    1698:	e7ee      	b.n	1678 <_i2c_m_sync_transfer+0x36c>
			if (msg->len == 0) {
    169a:	686b      	ldr	r3, [r5, #4]
    169c:	2b00      	cmp	r3, #0
    169e:	d113      	bne.n	16c8 <_i2c_m_sync_transfer+0x3bc>
				if (msg->flags & I2C_M_STOP) {
    16a0:	886b      	ldrh	r3, [r5, #2]
    16a2:	b21b      	sxth	r3, r3
    16a4:	2b00      	cmp	r3, #0
    16a6:	db06      	blt.n	16b6 <_i2c_m_sync_transfer+0x3aa>
				msg->flags &= ~I2C_M_BUSY;
    16a8:	886b      	ldrh	r3, [r5, #2]
    16aa:	4864      	ldr	r0, [pc, #400]	; (183c <_i2c_m_sync_transfer+0x530>)
    16ac:	4003      	ands	r3, r0
    16ae:	806b      	strh	r3, [r5, #2]
			return I2C_OK;
    16b0:	2300      	movs	r3, #0
    16b2:	9301      	str	r3, [sp, #4]
    16b4:	e042      	b.n	173c <_i2c_m_sync_transfer+0x430>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    16b6:	6860      	ldr	r0, [r4, #4]
    16b8:	23c0      	movs	r3, #192	; 0xc0
    16ba:	029b      	lsls	r3, r3, #10
    16bc:	4303      	orrs	r3, r0
    16be:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    16c0:	69e3      	ldr	r3, [r4, #28]
    16c2:	421a      	tst	r2, r3
    16c4:	d1fc      	bne.n	16c0 <_i2c_m_sync_transfer+0x3b4>
    16c6:	e7ef      	b.n	16a8 <_i2c_m_sync_transfer+0x39c>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    16c8:	68ab      	ldr	r3, [r5, #8]
    16ca:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    16cc:	4658      	mov	r0, fp
    16ce:	5423      	strb	r3, [r4, r0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    16d0:	69e3      	ldr	r3, [r4, #28]
    16d2:	421a      	tst	r2, r3
    16d4:	d1fc      	bne.n	16d0 <_i2c_m_sync_transfer+0x3c4>
				msg->buffer++;
    16d6:	68ab      	ldr	r3, [r5, #8]
    16d8:	3301      	adds	r3, #1
    16da:	60ab      	str	r3, [r5, #8]
				msg->len--;
    16dc:	686b      	ldr	r3, [r5, #4]
    16de:	3b01      	subs	r3, #1
    16e0:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    16e2:	2300      	movs	r3, #0
    16e4:	9301      	str	r3, [sp, #4]
    16e6:	e029      	b.n	173c <_i2c_m_sync_transfer+0x430>
	return I2C_OK;
    16e8:	2600      	movs	r6, #0
    16ea:	9601      	str	r6, [sp, #4]
	} else if (flags & SB_FLAG) {
    16ec:	464e      	mov	r6, r9
    16ee:	421e      	tst	r6, r3
    16f0:	d024      	beq.n	173c <_i2c_m_sync_transfer+0x430>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    16f2:	686b      	ldr	r3, [r5, #4]
    16f4:	2b00      	cmp	r3, #0
    16f6:	d04d      	beq.n	1794 <_i2c_m_sync_transfer+0x488>
    16f8:	4202      	tst	r2, r0
    16fa:	d14b      	bne.n	1794 <_i2c_m_sync_transfer+0x488>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    16fc:	0eff      	lsrs	r7, r7, #27
    16fe:	4660      	mov	r0, ip
    1700:	4007      	ands	r7, r0
			msg->len--;
    1702:	3b01      	subs	r3, #1
    1704:	606b      	str	r3, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    1706:	2b00      	cmp	r3, #0
    1708:	d000      	beq.n	170c <_i2c_m_sync_transfer+0x400>
    170a:	e082      	b.n	1812 <_i2c_m_sync_transfer+0x506>
    170c:	2f00      	cmp	r7, #0
    170e:	d100      	bne.n	1712 <_i2c_m_sync_transfer+0x406>
    1710:	e085      	b.n	181e <_i2c_m_sync_transfer+0x512>
				if (msg->flags & I2C_M_STOP) {
    1712:	886b      	ldrh	r3, [r5, #2]
    1714:	b21b      	sxth	r3, r3
    1716:	2b00      	cmp	r3, #0
    1718:	db2c      	blt.n	1774 <_i2c_m_sync_transfer+0x468>
				msg->flags &= ~I2C_M_BUSY;
    171a:	886b      	ldrh	r3, [r5, #2]
    171c:	4847      	ldr	r0, [pc, #284]	; (183c <_i2c_m_sync_transfer+0x530>)
    171e:	4003      	ands	r3, r0
    1720:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    1722:	68a8      	ldr	r0, [r5, #8]
    1724:	1c43      	adds	r3, r0, #1
    1726:	60ab      	str	r3, [r5, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1728:	69e3      	ldr	r3, [r4, #28]
    172a:	421a      	tst	r2, r3
    172c:	d1fc      	bne.n	1728 <_i2c_m_sync_transfer+0x41c>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    172e:	465b      	mov	r3, fp
    1730:	5ce3      	ldrb	r3, [r4, r3]
    1732:	7003      	strb	r3, [r0, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1734:	464b      	mov	r3, r9
    1736:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    1738:	2300      	movs	r3, #0
    173a:	9301      	str	r3, [sp, #4]
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    173c:	886b      	ldrh	r3, [r5, #2]
    173e:	4650      	mov	r0, sl
    1740:	4203      	tst	r3, r0
    1742:	d02d      	beq.n	17a0 <_i2c_m_sync_transfer+0x494>
	void *   hw      = i2c_dev->hw;
    1744:	692e      	ldr	r6, [r5, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    1746:	7e33      	ldrb	r3, [r6, #24]
    1748:	b2db      	uxtb	r3, r3
    174a:	483d      	ldr	r0, [pc, #244]	; (1840 <_i2c_m_sync_transfer+0x534>)
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    174c:	4219      	tst	r1, r3
    174e:	d141      	bne.n	17d4 <_i2c_m_sync_transfer+0x4c8>
    1750:	7e33      	ldrb	r3, [r6, #24]
    1752:	b2db      	uxtb	r3, r3
    1754:	3801      	subs	r0, #1
		if (timeout-- == 0) {
    1756:	2800      	cmp	r0, #0
    1758:	d1f8      	bne.n	174c <_i2c_m_sync_transfer+0x440>
			if (msg->flags & I2C_M_STOP) {
    175a:	4643      	mov	r3, r8
    175c:	885b      	ldrh	r3, [r3, #2]
    175e:	b21b      	sxth	r3, r3
    1760:	2b00      	cmp	r3, #0
    1762:	da00      	bge.n	1766 <_i2c_m_sync_transfer+0x45a>
    1764:	e73f      	b.n	15e6 <_i2c_m_sync_transfer+0x2da>
			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    1766:	886b      	ldrh	r3, [r5, #2]
    1768:	4a34      	ldr	r2, [pc, #208]	; (183c <_i2c_m_sync_transfer+0x530>)
    176a:	4013      	ands	r3, r2
    176c:	806b      	strh	r3, [r5, #2]
			return I2C_ERR_BUS;
    176e:	2005      	movs	r0, #5
    1770:	4240      	negs	r0, r0
			return ret;
    1772:	e663      	b.n	143c <_i2c_m_sync_transfer+0x130>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    1774:	6863      	ldr	r3, [r4, #4]
    1776:	4831      	ldr	r0, [pc, #196]	; (183c <_i2c_m_sync_transfer+0x530>)
    1778:	4003      	ands	r3, r0
    177a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    177c:	69e3      	ldr	r3, [r4, #28]
    177e:	421a      	tst	r2, r3
    1780:	d1fc      	bne.n	177c <_i2c_m_sync_transfer+0x470>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    1782:	6860      	ldr	r0, [r4, #4]
    1784:	23c0      	movs	r3, #192	; 0xc0
    1786:	029b      	lsls	r3, r3, #10
    1788:	4303      	orrs	r3, r0
    178a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    178c:	69e3      	ldr	r3, [r4, #28]
    178e:	421a      	tst	r2, r3
    1790:	d1fc      	bne.n	178c <_i2c_m_sync_transfer+0x480>
    1792:	e7c2      	b.n	171a <_i2c_m_sync_transfer+0x40e>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1794:	464b      	mov	r3, r9
    1796:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    1798:	2302      	movs	r3, #2
    179a:	425b      	negs	r3, r3
    179c:	9301      	str	r3, [sp, #4]
    179e:	e7cd      	b.n	173c <_i2c_m_sync_transfer+0x430>
    17a0:	9e01      	ldr	r6, [sp, #4]
    17a2:	0030      	movs	r0, r6
    17a4:	e64a      	b.n	143c <_i2c_m_sync_transfer+0x130>
		return I2C_ERR_BUSY;
    17a6:	2006      	movs	r0, #6
    17a8:	4240      	negs	r0, r0
    17aa:	e647      	b.n	143c <_i2c_m_sync_transfer+0x130>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    17ac:	2b01      	cmp	r3, #1
    17ae:	d000      	beq.n	17b2 <_i2c_m_sync_transfer+0x4a6>
    17b0:	e6e7      	b.n	1582 <_i2c_m_sync_transfer+0x276>
    17b2:	2e00      	cmp	r6, #0
    17b4:	d100      	bne.n	17b8 <_i2c_m_sync_transfer+0x4ac>
    17b6:	e6e4      	b.n	1582 <_i2c_m_sync_transfer+0x276>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    17b8:	687a      	ldr	r2, [r7, #4]
    17ba:	2380      	movs	r3, #128	; 0x80
    17bc:	02db      	lsls	r3, r3, #11
    17be:	4313      	orrs	r3, r2
    17c0:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    17c2:	2204      	movs	r2, #4
    17c4:	69fb      	ldr	r3, [r7, #28]
    17c6:	421a      	tst	r2, r3
    17c8:	d1fc      	bne.n	17c4 <_i2c_m_sync_transfer+0x4b8>
			if (msg->len == 0) {
    17ca:	686b      	ldr	r3, [r5, #4]
    17cc:	2b00      	cmp	r3, #0
    17ce:	d100      	bne.n	17d2 <_i2c_m_sync_transfer+0x4c6>
    17d0:	e6cf      	b.n	1572 <_i2c_m_sync_transfer+0x266>
    17d2:	e6d6      	b.n	1582 <_i2c_m_sync_transfer+0x276>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    17d4:	6827      	ldr	r7, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    17d6:	69e0      	ldr	r0, [r4, #28]
    17d8:	4202      	tst	r2, r0
    17da:	d1fc      	bne.n	17d6 <_i2c_m_sync_transfer+0x4ca>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    17dc:	8b60      	ldrh	r0, [r4, #26]
    17de:	b280      	uxth	r0, r0
	if (flags & MB_FLAG) {
    17e0:	4666      	mov	r6, ip
    17e2:	421e      	tst	r6, r3
    17e4:	d100      	bne.n	17e8 <_i2c_m_sync_transfer+0x4dc>
    17e6:	e77f      	b.n	16e8 <_i2c_m_sync_transfer+0x3dc>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    17e8:	464b      	mov	r3, r9
    17ea:	4203      	tst	r3, r0
    17ec:	d100      	bne.n	17f0 <_i2c_m_sync_transfer+0x4e4>
    17ee:	e719      	b.n	1624 <_i2c_m_sync_transfer+0x318>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    17f0:	7626      	strb	r6, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    17f2:	886b      	ldrh	r3, [r5, #2]
    17f4:	2680      	movs	r6, #128	; 0x80
    17f6:	0176      	lsls	r6, r6, #5
    17f8:	4333      	orrs	r3, r6
    17fa:	806b      	strh	r3, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    17fc:	886b      	ldrh	r3, [r5, #2]
    17fe:	4e0f      	ldr	r6, [pc, #60]	; (183c <_i2c_m_sync_transfer+0x530>)
    1800:	4033      	ands	r3, r6
    1802:	806b      	strh	r3, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    1804:	4663      	mov	r3, ip
    1806:	4018      	ands	r0, r3
			return I2C_ERR_BAD_ADDRESS;
    1808:	4246      	negs	r6, r0
    180a:	4146      	adcs	r6, r0
    180c:	1f73      	subs	r3, r6, #5
    180e:	9301      	str	r3, [sp, #4]
    1810:	e794      	b.n	173c <_i2c_m_sync_transfer+0x430>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    1812:	2b01      	cmp	r3, #1
    1814:	d000      	beq.n	1818 <_i2c_m_sync_transfer+0x50c>
    1816:	e784      	b.n	1722 <_i2c_m_sync_transfer+0x416>
    1818:	2f00      	cmp	r7, #0
    181a:	d100      	bne.n	181e <_i2c_m_sync_transfer+0x512>
    181c:	e781      	b.n	1722 <_i2c_m_sync_transfer+0x416>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    181e:	6860      	ldr	r0, [r4, #4]
    1820:	2380      	movs	r3, #128	; 0x80
    1822:	02db      	lsls	r3, r3, #11
    1824:	4303      	orrs	r3, r0
    1826:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1828:	69e3      	ldr	r3, [r4, #28]
    182a:	421a      	tst	r2, r3
    182c:	d1fc      	bne.n	1828 <_i2c_m_sync_transfer+0x51c>
			if (msg->len == 0) {
    182e:	686b      	ldr	r3, [r5, #4]
    1830:	2b00      	cmp	r3, #0
    1832:	d100      	bne.n	1836 <_i2c_m_sync_transfer+0x52a>
    1834:	e76d      	b.n	1712 <_i2c_m_sync_transfer+0x406>
    1836:	e774      	b.n	1722 <_i2c_m_sync_transfer+0x416>
    1838:	fffffbff 	.word	0xfffffbff
    183c:	fffffeff 	.word	0xfffffeff
    1840:	0000ffff 	.word	0x0000ffff

00001844 <_sysctrl_init_sources>:
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
    1844:	4b0e      	ldr	r3, [pc, #56]	; (1880 <_sysctrl_init_sources+0x3c>)
    1846:	6a1a      	ldr	r2, [r3, #32]
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_FRANGE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
    1848:	6a19      	ldr	r1, [r3, #32]
	hri_sysctrl_write_OSC8M_reg(hw,
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
#if CONF_OSC8M_OVERWRITE_CALIBRATION == 1
	                                SYSCTRL_OSC8M_CALIB(CONF_OSC8M_CALIB) |
#else
	                                SYSCTRL_OSC8M_CALIB(calib) |
    184a:	480e      	ldr	r0, [pc, #56]	; (1884 <_sysctrl_init_sources+0x40>)
    184c:	4002      	ands	r2, r0
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
    184e:	0f89      	lsrs	r1, r1, #30
    1850:	0789      	lsls	r1, r1, #30
	hri_sysctrl_write_OSC8M_reg(hw,
    1852:	480d      	ldr	r0, [pc, #52]	; (1888 <_sysctrl_init_sources+0x44>)
    1854:	4301      	orrs	r1, r0
    1856:	430a      	orrs	r2, r1
}

static inline void hri_sysctrl_write_OSC8M_reg(const void *const hw, hri_sysctrl_osc8m_reg_t data)
{
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC8M.reg = data;
    1858:	621a      	str	r2, [r3, #32]
	((Sysctrl *)hw)->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    185a:	699a      	ldr	r2, [r3, #24]
    185c:	2102      	movs	r1, #2
    185e:	430a      	orrs	r2, r1
    1860:	619a      	str	r2, [r3, #24]
	tmp = ((Sysctrl *)hw)->OSCULP32K.reg;
    1862:	7f1a      	ldrb	r2, [r3, #28]
	tmp = (tmp & SYSCTRL_OSCULP32K_CALIB_Msk) >> SYSCTRL_OSCULP32K_CALIB_Pos;
    1864:	311d      	adds	r1, #29
    1866:	400a      	ands	r2, r1
	((Sysctrl *)hw)->OSCULP32K.reg = data;
    1868:	771a      	strb	r2, [r3, #28]
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC8MRDY) >> SYSCTRL_PCLKSR_OSC8MRDY_Pos;
    186a:	0019      	movs	r1, r3
#endif
#endif

#if CONF_OSC8M_CONFIG == 1
#if CONF_OSC8M_ENABLE == 1
	while (!hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(hw))
    186c:	2208      	movs	r2, #8
    186e:	68cb      	ldr	r3, [r1, #12]
    1870:	421a      	tst	r2, r3
    1872:	d0fc      	beq.n	186e <_sysctrl_init_sources+0x2a>
	((Sysctrl *)hw)->OSC8M.reg |= SYSCTRL_OSC8M_ONDEMAND;
    1874:	4a02      	ldr	r2, [pc, #8]	; (1880 <_sysctrl_init_sources+0x3c>)
    1876:	6a13      	ldr	r3, [r2, #32]
    1878:	2180      	movs	r1, #128	; 0x80
    187a:	430b      	orrs	r3, r1
    187c:	6213      	str	r3, [r2, #32]
	hri_sysctrl_set_OSC8M_ONDEMAND_bit(hw);
#endif
#endif

	(void)calib, (void)hw;
}
    187e:	4770      	bx	lr
    1880:	40000800 	.word	0x40000800
    1884:	0fff0000 	.word	0x0fff0000
    1888:	00000302 	.word	0x00000302

0000188c <_sysctrl_init_referenced_generators>:
	((Sysctrl *)hw)->OSC32K.reg &= ~SYSCTRL_OSC32K_ENABLE;
    188c:	4a02      	ldr	r2, [pc, #8]	; (1898 <_sysctrl_init_referenced_generators+0xc>)
    188e:	6993      	ldr	r3, [r2, #24]
    1890:	2102      	movs	r1, #2
    1892:	438b      	bics	r3, r1
    1894:	6193      	str	r3, [r2, #24]
	/* Disable after all possible configurations needs sync written. */
	hri_sysctrl_clear_OSC32K_ENABLE_bit(hw);
#endif

	(void)hw;
}
    1896:	4770      	bx	lr
    1898:	40000800 	.word	0x40000800

0000189c <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    189c:	4b02      	ldr	r3, [pc, #8]	; (18a8 <_delay_init+0xc>)
    189e:	4a03      	ldr	r2, [pc, #12]	; (18ac <_delay_init+0x10>)
    18a0:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    18a2:	2205      	movs	r2, #5
    18a4:	601a      	str	r2, [r3, #0]
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
	_system_time_init(hw);
}
    18a6:	4770      	bx	lr
    18a8:	e000e010 	.word	0xe000e010
    18ac:	00ffffff 	.word	0x00ffffff

000018b0 <_delay_cycles>:
}
/**
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
    18b0:	b570      	push	{r4, r5, r6, lr}
	(void)hw;
	uint8_t  n   = cycles >> 24;
    18b2:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    18b4:	1e5e      	subs	r6, r3, #1
    18b6:	b2f6      	uxtb	r6, r6
    18b8:	2b00      	cmp	r3, #0
    18ba:	d013      	beq.n	18e4 <_delay_cycles+0x34>
    18bc:	0034      	movs	r4, r6
		SysTick->LOAD = 0xFFFFFF;
    18be:	4a0e      	ldr	r2, [pc, #56]	; (18f8 <_delay_cycles+0x48>)
    18c0:	4d0e      	ldr	r5, [pc, #56]	; (18fc <_delay_cycles+0x4c>)
		SysTick->VAL  = 0xFFFFFF;
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    18c2:	2080      	movs	r0, #128	; 0x80
    18c4:	0240      	lsls	r0, r0, #9
		SysTick->LOAD = 0xFFFFFF;
    18c6:	6055      	str	r5, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    18c8:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    18ca:	6813      	ldr	r3, [r2, #0]
    18cc:	4203      	tst	r3, r0
    18ce:	d0fc      	beq.n	18ca <_delay_cycles+0x1a>
	while (n--) {
    18d0:	3c01      	subs	r4, #1
    18d2:	b2e4      	uxtb	r4, r4
    18d4:	2cff      	cmp	r4, #255	; 0xff
    18d6:	d1f6      	bne.n	18c6 <_delay_cycles+0x16>
    18d8:	0633      	lsls	r3, r6, #24
    18da:	1af6      	subs	r6, r6, r3
    18dc:	4b08      	ldr	r3, [pc, #32]	; (1900 <_delay_cycles+0x50>)
    18de:	469c      	mov	ip, r3
    18e0:	4461      	add	r1, ip
    18e2:	1871      	adds	r1, r6, r1
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    18e4:	4b04      	ldr	r3, [pc, #16]	; (18f8 <_delay_cycles+0x48>)
    18e6:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    18e8:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    18ea:	0019      	movs	r1, r3
    18ec:	2280      	movs	r2, #128	; 0x80
    18ee:	0252      	lsls	r2, r2, #9
    18f0:	680b      	ldr	r3, [r1, #0]
    18f2:	4213      	tst	r3, r2
    18f4:	d0fc      	beq.n	18f0 <_delay_cycles+0x40>
		;
}
    18f6:	bd70      	pop	{r4, r5, r6, pc}
    18f8:	e000e010 	.word	0xe000e010
    18fc:	00ffffff 	.word	0x00ffffff
    1900:	ff000001 	.word	0xff000001

00001904 <tc_pwm_interrupt_handler>:
 * \internal TC interrupt handler for PWM
 *
 * \param[in] instance TC instance number
 */
static void tc_pwm_interrupt_handler(struct _pwm_device *device)
{
    1904:	b570      	push	{r4, r5, r6, lr}
    1906:	0005      	movs	r5, r0
	void *const hw = device->hw;
    1908:	6904      	ldr	r4, [r0, #16]
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC1;
}

static inline bool hri_tc_get_interrupt_OVF_bit(const void *const hw)
{
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    190a:	7ba3      	ldrb	r3, [r4, #14]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    190c:	07db      	lsls	r3, r3, #31
    190e:	d505      	bpl.n	191c <tc_pwm_interrupt_handler+0x18>
}

static inline void hri_tc_clear_interrupt_OVF_bit(const void *const hw)
{
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    1910:	2301      	movs	r3, #1
    1912:	73a3      	strb	r3, [r4, #14]
		hri_tc_clear_interrupt_OVF_bit(hw);
		if (NULL != device->callback.pwm_period_cb) {
    1914:	6803      	ldr	r3, [r0, #0]
    1916:	2b00      	cmp	r3, #0
    1918:	d000      	beq.n	191c <tc_pwm_interrupt_handler+0x18>
			device->callback.pwm_period_cb(device);
    191a:	4798      	blx	r3
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_ERR;
}

static inline bool hri_tc_get_INTEN_ERR_bit(const void *const hw)
{
	return (((Tc *)hw)->COUNT16.INTENSET.reg & TC_INTENSET_ERR) >> TC_INTENSET_ERR_Pos;
    191c:	7b63      	ldrb	r3, [r4, #13]
		}
	}
	if (hri_tc_get_INTEN_ERR_bit(hw)) {
    191e:	079b      	lsls	r3, r3, #30
    1920:	d506      	bpl.n	1930 <tc_pwm_interrupt_handler+0x2c>
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_ERR;
    1922:	2302      	movs	r3, #2
    1924:	73a3      	strb	r3, [r4, #14]
		hri_tc_clear_interrupt_ERR_bit(hw);
		if (NULL != device->callback.pwm_error_cb) {
    1926:	686b      	ldr	r3, [r5, #4]
    1928:	2b00      	cmp	r3, #0
    192a:	d001      	beq.n	1930 <tc_pwm_interrupt_handler+0x2c>
			device->callback.pwm_error_cb(device);
    192c:	0028      	movs	r0, r5
    192e:	4798      	blx	r3
		}
	}
}
    1930:	bd70      	pop	{r4, r5, r6, pc}
	...

00001934 <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    1934:	b510      	push	{r4, lr}
	return ((uint32_t)hw - TC_HW_BASE_ADDR) >> 10;
    1936:	4b10      	ldr	r3, [pc, #64]	; (1978 <get_tc_index+0x44>)
    1938:	18c3      	adds	r3, r0, r3
    193a:	0a9b      	lsrs	r3, r3, #10
	uint8_t tc_offset = tc_get_hardware_index(hw) + TC_NUMBER_OFFSET;
    193c:	3303      	adds	r3, #3
    193e:	b2db      	uxtb	r3, r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
		if (_tcs[i].number == tc_offset) {
    1940:	4a0e      	ldr	r2, [pc, #56]	; (197c <get_tc_index+0x48>)
    1942:	7812      	ldrb	r2, [r2, #0]
    1944:	429a      	cmp	r2, r3
    1946:	d014      	beq.n	1972 <get_tc_index+0x3e>
    1948:	4a0c      	ldr	r2, [pc, #48]	; (197c <get_tc_index+0x48>)
    194a:	7d12      	ldrb	r2, [r2, #20]
    194c:	429a      	cmp	r2, r3
    194e:	d00e      	beq.n	196e <get_tc_index+0x3a>
    1950:	2228      	movs	r2, #40	; 0x28
    1952:	490a      	ldr	r1, [pc, #40]	; (197c <get_tc_index+0x48>)
    1954:	5c8a      	ldrb	r2, [r1, r2]
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    1956:	2002      	movs	r0, #2
		if (_tcs[i].number == tc_offset) {
    1958:	429a      	cmp	r2, r3
    195a:	d00b      	beq.n	1974 <get_tc_index+0x40>
			return i;
		}
	}

	ASSERT(false);
    195c:	22f0      	movs	r2, #240	; 0xf0
    195e:	32ff      	adds	r2, #255	; 0xff
    1960:	4907      	ldr	r1, [pc, #28]	; (1980 <get_tc_index+0x4c>)
    1962:	2000      	movs	r0, #0
    1964:	4b07      	ldr	r3, [pc, #28]	; (1984 <get_tc_index+0x50>)
    1966:	4798      	blx	r3
	return -1;
    1968:	2001      	movs	r0, #1
    196a:	4240      	negs	r0, r0
}
    196c:	bd10      	pop	{r4, pc}
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    196e:	2001      	movs	r0, #1
    1970:	e000      	b.n	1974 <get_tc_index+0x40>
    1972:	2000      	movs	r0, #0
			return i;
    1974:	b240      	sxtb	r0, r0
    1976:	e7f9      	b.n	196c <get_tc_index+0x38>
    1978:	bdffd400 	.word	0xbdffd400
    197c:	20000000 	.word	0x20000000
    1980:	00004c78 	.word	0x00004c78
    1984:	00000d25 	.word	0x00000d25

00001988 <_timer_init>:
{
    1988:	b570      	push	{r4, r5, r6, lr}
    198a:	0006      	movs	r6, r0
    198c:	000c      	movs	r4, r1
	int8_t i = get_tc_index(hw);
    198e:	0008      	movs	r0, r1
    1990:	4b43      	ldr	r3, [pc, #268]	; (1aa0 <_timer_init+0x118>)
    1992:	4798      	blx	r3
    1994:	0005      	movs	r5, r0
	device->hw = hw;
    1996:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    1998:	228f      	movs	r2, #143	; 0x8f
    199a:	4942      	ldr	r1, [pc, #264]	; (1aa4 <_timer_init+0x11c>)
    199c:	2001      	movs	r0, #1
    199e:	4b42      	ldr	r3, [pc, #264]	; (1aa8 <_timer_init+0x120>)
    19a0:	4798      	blx	r3
	while (((const Tc *)hw)->COUNT16.STATUS.bit.SYNCBUSY)
    19a2:	7be3      	ldrb	r3, [r4, #15]
    19a4:	09db      	lsrs	r3, r3, #7
    19a6:	d1fc      	bne.n	19a2 <_timer_init+0x1a>
}

static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
	uint16_t tmp;
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    19a8:	8823      	ldrh	r3, [r4, #0]
	if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    19aa:	079b      	lsls	r3, r3, #30
    19ac:	d504      	bpl.n	19b8 <_timer_init+0x30>
}

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    19ae:	2300      	movs	r3, #0
    19b0:	8023      	strh	r3, [r4, #0]
	while (((const Tc *)hw)->COUNT16.STATUS.bit.SYNCBUSY)
    19b2:	7be3      	ldrb	r3, [r4, #15]
    19b4:	09db      	lsrs	r3, r3, #7
    19b6:	d1fc      	bne.n	19b2 <_timer_init+0x2a>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    19b8:	2301      	movs	r3, #1
    19ba:	8023      	strh	r3, [r4, #0]
	while (((const Tc *)hw)->COUNT16.STATUS.bit.SYNCBUSY)
    19bc:	7be3      	ldrb	r3, [r4, #15]
    19be:	09db      	lsrs	r3, r3, #7
    19c0:	d1fc      	bne.n	19bc <_timer_init+0x34>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    19c2:	00ab      	lsls	r3, r5, #2
    19c4:	195b      	adds	r3, r3, r5
    19c6:	009a      	lsls	r2, r3, #2
    19c8:	4b38      	ldr	r3, [pc, #224]	; (1aac <_timer_init+0x124>)
    19ca:	189b      	adds	r3, r3, r2
    19cc:	885a      	ldrh	r2, [r3, #2]
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    19ce:	8022      	strh	r2, [r4, #0]
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    19d0:	7919      	ldrb	r1, [r3, #4]
}

static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    19d2:	7221      	strb	r1, [r4, #8]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    19d4:	88db      	ldrh	r3, [r3, #6]
}

static inline void hri_tc_write_EVCTRL_reg(const void *const hw, hri_tc_evctrl_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    19d6:	8163      	strh	r3, [r4, #10]
    19d8:	230c      	movs	r3, #12
    19da:	4013      	ands	r3, r2
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    19dc:	2b08      	cmp	r3, #8
    19de:	d031      	beq.n	1a44 <_timer_init+0xbc>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    19e0:	2b00      	cmp	r3, #0
    19e2:	d13c      	bne.n	1a5e <_timer_init+0xd6>
		hri_tccount16_write_CC_reg(hw, 0, (hri_tccount16_cc_reg_t)_tcs[i].cc0);
    19e4:	4931      	ldr	r1, [pc, #196]	; (1aac <_timer_init+0x124>)
    19e6:	00ab      	lsls	r3, r5, #2
    19e8:	195a      	adds	r2, r3, r5
    19ea:	0092      	lsls	r2, r2, #2
    19ec:	188a      	adds	r2, r1, r2
    19ee:	8992      	ldrh	r2, [r2, #12]
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    19f0:	8322      	strh	r2, [r4, #24]
		hri_tccount16_write_CC_reg(hw, 1, (hri_tccount16_cc_reg_t)_tcs[i].cc1);
    19f2:	195b      	adds	r3, r3, r5
    19f4:	009b      	lsls	r3, r3, #2
    19f6:	18cb      	adds	r3, r1, r3
    19f8:	8a1b      	ldrh	r3, [r3, #16]
    19fa:	8363      	strh	r3, [r4, #26]
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    19fc:	2301      	movs	r3, #1
    19fe:	7363      	strb	r3, [r4, #13]
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC3) {
    1a00:	4b2b      	ldr	r3, [pc, #172]	; (1ab0 <_timer_init+0x128>)
    1a02:	429c      	cmp	r4, r3
    1a04:	d03c      	beq.n	1a80 <_timer_init+0xf8>
		_tc3_dev = (struct _timer_device *)dev;
	}
	if (hw == TC4) {
    1a06:	4b2b      	ldr	r3, [pc, #172]	; (1ab4 <_timer_init+0x12c>)
    1a08:	429c      	cmp	r4, r3
    1a0a:	d03c      	beq.n	1a86 <_timer_init+0xfe>
		_tc4_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC6) {
    1a0c:	4b2a      	ldr	r3, [pc, #168]	; (1ab8 <_timer_init+0x130>)
    1a0e:	429c      	cmp	r4, r3
    1a10:	d041      	beq.n	1a96 <_timer_init+0x10e>
	return ((uint32_t)hw - TC_HW_BASE_ADDR) >> 10;
    1a12:	4b2a      	ldr	r3, [pc, #168]	; (1abc <_timer_init+0x134>)
    1a14:	469c      	mov	ip, r3
    1a16:	4464      	add	r4, ip
    1a18:	0aa4      	lsrs	r4, r4, #10
	NVIC_DisableIRQ((IRQn_Type)((uint8_t)TC_IRQ_BASE_INDEX + tc_get_hardware_index(hw)));
    1a1a:	3412      	adds	r4, #18
  if ((int32_t)(IRQn) >= 0)
    1a1c:	b2e3      	uxtb	r3, r4
    1a1e:	0622      	lsls	r2, r4, #24
    1a20:	d40e      	bmi.n	1a40 <_timer_init+0xb8>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1a22:	221f      	movs	r2, #31
    1a24:	401a      	ands	r2, r3
    1a26:	2301      	movs	r3, #1
    1a28:	4093      	lsls	r3, r2
    1a2a:	4a25      	ldr	r2, [pc, #148]	; (1ac0 <_timer_init+0x138>)
    1a2c:	2180      	movs	r1, #128	; 0x80
    1a2e:	5053      	str	r3, [r2, r1]
  __ASM volatile ("dsb 0xF":::"memory");
    1a30:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1a34:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1a38:	3101      	adds	r1, #1
    1a3a:	31ff      	adds	r1, #255	; 0xff
    1a3c:	5053      	str	r3, [r2, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1a3e:	6013      	str	r3, [r2, #0]
}
    1a40:	2000      	movs	r0, #0
    1a42:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    1a44:	4919      	ldr	r1, [pc, #100]	; (1aac <_timer_init+0x124>)
    1a46:	00ab      	lsls	r3, r5, #2
    1a48:	195a      	adds	r2, r3, r5
    1a4a:	0092      	lsls	r2, r2, #2
    1a4c:	188a      	adds	r2, r1, r2
    1a4e:	68d2      	ldr	r2, [r2, #12]
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    1a50:	61a2      	str	r2, [r4, #24]
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    1a52:	195b      	adds	r3, r3, r5
    1a54:	009b      	lsls	r3, r3, #2
    1a56:	18cb      	adds	r3, r1, r3
    1a58:	691b      	ldr	r3, [r3, #16]
    1a5a:	61e3      	str	r3, [r4, #28]
    1a5c:	e7ce      	b.n	19fc <_timer_init+0x74>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    1a5e:	2b04      	cmp	r3, #4
    1a60:	d1cc      	bne.n	19fc <_timer_init+0x74>
		hri_tccount8_write_CC_reg(hw, 0, (hri_tccount8_cc_reg_t)_tcs[i].cc0);
    1a62:	4912      	ldr	r1, [pc, #72]	; (1aac <_timer_init+0x124>)
    1a64:	00ab      	lsls	r3, r5, #2
    1a66:	195a      	adds	r2, r3, r5
    1a68:	0092      	lsls	r2, r2, #2
    1a6a:	188a      	adds	r2, r1, r2
    1a6c:	7b10      	ldrb	r0, [r2, #12]
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    1a6e:	7620      	strb	r0, [r4, #24]
		hri_tccount8_write_CC_reg(hw, 1, (hri_tccount8_cc_reg_t)_tcs[i].cc1);
    1a70:	7c12      	ldrb	r2, [r2, #16]
    1a72:	7662      	strb	r2, [r4, #25]
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    1a74:	195b      	adds	r3, r3, r5
    1a76:	009b      	lsls	r3, r3, #2
    1a78:	18cb      	adds	r3, r1, r3
    1a7a:	7a1b      	ldrb	r3, [r3, #8]
	((Tc *)hw)->COUNT8.PER.reg = data;
    1a7c:	7523      	strb	r3, [r4, #20]
    1a7e:	e7bd      	b.n	19fc <_timer_init+0x74>
		_tc3_dev = (struct _timer_device *)dev;
    1a80:	4b10      	ldr	r3, [pc, #64]	; (1ac4 <_timer_init+0x13c>)
    1a82:	601e      	str	r6, [r3, #0]
    1a84:	e7c5      	b.n	1a12 <_timer_init+0x8a>
		_tc4_dev = (struct _pwm_device *)dev;
    1a86:	4b0f      	ldr	r3, [pc, #60]	; (1ac4 <_timer_init+0x13c>)
    1a88:	605e      	str	r6, [r3, #4]
	return ((uint32_t)hw - TC_HW_BASE_ADDR) >> 10;
    1a8a:	4b0c      	ldr	r3, [pc, #48]	; (1abc <_timer_init+0x134>)
    1a8c:	18e2      	adds	r2, r4, r3
    1a8e:	0a92      	lsrs	r2, r2, #10
	NVIC_DisableIRQ((IRQn_Type)((uint8_t)TC_IRQ_BASE_INDEX + tc_get_hardware_index(hw)));
    1a90:	3212      	adds	r2, #18
    1a92:	b2d3      	uxtb	r3, r2
    1a94:	e7c5      	b.n	1a22 <_timer_init+0x9a>
		_tc6_dev = (struct _pwm_device *)dev;
    1a96:	4b0b      	ldr	r3, [pc, #44]	; (1ac4 <_timer_init+0x13c>)
    1a98:	609e      	str	r6, [r3, #8]
	NVIC_DisableIRQ((IRQn_Type)((uint8_t)TC_IRQ_BASE_INDEX + tc_get_hardware_index(hw)));
    1a9a:	2315      	movs	r3, #21
    1a9c:	e7c1      	b.n	1a22 <_timer_init+0x9a>
    1a9e:	46c0      	nop			; (mov r8, r8)
    1aa0:	00001935 	.word	0x00001935
    1aa4:	00004c78 	.word	0x00004c78
    1aa8:	00000d25 	.word	0x00000d25
    1aac:	20000000 	.word	0x20000000
    1ab0:	42002c00 	.word	0x42002c00
    1ab4:	42003000 	.word	0x42003000
    1ab8:	42003800 	.word	0x42003800
    1abc:	bdffd400 	.word	0xbdffd400
    1ac0:	e000e100 	.word	0xe000e100
    1ac4:	200000dc 	.word	0x200000dc

00001ac8 <_pwm_init>:
{
    1ac8:	b570      	push	{r4, r5, r6, lr}
    1aca:	0005      	movs	r5, r0
    1acc:	000c      	movs	r4, r1
	int8_t i   = get_tc_index(hw);
    1ace:	0008      	movs	r0, r1
    1ad0:	4b38      	ldr	r3, [pc, #224]	; (1bb4 <_pwm_init+0xec>)
    1ad2:	4798      	blx	r3
	device->hw = hw;
    1ad4:	612c      	str	r4, [r5, #16]
	while (((const Tc *)hw)->COUNT16.STATUS.bit.SYNCBUSY)
    1ad6:	7be3      	ldrb	r3, [r4, #15]
    1ad8:	09db      	lsrs	r3, r3, #7
    1ada:	d1fc      	bne.n	1ad6 <_pwm_init+0xe>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    1adc:	8823      	ldrh	r3, [r4, #0]
	if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    1ade:	079b      	lsls	r3, r3, #30
    1ae0:	d504      	bpl.n	1aec <_pwm_init+0x24>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    1ae2:	2300      	movs	r3, #0
    1ae4:	8023      	strh	r3, [r4, #0]
	while (((const Tc *)hw)->COUNT16.STATUS.bit.SYNCBUSY)
    1ae6:	7be3      	ldrb	r3, [r4, #15]
    1ae8:	09db      	lsrs	r3, r3, #7
    1aea:	d1fc      	bne.n	1ae6 <_pwm_init+0x1e>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    1aec:	2301      	movs	r3, #1
    1aee:	8023      	strh	r3, [r4, #0]
	while (((const Tc *)hw)->COUNT16.STATUS.bit.SYNCBUSY)
    1af0:	7be3      	ldrb	r3, [r4, #15]
    1af2:	09db      	lsrs	r3, r3, #7
    1af4:	d1fc      	bne.n	1af0 <_pwm_init+0x28>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    1af6:	0083      	lsls	r3, r0, #2
    1af8:	181b      	adds	r3, r3, r0
    1afa:	009a      	lsls	r2, r3, #2
    1afc:	4b2e      	ldr	r3, [pc, #184]	; (1bb8 <_pwm_init+0xf0>)
    1afe:	189b      	adds	r3, r3, r2
    1b00:	885a      	ldrh	r2, [r3, #2]
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    1b02:	8022      	strh	r2, [r4, #0]
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    1b04:	7919      	ldrb	r1, [r3, #4]
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    1b06:	7221      	strb	r1, [r4, #8]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    1b08:	88db      	ldrh	r3, [r3, #6]
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    1b0a:	8163      	strh	r3, [r4, #10]
    1b0c:	230c      	movs	r3, #12
    1b0e:	4013      	ands	r3, r2
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    1b10:	2b08      	cmp	r3, #8
    1b12:	d030      	beq.n	1b76 <_pwm_init+0xae>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    1b14:	2b00      	cmp	r3, #0
    1b16:	d14a      	bne.n	1bae <_pwm_init+0xe6>
		hri_tccount16_write_CC_reg(hw, 0, (hri_tccount16_cc_reg_t)_tcs[i].cc0);
    1b18:	4927      	ldr	r1, [pc, #156]	; (1bb8 <_pwm_init+0xf0>)
    1b1a:	0083      	lsls	r3, r0, #2
    1b1c:	181a      	adds	r2, r3, r0
    1b1e:	0092      	lsls	r2, r2, #2
    1b20:	188a      	adds	r2, r1, r2
    1b22:	8992      	ldrh	r2, [r2, #12]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    1b24:	8322      	strh	r2, [r4, #24]
		hri_tccount16_write_CC_reg(hw, 1, (hri_tccount16_cc_reg_t)_tcs[i].cc1);
    1b26:	1818      	adds	r0, r3, r0
    1b28:	0080      	lsls	r0, r0, #2
    1b2a:	1808      	adds	r0, r1, r0
    1b2c:	8a03      	ldrh	r3, [r0, #16]
    1b2e:	8363      	strh	r3, [r4, #26]
	if (hw == TC3) {
    1b30:	4b22      	ldr	r3, [pc, #136]	; (1bbc <_pwm_init+0xf4>)
    1b32:	429c      	cmp	r4, r3
    1b34:	d02c      	beq.n	1b90 <_pwm_init+0xc8>
	if (hw == TC4) {
    1b36:	4b22      	ldr	r3, [pc, #136]	; (1bc0 <_pwm_init+0xf8>)
    1b38:	429c      	cmp	r4, r3
    1b3a:	d02c      	beq.n	1b96 <_pwm_init+0xce>
	if (hw == TC6) {
    1b3c:	4b21      	ldr	r3, [pc, #132]	; (1bc4 <_pwm_init+0xfc>)
    1b3e:	429c      	cmp	r4, r3
    1b40:	d031      	beq.n	1ba6 <_pwm_init+0xde>
	return ((uint32_t)hw - TC_HW_BASE_ADDR) >> 10;
    1b42:	4b21      	ldr	r3, [pc, #132]	; (1bc8 <_pwm_init+0x100>)
    1b44:	469c      	mov	ip, r3
    1b46:	4464      	add	r4, ip
    1b48:	0aa4      	lsrs	r4, r4, #10
	NVIC_DisableIRQ((IRQn_Type)((uint8_t)TC_IRQ_BASE_INDEX + tc_get_hardware_index(hw)));
    1b4a:	3412      	adds	r4, #18
  if ((int32_t)(IRQn) >= 0)
    1b4c:	b2e3      	uxtb	r3, r4
	return ERR_NONE;
    1b4e:	2000      	movs	r0, #0
    1b50:	0622      	lsls	r2, r4, #24
    1b52:	d40f      	bmi.n	1b74 <_pwm_init+0xac>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1b54:	221f      	movs	r2, #31
    1b56:	401a      	ands	r2, r3
    1b58:	2301      	movs	r3, #1
    1b5a:	4093      	lsls	r3, r2
    1b5c:	4a1b      	ldr	r2, [pc, #108]	; (1bcc <_pwm_init+0x104>)
    1b5e:	2180      	movs	r1, #128	; 0x80
    1b60:	5053      	str	r3, [r2, r1]
  __ASM volatile ("dsb 0xF":::"memory");
    1b62:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1b66:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1b6a:	3101      	adds	r1, #1
    1b6c:	31ff      	adds	r1, #255	; 0xff
    1b6e:	5053      	str	r3, [r2, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1b70:	6013      	str	r3, [r2, #0]
    1b72:	2000      	movs	r0, #0
}
    1b74:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    1b76:	4910      	ldr	r1, [pc, #64]	; (1bb8 <_pwm_init+0xf0>)
    1b78:	0083      	lsls	r3, r0, #2
    1b7a:	181a      	adds	r2, r3, r0
    1b7c:	0092      	lsls	r2, r2, #2
    1b7e:	188a      	adds	r2, r1, r2
    1b80:	68d2      	ldr	r2, [r2, #12]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    1b82:	61a2      	str	r2, [r4, #24]
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    1b84:	1818      	adds	r0, r3, r0
    1b86:	0080      	lsls	r0, r0, #2
    1b88:	1808      	adds	r0, r1, r0
    1b8a:	6903      	ldr	r3, [r0, #16]
    1b8c:	61e3      	str	r3, [r4, #28]
    1b8e:	e7cf      	b.n	1b30 <_pwm_init+0x68>
		_tc3_dev = (struct _timer_device *)dev;
    1b90:	4b0f      	ldr	r3, [pc, #60]	; (1bd0 <_pwm_init+0x108>)
    1b92:	601d      	str	r5, [r3, #0]
    1b94:	e7d5      	b.n	1b42 <_pwm_init+0x7a>
		_tc4_dev = (struct _pwm_device *)dev;
    1b96:	4b0e      	ldr	r3, [pc, #56]	; (1bd0 <_pwm_init+0x108>)
    1b98:	605d      	str	r5, [r3, #4]
	return ((uint32_t)hw - TC_HW_BASE_ADDR) >> 10;
    1b9a:	4b0b      	ldr	r3, [pc, #44]	; (1bc8 <_pwm_init+0x100>)
    1b9c:	18e2      	adds	r2, r4, r3
    1b9e:	0a92      	lsrs	r2, r2, #10
	NVIC_DisableIRQ((IRQn_Type)((uint8_t)TC_IRQ_BASE_INDEX + tc_get_hardware_index(hw)));
    1ba0:	3212      	adds	r2, #18
    1ba2:	b2d3      	uxtb	r3, r2
    1ba4:	e7d6      	b.n	1b54 <_pwm_init+0x8c>
		_tc6_dev = (struct _pwm_device *)dev;
    1ba6:	4b0a      	ldr	r3, [pc, #40]	; (1bd0 <_pwm_init+0x108>)
    1ba8:	609d      	str	r5, [r3, #8]
	NVIC_DisableIRQ((IRQn_Type)((uint8_t)TC_IRQ_BASE_INDEX + tc_get_hardware_index(hw)));
    1baa:	2315      	movs	r3, #21
    1bac:	e7d2      	b.n	1b54 <_pwm_init+0x8c>
		return ERR_INVALID_DATA;
    1bae:	2001      	movs	r0, #1
    1bb0:	4240      	negs	r0, r0
    1bb2:	e7df      	b.n	1b74 <_pwm_init+0xac>
    1bb4:	00001935 	.word	0x00001935
    1bb8:	20000000 	.word	0x20000000
    1bbc:	42002c00 	.word	0x42002c00
    1bc0:	42003000 	.word	0x42003000
    1bc4:	42003800 	.word	0x42003800
    1bc8:	bdffd400 	.word	0xbdffd400
    1bcc:	e000e100 	.word	0xe000e100
    1bd0:	200000dc 	.word	0x200000dc

00001bd4 <_timer_start>:
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    1bd4:	68c2      	ldr	r2, [r0, #12]
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    1bd6:	8813      	ldrh	r3, [r2, #0]
    1bd8:	2102      	movs	r1, #2
    1bda:	430b      	orrs	r3, r1
    1bdc:	8013      	strh	r3, [r2, #0]
}
    1bde:	4770      	bx	lr

00001be0 <_pwm_enable>:
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    1be0:	6902      	ldr	r2, [r0, #16]
    1be2:	8813      	ldrh	r3, [r2, #0]
    1be4:	2102      	movs	r1, #2
    1be6:	430b      	orrs	r3, r1
    1be8:	8013      	strh	r3, [r2, #0]
}
    1bea:	4770      	bx	lr

00001bec <_timer_stop>:
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    1bec:	68c2      	ldr	r2, [r0, #12]
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    1bee:	8813      	ldrh	r3, [r2, #0]
    1bf0:	2102      	movs	r1, #2
    1bf2:	438b      	bics	r3, r1
    1bf4:	8013      	strh	r3, [r2, #0]
}
    1bf6:	4770      	bx	lr

00001bf8 <_pwm_disable>:
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    1bf8:	6902      	ldr	r2, [r0, #16]
    1bfa:	8813      	ldrh	r3, [r2, #0]
    1bfc:	2102      	movs	r1, #2
    1bfe:	438b      	bics	r3, r1
    1c00:	8013      	strh	r3, [r2, #0]
}
    1c02:	4770      	bx	lr

00001c04 <_pwm_set_param>:
{
    1c04:	b570      	push	{r4, r5, r6, lr}
    1c06:	0006      	movs	r6, r0
    1c08:	000d      	movs	r5, r1
    1c0a:	0014      	movs	r4, r2
	int8_t      i  = get_tc_index(device->hw);
    1c0c:	6900      	ldr	r0, [r0, #16]
    1c0e:	4b0b      	ldr	r3, [pc, #44]	; (1c3c <_pwm_set_param+0x38>)
    1c10:	4798      	blx	r3
	void *const hw = device->hw;
    1c12:	6936      	ldr	r6, [r6, #16]
	_tcs[i].cc0    = period;
    1c14:	490a      	ldr	r1, [pc, #40]	; (1c40 <_pwm_set_param+0x3c>)
    1c16:	0083      	lsls	r3, r0, #2
    1c18:	181a      	adds	r2, r3, r0
    1c1a:	0092      	lsls	r2, r2, #2
    1c1c:	188a      	adds	r2, r1, r2
    1c1e:	60d5      	str	r5, [r2, #12]
	_tcs[i].cc1    = duty_cycle;
    1c20:	6114      	str	r4, [r2, #16]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    1c22:	8852      	ldrh	r2, [r2, #2]
    1c24:	230c      	movs	r3, #12
    1c26:	4013      	ands	r3, r2
    1c28:	2b08      	cmp	r3, #8
    1c2a:	d004      	beq.n	1c36 <_pwm_set_param+0x32>
		hri_tccount16_write_CC_reg(hw, 0, _tcs[i].cc0);
    1c2c:	b2ad      	uxth	r5, r5
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    1c2e:	8335      	strh	r5, [r6, #24]
		hri_tccount16_write_CC_reg(hw, 1, _tcs[i].cc1);
    1c30:	b2a4      	uxth	r4, r4
    1c32:	8374      	strh	r4, [r6, #26]
}
    1c34:	bd70      	pop	{r4, r5, r6, pc}
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    1c36:	61b5      	str	r5, [r6, #24]
    1c38:	61f4      	str	r4, [r6, #28]
    1c3a:	e7fb      	b.n	1c34 <_pwm_set_param+0x30>
    1c3c:	00001935 	.word	0x00001935
    1c40:	20000000 	.word	0x20000000

00001c44 <_timer_is_started>:
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    1c44:	68c3      	ldr	r3, [r0, #12]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    1c46:	8818      	ldrh	r0, [r3, #0]
	return (bool)tmp;
    1c48:	0780      	lsls	r0, r0, #30
    1c4a:	0fc0      	lsrs	r0, r0, #31
}
    1c4c:	4770      	bx	lr

00001c4e <_pwm_is_enabled>:
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    1c4e:	6903      	ldr	r3, [r0, #16]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    1c50:	8818      	ldrh	r0, [r3, #0]
	return (bool)tmp;
    1c52:	0780      	lsls	r0, r0, #30
    1c54:	0fc0      	lsrs	r0, r0, #31
}
    1c56:	4770      	bx	lr

00001c58 <_tc_get_timer>:
}
    1c58:	2000      	movs	r0, #0
    1c5a:	4770      	bx	lr

00001c5c <_tc_get_pwm>:
}
    1c5c:	2000      	movs	r0, #0
    1c5e:	4770      	bx	lr

00001c60 <_timer_set_irq>:
{
    1c60:	b510      	push	{r4, lr}
	return ((uint32_t)hw - TC_HW_BASE_ADDR) >> 10;
    1c62:	68c0      	ldr	r0, [r0, #12]
    1c64:	4b04      	ldr	r3, [pc, #16]	; (1c78 <_timer_set_irq+0x18>)
    1c66:	469c      	mov	ip, r3
    1c68:	4460      	add	r0, ip
    1c6a:	0a80      	lsrs	r0, r0, #10
	_irq_set((IRQn_Type)((uint8_t)TC_IRQ_BASE_INDEX + tc_get_hardware_index(device->hw)));
    1c6c:	3012      	adds	r0, #18
    1c6e:	b2c0      	uxtb	r0, r0
    1c70:	4b02      	ldr	r3, [pc, #8]	; (1c7c <_timer_set_irq+0x1c>)
    1c72:	4798      	blx	r3
}
    1c74:	bd10      	pop	{r4, pc}
    1c76:	46c0      	nop			; (mov r8, r8)
    1c78:	bdffd400 	.word	0xbdffd400
    1c7c:	00000dd1 	.word	0x00000dd1

00001c80 <TC3_Handler>:
{
    1c80:	b510      	push	{r4, lr}
	tc_interrupt_handler(_tc3_dev);
    1c82:	4b06      	ldr	r3, [pc, #24]	; (1c9c <TC3_Handler+0x1c>)
    1c84:	6818      	ldr	r0, [r3, #0]
	void *const hw = device->hw;
    1c86:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    1c88:	7b9a      	ldrb	r2, [r3, #14]
	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    1c8a:	07d2      	lsls	r2, r2, #31
    1c8c:	d400      	bmi.n	1c90 <TC3_Handler+0x10>
}
    1c8e:	bd10      	pop	{r4, pc}
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    1c90:	2201      	movs	r2, #1
    1c92:	739a      	strb	r2, [r3, #14]
		device->timer_cb.period_expired(device);
    1c94:	6803      	ldr	r3, [r0, #0]
    1c96:	4798      	blx	r3
}
    1c98:	e7f9      	b.n	1c8e <TC3_Handler+0xe>
    1c9a:	46c0      	nop			; (mov r8, r8)
    1c9c:	200000dc 	.word	0x200000dc

00001ca0 <TC4_Handler>:
{
    1ca0:	b510      	push	{r4, lr}
	tc_pwm_interrupt_handler(_tc4_dev);
    1ca2:	4b02      	ldr	r3, [pc, #8]	; (1cac <TC4_Handler+0xc>)
    1ca4:	6858      	ldr	r0, [r3, #4]
    1ca6:	4b02      	ldr	r3, [pc, #8]	; (1cb0 <TC4_Handler+0x10>)
    1ca8:	4798      	blx	r3
}
    1caa:	bd10      	pop	{r4, pc}
    1cac:	200000dc 	.word	0x200000dc
    1cb0:	00001905 	.word	0x00001905

00001cb4 <TC6_Handler>:
{
    1cb4:	b510      	push	{r4, lr}
	tc_pwm_interrupt_handler(_tc6_dev);
    1cb6:	4b02      	ldr	r3, [pc, #8]	; (1cc0 <TC6_Handler+0xc>)
    1cb8:	6898      	ldr	r0, [r3, #8]
    1cba:	4b02      	ldr	r3, [pc, #8]	; (1cc4 <TC6_Handler+0x10>)
    1cbc:	4798      	blx	r3
}
    1cbe:	bd10      	pop	{r4, pc}
    1cc0:	200000dc 	.word	0x200000dc
    1cc4:	00001905 	.word	0x00001905

00001cc8 <beep>:

#include <atmel_start.h>
#include "beep.h"

void beep(action act)
{
    1cc8:	b570      	push	{r4, r5, r6, lr}
	int freq = act == CONF ? 330 : 247;
    1cca:	2800      	cmp	r0, #0
    1ccc:	d00e      	beq.n	1cec <beep+0x24>
	switch (act) {
    1cce:	2802      	cmp	r0, #2
    1cd0:	d007      	beq.n	1ce2 <beep+0x1a>
    1cd2:	2803      	cmp	r0, #3
    1cd4:	d007      	beq.n	1ce6 <beep+0x1e>
	int freq = act == CONF ? 330 : 247;
    1cd6:	25f7      	movs	r5, #247	; 0xf7
	switch (act) {
    1cd8:	2800      	cmp	r0, #0
    1cda:	d109      	bne.n	1cf0 <beep+0x28>
		case CONF:
			freq = 330;
    1cdc:	25a5      	movs	r5, #165	; 0xa5
    1cde:	006d      	lsls	r5, r5, #1
    1ce0:	e006      	b.n	1cf0 <beep+0x28>
			break;
		case EXIT:
			freq = 247;
			break;
		case UP:
			freq = 698;
    1ce2:	4d0c      	ldr	r5, [pc, #48]	; (1d14 <beep+0x4c>)
    1ce4:	e004      	b.n	1cf0 <beep+0x28>
			break;
		case DOWN:
			freq = 784;
    1ce6:	25c4      	movs	r5, #196	; 0xc4
    1ce8:	00ad      	lsls	r5, r5, #2
			break;
    1cea:	e001      	b.n	1cf0 <beep+0x28>
			freq = 330;
    1cec:	25a5      	movs	r5, #165	; 0xa5
    1cee:	006d      	lsls	r5, r5, #1
		default:
			break;
	}
	pwm_disable(&PWM_1);
    1cf0:	4c09      	ldr	r4, [pc, #36]	; (1d18 <beep+0x50>)
    1cf2:	0020      	movs	r0, r4
    1cf4:	4e09      	ldr	r6, [pc, #36]	; (1d1c <beep+0x54>)
    1cf6:	47b0      	blx	r6
	pwm_set_parameters(&PWM_1, freq, freq/2);
    1cf8:	086a      	lsrs	r2, r5, #1
    1cfa:	0029      	movs	r1, r5
    1cfc:	0020      	movs	r0, r4
    1cfe:	4b08      	ldr	r3, [pc, #32]	; (1d20 <beep+0x58>)
    1d00:	4798      	blx	r3
	pwm_enable(&PWM_1);
    1d02:	0020      	movs	r0, r4
    1d04:	4b07      	ldr	r3, [pc, #28]	; (1d24 <beep+0x5c>)
    1d06:	4798      	blx	r3
	delay_ms(60);
    1d08:	203c      	movs	r0, #60	; 0x3c
    1d0a:	4b07      	ldr	r3, [pc, #28]	; (1d28 <beep+0x60>)
    1d0c:	4798      	blx	r3
	pwm_disable(&PWM_1);
    1d0e:	0020      	movs	r0, r4
    1d10:	47b0      	blx	r6
}
    1d12:	bd70      	pop	{r4, r5, r6, pc}
    1d14:	000002ba 	.word	0x000002ba
    1d18:	20000138 	.word	0x20000138
    1d1c:	000008f9 	.word	0x000008f9
    1d20:	00000935 	.word	0x00000935
    1d24:	000008bd 	.word	0x000008bd
    1d28:	000005b5 	.word	0x000005b5

00001d2c <i2c_ext_write_reg8>:
 * \return s
 * \retval l@s
 * \retval 0 
 */
int32_t i2c_ext_write_reg8(struct i2c_m_sync_desc *i2c, uint8_t reg, uint8_t *buffer, uint8_t length)
{
    1d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d2e:	46ce      	mov	lr, r9
    1d30:	b500      	push	{lr}
    1d32:	b086      	sub	sp, #24
    1d34:	0006      	movs	r6, r0
    1d36:	4689      	mov	r9, r1
    1d38:	9201      	str	r2, [sp, #4]
    1d3a:	001d      	movs	r5, r3
	uint8_t *pbuf = (uint8_t *)malloc(length+1);
    1d3c:	1c5f      	adds	r7, r3, #1
    1d3e:	0038      	movs	r0, r7
    1d40:	4b0d      	ldr	r3, [pc, #52]	; (1d78 <i2c_ext_write_reg8+0x4c>)
    1d42:	4798      	blx	r3
    1d44:	1e04      	subs	r4, r0, #0
	if (!pbuf) {
    1d46:	d014      	beq.n	1d72 <i2c_ext_write_reg8+0x46>
		return ERR_NO_MEMORY;
	}
	pbuf[0] = reg;
    1d48:	464b      	mov	r3, r9
    1d4a:	7003      	strb	r3, [r0, #0]
	memcpy(&pbuf[1], buffer, length);
    1d4c:	3001      	adds	r0, #1
    1d4e:	002a      	movs	r2, r5
    1d50:	9901      	ldr	r1, [sp, #4]
    1d52:	4b0a      	ldr	r3, [pc, #40]	; (1d7c <i2c_ext_write_reg8+0x50>)
    1d54:	4798      	blx	r3
	
	struct _i2c_m_msg msg;
	msg.addr   = i2c->slave_addr;
    1d56:	a903      	add	r1, sp, #12
    1d58:	8bb3      	ldrh	r3, [r6, #28]
    1d5a:	800b      	strh	r3, [r1, #0]
	msg.len    = length+1;
    1d5c:	604f      	str	r7, [r1, #4]
	msg.flags  = I2C_M_STOP;
    1d5e:	4b08      	ldr	r3, [pc, #32]	; (1d80 <i2c_ext_write_reg8+0x54>)
    1d60:	804b      	strh	r3, [r1, #2]
	msg.buffer = pbuf;
    1d62:	608c      	str	r4, [r1, #8]
	
	return i2c_m_sync_transfer(i2c, &msg);
    1d64:	0030      	movs	r0, r6
    1d66:	4b07      	ldr	r3, [pc, #28]	; (1d84 <i2c_ext_write_reg8+0x58>)
    1d68:	4798      	blx	r3
}
    1d6a:	b006      	add	sp, #24
    1d6c:	bc04      	pop	{r2}
    1d6e:	4691      	mov	r9, r2
    1d70:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return ERR_NO_MEMORY;
    1d72:	200c      	movs	r0, #12
    1d74:	4240      	negs	r0, r0
    1d76:	e7f8      	b.n	1d6a <i2c_ext_write_reg8+0x3e>
    1d78:	000037c9 	.word	0x000037c9
    1d7c:	000037dd 	.word	0x000037dd
    1d80:	ffff8000 	.word	0xffff8000
    1d84:	000007e9 	.word	0x000007e9

00001d88 <i2c_init>:
#include "i2c_ext_lib.h"
#include "i2c_lib.h"

#define TRYNUM 10

void i2c_init() {
    1d88:	b510      	push	{r4, lr}
	i2c_m_sync_enable(&I2C_0);
    1d8a:	4802      	ldr	r0, [pc, #8]	; (1d94 <i2c_init+0xc>)
    1d8c:	4b02      	ldr	r3, [pc, #8]	; (1d98 <i2c_init+0x10>)
    1d8e:	4798      	blx	r3
}
    1d90:	bd10      	pop	{r4, pc}
    1d92:	46c0      	nop			; (mov r8, r8)
    1d94:	20000154 	.word	0x20000154
    1d98:	000007c9 	.word	0x000007c9

00001d9c <i2c_write_single>:

int32_t i2c_write_single(int16_t addr, uint8_t reg, uint8_t data) {
    1d9c:	b570      	push	{r4, r5, r6, lr}
    1d9e:	b082      	sub	sp, #8
    1da0:	000d      	movs	r5, r1
    1da2:	466b      	mov	r3, sp
    1da4:	1dde      	adds	r6, r3, #7
    1da6:	71da      	strb	r2, [r3, #7]
	int ret = -1, count = 1;

	i2c_m_sync_set_slaveaddr(&I2C_0, addr, I2C_M_SEVEN);
    1da8:	4c0e      	ldr	r4, [pc, #56]	; (1de4 <i2c_write_single+0x48>)
    1daa:	2280      	movs	r2, #128	; 0x80
    1dac:	0112      	lsls	r2, r2, #4
    1dae:	0001      	movs	r1, r0
    1db0:	0020      	movs	r0, r4
    1db2:	4b0d      	ldr	r3, [pc, #52]	; (1de8 <i2c_write_single+0x4c>)
    1db4:	4798      	blx	r3
	while (count <= TRYNUM && ret != 0) {
		ret = i2c_ext_write_reg8(&I2C_0, reg, &data, 1);
    1db6:	2301      	movs	r3, #1
    1db8:	0032      	movs	r2, r6
    1dba:	0029      	movs	r1, r5
    1dbc:	0020      	movs	r0, r4
    1dbe:	4c0b      	ldr	r4, [pc, #44]	; (1dec <i2c_write_single+0x50>)
    1dc0:	47a0      	blx	r4
    1dc2:	2409      	movs	r4, #9
    1dc4:	4e09      	ldr	r6, [pc, #36]	; (1dec <i2c_write_single+0x50>)
	while (count <= TRYNUM && ret != 0) {
    1dc6:	2800      	cmp	r0, #0
    1dc8:	d008      	beq.n	1ddc <i2c_write_single+0x40>
		ret = i2c_ext_write_reg8(&I2C_0, reg, &data, 1);
    1dca:	2301      	movs	r3, #1
    1dcc:	466a      	mov	r2, sp
    1dce:	3207      	adds	r2, #7
    1dd0:	0029      	movs	r1, r5
    1dd2:	4804      	ldr	r0, [pc, #16]	; (1de4 <i2c_write_single+0x48>)
    1dd4:	47b0      	blx	r6
    1dd6:	3c01      	subs	r4, #1
	while (count <= TRYNUM && ret != 0) {
    1dd8:	2c00      	cmp	r4, #0
    1dda:	d1f4      	bne.n	1dc6 <i2c_write_single+0x2a>
	if (count == TRYNUM) {
		/* error occurred */
		return ret;
	}
	return ERR_NONE;
}
    1ddc:	2000      	movs	r0, #0
    1dde:	b002      	add	sp, #8
    1de0:	bd70      	pop	{r4, r5, r6, pc}
    1de2:	46c0      	nop			; (mov r8, r8)
    1de4:	20000154 	.word	0x20000154
    1de8:	000007d5 	.word	0x000007d5
    1dec:	00001d2d 	.word	0x00001d2d

00001df0 <i2c_write_multi>:

int32_t i2c_write_multi(int16_t addr, uint8_t reg, uint8_t  *pbuf, uint8_t length) {
    1df0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1df2:	b083      	sub	sp, #12
    1df4:	000d      	movs	r5, r1
    1df6:	9101      	str	r1, [sp, #4]
    1df8:	0016      	movs	r6, r2
    1dfa:	001f      	movs	r7, r3
	int ret = -1, count = 1;

	i2c_m_sync_set_slaveaddr(&I2C_0, addr, I2C_M_SEVEN);
    1dfc:	4c0d      	ldr	r4, [pc, #52]	; (1e34 <i2c_write_multi+0x44>)
    1dfe:	2280      	movs	r2, #128	; 0x80
    1e00:	0112      	lsls	r2, r2, #4
    1e02:	0001      	movs	r1, r0
    1e04:	0020      	movs	r0, r4
    1e06:	4b0c      	ldr	r3, [pc, #48]	; (1e38 <i2c_write_multi+0x48>)
    1e08:	4798      	blx	r3
	while (count <= TRYNUM && ret != 0) {
		ret = i2c_ext_write_reg8(&I2C_0, reg, pbuf, length);
    1e0a:	003b      	movs	r3, r7
    1e0c:	0032      	movs	r2, r6
    1e0e:	0029      	movs	r1, r5
    1e10:	0020      	movs	r0, r4
    1e12:	4c0a      	ldr	r4, [pc, #40]	; (1e3c <i2c_write_multi+0x4c>)
    1e14:	47a0      	blx	r4
    1e16:	2409      	movs	r4, #9
    1e18:	4d08      	ldr	r5, [pc, #32]	; (1e3c <i2c_write_multi+0x4c>)
	while (count <= TRYNUM && ret != 0) {
    1e1a:	2800      	cmp	r0, #0
    1e1c:	d007      	beq.n	1e2e <i2c_write_multi+0x3e>
		ret = i2c_ext_write_reg8(&I2C_0, reg, pbuf, length);
    1e1e:	003b      	movs	r3, r7
    1e20:	0032      	movs	r2, r6
    1e22:	9901      	ldr	r1, [sp, #4]
    1e24:	4803      	ldr	r0, [pc, #12]	; (1e34 <i2c_write_multi+0x44>)
    1e26:	47a8      	blx	r5
    1e28:	3c01      	subs	r4, #1
	while (count <= TRYNUM && ret != 0) {
    1e2a:	2c00      	cmp	r4, #0
    1e2c:	d1f5      	bne.n	1e1a <i2c_write_multi+0x2a>
	if (count == TRYNUM) {
		/* error occurred */
		return ret;
	}
	return ERR_NONE;
}
    1e2e:	2000      	movs	r0, #0
    1e30:	b003      	add	sp, #12
    1e32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e34:	20000154 	.word	0x20000154
    1e38:	000007d5 	.word	0x000007d5
    1e3c:	00001d2d 	.word	0x00001d2d

00001e40 <getHeight>:

static int double_height = 0;

int getHeight()
{
	return double_height;
    1e40:	4b01      	ldr	r3, [pc, #4]	; (1e48 <getHeight+0x8>)
    1e42:	6818      	ldr	r0, [r3, #0]
}
    1e44:	4770      	bx	lr
    1e46:	46c0      	nop			; (mov r8, r8)
    1e48:	200000e8 	.word	0x200000e8

00001e4c <set_table>:

void set_table(instruction_table table)
{
    1e4c:	b510      	push	{r4, lr}
	// Function Set: 0b001/DL/N/DH/0/IS
	// DL=1(8bit), N=!double_height, DH=double_height, IS=0(normal instruction)
	uint8_t param = double_height ? 0b00110100 : 0b00111000;
    1e4e:	4b0c      	ldr	r3, [pc, #48]	; (1e80 <set_table+0x34>)
    1e50:	681b      	ldr	r3, [r3, #0]
    1e52:	2234      	movs	r2, #52	; 0x34
    1e54:	2b00      	cmp	r3, #0
    1e56:	d100      	bne.n	1e5a <set_table+0xe>
    1e58:	3204      	adds	r2, #4
	param = table == NORMAL ? param : param | 0x01;
    1e5a:	2800      	cmp	r0, #0
    1e5c:	d001      	beq.n	1e62 <set_table+0x16>
    1e5e:	2301      	movs	r3, #1
    1e60:	431a      	orrs	r2, r3

	if (i2c_write_single(LCD_ADDR, INSTRUCT, param)) {
    1e62:	2100      	movs	r1, #0
    1e64:	203e      	movs	r0, #62	; 0x3e
    1e66:	4b07      	ldr	r3, [pc, #28]	; (1e84 <set_table+0x38>)
    1e68:	4798      	blx	r3
    1e6a:	2800      	cmp	r0, #0
    1e6c:	d103      	bne.n	1e76 <set_table+0x2a>
		puts("error occurred");
	}
	delay_us(20);
    1e6e:	2014      	movs	r0, #20
    1e70:	4b05      	ldr	r3, [pc, #20]	; (1e88 <set_table+0x3c>)
    1e72:	4798      	blx	r3
}
    1e74:	bd10      	pop	{r4, pc}
		puts("error occurred");
    1e76:	4805      	ldr	r0, [pc, #20]	; (1e8c <set_table+0x40>)
    1e78:	4b05      	ldr	r3, [pc, #20]	; (1e90 <set_table+0x44>)
    1e7a:	4798      	blx	r3
    1e7c:	e7f7      	b.n	1e6e <set_table+0x22>
    1e7e:	46c0      	nop			; (mov r8, r8)
    1e80:	200000e8 	.word	0x200000e8
    1e84:	00001d9d 	.word	0x00001d9d
    1e88:	00000595 	.word	0x00000595
    1e8c:	00004cd4 	.word	0x00004cd4
    1e90:	00003a11 	.word	0x00003a11

00001e94 <cursor_init>:

void cursor_init()
{
    1e94:	b510      	push	{r4, lr}
	// Entry Mode Set: 0b000001/I-D/S
	// I/D=1, S=1
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00000110)) {
    1e96:	2206      	movs	r2, #6
    1e98:	2100      	movs	r1, #0
    1e9a:	203e      	movs	r0, #62	; 0x3e
    1e9c:	4b0d      	ldr	r3, [pc, #52]	; (1ed4 <cursor_init+0x40>)
    1e9e:	4798      	blx	r3
    1ea0:	2800      	cmp	r0, #0
    1ea2:	d10e      	bne.n	1ec2 <cursor_init+0x2e>
		puts("error occurred");
	}
	delay_us(20);
    1ea4:	2014      	movs	r0, #20
    1ea6:	4b0c      	ldr	r3, [pc, #48]	; (1ed8 <cursor_init+0x44>)
    1ea8:	4798      	blx	r3

	// Return Home
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00000010)) {
    1eaa:	2202      	movs	r2, #2
    1eac:	2100      	movs	r1, #0
    1eae:	203e      	movs	r0, #62	; 0x3e
    1eb0:	4b08      	ldr	r3, [pc, #32]	; (1ed4 <cursor_init+0x40>)
    1eb2:	4798      	blx	r3
    1eb4:	2800      	cmp	r0, #0
    1eb6:	d108      	bne.n	1eca <cursor_init+0x36>
		puts("error occurred");
	}
	delay_us(800);
    1eb8:	20c8      	movs	r0, #200	; 0xc8
    1eba:	0080      	lsls	r0, r0, #2
    1ebc:	4b06      	ldr	r3, [pc, #24]	; (1ed8 <cursor_init+0x44>)
    1ebe:	4798      	blx	r3
}
    1ec0:	bd10      	pop	{r4, pc}
		puts("error occurred");
    1ec2:	4806      	ldr	r0, [pc, #24]	; (1edc <cursor_init+0x48>)
    1ec4:	4b06      	ldr	r3, [pc, #24]	; (1ee0 <cursor_init+0x4c>)
    1ec6:	4798      	blx	r3
    1ec8:	e7ec      	b.n	1ea4 <cursor_init+0x10>
		puts("error occurred");
    1eca:	4804      	ldr	r0, [pc, #16]	; (1edc <cursor_init+0x48>)
    1ecc:	4b04      	ldr	r3, [pc, #16]	; (1ee0 <cursor_init+0x4c>)
    1ece:	4798      	blx	r3
    1ed0:	e7f2      	b.n	1eb8 <cursor_init+0x24>
    1ed2:	46c0      	nop			; (mov r8, r8)
    1ed4:	00001d9d 	.word	0x00001d9d
    1ed8:	00000595 	.word	0x00000595
    1edc:	00004cd4 	.word	0x00004cd4
    1ee0:	00003a11 	.word	0x00003a11

00001ee4 <lcd_init>:

void lcd_init()
{
    1ee4:	b510      	push	{r4, lr}
	// Function Set: 0b001/DL/N/DH/0/IS
	// DL=1(8bit), N=1(2-line), DH=0(not double-height), IS=0(normal instruction)
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00111000)) {
    1ee6:	2238      	movs	r2, #56	; 0x38
    1ee8:	2100      	movs	r1, #0
    1eea:	203e      	movs	r0, #62	; 0x3e
    1eec:	4b3f      	ldr	r3, [pc, #252]	; (1fec <lcd_init+0x108>)
    1eee:	4798      	blx	r3
    1ef0:	2800      	cmp	r0, #0
    1ef2:	d156      	bne.n	1fa2 <lcd_init+0xbe>
		puts("error occurred");
	}
	delay_us(20);
    1ef4:	2014      	movs	r0, #20
    1ef6:	4b3e      	ldr	r3, [pc, #248]	; (1ff0 <lcd_init+0x10c>)
    1ef8:	4798      	blx	r3

	// Function Set: 0b001/DL/N/DH/0/IS
	// DL=1(8bit), N=1(2-line), DH=0(not double-height), IS=1(extension instruction)
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00111001)) {
    1efa:	2239      	movs	r2, #57	; 0x39
    1efc:	2100      	movs	r1, #0
    1efe:	203e      	movs	r0, #62	; 0x3e
    1f00:	4b3a      	ldr	r3, [pc, #232]	; (1fec <lcd_init+0x108>)
    1f02:	4798      	blx	r3
    1f04:	2800      	cmp	r0, #0
    1f06:	d150      	bne.n	1faa <lcd_init+0xc6>
		puts("error occurred");
	}
	delay_us(20);
    1f08:	2014      	movs	r0, #20
    1f0a:	4b39      	ldr	r3, [pc, #228]	; (1ff0 <lcd_init+0x10c>)
    1f0c:	4798      	blx	r3

	// Internal OSC frequency adjust: 0b0001/BS/F2/F1/F0
	// BS=0, F2F1F0=100
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00010100)) {
    1f0e:	2214      	movs	r2, #20
    1f10:	2100      	movs	r1, #0
    1f12:	203e      	movs	r0, #62	; 0x3e
    1f14:	4b35      	ldr	r3, [pc, #212]	; (1fec <lcd_init+0x108>)
    1f16:	4798      	blx	r3
    1f18:	2800      	cmp	r0, #0
    1f1a:	d14a      	bne.n	1fb2 <lcd_init+0xce>
		puts("error occurred");
	}
	delay_us(20);
    1f1c:	2014      	movs	r0, #20
    1f1e:	4b34      	ldr	r3, [pc, #208]	; (1ff0 <lcd_init+0x10c>)
    1f20:	4798      	blx	r3

	// Contrast set: 0b0111/C3/C2/C1/C0
	// C3C2C1C0=0011
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b01110011)) {
    1f22:	2273      	movs	r2, #115	; 0x73
    1f24:	2100      	movs	r1, #0
    1f26:	203e      	movs	r0, #62	; 0x3e
    1f28:	4b30      	ldr	r3, [pc, #192]	; (1fec <lcd_init+0x108>)
    1f2a:	4798      	blx	r3
    1f2c:	2800      	cmp	r0, #0
    1f2e:	d144      	bne.n	1fba <lcd_init+0xd6>
		puts("error occurred");
	}
	delay_us(20);
    1f30:	2014      	movs	r0, #20
    1f32:	4b2f      	ldr	r3, [pc, #188]	; (1ff0 <lcd_init+0x10c>)
    1f34:	4798      	blx	r3

	// Power/ICON/Contrast control: 0b0101/Ion/Bon/C5/C4
	// Ion=0, Bon=1, C5C4=10
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b01010110)) {
    1f36:	2256      	movs	r2, #86	; 0x56
    1f38:	2100      	movs	r1, #0
    1f3a:	203e      	movs	r0, #62	; 0x3e
    1f3c:	4b2b      	ldr	r3, [pc, #172]	; (1fec <lcd_init+0x108>)
    1f3e:	4798      	blx	r3
    1f40:	2800      	cmp	r0, #0
    1f42:	d13e      	bne.n	1fc2 <lcd_init+0xde>
		puts("error occurred");
	}
	delay_us(20);
    1f44:	2014      	movs	r0, #20
    1f46:	4b2a      	ldr	r3, [pc, #168]	; (1ff0 <lcd_init+0x10c>)
    1f48:	4798      	blx	r3

	// Follower Control: 0b0110/Fon/Rab2/Rab1/Rab0
	// Fon=1, Rab2Rab1Rab0=100
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b01101100)) {
    1f4a:	226c      	movs	r2, #108	; 0x6c
    1f4c:	2100      	movs	r1, #0
    1f4e:	203e      	movs	r0, #62	; 0x3e
    1f50:	4b26      	ldr	r3, [pc, #152]	; (1fec <lcd_init+0x108>)
    1f52:	4798      	blx	r3
    1f54:	2800      	cmp	r0, #0
    1f56:	d138      	bne.n	1fca <lcd_init+0xe6>
		puts("error occurred");
	}
	delay_ms(210);
    1f58:	20d2      	movs	r0, #210	; 0xd2
    1f5a:	4b26      	ldr	r3, [pc, #152]	; (1ff4 <lcd_init+0x110>)
    1f5c:	4798      	blx	r3

	// Function Set: 0b0011/N/DH/0/IS
	// N=1, DH=0, IS=0
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00111000)) {
    1f5e:	2238      	movs	r2, #56	; 0x38
    1f60:	2100      	movs	r1, #0
    1f62:	203e      	movs	r0, #62	; 0x3e
    1f64:	4b21      	ldr	r3, [pc, #132]	; (1fec <lcd_init+0x108>)
    1f66:	4798      	blx	r3
    1f68:	2800      	cmp	r0, #0
    1f6a:	d132      	bne.n	1fd2 <lcd_init+0xee>
		puts("error occurred");
	}
	delay_us(20);
    1f6c:	2014      	movs	r0, #20
    1f6e:	4b20      	ldr	r3, [pc, #128]	; (1ff0 <lcd_init+0x10c>)
    1f70:	4798      	blx	r3
	
	// Clear Display: 0b00000001
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x01)) {
    1f72:	2201      	movs	r2, #1
    1f74:	2100      	movs	r1, #0
    1f76:	203e      	movs	r0, #62	; 0x3e
    1f78:	4b1c      	ldr	r3, [pc, #112]	; (1fec <lcd_init+0x108>)
    1f7a:	4798      	blx	r3
    1f7c:	2800      	cmp	r0, #0
    1f7e:	d12c      	bne.n	1fda <lcd_init+0xf6>
		puts("error occurred");
	}
	delay_us(800);
    1f80:	20c8      	movs	r0, #200	; 0xc8
    1f82:	0080      	lsls	r0, r0, #2
    1f84:	4b1a      	ldr	r3, [pc, #104]	; (1ff0 <lcd_init+0x10c>)
    1f86:	4798      	blx	r3
	
	// Display ON: 0b00001/D/C/B
	// D=1(Display), C=1(Cursor), B=0(Blink)
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00001110)) {
    1f88:	220e      	movs	r2, #14
    1f8a:	2100      	movs	r1, #0
    1f8c:	203e      	movs	r0, #62	; 0x3e
    1f8e:	4b17      	ldr	r3, [pc, #92]	; (1fec <lcd_init+0x108>)
    1f90:	4798      	blx	r3
    1f92:	2800      	cmp	r0, #0
    1f94:	d125      	bne.n	1fe2 <lcd_init+0xfe>
		puts("error occurred");
	}
	delay_us(20);
    1f96:	2014      	movs	r0, #20
    1f98:	4b15      	ldr	r3, [pc, #84]	; (1ff0 <lcd_init+0x10c>)
    1f9a:	4798      	blx	r3
	
	cursor_init();
    1f9c:	4b16      	ldr	r3, [pc, #88]	; (1ff8 <lcd_init+0x114>)
    1f9e:	4798      	blx	r3
}
    1fa0:	bd10      	pop	{r4, pc}
		puts("error occurred");
    1fa2:	4816      	ldr	r0, [pc, #88]	; (1ffc <lcd_init+0x118>)
    1fa4:	4b16      	ldr	r3, [pc, #88]	; (2000 <STACK_SIZE>)
    1fa6:	4798      	blx	r3
    1fa8:	e7a4      	b.n	1ef4 <lcd_init+0x10>
		puts("error occurred");
    1faa:	4814      	ldr	r0, [pc, #80]	; (1ffc <lcd_init+0x118>)
    1fac:	4b14      	ldr	r3, [pc, #80]	; (2000 <STACK_SIZE>)
    1fae:	4798      	blx	r3
    1fb0:	e7aa      	b.n	1f08 <lcd_init+0x24>
		puts("error occurred");
    1fb2:	4812      	ldr	r0, [pc, #72]	; (1ffc <lcd_init+0x118>)
    1fb4:	4b12      	ldr	r3, [pc, #72]	; (2000 <STACK_SIZE>)
    1fb6:	4798      	blx	r3
    1fb8:	e7b0      	b.n	1f1c <lcd_init+0x38>
		puts("error occurred");
    1fba:	4810      	ldr	r0, [pc, #64]	; (1ffc <lcd_init+0x118>)
    1fbc:	4b10      	ldr	r3, [pc, #64]	; (2000 <STACK_SIZE>)
    1fbe:	4798      	blx	r3
    1fc0:	e7b6      	b.n	1f30 <lcd_init+0x4c>
		puts("error occurred");
    1fc2:	480e      	ldr	r0, [pc, #56]	; (1ffc <lcd_init+0x118>)
    1fc4:	4b0e      	ldr	r3, [pc, #56]	; (2000 <STACK_SIZE>)
    1fc6:	4798      	blx	r3
    1fc8:	e7bc      	b.n	1f44 <lcd_init+0x60>
		puts("error occurred");
    1fca:	480c      	ldr	r0, [pc, #48]	; (1ffc <lcd_init+0x118>)
    1fcc:	4b0c      	ldr	r3, [pc, #48]	; (2000 <STACK_SIZE>)
    1fce:	4798      	blx	r3
    1fd0:	e7c2      	b.n	1f58 <lcd_init+0x74>
		puts("error occurred");
    1fd2:	480a      	ldr	r0, [pc, #40]	; (1ffc <lcd_init+0x118>)
    1fd4:	4b0a      	ldr	r3, [pc, #40]	; (2000 <STACK_SIZE>)
    1fd6:	4798      	blx	r3
    1fd8:	e7c8      	b.n	1f6c <lcd_init+0x88>
		puts("error occurred");
    1fda:	4808      	ldr	r0, [pc, #32]	; (1ffc <lcd_init+0x118>)
    1fdc:	4b08      	ldr	r3, [pc, #32]	; (2000 <STACK_SIZE>)
    1fde:	4798      	blx	r3
    1fe0:	e7ce      	b.n	1f80 <lcd_init+0x9c>
		puts("error occurred");
    1fe2:	4806      	ldr	r0, [pc, #24]	; (1ffc <lcd_init+0x118>)
    1fe4:	4b06      	ldr	r3, [pc, #24]	; (2000 <STACK_SIZE>)
    1fe6:	4798      	blx	r3
    1fe8:	e7d5      	b.n	1f96 <lcd_init+0xb2>
    1fea:	46c0      	nop			; (mov r8, r8)
    1fec:	00001d9d 	.word	0x00001d9d
    1ff0:	00000595 	.word	0x00000595
    1ff4:	000005b5 	.word	0x000005b5
    1ff8:	00001e95 	.word	0x00001e95
    1ffc:	00004cd4 	.word	0x00004cd4
    2000:	00003a11 	.word	0x00003a11

00002004 <contrast_setting>:
	
	set_table(NORMAL);
}

void contrast_setting()
{
    2004:	b5f0      	push	{r4, r5, r6, r7, lr}
    2006:	46ce      	mov	lr, r9
    2008:	b500      	push	{lr}
    200a:	b08c      	sub	sp, #48	; 0x30
	cursor_init();
    200c:	4b96      	ldr	r3, [pc, #600]	; (2268 <contrast_setting+0x264>)
    200e:	4798      	blx	r3
	// Display ON: 0b00001/D/C/B
	// D=1(Display), C=0(Cursor), B=0(Blink)
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00001100)) {
    2010:	220c      	movs	r2, #12
    2012:	2100      	movs	r1, #0
    2014:	203e      	movs	r0, #62	; 0x3e
    2016:	4b95      	ldr	r3, [pc, #596]	; (226c <contrast_setting+0x268>)
    2018:	4798      	blx	r3
    201a:	2800      	cmp	r0, #0
    201c:	d14a      	bne.n	20b4 <contrast_setting+0xb0>
		puts("error occurred");
	}
	delay_us(20);
    201e:	2014      	movs	r0, #20
    2020:	4b93      	ldr	r3, [pc, #588]	; (2270 <contrast_setting+0x26c>)
    2022:	4798      	blx	r3

	// Setting interface
	char contrast[16] = "Contrast = ";
    2024:	ac08      	add	r4, sp, #32
    2026:	4b93      	ldr	r3, [pc, #588]	; (2274 <contrast_setting+0x270>)
    2028:	0022      	movs	r2, r4
    202a:	cb23      	ldmia	r3!, {r0, r1, r5}
    202c:	c223      	stmia	r2!, {r0, r1, r5}
    202e:	2300      	movs	r3, #0
    2030:	930b      	str	r3, [sp, #44]	; 0x2c
	if (i2c_write_multi(LCD_ADDR, DATAWRITE, (uint8_t *)contrast, strlen(contrast))) {
    2032:	0020      	movs	r0, r4
    2034:	4b90      	ldr	r3, [pc, #576]	; (2278 <contrast_setting+0x274>)
    2036:	4798      	blx	r3
    2038:	b2c3      	uxtb	r3, r0
    203a:	0022      	movs	r2, r4
    203c:	2140      	movs	r1, #64	; 0x40
    203e:	203e      	movs	r0, #62	; 0x3e
    2040:	4c8e      	ldr	r4, [pc, #568]	; (227c <contrast_setting+0x278>)
    2042:	47a0      	blx	r4
    2044:	2800      	cmp	r0, #0
    2046:	d139      	bne.n	20bc <contrast_setting+0xb8>
		puts("error occurred");
	}
	delay_us(20);
    2048:	2014      	movs	r0, #20
    204a:	4b89      	ldr	r3, [pc, #548]	; (2270 <contrast_setting+0x26c>)
    204c:	4798      	blx	r3
	// Move to 2nd line head
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0xC0)) {
    204e:	22c0      	movs	r2, #192	; 0xc0
    2050:	2100      	movs	r1, #0
    2052:	203e      	movs	r0, #62	; 0x3e
    2054:	4b85      	ldr	r3, [pc, #532]	; (226c <contrast_setting+0x268>)
    2056:	4798      	blx	r3
    2058:	2800      	cmp	r0, #0
    205a:	d133      	bne.n	20c4 <contrast_setting+0xc0>
		puts("error occurred");
	}
	delay_us(20);
    205c:	2014      	movs	r0, #20
    205e:	4b84      	ldr	r3, [pc, #528]	; (2270 <contrast_setting+0x26c>)
    2060:	4798      	blx	r3
	char howto[16] = "Adjust by [] key";
    2062:	ac04      	add	r4, sp, #16
    2064:	4b83      	ldr	r3, [pc, #524]	; (2274 <contrast_setting+0x270>)
    2066:	3310      	adds	r3, #16
    2068:	0022      	movs	r2, r4
    206a:	cb23      	ldmia	r3!, {r0, r1, r5}
    206c:	c223      	stmia	r2!, {r0, r1, r5}
    206e:	681b      	ldr	r3, [r3, #0]
    2070:	6013      	str	r3, [r2, #0]
	if (i2c_write_multi(LCD_ADDR, DATAWRITE, (uint8_t *)howto, strlen(howto))) {
    2072:	0020      	movs	r0, r4
    2074:	4b80      	ldr	r3, [pc, #512]	; (2278 <contrast_setting+0x274>)
    2076:	4798      	blx	r3
    2078:	b2c3      	uxtb	r3, r0
    207a:	0022      	movs	r2, r4
    207c:	2140      	movs	r1, #64	; 0x40
    207e:	203e      	movs	r0, #62	; 0x3e
    2080:	4c7e      	ldr	r4, [pc, #504]	; (227c <contrast_setting+0x278>)
    2082:	47a0      	blx	r4
    2084:	2800      	cmp	r0, #0
    2086:	d121      	bne.n	20cc <contrast_setting+0xc8>
		puts("error occurred");
	}
	delay_us(20);
    2088:	2014      	movs	r0, #20
    208a:	4b79      	ldr	r3, [pc, #484]	; (2270 <contrast_setting+0x26c>)
    208c:	4798      	blx	r3
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x80 | strlen(contrast))) {
    208e:	a808      	add	r0, sp, #32
    2090:	4b79      	ldr	r3, [pc, #484]	; (2278 <contrast_setting+0x274>)
    2092:	4798      	blx	r3
    2094:	2280      	movs	r2, #128	; 0x80
    2096:	4252      	negs	r2, r2
    2098:	4302      	orrs	r2, r0
    209a:	b2d2      	uxtb	r2, r2
    209c:	2100      	movs	r1, #0
    209e:	203e      	movs	r0, #62	; 0x3e
    20a0:	4b72      	ldr	r3, [pc, #456]	; (226c <contrast_setting+0x268>)
    20a2:	4798      	blx	r3
    20a4:	2800      	cmp	r0, #0
    20a6:	d115      	bne.n	20d4 <contrast_setting+0xd0>
		puts("error occurred");
	}
	delay_us(20);
    20a8:	2014      	movs	r0, #20
    20aa:	4b71      	ldr	r3, [pc, #452]	; (2270 <contrast_setting+0x26c>)
    20ac:	4798      	blx	r3
	
	uint8_t conVal = 0x23;
    20ae:	2623      	movs	r6, #35	; 0x23
		if (i2c_write_multi(LCD_ADDR, DATAWRITE, (uint8_t *)dispVal, strlen(dispVal))) {
			puts("error occurred");
		}
		delay_us(20);
		for (int i=0; i<strlen(dispVal); i++) {
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x10)) {
    20b0:	4d6e      	ldr	r5, [pc, #440]	; (226c <contrast_setting+0x268>)
    20b2:	e05f      	b.n	2174 <contrast_setting+0x170>
		puts("error occurred");
    20b4:	4872      	ldr	r0, [pc, #456]	; (2280 <contrast_setting+0x27c>)
    20b6:	4b73      	ldr	r3, [pc, #460]	; (2284 <contrast_setting+0x280>)
    20b8:	4798      	blx	r3
    20ba:	e7b0      	b.n	201e <contrast_setting+0x1a>
		puts("error occurred");
    20bc:	4870      	ldr	r0, [pc, #448]	; (2280 <contrast_setting+0x27c>)
    20be:	4b71      	ldr	r3, [pc, #452]	; (2284 <contrast_setting+0x280>)
    20c0:	4798      	blx	r3
    20c2:	e7c1      	b.n	2048 <contrast_setting+0x44>
		puts("error occurred");
    20c4:	486e      	ldr	r0, [pc, #440]	; (2280 <contrast_setting+0x27c>)
    20c6:	4b6f      	ldr	r3, [pc, #444]	; (2284 <contrast_setting+0x280>)
    20c8:	4798      	blx	r3
    20ca:	e7c7      	b.n	205c <contrast_setting+0x58>
		puts("error occurred");
    20cc:	486c      	ldr	r0, [pc, #432]	; (2280 <contrast_setting+0x27c>)
    20ce:	4b6d      	ldr	r3, [pc, #436]	; (2284 <contrast_setting+0x280>)
    20d0:	4798      	blx	r3
    20d2:	e7d9      	b.n	2088 <contrast_setting+0x84>
		puts("error occurred");
    20d4:	486a      	ldr	r0, [pc, #424]	; (2280 <contrast_setting+0x27c>)
    20d6:	4b6b      	ldr	r3, [pc, #428]	; (2284 <contrast_setting+0x280>)
    20d8:	4798      	blx	r3
    20da:	e7e5      	b.n	20a8 <contrast_setting+0xa4>
			puts("error occurred");
    20dc:	4868      	ldr	r0, [pc, #416]	; (2280 <contrast_setting+0x27c>)
    20de:	4b69      	ldr	r3, [pc, #420]	; (2284 <contrast_setting+0x280>)
    20e0:	4798      	blx	r3
    20e2:	e058      	b.n	2196 <contrast_setting+0x192>
				puts("error occurred");
			}
			delay_us(20);
    20e4:	2014      	movs	r0, #20
    20e6:	4b62      	ldr	r3, [pc, #392]	; (2270 <contrast_setting+0x26c>)
    20e8:	4798      	blx	r3
		for (int i=0; i<strlen(dispVal); i++) {
    20ea:	3401      	adds	r4, #1
    20ec:	a801      	add	r0, sp, #4
    20ee:	47b8      	blx	r7
    20f0:	42a0      	cmp	r0, r4
    20f2:	d909      	bls.n	2108 <contrast_setting+0x104>
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x10)) {
    20f4:	2210      	movs	r2, #16
    20f6:	2100      	movs	r1, #0
    20f8:	203e      	movs	r0, #62	; 0x3e
    20fa:	47a8      	blx	r5
    20fc:	2800      	cmp	r0, #0
    20fe:	d0f1      	beq.n	20e4 <contrast_setting+0xe0>
				puts("error occurred");
    2100:	485f      	ldr	r0, [pc, #380]	; (2280 <contrast_setting+0x27c>)
    2102:	4b60      	ldr	r3, [pc, #384]	; (2284 <contrast_setting+0x280>)
    2104:	4798      	blx	r3
    2106:	e7ed      	b.n	20e4 <contrast_setting+0xe0>
	uint8_t high = (val & 0x30) >> 4;
    2108:	464b      	mov	r3, r9
    210a:	069c      	lsls	r4, r3, #26
    210c:	0fa4      	lsrs	r4, r4, #30
	set_table(EXTENSION);
    210e:	2001      	movs	r0, #1
    2110:	4b5d      	ldr	r3, [pc, #372]	; (2288 <contrast_setting+0x284>)
    2112:	4798      	blx	r3
	uint8_t low  = val & 0x0F;
    2114:	220f      	movs	r2, #15
    2116:	4032      	ands	r2, r6
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x70 | low)) {
    2118:	2370      	movs	r3, #112	; 0x70
    211a:	431a      	orrs	r2, r3
    211c:	2100      	movs	r1, #0
    211e:	203e      	movs	r0, #62	; 0x3e
    2120:	4b52      	ldr	r3, [pc, #328]	; (226c <contrast_setting+0x268>)
    2122:	4798      	blx	r3
    2124:	2800      	cmp	r0, #0
    2126:	d13c      	bne.n	21a2 <contrast_setting+0x19e>
	delay_us(20);
    2128:	2014      	movs	r0, #20
    212a:	4b51      	ldr	r3, [pc, #324]	; (2270 <contrast_setting+0x26c>)
    212c:	4798      	blx	r3
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x54 | high)) {
    212e:	2254      	movs	r2, #84	; 0x54
    2130:	4322      	orrs	r2, r4
    2132:	2100      	movs	r1, #0
    2134:	203e      	movs	r0, #62	; 0x3e
    2136:	4b4d      	ldr	r3, [pc, #308]	; (226c <contrast_setting+0x268>)
    2138:	4798      	blx	r3
    213a:	2800      	cmp	r0, #0
    213c:	d135      	bne.n	21aa <contrast_setting+0x1a6>
	delay_us(20);
    213e:	2014      	movs	r0, #20
    2140:	4b4b      	ldr	r3, [pc, #300]	; (2270 <contrast_setting+0x26c>)
    2142:	4798      	blx	r3
	set_table(NORMAL);
    2144:	2000      	movs	r0, #0
    2146:	4b50      	ldr	r3, [pc, #320]	; (2288 <contrast_setting+0x284>)
    2148:	4798      	blx	r3
		}

		set_contrast(conVal);
		char input = getchar();
    214a:	4b50      	ldr	r3, [pc, #320]	; (228c <contrast_setting+0x288>)
    214c:	6818      	ldr	r0, [r3, #0]
    214e:	6842      	ldr	r2, [r0, #4]
    2150:	6853      	ldr	r3, [r2, #4]
    2152:	3b01      	subs	r3, #1
    2154:	6053      	str	r3, [r2, #4]
    2156:	2b00      	cmp	r3, #0
    2158:	db2b      	blt.n	21b2 <contrast_setting+0x1ae>
    215a:	6842      	ldr	r2, [r0, #4]
    215c:	6813      	ldr	r3, [r2, #0]
    215e:	1c59      	adds	r1, r3, #1
    2160:	6011      	str	r1, [r2, #0]
    2162:	7818      	ldrb	r0, [r3, #0]
		if (input == '[' && conVal < 0x3F) {
    2164:	285b      	cmp	r0, #91	; 0x5b
    2166:	d029      	beq.n	21bc <contrast_setting+0x1b8>
			beep(UP);
			conVal++;
		} else if (input == ']' && conVal > 0x00) {
    2168:	285d      	cmp	r0, #93	; 0x5d
    216a:	d02f      	beq.n	21cc <contrast_setting+0x1c8>
			conVal--;
			beep(DOWN);
		} else if (input == '\n') {
    216c:	280a      	cmp	r0, #10
    216e:	d035      	beq.n	21dc <contrast_setting+0x1d8>
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00001110)) {
				puts("error occurred");
			}
			delay_us(20);
			loopflg = 0;
		} else if (input == 0x1B) {
    2170:	281b      	cmp	r0, #27
    2172:	d057      	beq.n	2224 <contrast_setting+0x220>
		sprintf(dispVal, "%d", conVal);
    2174:	46b1      	mov	r9, r6
    2176:	0032      	movs	r2, r6
    2178:	4945      	ldr	r1, [pc, #276]	; (2290 <contrast_setting+0x28c>)
    217a:	a801      	add	r0, sp, #4
    217c:	4b45      	ldr	r3, [pc, #276]	; (2294 <contrast_setting+0x290>)
    217e:	4798      	blx	r3
		if (i2c_write_multi(LCD_ADDR, DATAWRITE, (uint8_t *)dispVal, strlen(dispVal))) {
    2180:	a801      	add	r0, sp, #4
    2182:	4b3d      	ldr	r3, [pc, #244]	; (2278 <contrast_setting+0x274>)
    2184:	4798      	blx	r3
    2186:	b2c3      	uxtb	r3, r0
    2188:	aa01      	add	r2, sp, #4
    218a:	2140      	movs	r1, #64	; 0x40
    218c:	203e      	movs	r0, #62	; 0x3e
    218e:	4c3b      	ldr	r4, [pc, #236]	; (227c <contrast_setting+0x278>)
    2190:	47a0      	blx	r4
    2192:	2800      	cmp	r0, #0
    2194:	d1a2      	bne.n	20dc <contrast_setting+0xd8>
		delay_us(20);
    2196:	2014      	movs	r0, #20
    2198:	4b35      	ldr	r3, [pc, #212]	; (2270 <contrast_setting+0x26c>)
    219a:	4798      	blx	r3
		for (int i=0; i<strlen(dispVal); i++) {
    219c:	2400      	movs	r4, #0
    219e:	4f36      	ldr	r7, [pc, #216]	; (2278 <contrast_setting+0x274>)
    21a0:	e7a4      	b.n	20ec <contrast_setting+0xe8>
		puts("error occurred");
    21a2:	4837      	ldr	r0, [pc, #220]	; (2280 <contrast_setting+0x27c>)
    21a4:	4b37      	ldr	r3, [pc, #220]	; (2284 <contrast_setting+0x280>)
    21a6:	4798      	blx	r3
    21a8:	e7be      	b.n	2128 <contrast_setting+0x124>
		puts("error occurred");
    21aa:	4835      	ldr	r0, [pc, #212]	; (2280 <contrast_setting+0x27c>)
    21ac:	4b35      	ldr	r3, [pc, #212]	; (2284 <contrast_setting+0x280>)
    21ae:	4798      	blx	r3
    21b0:	e7c5      	b.n	213e <contrast_setting+0x13a>
		char input = getchar();
    21b2:	6841      	ldr	r1, [r0, #4]
    21b4:	4b38      	ldr	r3, [pc, #224]	; (2298 <contrast_setting+0x294>)
    21b6:	4798      	blx	r3
    21b8:	b2c0      	uxtb	r0, r0
    21ba:	e7d3      	b.n	2164 <contrast_setting+0x160>
		if (input == '[' && conVal < 0x3F) {
    21bc:	2e3e      	cmp	r6, #62	; 0x3e
    21be:	d8d9      	bhi.n	2174 <contrast_setting+0x170>
			beep(UP);
    21c0:	3859      	subs	r0, #89	; 0x59
    21c2:	4b36      	ldr	r3, [pc, #216]	; (229c <contrast_setting+0x298>)
    21c4:	4798      	blx	r3
			conVal++;
    21c6:	3601      	adds	r6, #1
    21c8:	b2f6      	uxtb	r6, r6
    21ca:	e7d3      	b.n	2174 <contrast_setting+0x170>
		} else if (input == ']' && conVal > 0x00) {
    21cc:	2e00      	cmp	r6, #0
    21ce:	d0d1      	beq.n	2174 <contrast_setting+0x170>
			conVal--;
    21d0:	3e01      	subs	r6, #1
    21d2:	b2f6      	uxtb	r6, r6
			beep(DOWN);
    21d4:	385a      	subs	r0, #90	; 0x5a
    21d6:	4b31      	ldr	r3, [pc, #196]	; (229c <contrast_setting+0x298>)
    21d8:	4798      	blx	r3
    21da:	e7cb      	b.n	2174 <contrast_setting+0x170>
			beep(CONF);
    21dc:	2000      	movs	r0, #0
    21de:	4b2f      	ldr	r3, [pc, #188]	; (229c <contrast_setting+0x298>)
    21e0:	4798      	blx	r3
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x01)) {
    21e2:	2201      	movs	r2, #1
    21e4:	2100      	movs	r1, #0
    21e6:	203e      	movs	r0, #62	; 0x3e
    21e8:	4b20      	ldr	r3, [pc, #128]	; (226c <contrast_setting+0x268>)
    21ea:	4798      	blx	r3
    21ec:	2800      	cmp	r0, #0
    21ee:	d111      	bne.n	2214 <contrast_setting+0x210>
			delay_us(800);
    21f0:	20c8      	movs	r0, #200	; 0xc8
    21f2:	0080      	lsls	r0, r0, #2
    21f4:	4b1e      	ldr	r3, [pc, #120]	; (2270 <contrast_setting+0x26c>)
    21f6:	4798      	blx	r3
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00001110)) {
    21f8:	220e      	movs	r2, #14
    21fa:	2100      	movs	r1, #0
    21fc:	203e      	movs	r0, #62	; 0x3e
    21fe:	4b1b      	ldr	r3, [pc, #108]	; (226c <contrast_setting+0x268>)
    2200:	4798      	blx	r3
    2202:	2800      	cmp	r0, #0
    2204:	d10a      	bne.n	221c <contrast_setting+0x218>
			delay_us(20);
    2206:	2014      	movs	r0, #20
    2208:	4b19      	ldr	r3, [pc, #100]	; (2270 <contrast_setting+0x26c>)
    220a:	4798      	blx	r3
			}
			delay_us(20);
			loopflg = 0;
		}
	}
}
    220c:	b00c      	add	sp, #48	; 0x30
    220e:	bc04      	pop	{r2}
    2210:	4691      	mov	r9, r2
    2212:	bdf0      	pop	{r4, r5, r6, r7, pc}
				puts("error occurred");
    2214:	481a      	ldr	r0, [pc, #104]	; (2280 <contrast_setting+0x27c>)
    2216:	4b1b      	ldr	r3, [pc, #108]	; (2284 <contrast_setting+0x280>)
    2218:	4798      	blx	r3
    221a:	e7e9      	b.n	21f0 <contrast_setting+0x1ec>
				puts("error occurred");
    221c:	4818      	ldr	r0, [pc, #96]	; (2280 <contrast_setting+0x27c>)
    221e:	4b19      	ldr	r3, [pc, #100]	; (2284 <contrast_setting+0x280>)
    2220:	4798      	blx	r3
    2222:	e7f0      	b.n	2206 <contrast_setting+0x202>
			beep(EXIT);
    2224:	381a      	subs	r0, #26
    2226:	4b1d      	ldr	r3, [pc, #116]	; (229c <contrast_setting+0x298>)
    2228:	4798      	blx	r3
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x01)) {
    222a:	2201      	movs	r2, #1
    222c:	2100      	movs	r1, #0
    222e:	203e      	movs	r0, #62	; 0x3e
    2230:	4b0e      	ldr	r3, [pc, #56]	; (226c <contrast_setting+0x268>)
    2232:	4798      	blx	r3
    2234:	2800      	cmp	r0, #0
    2236:	d10e      	bne.n	2256 <contrast_setting+0x252>
			delay_us(800);
    2238:	20c8      	movs	r0, #200	; 0xc8
    223a:	0080      	lsls	r0, r0, #2
    223c:	4b0c      	ldr	r3, [pc, #48]	; (2270 <contrast_setting+0x26c>)
    223e:	4798      	blx	r3
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00001110)) {
    2240:	220e      	movs	r2, #14
    2242:	2100      	movs	r1, #0
    2244:	203e      	movs	r0, #62	; 0x3e
    2246:	4b09      	ldr	r3, [pc, #36]	; (226c <contrast_setting+0x268>)
    2248:	4798      	blx	r3
    224a:	2800      	cmp	r0, #0
    224c:	d107      	bne.n	225e <contrast_setting+0x25a>
			delay_us(20);
    224e:	2014      	movs	r0, #20
    2250:	4b07      	ldr	r3, [pc, #28]	; (2270 <contrast_setting+0x26c>)
    2252:	4798      	blx	r3
    2254:	e7da      	b.n	220c <contrast_setting+0x208>
				puts("error occurred");
    2256:	480a      	ldr	r0, [pc, #40]	; (2280 <contrast_setting+0x27c>)
    2258:	4b0a      	ldr	r3, [pc, #40]	; (2284 <contrast_setting+0x280>)
    225a:	4798      	blx	r3
    225c:	e7ec      	b.n	2238 <contrast_setting+0x234>
				puts("error occurred");
    225e:	4808      	ldr	r0, [pc, #32]	; (2280 <contrast_setting+0x27c>)
    2260:	4b08      	ldr	r3, [pc, #32]	; (2284 <contrast_setting+0x280>)
    2262:	4798      	blx	r3
    2264:	e7f3      	b.n	224e <contrast_setting+0x24a>
    2266:	46c0      	nop			; (mov r8, r8)
    2268:	00001e95 	.word	0x00001e95
    226c:	00001d9d 	.word	0x00001d9d
    2270:	00000595 	.word	0x00000595
    2274:	00004c8c 	.word	0x00004c8c
    2278:	00003c59 	.word	0x00003c59
    227c:	00001df1 	.word	0x00001df1
    2280:	00004cd4 	.word	0x00004cd4
    2284:	00003a11 	.word	0x00003a11
    2288:	00001e4d 	.word	0x00001e4d
    228c:	20000040 	.word	0x20000040
    2290:	00004ce4 	.word	0x00004ce4
    2294:	00003c15 	.word	0x00003c15
    2298:	00003a25 	.word	0x00003a25
    229c:	00001cc9 	.word	0x00001cc9

000022a0 <height_setting>:

void height_setting()
{
    22a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    22a2:	46ce      	mov	lr, r9
    22a4:	b500      	push	{lr}
    22a6:	b08c      	sub	sp, #48	; 0x30
	cursor_init();
    22a8:	4b8c      	ldr	r3, [pc, #560]	; (24dc <height_setting+0x23c>)
    22aa:	4798      	blx	r3
	// Display ON: 0b00001/D/C/B
	// D=1(Display), C=0(Cursor), B=0(Blink)
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00001100)) {
    22ac:	220c      	movs	r2, #12
    22ae:	2100      	movs	r1, #0
    22b0:	203e      	movs	r0, #62	; 0x3e
    22b2:	4b8b      	ldr	r3, [pc, #556]	; (24e0 <height_setting+0x240>)
    22b4:	4798      	blx	r3
    22b6:	2800      	cmp	r0, #0
    22b8:	d14d      	bne.n	2356 <height_setting+0xb6>
		puts("error occurred");
	}
	delay_us(20);
    22ba:	2014      	movs	r0, #20
    22bc:	4b89      	ldr	r3, [pc, #548]	; (24e4 <height_setting+0x244>)
    22be:	4798      	blx	r3
	
	// Setting interface
	char height[16] = "D-height = ";
    22c0:	ac08      	add	r4, sp, #32
    22c2:	4b89      	ldr	r3, [pc, #548]	; (24e8 <height_setting+0x248>)
    22c4:	3324      	adds	r3, #36	; 0x24
    22c6:	0022      	movs	r2, r4
    22c8:	cb23      	ldmia	r3!, {r0, r1, r5}
    22ca:	c223      	stmia	r2!, {r0, r1, r5}
    22cc:	2300      	movs	r3, #0
    22ce:	930b      	str	r3, [sp, #44]	; 0x2c
	if (i2c_write_multi(LCD_ADDR, DATAWRITE, (uint8_t *)height, strlen(height))) {
    22d0:	0020      	movs	r0, r4
    22d2:	4b86      	ldr	r3, [pc, #536]	; (24ec <height_setting+0x24c>)
    22d4:	4798      	blx	r3
    22d6:	b2c3      	uxtb	r3, r0
    22d8:	0022      	movs	r2, r4
    22da:	2140      	movs	r1, #64	; 0x40
    22dc:	203e      	movs	r0, #62	; 0x3e
    22de:	4c84      	ldr	r4, [pc, #528]	; (24f0 <height_setting+0x250>)
    22e0:	47a0      	blx	r4
    22e2:	2800      	cmp	r0, #0
    22e4:	d13b      	bne.n	235e <height_setting+0xbe>
		puts("error occurred");
	}
	delay_us(20);
    22e6:	2014      	movs	r0, #20
    22e8:	4b7e      	ldr	r3, [pc, #504]	; (24e4 <height_setting+0x244>)
    22ea:	4798      	blx	r3
	// Move to 2nd line head
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0xC0)) {
    22ec:	22c0      	movs	r2, #192	; 0xc0
    22ee:	2100      	movs	r1, #0
    22f0:	203e      	movs	r0, #62	; 0x3e
    22f2:	4b7b      	ldr	r3, [pc, #492]	; (24e0 <height_setting+0x240>)
    22f4:	4798      	blx	r3
    22f6:	2800      	cmp	r0, #0
    22f8:	d135      	bne.n	2366 <height_setting+0xc6>
		puts("error occurred");
	}
	delay_us(20);
    22fa:	2014      	movs	r0, #20
    22fc:	4b79      	ldr	r3, [pc, #484]	; (24e4 <height_setting+0x244>)
    22fe:	4798      	blx	r3
	char howto[16] = "Select by [] key";
    2300:	ac04      	add	r4, sp, #16
    2302:	4b79      	ldr	r3, [pc, #484]	; (24e8 <height_setting+0x248>)
    2304:	3334      	adds	r3, #52	; 0x34
    2306:	0022      	movs	r2, r4
    2308:	cb23      	ldmia	r3!, {r0, r1, r5}
    230a:	c223      	stmia	r2!, {r0, r1, r5}
    230c:	681b      	ldr	r3, [r3, #0]
    230e:	6013      	str	r3, [r2, #0]
	if (i2c_write_multi(LCD_ADDR, DATAWRITE, (uint8_t *)howto, strlen(howto))) {
    2310:	0020      	movs	r0, r4
    2312:	4b76      	ldr	r3, [pc, #472]	; (24ec <height_setting+0x24c>)
    2314:	4798      	blx	r3
    2316:	b2c3      	uxtb	r3, r0
    2318:	0022      	movs	r2, r4
    231a:	2140      	movs	r1, #64	; 0x40
    231c:	203e      	movs	r0, #62	; 0x3e
    231e:	4c74      	ldr	r4, [pc, #464]	; (24f0 <height_setting+0x250>)
    2320:	47a0      	blx	r4
    2322:	2800      	cmp	r0, #0
    2324:	d123      	bne.n	236e <height_setting+0xce>
		puts("error occurred");
	}
	delay_us(20);
    2326:	2014      	movs	r0, #20
    2328:	4b6e      	ldr	r3, [pc, #440]	; (24e4 <height_setting+0x244>)
    232a:	4798      	blx	r3
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x80 | strlen(height))) {
    232c:	a808      	add	r0, sp, #32
    232e:	4b6f      	ldr	r3, [pc, #444]	; (24ec <height_setting+0x24c>)
    2330:	4798      	blx	r3
    2332:	2280      	movs	r2, #128	; 0x80
    2334:	4252      	negs	r2, r2
    2336:	4302      	orrs	r2, r0
    2338:	b2d2      	uxtb	r2, r2
    233a:	2100      	movs	r1, #0
    233c:	203e      	movs	r0, #62	; 0x3e
    233e:	4b68      	ldr	r3, [pc, #416]	; (24e0 <height_setting+0x240>)
    2340:	4798      	blx	r3
    2342:	2800      	cmp	r0, #0
    2344:	d117      	bne.n	2376 <height_setting+0xd6>
		puts("error occurred");
	}
	delay_us(20);
    2346:	2014      	movs	r0, #20
    2348:	4b66      	ldr	r3, [pc, #408]	; (24e4 <height_setting+0x244>)
    234a:	4798      	blx	r3
	
	char sw[10];
	int loopflg = 1;
	while (loopflg) {
		double_height ? strcpy(sw, "ON ") : strcpy(sw, "OFF");
    234c:	4b69      	ldr	r3, [pc, #420]	; (24f4 <height_setting+0x254>)
    234e:	4699      	mov	r9, r3
		if (i2c_write_multi(LCD_ADDR, DATAWRITE, (uint8_t *)sw, strlen(sw))) {
    2350:	4d66      	ldr	r5, [pc, #408]	; (24ec <height_setting+0x24c>)
			puts("error occurred");
		}
		delay_us(20);
		for (int i=0; i<strlen(sw); i++) {
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x10)) {
    2352:	4f63      	ldr	r7, [pc, #396]	; (24e0 <height_setting+0x240>)
    2354:	e042      	b.n	23dc <height_setting+0x13c>
		puts("error occurred");
    2356:	4868      	ldr	r0, [pc, #416]	; (24f8 <height_setting+0x258>)
    2358:	4b68      	ldr	r3, [pc, #416]	; (24fc <height_setting+0x25c>)
    235a:	4798      	blx	r3
    235c:	e7ad      	b.n	22ba <height_setting+0x1a>
		puts("error occurred");
    235e:	4866      	ldr	r0, [pc, #408]	; (24f8 <height_setting+0x258>)
    2360:	4b66      	ldr	r3, [pc, #408]	; (24fc <height_setting+0x25c>)
    2362:	4798      	blx	r3
    2364:	e7bf      	b.n	22e6 <height_setting+0x46>
		puts("error occurred");
    2366:	4864      	ldr	r0, [pc, #400]	; (24f8 <height_setting+0x258>)
    2368:	4b64      	ldr	r3, [pc, #400]	; (24fc <height_setting+0x25c>)
    236a:	4798      	blx	r3
    236c:	e7c5      	b.n	22fa <height_setting+0x5a>
		puts("error occurred");
    236e:	4862      	ldr	r0, [pc, #392]	; (24f8 <height_setting+0x258>)
    2370:	4b62      	ldr	r3, [pc, #392]	; (24fc <height_setting+0x25c>)
    2372:	4798      	blx	r3
    2374:	e7d7      	b.n	2326 <height_setting+0x86>
		puts("error occurred");
    2376:	4860      	ldr	r0, [pc, #384]	; (24f8 <height_setting+0x258>)
    2378:	4b60      	ldr	r3, [pc, #384]	; (24fc <height_setting+0x25c>)
    237a:	4798      	blx	r3
    237c:	e7e3      	b.n	2346 <height_setting+0xa6>
		double_height ? strcpy(sw, "ON ") : strcpy(sw, "OFF");
    237e:	4b60      	ldr	r3, [pc, #384]	; (2500 <height_setting+0x260>)
    2380:	9301      	str	r3, [sp, #4]
    2382:	e031      	b.n	23e8 <height_setting+0x148>
			puts("error occurred");
    2384:	485c      	ldr	r0, [pc, #368]	; (24f8 <height_setting+0x258>)
    2386:	4b5d      	ldr	r3, [pc, #372]	; (24fc <height_setting+0x25c>)
    2388:	4798      	blx	r3
    238a:	e037      	b.n	23fc <height_setting+0x15c>
				puts("error occurred");
			}
			delay_us(20);
    238c:	2014      	movs	r0, #20
    238e:	4b55      	ldr	r3, [pc, #340]	; (24e4 <height_setting+0x244>)
    2390:	4798      	blx	r3
		for (int i=0; i<strlen(sw); i++) {
    2392:	3401      	adds	r4, #1
    2394:	a801      	add	r0, sp, #4
    2396:	47b0      	blx	r6
    2398:	42a0      	cmp	r0, r4
    239a:	d909      	bls.n	23b0 <height_setting+0x110>
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x10)) {
    239c:	2210      	movs	r2, #16
    239e:	2100      	movs	r1, #0
    23a0:	203e      	movs	r0, #62	; 0x3e
    23a2:	47b8      	blx	r7
    23a4:	2800      	cmp	r0, #0
    23a6:	d0f1      	beq.n	238c <height_setting+0xec>
				puts("error occurred");
    23a8:	4853      	ldr	r0, [pc, #332]	; (24f8 <height_setting+0x258>)
    23aa:	4b54      	ldr	r3, [pc, #336]	; (24fc <height_setting+0x25c>)
    23ac:	4798      	blx	r3
    23ae:	e7ed      	b.n	238c <height_setting+0xec>
		}
		char input = getchar();
    23b0:	4b54      	ldr	r3, [pc, #336]	; (2504 <height_setting+0x264>)
    23b2:	6818      	ldr	r0, [r3, #0]
    23b4:	6842      	ldr	r2, [r0, #4]
    23b6:	6853      	ldr	r3, [r2, #4]
    23b8:	3b01      	subs	r3, #1
    23ba:	6053      	str	r3, [r2, #4]
    23bc:	2b00      	cmp	r3, #0
    23be:	db23      	blt.n	2408 <height_setting+0x168>
    23c0:	6842      	ldr	r2, [r0, #4]
    23c2:	6813      	ldr	r3, [r2, #0]
    23c4:	1c59      	adds	r1, r3, #1
    23c6:	6011      	str	r1, [r2, #0]
    23c8:	7818      	ldrb	r0, [r3, #0]
		if (input == '[' || input == ']') {
    23ca:	22fd      	movs	r2, #253	; 0xfd
    23cc:	0003      	movs	r3, r0
    23ce:	3b5b      	subs	r3, #91	; 0x5b
    23d0:	4213      	tst	r3, r2
    23d2:	d01e      	beq.n	2412 <height_setting+0x172>
			double_height = double_height ? 0 : 1;
			beep(UP);
		} else if (input == '\n') {
    23d4:	280a      	cmp	r0, #10
    23d6:	d025      	beq.n	2424 <height_setting+0x184>
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00001110)) {
				puts("error occurred");
			}
			delay_us(20);
			loopflg = 0;
		} else if (input == 0x1B) {
    23d8:	281b      	cmp	r0, #27
    23da:	d056      	beq.n	248a <height_setting+0x1ea>
		double_height ? strcpy(sw, "ON ") : strcpy(sw, "OFF");
    23dc:	464b      	mov	r3, r9
    23de:	681b      	ldr	r3, [r3, #0]
    23e0:	2b00      	cmp	r3, #0
    23e2:	d0cc      	beq.n	237e <height_setting+0xde>
    23e4:	4b48      	ldr	r3, [pc, #288]	; (2508 <height_setting+0x268>)
    23e6:	9301      	str	r3, [sp, #4]
		if (i2c_write_multi(LCD_ADDR, DATAWRITE, (uint8_t *)sw, strlen(sw))) {
    23e8:	a801      	add	r0, sp, #4
    23ea:	47a8      	blx	r5
    23ec:	b2c3      	uxtb	r3, r0
    23ee:	aa01      	add	r2, sp, #4
    23f0:	2140      	movs	r1, #64	; 0x40
    23f2:	203e      	movs	r0, #62	; 0x3e
    23f4:	4c3e      	ldr	r4, [pc, #248]	; (24f0 <height_setting+0x250>)
    23f6:	47a0      	blx	r4
    23f8:	2800      	cmp	r0, #0
    23fa:	d1c3      	bne.n	2384 <height_setting+0xe4>
		delay_us(20);
    23fc:	2014      	movs	r0, #20
    23fe:	4b39      	ldr	r3, [pc, #228]	; (24e4 <height_setting+0x244>)
    2400:	4798      	blx	r3
		for (int i=0; i<strlen(sw); i++) {
    2402:	2400      	movs	r4, #0
    2404:	4e39      	ldr	r6, [pc, #228]	; (24ec <height_setting+0x24c>)
    2406:	e7c5      	b.n	2394 <height_setting+0xf4>
		char input = getchar();
    2408:	6841      	ldr	r1, [r0, #4]
    240a:	4b40      	ldr	r3, [pc, #256]	; (250c <height_setting+0x26c>)
    240c:	4798      	blx	r3
    240e:	b2c0      	uxtb	r0, r0
    2410:	e7db      	b.n	23ca <height_setting+0x12a>
			double_height = double_height ? 0 : 1;
    2412:	4a38      	ldr	r2, [pc, #224]	; (24f4 <height_setting+0x254>)
    2414:	6813      	ldr	r3, [r2, #0]
    2416:	4259      	negs	r1, r3
    2418:	414b      	adcs	r3, r1
    241a:	6013      	str	r3, [r2, #0]
			beep(UP);
    241c:	2002      	movs	r0, #2
    241e:	4b3c      	ldr	r3, [pc, #240]	; (2510 <height_setting+0x270>)
    2420:	4798      	blx	r3
    2422:	e7db      	b.n	23dc <height_setting+0x13c>
			beep(CONF);
    2424:	2000      	movs	r0, #0
    2426:	4b3a      	ldr	r3, [pc, #232]	; (2510 <height_setting+0x270>)
    2428:	4798      	blx	r3
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x01)) {
    242a:	2201      	movs	r2, #1
    242c:	2100      	movs	r1, #0
    242e:	203e      	movs	r0, #62	; 0x3e
    2430:	4b2b      	ldr	r3, [pc, #172]	; (24e0 <height_setting+0x240>)
    2432:	4798      	blx	r3
    2434:	2800      	cmp	r0, #0
    2436:	d120      	bne.n	247a <height_setting+0x1da>
			delay_us(800);
    2438:	20c8      	movs	r0, #200	; 0xc8
    243a:	0080      	lsls	r0, r0, #2
    243c:	4b29      	ldr	r3, [pc, #164]	; (24e4 <height_setting+0x244>)
    243e:	4798      	blx	r3
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00001110)) {
    2440:	220e      	movs	r2, #14
    2442:	2100      	movs	r1, #0
    2444:	203e      	movs	r0, #62	; 0x3e
    2446:	4b26      	ldr	r3, [pc, #152]	; (24e0 <height_setting+0x240>)
    2448:	4798      	blx	r3
    244a:	2800      	cmp	r0, #0
    244c:	d119      	bne.n	2482 <height_setting+0x1e2>
			delay_us(20);
    244e:	2014      	movs	r0, #20
    2450:	4b24      	ldr	r3, [pc, #144]	; (24e4 <height_setting+0x244>)
    2452:	4798      	blx	r3
		}
	}
	
	// Function Set: 0b001/DL/N/DH/0/IS
	// DL=1(8bit), N=!double_height, DH=double_height, IS=0(normal instruction)
	uint8_t param = double_height ? 0b00110100 : 0b00111000;
    2454:	4b27      	ldr	r3, [pc, #156]	; (24f4 <height_setting+0x254>)
    2456:	681b      	ldr	r3, [r3, #0]
    2458:	2234      	movs	r2, #52	; 0x34
    245a:	2b00      	cmp	r3, #0
    245c:	d100      	bne.n	2460 <height_setting+0x1c0>
    245e:	2238      	movs	r2, #56	; 0x38
	if (i2c_write_single(LCD_ADDR, INSTRUCT, param)) {
    2460:	2100      	movs	r1, #0
    2462:	203e      	movs	r0, #62	; 0x3e
    2464:	4b1e      	ldr	r3, [pc, #120]	; (24e0 <height_setting+0x240>)
    2466:	4798      	blx	r3
    2468:	2800      	cmp	r0, #0
    246a:	d132      	bne.n	24d2 <height_setting+0x232>
		puts("error occurred");
	}
	delay_us(20);
    246c:	2014      	movs	r0, #20
    246e:	4b1d      	ldr	r3, [pc, #116]	; (24e4 <height_setting+0x244>)
    2470:	4798      	blx	r3
}
    2472:	b00c      	add	sp, #48	; 0x30
    2474:	bc04      	pop	{r2}
    2476:	4691      	mov	r9, r2
    2478:	bdf0      	pop	{r4, r5, r6, r7, pc}
				puts("error occurred");
    247a:	481f      	ldr	r0, [pc, #124]	; (24f8 <height_setting+0x258>)
    247c:	4b1f      	ldr	r3, [pc, #124]	; (24fc <height_setting+0x25c>)
    247e:	4798      	blx	r3
    2480:	e7da      	b.n	2438 <height_setting+0x198>
				puts("error occurred");
    2482:	481d      	ldr	r0, [pc, #116]	; (24f8 <height_setting+0x258>)
    2484:	4b1d      	ldr	r3, [pc, #116]	; (24fc <height_setting+0x25c>)
    2486:	4798      	blx	r3
    2488:	e7e1      	b.n	244e <height_setting+0x1ae>
			beep(EXIT);
    248a:	381a      	subs	r0, #26
    248c:	4b20      	ldr	r3, [pc, #128]	; (2510 <height_setting+0x270>)
    248e:	4798      	blx	r3
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x01)) {
    2490:	2201      	movs	r2, #1
    2492:	2100      	movs	r1, #0
    2494:	203e      	movs	r0, #62	; 0x3e
    2496:	4b12      	ldr	r3, [pc, #72]	; (24e0 <height_setting+0x240>)
    2498:	4798      	blx	r3
    249a:	2800      	cmp	r0, #0
    249c:	d111      	bne.n	24c2 <height_setting+0x222>
			delay_us(800);
    249e:	20c8      	movs	r0, #200	; 0xc8
    24a0:	0080      	lsls	r0, r0, #2
    24a2:	4b10      	ldr	r3, [pc, #64]	; (24e4 <height_setting+0x244>)
    24a4:	4798      	blx	r3
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00001110)) {
    24a6:	220e      	movs	r2, #14
    24a8:	2100      	movs	r1, #0
    24aa:	203e      	movs	r0, #62	; 0x3e
    24ac:	4b0c      	ldr	r3, [pc, #48]	; (24e0 <height_setting+0x240>)
    24ae:	4798      	blx	r3
    24b0:	2800      	cmp	r0, #0
    24b2:	d10a      	bne.n	24ca <height_setting+0x22a>
			delay_us(20);
    24b4:	2014      	movs	r0, #20
    24b6:	4b0b      	ldr	r3, [pc, #44]	; (24e4 <height_setting+0x244>)
    24b8:	4798      	blx	r3
			timer_stop(&TIMER_0);
    24ba:	4816      	ldr	r0, [pc, #88]	; (2514 <height_setting+0x274>)
    24bc:	4b16      	ldr	r3, [pc, #88]	; (2518 <height_setting+0x278>)
    24be:	4798      	blx	r3
    24c0:	e7c8      	b.n	2454 <height_setting+0x1b4>
				puts("error occurred");
    24c2:	480d      	ldr	r0, [pc, #52]	; (24f8 <height_setting+0x258>)
    24c4:	4b0d      	ldr	r3, [pc, #52]	; (24fc <height_setting+0x25c>)
    24c6:	4798      	blx	r3
    24c8:	e7e9      	b.n	249e <height_setting+0x1fe>
				puts("error occurred");
    24ca:	480b      	ldr	r0, [pc, #44]	; (24f8 <height_setting+0x258>)
    24cc:	4b0b      	ldr	r3, [pc, #44]	; (24fc <height_setting+0x25c>)
    24ce:	4798      	blx	r3
    24d0:	e7f0      	b.n	24b4 <height_setting+0x214>
		puts("error occurred");
    24d2:	4809      	ldr	r0, [pc, #36]	; (24f8 <height_setting+0x258>)
    24d4:	4b09      	ldr	r3, [pc, #36]	; (24fc <height_setting+0x25c>)
    24d6:	4798      	blx	r3
    24d8:	e7c8      	b.n	246c <height_setting+0x1cc>
    24da:	46c0      	nop			; (mov r8, r8)
    24dc:	00001e95 	.word	0x00001e95
    24e0:	00001d9d 	.word	0x00001d9d
    24e4:	00000595 	.word	0x00000595
    24e8:	00004c8c 	.word	0x00004c8c
    24ec:	00003c59 	.word	0x00003c59
    24f0:	00001df1 	.word	0x00001df1
    24f4:	200000e8 	.word	0x200000e8
    24f8:	00004cd4 	.word	0x00004cd4
    24fc:	00003a11 	.word	0x00003a11
    2500:	0046464f 	.word	0x0046464f
    2504:	20000040 	.word	0x20000040
    2508:	00204e4f 	.word	0x00204e4f
    250c:	00003a25 	.word	0x00003a25
    2510:	00001cc9 	.word	0x00001cc9
    2514:	20000174 	.word	0x20000174
    2518:	00000ae1 	.word	0x00000ae1

0000251c <mirror_input>:
	}
	delay_us(20);
}

void mirror_input()
{
    251c:	b570      	push	{r4, r5, r6, lr}
	// Display ON: 0b00001/D/C/B
	// D=1(Display), C=1(Cursor), B=0(Blink)
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00001110)) {
    251e:	220e      	movs	r2, #14
    2520:	2100      	movs	r1, #0
    2522:	203e      	movs	r0, #62	; 0x3e
    2524:	4b6b      	ldr	r3, [pc, #428]	; (26d4 <mirror_input+0x1b8>)
    2526:	4798      	blx	r3
    2528:	2800      	cmp	r0, #0
    252a:	d106      	bne.n	253a <mirror_input+0x1e>
		puts("error occurred");
	}
	delay_us(20);
    252c:	2014      	movs	r0, #20
    252e:	4b6a      	ldr	r3, [pc, #424]	; (26d8 <mirror_input+0x1bc>)
    2530:	4798      	blx	r3
	cursor_init();
    2532:	4b6a      	ldr	r3, [pc, #424]	; (26dc <mirror_input+0x1c0>)
    2534:	4798      	blx	r3
	
	int cursor_pos = 0;
    2536:	2500      	movs	r5, #0
    2538:	e095      	b.n	2666 <mirror_input+0x14a>
		puts("error occurred");
    253a:	4869      	ldr	r0, [pc, #420]	; (26e0 <mirror_input+0x1c4>)
    253c:	4b69      	ldr	r3, [pc, #420]	; (26e4 <mirror_input+0x1c8>)
    253e:	4798      	blx	r3
    2540:	e7f4      	b.n	252c <mirror_input+0x10>
	return double_height;
    2542:	4b69      	ldr	r3, [pc, #420]	; (26e8 <mirror_input+0x1cc>)
	int loopflg = 1;
	while (loopflg) {
		if (cursor_pos == MAX_OF_LINE) {
			// Set DDRAM Address: 0b1/AC6/AC5/AC4/AC3/AC2/AC1/AC0
			// 2nd line is from 40H to 67H
			int dir = getHeight() ? 0x80 : 0xC0;
    2544:	681b      	ldr	r3, [r3, #0]
    2546:	2280      	movs	r2, #128	; 0x80
    2548:	2b00      	cmp	r3, #0
    254a:	d100      	bne.n	254e <mirror_input+0x32>
    254c:	3240      	adds	r2, #64	; 0x40
			if (i2c_write_single(LCD_ADDR, INSTRUCT, dir)) {
    254e:	b2d2      	uxtb	r2, r2
    2550:	2100      	movs	r1, #0
    2552:	203e      	movs	r0, #62	; 0x3e
    2554:	4b5f      	ldr	r3, [pc, #380]	; (26d4 <mirror_input+0x1b8>)
    2556:	4798      	blx	r3
    2558:	2800      	cmp	r0, #0
    255a:	d109      	bne.n	2570 <mirror_input+0x54>
				puts("error occurred");
			}
			delay_us(20);
    255c:	2014      	movs	r0, #20
    255e:	4b5e      	ldr	r3, [pc, #376]	; (26d8 <mirror_input+0x1bc>)
    2560:	4798      	blx	r3
	return double_height;
    2562:	4b61      	ldr	r3, [pc, #388]	; (26e8 <mirror_input+0x1cc>)
			
			if (getHeight()) {
    2564:	681a      	ldr	r2, [r3, #0]
				cursor_pos = 0;
    2566:	4253      	negs	r3, r2
    2568:	4153      	adcs	r3, r2
    256a:	425b      	negs	r3, r3
    256c:	401d      	ands	r5, r3
    256e:	e07f      	b.n	2670 <mirror_input+0x154>
				puts("error occurred");
    2570:	485b      	ldr	r0, [pc, #364]	; (26e0 <mirror_input+0x1c4>)
    2572:	4b5c      	ldr	r3, [pc, #368]	; (26e4 <mirror_input+0x1c8>)
    2574:	4798      	blx	r3
    2576:	e7f1      	b.n	255c <mirror_input+0x40>
			}
		}
		if (cursor_pos == MAX_OF_LINE*2) {
			// 1st line is from 00H to 27H
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x80)) {
    2578:	2280      	movs	r2, #128	; 0x80
    257a:	2100      	movs	r1, #0
    257c:	203e      	movs	r0, #62	; 0x3e
    257e:	4b55      	ldr	r3, [pc, #340]	; (26d4 <mirror_input+0x1b8>)
    2580:	4798      	blx	r3
				puts("error occurred");
			}
			cursor_pos = 0;
    2582:	2500      	movs	r5, #0
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x80)) {
    2584:	2800      	cmp	r0, #0
    2586:	d073      	beq.n	2670 <mirror_input+0x154>
				puts("error occurred");
    2588:	4855      	ldr	r0, [pc, #340]	; (26e0 <mirror_input+0x1c4>)
    258a:	4b56      	ldr	r3, [pc, #344]	; (26e4 <mirror_input+0x1c8>)
    258c:	4798      	blx	r3
    258e:	e06f      	b.n	2670 <mirror_input+0x154>
		}
		
		char input = getchar();
    2590:	6841      	ldr	r1, [r0, #4]
    2592:	4b56      	ldr	r3, [pc, #344]	; (26ec <mirror_input+0x1d0>)
    2594:	4798      	blx	r3
    2596:	b2c4      	uxtb	r4, r0
    2598:	e077      	b.n	268a <mirror_input+0x16e>
		beep(CONF);
		
		if (input == '\b') {
			if (cursor_pos == 0) {
    259a:	2d00      	cmp	r5, #0
    259c:	d11a      	bne.n	25d4 <mirror_input+0xb8>
	return double_height;
    259e:	4b52      	ldr	r3, [pc, #328]	; (26e8 <mirror_input+0x1cc>)
				// Move to 2nd line end
				int dir = getHeight() ? 0x8F : 0xCF;
    25a0:	681b      	ldr	r3, [r3, #0]
    25a2:	228f      	movs	r2, #143	; 0x8f
    25a4:	2b00      	cmp	r3, #0
    25a6:	d100      	bne.n	25aa <mirror_input+0x8e>
    25a8:	3240      	adds	r2, #64	; 0x40
				if (i2c_write_single(LCD_ADDR, INSTRUCT, dir)) {
    25aa:	b2d2      	uxtb	r2, r2
    25ac:	2100      	movs	r1, #0
    25ae:	203e      	movs	r0, #62	; 0x3e
    25b0:	4b48      	ldr	r3, [pc, #288]	; (26d4 <mirror_input+0x1b8>)
    25b2:	4798      	blx	r3
    25b4:	2800      	cmp	r0, #0
    25b6:	d109      	bne.n	25cc <mirror_input+0xb0>
					puts("error occurred");
				}
				delay_us(20);
    25b8:	2014      	movs	r0, #20
    25ba:	4b47      	ldr	r3, [pc, #284]	; (26d8 <mirror_input+0x1bc>)
    25bc:	4798      	blx	r3
	return double_height;
    25be:	4b4a      	ldr	r3, [pc, #296]	; (26e8 <mirror_input+0x1cc>)
				cursor_pos = getHeight() ? MAX_OF_LINE - 1 : MAX_OF_LINE*2 - 1;
    25c0:	681b      	ldr	r3, [r3, #0]
    25c2:	250f      	movs	r5, #15
    25c4:	2b00      	cmp	r3, #0
    25c6:	d112      	bne.n	25ee <mirror_input+0xd2>
    25c8:	3510      	adds	r5, #16
    25ca:	e010      	b.n	25ee <mirror_input+0xd2>
					puts("error occurred");
    25cc:	4844      	ldr	r0, [pc, #272]	; (26e0 <mirror_input+0x1c4>)
    25ce:	4b45      	ldr	r3, [pc, #276]	; (26e4 <mirror_input+0x1c8>)
    25d0:	4798      	blx	r3
    25d2:	e7f1      	b.n	25b8 <mirror_input+0x9c>
			} else if (cursor_pos == 16) {
    25d4:	2d10      	cmp	r5, #16
    25d6:	d01f      	beq.n	2618 <mirror_input+0xfc>
				}
				delay_us(20);
				cursor_pos = MAX_OF_LINE - 1;
			} else {
				// Shift cursor to the left
				if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00010000)) {
    25d8:	2210      	movs	r2, #16
    25da:	2100      	movs	r1, #0
    25dc:	203e      	movs	r0, #62	; 0x3e
    25de:	4b3d      	ldr	r3, [pc, #244]	; (26d4 <mirror_input+0x1b8>)
    25e0:	4798      	blx	r3
    25e2:	2800      	cmp	r0, #0
    25e4:	d128      	bne.n	2638 <mirror_input+0x11c>
					puts("error occurred");
				}
				delay_us(20);
    25e6:	2014      	movs	r0, #20
    25e8:	4b3b      	ldr	r3, [pc, #236]	; (26d8 <mirror_input+0x1bc>)
    25ea:	4798      	blx	r3
				cursor_pos--;
    25ec:	3d01      	subs	r5, #1
	if (i2c_write_single(LCD_ADDR, DATAWRITE, 0x20)) {
    25ee:	2220      	movs	r2, #32
    25f0:	2140      	movs	r1, #64	; 0x40
    25f2:	203e      	movs	r0, #62	; 0x3e
    25f4:	4b37      	ldr	r3, [pc, #220]	; (26d4 <mirror_input+0x1b8>)
    25f6:	4798      	blx	r3
    25f8:	2800      	cmp	r0, #0
    25fa:	d121      	bne.n	2640 <mirror_input+0x124>
	delay_us(20);
    25fc:	2014      	movs	r0, #20
    25fe:	4b36      	ldr	r3, [pc, #216]	; (26d8 <mirror_input+0x1bc>)
    2600:	4798      	blx	r3
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00010000)) {
    2602:	2210      	movs	r2, #16
    2604:	2100      	movs	r1, #0
    2606:	203e      	movs	r0, #62	; 0x3e
    2608:	4b32      	ldr	r3, [pc, #200]	; (26d4 <mirror_input+0x1b8>)
    260a:	4798      	blx	r3
    260c:	2800      	cmp	r0, #0
    260e:	d11b      	bne.n	2648 <mirror_input+0x12c>
	delay_us(20);
    2610:	2014      	movs	r0, #20
    2612:	4b31      	ldr	r3, [pc, #196]	; (26d8 <mirror_input+0x1bc>)
    2614:	4798      	blx	r3
    2616:	e026      	b.n	2666 <mirror_input+0x14a>
				if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x8F)) {
    2618:	228f      	movs	r2, #143	; 0x8f
    261a:	2100      	movs	r1, #0
    261c:	203e      	movs	r0, #62	; 0x3e
    261e:	4b2d      	ldr	r3, [pc, #180]	; (26d4 <mirror_input+0x1b8>)
    2620:	4798      	blx	r3
    2622:	2800      	cmp	r0, #0
    2624:	d104      	bne.n	2630 <mirror_input+0x114>
				delay_us(20);
    2626:	2014      	movs	r0, #20
    2628:	4b2b      	ldr	r3, [pc, #172]	; (26d8 <mirror_input+0x1bc>)
    262a:	4798      	blx	r3
				cursor_pos = MAX_OF_LINE - 1;
    262c:	250f      	movs	r5, #15
    262e:	e7de      	b.n	25ee <mirror_input+0xd2>
					puts("error occurred");
    2630:	482b      	ldr	r0, [pc, #172]	; (26e0 <mirror_input+0x1c4>)
    2632:	4b2c      	ldr	r3, [pc, #176]	; (26e4 <mirror_input+0x1c8>)
    2634:	4798      	blx	r3
    2636:	e7f6      	b.n	2626 <mirror_input+0x10a>
					puts("error occurred");
    2638:	4829      	ldr	r0, [pc, #164]	; (26e0 <mirror_input+0x1c4>)
    263a:	4b2a      	ldr	r3, [pc, #168]	; (26e4 <mirror_input+0x1c8>)
    263c:	4798      	blx	r3
    263e:	e7d2      	b.n	25e6 <mirror_input+0xca>
		puts("error occurred");
    2640:	4827      	ldr	r0, [pc, #156]	; (26e0 <mirror_input+0x1c4>)
    2642:	4b28      	ldr	r3, [pc, #160]	; (26e4 <mirror_input+0x1c8>)
    2644:	4798      	blx	r3
    2646:	e7d9      	b.n	25fc <mirror_input+0xe0>
		puts("error occurred");
    2648:	4825      	ldr	r0, [pc, #148]	; (26e0 <mirror_input+0x1c4>)
    264a:	4b26      	ldr	r3, [pc, #152]	; (26e4 <mirror_input+0x1c8>)
    264c:	4798      	blx	r3
    264e:	e7df      	b.n	2610 <mirror_input+0xf4>
			}
			delete_char();
		// Limit display characters from stdin
		} else if ('!' < input && input < '}' || input == 0x20) {
			if (i2c_write_single(LCD_ADDR, DATAWRITE, (uint8_t)input)) {
    2650:	0022      	movs	r2, r4
    2652:	2140      	movs	r1, #64	; 0x40
    2654:	203e      	movs	r0, #62	; 0x3e
    2656:	4b1f      	ldr	r3, [pc, #124]	; (26d4 <mirror_input+0x1b8>)
    2658:	4798      	blx	r3
    265a:	2800      	cmp	r0, #0
    265c:	d131      	bne.n	26c2 <mirror_input+0x1a6>
				puts("error");
			}
			delay_us(20);
    265e:	2014      	movs	r0, #20
    2660:	4b1d      	ldr	r3, [pc, #116]	; (26d8 <mirror_input+0x1bc>)
    2662:	4798      	blx	r3
			cursor_pos++;
    2664:	3501      	adds	r5, #1
		if (cursor_pos == MAX_OF_LINE) {
    2666:	2d10      	cmp	r5, #16
    2668:	d100      	bne.n	266c <mirror_input+0x150>
    266a:	e76a      	b.n	2542 <mirror_input+0x26>
		if (cursor_pos == MAX_OF_LINE*2) {
    266c:	2d20      	cmp	r5, #32
    266e:	d083      	beq.n	2578 <mirror_input+0x5c>
		char input = getchar();
    2670:	4b1f      	ldr	r3, [pc, #124]	; (26f0 <mirror_input+0x1d4>)
    2672:	6818      	ldr	r0, [r3, #0]
    2674:	6842      	ldr	r2, [r0, #4]
    2676:	6853      	ldr	r3, [r2, #4]
    2678:	3b01      	subs	r3, #1
    267a:	6053      	str	r3, [r2, #4]
    267c:	2b00      	cmp	r3, #0
    267e:	db87      	blt.n	2590 <mirror_input+0x74>
    2680:	6842      	ldr	r2, [r0, #4]
    2682:	6813      	ldr	r3, [r2, #0]
    2684:	1c59      	adds	r1, r3, #1
    2686:	6011      	str	r1, [r2, #0]
    2688:	781c      	ldrb	r4, [r3, #0]
		beep(CONF);
    268a:	2000      	movs	r0, #0
    268c:	4b19      	ldr	r3, [pc, #100]	; (26f4 <mirror_input+0x1d8>)
    268e:	4798      	blx	r3
		if (input == '\b') {
    2690:	2c08      	cmp	r4, #8
    2692:	d082      	beq.n	259a <mirror_input+0x7e>
		} else if ('!' < input && input < '}' || input == 0x20) {
    2694:	0023      	movs	r3, r4
    2696:	3b22      	subs	r3, #34	; 0x22
    2698:	2b5a      	cmp	r3, #90	; 0x5a
    269a:	d9d9      	bls.n	2650 <mirror_input+0x134>
    269c:	2c20      	cmp	r4, #32
    269e:	d0d7      	beq.n	2650 <mirror_input+0x134>
		// Exit by ESC
		} else if (input == 0x1B) {
    26a0:	2c1b      	cmp	r4, #27
    26a2:	d1e0      	bne.n	2666 <mirror_input+0x14a>
			beep(EXIT);
    26a4:	2001      	movs	r0, #1
    26a6:	4b13      	ldr	r3, [pc, #76]	; (26f4 <mirror_input+0x1d8>)
    26a8:	4798      	blx	r3
			// Clear Display: 0b00000001
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x01)) {
    26aa:	2201      	movs	r2, #1
    26ac:	2100      	movs	r1, #0
    26ae:	203e      	movs	r0, #62	; 0x3e
    26b0:	4b08      	ldr	r3, [pc, #32]	; (26d4 <mirror_input+0x1b8>)
    26b2:	4798      	blx	r3
    26b4:	2800      	cmp	r0, #0
    26b6:	d108      	bne.n	26ca <mirror_input+0x1ae>
				puts("error occurred");
			}
			delay_us(800);
    26b8:	20c8      	movs	r0, #200	; 0xc8
    26ba:	0080      	lsls	r0, r0, #2
    26bc:	4b06      	ldr	r3, [pc, #24]	; (26d8 <mirror_input+0x1bc>)
    26be:	4798      	blx	r3
			loopflg = 0;
		}
	}
}
    26c0:	bd70      	pop	{r4, r5, r6, pc}
				puts("error");
    26c2:	480d      	ldr	r0, [pc, #52]	; (26f8 <mirror_input+0x1dc>)
    26c4:	4b07      	ldr	r3, [pc, #28]	; (26e4 <mirror_input+0x1c8>)
    26c6:	4798      	blx	r3
    26c8:	e7c9      	b.n	265e <mirror_input+0x142>
				puts("error occurred");
    26ca:	4805      	ldr	r0, [pc, #20]	; (26e0 <mirror_input+0x1c4>)
    26cc:	4b05      	ldr	r3, [pc, #20]	; (26e4 <mirror_input+0x1c8>)
    26ce:	4798      	blx	r3
    26d0:	e7f2      	b.n	26b8 <mirror_input+0x19c>
    26d2:	46c0      	nop			; (mov r8, r8)
    26d4:	00001d9d 	.word	0x00001d9d
    26d8:	00000595 	.word	0x00000595
    26dc:	00001e95 	.word	0x00001e95
    26e0:	00004cd4 	.word	0x00004cd4
    26e4:	00003a11 	.word	0x00003a11
    26e8:	200000e8 	.word	0x200000e8
    26ec:	00003a25 	.word	0x00003a25
    26f0:	20000040 	.word	0x20000040
    26f4:	00001cc9 	.word	0x00001cc9
    26f8:	00004ce8 	.word	0x00004ce8

000026fc <interrupt_PB06_cb>:
	
	timer_add_task(&TIMER_0, &TIMER_0_task1);
}

static void interrupt_PB06_cb()
{
    26fc:	b510      	push	{r4, lr}
	if (is_first) {
    26fe:	4b10      	ldr	r3, [pc, #64]	; (2740 <interrupt_PB06_cb+0x44>)
    2700:	781b      	ldrb	r3, [r3, #0]
    2702:	2b00      	cmp	r3, #0
    2704:	d118      	bne.n	2738 <interrupt_PB06_cb+0x3c>
	return ((Tc *)hw)->COUNT32.COUNT.reg;
    2706:	4b0f      	ldr	r3, [pc, #60]	; (2744 <interrupt_PB06_cb+0x48>)
    2708:	691c      	ldr	r4, [r3, #16]
		pwm_enable(&PWM_0);
	} else {
		uint32_t usec = hri_tccount32_read_COUNT_reg(TC6);
		pwm_disable(&PWM_0);
    270a:	480f      	ldr	r0, [pc, #60]	; (2748 <interrupt_PB06_cb+0x4c>)
    270c:	4b0f      	ldr	r3, [pc, #60]	; (274c <interrupt_PB06_cb+0x50>)
    270e:	4798      	blx	r3
		int dist = (int)usec * (340.0 / 1000.0) / 2;
    2710:	0020      	movs	r0, r4
    2712:	4b0f      	ldr	r3, [pc, #60]	; (2750 <interrupt_PB06_cb+0x54>)
    2714:	4798      	blx	r3
    2716:	4c0f      	ldr	r4, [pc, #60]	; (2754 <interrupt_PB06_cb+0x58>)
    2718:	4a0f      	ldr	r2, [pc, #60]	; (2758 <interrupt_PB06_cb+0x5c>)
    271a:	4b10      	ldr	r3, [pc, #64]	; (275c <interrupt_PB06_cb+0x60>)
    271c:	47a0      	blx	r4
    271e:	2200      	movs	r2, #0
    2720:	4b0f      	ldr	r3, [pc, #60]	; (2760 <interrupt_PB06_cb+0x64>)
    2722:	47a0      	blx	r4
    2724:	4b0f      	ldr	r3, [pc, #60]	; (2764 <interrupt_PB06_cb+0x68>)
    2726:	4798      	blx	r3
    2728:	4b0f      	ldr	r3, [pc, #60]	; (2768 <interrupt_PB06_cb+0x6c>)
    272a:	6018      	str	r0, [r3, #0]
		distance = dist;
		// printf("distance: %d.%dcm\n", dist/10, dist%10);
	}
	is_first = !is_first;
    272c:	4a04      	ldr	r2, [pc, #16]	; (2740 <interrupt_PB06_cb+0x44>)
    272e:	7813      	ldrb	r3, [r2, #0]
    2730:	2101      	movs	r1, #1
    2732:	404b      	eors	r3, r1
    2734:	7013      	strb	r3, [r2, #0]
}
    2736:	bd10      	pop	{r4, pc}
		pwm_enable(&PWM_0);
    2738:	4803      	ldr	r0, [pc, #12]	; (2748 <interrupt_PB06_cb+0x4c>)
    273a:	4b0c      	ldr	r3, [pc, #48]	; (276c <interrupt_PB06_cb+0x70>)
    273c:	4798      	blx	r3
    273e:	e7f5      	b.n	272c <interrupt_PB06_cb+0x30>
    2740:	2000003c 	.word	0x2000003c
    2744:	42003800 	.word	0x42003800
    2748:	20000110 	.word	0x20000110
    274c:	000008f9 	.word	0x000008f9
    2750:	00003681 	.word	0x00003681
    2754:	00003119 	.word	0x00003119
    2758:	5c28f5c3 	.word	0x5c28f5c3
    275c:	3fd5c28f 	.word	0x3fd5c28f
    2760:	3fe00000 	.word	0x3fe00000
    2764:	00003619 	.word	0x00003619
    2768:	200000ec 	.word	0x200000ec
    276c:	000008bd 	.word	0x000008bd

00002770 <sonner_timer_cb>:
{
    2770:	b570      	push	{r4, r5, r6, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2772:	24c0      	movs	r4, #192	; 0xc0
    2774:	05e4      	lsls	r4, r4, #23
    2776:	2580      	movs	r5, #128	; 0x80
    2778:	2398      	movs	r3, #152	; 0x98
    277a:	50e5      	str	r5, [r4, r3]
	delay_us(10);
    277c:	200a      	movs	r0, #10
    277e:	4b02      	ldr	r3, [pc, #8]	; (2788 <sonner_timer_cb+0x18>)
    2780:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2782:	2394      	movs	r3, #148	; 0x94
    2784:	50e5      	str	r5, [r4, r3]
}
    2786:	bd70      	pop	{r4, r5, r6, pc}
    2788:	00000595 	.word	0x00000595

0000278c <getDistance>:
	return distance;
    278c:	4b01      	ldr	r3, [pc, #4]	; (2794 <getDistance+0x8>)
    278e:	6818      	ldr	r0, [r3, #0]
}
    2790:	4770      	bx	lr
    2792:	46c0      	nop			; (mov r8, r8)
    2794:	200000ec 	.word	0x200000ec

00002798 <sonner_init>:
	gpio_set_pin_direction(PIN_PB07, GPIO_DIRECTION_OUT);
	gpio_set_pin_function(PIN_PB07, GPIO_PIN_FUNCTION_OFF);
}

void sonner_init()
{
    2798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    279a:	22c0      	movs	r2, #192	; 0xc0
    279c:	05d2      	lsls	r2, r2, #23
    279e:	2094      	movs	r0, #148	; 0x94
    27a0:	2380      	movs	r3, #128	; 0x80
    27a2:	5013      	str	r3, [r2, r0]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    27a4:	2188      	movs	r1, #136	; 0x88
    27a6:	5053      	str	r3, [r2, r1]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    27a8:	4b1a      	ldr	r3, [pc, #104]	; (2814 <sonner_init+0x7c>)
    27aa:	3120      	adds	r1, #32
    27ac:	4c1a      	ldr	r4, [pc, #104]	; (2818 <sonner_init+0x80>)
    27ae:	505c      	str	r4, [r3, r1]
    27b0:	24c0      	movs	r4, #192	; 0xc0
    27b2:	0624      	lsls	r4, r4, #24
    27b4:	505c      	str	r4, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    27b6:	25c7      	movs	r5, #199	; 0xc7
    27b8:	5d59      	ldrb	r1, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN;
    27ba:	2401      	movs	r4, #1
    27bc:	43a1      	bics	r1, r4
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    27be:	5559      	strb	r1, [r3, r5]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    27c0:	3d87      	subs	r5, #135	; 0x87
    27c2:	2184      	movs	r1, #132	; 0x84
    27c4:	5055      	str	r5, [r2, r1]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    27c6:	26c6      	movs	r6, #198	; 0xc6
    27c8:	5d99      	ldrb	r1, [r3, r6]
    27ca:	2704      	movs	r7, #4
    27cc:	4339      	orrs	r1, r7
    27ce:	5599      	strb	r1, [r3, r6]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    27d0:	5015      	str	r5, [r2, r0]
	ext_irq_disable(PIN_PB06);
    27d2:	386e      	subs	r0, #110	; 0x6e
    27d4:	4b11      	ldr	r3, [pc, #68]	; (281c <sonner_init+0x84>)
    27d6:	4798      	blx	r3
	ext_irq_register(PIN_PB06, interrupt_PB06_cb);
    27d8:	4911      	ldr	r1, [pc, #68]	; (2820 <sonner_init+0x88>)
    27da:	2026      	movs	r0, #38	; 0x26
    27dc:	4b11      	ldr	r3, [pc, #68]	; (2824 <sonner_init+0x8c>)
    27de:	4798      	blx	r3
}

static inline void hri_eic_clear_CONFIG_reg(const void *const hw, uint8_t index, hri_eic_config_reg_t mask)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CONFIG[index].reg &= ~mask;
    27e0:	4b11      	ldr	r3, [pc, #68]	; (2828 <sonner_init+0x90>)
    27e2:	699a      	ldr	r2, [r3, #24]
    27e4:	4911      	ldr	r1, [pc, #68]	; (282c <sonner_init+0x94>)
    27e6:	400a      	ands	r2, r1
    27e8:	619a      	str	r2, [r3, #24]
	((Eic *)hw)->CONFIG[index].reg |= mask;
    27ea:	6999      	ldr	r1, [r3, #24]
    27ec:	22c0      	movs	r2, #192	; 0xc0
    27ee:	0492      	lsls	r2, r2, #18
    27f0:	430a      	orrs	r2, r1
    27f2:	619a      	str	r2, [r3, #24]
	ext_irq_enable(PIN_PB06);
    27f4:	2026      	movs	r0, #38	; 0x26
    27f6:	4b0e      	ldr	r3, [pc, #56]	; (2830 <sonner_init+0x98>)
    27f8:	4798      	blx	r3
	TIMER_0_task1.interval = 500;
    27fa:	490e      	ldr	r1, [pc, #56]	; (2834 <sonner_init+0x9c>)
    27fc:	23fa      	movs	r3, #250	; 0xfa
    27fe:	005b      	lsls	r3, r3, #1
    2800:	60cb      	str	r3, [r1, #12]
	TIMER_0_task1.cb       = sonner_timer_cb;
    2802:	4b0d      	ldr	r3, [pc, #52]	; (2838 <sonner_init+0xa0>)
    2804:	610b      	str	r3, [r1, #16]
	TIMER_0_task1.mode     = TIMER_TASK_REPEAT;
    2806:	750c      	strb	r4, [r1, #20]
	timer_add_task(&TIMER_0, &TIMER_0_task1);
    2808:	3104      	adds	r1, #4
    280a:	480c      	ldr	r0, [pc, #48]	; (283c <sonner_init+0xa4>)
    280c:	4b0c      	ldr	r3, [pc, #48]	; (2840 <sonner_init+0xa8>)
    280e:	4798      	blx	r3
	trig_pin_init();
	interrupt_PB06_init();
	sonner_timer_init();
}
    2810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2812:	46c0      	nop			; (mov r8, r8)
    2814:	41004400 	.word	0x41004400
    2818:	40000080 	.word	0x40000080
    281c:	00000719 	.word	0x00000719
    2820:	000026fd 	.word	0x000026fd
    2824:	00000651 	.word	0x00000651
    2828:	40001800 	.word	0x40001800
    282c:	f8ffffff 	.word	0xf8ffffff
    2830:	00000709 	.word	0x00000709
    2834:	200000ec 	.word	0x200000ec
    2838:	00002771 	.word	0x00002771
    283c:	20000174 	.word	0x20000174
    2840:	00000b1d 	.word	0x00000b1d

00002844 <sonner>:
#include "lib/lcd_lib.h"
#include "lib/sonner.h"
#include "lib/beep.h"

void sonner()
{
    2844:	b5f0      	push	{r4, r5, r6, r7, lr}
    2846:	46d6      	mov	lr, sl
    2848:	464f      	mov	r7, r9
    284a:	b580      	push	{r7, lr}
    284c:	b08d      	sub	sp, #52	; 0x34
	cursor_init();
    284e:	4b92      	ldr	r3, [pc, #584]	; (2a98 <sonner+0x254>)
    2850:	4798      	blx	r3
	sonner_init();
    2852:	4b92      	ldr	r3, [pc, #584]	; (2a9c <sonner+0x258>)
    2854:	4798      	blx	r3
	timer_start(&TIMER_0);
    2856:	4892      	ldr	r0, [pc, #584]	; (2aa0 <sonner+0x25c>)
    2858:	4b92      	ldr	r3, [pc, #584]	; (2aa4 <sonner+0x260>)
    285a:	4798      	blx	r3
	delay_ms(500);
    285c:	20fa      	movs	r0, #250	; 0xfa
    285e:	0040      	lsls	r0, r0, #1
    2860:	4b91      	ldr	r3, [pc, #580]	; (2aa8 <sonner+0x264>)
    2862:	4798      	blx	r3
	
	// Display ON: 0b00001/D/C/B
	// D=1(Display), C=0(Cursor), B=0(Blink)
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00001100)) {
    2864:	220c      	movs	r2, #12
    2866:	2100      	movs	r1, #0
    2868:	203e      	movs	r0, #62	; 0x3e
    286a:	4b90      	ldr	r3, [pc, #576]	; (2aac <sonner+0x268>)
    286c:	4798      	blx	r3
    286e:	2800      	cmp	r0, #0
    2870:	d176      	bne.n	2960 <sonner+0x11c>
		puts("error occurred");
	}
	delay_us(20);
    2872:	2014      	movs	r0, #20
    2874:	4b8e      	ldr	r3, [pc, #568]	; (2ab0 <sonner+0x26c>)
    2876:	4798      	blx	r3

	// Setting interface
	char caption[16] = "dist. ";
    2878:	ac08      	add	r4, sp, #32
    287a:	4b8e      	ldr	r3, [pc, #568]	; (2ab4 <sonner+0x270>)
    287c:	681a      	ldr	r2, [r3, #0]
    287e:	9208      	str	r2, [sp, #32]
    2880:	889a      	ldrh	r2, [r3, #4]
    2882:	80a2      	strh	r2, [r4, #4]
    2884:	799b      	ldrb	r3, [r3, #6]
    2886:	71a3      	strb	r3, [r4, #6]
    2888:	2209      	movs	r2, #9
    288a:	2100      	movs	r1, #0
    288c:	2027      	movs	r0, #39	; 0x27
    288e:	4468      	add	r0, sp
    2890:	4b89      	ldr	r3, [pc, #548]	; (2ab8 <sonner+0x274>)
    2892:	4798      	blx	r3
	if (i2c_write_multi(LCD_ADDR, DATAWRITE, (uint8_t *)caption, strlen(caption))) {
    2894:	0020      	movs	r0, r4
    2896:	4b89      	ldr	r3, [pc, #548]	; (2abc <sonner+0x278>)
    2898:	4798      	blx	r3
    289a:	b2c3      	uxtb	r3, r0
    289c:	0022      	movs	r2, r4
    289e:	2140      	movs	r1, #64	; 0x40
    28a0:	203e      	movs	r0, #62	; 0x3e
    28a2:	4c87      	ldr	r4, [pc, #540]	; (2ac0 <sonner+0x27c>)
    28a4:	47a0      	blx	r4
    28a6:	2800      	cmp	r0, #0
    28a8:	d15e      	bne.n	2968 <sonner+0x124>
		puts("error occurred");
	}
	delay_us(20);
    28aa:	2014      	movs	r0, #20
    28ac:	4b80      	ldr	r3, [pc, #512]	; (2ab0 <sonner+0x26c>)
    28ae:	4798      	blx	r3
	// Move to 2nd line head
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0xC0)) {
    28b0:	22c0      	movs	r2, #192	; 0xc0
    28b2:	2100      	movs	r1, #0
    28b4:	203e      	movs	r0, #62	; 0x3e
    28b6:	4b7d      	ldr	r3, [pc, #500]	; (2aac <sonner+0x268>)
    28b8:	4798      	blx	r3
    28ba:	2800      	cmp	r0, #0
    28bc:	d158      	bne.n	2970 <sonner+0x12c>
		puts("error occurred");
	}
	delay_us(20);
    28be:	2014      	movs	r0, #20
    28c0:	4b7b      	ldr	r3, [pc, #492]	; (2ab0 <sonner+0x26c>)
    28c2:	4798      	blx	r3
	char howto[16] = "Enter to update";
    28c4:	ac04      	add	r4, sp, #16
    28c6:	4b7f      	ldr	r3, [pc, #508]	; (2ac4 <sonner+0x280>)
    28c8:	0022      	movs	r2, r4
    28ca:	cb23      	ldmia	r3!, {r0, r1, r5}
    28cc:	c223      	stmia	r2!, {r0, r1, r5}
    28ce:	681b      	ldr	r3, [r3, #0]
    28d0:	6013      	str	r3, [r2, #0]
	if (i2c_write_multi(LCD_ADDR, DATAWRITE, (uint8_t *)howto, strlen(howto))) {
    28d2:	0020      	movs	r0, r4
    28d4:	4b79      	ldr	r3, [pc, #484]	; (2abc <sonner+0x278>)
    28d6:	4798      	blx	r3
    28d8:	b2c3      	uxtb	r3, r0
    28da:	0022      	movs	r2, r4
    28dc:	2140      	movs	r1, #64	; 0x40
    28de:	203e      	movs	r0, #62	; 0x3e
    28e0:	4c77      	ldr	r4, [pc, #476]	; (2ac0 <sonner+0x27c>)
    28e2:	47a0      	blx	r4
    28e4:	2800      	cmp	r0, #0
    28e6:	d147      	bne.n	2978 <sonner+0x134>
		puts("error occurred");
	}
	delay_us(20);
    28e8:	2014      	movs	r0, #20
    28ea:	4b71      	ldr	r3, [pc, #452]	; (2ab0 <sonner+0x26c>)
    28ec:	4798      	blx	r3
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x80 | strlen(caption))) {
    28ee:	a808      	add	r0, sp, #32
    28f0:	4b72      	ldr	r3, [pc, #456]	; (2abc <sonner+0x278>)
    28f2:	4798      	blx	r3
    28f4:	2280      	movs	r2, #128	; 0x80
    28f6:	4252      	negs	r2, r2
    28f8:	4302      	orrs	r2, r0
    28fa:	b2d2      	uxtb	r2, r2
    28fc:	2100      	movs	r1, #0
    28fe:	203e      	movs	r0, #62	; 0x3e
    2900:	4b6a      	ldr	r3, [pc, #424]	; (2aac <sonner+0x268>)
    2902:	4798      	blx	r3
    2904:	2800      	cmp	r0, #0
    2906:	d13b      	bne.n	2980 <sonner+0x13c>
		puts("error occurred");
	}
	delay_us(20);
    2908:	2014      	movs	r0, #20
    290a:	4b69      	ldr	r3, [pc, #420]	; (2ab0 <sonner+0x26c>)
    290c:	4798      	blx	r3
	
	char centi[10] = {'\0'};
    290e:	220a      	movs	r2, #10
    2910:	2100      	movs	r1, #0
    2912:	a801      	add	r0, sp, #4
    2914:	4b68      	ldr	r3, [pc, #416]	; (2ab8 <sonner+0x274>)
    2916:	4798      	blx	r3

	int loopflg = 1;
	while (loopflg) {
		// Display distance
		int dist = getDistance();
    2918:	4b6b      	ldr	r3, [pc, #428]	; (2ac8 <sonner+0x284>)
    291a:	4699      	mov	r9, r3
		sprintf(centi, "%3d.%dcm", dist/10, dist%10);
    291c:	4d6b      	ldr	r5, [pc, #428]	; (2acc <sonner+0x288>)
			puts("error occurred");
		}
		delay_us(20);
		// Fix cursor position
		for (int i=0; i<strlen(centi); i++) {
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x10)) {
    291e:	4c63      	ldr	r4, [pc, #396]	; (2aac <sonner+0x268>)
		int dist = getDistance();
    2920:	47c8      	blx	r9
    2922:	0006      	movs	r6, r0
		sprintf(centi, "%3d.%dcm", dist/10, dist%10);
    2924:	210a      	movs	r1, #10
    2926:	47a8      	blx	r5
    2928:	000f      	movs	r7, r1
    292a:	210a      	movs	r1, #10
    292c:	0030      	movs	r0, r6
    292e:	4b68      	ldr	r3, [pc, #416]	; (2ad0 <sonner+0x28c>)
    2930:	4798      	blx	r3
    2932:	0002      	movs	r2, r0
    2934:	003b      	movs	r3, r7
    2936:	4967      	ldr	r1, [pc, #412]	; (2ad4 <sonner+0x290>)
    2938:	a801      	add	r0, sp, #4
    293a:	4e67      	ldr	r6, [pc, #412]	; (2ad8 <sonner+0x294>)
    293c:	47b0      	blx	r6
		if (i2c_write_multi(LCD_ADDR, DATAWRITE, (uint8_t *)centi, strlen(centi))) {
    293e:	a801      	add	r0, sp, #4
    2940:	4b5e      	ldr	r3, [pc, #376]	; (2abc <sonner+0x278>)
    2942:	4798      	blx	r3
    2944:	b2c3      	uxtb	r3, r0
    2946:	aa01      	add	r2, sp, #4
    2948:	2140      	movs	r1, #64	; 0x40
    294a:	203e      	movs	r0, #62	; 0x3e
    294c:	4e5c      	ldr	r6, [pc, #368]	; (2ac0 <sonner+0x27c>)
    294e:	47b0      	blx	r6
    2950:	2800      	cmp	r0, #0
    2952:	d119      	bne.n	2988 <sonner+0x144>
		delay_us(20);
    2954:	2014      	movs	r0, #20
    2956:	4b56      	ldr	r3, [pc, #344]	; (2ab0 <sonner+0x26c>)
    2958:	4798      	blx	r3
		for (int i=0; i<strlen(centi); i++) {
    295a:	2600      	movs	r6, #0
    295c:	4f57      	ldr	r7, [pc, #348]	; (2abc <sonner+0x278>)
    295e:	e01b      	b.n	2998 <sonner+0x154>
		puts("error occurred");
    2960:	485e      	ldr	r0, [pc, #376]	; (2adc <sonner+0x298>)
    2962:	4b5f      	ldr	r3, [pc, #380]	; (2ae0 <sonner+0x29c>)
    2964:	4798      	blx	r3
    2966:	e784      	b.n	2872 <sonner+0x2e>
		puts("error occurred");
    2968:	485c      	ldr	r0, [pc, #368]	; (2adc <sonner+0x298>)
    296a:	4b5d      	ldr	r3, [pc, #372]	; (2ae0 <sonner+0x29c>)
    296c:	4798      	blx	r3
    296e:	e79c      	b.n	28aa <sonner+0x66>
		puts("error occurred");
    2970:	485a      	ldr	r0, [pc, #360]	; (2adc <sonner+0x298>)
    2972:	4b5b      	ldr	r3, [pc, #364]	; (2ae0 <sonner+0x29c>)
    2974:	4798      	blx	r3
    2976:	e7a2      	b.n	28be <sonner+0x7a>
		puts("error occurred");
    2978:	4858      	ldr	r0, [pc, #352]	; (2adc <sonner+0x298>)
    297a:	4b59      	ldr	r3, [pc, #356]	; (2ae0 <sonner+0x29c>)
    297c:	4798      	blx	r3
    297e:	e7b3      	b.n	28e8 <sonner+0xa4>
		puts("error occurred");
    2980:	4856      	ldr	r0, [pc, #344]	; (2adc <sonner+0x298>)
    2982:	4b57      	ldr	r3, [pc, #348]	; (2ae0 <sonner+0x29c>)
    2984:	4798      	blx	r3
    2986:	e7bf      	b.n	2908 <sonner+0xc4>
			puts("error occurred");
    2988:	4854      	ldr	r0, [pc, #336]	; (2adc <sonner+0x298>)
    298a:	4b55      	ldr	r3, [pc, #340]	; (2ae0 <sonner+0x29c>)
    298c:	4798      	blx	r3
    298e:	e7e1      	b.n	2954 <sonner+0x110>
				puts("error occurred");
			}
			delay_us(20);
    2990:	2014      	movs	r0, #20
    2992:	4b47      	ldr	r3, [pc, #284]	; (2ab0 <sonner+0x26c>)
    2994:	4798      	blx	r3
		for (int i=0; i<strlen(centi); i++) {
    2996:	3601      	adds	r6, #1
    2998:	a801      	add	r0, sp, #4
    299a:	47b8      	blx	r7
    299c:	42b0      	cmp	r0, r6
    299e:	d909      	bls.n	29b4 <sonner+0x170>
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x10)) {
    29a0:	2210      	movs	r2, #16
    29a2:	2100      	movs	r1, #0
    29a4:	203e      	movs	r0, #62	; 0x3e
    29a6:	47a0      	blx	r4
    29a8:	2800      	cmp	r0, #0
    29aa:	d0f1      	beq.n	2990 <sonner+0x14c>
				puts("error occurred");
    29ac:	484b      	ldr	r0, [pc, #300]	; (2adc <sonner+0x298>)
    29ae:	4b4c      	ldr	r3, [pc, #304]	; (2ae0 <sonner+0x29c>)
    29b0:	4798      	blx	r3
    29b2:	e7ed      	b.n	2990 <sonner+0x14c>
		}
		
		char input;
		while (1) {
			input = getchar();
    29b4:	4e4b      	ldr	r6, [pc, #300]	; (2ae4 <sonner+0x2a0>)
    29b6:	e007      	b.n	29c8 <sonner+0x184>
    29b8:	6841      	ldr	r1, [r0, #4]
    29ba:	4b4b      	ldr	r3, [pc, #300]	; (2ae8 <sonner+0x2a4>)
    29bc:	4798      	blx	r3
    29be:	b2c0      	uxtb	r0, r0
			if (input == '\n' || input == 0x1B) {
    29c0:	280a      	cmp	r0, #10
    29c2:	d00e      	beq.n	29e2 <sonner+0x19e>
    29c4:	281b      	cmp	r0, #27
    29c6:	d03e      	beq.n	2a46 <sonner+0x202>
			input = getchar();
    29c8:	6830      	ldr	r0, [r6, #0]
    29ca:	6842      	ldr	r2, [r0, #4]
    29cc:	6853      	ldr	r3, [r2, #4]
    29ce:	3b01      	subs	r3, #1
    29d0:	6053      	str	r3, [r2, #4]
    29d2:	2b00      	cmp	r3, #0
    29d4:	dbf0      	blt.n	29b8 <sonner+0x174>
    29d6:	6842      	ldr	r2, [r0, #4]
    29d8:	6813      	ldr	r3, [r2, #0]
    29da:	1c59      	adds	r1, r3, #1
    29dc:	6011      	str	r1, [r2, #0]
    29de:	7818      	ldrb	r0, [r3, #0]
    29e0:	e7ee      	b.n	29c0 <sonner+0x17c>
				break;
			}
		}
		
		if (input == '\n') {
			beep(CONF);
    29e2:	2000      	movs	r0, #0
    29e4:	4b41      	ldr	r3, [pc, #260]	; (2aec <sonner+0x2a8>)
    29e6:	4798      	blx	r3
			// Clear current distance
			for (int i=0; i<strlen(centi); i++) {
    29e8:	2600      	movs	r6, #0
    29ea:	4f34      	ldr	r7, [pc, #208]	; (2abc <sonner+0x278>)
				if (i2c_write_single(LCD_ADDR, DATAWRITE, 0x20)) {
    29ec:	4b2f      	ldr	r3, [pc, #188]	; (2aac <sonner+0x268>)
    29ee:	469a      	mov	sl, r3
			for (int i=0; i<strlen(centi); i++) {
    29f0:	e003      	b.n	29fa <sonner+0x1b6>
					puts("error occurred");
				}
				delay_us(20);
    29f2:	2014      	movs	r0, #20
    29f4:	4b2e      	ldr	r3, [pc, #184]	; (2ab0 <sonner+0x26c>)
    29f6:	4798      	blx	r3
			for (int i=0; i<strlen(centi); i++) {
    29f8:	3601      	adds	r6, #1
    29fa:	a801      	add	r0, sp, #4
    29fc:	47b8      	blx	r7
    29fe:	42b0      	cmp	r0, r6
    2a00:	d909      	bls.n	2a16 <sonner+0x1d2>
				if (i2c_write_single(LCD_ADDR, DATAWRITE, 0x20)) {
    2a02:	2220      	movs	r2, #32
    2a04:	2140      	movs	r1, #64	; 0x40
    2a06:	203e      	movs	r0, #62	; 0x3e
    2a08:	47d0      	blx	sl
    2a0a:	2800      	cmp	r0, #0
    2a0c:	d0f1      	beq.n	29f2 <sonner+0x1ae>
					puts("error occurred");
    2a0e:	4833      	ldr	r0, [pc, #204]	; (2adc <sonner+0x298>)
    2a10:	4b33      	ldr	r3, [pc, #204]	; (2ae0 <sonner+0x29c>)
    2a12:	4798      	blx	r3
    2a14:	e7ed      	b.n	29f2 <sonner+0x1ae>
    2a16:	2600      	movs	r6, #0
			}
			// Fix cursor position
			for (int i=0; i<strlen(centi); i++) {
    2a18:	4f28      	ldr	r7, [pc, #160]	; (2abc <sonner+0x278>)
				if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x10)) {
    2a1a:	4b24      	ldr	r3, [pc, #144]	; (2aac <sonner+0x268>)
    2a1c:	469a      	mov	sl, r3
    2a1e:	e003      	b.n	2a28 <sonner+0x1e4>
					puts("error occurred");
				}
				delay_us(20);
    2a20:	2014      	movs	r0, #20
    2a22:	4b23      	ldr	r3, [pc, #140]	; (2ab0 <sonner+0x26c>)
    2a24:	4798      	blx	r3
			for (int i=0; i<strlen(centi); i++) {
    2a26:	3601      	adds	r6, #1
    2a28:	a801      	add	r0, sp, #4
    2a2a:	47b8      	blx	r7
    2a2c:	42b0      	cmp	r0, r6
    2a2e:	d800      	bhi.n	2a32 <sonner+0x1ee>
    2a30:	e776      	b.n	2920 <sonner+0xdc>
				if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x10)) {
    2a32:	2210      	movs	r2, #16
    2a34:	2100      	movs	r1, #0
    2a36:	203e      	movs	r0, #62	; 0x3e
    2a38:	47d0      	blx	sl
    2a3a:	2800      	cmp	r0, #0
    2a3c:	d0f0      	beq.n	2a20 <sonner+0x1dc>
					puts("error occurred");
    2a3e:	4827      	ldr	r0, [pc, #156]	; (2adc <sonner+0x298>)
    2a40:	4b27      	ldr	r3, [pc, #156]	; (2ae0 <sonner+0x29c>)
    2a42:	4798      	blx	r3
    2a44:	e7ec      	b.n	2a20 <sonner+0x1dc>
			}
		} else if (input == 0x1B) {
			beep(EXIT);
    2a46:	2001      	movs	r0, #1
    2a48:	4b28      	ldr	r3, [pc, #160]	; (2aec <sonner+0x2a8>)
    2a4a:	4798      	blx	r3
			// clear display
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x01)) {
    2a4c:	2201      	movs	r2, #1
    2a4e:	2100      	movs	r1, #0
    2a50:	203e      	movs	r0, #62	; 0x3e
    2a52:	4b16      	ldr	r3, [pc, #88]	; (2aac <sonner+0x268>)
    2a54:	4798      	blx	r3
    2a56:	2800      	cmp	r0, #0
    2a58:	d115      	bne.n	2a86 <sonner+0x242>
				puts("error occurred");
			}
			delay_us(800);
    2a5a:	20c8      	movs	r0, #200	; 0xc8
    2a5c:	0080      	lsls	r0, r0, #2
    2a5e:	4b14      	ldr	r3, [pc, #80]	; (2ab0 <sonner+0x26c>)
    2a60:	4798      	blx	r3
			// Display ON: 0b00001/D/C/B
			// D=1(Display), C=1(Cursor), B=0(Blink)
			if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00001110)) {
    2a62:	220e      	movs	r2, #14
    2a64:	2100      	movs	r1, #0
    2a66:	203e      	movs	r0, #62	; 0x3e
    2a68:	4b10      	ldr	r3, [pc, #64]	; (2aac <sonner+0x268>)
    2a6a:	4798      	blx	r3
    2a6c:	2800      	cmp	r0, #0
    2a6e:	d10e      	bne.n	2a8e <sonner+0x24a>
				puts("error occurred");
			}
			delay_us(20);
    2a70:	2014      	movs	r0, #20
    2a72:	4b0f      	ldr	r3, [pc, #60]	; (2ab0 <sonner+0x26c>)
    2a74:	4798      	blx	r3
			timer_stop(&TIMER_0);
    2a76:	480a      	ldr	r0, [pc, #40]	; (2aa0 <sonner+0x25c>)
    2a78:	4b1d      	ldr	r3, [pc, #116]	; (2af0 <sonner+0x2ac>)
    2a7a:	4798      	blx	r3
			loopflg = 0;
		}
	}
}
    2a7c:	b00d      	add	sp, #52	; 0x34
    2a7e:	bc0c      	pop	{r2, r3}
    2a80:	4691      	mov	r9, r2
    2a82:	469a      	mov	sl, r3
    2a84:	bdf0      	pop	{r4, r5, r6, r7, pc}
				puts("error occurred");
    2a86:	4815      	ldr	r0, [pc, #84]	; (2adc <sonner+0x298>)
    2a88:	4b15      	ldr	r3, [pc, #84]	; (2ae0 <sonner+0x29c>)
    2a8a:	4798      	blx	r3
    2a8c:	e7e5      	b.n	2a5a <sonner+0x216>
				puts("error occurred");
    2a8e:	4813      	ldr	r0, [pc, #76]	; (2adc <sonner+0x298>)
    2a90:	4b13      	ldr	r3, [pc, #76]	; (2ae0 <sonner+0x29c>)
    2a92:	4798      	blx	r3
    2a94:	e7ec      	b.n	2a70 <sonner+0x22c>
    2a96:	46c0      	nop			; (mov r8, r8)
    2a98:	00001e95 	.word	0x00001e95
    2a9c:	00002799 	.word	0x00002799
    2aa0:	20000174 	.word	0x20000174
    2aa4:	00000aa5 	.word	0x00000aa5
    2aa8:	000005b5 	.word	0x000005b5
    2aac:	00001d9d 	.word	0x00001d9d
    2ab0:	00000595 	.word	0x00000595
    2ab4:	00004de0 	.word	0x00004de0
    2ab8:	000037ef 	.word	0x000037ef
    2abc:	00003c59 	.word	0x00003c59
    2ac0:	00001df1 	.word	0x00001df1
    2ac4:	00004e4c 	.word	0x00004e4c
    2ac8:	0000278d 	.word	0x0000278d
    2acc:	000030f9 	.word	0x000030f9
    2ad0:	00002f2d 	.word	0x00002f2d
    2ad4:	00004e40 	.word	0x00004e40
    2ad8:	00003c15 	.word	0x00003c15
    2adc:	00004cd4 	.word	0x00004cd4
    2ae0:	00003a11 	.word	0x00003a11
    2ae4:	20000040 	.word	0x20000040
    2ae8:	00003a25 	.word	0x00003a25
    2aec:	00001cc9 	.word	0x00001cc9
    2af0:	00000ae1 	.word	0x00000ae1

00002af4 <clean_display>:

void clean_display()
{
    2af4:	b510      	push	{r4, lr}
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0x01)) {
    2af6:	2201      	movs	r2, #1
    2af8:	2100      	movs	r1, #0
    2afa:	203e      	movs	r0, #62	; 0x3e
    2afc:	4b06      	ldr	r3, [pc, #24]	; (2b18 <clean_display+0x24>)
    2afe:	4798      	blx	r3
    2b00:	2800      	cmp	r0, #0
    2b02:	d104      	bne.n	2b0e <clean_display+0x1a>
		puts("error occurred");
	}
	delay_us(800);
    2b04:	20c8      	movs	r0, #200	; 0xc8
    2b06:	0080      	lsls	r0, r0, #2
    2b08:	4b04      	ldr	r3, [pc, #16]	; (2b1c <clean_display+0x28>)
    2b0a:	4798      	blx	r3
}
    2b0c:	bd10      	pop	{r4, pc}
		puts("error occurred");
    2b0e:	4804      	ldr	r0, [pc, #16]	; (2b20 <clean_display+0x2c>)
    2b10:	4b04      	ldr	r3, [pc, #16]	; (2b24 <clean_display+0x30>)
    2b12:	4798      	blx	r3
    2b14:	e7f6      	b.n	2b04 <clean_display+0x10>
    2b16:	46c0      	nop			; (mov r8, r8)
    2b18:	00001d9d 	.word	0x00001d9d
    2b1c:	00000595 	.word	0x00000595
    2b20:	00004cd4 	.word	0x00004cd4
    2b24:	00003a11 	.word	0x00003a11

00002b28 <disp_menu>:

void disp_menu()
{
    2b28:	b530      	push	{r4, r5, lr}
    2b2a:	b095      	sub	sp, #84	; 0x54
	// Display ON: 0b00001/D/C/B
	// D=1(Display), C=0(Cursor), B=0(Blink)
	if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00001100)) {
    2b2c:	220c      	movs	r2, #12
    2b2e:	2100      	movs	r1, #0
    2b30:	203e      	movs	r0, #62	; 0x3e
    2b32:	4b33      	ldr	r3, [pc, #204]	; (2c00 <disp_menu+0xd8>)
    2b34:	4798      	blx	r3
    2b36:	2800      	cmp	r0, #0
    2b38:	d147      	bne.n	2bca <disp_menu+0xa2>
		puts("error occurred");
	}
	delay_us(20);
    2b3a:	2014      	movs	r0, #20
    2b3c:	4b31      	ldr	r3, [pc, #196]	; (2c04 <disp_menu+0xdc>)
    2b3e:	4798      	blx	r3
	clean_display();
    2b40:	4b31      	ldr	r3, [pc, #196]	; (2c08 <disp_menu+0xe0>)
    2b42:	4798      	blx	r3

	// Menu
	char menu_line1[40] = "1.Mirror 2.Contrast ";
    2b44:	ac0a      	add	r4, sp, #40	; 0x28
    2b46:	4b31      	ldr	r3, [pc, #196]	; (2c0c <disp_menu+0xe4>)
    2b48:	3310      	adds	r3, #16
    2b4a:	0022      	movs	r2, r4
    2b4c:	cb23      	ldmia	r3!, {r0, r1, r5}
    2b4e:	c223      	stmia	r2!, {r0, r1, r5}
    2b50:	cb03      	ldmia	r3!, {r0, r1}
    2b52:	c203      	stmia	r2!, {r0, r1}
    2b54:	781b      	ldrb	r3, [r3, #0]
    2b56:	7013      	strb	r3, [r2, #0]
    2b58:	2213      	movs	r2, #19
    2b5a:	2100      	movs	r1, #0
    2b5c:	203d      	movs	r0, #61	; 0x3d
    2b5e:	4468      	add	r0, sp
    2b60:	4b2b      	ldr	r3, [pc, #172]	; (2c10 <disp_menu+0xe8>)
    2b62:	4798      	blx	r3
	if (i2c_write_multi(LCD_ADDR, DATAWRITE, (uint8_t *)menu_line1, strlen(menu_line1))) {
    2b64:	0020      	movs	r0, r4
    2b66:	4b2b      	ldr	r3, [pc, #172]	; (2c14 <disp_menu+0xec>)
    2b68:	4798      	blx	r3
    2b6a:	b2c3      	uxtb	r3, r0
    2b6c:	0022      	movs	r2, r4
    2b6e:	2140      	movs	r1, #64	; 0x40
    2b70:	203e      	movs	r0, #62	; 0x3e
    2b72:	4c29      	ldr	r4, [pc, #164]	; (2c18 <disp_menu+0xf0>)
    2b74:	47a0      	blx	r4
    2b76:	2800      	cmp	r0, #0
    2b78:	d12b      	bne.n	2bd2 <disp_menu+0xaa>
		puts("error occurred");
	}
	delay_us(20);
    2b7a:	2014      	movs	r0, #20
    2b7c:	4b21      	ldr	r3, [pc, #132]	; (2c04 <disp_menu+0xdc>)
    2b7e:	4798      	blx	r3
	if (!getHeight()) {
    2b80:	4b26      	ldr	r3, [pc, #152]	; (2c1c <disp_menu+0xf4>)
    2b82:	4798      	blx	r3
    2b84:	2800      	cmp	r0, #0
    2b86:	d028      	beq.n	2bda <disp_menu+0xb2>
		if (i2c_write_single(LCD_ADDR, INSTRUCT, 0xC0)) {
			puts("error occurred");
		}
		delay_us(20);
	}
	char menu_line2[40] = "3.Height 4.Sonner ";
    2b88:	4b20      	ldr	r3, [pc, #128]	; (2c0c <disp_menu+0xe4>)
    2b8a:	3338      	adds	r3, #56	; 0x38
    2b8c:	466a      	mov	r2, sp
    2b8e:	cb23      	ldmia	r3!, {r0, r1, r5}
    2b90:	c223      	stmia	r2!, {r0, r1, r5}
    2b92:	6819      	ldr	r1, [r3, #0]
    2b94:	6011      	str	r1, [r2, #0]
    2b96:	8899      	ldrh	r1, [r3, #4]
    2b98:	8091      	strh	r1, [r2, #4]
    2b9a:	799b      	ldrb	r3, [r3, #6]
    2b9c:	7193      	strb	r3, [r2, #6]
    2b9e:	2215      	movs	r2, #21
    2ba0:	2100      	movs	r1, #0
    2ba2:	2013      	movs	r0, #19
    2ba4:	4468      	add	r0, sp
    2ba6:	4b1a      	ldr	r3, [pc, #104]	; (2c10 <disp_menu+0xe8>)
    2ba8:	4798      	blx	r3
	if (i2c_write_multi(LCD_ADDR, DATAWRITE, (uint8_t *)menu_line2, strlen(menu_line2))) {
    2baa:	4668      	mov	r0, sp
    2bac:	4b19      	ldr	r3, [pc, #100]	; (2c14 <disp_menu+0xec>)
    2bae:	4798      	blx	r3
    2bb0:	b2c3      	uxtb	r3, r0
    2bb2:	466a      	mov	r2, sp
    2bb4:	2140      	movs	r1, #64	; 0x40
    2bb6:	203e      	movs	r0, #62	; 0x3e
    2bb8:	4c17      	ldr	r4, [pc, #92]	; (2c18 <disp_menu+0xf0>)
    2bba:	47a0      	blx	r4
    2bbc:	2800      	cmp	r0, #0
    2bbe:	d11b      	bne.n	2bf8 <disp_menu+0xd0>
		puts("error occurred");
	}
	delay_us(20);
    2bc0:	2014      	movs	r0, #20
    2bc2:	4b10      	ldr	r3, [pc, #64]	; (2c04 <disp_menu+0xdc>)
    2bc4:	4798      	blx	r3
}
    2bc6:	b015      	add	sp, #84	; 0x54
    2bc8:	bd30      	pop	{r4, r5, pc}
		puts("error occurred");
    2bca:	4815      	ldr	r0, [pc, #84]	; (2c20 <disp_menu+0xf8>)
    2bcc:	4b15      	ldr	r3, [pc, #84]	; (2c24 <disp_menu+0xfc>)
    2bce:	4798      	blx	r3
    2bd0:	e7b3      	b.n	2b3a <disp_menu+0x12>
		puts("error occurred");
    2bd2:	4813      	ldr	r0, [pc, #76]	; (2c20 <disp_menu+0xf8>)
    2bd4:	4b13      	ldr	r3, [pc, #76]	; (2c24 <disp_menu+0xfc>)
    2bd6:	4798      	blx	r3
    2bd8:	e7cf      	b.n	2b7a <disp_menu+0x52>
		if (i2c_write_single(LCD_ADDR, INSTRUCT, 0xC0)) {
    2bda:	22c0      	movs	r2, #192	; 0xc0
    2bdc:	2100      	movs	r1, #0
    2bde:	303e      	adds	r0, #62	; 0x3e
    2be0:	4b07      	ldr	r3, [pc, #28]	; (2c00 <disp_menu+0xd8>)
    2be2:	4798      	blx	r3
    2be4:	2800      	cmp	r0, #0
    2be6:	d103      	bne.n	2bf0 <disp_menu+0xc8>
		delay_us(20);
    2be8:	2014      	movs	r0, #20
    2bea:	4b06      	ldr	r3, [pc, #24]	; (2c04 <disp_menu+0xdc>)
    2bec:	4798      	blx	r3
    2bee:	e7cb      	b.n	2b88 <disp_menu+0x60>
			puts("error occurred");
    2bf0:	480b      	ldr	r0, [pc, #44]	; (2c20 <disp_menu+0xf8>)
    2bf2:	4b0c      	ldr	r3, [pc, #48]	; (2c24 <disp_menu+0xfc>)
    2bf4:	4798      	blx	r3
    2bf6:	e7f7      	b.n	2be8 <disp_menu+0xc0>
		puts("error occurred");
    2bf8:	4809      	ldr	r0, [pc, #36]	; (2c20 <disp_menu+0xf8>)
    2bfa:	4b0a      	ldr	r3, [pc, #40]	; (2c24 <disp_menu+0xfc>)
    2bfc:	4798      	blx	r3
    2bfe:	e7df      	b.n	2bc0 <disp_menu+0x98>
    2c00:	00001d9d 	.word	0x00001d9d
    2c04:	00000595 	.word	0x00000595
    2c08:	00002af5 	.word	0x00002af5
    2c0c:	00004de0 	.word	0x00004de0
    2c10:	000037ef 	.word	0x000037ef
    2c14:	00003c59 	.word	0x00003c59
    2c18:	00001df1 	.word	0x00001df1
    2c1c:	00001e41 	.word	0x00001e41
    2c20:	00004cd4 	.word	0x00004cd4
    2c24:	00003a11 	.word	0x00003a11

00002c28 <main>:

int main(void)
{
    2c28:	b570      	push	{r4, r5, r6, lr}
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    2c2a:	4b30      	ldr	r3, [pc, #192]	; (2cec <main+0xc4>)
    2c2c:	4798      	blx	r3
	i2c_init();
    2c2e:	4b30      	ldr	r3, [pc, #192]	; (2cf0 <main+0xc8>)
    2c30:	4798      	blx	r3
	lcd_init();
    2c32:	4b30      	ldr	r3, [pc, #192]	; (2cf4 <main+0xcc>)
    2c34:	4798      	blx	r3
	puts("Start");
    2c36:	4830      	ldr	r0, [pc, #192]	; (2cf8 <main+0xd0>)
    2c38:	4b30      	ldr	r3, [pc, #192]	; (2cfc <main+0xd4>)
    2c3a:	4798      	blx	r3

	int loopflg = 1;
	while (loopflg) {
		disp_menu();
    2c3c:	4d30      	ldr	r5, [pc, #192]	; (2d00 <main+0xd8>)
		switch (getchar()) {
    2c3e:	4e31      	ldr	r6, [pc, #196]	; (2d04 <main+0xdc>)
	while (loopflg) {
    2c40:	e00c      	b.n	2c5c <main+0x34>
		switch (getchar()) {
    2c42:	6842      	ldr	r2, [r0, #4]
    2c44:	6813      	ldr	r3, [r2, #0]
    2c46:	1c59      	adds	r1, r3, #1
    2c48:	6011      	str	r1, [r2, #0]
    2c4a:	7818      	ldrb	r0, [r3, #0]
    2c4c:	e011      	b.n	2c72 <main+0x4a>
			case '1':
				beep(CONF);
    2c4e:	2000      	movs	r0, #0
    2c50:	4b2d      	ldr	r3, [pc, #180]	; (2d08 <main+0xe0>)
    2c52:	4798      	blx	r3
				clean_display();
    2c54:	4b2d      	ldr	r3, [pc, #180]	; (2d0c <main+0xe4>)
    2c56:	4798      	blx	r3
				mirror_input();
    2c58:	4b2d      	ldr	r3, [pc, #180]	; (2d10 <main+0xe8>)
    2c5a:	4798      	blx	r3
		switch (getchar()) {
    2c5c:	4c2d      	ldr	r4, [pc, #180]	; (2d14 <main+0xec>)
		disp_menu();
    2c5e:	47a8      	blx	r5
		switch (getchar()) {
    2c60:	6820      	ldr	r0, [r4, #0]
    2c62:	6842      	ldr	r2, [r0, #4]
    2c64:	6853      	ldr	r3, [r2, #4]
    2c66:	3b01      	subs	r3, #1
    2c68:	6053      	str	r3, [r2, #4]
    2c6a:	2b00      	cmp	r3, #0
    2c6c:	dae9      	bge.n	2c42 <main+0x1a>
    2c6e:	6841      	ldr	r1, [r0, #4]
    2c70:	47b0      	blx	r6
    2c72:	3831      	subs	r0, #49	; 0x31
    2c74:	283b      	cmp	r0, #59	; 0x3b
    2c76:	d8f2      	bhi.n	2c5e <main+0x36>
    2c78:	0080      	lsls	r0, r0, #2
    2c7a:	4b27      	ldr	r3, [pc, #156]	; (2d18 <main+0xf0>)
    2c7c:	581b      	ldr	r3, [r3, r0]
    2c7e:	469f      	mov	pc, r3
				break;
			case '2':
				beep(CONF);
    2c80:	2000      	movs	r0, #0
    2c82:	4b21      	ldr	r3, [pc, #132]	; (2d08 <main+0xe0>)
    2c84:	4798      	blx	r3
				clean_display();
    2c86:	4b21      	ldr	r3, [pc, #132]	; (2d0c <main+0xe4>)
    2c88:	4798      	blx	r3
				contrast_setting();
    2c8a:	4b24      	ldr	r3, [pc, #144]	; (2d1c <main+0xf4>)
    2c8c:	4798      	blx	r3
				break;
    2c8e:	e7e5      	b.n	2c5c <main+0x34>
			case '3':
				beep(CONF);
    2c90:	2000      	movs	r0, #0
    2c92:	4b1d      	ldr	r3, [pc, #116]	; (2d08 <main+0xe0>)
    2c94:	4798      	blx	r3
				clean_display();
    2c96:	4b1d      	ldr	r3, [pc, #116]	; (2d0c <main+0xe4>)
    2c98:	4798      	blx	r3
				height_setting();
    2c9a:	4b21      	ldr	r3, [pc, #132]	; (2d20 <main+0xf8>)
    2c9c:	4798      	blx	r3
				break;
    2c9e:	e7dd      	b.n	2c5c <main+0x34>
			case '4':
				beep(CONF);
    2ca0:	2000      	movs	r0, #0
    2ca2:	4b19      	ldr	r3, [pc, #100]	; (2d08 <main+0xe0>)
    2ca4:	4798      	blx	r3
				clean_display();
    2ca6:	4b19      	ldr	r3, [pc, #100]	; (2d0c <main+0xe4>)
    2ca8:	4798      	blx	r3
				sonner();
    2caa:	4b1e      	ldr	r3, [pc, #120]	; (2d24 <main+0xfc>)
    2cac:	4798      	blx	r3
				break;
    2cae:	e7d5      	b.n	2c5c <main+0x34>
			case 'h':
				// Shift display to the left
				if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00011100)) {
    2cb0:	221c      	movs	r2, #28
    2cb2:	2100      	movs	r1, #0
    2cb4:	203e      	movs	r0, #62	; 0x3e
    2cb6:	4b1c      	ldr	r3, [pc, #112]	; (2d28 <main+0x100>)
    2cb8:	4798      	blx	r3
    2cba:	2800      	cmp	r0, #0
    2cbc:	d103      	bne.n	2cc6 <main+0x9e>
					puts("error occurred");
				}
				delay_us(20);
    2cbe:	2014      	movs	r0, #20
    2cc0:	4b1a      	ldr	r3, [pc, #104]	; (2d2c <main+0x104>)
    2cc2:	4798      	blx	r3
				break;
    2cc4:	e7ca      	b.n	2c5c <main+0x34>
					puts("error occurred");
    2cc6:	481a      	ldr	r0, [pc, #104]	; (2d30 <main+0x108>)
    2cc8:	4b0c      	ldr	r3, [pc, #48]	; (2cfc <main+0xd4>)
    2cca:	4798      	blx	r3
    2ccc:	e7f7      	b.n	2cbe <main+0x96>
			case 'l':
				// Shift display to the right
				if (i2c_write_single(LCD_ADDR, INSTRUCT, 0b00011000)) {
    2cce:	2218      	movs	r2, #24
    2cd0:	2100      	movs	r1, #0
    2cd2:	203e      	movs	r0, #62	; 0x3e
    2cd4:	4b14      	ldr	r3, [pc, #80]	; (2d28 <main+0x100>)
    2cd6:	4798      	blx	r3
    2cd8:	2800      	cmp	r0, #0
    2cda:	d103      	bne.n	2ce4 <main+0xbc>
					puts("error occurred");
				}
				delay_us(20);
    2cdc:	2014      	movs	r0, #20
    2cde:	4b13      	ldr	r3, [pc, #76]	; (2d2c <main+0x104>)
    2ce0:	4798      	blx	r3
				break;
    2ce2:	e7bb      	b.n	2c5c <main+0x34>
					puts("error occurred");
    2ce4:	4812      	ldr	r0, [pc, #72]	; (2d30 <main+0x108>)
    2ce6:	4b05      	ldr	r3, [pc, #20]	; (2cfc <main+0xd4>)
    2ce8:	4798      	blx	r3
    2cea:	e7f7      	b.n	2cdc <main+0xb4>
    2cec:	00000115 	.word	0x00000115
    2cf0:	00001d89 	.word	0x00001d89
    2cf4:	00001ee5 	.word	0x00001ee5
    2cf8:	00004e5c 	.word	0x00004e5c
    2cfc:	00003a11 	.word	0x00003a11
    2d00:	00002b29 	.word	0x00002b29
    2d04:	00003a25 	.word	0x00003a25
    2d08:	00001cc9 	.word	0x00001cc9
    2d0c:	00002af5 	.word	0x00002af5
    2d10:	0000251d 	.word	0x0000251d
    2d14:	20000040 	.word	0x20000040
    2d18:	00004cf0 	.word	0x00004cf0
    2d1c:	00002005 	.word	0x00002005
    2d20:	000022a1 	.word	0x000022a1
    2d24:	00002845 	.word	0x00002845
    2d28:	00001d9d 	.word	0x00001d9d
    2d2c:	00000595 	.word	0x00000595
    2d30:	00004cd4 	.word	0x00004cd4

00002d34 <_read>:
#include <stdio.h>

int __attribute__((weak)) _read(int file, char *ptr, int len); /* Remove GCC compiler warning */

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
    2d34:	b510      	push	{r4, lr}
    2d36:	000b      	movs	r3, r1
	int n = 0;

	if (file != 0) {
    2d38:	2800      	cmp	r0, #0
    2d3a:	d109      	bne.n	2d50 <_read+0x1c>
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
    2d3c:	0011      	movs	r1, r2
    2d3e:	0018      	movs	r0, r3
    2d40:	4b05      	ldr	r3, [pc, #20]	; (2d58 <_read+0x24>)
    2d42:	4798      	blx	r3
    2d44:	2800      	cmp	r0, #0
    2d46:	db00      	blt.n	2d4a <_read+0x16>
	if (n < 0) {
		return -1;
	}

	return n;
}
    2d48:	bd10      	pop	{r4, pc}
    2d4a:	2001      	movs	r0, #1
    2d4c:	4240      	negs	r0, r0
    2d4e:	e7fb      	b.n	2d48 <_read+0x14>
		return -1;
    2d50:	2001      	movs	r0, #1
    2d52:	4240      	negs	r0, r0
    2d54:	e7f8      	b.n	2d48 <_read+0x14>
    2d56:	46c0      	nop			; (mov r8, r8)
    2d58:	00002db1 	.word	0x00002db1

00002d5c <_write>:
#include <stdio.h>

int __attribute__((weak)) _write(int file, char *ptr, int len); /* Remove GCC compiler warning */

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
    2d5c:	b510      	push	{r4, lr}
    2d5e:	000b      	movs	r3, r1
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
    2d60:	3801      	subs	r0, #1
    2d62:	2802      	cmp	r0, #2
    2d64:	d809      	bhi.n	2d7a <_write+0x1e>
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
    2d66:	0011      	movs	r1, r2
    2d68:	0018      	movs	r0, r3
    2d6a:	4b05      	ldr	r3, [pc, #20]	; (2d80 <_write+0x24>)
    2d6c:	4798      	blx	r3
    2d6e:	2800      	cmp	r0, #0
    2d70:	db00      	blt.n	2d74 <_write+0x18>
	if (n < 0) {
		return -1;
	}

	return n;
}
    2d72:	bd10      	pop	{r4, pc}
    2d74:	2001      	movs	r0, #1
    2d76:	4240      	negs	r0, r0
    2d78:	e7fb      	b.n	2d72 <_write+0x16>
		return -1;
    2d7a:	2001      	movs	r0, #1
    2d7c:	4240      	negs	r0, r0
    2d7e:	e7f8      	b.n	2d72 <_write+0x16>
    2d80:	00002dd5 	.word	0x00002dd5

00002d84 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
    2d84:	b570      	push	{r4, r5, r6, lr}
    2d86:	0006      	movs	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
    2d88:	4d06      	ldr	r5, [pc, #24]	; (2da4 <stdio_io_init+0x20>)
    2d8a:	682b      	ldr	r3, [r5, #0]
    2d8c:	6898      	ldr	r0, [r3, #8]
    2d8e:	2100      	movs	r1, #0
    2d90:	4c05      	ldr	r4, [pc, #20]	; (2da8 <stdio_io_init+0x24>)
    2d92:	47a0      	blx	r4
	setbuf(stdin, NULL);
    2d94:	682b      	ldr	r3, [r5, #0]
    2d96:	6858      	ldr	r0, [r3, #4]
    2d98:	2100      	movs	r1, #0
    2d9a:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
    2d9c:	4b03      	ldr	r3, [pc, #12]	; (2dac <stdio_io_init+0x28>)
    2d9e:	601e      	str	r6, [r3, #0]
}
    2da0:	bd70      	pop	{r4, r5, r6, pc}
    2da2:	46c0      	nop			; (mov r8, r8)
    2da4:	20000040 	.word	0x20000040
    2da8:	00003aa9 	.word	0x00003aa9
    2dac:	20000104 	.word	0x20000104

00002db0 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
    2db0:	b510      	push	{r4, lr}
    2db2:	0004      	movs	r4, r0
	if (stdio_io == NULL) {
    2db4:	4b05      	ldr	r3, [pc, #20]	; (2dcc <stdio_io_read+0x1c>)
    2db6:	6818      	ldr	r0, [r3, #0]
    2db8:	2800      	cmp	r0, #0
    2dba:	d004      	beq.n	2dc6 <stdio_io_read+0x16>
		return 0;
	}
	return io_read(stdio_io, buf, len);
    2dbc:	b28a      	uxth	r2, r1
    2dbe:	0021      	movs	r1, r4
    2dc0:	4b03      	ldr	r3, [pc, #12]	; (2dd0 <stdio_io_read+0x20>)
    2dc2:	4798      	blx	r3
}
    2dc4:	bd10      	pop	{r4, pc}
		return 0;
    2dc6:	2000      	movs	r0, #0
    2dc8:	e7fc      	b.n	2dc4 <stdio_io_read+0x14>
    2dca:	46c0      	nop			; (mov r8, r8)
    2dcc:	20000104 	.word	0x20000104
    2dd0:	00000829 	.word	0x00000829

00002dd4 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
    2dd4:	b510      	push	{r4, lr}
    2dd6:	0004      	movs	r4, r0
	if (stdio_io == NULL) {
    2dd8:	4b05      	ldr	r3, [pc, #20]	; (2df0 <stdio_io_write+0x1c>)
    2dda:	6818      	ldr	r0, [r3, #0]
    2ddc:	2800      	cmp	r0, #0
    2dde:	d004      	beq.n	2dea <stdio_io_write+0x16>
		return 0;
	}
	return io_write(stdio_io, buf, len);
    2de0:	b28a      	uxth	r2, r1
    2de2:	0021      	movs	r1, r4
    2de4:	4b03      	ldr	r3, [pc, #12]	; (2df4 <stdio_io_write+0x20>)
    2de6:	4798      	blx	r3
}
    2de8:	bd10      	pop	{r4, pc}
		return 0;
    2dea:	2000      	movs	r0, #0
    2dec:	e7fc      	b.n	2de8 <stdio_io_write+0x14>
    2dee:	46c0      	nop			; (mov r8, r8)
    2df0:	20000104 	.word	0x20000104
    2df4:	000007f5 	.word	0x000007f5

00002df8 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
    2df8:	b510      	push	{r4, lr}

	usart_sync_enable(&TARGET_IO);
    2dfa:	4c04      	ldr	r4, [pc, #16]	; (2e0c <stdio_redirect_init+0x14>)
    2dfc:	0020      	movs	r0, r4
    2dfe:	4b04      	ldr	r3, [pc, #16]	; (2e10 <stdio_redirect_init+0x18>)
    2e00:	4798      	blx	r3
	stdio_io_init(&TARGET_IO.io);
    2e02:	0020      	movs	r0, r4
    2e04:	4b03      	ldr	r3, [pc, #12]	; (2e14 <stdio_redirect_init+0x1c>)
    2e06:	4798      	blx	r3
}
    2e08:	bd10      	pop	{r4, pc}
    2e0a:	46c0      	nop			; (mov r8, r8)
    2e0c:	2000012c 	.word	0x2000012c
    2e10:	00000cf9 	.word	0x00000cf9
    2e14:	00002d85 	.word	0x00002d85

00002e18 <__udivsi3>:
    2e18:	2200      	movs	r2, #0
    2e1a:	0843      	lsrs	r3, r0, #1
    2e1c:	428b      	cmp	r3, r1
    2e1e:	d374      	bcc.n	2f0a <__udivsi3+0xf2>
    2e20:	0903      	lsrs	r3, r0, #4
    2e22:	428b      	cmp	r3, r1
    2e24:	d35f      	bcc.n	2ee6 <__udivsi3+0xce>
    2e26:	0a03      	lsrs	r3, r0, #8
    2e28:	428b      	cmp	r3, r1
    2e2a:	d344      	bcc.n	2eb6 <__udivsi3+0x9e>
    2e2c:	0b03      	lsrs	r3, r0, #12
    2e2e:	428b      	cmp	r3, r1
    2e30:	d328      	bcc.n	2e84 <__udivsi3+0x6c>
    2e32:	0c03      	lsrs	r3, r0, #16
    2e34:	428b      	cmp	r3, r1
    2e36:	d30d      	bcc.n	2e54 <__udivsi3+0x3c>
    2e38:	22ff      	movs	r2, #255	; 0xff
    2e3a:	0209      	lsls	r1, r1, #8
    2e3c:	ba12      	rev	r2, r2
    2e3e:	0c03      	lsrs	r3, r0, #16
    2e40:	428b      	cmp	r3, r1
    2e42:	d302      	bcc.n	2e4a <__udivsi3+0x32>
    2e44:	1212      	asrs	r2, r2, #8
    2e46:	0209      	lsls	r1, r1, #8
    2e48:	d065      	beq.n	2f16 <__udivsi3+0xfe>
    2e4a:	0b03      	lsrs	r3, r0, #12
    2e4c:	428b      	cmp	r3, r1
    2e4e:	d319      	bcc.n	2e84 <__udivsi3+0x6c>
    2e50:	e000      	b.n	2e54 <__udivsi3+0x3c>
    2e52:	0a09      	lsrs	r1, r1, #8
    2e54:	0bc3      	lsrs	r3, r0, #15
    2e56:	428b      	cmp	r3, r1
    2e58:	d301      	bcc.n	2e5e <__udivsi3+0x46>
    2e5a:	03cb      	lsls	r3, r1, #15
    2e5c:	1ac0      	subs	r0, r0, r3
    2e5e:	4152      	adcs	r2, r2
    2e60:	0b83      	lsrs	r3, r0, #14
    2e62:	428b      	cmp	r3, r1
    2e64:	d301      	bcc.n	2e6a <__udivsi3+0x52>
    2e66:	038b      	lsls	r3, r1, #14
    2e68:	1ac0      	subs	r0, r0, r3
    2e6a:	4152      	adcs	r2, r2
    2e6c:	0b43      	lsrs	r3, r0, #13
    2e6e:	428b      	cmp	r3, r1
    2e70:	d301      	bcc.n	2e76 <__udivsi3+0x5e>
    2e72:	034b      	lsls	r3, r1, #13
    2e74:	1ac0      	subs	r0, r0, r3
    2e76:	4152      	adcs	r2, r2
    2e78:	0b03      	lsrs	r3, r0, #12
    2e7a:	428b      	cmp	r3, r1
    2e7c:	d301      	bcc.n	2e82 <__udivsi3+0x6a>
    2e7e:	030b      	lsls	r3, r1, #12
    2e80:	1ac0      	subs	r0, r0, r3
    2e82:	4152      	adcs	r2, r2
    2e84:	0ac3      	lsrs	r3, r0, #11
    2e86:	428b      	cmp	r3, r1
    2e88:	d301      	bcc.n	2e8e <__udivsi3+0x76>
    2e8a:	02cb      	lsls	r3, r1, #11
    2e8c:	1ac0      	subs	r0, r0, r3
    2e8e:	4152      	adcs	r2, r2
    2e90:	0a83      	lsrs	r3, r0, #10
    2e92:	428b      	cmp	r3, r1
    2e94:	d301      	bcc.n	2e9a <__udivsi3+0x82>
    2e96:	028b      	lsls	r3, r1, #10
    2e98:	1ac0      	subs	r0, r0, r3
    2e9a:	4152      	adcs	r2, r2
    2e9c:	0a43      	lsrs	r3, r0, #9
    2e9e:	428b      	cmp	r3, r1
    2ea0:	d301      	bcc.n	2ea6 <__udivsi3+0x8e>
    2ea2:	024b      	lsls	r3, r1, #9
    2ea4:	1ac0      	subs	r0, r0, r3
    2ea6:	4152      	adcs	r2, r2
    2ea8:	0a03      	lsrs	r3, r0, #8
    2eaa:	428b      	cmp	r3, r1
    2eac:	d301      	bcc.n	2eb2 <__udivsi3+0x9a>
    2eae:	020b      	lsls	r3, r1, #8
    2eb0:	1ac0      	subs	r0, r0, r3
    2eb2:	4152      	adcs	r2, r2
    2eb4:	d2cd      	bcs.n	2e52 <__udivsi3+0x3a>
    2eb6:	09c3      	lsrs	r3, r0, #7
    2eb8:	428b      	cmp	r3, r1
    2eba:	d301      	bcc.n	2ec0 <__udivsi3+0xa8>
    2ebc:	01cb      	lsls	r3, r1, #7
    2ebe:	1ac0      	subs	r0, r0, r3
    2ec0:	4152      	adcs	r2, r2
    2ec2:	0983      	lsrs	r3, r0, #6
    2ec4:	428b      	cmp	r3, r1
    2ec6:	d301      	bcc.n	2ecc <__udivsi3+0xb4>
    2ec8:	018b      	lsls	r3, r1, #6
    2eca:	1ac0      	subs	r0, r0, r3
    2ecc:	4152      	adcs	r2, r2
    2ece:	0943      	lsrs	r3, r0, #5
    2ed0:	428b      	cmp	r3, r1
    2ed2:	d301      	bcc.n	2ed8 <__udivsi3+0xc0>
    2ed4:	014b      	lsls	r3, r1, #5
    2ed6:	1ac0      	subs	r0, r0, r3
    2ed8:	4152      	adcs	r2, r2
    2eda:	0903      	lsrs	r3, r0, #4
    2edc:	428b      	cmp	r3, r1
    2ede:	d301      	bcc.n	2ee4 <__udivsi3+0xcc>
    2ee0:	010b      	lsls	r3, r1, #4
    2ee2:	1ac0      	subs	r0, r0, r3
    2ee4:	4152      	adcs	r2, r2
    2ee6:	08c3      	lsrs	r3, r0, #3
    2ee8:	428b      	cmp	r3, r1
    2eea:	d301      	bcc.n	2ef0 <__udivsi3+0xd8>
    2eec:	00cb      	lsls	r3, r1, #3
    2eee:	1ac0      	subs	r0, r0, r3
    2ef0:	4152      	adcs	r2, r2
    2ef2:	0883      	lsrs	r3, r0, #2
    2ef4:	428b      	cmp	r3, r1
    2ef6:	d301      	bcc.n	2efc <__udivsi3+0xe4>
    2ef8:	008b      	lsls	r3, r1, #2
    2efa:	1ac0      	subs	r0, r0, r3
    2efc:	4152      	adcs	r2, r2
    2efe:	0843      	lsrs	r3, r0, #1
    2f00:	428b      	cmp	r3, r1
    2f02:	d301      	bcc.n	2f08 <__udivsi3+0xf0>
    2f04:	004b      	lsls	r3, r1, #1
    2f06:	1ac0      	subs	r0, r0, r3
    2f08:	4152      	adcs	r2, r2
    2f0a:	1a41      	subs	r1, r0, r1
    2f0c:	d200      	bcs.n	2f10 <__udivsi3+0xf8>
    2f0e:	4601      	mov	r1, r0
    2f10:	4152      	adcs	r2, r2
    2f12:	4610      	mov	r0, r2
    2f14:	4770      	bx	lr
    2f16:	e7ff      	b.n	2f18 <__udivsi3+0x100>
    2f18:	b501      	push	{r0, lr}
    2f1a:	2000      	movs	r0, #0
    2f1c:	f000 f8f0 	bl	3100 <__aeabi_idiv0>
    2f20:	bd02      	pop	{r1, pc}
    2f22:	46c0      	nop			; (mov r8, r8)

00002f24 <__aeabi_uidivmod>:
    2f24:	2900      	cmp	r1, #0
    2f26:	d0f7      	beq.n	2f18 <__udivsi3+0x100>
    2f28:	e776      	b.n	2e18 <__udivsi3>
    2f2a:	4770      	bx	lr

00002f2c <__divsi3>:
    2f2c:	4603      	mov	r3, r0
    2f2e:	430b      	orrs	r3, r1
    2f30:	d47f      	bmi.n	3032 <__divsi3+0x106>
    2f32:	2200      	movs	r2, #0
    2f34:	0843      	lsrs	r3, r0, #1
    2f36:	428b      	cmp	r3, r1
    2f38:	d374      	bcc.n	3024 <__divsi3+0xf8>
    2f3a:	0903      	lsrs	r3, r0, #4
    2f3c:	428b      	cmp	r3, r1
    2f3e:	d35f      	bcc.n	3000 <__divsi3+0xd4>
    2f40:	0a03      	lsrs	r3, r0, #8
    2f42:	428b      	cmp	r3, r1
    2f44:	d344      	bcc.n	2fd0 <__divsi3+0xa4>
    2f46:	0b03      	lsrs	r3, r0, #12
    2f48:	428b      	cmp	r3, r1
    2f4a:	d328      	bcc.n	2f9e <__divsi3+0x72>
    2f4c:	0c03      	lsrs	r3, r0, #16
    2f4e:	428b      	cmp	r3, r1
    2f50:	d30d      	bcc.n	2f6e <__divsi3+0x42>
    2f52:	22ff      	movs	r2, #255	; 0xff
    2f54:	0209      	lsls	r1, r1, #8
    2f56:	ba12      	rev	r2, r2
    2f58:	0c03      	lsrs	r3, r0, #16
    2f5a:	428b      	cmp	r3, r1
    2f5c:	d302      	bcc.n	2f64 <__divsi3+0x38>
    2f5e:	1212      	asrs	r2, r2, #8
    2f60:	0209      	lsls	r1, r1, #8
    2f62:	d065      	beq.n	3030 <__divsi3+0x104>
    2f64:	0b03      	lsrs	r3, r0, #12
    2f66:	428b      	cmp	r3, r1
    2f68:	d319      	bcc.n	2f9e <__divsi3+0x72>
    2f6a:	e000      	b.n	2f6e <__divsi3+0x42>
    2f6c:	0a09      	lsrs	r1, r1, #8
    2f6e:	0bc3      	lsrs	r3, r0, #15
    2f70:	428b      	cmp	r3, r1
    2f72:	d301      	bcc.n	2f78 <__divsi3+0x4c>
    2f74:	03cb      	lsls	r3, r1, #15
    2f76:	1ac0      	subs	r0, r0, r3
    2f78:	4152      	adcs	r2, r2
    2f7a:	0b83      	lsrs	r3, r0, #14
    2f7c:	428b      	cmp	r3, r1
    2f7e:	d301      	bcc.n	2f84 <__divsi3+0x58>
    2f80:	038b      	lsls	r3, r1, #14
    2f82:	1ac0      	subs	r0, r0, r3
    2f84:	4152      	adcs	r2, r2
    2f86:	0b43      	lsrs	r3, r0, #13
    2f88:	428b      	cmp	r3, r1
    2f8a:	d301      	bcc.n	2f90 <__divsi3+0x64>
    2f8c:	034b      	lsls	r3, r1, #13
    2f8e:	1ac0      	subs	r0, r0, r3
    2f90:	4152      	adcs	r2, r2
    2f92:	0b03      	lsrs	r3, r0, #12
    2f94:	428b      	cmp	r3, r1
    2f96:	d301      	bcc.n	2f9c <__divsi3+0x70>
    2f98:	030b      	lsls	r3, r1, #12
    2f9a:	1ac0      	subs	r0, r0, r3
    2f9c:	4152      	adcs	r2, r2
    2f9e:	0ac3      	lsrs	r3, r0, #11
    2fa0:	428b      	cmp	r3, r1
    2fa2:	d301      	bcc.n	2fa8 <__divsi3+0x7c>
    2fa4:	02cb      	lsls	r3, r1, #11
    2fa6:	1ac0      	subs	r0, r0, r3
    2fa8:	4152      	adcs	r2, r2
    2faa:	0a83      	lsrs	r3, r0, #10
    2fac:	428b      	cmp	r3, r1
    2fae:	d301      	bcc.n	2fb4 <__divsi3+0x88>
    2fb0:	028b      	lsls	r3, r1, #10
    2fb2:	1ac0      	subs	r0, r0, r3
    2fb4:	4152      	adcs	r2, r2
    2fb6:	0a43      	lsrs	r3, r0, #9
    2fb8:	428b      	cmp	r3, r1
    2fba:	d301      	bcc.n	2fc0 <__divsi3+0x94>
    2fbc:	024b      	lsls	r3, r1, #9
    2fbe:	1ac0      	subs	r0, r0, r3
    2fc0:	4152      	adcs	r2, r2
    2fc2:	0a03      	lsrs	r3, r0, #8
    2fc4:	428b      	cmp	r3, r1
    2fc6:	d301      	bcc.n	2fcc <__divsi3+0xa0>
    2fc8:	020b      	lsls	r3, r1, #8
    2fca:	1ac0      	subs	r0, r0, r3
    2fcc:	4152      	adcs	r2, r2
    2fce:	d2cd      	bcs.n	2f6c <__divsi3+0x40>
    2fd0:	09c3      	lsrs	r3, r0, #7
    2fd2:	428b      	cmp	r3, r1
    2fd4:	d301      	bcc.n	2fda <__divsi3+0xae>
    2fd6:	01cb      	lsls	r3, r1, #7
    2fd8:	1ac0      	subs	r0, r0, r3
    2fda:	4152      	adcs	r2, r2
    2fdc:	0983      	lsrs	r3, r0, #6
    2fde:	428b      	cmp	r3, r1
    2fe0:	d301      	bcc.n	2fe6 <__divsi3+0xba>
    2fe2:	018b      	lsls	r3, r1, #6
    2fe4:	1ac0      	subs	r0, r0, r3
    2fe6:	4152      	adcs	r2, r2
    2fe8:	0943      	lsrs	r3, r0, #5
    2fea:	428b      	cmp	r3, r1
    2fec:	d301      	bcc.n	2ff2 <__divsi3+0xc6>
    2fee:	014b      	lsls	r3, r1, #5
    2ff0:	1ac0      	subs	r0, r0, r3
    2ff2:	4152      	adcs	r2, r2
    2ff4:	0903      	lsrs	r3, r0, #4
    2ff6:	428b      	cmp	r3, r1
    2ff8:	d301      	bcc.n	2ffe <__divsi3+0xd2>
    2ffa:	010b      	lsls	r3, r1, #4
    2ffc:	1ac0      	subs	r0, r0, r3
    2ffe:	4152      	adcs	r2, r2
    3000:	08c3      	lsrs	r3, r0, #3
    3002:	428b      	cmp	r3, r1
    3004:	d301      	bcc.n	300a <__divsi3+0xde>
    3006:	00cb      	lsls	r3, r1, #3
    3008:	1ac0      	subs	r0, r0, r3
    300a:	4152      	adcs	r2, r2
    300c:	0883      	lsrs	r3, r0, #2
    300e:	428b      	cmp	r3, r1
    3010:	d301      	bcc.n	3016 <__divsi3+0xea>
    3012:	008b      	lsls	r3, r1, #2
    3014:	1ac0      	subs	r0, r0, r3
    3016:	4152      	adcs	r2, r2
    3018:	0843      	lsrs	r3, r0, #1
    301a:	428b      	cmp	r3, r1
    301c:	d301      	bcc.n	3022 <__divsi3+0xf6>
    301e:	004b      	lsls	r3, r1, #1
    3020:	1ac0      	subs	r0, r0, r3
    3022:	4152      	adcs	r2, r2
    3024:	1a41      	subs	r1, r0, r1
    3026:	d200      	bcs.n	302a <__divsi3+0xfe>
    3028:	4601      	mov	r1, r0
    302a:	4152      	adcs	r2, r2
    302c:	4610      	mov	r0, r2
    302e:	4770      	bx	lr
    3030:	e05d      	b.n	30ee <__divsi3+0x1c2>
    3032:	0fca      	lsrs	r2, r1, #31
    3034:	d000      	beq.n	3038 <__divsi3+0x10c>
    3036:	4249      	negs	r1, r1
    3038:	1003      	asrs	r3, r0, #32
    303a:	d300      	bcc.n	303e <__divsi3+0x112>
    303c:	4240      	negs	r0, r0
    303e:	4053      	eors	r3, r2
    3040:	2200      	movs	r2, #0
    3042:	469c      	mov	ip, r3
    3044:	0903      	lsrs	r3, r0, #4
    3046:	428b      	cmp	r3, r1
    3048:	d32d      	bcc.n	30a6 <__divsi3+0x17a>
    304a:	0a03      	lsrs	r3, r0, #8
    304c:	428b      	cmp	r3, r1
    304e:	d312      	bcc.n	3076 <__divsi3+0x14a>
    3050:	22fc      	movs	r2, #252	; 0xfc
    3052:	0189      	lsls	r1, r1, #6
    3054:	ba12      	rev	r2, r2
    3056:	0a03      	lsrs	r3, r0, #8
    3058:	428b      	cmp	r3, r1
    305a:	d30c      	bcc.n	3076 <__divsi3+0x14a>
    305c:	0189      	lsls	r1, r1, #6
    305e:	1192      	asrs	r2, r2, #6
    3060:	428b      	cmp	r3, r1
    3062:	d308      	bcc.n	3076 <__divsi3+0x14a>
    3064:	0189      	lsls	r1, r1, #6
    3066:	1192      	asrs	r2, r2, #6
    3068:	428b      	cmp	r3, r1
    306a:	d304      	bcc.n	3076 <__divsi3+0x14a>
    306c:	0189      	lsls	r1, r1, #6
    306e:	d03a      	beq.n	30e6 <__divsi3+0x1ba>
    3070:	1192      	asrs	r2, r2, #6
    3072:	e000      	b.n	3076 <__divsi3+0x14a>
    3074:	0989      	lsrs	r1, r1, #6
    3076:	09c3      	lsrs	r3, r0, #7
    3078:	428b      	cmp	r3, r1
    307a:	d301      	bcc.n	3080 <__divsi3+0x154>
    307c:	01cb      	lsls	r3, r1, #7
    307e:	1ac0      	subs	r0, r0, r3
    3080:	4152      	adcs	r2, r2
    3082:	0983      	lsrs	r3, r0, #6
    3084:	428b      	cmp	r3, r1
    3086:	d301      	bcc.n	308c <__divsi3+0x160>
    3088:	018b      	lsls	r3, r1, #6
    308a:	1ac0      	subs	r0, r0, r3
    308c:	4152      	adcs	r2, r2
    308e:	0943      	lsrs	r3, r0, #5
    3090:	428b      	cmp	r3, r1
    3092:	d301      	bcc.n	3098 <__divsi3+0x16c>
    3094:	014b      	lsls	r3, r1, #5
    3096:	1ac0      	subs	r0, r0, r3
    3098:	4152      	adcs	r2, r2
    309a:	0903      	lsrs	r3, r0, #4
    309c:	428b      	cmp	r3, r1
    309e:	d301      	bcc.n	30a4 <__divsi3+0x178>
    30a0:	010b      	lsls	r3, r1, #4
    30a2:	1ac0      	subs	r0, r0, r3
    30a4:	4152      	adcs	r2, r2
    30a6:	08c3      	lsrs	r3, r0, #3
    30a8:	428b      	cmp	r3, r1
    30aa:	d301      	bcc.n	30b0 <__divsi3+0x184>
    30ac:	00cb      	lsls	r3, r1, #3
    30ae:	1ac0      	subs	r0, r0, r3
    30b0:	4152      	adcs	r2, r2
    30b2:	0883      	lsrs	r3, r0, #2
    30b4:	428b      	cmp	r3, r1
    30b6:	d301      	bcc.n	30bc <__divsi3+0x190>
    30b8:	008b      	lsls	r3, r1, #2
    30ba:	1ac0      	subs	r0, r0, r3
    30bc:	4152      	adcs	r2, r2
    30be:	d2d9      	bcs.n	3074 <__divsi3+0x148>
    30c0:	0843      	lsrs	r3, r0, #1
    30c2:	428b      	cmp	r3, r1
    30c4:	d301      	bcc.n	30ca <__divsi3+0x19e>
    30c6:	004b      	lsls	r3, r1, #1
    30c8:	1ac0      	subs	r0, r0, r3
    30ca:	4152      	adcs	r2, r2
    30cc:	1a41      	subs	r1, r0, r1
    30ce:	d200      	bcs.n	30d2 <__divsi3+0x1a6>
    30d0:	4601      	mov	r1, r0
    30d2:	4663      	mov	r3, ip
    30d4:	4152      	adcs	r2, r2
    30d6:	105b      	asrs	r3, r3, #1
    30d8:	4610      	mov	r0, r2
    30da:	d301      	bcc.n	30e0 <__divsi3+0x1b4>
    30dc:	4240      	negs	r0, r0
    30de:	2b00      	cmp	r3, #0
    30e0:	d500      	bpl.n	30e4 <__divsi3+0x1b8>
    30e2:	4249      	negs	r1, r1
    30e4:	4770      	bx	lr
    30e6:	4663      	mov	r3, ip
    30e8:	105b      	asrs	r3, r3, #1
    30ea:	d300      	bcc.n	30ee <__divsi3+0x1c2>
    30ec:	4240      	negs	r0, r0
    30ee:	b501      	push	{r0, lr}
    30f0:	2000      	movs	r0, #0
    30f2:	f000 f805 	bl	3100 <__aeabi_idiv0>
    30f6:	bd02      	pop	{r1, pc}

000030f8 <__aeabi_idivmod>:
    30f8:	2900      	cmp	r1, #0
    30fa:	d0f8      	beq.n	30ee <__divsi3+0x1c2>
    30fc:	e716      	b.n	2f2c <__divsi3>
    30fe:	4770      	bx	lr

00003100 <__aeabi_idiv0>:
    3100:	4770      	bx	lr
    3102:	46c0      	nop			; (mov r8, r8)

00003104 <__ffssi2>:
    3104:	b510      	push	{r4, lr}
    3106:	2300      	movs	r3, #0
    3108:	2800      	cmp	r0, #0
    310a:	d002      	beq.n	3112 <__ffssi2+0xe>
    310c:	f000 fb18 	bl	3740 <__ctzsi2>
    3110:	1c43      	adds	r3, r0, #1
    3112:	0018      	movs	r0, r3
    3114:	bd10      	pop	{r4, pc}
    3116:	46c0      	nop			; (mov r8, r8)

00003118 <__aeabi_dmul>:
    3118:	b5f0      	push	{r4, r5, r6, r7, lr}
    311a:	4657      	mov	r7, sl
    311c:	4645      	mov	r5, r8
    311e:	46de      	mov	lr, fp
    3120:	464e      	mov	r6, r9
    3122:	b5e0      	push	{r5, r6, r7, lr}
    3124:	030c      	lsls	r4, r1, #12
    3126:	4698      	mov	r8, r3
    3128:	004e      	lsls	r6, r1, #1
    312a:	0b23      	lsrs	r3, r4, #12
    312c:	b087      	sub	sp, #28
    312e:	0007      	movs	r7, r0
    3130:	4692      	mov	sl, r2
    3132:	469b      	mov	fp, r3
    3134:	0d76      	lsrs	r6, r6, #21
    3136:	0fcd      	lsrs	r5, r1, #31
    3138:	2e00      	cmp	r6, #0
    313a:	d06b      	beq.n	3214 <__aeabi_dmul+0xfc>
    313c:	4b6d      	ldr	r3, [pc, #436]	; (32f4 <__aeabi_dmul+0x1dc>)
    313e:	429e      	cmp	r6, r3
    3140:	d035      	beq.n	31ae <__aeabi_dmul+0x96>
    3142:	2480      	movs	r4, #128	; 0x80
    3144:	465b      	mov	r3, fp
    3146:	0f42      	lsrs	r2, r0, #29
    3148:	0424      	lsls	r4, r4, #16
    314a:	00db      	lsls	r3, r3, #3
    314c:	4314      	orrs	r4, r2
    314e:	431c      	orrs	r4, r3
    3150:	00c3      	lsls	r3, r0, #3
    3152:	4699      	mov	r9, r3
    3154:	4b68      	ldr	r3, [pc, #416]	; (32f8 <__aeabi_dmul+0x1e0>)
    3156:	46a3      	mov	fp, r4
    3158:	469c      	mov	ip, r3
    315a:	2300      	movs	r3, #0
    315c:	2700      	movs	r7, #0
    315e:	4466      	add	r6, ip
    3160:	9302      	str	r3, [sp, #8]
    3162:	4643      	mov	r3, r8
    3164:	031c      	lsls	r4, r3, #12
    3166:	005a      	lsls	r2, r3, #1
    3168:	0fdb      	lsrs	r3, r3, #31
    316a:	4650      	mov	r0, sl
    316c:	0b24      	lsrs	r4, r4, #12
    316e:	0d52      	lsrs	r2, r2, #21
    3170:	4698      	mov	r8, r3
    3172:	d100      	bne.n	3176 <__aeabi_dmul+0x5e>
    3174:	e076      	b.n	3264 <__aeabi_dmul+0x14c>
    3176:	4b5f      	ldr	r3, [pc, #380]	; (32f4 <__aeabi_dmul+0x1dc>)
    3178:	429a      	cmp	r2, r3
    317a:	d06d      	beq.n	3258 <__aeabi_dmul+0x140>
    317c:	2380      	movs	r3, #128	; 0x80
    317e:	0f41      	lsrs	r1, r0, #29
    3180:	041b      	lsls	r3, r3, #16
    3182:	430b      	orrs	r3, r1
    3184:	495c      	ldr	r1, [pc, #368]	; (32f8 <__aeabi_dmul+0x1e0>)
    3186:	00e4      	lsls	r4, r4, #3
    3188:	468c      	mov	ip, r1
    318a:	431c      	orrs	r4, r3
    318c:	00c3      	lsls	r3, r0, #3
    318e:	2000      	movs	r0, #0
    3190:	4462      	add	r2, ip
    3192:	4641      	mov	r1, r8
    3194:	18b6      	adds	r6, r6, r2
    3196:	4069      	eors	r1, r5
    3198:	1c72      	adds	r2, r6, #1
    319a:	9101      	str	r1, [sp, #4]
    319c:	4694      	mov	ip, r2
    319e:	4307      	orrs	r7, r0
    31a0:	2f0f      	cmp	r7, #15
    31a2:	d900      	bls.n	31a6 <__aeabi_dmul+0x8e>
    31a4:	e0b0      	b.n	3308 <__aeabi_dmul+0x1f0>
    31a6:	4a55      	ldr	r2, [pc, #340]	; (32fc <__aeabi_dmul+0x1e4>)
    31a8:	00bf      	lsls	r7, r7, #2
    31aa:	59d2      	ldr	r2, [r2, r7]
    31ac:	4697      	mov	pc, r2
    31ae:	465b      	mov	r3, fp
    31b0:	4303      	orrs	r3, r0
    31b2:	4699      	mov	r9, r3
    31b4:	d000      	beq.n	31b8 <__aeabi_dmul+0xa0>
    31b6:	e087      	b.n	32c8 <__aeabi_dmul+0x1b0>
    31b8:	2300      	movs	r3, #0
    31ba:	469b      	mov	fp, r3
    31bc:	3302      	adds	r3, #2
    31be:	2708      	movs	r7, #8
    31c0:	9302      	str	r3, [sp, #8]
    31c2:	e7ce      	b.n	3162 <__aeabi_dmul+0x4a>
    31c4:	4642      	mov	r2, r8
    31c6:	9201      	str	r2, [sp, #4]
    31c8:	2802      	cmp	r0, #2
    31ca:	d067      	beq.n	329c <__aeabi_dmul+0x184>
    31cc:	2803      	cmp	r0, #3
    31ce:	d100      	bne.n	31d2 <__aeabi_dmul+0xba>
    31d0:	e20e      	b.n	35f0 <__aeabi_dmul+0x4d8>
    31d2:	2801      	cmp	r0, #1
    31d4:	d000      	beq.n	31d8 <__aeabi_dmul+0xc0>
    31d6:	e162      	b.n	349e <__aeabi_dmul+0x386>
    31d8:	2300      	movs	r3, #0
    31da:	2400      	movs	r4, #0
    31dc:	2200      	movs	r2, #0
    31de:	4699      	mov	r9, r3
    31e0:	9901      	ldr	r1, [sp, #4]
    31e2:	4001      	ands	r1, r0
    31e4:	b2cd      	uxtb	r5, r1
    31e6:	2100      	movs	r1, #0
    31e8:	0312      	lsls	r2, r2, #12
    31ea:	0d0b      	lsrs	r3, r1, #20
    31ec:	0b12      	lsrs	r2, r2, #12
    31ee:	051b      	lsls	r3, r3, #20
    31f0:	4313      	orrs	r3, r2
    31f2:	4a43      	ldr	r2, [pc, #268]	; (3300 <__aeabi_dmul+0x1e8>)
    31f4:	0524      	lsls	r4, r4, #20
    31f6:	4013      	ands	r3, r2
    31f8:	431c      	orrs	r4, r3
    31fa:	0064      	lsls	r4, r4, #1
    31fc:	07ed      	lsls	r5, r5, #31
    31fe:	0864      	lsrs	r4, r4, #1
    3200:	432c      	orrs	r4, r5
    3202:	4648      	mov	r0, r9
    3204:	0021      	movs	r1, r4
    3206:	b007      	add	sp, #28
    3208:	bc3c      	pop	{r2, r3, r4, r5}
    320a:	4690      	mov	r8, r2
    320c:	4699      	mov	r9, r3
    320e:	46a2      	mov	sl, r4
    3210:	46ab      	mov	fp, r5
    3212:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3214:	4303      	orrs	r3, r0
    3216:	4699      	mov	r9, r3
    3218:	d04f      	beq.n	32ba <__aeabi_dmul+0x1a2>
    321a:	465b      	mov	r3, fp
    321c:	2b00      	cmp	r3, #0
    321e:	d100      	bne.n	3222 <__aeabi_dmul+0x10a>
    3220:	e189      	b.n	3536 <__aeabi_dmul+0x41e>
    3222:	4658      	mov	r0, fp
    3224:	f000 fa6e 	bl	3704 <__clzsi2>
    3228:	0003      	movs	r3, r0
    322a:	3b0b      	subs	r3, #11
    322c:	2b1c      	cmp	r3, #28
    322e:	dd00      	ble.n	3232 <__aeabi_dmul+0x11a>
    3230:	e17a      	b.n	3528 <__aeabi_dmul+0x410>
    3232:	221d      	movs	r2, #29
    3234:	1ad3      	subs	r3, r2, r3
    3236:	003a      	movs	r2, r7
    3238:	0001      	movs	r1, r0
    323a:	465c      	mov	r4, fp
    323c:	40da      	lsrs	r2, r3
    323e:	3908      	subs	r1, #8
    3240:	408c      	lsls	r4, r1
    3242:	0013      	movs	r3, r2
    3244:	408f      	lsls	r7, r1
    3246:	4323      	orrs	r3, r4
    3248:	469b      	mov	fp, r3
    324a:	46b9      	mov	r9, r7
    324c:	2300      	movs	r3, #0
    324e:	4e2d      	ldr	r6, [pc, #180]	; (3304 <__aeabi_dmul+0x1ec>)
    3250:	2700      	movs	r7, #0
    3252:	1a36      	subs	r6, r6, r0
    3254:	9302      	str	r3, [sp, #8]
    3256:	e784      	b.n	3162 <__aeabi_dmul+0x4a>
    3258:	4653      	mov	r3, sl
    325a:	4323      	orrs	r3, r4
    325c:	d12a      	bne.n	32b4 <__aeabi_dmul+0x19c>
    325e:	2400      	movs	r4, #0
    3260:	2002      	movs	r0, #2
    3262:	e796      	b.n	3192 <__aeabi_dmul+0x7a>
    3264:	4653      	mov	r3, sl
    3266:	4323      	orrs	r3, r4
    3268:	d020      	beq.n	32ac <__aeabi_dmul+0x194>
    326a:	2c00      	cmp	r4, #0
    326c:	d100      	bne.n	3270 <__aeabi_dmul+0x158>
    326e:	e157      	b.n	3520 <__aeabi_dmul+0x408>
    3270:	0020      	movs	r0, r4
    3272:	f000 fa47 	bl	3704 <__clzsi2>
    3276:	0003      	movs	r3, r0
    3278:	3b0b      	subs	r3, #11
    327a:	2b1c      	cmp	r3, #28
    327c:	dd00      	ble.n	3280 <__aeabi_dmul+0x168>
    327e:	e149      	b.n	3514 <__aeabi_dmul+0x3fc>
    3280:	211d      	movs	r1, #29
    3282:	1acb      	subs	r3, r1, r3
    3284:	4651      	mov	r1, sl
    3286:	0002      	movs	r2, r0
    3288:	40d9      	lsrs	r1, r3
    328a:	4653      	mov	r3, sl
    328c:	3a08      	subs	r2, #8
    328e:	4094      	lsls	r4, r2
    3290:	4093      	lsls	r3, r2
    3292:	430c      	orrs	r4, r1
    3294:	4a1b      	ldr	r2, [pc, #108]	; (3304 <__aeabi_dmul+0x1ec>)
    3296:	1a12      	subs	r2, r2, r0
    3298:	2000      	movs	r0, #0
    329a:	e77a      	b.n	3192 <__aeabi_dmul+0x7a>
    329c:	2501      	movs	r5, #1
    329e:	9b01      	ldr	r3, [sp, #4]
    32a0:	4c14      	ldr	r4, [pc, #80]	; (32f4 <__aeabi_dmul+0x1dc>)
    32a2:	401d      	ands	r5, r3
    32a4:	2300      	movs	r3, #0
    32a6:	2200      	movs	r2, #0
    32a8:	4699      	mov	r9, r3
    32aa:	e79c      	b.n	31e6 <__aeabi_dmul+0xce>
    32ac:	2400      	movs	r4, #0
    32ae:	2200      	movs	r2, #0
    32b0:	2001      	movs	r0, #1
    32b2:	e76e      	b.n	3192 <__aeabi_dmul+0x7a>
    32b4:	4653      	mov	r3, sl
    32b6:	2003      	movs	r0, #3
    32b8:	e76b      	b.n	3192 <__aeabi_dmul+0x7a>
    32ba:	2300      	movs	r3, #0
    32bc:	469b      	mov	fp, r3
    32be:	3301      	adds	r3, #1
    32c0:	2704      	movs	r7, #4
    32c2:	2600      	movs	r6, #0
    32c4:	9302      	str	r3, [sp, #8]
    32c6:	e74c      	b.n	3162 <__aeabi_dmul+0x4a>
    32c8:	2303      	movs	r3, #3
    32ca:	4681      	mov	r9, r0
    32cc:	270c      	movs	r7, #12
    32ce:	9302      	str	r3, [sp, #8]
    32d0:	e747      	b.n	3162 <__aeabi_dmul+0x4a>
    32d2:	2280      	movs	r2, #128	; 0x80
    32d4:	2300      	movs	r3, #0
    32d6:	2500      	movs	r5, #0
    32d8:	0312      	lsls	r2, r2, #12
    32da:	4699      	mov	r9, r3
    32dc:	4c05      	ldr	r4, [pc, #20]	; (32f4 <__aeabi_dmul+0x1dc>)
    32de:	e782      	b.n	31e6 <__aeabi_dmul+0xce>
    32e0:	465c      	mov	r4, fp
    32e2:	464b      	mov	r3, r9
    32e4:	9802      	ldr	r0, [sp, #8]
    32e6:	e76f      	b.n	31c8 <__aeabi_dmul+0xb0>
    32e8:	465c      	mov	r4, fp
    32ea:	464b      	mov	r3, r9
    32ec:	9501      	str	r5, [sp, #4]
    32ee:	9802      	ldr	r0, [sp, #8]
    32f0:	e76a      	b.n	31c8 <__aeabi_dmul+0xb0>
    32f2:	46c0      	nop			; (mov r8, r8)
    32f4:	000007ff 	.word	0x000007ff
    32f8:	fffffc01 	.word	0xfffffc01
    32fc:	00004e64 	.word	0x00004e64
    3300:	800fffff 	.word	0x800fffff
    3304:	fffffc0d 	.word	0xfffffc0d
    3308:	464a      	mov	r2, r9
    330a:	4649      	mov	r1, r9
    330c:	0c17      	lsrs	r7, r2, #16
    330e:	0c1a      	lsrs	r2, r3, #16
    3310:	041b      	lsls	r3, r3, #16
    3312:	0c1b      	lsrs	r3, r3, #16
    3314:	0408      	lsls	r0, r1, #16
    3316:	0019      	movs	r1, r3
    3318:	0c00      	lsrs	r0, r0, #16
    331a:	4341      	muls	r1, r0
    331c:	0015      	movs	r5, r2
    331e:	4688      	mov	r8, r1
    3320:	0019      	movs	r1, r3
    3322:	437d      	muls	r5, r7
    3324:	4379      	muls	r1, r7
    3326:	9503      	str	r5, [sp, #12]
    3328:	4689      	mov	r9, r1
    332a:	0029      	movs	r1, r5
    332c:	0015      	movs	r5, r2
    332e:	4345      	muls	r5, r0
    3330:	444d      	add	r5, r9
    3332:	9502      	str	r5, [sp, #8]
    3334:	4645      	mov	r5, r8
    3336:	0c2d      	lsrs	r5, r5, #16
    3338:	46aa      	mov	sl, r5
    333a:	9d02      	ldr	r5, [sp, #8]
    333c:	4455      	add	r5, sl
    333e:	45a9      	cmp	r9, r5
    3340:	d906      	bls.n	3350 <__aeabi_dmul+0x238>
    3342:	468a      	mov	sl, r1
    3344:	2180      	movs	r1, #128	; 0x80
    3346:	0249      	lsls	r1, r1, #9
    3348:	4689      	mov	r9, r1
    334a:	44ca      	add	sl, r9
    334c:	4651      	mov	r1, sl
    334e:	9103      	str	r1, [sp, #12]
    3350:	0c29      	lsrs	r1, r5, #16
    3352:	9104      	str	r1, [sp, #16]
    3354:	4641      	mov	r1, r8
    3356:	0409      	lsls	r1, r1, #16
    3358:	042d      	lsls	r5, r5, #16
    335a:	0c09      	lsrs	r1, r1, #16
    335c:	4688      	mov	r8, r1
    335e:	0029      	movs	r1, r5
    3360:	0c25      	lsrs	r5, r4, #16
    3362:	0424      	lsls	r4, r4, #16
    3364:	4441      	add	r1, r8
    3366:	0c24      	lsrs	r4, r4, #16
    3368:	9105      	str	r1, [sp, #20]
    336a:	0021      	movs	r1, r4
    336c:	4341      	muls	r1, r0
    336e:	4688      	mov	r8, r1
    3370:	0021      	movs	r1, r4
    3372:	4379      	muls	r1, r7
    3374:	468a      	mov	sl, r1
    3376:	4368      	muls	r0, r5
    3378:	4641      	mov	r1, r8
    337a:	4450      	add	r0, sl
    337c:	4681      	mov	r9, r0
    337e:	0c08      	lsrs	r0, r1, #16
    3380:	4448      	add	r0, r9
    3382:	436f      	muls	r7, r5
    3384:	4582      	cmp	sl, r0
    3386:	d903      	bls.n	3390 <__aeabi_dmul+0x278>
    3388:	2180      	movs	r1, #128	; 0x80
    338a:	0249      	lsls	r1, r1, #9
    338c:	4689      	mov	r9, r1
    338e:	444f      	add	r7, r9
    3390:	0c01      	lsrs	r1, r0, #16
    3392:	4689      	mov	r9, r1
    3394:	0039      	movs	r1, r7
    3396:	4449      	add	r1, r9
    3398:	9102      	str	r1, [sp, #8]
    339a:	4641      	mov	r1, r8
    339c:	040f      	lsls	r7, r1, #16
    339e:	9904      	ldr	r1, [sp, #16]
    33a0:	0c3f      	lsrs	r7, r7, #16
    33a2:	4688      	mov	r8, r1
    33a4:	0400      	lsls	r0, r0, #16
    33a6:	19c0      	adds	r0, r0, r7
    33a8:	4480      	add	r8, r0
    33aa:	4641      	mov	r1, r8
    33ac:	9104      	str	r1, [sp, #16]
    33ae:	4659      	mov	r1, fp
    33b0:	0c0f      	lsrs	r7, r1, #16
    33b2:	0409      	lsls	r1, r1, #16
    33b4:	0c09      	lsrs	r1, r1, #16
    33b6:	4688      	mov	r8, r1
    33b8:	4359      	muls	r1, r3
    33ba:	468a      	mov	sl, r1
    33bc:	0039      	movs	r1, r7
    33be:	4351      	muls	r1, r2
    33c0:	4689      	mov	r9, r1
    33c2:	4641      	mov	r1, r8
    33c4:	434a      	muls	r2, r1
    33c6:	4651      	mov	r1, sl
    33c8:	0c09      	lsrs	r1, r1, #16
    33ca:	468b      	mov	fp, r1
    33cc:	437b      	muls	r3, r7
    33ce:	18d2      	adds	r2, r2, r3
    33d0:	445a      	add	r2, fp
    33d2:	4293      	cmp	r3, r2
    33d4:	d903      	bls.n	33de <__aeabi_dmul+0x2c6>
    33d6:	2380      	movs	r3, #128	; 0x80
    33d8:	025b      	lsls	r3, r3, #9
    33da:	469b      	mov	fp, r3
    33dc:	44d9      	add	r9, fp
    33de:	4651      	mov	r1, sl
    33e0:	0409      	lsls	r1, r1, #16
    33e2:	0c09      	lsrs	r1, r1, #16
    33e4:	468a      	mov	sl, r1
    33e6:	4641      	mov	r1, r8
    33e8:	4361      	muls	r1, r4
    33ea:	437c      	muls	r4, r7
    33ec:	0c13      	lsrs	r3, r2, #16
    33ee:	0412      	lsls	r2, r2, #16
    33f0:	444b      	add	r3, r9
    33f2:	4452      	add	r2, sl
    33f4:	46a1      	mov	r9, r4
    33f6:	468a      	mov	sl, r1
    33f8:	003c      	movs	r4, r7
    33fa:	4641      	mov	r1, r8
    33fc:	436c      	muls	r4, r5
    33fe:	434d      	muls	r5, r1
    3400:	4651      	mov	r1, sl
    3402:	444d      	add	r5, r9
    3404:	0c0f      	lsrs	r7, r1, #16
    3406:	197d      	adds	r5, r7, r5
    3408:	45a9      	cmp	r9, r5
    340a:	d903      	bls.n	3414 <__aeabi_dmul+0x2fc>
    340c:	2180      	movs	r1, #128	; 0x80
    340e:	0249      	lsls	r1, r1, #9
    3410:	4688      	mov	r8, r1
    3412:	4444      	add	r4, r8
    3414:	9f04      	ldr	r7, [sp, #16]
    3416:	9903      	ldr	r1, [sp, #12]
    3418:	46b8      	mov	r8, r7
    341a:	4441      	add	r1, r8
    341c:	468b      	mov	fp, r1
    341e:	4583      	cmp	fp, r0
    3420:	4180      	sbcs	r0, r0
    3422:	4241      	negs	r1, r0
    3424:	4688      	mov	r8, r1
    3426:	4651      	mov	r1, sl
    3428:	0408      	lsls	r0, r1, #16
    342a:	042f      	lsls	r7, r5, #16
    342c:	0c00      	lsrs	r0, r0, #16
    342e:	183f      	adds	r7, r7, r0
    3430:	4658      	mov	r0, fp
    3432:	9902      	ldr	r1, [sp, #8]
    3434:	1810      	adds	r0, r2, r0
    3436:	4689      	mov	r9, r1
    3438:	4290      	cmp	r0, r2
    343a:	4192      	sbcs	r2, r2
    343c:	444f      	add	r7, r9
    343e:	46ba      	mov	sl, r7
    3440:	4252      	negs	r2, r2
    3442:	4699      	mov	r9, r3
    3444:	4693      	mov	fp, r2
    3446:	44c2      	add	sl, r8
    3448:	44d1      	add	r9, sl
    344a:	44cb      	add	fp, r9
    344c:	428f      	cmp	r7, r1
    344e:	41bf      	sbcs	r7, r7
    3450:	45c2      	cmp	sl, r8
    3452:	4189      	sbcs	r1, r1
    3454:	4599      	cmp	r9, r3
    3456:	419b      	sbcs	r3, r3
    3458:	4593      	cmp	fp, r2
    345a:	4192      	sbcs	r2, r2
    345c:	427f      	negs	r7, r7
    345e:	4249      	negs	r1, r1
    3460:	0c2d      	lsrs	r5, r5, #16
    3462:	4252      	negs	r2, r2
    3464:	430f      	orrs	r7, r1
    3466:	425b      	negs	r3, r3
    3468:	4313      	orrs	r3, r2
    346a:	197f      	adds	r7, r7, r5
    346c:	18ff      	adds	r7, r7, r3
    346e:	465b      	mov	r3, fp
    3470:	193c      	adds	r4, r7, r4
    3472:	0ddb      	lsrs	r3, r3, #23
    3474:	9a05      	ldr	r2, [sp, #20]
    3476:	0264      	lsls	r4, r4, #9
    3478:	431c      	orrs	r4, r3
    347a:	0243      	lsls	r3, r0, #9
    347c:	4313      	orrs	r3, r2
    347e:	1e5d      	subs	r5, r3, #1
    3480:	41ab      	sbcs	r3, r5
    3482:	465a      	mov	r2, fp
    3484:	0dc0      	lsrs	r0, r0, #23
    3486:	4303      	orrs	r3, r0
    3488:	0252      	lsls	r2, r2, #9
    348a:	4313      	orrs	r3, r2
    348c:	01e2      	lsls	r2, r4, #7
    348e:	d556      	bpl.n	353e <__aeabi_dmul+0x426>
    3490:	2001      	movs	r0, #1
    3492:	085a      	lsrs	r2, r3, #1
    3494:	4003      	ands	r3, r0
    3496:	4313      	orrs	r3, r2
    3498:	07e2      	lsls	r2, r4, #31
    349a:	4313      	orrs	r3, r2
    349c:	0864      	lsrs	r4, r4, #1
    349e:	485a      	ldr	r0, [pc, #360]	; (3608 <__aeabi_dmul+0x4f0>)
    34a0:	4460      	add	r0, ip
    34a2:	2800      	cmp	r0, #0
    34a4:	dd4d      	ble.n	3542 <__aeabi_dmul+0x42a>
    34a6:	075a      	lsls	r2, r3, #29
    34a8:	d009      	beq.n	34be <__aeabi_dmul+0x3a6>
    34aa:	220f      	movs	r2, #15
    34ac:	401a      	ands	r2, r3
    34ae:	2a04      	cmp	r2, #4
    34b0:	d005      	beq.n	34be <__aeabi_dmul+0x3a6>
    34b2:	1d1a      	adds	r2, r3, #4
    34b4:	429a      	cmp	r2, r3
    34b6:	419b      	sbcs	r3, r3
    34b8:	425b      	negs	r3, r3
    34ba:	18e4      	adds	r4, r4, r3
    34bc:	0013      	movs	r3, r2
    34be:	01e2      	lsls	r2, r4, #7
    34c0:	d504      	bpl.n	34cc <__aeabi_dmul+0x3b4>
    34c2:	2080      	movs	r0, #128	; 0x80
    34c4:	4a51      	ldr	r2, [pc, #324]	; (360c <__aeabi_dmul+0x4f4>)
    34c6:	00c0      	lsls	r0, r0, #3
    34c8:	4014      	ands	r4, r2
    34ca:	4460      	add	r0, ip
    34cc:	4a50      	ldr	r2, [pc, #320]	; (3610 <__aeabi_dmul+0x4f8>)
    34ce:	4290      	cmp	r0, r2
    34d0:	dd00      	ble.n	34d4 <__aeabi_dmul+0x3bc>
    34d2:	e6e3      	b.n	329c <__aeabi_dmul+0x184>
    34d4:	2501      	movs	r5, #1
    34d6:	08db      	lsrs	r3, r3, #3
    34d8:	0762      	lsls	r2, r4, #29
    34da:	431a      	orrs	r2, r3
    34dc:	0264      	lsls	r4, r4, #9
    34de:	9b01      	ldr	r3, [sp, #4]
    34e0:	4691      	mov	r9, r2
    34e2:	0b22      	lsrs	r2, r4, #12
    34e4:	0544      	lsls	r4, r0, #21
    34e6:	0d64      	lsrs	r4, r4, #21
    34e8:	401d      	ands	r5, r3
    34ea:	e67c      	b.n	31e6 <__aeabi_dmul+0xce>
    34ec:	2280      	movs	r2, #128	; 0x80
    34ee:	4659      	mov	r1, fp
    34f0:	0312      	lsls	r2, r2, #12
    34f2:	4211      	tst	r1, r2
    34f4:	d008      	beq.n	3508 <__aeabi_dmul+0x3f0>
    34f6:	4214      	tst	r4, r2
    34f8:	d106      	bne.n	3508 <__aeabi_dmul+0x3f0>
    34fa:	4322      	orrs	r2, r4
    34fc:	0312      	lsls	r2, r2, #12
    34fe:	0b12      	lsrs	r2, r2, #12
    3500:	4645      	mov	r5, r8
    3502:	4699      	mov	r9, r3
    3504:	4c43      	ldr	r4, [pc, #268]	; (3614 <__aeabi_dmul+0x4fc>)
    3506:	e66e      	b.n	31e6 <__aeabi_dmul+0xce>
    3508:	465b      	mov	r3, fp
    350a:	431a      	orrs	r2, r3
    350c:	0312      	lsls	r2, r2, #12
    350e:	0b12      	lsrs	r2, r2, #12
    3510:	4c40      	ldr	r4, [pc, #256]	; (3614 <__aeabi_dmul+0x4fc>)
    3512:	e668      	b.n	31e6 <__aeabi_dmul+0xce>
    3514:	0003      	movs	r3, r0
    3516:	4654      	mov	r4, sl
    3518:	3b28      	subs	r3, #40	; 0x28
    351a:	409c      	lsls	r4, r3
    351c:	2300      	movs	r3, #0
    351e:	e6b9      	b.n	3294 <__aeabi_dmul+0x17c>
    3520:	f000 f8f0 	bl	3704 <__clzsi2>
    3524:	3020      	adds	r0, #32
    3526:	e6a6      	b.n	3276 <__aeabi_dmul+0x15e>
    3528:	0003      	movs	r3, r0
    352a:	3b28      	subs	r3, #40	; 0x28
    352c:	409f      	lsls	r7, r3
    352e:	2300      	movs	r3, #0
    3530:	46bb      	mov	fp, r7
    3532:	4699      	mov	r9, r3
    3534:	e68a      	b.n	324c <__aeabi_dmul+0x134>
    3536:	f000 f8e5 	bl	3704 <__clzsi2>
    353a:	3020      	adds	r0, #32
    353c:	e674      	b.n	3228 <__aeabi_dmul+0x110>
    353e:	46b4      	mov	ip, r6
    3540:	e7ad      	b.n	349e <__aeabi_dmul+0x386>
    3542:	2501      	movs	r5, #1
    3544:	1a2a      	subs	r2, r5, r0
    3546:	2a38      	cmp	r2, #56	; 0x38
    3548:	dd06      	ble.n	3558 <__aeabi_dmul+0x440>
    354a:	9b01      	ldr	r3, [sp, #4]
    354c:	2400      	movs	r4, #0
    354e:	401d      	ands	r5, r3
    3550:	2300      	movs	r3, #0
    3552:	2200      	movs	r2, #0
    3554:	4699      	mov	r9, r3
    3556:	e646      	b.n	31e6 <__aeabi_dmul+0xce>
    3558:	2a1f      	cmp	r2, #31
    355a:	dc21      	bgt.n	35a0 <__aeabi_dmul+0x488>
    355c:	2520      	movs	r5, #32
    355e:	0020      	movs	r0, r4
    3560:	1aad      	subs	r5, r5, r2
    3562:	001e      	movs	r6, r3
    3564:	40ab      	lsls	r3, r5
    3566:	40a8      	lsls	r0, r5
    3568:	40d6      	lsrs	r6, r2
    356a:	1e5d      	subs	r5, r3, #1
    356c:	41ab      	sbcs	r3, r5
    356e:	4330      	orrs	r0, r6
    3570:	4318      	orrs	r0, r3
    3572:	40d4      	lsrs	r4, r2
    3574:	0743      	lsls	r3, r0, #29
    3576:	d009      	beq.n	358c <__aeabi_dmul+0x474>
    3578:	230f      	movs	r3, #15
    357a:	4003      	ands	r3, r0
    357c:	2b04      	cmp	r3, #4
    357e:	d005      	beq.n	358c <__aeabi_dmul+0x474>
    3580:	0003      	movs	r3, r0
    3582:	1d18      	adds	r0, r3, #4
    3584:	4298      	cmp	r0, r3
    3586:	419b      	sbcs	r3, r3
    3588:	425b      	negs	r3, r3
    358a:	18e4      	adds	r4, r4, r3
    358c:	0223      	lsls	r3, r4, #8
    358e:	d521      	bpl.n	35d4 <__aeabi_dmul+0x4bc>
    3590:	2501      	movs	r5, #1
    3592:	9b01      	ldr	r3, [sp, #4]
    3594:	2401      	movs	r4, #1
    3596:	401d      	ands	r5, r3
    3598:	2300      	movs	r3, #0
    359a:	2200      	movs	r2, #0
    359c:	4699      	mov	r9, r3
    359e:	e622      	b.n	31e6 <__aeabi_dmul+0xce>
    35a0:	251f      	movs	r5, #31
    35a2:	0021      	movs	r1, r4
    35a4:	426d      	negs	r5, r5
    35a6:	1a28      	subs	r0, r5, r0
    35a8:	40c1      	lsrs	r1, r0
    35aa:	0008      	movs	r0, r1
    35ac:	2a20      	cmp	r2, #32
    35ae:	d01d      	beq.n	35ec <__aeabi_dmul+0x4d4>
    35b0:	355f      	adds	r5, #95	; 0x5f
    35b2:	1aaa      	subs	r2, r5, r2
    35b4:	4094      	lsls	r4, r2
    35b6:	4323      	orrs	r3, r4
    35b8:	1e5c      	subs	r4, r3, #1
    35ba:	41a3      	sbcs	r3, r4
    35bc:	2507      	movs	r5, #7
    35be:	4303      	orrs	r3, r0
    35c0:	401d      	ands	r5, r3
    35c2:	2200      	movs	r2, #0
    35c4:	2d00      	cmp	r5, #0
    35c6:	d009      	beq.n	35dc <__aeabi_dmul+0x4c4>
    35c8:	220f      	movs	r2, #15
    35ca:	2400      	movs	r4, #0
    35cc:	401a      	ands	r2, r3
    35ce:	0018      	movs	r0, r3
    35d0:	2a04      	cmp	r2, #4
    35d2:	d1d6      	bne.n	3582 <__aeabi_dmul+0x46a>
    35d4:	0003      	movs	r3, r0
    35d6:	0765      	lsls	r5, r4, #29
    35d8:	0264      	lsls	r4, r4, #9
    35da:	0b22      	lsrs	r2, r4, #12
    35dc:	08db      	lsrs	r3, r3, #3
    35de:	432b      	orrs	r3, r5
    35e0:	2501      	movs	r5, #1
    35e2:	4699      	mov	r9, r3
    35e4:	9b01      	ldr	r3, [sp, #4]
    35e6:	2400      	movs	r4, #0
    35e8:	401d      	ands	r5, r3
    35ea:	e5fc      	b.n	31e6 <__aeabi_dmul+0xce>
    35ec:	2400      	movs	r4, #0
    35ee:	e7e2      	b.n	35b6 <__aeabi_dmul+0x49e>
    35f0:	2280      	movs	r2, #128	; 0x80
    35f2:	2501      	movs	r5, #1
    35f4:	0312      	lsls	r2, r2, #12
    35f6:	4322      	orrs	r2, r4
    35f8:	9901      	ldr	r1, [sp, #4]
    35fa:	0312      	lsls	r2, r2, #12
    35fc:	0b12      	lsrs	r2, r2, #12
    35fe:	400d      	ands	r5, r1
    3600:	4699      	mov	r9, r3
    3602:	4c04      	ldr	r4, [pc, #16]	; (3614 <__aeabi_dmul+0x4fc>)
    3604:	e5ef      	b.n	31e6 <__aeabi_dmul+0xce>
    3606:	46c0      	nop			; (mov r8, r8)
    3608:	000003ff 	.word	0x000003ff
    360c:	feffffff 	.word	0xfeffffff
    3610:	000007fe 	.word	0x000007fe
    3614:	000007ff 	.word	0x000007ff

00003618 <__aeabi_d2iz>:
    3618:	b530      	push	{r4, r5, lr}
    361a:	4d13      	ldr	r5, [pc, #76]	; (3668 <__aeabi_d2iz+0x50>)
    361c:	030a      	lsls	r2, r1, #12
    361e:	004b      	lsls	r3, r1, #1
    3620:	0b12      	lsrs	r2, r2, #12
    3622:	0d5b      	lsrs	r3, r3, #21
    3624:	0fc9      	lsrs	r1, r1, #31
    3626:	2400      	movs	r4, #0
    3628:	42ab      	cmp	r3, r5
    362a:	dd10      	ble.n	364e <__aeabi_d2iz+0x36>
    362c:	4c0f      	ldr	r4, [pc, #60]	; (366c <__aeabi_d2iz+0x54>)
    362e:	42a3      	cmp	r3, r4
    3630:	dc0f      	bgt.n	3652 <__aeabi_d2iz+0x3a>
    3632:	2480      	movs	r4, #128	; 0x80
    3634:	4d0e      	ldr	r5, [pc, #56]	; (3670 <__aeabi_d2iz+0x58>)
    3636:	0364      	lsls	r4, r4, #13
    3638:	4322      	orrs	r2, r4
    363a:	1aed      	subs	r5, r5, r3
    363c:	2d1f      	cmp	r5, #31
    363e:	dd0b      	ble.n	3658 <__aeabi_d2iz+0x40>
    3640:	480c      	ldr	r0, [pc, #48]	; (3674 <__aeabi_d2iz+0x5c>)
    3642:	1ac3      	subs	r3, r0, r3
    3644:	40da      	lsrs	r2, r3
    3646:	4254      	negs	r4, r2
    3648:	2900      	cmp	r1, #0
    364a:	d100      	bne.n	364e <__aeabi_d2iz+0x36>
    364c:	0014      	movs	r4, r2
    364e:	0020      	movs	r0, r4
    3650:	bd30      	pop	{r4, r5, pc}
    3652:	4b09      	ldr	r3, [pc, #36]	; (3678 <__aeabi_d2iz+0x60>)
    3654:	18cc      	adds	r4, r1, r3
    3656:	e7fa      	b.n	364e <__aeabi_d2iz+0x36>
    3658:	4c08      	ldr	r4, [pc, #32]	; (367c <__aeabi_d2iz+0x64>)
    365a:	40e8      	lsrs	r0, r5
    365c:	46a4      	mov	ip, r4
    365e:	4463      	add	r3, ip
    3660:	409a      	lsls	r2, r3
    3662:	4302      	orrs	r2, r0
    3664:	e7ef      	b.n	3646 <__aeabi_d2iz+0x2e>
    3666:	46c0      	nop			; (mov r8, r8)
    3668:	000003fe 	.word	0x000003fe
    366c:	0000041d 	.word	0x0000041d
    3670:	00000433 	.word	0x00000433
    3674:	00000413 	.word	0x00000413
    3678:	7fffffff 	.word	0x7fffffff
    367c:	fffffbed 	.word	0xfffffbed

00003680 <__aeabi_i2d>:
    3680:	b570      	push	{r4, r5, r6, lr}
    3682:	2800      	cmp	r0, #0
    3684:	d030      	beq.n	36e8 <__aeabi_i2d+0x68>
    3686:	17c3      	asrs	r3, r0, #31
    3688:	18c4      	adds	r4, r0, r3
    368a:	405c      	eors	r4, r3
    368c:	0fc5      	lsrs	r5, r0, #31
    368e:	0020      	movs	r0, r4
    3690:	f000 f838 	bl	3704 <__clzsi2>
    3694:	4b17      	ldr	r3, [pc, #92]	; (36f4 <__aeabi_i2d+0x74>)
    3696:	4a18      	ldr	r2, [pc, #96]	; (36f8 <__aeabi_i2d+0x78>)
    3698:	1a1b      	subs	r3, r3, r0
    369a:	1ad2      	subs	r2, r2, r3
    369c:	2a1f      	cmp	r2, #31
    369e:	dd18      	ble.n	36d2 <__aeabi_i2d+0x52>
    36a0:	4a16      	ldr	r2, [pc, #88]	; (36fc <__aeabi_i2d+0x7c>)
    36a2:	1ad2      	subs	r2, r2, r3
    36a4:	4094      	lsls	r4, r2
    36a6:	2200      	movs	r2, #0
    36a8:	0324      	lsls	r4, r4, #12
    36aa:	055b      	lsls	r3, r3, #21
    36ac:	0b24      	lsrs	r4, r4, #12
    36ae:	0d5b      	lsrs	r3, r3, #21
    36b0:	2100      	movs	r1, #0
    36b2:	0010      	movs	r0, r2
    36b4:	0324      	lsls	r4, r4, #12
    36b6:	0d0a      	lsrs	r2, r1, #20
    36b8:	0b24      	lsrs	r4, r4, #12
    36ba:	0512      	lsls	r2, r2, #20
    36bc:	4322      	orrs	r2, r4
    36be:	4c10      	ldr	r4, [pc, #64]	; (3700 <__aeabi_i2d+0x80>)
    36c0:	051b      	lsls	r3, r3, #20
    36c2:	4022      	ands	r2, r4
    36c4:	4313      	orrs	r3, r2
    36c6:	005b      	lsls	r3, r3, #1
    36c8:	07ed      	lsls	r5, r5, #31
    36ca:	085b      	lsrs	r3, r3, #1
    36cc:	432b      	orrs	r3, r5
    36ce:	0019      	movs	r1, r3
    36d0:	bd70      	pop	{r4, r5, r6, pc}
    36d2:	0021      	movs	r1, r4
    36d4:	4091      	lsls	r1, r2
    36d6:	000a      	movs	r2, r1
    36d8:	210b      	movs	r1, #11
    36da:	1a08      	subs	r0, r1, r0
    36dc:	40c4      	lsrs	r4, r0
    36de:	055b      	lsls	r3, r3, #21
    36e0:	0324      	lsls	r4, r4, #12
    36e2:	0b24      	lsrs	r4, r4, #12
    36e4:	0d5b      	lsrs	r3, r3, #21
    36e6:	e7e3      	b.n	36b0 <__aeabi_i2d+0x30>
    36e8:	2500      	movs	r5, #0
    36ea:	2300      	movs	r3, #0
    36ec:	2400      	movs	r4, #0
    36ee:	2200      	movs	r2, #0
    36f0:	e7de      	b.n	36b0 <__aeabi_i2d+0x30>
    36f2:	46c0      	nop			; (mov r8, r8)
    36f4:	0000041e 	.word	0x0000041e
    36f8:	00000433 	.word	0x00000433
    36fc:	00000413 	.word	0x00000413
    3700:	800fffff 	.word	0x800fffff

00003704 <__clzsi2>:
    3704:	211c      	movs	r1, #28
    3706:	2301      	movs	r3, #1
    3708:	041b      	lsls	r3, r3, #16
    370a:	4298      	cmp	r0, r3
    370c:	d301      	bcc.n	3712 <__clzsi2+0xe>
    370e:	0c00      	lsrs	r0, r0, #16
    3710:	3910      	subs	r1, #16
    3712:	0a1b      	lsrs	r3, r3, #8
    3714:	4298      	cmp	r0, r3
    3716:	d301      	bcc.n	371c <__clzsi2+0x18>
    3718:	0a00      	lsrs	r0, r0, #8
    371a:	3908      	subs	r1, #8
    371c:	091b      	lsrs	r3, r3, #4
    371e:	4298      	cmp	r0, r3
    3720:	d301      	bcc.n	3726 <__clzsi2+0x22>
    3722:	0900      	lsrs	r0, r0, #4
    3724:	3904      	subs	r1, #4
    3726:	a202      	add	r2, pc, #8	; (adr r2, 3730 <__clzsi2+0x2c>)
    3728:	5c10      	ldrb	r0, [r2, r0]
    372a:	1840      	adds	r0, r0, r1
    372c:	4770      	bx	lr
    372e:	46c0      	nop			; (mov r8, r8)
    3730:	02020304 	.word	0x02020304
    3734:	01010101 	.word	0x01010101
	...

00003740 <__ctzsi2>:
    3740:	4241      	negs	r1, r0
    3742:	4008      	ands	r0, r1
    3744:	211c      	movs	r1, #28
    3746:	2301      	movs	r3, #1
    3748:	041b      	lsls	r3, r3, #16
    374a:	4298      	cmp	r0, r3
    374c:	d301      	bcc.n	3752 <__ctzsi2+0x12>
    374e:	0c00      	lsrs	r0, r0, #16
    3750:	3910      	subs	r1, #16
    3752:	0a1b      	lsrs	r3, r3, #8
    3754:	4298      	cmp	r0, r3
    3756:	d301      	bcc.n	375c <__ctzsi2+0x1c>
    3758:	0a00      	lsrs	r0, r0, #8
    375a:	3908      	subs	r1, #8
    375c:	091b      	lsrs	r3, r3, #4
    375e:	4298      	cmp	r0, r3
    3760:	d301      	bcc.n	3766 <__ctzsi2+0x26>
    3762:	0900      	lsrs	r0, r0, #4
    3764:	3904      	subs	r1, #4
    3766:	a202      	add	r2, pc, #8	; (adr r2, 3770 <__ctzsi2+0x30>)
    3768:	5c10      	ldrb	r0, [r2, r0]
    376a:	1a40      	subs	r0, r0, r1
    376c:	4770      	bx	lr
    376e:	46c0      	nop			; (mov r8, r8)
    3770:	1d1d1c1b 	.word	0x1d1d1c1b
    3774:	1e1e1e1e 	.word	0x1e1e1e1e
    3778:	1f1f1f1f 	.word	0x1f1f1f1f
    377c:	1f1f1f1f 	.word	0x1f1f1f1f

00003780 <__libc_init_array>:
    3780:	b570      	push	{r4, r5, r6, lr}
    3782:	2600      	movs	r6, #0
    3784:	4d0c      	ldr	r5, [pc, #48]	; (37b8 <__libc_init_array+0x38>)
    3786:	4c0d      	ldr	r4, [pc, #52]	; (37bc <__libc_init_array+0x3c>)
    3788:	1b64      	subs	r4, r4, r5
    378a:	10a4      	asrs	r4, r4, #2
    378c:	42a6      	cmp	r6, r4
    378e:	d109      	bne.n	37a4 <__libc_init_array+0x24>
    3790:	2600      	movs	r6, #0
    3792:	f001 fbd3 	bl	4f3c <_init>
    3796:	4d0a      	ldr	r5, [pc, #40]	; (37c0 <__libc_init_array+0x40>)
    3798:	4c0a      	ldr	r4, [pc, #40]	; (37c4 <__libc_init_array+0x44>)
    379a:	1b64      	subs	r4, r4, r5
    379c:	10a4      	asrs	r4, r4, #2
    379e:	42a6      	cmp	r6, r4
    37a0:	d105      	bne.n	37ae <__libc_init_array+0x2e>
    37a2:	bd70      	pop	{r4, r5, r6, pc}
    37a4:	00b3      	lsls	r3, r6, #2
    37a6:	58eb      	ldr	r3, [r5, r3]
    37a8:	4798      	blx	r3
    37aa:	3601      	adds	r6, #1
    37ac:	e7ee      	b.n	378c <__libc_init_array+0xc>
    37ae:	00b3      	lsls	r3, r6, #2
    37b0:	58eb      	ldr	r3, [r5, r3]
    37b2:	4798      	blx	r3
    37b4:	3601      	adds	r6, #1
    37b6:	e7f2      	b.n	379e <__libc_init_array+0x1e>
    37b8:	00004f48 	.word	0x00004f48
    37bc:	00004f48 	.word	0x00004f48
    37c0:	00004f48 	.word	0x00004f48
    37c4:	00004f4c 	.word	0x00004f4c

000037c8 <malloc>:
    37c8:	b510      	push	{r4, lr}
    37ca:	4b03      	ldr	r3, [pc, #12]	; (37d8 <malloc+0x10>)
    37cc:	0001      	movs	r1, r0
    37ce:	6818      	ldr	r0, [r3, #0]
    37d0:	f000 f860 	bl	3894 <_malloc_r>
    37d4:	bd10      	pop	{r4, pc}
    37d6:	46c0      	nop			; (mov r8, r8)
    37d8:	20000040 	.word	0x20000040

000037dc <memcpy>:
    37dc:	2300      	movs	r3, #0
    37de:	b510      	push	{r4, lr}
    37e0:	429a      	cmp	r2, r3
    37e2:	d100      	bne.n	37e6 <memcpy+0xa>
    37e4:	bd10      	pop	{r4, pc}
    37e6:	5ccc      	ldrb	r4, [r1, r3]
    37e8:	54c4      	strb	r4, [r0, r3]
    37ea:	3301      	adds	r3, #1
    37ec:	e7f8      	b.n	37e0 <memcpy+0x4>

000037ee <memset>:
    37ee:	0003      	movs	r3, r0
    37f0:	1882      	adds	r2, r0, r2
    37f2:	4293      	cmp	r3, r2
    37f4:	d100      	bne.n	37f8 <memset+0xa>
    37f6:	4770      	bx	lr
    37f8:	7019      	strb	r1, [r3, #0]
    37fa:	3301      	adds	r3, #1
    37fc:	e7f9      	b.n	37f2 <memset+0x4>
	...

00003800 <_free_r>:
    3800:	b570      	push	{r4, r5, r6, lr}
    3802:	0005      	movs	r5, r0
    3804:	2900      	cmp	r1, #0
    3806:	d010      	beq.n	382a <_free_r+0x2a>
    3808:	1f0c      	subs	r4, r1, #4
    380a:	6823      	ldr	r3, [r4, #0]
    380c:	2b00      	cmp	r3, #0
    380e:	da00      	bge.n	3812 <_free_r+0x12>
    3810:	18e4      	adds	r4, r4, r3
    3812:	0028      	movs	r0, r5
    3814:	f000 fd1e 	bl	4254 <__malloc_lock>
    3818:	4a1d      	ldr	r2, [pc, #116]	; (3890 <_free_r+0x90>)
    381a:	6813      	ldr	r3, [r2, #0]
    381c:	2b00      	cmp	r3, #0
    381e:	d105      	bne.n	382c <_free_r+0x2c>
    3820:	6063      	str	r3, [r4, #4]
    3822:	6014      	str	r4, [r2, #0]
    3824:	0028      	movs	r0, r5
    3826:	f000 fd16 	bl	4256 <__malloc_unlock>
    382a:	bd70      	pop	{r4, r5, r6, pc}
    382c:	42a3      	cmp	r3, r4
    382e:	d909      	bls.n	3844 <_free_r+0x44>
    3830:	6821      	ldr	r1, [r4, #0]
    3832:	1860      	adds	r0, r4, r1
    3834:	4283      	cmp	r3, r0
    3836:	d1f3      	bne.n	3820 <_free_r+0x20>
    3838:	6818      	ldr	r0, [r3, #0]
    383a:	685b      	ldr	r3, [r3, #4]
    383c:	1841      	adds	r1, r0, r1
    383e:	6021      	str	r1, [r4, #0]
    3840:	e7ee      	b.n	3820 <_free_r+0x20>
    3842:	0013      	movs	r3, r2
    3844:	685a      	ldr	r2, [r3, #4]
    3846:	2a00      	cmp	r2, #0
    3848:	d001      	beq.n	384e <_free_r+0x4e>
    384a:	42a2      	cmp	r2, r4
    384c:	d9f9      	bls.n	3842 <_free_r+0x42>
    384e:	6819      	ldr	r1, [r3, #0]
    3850:	1858      	adds	r0, r3, r1
    3852:	42a0      	cmp	r0, r4
    3854:	d10b      	bne.n	386e <_free_r+0x6e>
    3856:	6820      	ldr	r0, [r4, #0]
    3858:	1809      	adds	r1, r1, r0
    385a:	1858      	adds	r0, r3, r1
    385c:	6019      	str	r1, [r3, #0]
    385e:	4282      	cmp	r2, r0
    3860:	d1e0      	bne.n	3824 <_free_r+0x24>
    3862:	6810      	ldr	r0, [r2, #0]
    3864:	6852      	ldr	r2, [r2, #4]
    3866:	1841      	adds	r1, r0, r1
    3868:	6019      	str	r1, [r3, #0]
    386a:	605a      	str	r2, [r3, #4]
    386c:	e7da      	b.n	3824 <_free_r+0x24>
    386e:	42a0      	cmp	r0, r4
    3870:	d902      	bls.n	3878 <_free_r+0x78>
    3872:	230c      	movs	r3, #12
    3874:	602b      	str	r3, [r5, #0]
    3876:	e7d5      	b.n	3824 <_free_r+0x24>
    3878:	6821      	ldr	r1, [r4, #0]
    387a:	1860      	adds	r0, r4, r1
    387c:	4282      	cmp	r2, r0
    387e:	d103      	bne.n	3888 <_free_r+0x88>
    3880:	6810      	ldr	r0, [r2, #0]
    3882:	6852      	ldr	r2, [r2, #4]
    3884:	1841      	adds	r1, r0, r1
    3886:	6021      	str	r1, [r4, #0]
    3888:	6062      	str	r2, [r4, #4]
    388a:	605c      	str	r4, [r3, #4]
    388c:	e7ca      	b.n	3824 <_free_r+0x24>
    388e:	46c0      	nop			; (mov r8, r8)
    3890:	20000108 	.word	0x20000108

00003894 <_malloc_r>:
    3894:	2303      	movs	r3, #3
    3896:	b570      	push	{r4, r5, r6, lr}
    3898:	1ccd      	adds	r5, r1, #3
    389a:	439d      	bics	r5, r3
    389c:	3508      	adds	r5, #8
    389e:	0006      	movs	r6, r0
    38a0:	2d0c      	cmp	r5, #12
    38a2:	d21e      	bcs.n	38e2 <_malloc_r+0x4e>
    38a4:	250c      	movs	r5, #12
    38a6:	42a9      	cmp	r1, r5
    38a8:	d81d      	bhi.n	38e6 <_malloc_r+0x52>
    38aa:	0030      	movs	r0, r6
    38ac:	f000 fcd2 	bl	4254 <__malloc_lock>
    38b0:	4a25      	ldr	r2, [pc, #148]	; (3948 <_malloc_r+0xb4>)
    38b2:	6814      	ldr	r4, [r2, #0]
    38b4:	0021      	movs	r1, r4
    38b6:	2900      	cmp	r1, #0
    38b8:	d119      	bne.n	38ee <_malloc_r+0x5a>
    38ba:	4c24      	ldr	r4, [pc, #144]	; (394c <_malloc_r+0xb8>)
    38bc:	6823      	ldr	r3, [r4, #0]
    38be:	2b00      	cmp	r3, #0
    38c0:	d103      	bne.n	38ca <_malloc_r+0x36>
    38c2:	0030      	movs	r0, r6
    38c4:	f000 f8de 	bl	3a84 <_sbrk_r>
    38c8:	6020      	str	r0, [r4, #0]
    38ca:	0029      	movs	r1, r5
    38cc:	0030      	movs	r0, r6
    38ce:	f000 f8d9 	bl	3a84 <_sbrk_r>
    38d2:	1c43      	adds	r3, r0, #1
    38d4:	d12c      	bne.n	3930 <_malloc_r+0x9c>
    38d6:	230c      	movs	r3, #12
    38d8:	0030      	movs	r0, r6
    38da:	6033      	str	r3, [r6, #0]
    38dc:	f000 fcbb 	bl	4256 <__malloc_unlock>
    38e0:	e003      	b.n	38ea <_malloc_r+0x56>
    38e2:	2d00      	cmp	r5, #0
    38e4:	dadf      	bge.n	38a6 <_malloc_r+0x12>
    38e6:	230c      	movs	r3, #12
    38e8:	6033      	str	r3, [r6, #0]
    38ea:	2000      	movs	r0, #0
    38ec:	bd70      	pop	{r4, r5, r6, pc}
    38ee:	680b      	ldr	r3, [r1, #0]
    38f0:	1b5b      	subs	r3, r3, r5
    38f2:	d41a      	bmi.n	392a <_malloc_r+0x96>
    38f4:	2b0b      	cmp	r3, #11
    38f6:	d903      	bls.n	3900 <_malloc_r+0x6c>
    38f8:	600b      	str	r3, [r1, #0]
    38fa:	18cc      	adds	r4, r1, r3
    38fc:	6025      	str	r5, [r4, #0]
    38fe:	e003      	b.n	3908 <_malloc_r+0x74>
    3900:	428c      	cmp	r4, r1
    3902:	d10e      	bne.n	3922 <_malloc_r+0x8e>
    3904:	6863      	ldr	r3, [r4, #4]
    3906:	6013      	str	r3, [r2, #0]
    3908:	0030      	movs	r0, r6
    390a:	f000 fca4 	bl	4256 <__malloc_unlock>
    390e:	0020      	movs	r0, r4
    3910:	2207      	movs	r2, #7
    3912:	300b      	adds	r0, #11
    3914:	1d23      	adds	r3, r4, #4
    3916:	4390      	bics	r0, r2
    3918:	1ac3      	subs	r3, r0, r3
    391a:	d0e7      	beq.n	38ec <_malloc_r+0x58>
    391c:	425a      	negs	r2, r3
    391e:	50e2      	str	r2, [r4, r3]
    3920:	e7e4      	b.n	38ec <_malloc_r+0x58>
    3922:	684b      	ldr	r3, [r1, #4]
    3924:	6063      	str	r3, [r4, #4]
    3926:	000c      	movs	r4, r1
    3928:	e7ee      	b.n	3908 <_malloc_r+0x74>
    392a:	000c      	movs	r4, r1
    392c:	6849      	ldr	r1, [r1, #4]
    392e:	e7c2      	b.n	38b6 <_malloc_r+0x22>
    3930:	2303      	movs	r3, #3
    3932:	1cc4      	adds	r4, r0, #3
    3934:	439c      	bics	r4, r3
    3936:	42a0      	cmp	r0, r4
    3938:	d0e0      	beq.n	38fc <_malloc_r+0x68>
    393a:	1a21      	subs	r1, r4, r0
    393c:	0030      	movs	r0, r6
    393e:	f000 f8a1 	bl	3a84 <_sbrk_r>
    3942:	1c43      	adds	r3, r0, #1
    3944:	d1da      	bne.n	38fc <_malloc_r+0x68>
    3946:	e7c6      	b.n	38d6 <_malloc_r+0x42>
    3948:	20000108 	.word	0x20000108
    394c:	2000010c 	.word	0x2000010c

00003950 <_puts_r>:
    3950:	b570      	push	{r4, r5, r6, lr}
    3952:	0005      	movs	r5, r0
    3954:	000e      	movs	r6, r1
    3956:	2800      	cmp	r0, #0
    3958:	d004      	beq.n	3964 <_puts_r+0x14>
    395a:	6983      	ldr	r3, [r0, #24]
    395c:	2b00      	cmp	r3, #0
    395e:	d101      	bne.n	3964 <_puts_r+0x14>
    3960:	f000 fb5a 	bl	4018 <__sinit>
    3964:	69ab      	ldr	r3, [r5, #24]
    3966:	68ac      	ldr	r4, [r5, #8]
    3968:	2b00      	cmp	r3, #0
    396a:	d102      	bne.n	3972 <_puts_r+0x22>
    396c:	0028      	movs	r0, r5
    396e:	f000 fb53 	bl	4018 <__sinit>
    3972:	4b24      	ldr	r3, [pc, #144]	; (3a04 <_puts_r+0xb4>)
    3974:	429c      	cmp	r4, r3
    3976:	d10f      	bne.n	3998 <_puts_r+0x48>
    3978:	686c      	ldr	r4, [r5, #4]
    397a:	89a3      	ldrh	r3, [r4, #12]
    397c:	071b      	lsls	r3, r3, #28
    397e:	d502      	bpl.n	3986 <_puts_r+0x36>
    3980:	6923      	ldr	r3, [r4, #16]
    3982:	2b00      	cmp	r3, #0
    3984:	d120      	bne.n	39c8 <_puts_r+0x78>
    3986:	0021      	movs	r1, r4
    3988:	0028      	movs	r0, r5
    398a:	f000 f9c3 	bl	3d14 <__swsetup_r>
    398e:	2800      	cmp	r0, #0
    3990:	d01a      	beq.n	39c8 <_puts_r+0x78>
    3992:	2001      	movs	r0, #1
    3994:	4240      	negs	r0, r0
    3996:	bd70      	pop	{r4, r5, r6, pc}
    3998:	4b1b      	ldr	r3, [pc, #108]	; (3a08 <_puts_r+0xb8>)
    399a:	429c      	cmp	r4, r3
    399c:	d101      	bne.n	39a2 <_puts_r+0x52>
    399e:	68ac      	ldr	r4, [r5, #8]
    39a0:	e7eb      	b.n	397a <_puts_r+0x2a>
    39a2:	4b1a      	ldr	r3, [pc, #104]	; (3a0c <_puts_r+0xbc>)
    39a4:	429c      	cmp	r4, r3
    39a6:	d1e8      	bne.n	397a <_puts_r+0x2a>
    39a8:	68ec      	ldr	r4, [r5, #12]
    39aa:	e7e6      	b.n	397a <_puts_r+0x2a>
    39ac:	3b01      	subs	r3, #1
    39ae:	3601      	adds	r6, #1
    39b0:	60a3      	str	r3, [r4, #8]
    39b2:	2b00      	cmp	r3, #0
    39b4:	da04      	bge.n	39c0 <_puts_r+0x70>
    39b6:	69a2      	ldr	r2, [r4, #24]
    39b8:	4293      	cmp	r3, r2
    39ba:	db16      	blt.n	39ea <_puts_r+0x9a>
    39bc:	290a      	cmp	r1, #10
    39be:	d014      	beq.n	39ea <_puts_r+0x9a>
    39c0:	6823      	ldr	r3, [r4, #0]
    39c2:	1c5a      	adds	r2, r3, #1
    39c4:	6022      	str	r2, [r4, #0]
    39c6:	7019      	strb	r1, [r3, #0]
    39c8:	7831      	ldrb	r1, [r6, #0]
    39ca:	68a3      	ldr	r3, [r4, #8]
    39cc:	2900      	cmp	r1, #0
    39ce:	d1ed      	bne.n	39ac <_puts_r+0x5c>
    39d0:	3b01      	subs	r3, #1
    39d2:	60a3      	str	r3, [r4, #8]
    39d4:	2b00      	cmp	r3, #0
    39d6:	da0f      	bge.n	39f8 <_puts_r+0xa8>
    39d8:	0022      	movs	r2, r4
    39da:	310a      	adds	r1, #10
    39dc:	0028      	movs	r0, r5
    39de:	f000 f943 	bl	3c68 <__swbuf_r>
    39e2:	1c43      	adds	r3, r0, #1
    39e4:	d0d5      	beq.n	3992 <_puts_r+0x42>
    39e6:	200a      	movs	r0, #10
    39e8:	e7d5      	b.n	3996 <_puts_r+0x46>
    39ea:	0022      	movs	r2, r4
    39ec:	0028      	movs	r0, r5
    39ee:	f000 f93b 	bl	3c68 <__swbuf_r>
    39f2:	1c43      	adds	r3, r0, #1
    39f4:	d1e8      	bne.n	39c8 <_puts_r+0x78>
    39f6:	e7cc      	b.n	3992 <_puts_r+0x42>
    39f8:	200a      	movs	r0, #10
    39fa:	6823      	ldr	r3, [r4, #0]
    39fc:	1c5a      	adds	r2, r3, #1
    39fe:	6022      	str	r2, [r4, #0]
    3a00:	7018      	strb	r0, [r3, #0]
    3a02:	e7c8      	b.n	3996 <_puts_r+0x46>
    3a04:	00004ec8 	.word	0x00004ec8
    3a08:	00004ee8 	.word	0x00004ee8
    3a0c:	00004ea8 	.word	0x00004ea8

00003a10 <puts>:
    3a10:	b510      	push	{r4, lr}
    3a12:	4b03      	ldr	r3, [pc, #12]	; (3a20 <puts+0x10>)
    3a14:	0001      	movs	r1, r0
    3a16:	6818      	ldr	r0, [r3, #0]
    3a18:	f7ff ff9a 	bl	3950 <_puts_r>
    3a1c:	bd10      	pop	{r4, pc}
    3a1e:	46c0      	nop			; (mov r8, r8)
    3a20:	20000040 	.word	0x20000040

00003a24 <__srget_r>:
    3a24:	b570      	push	{r4, r5, r6, lr}
    3a26:	0005      	movs	r5, r0
    3a28:	000c      	movs	r4, r1
    3a2a:	2800      	cmp	r0, #0
    3a2c:	d004      	beq.n	3a38 <__srget_r+0x14>
    3a2e:	6983      	ldr	r3, [r0, #24]
    3a30:	2b00      	cmp	r3, #0
    3a32:	d101      	bne.n	3a38 <__srget_r+0x14>
    3a34:	f000 faf0 	bl	4018 <__sinit>
    3a38:	4b0f      	ldr	r3, [pc, #60]	; (3a78 <__srget_r+0x54>)
    3a3a:	429c      	cmp	r4, r3
    3a3c:	d10e      	bne.n	3a5c <__srget_r+0x38>
    3a3e:	686c      	ldr	r4, [r5, #4]
    3a40:	0021      	movs	r1, r4
    3a42:	0028      	movs	r0, r5
    3a44:	f000 ff02 	bl	484c <__srefill_r>
    3a48:	2800      	cmp	r0, #0
    3a4a:	d111      	bne.n	3a70 <__srget_r+0x4c>
    3a4c:	6863      	ldr	r3, [r4, #4]
    3a4e:	3b01      	subs	r3, #1
    3a50:	6063      	str	r3, [r4, #4]
    3a52:	6823      	ldr	r3, [r4, #0]
    3a54:	1c5a      	adds	r2, r3, #1
    3a56:	6022      	str	r2, [r4, #0]
    3a58:	7818      	ldrb	r0, [r3, #0]
    3a5a:	bd70      	pop	{r4, r5, r6, pc}
    3a5c:	4b07      	ldr	r3, [pc, #28]	; (3a7c <__srget_r+0x58>)
    3a5e:	429c      	cmp	r4, r3
    3a60:	d101      	bne.n	3a66 <__srget_r+0x42>
    3a62:	68ac      	ldr	r4, [r5, #8]
    3a64:	e7ec      	b.n	3a40 <__srget_r+0x1c>
    3a66:	4b06      	ldr	r3, [pc, #24]	; (3a80 <__srget_r+0x5c>)
    3a68:	429c      	cmp	r4, r3
    3a6a:	d1e9      	bne.n	3a40 <__srget_r+0x1c>
    3a6c:	68ec      	ldr	r4, [r5, #12]
    3a6e:	e7e7      	b.n	3a40 <__srget_r+0x1c>
    3a70:	2001      	movs	r0, #1
    3a72:	4240      	negs	r0, r0
    3a74:	e7f1      	b.n	3a5a <__srget_r+0x36>
    3a76:	46c0      	nop			; (mov r8, r8)
    3a78:	00004ec8 	.word	0x00004ec8
    3a7c:	00004ee8 	.word	0x00004ee8
    3a80:	00004ea8 	.word	0x00004ea8

00003a84 <_sbrk_r>:
    3a84:	2300      	movs	r3, #0
    3a86:	b570      	push	{r4, r5, r6, lr}
    3a88:	4c06      	ldr	r4, [pc, #24]	; (3aa4 <_sbrk_r+0x20>)
    3a8a:	0005      	movs	r5, r0
    3a8c:	0008      	movs	r0, r1
    3a8e:	6023      	str	r3, [r4, #0]
    3a90:	f7fd f980 	bl	d94 <_sbrk>
    3a94:	1c43      	adds	r3, r0, #1
    3a96:	d103      	bne.n	3aa0 <_sbrk_r+0x1c>
    3a98:	6823      	ldr	r3, [r4, #0]
    3a9a:	2b00      	cmp	r3, #0
    3a9c:	d000      	beq.n	3aa0 <_sbrk_r+0x1c>
    3a9e:	602b      	str	r3, [r5, #0]
    3aa0:	bd70      	pop	{r4, r5, r6, pc}
    3aa2:	46c0      	nop			; (mov r8, r8)
    3aa4:	20000190 	.word	0x20000190

00003aa8 <setbuf>:
    3aa8:	424a      	negs	r2, r1
    3aaa:	414a      	adcs	r2, r1
    3aac:	2380      	movs	r3, #128	; 0x80
    3aae:	b510      	push	{r4, lr}
    3ab0:	0052      	lsls	r2, r2, #1
    3ab2:	00db      	lsls	r3, r3, #3
    3ab4:	f000 f802 	bl	3abc <setvbuf>
    3ab8:	bd10      	pop	{r4, pc}
	...

00003abc <setvbuf>:
    3abc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3abe:	001d      	movs	r5, r3
    3ac0:	4b4f      	ldr	r3, [pc, #316]	; (3c00 <setvbuf+0x144>)
    3ac2:	b085      	sub	sp, #20
    3ac4:	681e      	ldr	r6, [r3, #0]
    3ac6:	0004      	movs	r4, r0
    3ac8:	000f      	movs	r7, r1
    3aca:	9200      	str	r2, [sp, #0]
    3acc:	2e00      	cmp	r6, #0
    3ace:	d005      	beq.n	3adc <setvbuf+0x20>
    3ad0:	69b3      	ldr	r3, [r6, #24]
    3ad2:	2b00      	cmp	r3, #0
    3ad4:	d102      	bne.n	3adc <setvbuf+0x20>
    3ad6:	0030      	movs	r0, r6
    3ad8:	f000 fa9e 	bl	4018 <__sinit>
    3adc:	4b49      	ldr	r3, [pc, #292]	; (3c04 <setvbuf+0x148>)
    3ade:	429c      	cmp	r4, r3
    3ae0:	d150      	bne.n	3b84 <setvbuf+0xc8>
    3ae2:	6874      	ldr	r4, [r6, #4]
    3ae4:	9b00      	ldr	r3, [sp, #0]
    3ae6:	2b02      	cmp	r3, #2
    3ae8:	d005      	beq.n	3af6 <setvbuf+0x3a>
    3aea:	2b01      	cmp	r3, #1
    3aec:	d900      	bls.n	3af0 <setvbuf+0x34>
    3aee:	e084      	b.n	3bfa <setvbuf+0x13e>
    3af0:	2d00      	cmp	r5, #0
    3af2:	da00      	bge.n	3af6 <setvbuf+0x3a>
    3af4:	e081      	b.n	3bfa <setvbuf+0x13e>
    3af6:	0021      	movs	r1, r4
    3af8:	0030      	movs	r0, r6
    3afa:	f000 fa0b 	bl	3f14 <_fflush_r>
    3afe:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3b00:	2900      	cmp	r1, #0
    3b02:	d008      	beq.n	3b16 <setvbuf+0x5a>
    3b04:	0023      	movs	r3, r4
    3b06:	3344      	adds	r3, #68	; 0x44
    3b08:	4299      	cmp	r1, r3
    3b0a:	d002      	beq.n	3b12 <setvbuf+0x56>
    3b0c:	0030      	movs	r0, r6
    3b0e:	f7ff fe77 	bl	3800 <_free_r>
    3b12:	2300      	movs	r3, #0
    3b14:	6363      	str	r3, [r4, #52]	; 0x34
    3b16:	2300      	movs	r3, #0
    3b18:	61a3      	str	r3, [r4, #24]
    3b1a:	6063      	str	r3, [r4, #4]
    3b1c:	89a3      	ldrh	r3, [r4, #12]
    3b1e:	061b      	lsls	r3, r3, #24
    3b20:	d503      	bpl.n	3b2a <setvbuf+0x6e>
    3b22:	6921      	ldr	r1, [r4, #16]
    3b24:	0030      	movs	r0, r6
    3b26:	f7ff fe6b 	bl	3800 <_free_r>
    3b2a:	89a3      	ldrh	r3, [r4, #12]
    3b2c:	4a36      	ldr	r2, [pc, #216]	; (3c08 <setvbuf+0x14c>)
    3b2e:	4013      	ands	r3, r2
    3b30:	81a3      	strh	r3, [r4, #12]
    3b32:	9b00      	ldr	r3, [sp, #0]
    3b34:	2b02      	cmp	r3, #2
    3b36:	d05a      	beq.n	3bee <setvbuf+0x132>
    3b38:	ab03      	add	r3, sp, #12
    3b3a:	aa02      	add	r2, sp, #8
    3b3c:	0021      	movs	r1, r4
    3b3e:	0030      	movs	r0, r6
    3b40:	f000 fb1c 	bl	417c <__swhatbuf_r>
    3b44:	89a3      	ldrh	r3, [r4, #12]
    3b46:	4318      	orrs	r0, r3
    3b48:	81a0      	strh	r0, [r4, #12]
    3b4a:	2d00      	cmp	r5, #0
    3b4c:	d124      	bne.n	3b98 <setvbuf+0xdc>
    3b4e:	9d02      	ldr	r5, [sp, #8]
    3b50:	0028      	movs	r0, r5
    3b52:	f7ff fe39 	bl	37c8 <malloc>
    3b56:	9501      	str	r5, [sp, #4]
    3b58:	1e07      	subs	r7, r0, #0
    3b5a:	d142      	bne.n	3be2 <setvbuf+0x126>
    3b5c:	9b02      	ldr	r3, [sp, #8]
    3b5e:	9301      	str	r3, [sp, #4]
    3b60:	42ab      	cmp	r3, r5
    3b62:	d139      	bne.n	3bd8 <setvbuf+0x11c>
    3b64:	2001      	movs	r0, #1
    3b66:	4240      	negs	r0, r0
    3b68:	2302      	movs	r3, #2
    3b6a:	89a2      	ldrh	r2, [r4, #12]
    3b6c:	4313      	orrs	r3, r2
    3b6e:	81a3      	strh	r3, [r4, #12]
    3b70:	2300      	movs	r3, #0
    3b72:	60a3      	str	r3, [r4, #8]
    3b74:	0023      	movs	r3, r4
    3b76:	3347      	adds	r3, #71	; 0x47
    3b78:	6023      	str	r3, [r4, #0]
    3b7a:	6123      	str	r3, [r4, #16]
    3b7c:	2301      	movs	r3, #1
    3b7e:	6163      	str	r3, [r4, #20]
    3b80:	b005      	add	sp, #20
    3b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b84:	4b21      	ldr	r3, [pc, #132]	; (3c0c <setvbuf+0x150>)
    3b86:	429c      	cmp	r4, r3
    3b88:	d101      	bne.n	3b8e <setvbuf+0xd2>
    3b8a:	68b4      	ldr	r4, [r6, #8]
    3b8c:	e7aa      	b.n	3ae4 <setvbuf+0x28>
    3b8e:	4b20      	ldr	r3, [pc, #128]	; (3c10 <setvbuf+0x154>)
    3b90:	429c      	cmp	r4, r3
    3b92:	d1a7      	bne.n	3ae4 <setvbuf+0x28>
    3b94:	68f4      	ldr	r4, [r6, #12]
    3b96:	e7a5      	b.n	3ae4 <setvbuf+0x28>
    3b98:	2f00      	cmp	r7, #0
    3b9a:	d0d9      	beq.n	3b50 <setvbuf+0x94>
    3b9c:	69b3      	ldr	r3, [r6, #24]
    3b9e:	2b00      	cmp	r3, #0
    3ba0:	d102      	bne.n	3ba8 <setvbuf+0xec>
    3ba2:	0030      	movs	r0, r6
    3ba4:	f000 fa38 	bl	4018 <__sinit>
    3ba8:	9b00      	ldr	r3, [sp, #0]
    3baa:	2b01      	cmp	r3, #1
    3bac:	d103      	bne.n	3bb6 <setvbuf+0xfa>
    3bae:	89a3      	ldrh	r3, [r4, #12]
    3bb0:	9a00      	ldr	r2, [sp, #0]
    3bb2:	431a      	orrs	r2, r3
    3bb4:	81a2      	strh	r2, [r4, #12]
    3bb6:	2008      	movs	r0, #8
    3bb8:	89a3      	ldrh	r3, [r4, #12]
    3bba:	6027      	str	r7, [r4, #0]
    3bbc:	6127      	str	r7, [r4, #16]
    3bbe:	6165      	str	r5, [r4, #20]
    3bc0:	4018      	ands	r0, r3
    3bc2:	d018      	beq.n	3bf6 <setvbuf+0x13a>
    3bc4:	2001      	movs	r0, #1
    3bc6:	4018      	ands	r0, r3
    3bc8:	2300      	movs	r3, #0
    3bca:	4298      	cmp	r0, r3
    3bcc:	d011      	beq.n	3bf2 <setvbuf+0x136>
    3bce:	426d      	negs	r5, r5
    3bd0:	60a3      	str	r3, [r4, #8]
    3bd2:	61a5      	str	r5, [r4, #24]
    3bd4:	0018      	movs	r0, r3
    3bd6:	e7d3      	b.n	3b80 <setvbuf+0xc4>
    3bd8:	9801      	ldr	r0, [sp, #4]
    3bda:	f7ff fdf5 	bl	37c8 <malloc>
    3bde:	1e07      	subs	r7, r0, #0
    3be0:	d0c0      	beq.n	3b64 <setvbuf+0xa8>
    3be2:	2380      	movs	r3, #128	; 0x80
    3be4:	89a2      	ldrh	r2, [r4, #12]
    3be6:	9d01      	ldr	r5, [sp, #4]
    3be8:	4313      	orrs	r3, r2
    3bea:	81a3      	strh	r3, [r4, #12]
    3bec:	e7d6      	b.n	3b9c <setvbuf+0xe0>
    3bee:	2000      	movs	r0, #0
    3bf0:	e7ba      	b.n	3b68 <setvbuf+0xac>
    3bf2:	60a5      	str	r5, [r4, #8]
    3bf4:	e7c4      	b.n	3b80 <setvbuf+0xc4>
    3bf6:	60a0      	str	r0, [r4, #8]
    3bf8:	e7c2      	b.n	3b80 <setvbuf+0xc4>
    3bfa:	2001      	movs	r0, #1
    3bfc:	4240      	negs	r0, r0
    3bfe:	e7bf      	b.n	3b80 <setvbuf+0xc4>
    3c00:	20000040 	.word	0x20000040
    3c04:	00004ec8 	.word	0x00004ec8
    3c08:	fffff35c 	.word	0xfffff35c
    3c0c:	00004ee8 	.word	0x00004ee8
    3c10:	00004ea8 	.word	0x00004ea8

00003c14 <siprintf>:
    3c14:	b40e      	push	{r1, r2, r3}
    3c16:	b510      	push	{r4, lr}
    3c18:	b09d      	sub	sp, #116	; 0x74
    3c1a:	a902      	add	r1, sp, #8
    3c1c:	9002      	str	r0, [sp, #8]
    3c1e:	6108      	str	r0, [r1, #16]
    3c20:	480b      	ldr	r0, [pc, #44]	; (3c50 <siprintf+0x3c>)
    3c22:	2482      	movs	r4, #130	; 0x82
    3c24:	6088      	str	r0, [r1, #8]
    3c26:	6148      	str	r0, [r1, #20]
    3c28:	2001      	movs	r0, #1
    3c2a:	4240      	negs	r0, r0
    3c2c:	ab1f      	add	r3, sp, #124	; 0x7c
    3c2e:	81c8      	strh	r0, [r1, #14]
    3c30:	4808      	ldr	r0, [pc, #32]	; (3c54 <siprintf+0x40>)
    3c32:	cb04      	ldmia	r3!, {r2}
    3c34:	00a4      	lsls	r4, r4, #2
    3c36:	6800      	ldr	r0, [r0, #0]
    3c38:	9301      	str	r3, [sp, #4]
    3c3a:	818c      	strh	r4, [r1, #12]
    3c3c:	f000 fb6e 	bl	431c <_svfiprintf_r>
    3c40:	2300      	movs	r3, #0
    3c42:	9a02      	ldr	r2, [sp, #8]
    3c44:	7013      	strb	r3, [r2, #0]
    3c46:	b01d      	add	sp, #116	; 0x74
    3c48:	bc10      	pop	{r4}
    3c4a:	bc08      	pop	{r3}
    3c4c:	b003      	add	sp, #12
    3c4e:	4718      	bx	r3
    3c50:	7fffffff 	.word	0x7fffffff
    3c54:	20000040 	.word	0x20000040

00003c58 <strlen>:
    3c58:	2300      	movs	r3, #0
    3c5a:	5cc2      	ldrb	r2, [r0, r3]
    3c5c:	3301      	adds	r3, #1
    3c5e:	2a00      	cmp	r2, #0
    3c60:	d1fb      	bne.n	3c5a <strlen+0x2>
    3c62:	1e58      	subs	r0, r3, #1
    3c64:	4770      	bx	lr
	...

00003c68 <__swbuf_r>:
    3c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3c6a:	0005      	movs	r5, r0
    3c6c:	000e      	movs	r6, r1
    3c6e:	0014      	movs	r4, r2
    3c70:	2800      	cmp	r0, #0
    3c72:	d004      	beq.n	3c7e <__swbuf_r+0x16>
    3c74:	6983      	ldr	r3, [r0, #24]
    3c76:	2b00      	cmp	r3, #0
    3c78:	d101      	bne.n	3c7e <__swbuf_r+0x16>
    3c7a:	f000 f9cd 	bl	4018 <__sinit>
    3c7e:	4b22      	ldr	r3, [pc, #136]	; (3d08 <__swbuf_r+0xa0>)
    3c80:	429c      	cmp	r4, r3
    3c82:	d12d      	bne.n	3ce0 <__swbuf_r+0x78>
    3c84:	686c      	ldr	r4, [r5, #4]
    3c86:	69a3      	ldr	r3, [r4, #24]
    3c88:	60a3      	str	r3, [r4, #8]
    3c8a:	89a3      	ldrh	r3, [r4, #12]
    3c8c:	071b      	lsls	r3, r3, #28
    3c8e:	d531      	bpl.n	3cf4 <__swbuf_r+0x8c>
    3c90:	6923      	ldr	r3, [r4, #16]
    3c92:	2b00      	cmp	r3, #0
    3c94:	d02e      	beq.n	3cf4 <__swbuf_r+0x8c>
    3c96:	6823      	ldr	r3, [r4, #0]
    3c98:	6922      	ldr	r2, [r4, #16]
    3c9a:	b2f7      	uxtb	r7, r6
    3c9c:	1a98      	subs	r0, r3, r2
    3c9e:	6963      	ldr	r3, [r4, #20]
    3ca0:	b2f6      	uxtb	r6, r6
    3ca2:	4298      	cmp	r0, r3
    3ca4:	db05      	blt.n	3cb2 <__swbuf_r+0x4a>
    3ca6:	0021      	movs	r1, r4
    3ca8:	0028      	movs	r0, r5
    3caa:	f000 f933 	bl	3f14 <_fflush_r>
    3cae:	2800      	cmp	r0, #0
    3cb0:	d126      	bne.n	3d00 <__swbuf_r+0x98>
    3cb2:	68a3      	ldr	r3, [r4, #8]
    3cb4:	3001      	adds	r0, #1
    3cb6:	3b01      	subs	r3, #1
    3cb8:	60a3      	str	r3, [r4, #8]
    3cba:	6823      	ldr	r3, [r4, #0]
    3cbc:	1c5a      	adds	r2, r3, #1
    3cbe:	6022      	str	r2, [r4, #0]
    3cc0:	701f      	strb	r7, [r3, #0]
    3cc2:	6963      	ldr	r3, [r4, #20]
    3cc4:	4298      	cmp	r0, r3
    3cc6:	d004      	beq.n	3cd2 <__swbuf_r+0x6a>
    3cc8:	89a3      	ldrh	r3, [r4, #12]
    3cca:	07db      	lsls	r3, r3, #31
    3ccc:	d51a      	bpl.n	3d04 <__swbuf_r+0x9c>
    3cce:	2e0a      	cmp	r6, #10
    3cd0:	d118      	bne.n	3d04 <__swbuf_r+0x9c>
    3cd2:	0021      	movs	r1, r4
    3cd4:	0028      	movs	r0, r5
    3cd6:	f000 f91d 	bl	3f14 <_fflush_r>
    3cda:	2800      	cmp	r0, #0
    3cdc:	d012      	beq.n	3d04 <__swbuf_r+0x9c>
    3cde:	e00f      	b.n	3d00 <__swbuf_r+0x98>
    3ce0:	4b0a      	ldr	r3, [pc, #40]	; (3d0c <__swbuf_r+0xa4>)
    3ce2:	429c      	cmp	r4, r3
    3ce4:	d101      	bne.n	3cea <__swbuf_r+0x82>
    3ce6:	68ac      	ldr	r4, [r5, #8]
    3ce8:	e7cd      	b.n	3c86 <__swbuf_r+0x1e>
    3cea:	4b09      	ldr	r3, [pc, #36]	; (3d10 <__swbuf_r+0xa8>)
    3cec:	429c      	cmp	r4, r3
    3cee:	d1ca      	bne.n	3c86 <__swbuf_r+0x1e>
    3cf0:	68ec      	ldr	r4, [r5, #12]
    3cf2:	e7c8      	b.n	3c86 <__swbuf_r+0x1e>
    3cf4:	0021      	movs	r1, r4
    3cf6:	0028      	movs	r0, r5
    3cf8:	f000 f80c 	bl	3d14 <__swsetup_r>
    3cfc:	2800      	cmp	r0, #0
    3cfe:	d0ca      	beq.n	3c96 <__swbuf_r+0x2e>
    3d00:	2601      	movs	r6, #1
    3d02:	4276      	negs	r6, r6
    3d04:	0030      	movs	r0, r6
    3d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3d08:	00004ec8 	.word	0x00004ec8
    3d0c:	00004ee8 	.word	0x00004ee8
    3d10:	00004ea8 	.word	0x00004ea8

00003d14 <__swsetup_r>:
    3d14:	4b36      	ldr	r3, [pc, #216]	; (3df0 <__swsetup_r+0xdc>)
    3d16:	b570      	push	{r4, r5, r6, lr}
    3d18:	681d      	ldr	r5, [r3, #0]
    3d1a:	0006      	movs	r6, r0
    3d1c:	000c      	movs	r4, r1
    3d1e:	2d00      	cmp	r5, #0
    3d20:	d005      	beq.n	3d2e <__swsetup_r+0x1a>
    3d22:	69ab      	ldr	r3, [r5, #24]
    3d24:	2b00      	cmp	r3, #0
    3d26:	d102      	bne.n	3d2e <__swsetup_r+0x1a>
    3d28:	0028      	movs	r0, r5
    3d2a:	f000 f975 	bl	4018 <__sinit>
    3d2e:	4b31      	ldr	r3, [pc, #196]	; (3df4 <__swsetup_r+0xe0>)
    3d30:	429c      	cmp	r4, r3
    3d32:	d10f      	bne.n	3d54 <__swsetup_r+0x40>
    3d34:	686c      	ldr	r4, [r5, #4]
    3d36:	230c      	movs	r3, #12
    3d38:	5ee2      	ldrsh	r2, [r4, r3]
    3d3a:	b293      	uxth	r3, r2
    3d3c:	0719      	lsls	r1, r3, #28
    3d3e:	d42d      	bmi.n	3d9c <__swsetup_r+0x88>
    3d40:	06d9      	lsls	r1, r3, #27
    3d42:	d411      	bmi.n	3d68 <__swsetup_r+0x54>
    3d44:	2309      	movs	r3, #9
    3d46:	2001      	movs	r0, #1
    3d48:	6033      	str	r3, [r6, #0]
    3d4a:	3337      	adds	r3, #55	; 0x37
    3d4c:	4313      	orrs	r3, r2
    3d4e:	81a3      	strh	r3, [r4, #12]
    3d50:	4240      	negs	r0, r0
    3d52:	bd70      	pop	{r4, r5, r6, pc}
    3d54:	4b28      	ldr	r3, [pc, #160]	; (3df8 <__swsetup_r+0xe4>)
    3d56:	429c      	cmp	r4, r3
    3d58:	d101      	bne.n	3d5e <__swsetup_r+0x4a>
    3d5a:	68ac      	ldr	r4, [r5, #8]
    3d5c:	e7eb      	b.n	3d36 <__swsetup_r+0x22>
    3d5e:	4b27      	ldr	r3, [pc, #156]	; (3dfc <__swsetup_r+0xe8>)
    3d60:	429c      	cmp	r4, r3
    3d62:	d1e8      	bne.n	3d36 <__swsetup_r+0x22>
    3d64:	68ec      	ldr	r4, [r5, #12]
    3d66:	e7e6      	b.n	3d36 <__swsetup_r+0x22>
    3d68:	075b      	lsls	r3, r3, #29
    3d6a:	d513      	bpl.n	3d94 <__swsetup_r+0x80>
    3d6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3d6e:	2900      	cmp	r1, #0
    3d70:	d008      	beq.n	3d84 <__swsetup_r+0x70>
    3d72:	0023      	movs	r3, r4
    3d74:	3344      	adds	r3, #68	; 0x44
    3d76:	4299      	cmp	r1, r3
    3d78:	d002      	beq.n	3d80 <__swsetup_r+0x6c>
    3d7a:	0030      	movs	r0, r6
    3d7c:	f7ff fd40 	bl	3800 <_free_r>
    3d80:	2300      	movs	r3, #0
    3d82:	6363      	str	r3, [r4, #52]	; 0x34
    3d84:	2224      	movs	r2, #36	; 0x24
    3d86:	89a3      	ldrh	r3, [r4, #12]
    3d88:	4393      	bics	r3, r2
    3d8a:	81a3      	strh	r3, [r4, #12]
    3d8c:	2300      	movs	r3, #0
    3d8e:	6063      	str	r3, [r4, #4]
    3d90:	6923      	ldr	r3, [r4, #16]
    3d92:	6023      	str	r3, [r4, #0]
    3d94:	2308      	movs	r3, #8
    3d96:	89a2      	ldrh	r2, [r4, #12]
    3d98:	4313      	orrs	r3, r2
    3d9a:	81a3      	strh	r3, [r4, #12]
    3d9c:	6923      	ldr	r3, [r4, #16]
    3d9e:	2b00      	cmp	r3, #0
    3da0:	d10b      	bne.n	3dba <__swsetup_r+0xa6>
    3da2:	21a0      	movs	r1, #160	; 0xa0
    3da4:	2280      	movs	r2, #128	; 0x80
    3da6:	89a3      	ldrh	r3, [r4, #12]
    3da8:	0089      	lsls	r1, r1, #2
    3daa:	0092      	lsls	r2, r2, #2
    3dac:	400b      	ands	r3, r1
    3dae:	4293      	cmp	r3, r2
    3db0:	d003      	beq.n	3dba <__swsetup_r+0xa6>
    3db2:	0021      	movs	r1, r4
    3db4:	0030      	movs	r0, r6
    3db6:	f000 fa09 	bl	41cc <__smakebuf_r>
    3dba:	2301      	movs	r3, #1
    3dbc:	89a2      	ldrh	r2, [r4, #12]
    3dbe:	4013      	ands	r3, r2
    3dc0:	d011      	beq.n	3de6 <__swsetup_r+0xd2>
    3dc2:	2300      	movs	r3, #0
    3dc4:	60a3      	str	r3, [r4, #8]
    3dc6:	6963      	ldr	r3, [r4, #20]
    3dc8:	425b      	negs	r3, r3
    3dca:	61a3      	str	r3, [r4, #24]
    3dcc:	2000      	movs	r0, #0
    3dce:	6923      	ldr	r3, [r4, #16]
    3dd0:	4283      	cmp	r3, r0
    3dd2:	d1be      	bne.n	3d52 <__swsetup_r+0x3e>
    3dd4:	230c      	movs	r3, #12
    3dd6:	5ee2      	ldrsh	r2, [r4, r3]
    3dd8:	0613      	lsls	r3, r2, #24
    3dda:	d5ba      	bpl.n	3d52 <__swsetup_r+0x3e>
    3ddc:	2340      	movs	r3, #64	; 0x40
    3dde:	4313      	orrs	r3, r2
    3de0:	81a3      	strh	r3, [r4, #12]
    3de2:	3801      	subs	r0, #1
    3de4:	e7b5      	b.n	3d52 <__swsetup_r+0x3e>
    3de6:	0792      	lsls	r2, r2, #30
    3de8:	d400      	bmi.n	3dec <__swsetup_r+0xd8>
    3dea:	6963      	ldr	r3, [r4, #20]
    3dec:	60a3      	str	r3, [r4, #8]
    3dee:	e7ed      	b.n	3dcc <__swsetup_r+0xb8>
    3df0:	20000040 	.word	0x20000040
    3df4:	00004ec8 	.word	0x00004ec8
    3df8:	00004ee8 	.word	0x00004ee8
    3dfc:	00004ea8 	.word	0x00004ea8

00003e00 <__sflush_r>:
    3e00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3e02:	898a      	ldrh	r2, [r1, #12]
    3e04:	0005      	movs	r5, r0
    3e06:	000c      	movs	r4, r1
    3e08:	0713      	lsls	r3, r2, #28
    3e0a:	d460      	bmi.n	3ece <__sflush_r+0xce>
    3e0c:	684b      	ldr	r3, [r1, #4]
    3e0e:	2b00      	cmp	r3, #0
    3e10:	dc04      	bgt.n	3e1c <__sflush_r+0x1c>
    3e12:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    3e14:	2b00      	cmp	r3, #0
    3e16:	dc01      	bgt.n	3e1c <__sflush_r+0x1c>
    3e18:	2000      	movs	r0, #0
    3e1a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3e1c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3e1e:	2f00      	cmp	r7, #0
    3e20:	d0fa      	beq.n	3e18 <__sflush_r+0x18>
    3e22:	2300      	movs	r3, #0
    3e24:	682e      	ldr	r6, [r5, #0]
    3e26:	602b      	str	r3, [r5, #0]
    3e28:	2380      	movs	r3, #128	; 0x80
    3e2a:	015b      	lsls	r3, r3, #5
    3e2c:	401a      	ands	r2, r3
    3e2e:	d034      	beq.n	3e9a <__sflush_r+0x9a>
    3e30:	6d60      	ldr	r0, [r4, #84]	; 0x54
    3e32:	89a3      	ldrh	r3, [r4, #12]
    3e34:	075b      	lsls	r3, r3, #29
    3e36:	d506      	bpl.n	3e46 <__sflush_r+0x46>
    3e38:	6863      	ldr	r3, [r4, #4]
    3e3a:	1ac0      	subs	r0, r0, r3
    3e3c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3e3e:	2b00      	cmp	r3, #0
    3e40:	d001      	beq.n	3e46 <__sflush_r+0x46>
    3e42:	6c23      	ldr	r3, [r4, #64]	; 0x40
    3e44:	1ac0      	subs	r0, r0, r3
    3e46:	0002      	movs	r2, r0
    3e48:	6a21      	ldr	r1, [r4, #32]
    3e4a:	2300      	movs	r3, #0
    3e4c:	0028      	movs	r0, r5
    3e4e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3e50:	47b8      	blx	r7
    3e52:	89a1      	ldrh	r1, [r4, #12]
    3e54:	1c43      	adds	r3, r0, #1
    3e56:	d106      	bne.n	3e66 <__sflush_r+0x66>
    3e58:	682b      	ldr	r3, [r5, #0]
    3e5a:	2b1d      	cmp	r3, #29
    3e5c:	d831      	bhi.n	3ec2 <__sflush_r+0xc2>
    3e5e:	4a2c      	ldr	r2, [pc, #176]	; (3f10 <__sflush_r+0x110>)
    3e60:	40da      	lsrs	r2, r3
    3e62:	07d3      	lsls	r3, r2, #31
    3e64:	d52d      	bpl.n	3ec2 <__sflush_r+0xc2>
    3e66:	2300      	movs	r3, #0
    3e68:	6063      	str	r3, [r4, #4]
    3e6a:	6923      	ldr	r3, [r4, #16]
    3e6c:	6023      	str	r3, [r4, #0]
    3e6e:	04cb      	lsls	r3, r1, #19
    3e70:	d505      	bpl.n	3e7e <__sflush_r+0x7e>
    3e72:	1c43      	adds	r3, r0, #1
    3e74:	d102      	bne.n	3e7c <__sflush_r+0x7c>
    3e76:	682b      	ldr	r3, [r5, #0]
    3e78:	2b00      	cmp	r3, #0
    3e7a:	d100      	bne.n	3e7e <__sflush_r+0x7e>
    3e7c:	6560      	str	r0, [r4, #84]	; 0x54
    3e7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3e80:	602e      	str	r6, [r5, #0]
    3e82:	2900      	cmp	r1, #0
    3e84:	d0c8      	beq.n	3e18 <__sflush_r+0x18>
    3e86:	0023      	movs	r3, r4
    3e88:	3344      	adds	r3, #68	; 0x44
    3e8a:	4299      	cmp	r1, r3
    3e8c:	d002      	beq.n	3e94 <__sflush_r+0x94>
    3e8e:	0028      	movs	r0, r5
    3e90:	f7ff fcb6 	bl	3800 <_free_r>
    3e94:	2000      	movs	r0, #0
    3e96:	6360      	str	r0, [r4, #52]	; 0x34
    3e98:	e7bf      	b.n	3e1a <__sflush_r+0x1a>
    3e9a:	2301      	movs	r3, #1
    3e9c:	6a21      	ldr	r1, [r4, #32]
    3e9e:	0028      	movs	r0, r5
    3ea0:	47b8      	blx	r7
    3ea2:	1c43      	adds	r3, r0, #1
    3ea4:	d1c5      	bne.n	3e32 <__sflush_r+0x32>
    3ea6:	682b      	ldr	r3, [r5, #0]
    3ea8:	2b00      	cmp	r3, #0
    3eaa:	d0c2      	beq.n	3e32 <__sflush_r+0x32>
    3eac:	2b1d      	cmp	r3, #29
    3eae:	d001      	beq.n	3eb4 <__sflush_r+0xb4>
    3eb0:	2b16      	cmp	r3, #22
    3eb2:	d101      	bne.n	3eb8 <__sflush_r+0xb8>
    3eb4:	602e      	str	r6, [r5, #0]
    3eb6:	e7af      	b.n	3e18 <__sflush_r+0x18>
    3eb8:	2340      	movs	r3, #64	; 0x40
    3eba:	89a2      	ldrh	r2, [r4, #12]
    3ebc:	4313      	orrs	r3, r2
    3ebe:	81a3      	strh	r3, [r4, #12]
    3ec0:	e7ab      	b.n	3e1a <__sflush_r+0x1a>
    3ec2:	2340      	movs	r3, #64	; 0x40
    3ec4:	430b      	orrs	r3, r1
    3ec6:	2001      	movs	r0, #1
    3ec8:	81a3      	strh	r3, [r4, #12]
    3eca:	4240      	negs	r0, r0
    3ecc:	e7a5      	b.n	3e1a <__sflush_r+0x1a>
    3ece:	690f      	ldr	r7, [r1, #16]
    3ed0:	2f00      	cmp	r7, #0
    3ed2:	d0a1      	beq.n	3e18 <__sflush_r+0x18>
    3ed4:	680b      	ldr	r3, [r1, #0]
    3ed6:	600f      	str	r7, [r1, #0]
    3ed8:	1bdb      	subs	r3, r3, r7
    3eda:	9301      	str	r3, [sp, #4]
    3edc:	2300      	movs	r3, #0
    3ede:	0792      	lsls	r2, r2, #30
    3ee0:	d100      	bne.n	3ee4 <__sflush_r+0xe4>
    3ee2:	694b      	ldr	r3, [r1, #20]
    3ee4:	60a3      	str	r3, [r4, #8]
    3ee6:	9b01      	ldr	r3, [sp, #4]
    3ee8:	2b00      	cmp	r3, #0
    3eea:	dc00      	bgt.n	3eee <__sflush_r+0xee>
    3eec:	e794      	b.n	3e18 <__sflush_r+0x18>
    3eee:	9b01      	ldr	r3, [sp, #4]
    3ef0:	003a      	movs	r2, r7
    3ef2:	6a21      	ldr	r1, [r4, #32]
    3ef4:	0028      	movs	r0, r5
    3ef6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3ef8:	47b0      	blx	r6
    3efa:	2800      	cmp	r0, #0
    3efc:	dc03      	bgt.n	3f06 <__sflush_r+0x106>
    3efe:	2340      	movs	r3, #64	; 0x40
    3f00:	89a2      	ldrh	r2, [r4, #12]
    3f02:	4313      	orrs	r3, r2
    3f04:	e7df      	b.n	3ec6 <__sflush_r+0xc6>
    3f06:	9b01      	ldr	r3, [sp, #4]
    3f08:	183f      	adds	r7, r7, r0
    3f0a:	1a1b      	subs	r3, r3, r0
    3f0c:	9301      	str	r3, [sp, #4]
    3f0e:	e7ea      	b.n	3ee6 <__sflush_r+0xe6>
    3f10:	20400001 	.word	0x20400001

00003f14 <_fflush_r>:
    3f14:	690b      	ldr	r3, [r1, #16]
    3f16:	b570      	push	{r4, r5, r6, lr}
    3f18:	0005      	movs	r5, r0
    3f1a:	000c      	movs	r4, r1
    3f1c:	2b00      	cmp	r3, #0
    3f1e:	d101      	bne.n	3f24 <_fflush_r+0x10>
    3f20:	2000      	movs	r0, #0
    3f22:	bd70      	pop	{r4, r5, r6, pc}
    3f24:	2800      	cmp	r0, #0
    3f26:	d004      	beq.n	3f32 <_fflush_r+0x1e>
    3f28:	6983      	ldr	r3, [r0, #24]
    3f2a:	2b00      	cmp	r3, #0
    3f2c:	d101      	bne.n	3f32 <_fflush_r+0x1e>
    3f2e:	f000 f873 	bl	4018 <__sinit>
    3f32:	4b0b      	ldr	r3, [pc, #44]	; (3f60 <_fflush_r+0x4c>)
    3f34:	429c      	cmp	r4, r3
    3f36:	d109      	bne.n	3f4c <_fflush_r+0x38>
    3f38:	686c      	ldr	r4, [r5, #4]
    3f3a:	220c      	movs	r2, #12
    3f3c:	5ea3      	ldrsh	r3, [r4, r2]
    3f3e:	2b00      	cmp	r3, #0
    3f40:	d0ee      	beq.n	3f20 <_fflush_r+0xc>
    3f42:	0021      	movs	r1, r4
    3f44:	0028      	movs	r0, r5
    3f46:	f7ff ff5b 	bl	3e00 <__sflush_r>
    3f4a:	e7ea      	b.n	3f22 <_fflush_r+0xe>
    3f4c:	4b05      	ldr	r3, [pc, #20]	; (3f64 <_fflush_r+0x50>)
    3f4e:	429c      	cmp	r4, r3
    3f50:	d101      	bne.n	3f56 <_fflush_r+0x42>
    3f52:	68ac      	ldr	r4, [r5, #8]
    3f54:	e7f1      	b.n	3f3a <_fflush_r+0x26>
    3f56:	4b04      	ldr	r3, [pc, #16]	; (3f68 <_fflush_r+0x54>)
    3f58:	429c      	cmp	r4, r3
    3f5a:	d1ee      	bne.n	3f3a <_fflush_r+0x26>
    3f5c:	68ec      	ldr	r4, [r5, #12]
    3f5e:	e7ec      	b.n	3f3a <_fflush_r+0x26>
    3f60:	00004ec8 	.word	0x00004ec8
    3f64:	00004ee8 	.word	0x00004ee8
    3f68:	00004ea8 	.word	0x00004ea8

00003f6c <fflush>:
    3f6c:	b510      	push	{r4, lr}
    3f6e:	1e01      	subs	r1, r0, #0
    3f70:	d105      	bne.n	3f7e <fflush+0x12>
    3f72:	4b05      	ldr	r3, [pc, #20]	; (3f88 <fflush+0x1c>)
    3f74:	4905      	ldr	r1, [pc, #20]	; (3f8c <fflush+0x20>)
    3f76:	6818      	ldr	r0, [r3, #0]
    3f78:	f000 f8de 	bl	4138 <_fwalk_reent>
    3f7c:	bd10      	pop	{r4, pc}
    3f7e:	4b04      	ldr	r3, [pc, #16]	; (3f90 <fflush+0x24>)
    3f80:	6818      	ldr	r0, [r3, #0]
    3f82:	f7ff ffc7 	bl	3f14 <_fflush_r>
    3f86:	e7f9      	b.n	3f7c <fflush+0x10>
    3f88:	00004ea4 	.word	0x00004ea4
    3f8c:	00003f15 	.word	0x00003f15
    3f90:	20000040 	.word	0x20000040

00003f94 <_cleanup_r>:
    3f94:	b510      	push	{r4, lr}
    3f96:	4902      	ldr	r1, [pc, #8]	; (3fa0 <_cleanup_r+0xc>)
    3f98:	f000 f8ce 	bl	4138 <_fwalk_reent>
    3f9c:	bd10      	pop	{r4, pc}
    3f9e:	46c0      	nop			; (mov r8, r8)
    3fa0:	00003f15 	.word	0x00003f15

00003fa4 <std.isra.0>:
    3fa4:	2300      	movs	r3, #0
    3fa6:	b510      	push	{r4, lr}
    3fa8:	0004      	movs	r4, r0
    3faa:	6003      	str	r3, [r0, #0]
    3fac:	6043      	str	r3, [r0, #4]
    3fae:	6083      	str	r3, [r0, #8]
    3fb0:	8181      	strh	r1, [r0, #12]
    3fb2:	6643      	str	r3, [r0, #100]	; 0x64
    3fb4:	81c2      	strh	r2, [r0, #14]
    3fb6:	6103      	str	r3, [r0, #16]
    3fb8:	6143      	str	r3, [r0, #20]
    3fba:	6183      	str	r3, [r0, #24]
    3fbc:	0019      	movs	r1, r3
    3fbe:	2208      	movs	r2, #8
    3fc0:	305c      	adds	r0, #92	; 0x5c
    3fc2:	f7ff fc14 	bl	37ee <memset>
    3fc6:	4b05      	ldr	r3, [pc, #20]	; (3fdc <std.isra.0+0x38>)
    3fc8:	6224      	str	r4, [r4, #32]
    3fca:	6263      	str	r3, [r4, #36]	; 0x24
    3fcc:	4b04      	ldr	r3, [pc, #16]	; (3fe0 <std.isra.0+0x3c>)
    3fce:	62a3      	str	r3, [r4, #40]	; 0x28
    3fd0:	4b04      	ldr	r3, [pc, #16]	; (3fe4 <std.isra.0+0x40>)
    3fd2:	62e3      	str	r3, [r4, #44]	; 0x2c
    3fd4:	4b04      	ldr	r3, [pc, #16]	; (3fe8 <std.isra.0+0x44>)
    3fd6:	6323      	str	r3, [r4, #48]	; 0x30
    3fd8:	bd10      	pop	{r4, pc}
    3fda:	46c0      	nop			; (mov r8, r8)
    3fdc:	0000496d 	.word	0x0000496d
    3fe0:	00004995 	.word	0x00004995
    3fe4:	000049cd 	.word	0x000049cd
    3fe8:	000049f9 	.word	0x000049f9

00003fec <__sfmoreglue>:
    3fec:	b570      	push	{r4, r5, r6, lr}
    3fee:	2568      	movs	r5, #104	; 0x68
    3ff0:	1e4a      	subs	r2, r1, #1
    3ff2:	4355      	muls	r5, r2
    3ff4:	000e      	movs	r6, r1
    3ff6:	0029      	movs	r1, r5
    3ff8:	3174      	adds	r1, #116	; 0x74
    3ffa:	f7ff fc4b 	bl	3894 <_malloc_r>
    3ffe:	1e04      	subs	r4, r0, #0
    4000:	d008      	beq.n	4014 <__sfmoreglue+0x28>
    4002:	2100      	movs	r1, #0
    4004:	002a      	movs	r2, r5
    4006:	6001      	str	r1, [r0, #0]
    4008:	6046      	str	r6, [r0, #4]
    400a:	300c      	adds	r0, #12
    400c:	60a0      	str	r0, [r4, #8]
    400e:	3268      	adds	r2, #104	; 0x68
    4010:	f7ff fbed 	bl	37ee <memset>
    4014:	0020      	movs	r0, r4
    4016:	bd70      	pop	{r4, r5, r6, pc}

00004018 <__sinit>:
    4018:	6983      	ldr	r3, [r0, #24]
    401a:	b513      	push	{r0, r1, r4, lr}
    401c:	0004      	movs	r4, r0
    401e:	2b00      	cmp	r3, #0
    4020:	d128      	bne.n	4074 <__sinit+0x5c>
    4022:	6483      	str	r3, [r0, #72]	; 0x48
    4024:	64c3      	str	r3, [r0, #76]	; 0x4c
    4026:	6503      	str	r3, [r0, #80]	; 0x50
    4028:	4b13      	ldr	r3, [pc, #76]	; (4078 <__sinit+0x60>)
    402a:	4a14      	ldr	r2, [pc, #80]	; (407c <__sinit+0x64>)
    402c:	681b      	ldr	r3, [r3, #0]
    402e:	6282      	str	r2, [r0, #40]	; 0x28
    4030:	9301      	str	r3, [sp, #4]
    4032:	4298      	cmp	r0, r3
    4034:	d101      	bne.n	403a <__sinit+0x22>
    4036:	2301      	movs	r3, #1
    4038:	6183      	str	r3, [r0, #24]
    403a:	0020      	movs	r0, r4
    403c:	f000 f820 	bl	4080 <__sfp>
    4040:	6060      	str	r0, [r4, #4]
    4042:	0020      	movs	r0, r4
    4044:	f000 f81c 	bl	4080 <__sfp>
    4048:	60a0      	str	r0, [r4, #8]
    404a:	0020      	movs	r0, r4
    404c:	f000 f818 	bl	4080 <__sfp>
    4050:	2200      	movs	r2, #0
    4052:	60e0      	str	r0, [r4, #12]
    4054:	2104      	movs	r1, #4
    4056:	6860      	ldr	r0, [r4, #4]
    4058:	f7ff ffa4 	bl	3fa4 <std.isra.0>
    405c:	2201      	movs	r2, #1
    405e:	2109      	movs	r1, #9
    4060:	68a0      	ldr	r0, [r4, #8]
    4062:	f7ff ff9f 	bl	3fa4 <std.isra.0>
    4066:	2202      	movs	r2, #2
    4068:	2112      	movs	r1, #18
    406a:	68e0      	ldr	r0, [r4, #12]
    406c:	f7ff ff9a 	bl	3fa4 <std.isra.0>
    4070:	2301      	movs	r3, #1
    4072:	61a3      	str	r3, [r4, #24]
    4074:	bd13      	pop	{r0, r1, r4, pc}
    4076:	46c0      	nop			; (mov r8, r8)
    4078:	00004ea4 	.word	0x00004ea4
    407c:	00003f95 	.word	0x00003f95

00004080 <__sfp>:
    4080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4082:	4b1e      	ldr	r3, [pc, #120]	; (40fc <__sfp+0x7c>)
    4084:	0007      	movs	r7, r0
    4086:	681e      	ldr	r6, [r3, #0]
    4088:	69b3      	ldr	r3, [r6, #24]
    408a:	2b00      	cmp	r3, #0
    408c:	d102      	bne.n	4094 <__sfp+0x14>
    408e:	0030      	movs	r0, r6
    4090:	f7ff ffc2 	bl	4018 <__sinit>
    4094:	3648      	adds	r6, #72	; 0x48
    4096:	68b4      	ldr	r4, [r6, #8]
    4098:	6873      	ldr	r3, [r6, #4]
    409a:	3b01      	subs	r3, #1
    409c:	d504      	bpl.n	40a8 <__sfp+0x28>
    409e:	6833      	ldr	r3, [r6, #0]
    40a0:	2b00      	cmp	r3, #0
    40a2:	d007      	beq.n	40b4 <__sfp+0x34>
    40a4:	6836      	ldr	r6, [r6, #0]
    40a6:	e7f6      	b.n	4096 <__sfp+0x16>
    40a8:	220c      	movs	r2, #12
    40aa:	5ea5      	ldrsh	r5, [r4, r2]
    40ac:	2d00      	cmp	r5, #0
    40ae:	d00d      	beq.n	40cc <__sfp+0x4c>
    40b0:	3468      	adds	r4, #104	; 0x68
    40b2:	e7f2      	b.n	409a <__sfp+0x1a>
    40b4:	2104      	movs	r1, #4
    40b6:	0038      	movs	r0, r7
    40b8:	f7ff ff98 	bl	3fec <__sfmoreglue>
    40bc:	6030      	str	r0, [r6, #0]
    40be:	2800      	cmp	r0, #0
    40c0:	d1f0      	bne.n	40a4 <__sfp+0x24>
    40c2:	230c      	movs	r3, #12
    40c4:	0004      	movs	r4, r0
    40c6:	603b      	str	r3, [r7, #0]
    40c8:	0020      	movs	r0, r4
    40ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    40cc:	2301      	movs	r3, #1
    40ce:	0020      	movs	r0, r4
    40d0:	425b      	negs	r3, r3
    40d2:	81e3      	strh	r3, [r4, #14]
    40d4:	3302      	adds	r3, #2
    40d6:	81a3      	strh	r3, [r4, #12]
    40d8:	6665      	str	r5, [r4, #100]	; 0x64
    40da:	6025      	str	r5, [r4, #0]
    40dc:	60a5      	str	r5, [r4, #8]
    40de:	6065      	str	r5, [r4, #4]
    40e0:	6125      	str	r5, [r4, #16]
    40e2:	6165      	str	r5, [r4, #20]
    40e4:	61a5      	str	r5, [r4, #24]
    40e6:	2208      	movs	r2, #8
    40e8:	0029      	movs	r1, r5
    40ea:	305c      	adds	r0, #92	; 0x5c
    40ec:	f7ff fb7f 	bl	37ee <memset>
    40f0:	6365      	str	r5, [r4, #52]	; 0x34
    40f2:	63a5      	str	r5, [r4, #56]	; 0x38
    40f4:	64a5      	str	r5, [r4, #72]	; 0x48
    40f6:	64e5      	str	r5, [r4, #76]	; 0x4c
    40f8:	e7e6      	b.n	40c8 <__sfp+0x48>
    40fa:	46c0      	nop			; (mov r8, r8)
    40fc:	00004ea4 	.word	0x00004ea4

00004100 <_fwalk>:
    4100:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4102:	3048      	adds	r0, #72	; 0x48
    4104:	0004      	movs	r4, r0
    4106:	2600      	movs	r6, #0
    4108:	9101      	str	r1, [sp, #4]
    410a:	2c00      	cmp	r4, #0
    410c:	d101      	bne.n	4112 <_fwalk+0x12>
    410e:	0030      	movs	r0, r6
    4110:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4112:	68a5      	ldr	r5, [r4, #8]
    4114:	6867      	ldr	r7, [r4, #4]
    4116:	3f01      	subs	r7, #1
    4118:	d501      	bpl.n	411e <_fwalk+0x1e>
    411a:	6824      	ldr	r4, [r4, #0]
    411c:	e7f5      	b.n	410a <_fwalk+0xa>
    411e:	89ab      	ldrh	r3, [r5, #12]
    4120:	2b01      	cmp	r3, #1
    4122:	d907      	bls.n	4134 <_fwalk+0x34>
    4124:	220e      	movs	r2, #14
    4126:	5eab      	ldrsh	r3, [r5, r2]
    4128:	3301      	adds	r3, #1
    412a:	d003      	beq.n	4134 <_fwalk+0x34>
    412c:	0028      	movs	r0, r5
    412e:	9b01      	ldr	r3, [sp, #4]
    4130:	4798      	blx	r3
    4132:	4306      	orrs	r6, r0
    4134:	3568      	adds	r5, #104	; 0x68
    4136:	e7ee      	b.n	4116 <_fwalk+0x16>

00004138 <_fwalk_reent>:
    4138:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    413a:	0004      	movs	r4, r0
    413c:	0007      	movs	r7, r0
    413e:	2600      	movs	r6, #0
    4140:	9101      	str	r1, [sp, #4]
    4142:	3448      	adds	r4, #72	; 0x48
    4144:	2c00      	cmp	r4, #0
    4146:	d101      	bne.n	414c <_fwalk_reent+0x14>
    4148:	0030      	movs	r0, r6
    414a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    414c:	6863      	ldr	r3, [r4, #4]
    414e:	68a5      	ldr	r5, [r4, #8]
    4150:	9300      	str	r3, [sp, #0]
    4152:	9b00      	ldr	r3, [sp, #0]
    4154:	3b01      	subs	r3, #1
    4156:	9300      	str	r3, [sp, #0]
    4158:	d501      	bpl.n	415e <_fwalk_reent+0x26>
    415a:	6824      	ldr	r4, [r4, #0]
    415c:	e7f2      	b.n	4144 <_fwalk_reent+0xc>
    415e:	89ab      	ldrh	r3, [r5, #12]
    4160:	2b01      	cmp	r3, #1
    4162:	d908      	bls.n	4176 <_fwalk_reent+0x3e>
    4164:	220e      	movs	r2, #14
    4166:	5eab      	ldrsh	r3, [r5, r2]
    4168:	3301      	adds	r3, #1
    416a:	d004      	beq.n	4176 <_fwalk_reent+0x3e>
    416c:	0029      	movs	r1, r5
    416e:	0038      	movs	r0, r7
    4170:	9b01      	ldr	r3, [sp, #4]
    4172:	4798      	blx	r3
    4174:	4306      	orrs	r6, r0
    4176:	3568      	adds	r5, #104	; 0x68
    4178:	e7eb      	b.n	4152 <_fwalk_reent+0x1a>
	...

0000417c <__swhatbuf_r>:
    417c:	b570      	push	{r4, r5, r6, lr}
    417e:	000e      	movs	r6, r1
    4180:	001d      	movs	r5, r3
    4182:	230e      	movs	r3, #14
    4184:	5ec9      	ldrsh	r1, [r1, r3]
    4186:	b090      	sub	sp, #64	; 0x40
    4188:	0014      	movs	r4, r2
    418a:	2900      	cmp	r1, #0
    418c:	da07      	bge.n	419e <__swhatbuf_r+0x22>
    418e:	2300      	movs	r3, #0
    4190:	602b      	str	r3, [r5, #0]
    4192:	89b3      	ldrh	r3, [r6, #12]
    4194:	061b      	lsls	r3, r3, #24
    4196:	d411      	bmi.n	41bc <__swhatbuf_r+0x40>
    4198:	2380      	movs	r3, #128	; 0x80
    419a:	00db      	lsls	r3, r3, #3
    419c:	e00f      	b.n	41be <__swhatbuf_r+0x42>
    419e:	aa01      	add	r2, sp, #4
    41a0:	f000 fc56 	bl	4a50 <_fstat_r>
    41a4:	2800      	cmp	r0, #0
    41a6:	dbf2      	blt.n	418e <__swhatbuf_r+0x12>
    41a8:	22f0      	movs	r2, #240	; 0xf0
    41aa:	9b02      	ldr	r3, [sp, #8]
    41ac:	0212      	lsls	r2, r2, #8
    41ae:	4013      	ands	r3, r2
    41b0:	4a05      	ldr	r2, [pc, #20]	; (41c8 <__swhatbuf_r+0x4c>)
    41b2:	189b      	adds	r3, r3, r2
    41b4:	425a      	negs	r2, r3
    41b6:	4153      	adcs	r3, r2
    41b8:	602b      	str	r3, [r5, #0]
    41ba:	e7ed      	b.n	4198 <__swhatbuf_r+0x1c>
    41bc:	2340      	movs	r3, #64	; 0x40
    41be:	2000      	movs	r0, #0
    41c0:	6023      	str	r3, [r4, #0]
    41c2:	b010      	add	sp, #64	; 0x40
    41c4:	bd70      	pop	{r4, r5, r6, pc}
    41c6:	46c0      	nop			; (mov r8, r8)
    41c8:	ffffe000 	.word	0xffffe000

000041cc <__smakebuf_r>:
    41cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    41ce:	2602      	movs	r6, #2
    41d0:	898b      	ldrh	r3, [r1, #12]
    41d2:	0005      	movs	r5, r0
    41d4:	000c      	movs	r4, r1
    41d6:	4233      	tst	r3, r6
    41d8:	d006      	beq.n	41e8 <__smakebuf_r+0x1c>
    41da:	0023      	movs	r3, r4
    41dc:	3347      	adds	r3, #71	; 0x47
    41de:	6023      	str	r3, [r4, #0]
    41e0:	6123      	str	r3, [r4, #16]
    41e2:	2301      	movs	r3, #1
    41e4:	6163      	str	r3, [r4, #20]
    41e6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    41e8:	ab01      	add	r3, sp, #4
    41ea:	466a      	mov	r2, sp
    41ec:	f7ff ffc6 	bl	417c <__swhatbuf_r>
    41f0:	9900      	ldr	r1, [sp, #0]
    41f2:	0007      	movs	r7, r0
    41f4:	0028      	movs	r0, r5
    41f6:	f7ff fb4d 	bl	3894 <_malloc_r>
    41fa:	2800      	cmp	r0, #0
    41fc:	d108      	bne.n	4210 <__smakebuf_r+0x44>
    41fe:	220c      	movs	r2, #12
    4200:	5ea3      	ldrsh	r3, [r4, r2]
    4202:	059a      	lsls	r2, r3, #22
    4204:	d4ef      	bmi.n	41e6 <__smakebuf_r+0x1a>
    4206:	2203      	movs	r2, #3
    4208:	4393      	bics	r3, r2
    420a:	431e      	orrs	r6, r3
    420c:	81a6      	strh	r6, [r4, #12]
    420e:	e7e4      	b.n	41da <__smakebuf_r+0xe>
    4210:	4b0f      	ldr	r3, [pc, #60]	; (4250 <__smakebuf_r+0x84>)
    4212:	62ab      	str	r3, [r5, #40]	; 0x28
    4214:	2380      	movs	r3, #128	; 0x80
    4216:	89a2      	ldrh	r2, [r4, #12]
    4218:	6020      	str	r0, [r4, #0]
    421a:	4313      	orrs	r3, r2
    421c:	81a3      	strh	r3, [r4, #12]
    421e:	9b00      	ldr	r3, [sp, #0]
    4220:	6120      	str	r0, [r4, #16]
    4222:	6163      	str	r3, [r4, #20]
    4224:	9b01      	ldr	r3, [sp, #4]
    4226:	2b00      	cmp	r3, #0
    4228:	d00d      	beq.n	4246 <__smakebuf_r+0x7a>
    422a:	230e      	movs	r3, #14
    422c:	5ee1      	ldrsh	r1, [r4, r3]
    422e:	0028      	movs	r0, r5
    4230:	f000 fc20 	bl	4a74 <_isatty_r>
    4234:	2800      	cmp	r0, #0
    4236:	d006      	beq.n	4246 <__smakebuf_r+0x7a>
    4238:	2203      	movs	r2, #3
    423a:	89a3      	ldrh	r3, [r4, #12]
    423c:	4393      	bics	r3, r2
    423e:	001a      	movs	r2, r3
    4240:	2301      	movs	r3, #1
    4242:	4313      	orrs	r3, r2
    4244:	81a3      	strh	r3, [r4, #12]
    4246:	89a0      	ldrh	r0, [r4, #12]
    4248:	4338      	orrs	r0, r7
    424a:	81a0      	strh	r0, [r4, #12]
    424c:	e7cb      	b.n	41e6 <__smakebuf_r+0x1a>
    424e:	46c0      	nop			; (mov r8, r8)
    4250:	00003f95 	.word	0x00003f95

00004254 <__malloc_lock>:
    4254:	4770      	bx	lr

00004256 <__malloc_unlock>:
    4256:	4770      	bx	lr

00004258 <__ssputs_r>:
    4258:	b5f0      	push	{r4, r5, r6, r7, lr}
    425a:	688e      	ldr	r6, [r1, #8]
    425c:	b085      	sub	sp, #20
    425e:	0007      	movs	r7, r0
    4260:	000c      	movs	r4, r1
    4262:	9203      	str	r2, [sp, #12]
    4264:	9301      	str	r3, [sp, #4]
    4266:	429e      	cmp	r6, r3
    4268:	d839      	bhi.n	42de <__ssputs_r+0x86>
    426a:	2390      	movs	r3, #144	; 0x90
    426c:	898a      	ldrh	r2, [r1, #12]
    426e:	00db      	lsls	r3, r3, #3
    4270:	421a      	tst	r2, r3
    4272:	d034      	beq.n	42de <__ssputs_r+0x86>
    4274:	2503      	movs	r5, #3
    4276:	6909      	ldr	r1, [r1, #16]
    4278:	6823      	ldr	r3, [r4, #0]
    427a:	1a5b      	subs	r3, r3, r1
    427c:	9302      	str	r3, [sp, #8]
    427e:	6963      	ldr	r3, [r4, #20]
    4280:	9802      	ldr	r0, [sp, #8]
    4282:	435d      	muls	r5, r3
    4284:	0feb      	lsrs	r3, r5, #31
    4286:	195d      	adds	r5, r3, r5
    4288:	9b01      	ldr	r3, [sp, #4]
    428a:	106d      	asrs	r5, r5, #1
    428c:	3301      	adds	r3, #1
    428e:	181b      	adds	r3, r3, r0
    4290:	42ab      	cmp	r3, r5
    4292:	d900      	bls.n	4296 <__ssputs_r+0x3e>
    4294:	001d      	movs	r5, r3
    4296:	0553      	lsls	r3, r2, #21
    4298:	d532      	bpl.n	4300 <__ssputs_r+0xa8>
    429a:	0029      	movs	r1, r5
    429c:	0038      	movs	r0, r7
    429e:	f7ff faf9 	bl	3894 <_malloc_r>
    42a2:	1e06      	subs	r6, r0, #0
    42a4:	d109      	bne.n	42ba <__ssputs_r+0x62>
    42a6:	230c      	movs	r3, #12
    42a8:	603b      	str	r3, [r7, #0]
    42aa:	2340      	movs	r3, #64	; 0x40
    42ac:	2001      	movs	r0, #1
    42ae:	89a2      	ldrh	r2, [r4, #12]
    42b0:	4240      	negs	r0, r0
    42b2:	4313      	orrs	r3, r2
    42b4:	81a3      	strh	r3, [r4, #12]
    42b6:	b005      	add	sp, #20
    42b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42ba:	9a02      	ldr	r2, [sp, #8]
    42bc:	6921      	ldr	r1, [r4, #16]
    42be:	f7ff fa8d 	bl	37dc <memcpy>
    42c2:	89a3      	ldrh	r3, [r4, #12]
    42c4:	4a14      	ldr	r2, [pc, #80]	; (4318 <__ssputs_r+0xc0>)
    42c6:	401a      	ands	r2, r3
    42c8:	2380      	movs	r3, #128	; 0x80
    42ca:	4313      	orrs	r3, r2
    42cc:	81a3      	strh	r3, [r4, #12]
    42ce:	9b02      	ldr	r3, [sp, #8]
    42d0:	6126      	str	r6, [r4, #16]
    42d2:	18f6      	adds	r6, r6, r3
    42d4:	6026      	str	r6, [r4, #0]
    42d6:	6165      	str	r5, [r4, #20]
    42d8:	9e01      	ldr	r6, [sp, #4]
    42da:	1aed      	subs	r5, r5, r3
    42dc:	60a5      	str	r5, [r4, #8]
    42de:	9b01      	ldr	r3, [sp, #4]
    42e0:	42b3      	cmp	r3, r6
    42e2:	d200      	bcs.n	42e6 <__ssputs_r+0x8e>
    42e4:	001e      	movs	r6, r3
    42e6:	0032      	movs	r2, r6
    42e8:	9903      	ldr	r1, [sp, #12]
    42ea:	6820      	ldr	r0, [r4, #0]
    42ec:	f000 fbf3 	bl	4ad6 <memmove>
    42f0:	68a3      	ldr	r3, [r4, #8]
    42f2:	2000      	movs	r0, #0
    42f4:	1b9b      	subs	r3, r3, r6
    42f6:	60a3      	str	r3, [r4, #8]
    42f8:	6823      	ldr	r3, [r4, #0]
    42fa:	199e      	adds	r6, r3, r6
    42fc:	6026      	str	r6, [r4, #0]
    42fe:	e7da      	b.n	42b6 <__ssputs_r+0x5e>
    4300:	002a      	movs	r2, r5
    4302:	0038      	movs	r0, r7
    4304:	f000 fbf9 	bl	4afa <_realloc_r>
    4308:	1e06      	subs	r6, r0, #0
    430a:	d1e0      	bne.n	42ce <__ssputs_r+0x76>
    430c:	6921      	ldr	r1, [r4, #16]
    430e:	0038      	movs	r0, r7
    4310:	f7ff fa76 	bl	3800 <_free_r>
    4314:	e7c7      	b.n	42a6 <__ssputs_r+0x4e>
    4316:	46c0      	nop			; (mov r8, r8)
    4318:	fffffb7f 	.word	0xfffffb7f

0000431c <_svfiprintf_r>:
    431c:	b5f0      	push	{r4, r5, r6, r7, lr}
    431e:	b09f      	sub	sp, #124	; 0x7c
    4320:	9002      	str	r0, [sp, #8]
    4322:	9305      	str	r3, [sp, #20]
    4324:	898b      	ldrh	r3, [r1, #12]
    4326:	000f      	movs	r7, r1
    4328:	0016      	movs	r6, r2
    432a:	061b      	lsls	r3, r3, #24
    432c:	d511      	bpl.n	4352 <_svfiprintf_r+0x36>
    432e:	690b      	ldr	r3, [r1, #16]
    4330:	2b00      	cmp	r3, #0
    4332:	d10e      	bne.n	4352 <_svfiprintf_r+0x36>
    4334:	2140      	movs	r1, #64	; 0x40
    4336:	f7ff faad 	bl	3894 <_malloc_r>
    433a:	6038      	str	r0, [r7, #0]
    433c:	6138      	str	r0, [r7, #16]
    433e:	2800      	cmp	r0, #0
    4340:	d105      	bne.n	434e <_svfiprintf_r+0x32>
    4342:	230c      	movs	r3, #12
    4344:	9a02      	ldr	r2, [sp, #8]
    4346:	3801      	subs	r0, #1
    4348:	6013      	str	r3, [r2, #0]
    434a:	b01f      	add	sp, #124	; 0x7c
    434c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    434e:	2340      	movs	r3, #64	; 0x40
    4350:	617b      	str	r3, [r7, #20]
    4352:	2300      	movs	r3, #0
    4354:	ad06      	add	r5, sp, #24
    4356:	616b      	str	r3, [r5, #20]
    4358:	3320      	adds	r3, #32
    435a:	766b      	strb	r3, [r5, #25]
    435c:	3310      	adds	r3, #16
    435e:	76ab      	strb	r3, [r5, #26]
    4360:	0034      	movs	r4, r6
    4362:	7823      	ldrb	r3, [r4, #0]
    4364:	2b00      	cmp	r3, #0
    4366:	d147      	bne.n	43f8 <_svfiprintf_r+0xdc>
    4368:	1ba3      	subs	r3, r4, r6
    436a:	9304      	str	r3, [sp, #16]
    436c:	d00d      	beq.n	438a <_svfiprintf_r+0x6e>
    436e:	1ba3      	subs	r3, r4, r6
    4370:	0032      	movs	r2, r6
    4372:	0039      	movs	r1, r7
    4374:	9802      	ldr	r0, [sp, #8]
    4376:	f7ff ff6f 	bl	4258 <__ssputs_r>
    437a:	1c43      	adds	r3, r0, #1
    437c:	d100      	bne.n	4380 <_svfiprintf_r+0x64>
    437e:	e0b5      	b.n	44ec <_svfiprintf_r+0x1d0>
    4380:	696a      	ldr	r2, [r5, #20]
    4382:	9b04      	ldr	r3, [sp, #16]
    4384:	4694      	mov	ip, r2
    4386:	4463      	add	r3, ip
    4388:	616b      	str	r3, [r5, #20]
    438a:	7823      	ldrb	r3, [r4, #0]
    438c:	2b00      	cmp	r3, #0
    438e:	d100      	bne.n	4392 <_svfiprintf_r+0x76>
    4390:	e0ac      	b.n	44ec <_svfiprintf_r+0x1d0>
    4392:	2201      	movs	r2, #1
    4394:	2300      	movs	r3, #0
    4396:	4252      	negs	r2, r2
    4398:	606a      	str	r2, [r5, #4]
    439a:	a902      	add	r1, sp, #8
    439c:	3254      	adds	r2, #84	; 0x54
    439e:	1852      	adds	r2, r2, r1
    43a0:	3401      	adds	r4, #1
    43a2:	602b      	str	r3, [r5, #0]
    43a4:	60eb      	str	r3, [r5, #12]
    43a6:	60ab      	str	r3, [r5, #8]
    43a8:	7013      	strb	r3, [r2, #0]
    43aa:	65ab      	str	r3, [r5, #88]	; 0x58
    43ac:	4e58      	ldr	r6, [pc, #352]	; (4510 <_svfiprintf_r+0x1f4>)
    43ae:	2205      	movs	r2, #5
    43b0:	7821      	ldrb	r1, [r4, #0]
    43b2:	0030      	movs	r0, r6
    43b4:	f000 fb84 	bl	4ac0 <memchr>
    43b8:	1c62      	adds	r2, r4, #1
    43ba:	2800      	cmp	r0, #0
    43bc:	d120      	bne.n	4400 <_svfiprintf_r+0xe4>
    43be:	6829      	ldr	r1, [r5, #0]
    43c0:	06cb      	lsls	r3, r1, #27
    43c2:	d504      	bpl.n	43ce <_svfiprintf_r+0xb2>
    43c4:	2353      	movs	r3, #83	; 0x53
    43c6:	ae02      	add	r6, sp, #8
    43c8:	3020      	adds	r0, #32
    43ca:	199b      	adds	r3, r3, r6
    43cc:	7018      	strb	r0, [r3, #0]
    43ce:	070b      	lsls	r3, r1, #28
    43d0:	d504      	bpl.n	43dc <_svfiprintf_r+0xc0>
    43d2:	2353      	movs	r3, #83	; 0x53
    43d4:	202b      	movs	r0, #43	; 0x2b
    43d6:	ae02      	add	r6, sp, #8
    43d8:	199b      	adds	r3, r3, r6
    43da:	7018      	strb	r0, [r3, #0]
    43dc:	7823      	ldrb	r3, [r4, #0]
    43de:	2b2a      	cmp	r3, #42	; 0x2a
    43e0:	d016      	beq.n	4410 <_svfiprintf_r+0xf4>
    43e2:	2000      	movs	r0, #0
    43e4:	210a      	movs	r1, #10
    43e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    43e8:	7822      	ldrb	r2, [r4, #0]
    43ea:	3a30      	subs	r2, #48	; 0x30
    43ec:	2a09      	cmp	r2, #9
    43ee:	d955      	bls.n	449c <_svfiprintf_r+0x180>
    43f0:	2800      	cmp	r0, #0
    43f2:	d015      	beq.n	4420 <_svfiprintf_r+0x104>
    43f4:	9309      	str	r3, [sp, #36]	; 0x24
    43f6:	e013      	b.n	4420 <_svfiprintf_r+0x104>
    43f8:	2b25      	cmp	r3, #37	; 0x25
    43fa:	d0b5      	beq.n	4368 <_svfiprintf_r+0x4c>
    43fc:	3401      	adds	r4, #1
    43fe:	e7b0      	b.n	4362 <_svfiprintf_r+0x46>
    4400:	2301      	movs	r3, #1
    4402:	1b80      	subs	r0, r0, r6
    4404:	4083      	lsls	r3, r0
    4406:	6829      	ldr	r1, [r5, #0]
    4408:	0014      	movs	r4, r2
    440a:	430b      	orrs	r3, r1
    440c:	602b      	str	r3, [r5, #0]
    440e:	e7cd      	b.n	43ac <_svfiprintf_r+0x90>
    4410:	9b05      	ldr	r3, [sp, #20]
    4412:	1d18      	adds	r0, r3, #4
    4414:	681b      	ldr	r3, [r3, #0]
    4416:	9005      	str	r0, [sp, #20]
    4418:	2b00      	cmp	r3, #0
    441a:	db39      	blt.n	4490 <_svfiprintf_r+0x174>
    441c:	9309      	str	r3, [sp, #36]	; 0x24
    441e:	0014      	movs	r4, r2
    4420:	7823      	ldrb	r3, [r4, #0]
    4422:	2b2e      	cmp	r3, #46	; 0x2e
    4424:	d10b      	bne.n	443e <_svfiprintf_r+0x122>
    4426:	7863      	ldrb	r3, [r4, #1]
    4428:	1c62      	adds	r2, r4, #1
    442a:	2b2a      	cmp	r3, #42	; 0x2a
    442c:	d13e      	bne.n	44ac <_svfiprintf_r+0x190>
    442e:	9b05      	ldr	r3, [sp, #20]
    4430:	3402      	adds	r4, #2
    4432:	1d1a      	adds	r2, r3, #4
    4434:	681b      	ldr	r3, [r3, #0]
    4436:	9205      	str	r2, [sp, #20]
    4438:	2b00      	cmp	r3, #0
    443a:	db34      	blt.n	44a6 <_svfiprintf_r+0x18a>
    443c:	9307      	str	r3, [sp, #28]
    443e:	4e35      	ldr	r6, [pc, #212]	; (4514 <_svfiprintf_r+0x1f8>)
    4440:	7821      	ldrb	r1, [r4, #0]
    4442:	2203      	movs	r2, #3
    4444:	0030      	movs	r0, r6
    4446:	f000 fb3b 	bl	4ac0 <memchr>
    444a:	2800      	cmp	r0, #0
    444c:	d006      	beq.n	445c <_svfiprintf_r+0x140>
    444e:	2340      	movs	r3, #64	; 0x40
    4450:	1b80      	subs	r0, r0, r6
    4452:	4083      	lsls	r3, r0
    4454:	682a      	ldr	r2, [r5, #0]
    4456:	3401      	adds	r4, #1
    4458:	4313      	orrs	r3, r2
    445a:	602b      	str	r3, [r5, #0]
    445c:	7821      	ldrb	r1, [r4, #0]
    445e:	2206      	movs	r2, #6
    4460:	482d      	ldr	r0, [pc, #180]	; (4518 <_svfiprintf_r+0x1fc>)
    4462:	1c66      	adds	r6, r4, #1
    4464:	7629      	strb	r1, [r5, #24]
    4466:	f000 fb2b 	bl	4ac0 <memchr>
    446a:	2800      	cmp	r0, #0
    446c:	d046      	beq.n	44fc <_svfiprintf_r+0x1e0>
    446e:	4b2b      	ldr	r3, [pc, #172]	; (451c <_svfiprintf_r+0x200>)
    4470:	2b00      	cmp	r3, #0
    4472:	d12f      	bne.n	44d4 <_svfiprintf_r+0x1b8>
    4474:	6829      	ldr	r1, [r5, #0]
    4476:	9b05      	ldr	r3, [sp, #20]
    4478:	2207      	movs	r2, #7
    447a:	05c9      	lsls	r1, r1, #23
    447c:	d528      	bpl.n	44d0 <_svfiprintf_r+0x1b4>
    447e:	189b      	adds	r3, r3, r2
    4480:	4393      	bics	r3, r2
    4482:	3308      	adds	r3, #8
    4484:	9305      	str	r3, [sp, #20]
    4486:	696b      	ldr	r3, [r5, #20]
    4488:	9a03      	ldr	r2, [sp, #12]
    448a:	189b      	adds	r3, r3, r2
    448c:	616b      	str	r3, [r5, #20]
    448e:	e767      	b.n	4360 <_svfiprintf_r+0x44>
    4490:	425b      	negs	r3, r3
    4492:	60eb      	str	r3, [r5, #12]
    4494:	2302      	movs	r3, #2
    4496:	430b      	orrs	r3, r1
    4498:	602b      	str	r3, [r5, #0]
    449a:	e7c0      	b.n	441e <_svfiprintf_r+0x102>
    449c:	434b      	muls	r3, r1
    449e:	3401      	adds	r4, #1
    44a0:	189b      	adds	r3, r3, r2
    44a2:	2001      	movs	r0, #1
    44a4:	e7a0      	b.n	43e8 <_svfiprintf_r+0xcc>
    44a6:	2301      	movs	r3, #1
    44a8:	425b      	negs	r3, r3
    44aa:	e7c7      	b.n	443c <_svfiprintf_r+0x120>
    44ac:	2300      	movs	r3, #0
    44ae:	0014      	movs	r4, r2
    44b0:	200a      	movs	r0, #10
    44b2:	001a      	movs	r2, r3
    44b4:	606b      	str	r3, [r5, #4]
    44b6:	7821      	ldrb	r1, [r4, #0]
    44b8:	3930      	subs	r1, #48	; 0x30
    44ba:	2909      	cmp	r1, #9
    44bc:	d903      	bls.n	44c6 <_svfiprintf_r+0x1aa>
    44be:	2b00      	cmp	r3, #0
    44c0:	d0bd      	beq.n	443e <_svfiprintf_r+0x122>
    44c2:	9207      	str	r2, [sp, #28]
    44c4:	e7bb      	b.n	443e <_svfiprintf_r+0x122>
    44c6:	4342      	muls	r2, r0
    44c8:	3401      	adds	r4, #1
    44ca:	1852      	adds	r2, r2, r1
    44cc:	2301      	movs	r3, #1
    44ce:	e7f2      	b.n	44b6 <_svfiprintf_r+0x19a>
    44d0:	3307      	adds	r3, #7
    44d2:	e7d5      	b.n	4480 <_svfiprintf_r+0x164>
    44d4:	ab05      	add	r3, sp, #20
    44d6:	9300      	str	r3, [sp, #0]
    44d8:	003a      	movs	r2, r7
    44da:	4b11      	ldr	r3, [pc, #68]	; (4520 <_svfiprintf_r+0x204>)
    44dc:	0029      	movs	r1, r5
    44de:	9802      	ldr	r0, [sp, #8]
    44e0:	e000      	b.n	44e4 <_svfiprintf_r+0x1c8>
    44e2:	bf00      	nop
    44e4:	9003      	str	r0, [sp, #12]
    44e6:	9b03      	ldr	r3, [sp, #12]
    44e8:	3301      	adds	r3, #1
    44ea:	d1cc      	bne.n	4486 <_svfiprintf_r+0x16a>
    44ec:	89bb      	ldrh	r3, [r7, #12]
    44ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
    44f0:	065b      	lsls	r3, r3, #25
    44f2:	d400      	bmi.n	44f6 <_svfiprintf_r+0x1da>
    44f4:	e729      	b.n	434a <_svfiprintf_r+0x2e>
    44f6:	2001      	movs	r0, #1
    44f8:	4240      	negs	r0, r0
    44fa:	e726      	b.n	434a <_svfiprintf_r+0x2e>
    44fc:	ab05      	add	r3, sp, #20
    44fe:	9300      	str	r3, [sp, #0]
    4500:	003a      	movs	r2, r7
    4502:	4b07      	ldr	r3, [pc, #28]	; (4520 <_svfiprintf_r+0x204>)
    4504:	0029      	movs	r1, r5
    4506:	9802      	ldr	r0, [sp, #8]
    4508:	f000 f87a 	bl	4600 <_printf_i>
    450c:	e7ea      	b.n	44e4 <_svfiprintf_r+0x1c8>
    450e:	46c0      	nop			; (mov r8, r8)
    4510:	00004f08 	.word	0x00004f08
    4514:	00004f0e 	.word	0x00004f0e
    4518:	00004f12 	.word	0x00004f12
    451c:	00000000 	.word	0x00000000
    4520:	00004259 	.word	0x00004259

00004524 <_printf_common>:
    4524:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4526:	0015      	movs	r5, r2
    4528:	9301      	str	r3, [sp, #4]
    452a:	688a      	ldr	r2, [r1, #8]
    452c:	690b      	ldr	r3, [r1, #16]
    452e:	9000      	str	r0, [sp, #0]
    4530:	000c      	movs	r4, r1
    4532:	4293      	cmp	r3, r2
    4534:	da00      	bge.n	4538 <_printf_common+0x14>
    4536:	0013      	movs	r3, r2
    4538:	0022      	movs	r2, r4
    453a:	602b      	str	r3, [r5, #0]
    453c:	3243      	adds	r2, #67	; 0x43
    453e:	7812      	ldrb	r2, [r2, #0]
    4540:	2a00      	cmp	r2, #0
    4542:	d001      	beq.n	4548 <_printf_common+0x24>
    4544:	3301      	adds	r3, #1
    4546:	602b      	str	r3, [r5, #0]
    4548:	6823      	ldr	r3, [r4, #0]
    454a:	069b      	lsls	r3, r3, #26
    454c:	d502      	bpl.n	4554 <_printf_common+0x30>
    454e:	682b      	ldr	r3, [r5, #0]
    4550:	3302      	adds	r3, #2
    4552:	602b      	str	r3, [r5, #0]
    4554:	2706      	movs	r7, #6
    4556:	6823      	ldr	r3, [r4, #0]
    4558:	401f      	ands	r7, r3
    455a:	d027      	beq.n	45ac <_printf_common+0x88>
    455c:	0023      	movs	r3, r4
    455e:	3343      	adds	r3, #67	; 0x43
    4560:	781b      	ldrb	r3, [r3, #0]
    4562:	1e5a      	subs	r2, r3, #1
    4564:	4193      	sbcs	r3, r2
    4566:	6822      	ldr	r2, [r4, #0]
    4568:	0692      	lsls	r2, r2, #26
    456a:	d430      	bmi.n	45ce <_printf_common+0xaa>
    456c:	0022      	movs	r2, r4
    456e:	9901      	ldr	r1, [sp, #4]
    4570:	3243      	adds	r2, #67	; 0x43
    4572:	9800      	ldr	r0, [sp, #0]
    4574:	9e08      	ldr	r6, [sp, #32]
    4576:	47b0      	blx	r6
    4578:	1c43      	adds	r3, r0, #1
    457a:	d025      	beq.n	45c8 <_printf_common+0xa4>
    457c:	2306      	movs	r3, #6
    457e:	6820      	ldr	r0, [r4, #0]
    4580:	682a      	ldr	r2, [r5, #0]
    4582:	68e1      	ldr	r1, [r4, #12]
    4584:	4003      	ands	r3, r0
    4586:	2500      	movs	r5, #0
    4588:	2b04      	cmp	r3, #4
    458a:	d103      	bne.n	4594 <_printf_common+0x70>
    458c:	1a8d      	subs	r5, r1, r2
    458e:	43eb      	mvns	r3, r5
    4590:	17db      	asrs	r3, r3, #31
    4592:	401d      	ands	r5, r3
    4594:	68a3      	ldr	r3, [r4, #8]
    4596:	6922      	ldr	r2, [r4, #16]
    4598:	4293      	cmp	r3, r2
    459a:	dd01      	ble.n	45a0 <_printf_common+0x7c>
    459c:	1a9b      	subs	r3, r3, r2
    459e:	18ed      	adds	r5, r5, r3
    45a0:	2700      	movs	r7, #0
    45a2:	42bd      	cmp	r5, r7
    45a4:	d120      	bne.n	45e8 <_printf_common+0xc4>
    45a6:	2000      	movs	r0, #0
    45a8:	e010      	b.n	45cc <_printf_common+0xa8>
    45aa:	3701      	adds	r7, #1
    45ac:	68e3      	ldr	r3, [r4, #12]
    45ae:	682a      	ldr	r2, [r5, #0]
    45b0:	1a9b      	subs	r3, r3, r2
    45b2:	429f      	cmp	r7, r3
    45b4:	dad2      	bge.n	455c <_printf_common+0x38>
    45b6:	0022      	movs	r2, r4
    45b8:	2301      	movs	r3, #1
    45ba:	3219      	adds	r2, #25
    45bc:	9901      	ldr	r1, [sp, #4]
    45be:	9800      	ldr	r0, [sp, #0]
    45c0:	9e08      	ldr	r6, [sp, #32]
    45c2:	47b0      	blx	r6
    45c4:	1c43      	adds	r3, r0, #1
    45c6:	d1f0      	bne.n	45aa <_printf_common+0x86>
    45c8:	2001      	movs	r0, #1
    45ca:	4240      	negs	r0, r0
    45cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    45ce:	2030      	movs	r0, #48	; 0x30
    45d0:	18e1      	adds	r1, r4, r3
    45d2:	3143      	adds	r1, #67	; 0x43
    45d4:	7008      	strb	r0, [r1, #0]
    45d6:	0021      	movs	r1, r4
    45d8:	1c5a      	adds	r2, r3, #1
    45da:	3145      	adds	r1, #69	; 0x45
    45dc:	7809      	ldrb	r1, [r1, #0]
    45de:	18a2      	adds	r2, r4, r2
    45e0:	3243      	adds	r2, #67	; 0x43
    45e2:	3302      	adds	r3, #2
    45e4:	7011      	strb	r1, [r2, #0]
    45e6:	e7c1      	b.n	456c <_printf_common+0x48>
    45e8:	0022      	movs	r2, r4
    45ea:	2301      	movs	r3, #1
    45ec:	321a      	adds	r2, #26
    45ee:	9901      	ldr	r1, [sp, #4]
    45f0:	9800      	ldr	r0, [sp, #0]
    45f2:	9e08      	ldr	r6, [sp, #32]
    45f4:	47b0      	blx	r6
    45f6:	1c43      	adds	r3, r0, #1
    45f8:	d0e6      	beq.n	45c8 <_printf_common+0xa4>
    45fa:	3701      	adds	r7, #1
    45fc:	e7d1      	b.n	45a2 <_printf_common+0x7e>
	...

00004600 <_printf_i>:
    4600:	b5f0      	push	{r4, r5, r6, r7, lr}
    4602:	b08b      	sub	sp, #44	; 0x2c
    4604:	9206      	str	r2, [sp, #24]
    4606:	000a      	movs	r2, r1
    4608:	3243      	adds	r2, #67	; 0x43
    460a:	9307      	str	r3, [sp, #28]
    460c:	9005      	str	r0, [sp, #20]
    460e:	9204      	str	r2, [sp, #16]
    4610:	7e0a      	ldrb	r2, [r1, #24]
    4612:	000c      	movs	r4, r1
    4614:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4616:	2a6e      	cmp	r2, #110	; 0x6e
    4618:	d100      	bne.n	461c <_printf_i+0x1c>
    461a:	e08f      	b.n	473c <_printf_i+0x13c>
    461c:	d817      	bhi.n	464e <_printf_i+0x4e>
    461e:	2a63      	cmp	r2, #99	; 0x63
    4620:	d02c      	beq.n	467c <_printf_i+0x7c>
    4622:	d808      	bhi.n	4636 <_printf_i+0x36>
    4624:	2a00      	cmp	r2, #0
    4626:	d100      	bne.n	462a <_printf_i+0x2a>
    4628:	e099      	b.n	475e <_printf_i+0x15e>
    462a:	2a58      	cmp	r2, #88	; 0x58
    462c:	d054      	beq.n	46d8 <_printf_i+0xd8>
    462e:	0026      	movs	r6, r4
    4630:	3642      	adds	r6, #66	; 0x42
    4632:	7032      	strb	r2, [r6, #0]
    4634:	e029      	b.n	468a <_printf_i+0x8a>
    4636:	2a64      	cmp	r2, #100	; 0x64
    4638:	d001      	beq.n	463e <_printf_i+0x3e>
    463a:	2a69      	cmp	r2, #105	; 0x69
    463c:	d1f7      	bne.n	462e <_printf_i+0x2e>
    463e:	6821      	ldr	r1, [r4, #0]
    4640:	681a      	ldr	r2, [r3, #0]
    4642:	0608      	lsls	r0, r1, #24
    4644:	d523      	bpl.n	468e <_printf_i+0x8e>
    4646:	1d11      	adds	r1, r2, #4
    4648:	6019      	str	r1, [r3, #0]
    464a:	6815      	ldr	r5, [r2, #0]
    464c:	e025      	b.n	469a <_printf_i+0x9a>
    464e:	2a73      	cmp	r2, #115	; 0x73
    4650:	d100      	bne.n	4654 <_printf_i+0x54>
    4652:	e088      	b.n	4766 <_printf_i+0x166>
    4654:	d808      	bhi.n	4668 <_printf_i+0x68>
    4656:	2a6f      	cmp	r2, #111	; 0x6f
    4658:	d029      	beq.n	46ae <_printf_i+0xae>
    465a:	2a70      	cmp	r2, #112	; 0x70
    465c:	d1e7      	bne.n	462e <_printf_i+0x2e>
    465e:	2220      	movs	r2, #32
    4660:	6809      	ldr	r1, [r1, #0]
    4662:	430a      	orrs	r2, r1
    4664:	6022      	str	r2, [r4, #0]
    4666:	e003      	b.n	4670 <_printf_i+0x70>
    4668:	2a75      	cmp	r2, #117	; 0x75
    466a:	d020      	beq.n	46ae <_printf_i+0xae>
    466c:	2a78      	cmp	r2, #120	; 0x78
    466e:	d1de      	bne.n	462e <_printf_i+0x2e>
    4670:	0022      	movs	r2, r4
    4672:	2178      	movs	r1, #120	; 0x78
    4674:	3245      	adds	r2, #69	; 0x45
    4676:	7011      	strb	r1, [r2, #0]
    4678:	4a6c      	ldr	r2, [pc, #432]	; (482c <_printf_i+0x22c>)
    467a:	e030      	b.n	46de <_printf_i+0xde>
    467c:	000e      	movs	r6, r1
    467e:	681a      	ldr	r2, [r3, #0]
    4680:	3642      	adds	r6, #66	; 0x42
    4682:	1d11      	adds	r1, r2, #4
    4684:	6019      	str	r1, [r3, #0]
    4686:	6813      	ldr	r3, [r2, #0]
    4688:	7033      	strb	r3, [r6, #0]
    468a:	2301      	movs	r3, #1
    468c:	e079      	b.n	4782 <_printf_i+0x182>
    468e:	0649      	lsls	r1, r1, #25
    4690:	d5d9      	bpl.n	4646 <_printf_i+0x46>
    4692:	1d11      	adds	r1, r2, #4
    4694:	6019      	str	r1, [r3, #0]
    4696:	2300      	movs	r3, #0
    4698:	5ed5      	ldrsh	r5, [r2, r3]
    469a:	2d00      	cmp	r5, #0
    469c:	da03      	bge.n	46a6 <_printf_i+0xa6>
    469e:	232d      	movs	r3, #45	; 0x2d
    46a0:	9a04      	ldr	r2, [sp, #16]
    46a2:	426d      	negs	r5, r5
    46a4:	7013      	strb	r3, [r2, #0]
    46a6:	4b62      	ldr	r3, [pc, #392]	; (4830 <_printf_i+0x230>)
    46a8:	270a      	movs	r7, #10
    46aa:	9303      	str	r3, [sp, #12]
    46ac:	e02f      	b.n	470e <_printf_i+0x10e>
    46ae:	6820      	ldr	r0, [r4, #0]
    46b0:	6819      	ldr	r1, [r3, #0]
    46b2:	0605      	lsls	r5, r0, #24
    46b4:	d503      	bpl.n	46be <_printf_i+0xbe>
    46b6:	1d08      	adds	r0, r1, #4
    46b8:	6018      	str	r0, [r3, #0]
    46ba:	680d      	ldr	r5, [r1, #0]
    46bc:	e005      	b.n	46ca <_printf_i+0xca>
    46be:	0640      	lsls	r0, r0, #25
    46c0:	d5f9      	bpl.n	46b6 <_printf_i+0xb6>
    46c2:	680d      	ldr	r5, [r1, #0]
    46c4:	1d08      	adds	r0, r1, #4
    46c6:	6018      	str	r0, [r3, #0]
    46c8:	b2ad      	uxth	r5, r5
    46ca:	4b59      	ldr	r3, [pc, #356]	; (4830 <_printf_i+0x230>)
    46cc:	2708      	movs	r7, #8
    46ce:	9303      	str	r3, [sp, #12]
    46d0:	2a6f      	cmp	r2, #111	; 0x6f
    46d2:	d018      	beq.n	4706 <_printf_i+0x106>
    46d4:	270a      	movs	r7, #10
    46d6:	e016      	b.n	4706 <_printf_i+0x106>
    46d8:	3145      	adds	r1, #69	; 0x45
    46da:	700a      	strb	r2, [r1, #0]
    46dc:	4a54      	ldr	r2, [pc, #336]	; (4830 <_printf_i+0x230>)
    46de:	9203      	str	r2, [sp, #12]
    46e0:	681a      	ldr	r2, [r3, #0]
    46e2:	6821      	ldr	r1, [r4, #0]
    46e4:	1d10      	adds	r0, r2, #4
    46e6:	6018      	str	r0, [r3, #0]
    46e8:	6815      	ldr	r5, [r2, #0]
    46ea:	0608      	lsls	r0, r1, #24
    46ec:	d522      	bpl.n	4734 <_printf_i+0x134>
    46ee:	07cb      	lsls	r3, r1, #31
    46f0:	d502      	bpl.n	46f8 <_printf_i+0xf8>
    46f2:	2320      	movs	r3, #32
    46f4:	4319      	orrs	r1, r3
    46f6:	6021      	str	r1, [r4, #0]
    46f8:	2710      	movs	r7, #16
    46fa:	2d00      	cmp	r5, #0
    46fc:	d103      	bne.n	4706 <_printf_i+0x106>
    46fe:	2320      	movs	r3, #32
    4700:	6822      	ldr	r2, [r4, #0]
    4702:	439a      	bics	r2, r3
    4704:	6022      	str	r2, [r4, #0]
    4706:	0023      	movs	r3, r4
    4708:	2200      	movs	r2, #0
    470a:	3343      	adds	r3, #67	; 0x43
    470c:	701a      	strb	r2, [r3, #0]
    470e:	6863      	ldr	r3, [r4, #4]
    4710:	60a3      	str	r3, [r4, #8]
    4712:	2b00      	cmp	r3, #0
    4714:	db5c      	blt.n	47d0 <_printf_i+0x1d0>
    4716:	2204      	movs	r2, #4
    4718:	6821      	ldr	r1, [r4, #0]
    471a:	4391      	bics	r1, r2
    471c:	6021      	str	r1, [r4, #0]
    471e:	2d00      	cmp	r5, #0
    4720:	d158      	bne.n	47d4 <_printf_i+0x1d4>
    4722:	9e04      	ldr	r6, [sp, #16]
    4724:	2b00      	cmp	r3, #0
    4726:	d064      	beq.n	47f2 <_printf_i+0x1f2>
    4728:	0026      	movs	r6, r4
    472a:	9b03      	ldr	r3, [sp, #12]
    472c:	3642      	adds	r6, #66	; 0x42
    472e:	781b      	ldrb	r3, [r3, #0]
    4730:	7033      	strb	r3, [r6, #0]
    4732:	e05e      	b.n	47f2 <_printf_i+0x1f2>
    4734:	0648      	lsls	r0, r1, #25
    4736:	d5da      	bpl.n	46ee <_printf_i+0xee>
    4738:	b2ad      	uxth	r5, r5
    473a:	e7d8      	b.n	46ee <_printf_i+0xee>
    473c:	6809      	ldr	r1, [r1, #0]
    473e:	681a      	ldr	r2, [r3, #0]
    4740:	0608      	lsls	r0, r1, #24
    4742:	d505      	bpl.n	4750 <_printf_i+0x150>
    4744:	1d11      	adds	r1, r2, #4
    4746:	6019      	str	r1, [r3, #0]
    4748:	6813      	ldr	r3, [r2, #0]
    474a:	6962      	ldr	r2, [r4, #20]
    474c:	601a      	str	r2, [r3, #0]
    474e:	e006      	b.n	475e <_printf_i+0x15e>
    4750:	0649      	lsls	r1, r1, #25
    4752:	d5f7      	bpl.n	4744 <_printf_i+0x144>
    4754:	1d11      	adds	r1, r2, #4
    4756:	6019      	str	r1, [r3, #0]
    4758:	6813      	ldr	r3, [r2, #0]
    475a:	8aa2      	ldrh	r2, [r4, #20]
    475c:	801a      	strh	r2, [r3, #0]
    475e:	2300      	movs	r3, #0
    4760:	9e04      	ldr	r6, [sp, #16]
    4762:	6123      	str	r3, [r4, #16]
    4764:	e054      	b.n	4810 <_printf_i+0x210>
    4766:	681a      	ldr	r2, [r3, #0]
    4768:	1d11      	adds	r1, r2, #4
    476a:	6019      	str	r1, [r3, #0]
    476c:	6816      	ldr	r6, [r2, #0]
    476e:	2100      	movs	r1, #0
    4770:	6862      	ldr	r2, [r4, #4]
    4772:	0030      	movs	r0, r6
    4774:	f000 f9a4 	bl	4ac0 <memchr>
    4778:	2800      	cmp	r0, #0
    477a:	d001      	beq.n	4780 <_printf_i+0x180>
    477c:	1b80      	subs	r0, r0, r6
    477e:	6060      	str	r0, [r4, #4]
    4780:	6863      	ldr	r3, [r4, #4]
    4782:	6123      	str	r3, [r4, #16]
    4784:	2300      	movs	r3, #0
    4786:	9a04      	ldr	r2, [sp, #16]
    4788:	7013      	strb	r3, [r2, #0]
    478a:	e041      	b.n	4810 <_printf_i+0x210>
    478c:	6923      	ldr	r3, [r4, #16]
    478e:	0032      	movs	r2, r6
    4790:	9906      	ldr	r1, [sp, #24]
    4792:	9805      	ldr	r0, [sp, #20]
    4794:	9d07      	ldr	r5, [sp, #28]
    4796:	47a8      	blx	r5
    4798:	1c43      	adds	r3, r0, #1
    479a:	d043      	beq.n	4824 <_printf_i+0x224>
    479c:	6823      	ldr	r3, [r4, #0]
    479e:	2500      	movs	r5, #0
    47a0:	079b      	lsls	r3, r3, #30
    47a2:	d40f      	bmi.n	47c4 <_printf_i+0x1c4>
    47a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    47a6:	68e0      	ldr	r0, [r4, #12]
    47a8:	4298      	cmp	r0, r3
    47aa:	da3d      	bge.n	4828 <_printf_i+0x228>
    47ac:	0018      	movs	r0, r3
    47ae:	e03b      	b.n	4828 <_printf_i+0x228>
    47b0:	0022      	movs	r2, r4
    47b2:	2301      	movs	r3, #1
    47b4:	3219      	adds	r2, #25
    47b6:	9906      	ldr	r1, [sp, #24]
    47b8:	9805      	ldr	r0, [sp, #20]
    47ba:	9e07      	ldr	r6, [sp, #28]
    47bc:	47b0      	blx	r6
    47be:	1c43      	adds	r3, r0, #1
    47c0:	d030      	beq.n	4824 <_printf_i+0x224>
    47c2:	3501      	adds	r5, #1
    47c4:	68e3      	ldr	r3, [r4, #12]
    47c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    47c8:	1a9b      	subs	r3, r3, r2
    47ca:	429d      	cmp	r5, r3
    47cc:	dbf0      	blt.n	47b0 <_printf_i+0x1b0>
    47ce:	e7e9      	b.n	47a4 <_printf_i+0x1a4>
    47d0:	2d00      	cmp	r5, #0
    47d2:	d0a9      	beq.n	4728 <_printf_i+0x128>
    47d4:	9e04      	ldr	r6, [sp, #16]
    47d6:	0028      	movs	r0, r5
    47d8:	0039      	movs	r1, r7
    47da:	f7fe fba3 	bl	2f24 <__aeabi_uidivmod>
    47de:	9b03      	ldr	r3, [sp, #12]
    47e0:	3e01      	subs	r6, #1
    47e2:	5c5b      	ldrb	r3, [r3, r1]
    47e4:	0028      	movs	r0, r5
    47e6:	7033      	strb	r3, [r6, #0]
    47e8:	0039      	movs	r1, r7
    47ea:	f7fe fb15 	bl	2e18 <__udivsi3>
    47ee:	1e05      	subs	r5, r0, #0
    47f0:	d1f1      	bne.n	47d6 <_printf_i+0x1d6>
    47f2:	2f08      	cmp	r7, #8
    47f4:	d109      	bne.n	480a <_printf_i+0x20a>
    47f6:	6823      	ldr	r3, [r4, #0]
    47f8:	07db      	lsls	r3, r3, #31
    47fa:	d506      	bpl.n	480a <_printf_i+0x20a>
    47fc:	6863      	ldr	r3, [r4, #4]
    47fe:	6922      	ldr	r2, [r4, #16]
    4800:	4293      	cmp	r3, r2
    4802:	dc02      	bgt.n	480a <_printf_i+0x20a>
    4804:	2330      	movs	r3, #48	; 0x30
    4806:	3e01      	subs	r6, #1
    4808:	7033      	strb	r3, [r6, #0]
    480a:	9b04      	ldr	r3, [sp, #16]
    480c:	1b9b      	subs	r3, r3, r6
    480e:	6123      	str	r3, [r4, #16]
    4810:	9b07      	ldr	r3, [sp, #28]
    4812:	aa09      	add	r2, sp, #36	; 0x24
    4814:	9300      	str	r3, [sp, #0]
    4816:	0021      	movs	r1, r4
    4818:	9b06      	ldr	r3, [sp, #24]
    481a:	9805      	ldr	r0, [sp, #20]
    481c:	f7ff fe82 	bl	4524 <_printf_common>
    4820:	1c43      	adds	r3, r0, #1
    4822:	d1b3      	bne.n	478c <_printf_i+0x18c>
    4824:	2001      	movs	r0, #1
    4826:	4240      	negs	r0, r0
    4828:	b00b      	add	sp, #44	; 0x2c
    482a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    482c:	00004f2a 	.word	0x00004f2a
    4830:	00004f19 	.word	0x00004f19

00004834 <lflush>:
    4834:	2209      	movs	r2, #9
    4836:	b510      	push	{r4, lr}
    4838:	8983      	ldrh	r3, [r0, #12]
    483a:	4013      	ands	r3, r2
    483c:	2200      	movs	r2, #0
    483e:	2b09      	cmp	r3, #9
    4840:	d102      	bne.n	4848 <lflush+0x14>
    4842:	f7ff fb93 	bl	3f6c <fflush>
    4846:	0002      	movs	r2, r0
    4848:	0010      	movs	r0, r2
    484a:	bd10      	pop	{r4, pc}

0000484c <__srefill_r>:
    484c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    484e:	0005      	movs	r5, r0
    4850:	000c      	movs	r4, r1
    4852:	2800      	cmp	r0, #0
    4854:	d004      	beq.n	4860 <__srefill_r+0x14>
    4856:	6983      	ldr	r3, [r0, #24]
    4858:	2b00      	cmp	r3, #0
    485a:	d101      	bne.n	4860 <__srefill_r+0x14>
    485c:	f7ff fbdc 	bl	4018 <__sinit>
    4860:	4b3d      	ldr	r3, [pc, #244]	; (4958 <__srefill_r+0x10c>)
    4862:	429c      	cmp	r4, r3
    4864:	d10a      	bne.n	487c <__srefill_r+0x30>
    4866:	686c      	ldr	r4, [r5, #4]
    4868:	2300      	movs	r3, #0
    486a:	6063      	str	r3, [r4, #4]
    486c:	230c      	movs	r3, #12
    486e:	5ee2      	ldrsh	r2, [r4, r3]
    4870:	b293      	uxth	r3, r2
    4872:	0699      	lsls	r1, r3, #26
    4874:	d50c      	bpl.n	4890 <__srefill_r+0x44>
    4876:	2001      	movs	r0, #1
    4878:	4240      	negs	r0, r0
    487a:	e068      	b.n	494e <__srefill_r+0x102>
    487c:	4b37      	ldr	r3, [pc, #220]	; (495c <__srefill_r+0x110>)
    487e:	429c      	cmp	r4, r3
    4880:	d101      	bne.n	4886 <__srefill_r+0x3a>
    4882:	68ac      	ldr	r4, [r5, #8]
    4884:	e7f0      	b.n	4868 <__srefill_r+0x1c>
    4886:	4b36      	ldr	r3, [pc, #216]	; (4960 <__srefill_r+0x114>)
    4888:	429c      	cmp	r4, r3
    488a:	d1ed      	bne.n	4868 <__srefill_r+0x1c>
    488c:	68ec      	ldr	r4, [r5, #12]
    488e:	e7eb      	b.n	4868 <__srefill_r+0x1c>
    4890:	0759      	lsls	r1, r3, #29
    4892:	d44a      	bmi.n	492a <__srefill_r+0xde>
    4894:	06d9      	lsls	r1, r3, #27
    4896:	d405      	bmi.n	48a4 <__srefill_r+0x58>
    4898:	2309      	movs	r3, #9
    489a:	602b      	str	r3, [r5, #0]
    489c:	3337      	adds	r3, #55	; 0x37
    489e:	4313      	orrs	r3, r2
    48a0:	81a3      	strh	r3, [r4, #12]
    48a2:	e7e8      	b.n	4876 <__srefill_r+0x2a>
    48a4:	2608      	movs	r6, #8
    48a6:	4233      	tst	r3, r6
    48a8:	d00a      	beq.n	48c0 <__srefill_r+0x74>
    48aa:	0021      	movs	r1, r4
    48ac:	0028      	movs	r0, r5
    48ae:	f7ff fb31 	bl	3f14 <_fflush_r>
    48b2:	2800      	cmp	r0, #0
    48b4:	d1df      	bne.n	4876 <__srefill_r+0x2a>
    48b6:	89a3      	ldrh	r3, [r4, #12]
    48b8:	60a0      	str	r0, [r4, #8]
    48ba:	43b3      	bics	r3, r6
    48bc:	81a3      	strh	r3, [r4, #12]
    48be:	61a0      	str	r0, [r4, #24]
    48c0:	2304      	movs	r3, #4
    48c2:	89a2      	ldrh	r2, [r4, #12]
    48c4:	4313      	orrs	r3, r2
    48c6:	81a3      	strh	r3, [r4, #12]
    48c8:	6923      	ldr	r3, [r4, #16]
    48ca:	2b00      	cmp	r3, #0
    48cc:	d103      	bne.n	48d6 <__srefill_r+0x8a>
    48ce:	0021      	movs	r1, r4
    48d0:	0028      	movs	r0, r5
    48d2:	f7ff fc7b 	bl	41cc <__smakebuf_r>
    48d6:	230c      	movs	r3, #12
    48d8:	5ee7      	ldrsh	r7, [r4, r3]
    48da:	b2be      	uxth	r6, r7
    48dc:	07b3      	lsls	r3, r6, #30
    48de:	d00f      	beq.n	4900 <__srefill_r+0xb4>
    48e0:	2301      	movs	r3, #1
    48e2:	81a3      	strh	r3, [r4, #12]
    48e4:	4b1f      	ldr	r3, [pc, #124]	; (4964 <__srefill_r+0x118>)
    48e6:	4920      	ldr	r1, [pc, #128]	; (4968 <__srefill_r+0x11c>)
    48e8:	6818      	ldr	r0, [r3, #0]
    48ea:	f7ff fc09 	bl	4100 <_fwalk>
    48ee:	2309      	movs	r3, #9
    48f0:	81a7      	strh	r7, [r4, #12]
    48f2:	401e      	ands	r6, r3
    48f4:	429e      	cmp	r6, r3
    48f6:	d103      	bne.n	4900 <__srefill_r+0xb4>
    48f8:	0021      	movs	r1, r4
    48fa:	0028      	movs	r0, r5
    48fc:	f7ff fa80 	bl	3e00 <__sflush_r>
    4900:	6923      	ldr	r3, [r4, #16]
    4902:	6922      	ldr	r2, [r4, #16]
    4904:	6023      	str	r3, [r4, #0]
    4906:	0028      	movs	r0, r5
    4908:	6963      	ldr	r3, [r4, #20]
    490a:	6a21      	ldr	r1, [r4, #32]
    490c:	6a65      	ldr	r5, [r4, #36]	; 0x24
    490e:	47a8      	blx	r5
    4910:	0002      	movs	r2, r0
    4912:	6060      	str	r0, [r4, #4]
    4914:	2000      	movs	r0, #0
    4916:	4282      	cmp	r2, r0
    4918:	dc19      	bgt.n	494e <__srefill_r+0x102>
    491a:	89a1      	ldrh	r1, [r4, #12]
    491c:	4282      	cmp	r2, r0
    491e:	d117      	bne.n	4950 <__srefill_r+0x104>
    4920:	2320      	movs	r3, #32
    4922:	430b      	orrs	r3, r1
    4924:	81a3      	strh	r3, [r4, #12]
    4926:	3801      	subs	r0, #1
    4928:	e011      	b.n	494e <__srefill_r+0x102>
    492a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    492c:	2900      	cmp	r1, #0
    492e:	d0cb      	beq.n	48c8 <__srefill_r+0x7c>
    4930:	0023      	movs	r3, r4
    4932:	3344      	adds	r3, #68	; 0x44
    4934:	4299      	cmp	r1, r3
    4936:	d002      	beq.n	493e <__srefill_r+0xf2>
    4938:	0028      	movs	r0, r5
    493a:	f7fe ff61 	bl	3800 <_free_r>
    493e:	2000      	movs	r0, #0
    4940:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4942:	6360      	str	r0, [r4, #52]	; 0x34
    4944:	6063      	str	r3, [r4, #4]
    4946:	4283      	cmp	r3, r0
    4948:	d0be      	beq.n	48c8 <__srefill_r+0x7c>
    494a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    494c:	6023      	str	r3, [r4, #0]
    494e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4950:	2340      	movs	r3, #64	; 0x40
    4952:	6060      	str	r0, [r4, #4]
    4954:	430b      	orrs	r3, r1
    4956:	e7a3      	b.n	48a0 <__srefill_r+0x54>
    4958:	00004ec8 	.word	0x00004ec8
    495c:	00004ee8 	.word	0x00004ee8
    4960:	00004ea8 	.word	0x00004ea8
    4964:	00004ea4 	.word	0x00004ea4
    4968:	00004835 	.word	0x00004835

0000496c <__sread>:
    496c:	b570      	push	{r4, r5, r6, lr}
    496e:	000c      	movs	r4, r1
    4970:	250e      	movs	r5, #14
    4972:	5f49      	ldrsh	r1, [r1, r5]
    4974:	f000 f8e8 	bl	4b48 <_read_r>
    4978:	2800      	cmp	r0, #0
    497a:	db03      	blt.n	4984 <__sread+0x18>
    497c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    497e:	181b      	adds	r3, r3, r0
    4980:	6563      	str	r3, [r4, #84]	; 0x54
    4982:	bd70      	pop	{r4, r5, r6, pc}
    4984:	89a3      	ldrh	r3, [r4, #12]
    4986:	4a02      	ldr	r2, [pc, #8]	; (4990 <__sread+0x24>)
    4988:	4013      	ands	r3, r2
    498a:	81a3      	strh	r3, [r4, #12]
    498c:	e7f9      	b.n	4982 <__sread+0x16>
    498e:	46c0      	nop			; (mov r8, r8)
    4990:	ffffefff 	.word	0xffffefff

00004994 <__swrite>:
    4994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4996:	001f      	movs	r7, r3
    4998:	898b      	ldrh	r3, [r1, #12]
    499a:	0005      	movs	r5, r0
    499c:	000c      	movs	r4, r1
    499e:	0016      	movs	r6, r2
    49a0:	05db      	lsls	r3, r3, #23
    49a2:	d505      	bpl.n	49b0 <__swrite+0x1c>
    49a4:	230e      	movs	r3, #14
    49a6:	5ec9      	ldrsh	r1, [r1, r3]
    49a8:	2200      	movs	r2, #0
    49aa:	2302      	movs	r3, #2
    49ac:	f000 f874 	bl	4a98 <_lseek_r>
    49b0:	89a3      	ldrh	r3, [r4, #12]
    49b2:	4a05      	ldr	r2, [pc, #20]	; (49c8 <__swrite+0x34>)
    49b4:	0028      	movs	r0, r5
    49b6:	4013      	ands	r3, r2
    49b8:	81a3      	strh	r3, [r4, #12]
    49ba:	0032      	movs	r2, r6
    49bc:	230e      	movs	r3, #14
    49be:	5ee1      	ldrsh	r1, [r4, r3]
    49c0:	003b      	movs	r3, r7
    49c2:	f000 f81f 	bl	4a04 <_write_r>
    49c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    49c8:	ffffefff 	.word	0xffffefff

000049cc <__sseek>:
    49cc:	b570      	push	{r4, r5, r6, lr}
    49ce:	000c      	movs	r4, r1
    49d0:	250e      	movs	r5, #14
    49d2:	5f49      	ldrsh	r1, [r1, r5]
    49d4:	f000 f860 	bl	4a98 <_lseek_r>
    49d8:	89a3      	ldrh	r3, [r4, #12]
    49da:	1c42      	adds	r2, r0, #1
    49dc:	d103      	bne.n	49e6 <__sseek+0x1a>
    49de:	4a05      	ldr	r2, [pc, #20]	; (49f4 <__sseek+0x28>)
    49e0:	4013      	ands	r3, r2
    49e2:	81a3      	strh	r3, [r4, #12]
    49e4:	bd70      	pop	{r4, r5, r6, pc}
    49e6:	2280      	movs	r2, #128	; 0x80
    49e8:	0152      	lsls	r2, r2, #5
    49ea:	4313      	orrs	r3, r2
    49ec:	81a3      	strh	r3, [r4, #12]
    49ee:	6560      	str	r0, [r4, #84]	; 0x54
    49f0:	e7f8      	b.n	49e4 <__sseek+0x18>
    49f2:	46c0      	nop			; (mov r8, r8)
    49f4:	ffffefff 	.word	0xffffefff

000049f8 <__sclose>:
    49f8:	b510      	push	{r4, lr}
    49fa:	230e      	movs	r3, #14
    49fc:	5ec9      	ldrsh	r1, [r1, r3]
    49fe:	f000 f815 	bl	4a2c <_close_r>
    4a02:	bd10      	pop	{r4, pc}

00004a04 <_write_r>:
    4a04:	b570      	push	{r4, r5, r6, lr}
    4a06:	0005      	movs	r5, r0
    4a08:	0008      	movs	r0, r1
    4a0a:	0011      	movs	r1, r2
    4a0c:	2200      	movs	r2, #0
    4a0e:	4c06      	ldr	r4, [pc, #24]	; (4a28 <_write_r+0x24>)
    4a10:	6022      	str	r2, [r4, #0]
    4a12:	001a      	movs	r2, r3
    4a14:	f7fe f9a2 	bl	2d5c <_write>
    4a18:	1c43      	adds	r3, r0, #1
    4a1a:	d103      	bne.n	4a24 <_write_r+0x20>
    4a1c:	6823      	ldr	r3, [r4, #0]
    4a1e:	2b00      	cmp	r3, #0
    4a20:	d000      	beq.n	4a24 <_write_r+0x20>
    4a22:	602b      	str	r3, [r5, #0]
    4a24:	bd70      	pop	{r4, r5, r6, pc}
    4a26:	46c0      	nop			; (mov r8, r8)
    4a28:	20000190 	.word	0x20000190

00004a2c <_close_r>:
    4a2c:	2300      	movs	r3, #0
    4a2e:	b570      	push	{r4, r5, r6, lr}
    4a30:	4c06      	ldr	r4, [pc, #24]	; (4a4c <_close_r+0x20>)
    4a32:	0005      	movs	r5, r0
    4a34:	0008      	movs	r0, r1
    4a36:	6023      	str	r3, [r4, #0]
    4a38:	f7fc f9be 	bl	db8 <_close>
    4a3c:	1c43      	adds	r3, r0, #1
    4a3e:	d103      	bne.n	4a48 <_close_r+0x1c>
    4a40:	6823      	ldr	r3, [r4, #0]
    4a42:	2b00      	cmp	r3, #0
    4a44:	d000      	beq.n	4a48 <_close_r+0x1c>
    4a46:	602b      	str	r3, [r5, #0]
    4a48:	bd70      	pop	{r4, r5, r6, pc}
    4a4a:	46c0      	nop			; (mov r8, r8)
    4a4c:	20000190 	.word	0x20000190

00004a50 <_fstat_r>:
    4a50:	2300      	movs	r3, #0
    4a52:	b570      	push	{r4, r5, r6, lr}
    4a54:	4c06      	ldr	r4, [pc, #24]	; (4a70 <_fstat_r+0x20>)
    4a56:	0005      	movs	r5, r0
    4a58:	0008      	movs	r0, r1
    4a5a:	0011      	movs	r1, r2
    4a5c:	6023      	str	r3, [r4, #0]
    4a5e:	f7fc f9ae 	bl	dbe <_fstat>
    4a62:	1c43      	adds	r3, r0, #1
    4a64:	d103      	bne.n	4a6e <_fstat_r+0x1e>
    4a66:	6823      	ldr	r3, [r4, #0]
    4a68:	2b00      	cmp	r3, #0
    4a6a:	d000      	beq.n	4a6e <_fstat_r+0x1e>
    4a6c:	602b      	str	r3, [r5, #0]
    4a6e:	bd70      	pop	{r4, r5, r6, pc}
    4a70:	20000190 	.word	0x20000190

00004a74 <_isatty_r>:
    4a74:	2300      	movs	r3, #0
    4a76:	b570      	push	{r4, r5, r6, lr}
    4a78:	4c06      	ldr	r4, [pc, #24]	; (4a94 <_isatty_r+0x20>)
    4a7a:	0005      	movs	r5, r0
    4a7c:	0008      	movs	r0, r1
    4a7e:	6023      	str	r3, [r4, #0]
    4a80:	f7fc f9a2 	bl	dc8 <_isatty>
    4a84:	1c43      	adds	r3, r0, #1
    4a86:	d103      	bne.n	4a90 <_isatty_r+0x1c>
    4a88:	6823      	ldr	r3, [r4, #0]
    4a8a:	2b00      	cmp	r3, #0
    4a8c:	d000      	beq.n	4a90 <_isatty_r+0x1c>
    4a8e:	602b      	str	r3, [r5, #0]
    4a90:	bd70      	pop	{r4, r5, r6, pc}
    4a92:	46c0      	nop			; (mov r8, r8)
    4a94:	20000190 	.word	0x20000190

00004a98 <_lseek_r>:
    4a98:	b570      	push	{r4, r5, r6, lr}
    4a9a:	0005      	movs	r5, r0
    4a9c:	0008      	movs	r0, r1
    4a9e:	0011      	movs	r1, r2
    4aa0:	2200      	movs	r2, #0
    4aa2:	4c06      	ldr	r4, [pc, #24]	; (4abc <_lseek_r+0x24>)
    4aa4:	6022      	str	r2, [r4, #0]
    4aa6:	001a      	movs	r2, r3
    4aa8:	f7fc f990 	bl	dcc <_lseek>
    4aac:	1c43      	adds	r3, r0, #1
    4aae:	d103      	bne.n	4ab8 <_lseek_r+0x20>
    4ab0:	6823      	ldr	r3, [r4, #0]
    4ab2:	2b00      	cmp	r3, #0
    4ab4:	d000      	beq.n	4ab8 <_lseek_r+0x20>
    4ab6:	602b      	str	r3, [r5, #0]
    4ab8:	bd70      	pop	{r4, r5, r6, pc}
    4aba:	46c0      	nop			; (mov r8, r8)
    4abc:	20000190 	.word	0x20000190

00004ac0 <memchr>:
    4ac0:	b2c9      	uxtb	r1, r1
    4ac2:	1882      	adds	r2, r0, r2
    4ac4:	4290      	cmp	r0, r2
    4ac6:	d101      	bne.n	4acc <memchr+0xc>
    4ac8:	2000      	movs	r0, #0
    4aca:	4770      	bx	lr
    4acc:	7803      	ldrb	r3, [r0, #0]
    4ace:	428b      	cmp	r3, r1
    4ad0:	d0fb      	beq.n	4aca <memchr+0xa>
    4ad2:	3001      	adds	r0, #1
    4ad4:	e7f6      	b.n	4ac4 <memchr+0x4>

00004ad6 <memmove>:
    4ad6:	b510      	push	{r4, lr}
    4ad8:	4288      	cmp	r0, r1
    4ada:	d902      	bls.n	4ae2 <memmove+0xc>
    4adc:	188b      	adds	r3, r1, r2
    4ade:	4298      	cmp	r0, r3
    4ae0:	d308      	bcc.n	4af4 <memmove+0x1e>
    4ae2:	2300      	movs	r3, #0
    4ae4:	429a      	cmp	r2, r3
    4ae6:	d007      	beq.n	4af8 <memmove+0x22>
    4ae8:	5ccc      	ldrb	r4, [r1, r3]
    4aea:	54c4      	strb	r4, [r0, r3]
    4aec:	3301      	adds	r3, #1
    4aee:	e7f9      	b.n	4ae4 <memmove+0xe>
    4af0:	5c8b      	ldrb	r3, [r1, r2]
    4af2:	5483      	strb	r3, [r0, r2]
    4af4:	3a01      	subs	r2, #1
    4af6:	d2fb      	bcs.n	4af0 <memmove+0x1a>
    4af8:	bd10      	pop	{r4, pc}

00004afa <_realloc_r>:
    4afa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4afc:	0007      	movs	r7, r0
    4afe:	000d      	movs	r5, r1
    4b00:	0016      	movs	r6, r2
    4b02:	2900      	cmp	r1, #0
    4b04:	d105      	bne.n	4b12 <_realloc_r+0x18>
    4b06:	0011      	movs	r1, r2
    4b08:	f7fe fec4 	bl	3894 <_malloc_r>
    4b0c:	0004      	movs	r4, r0
    4b0e:	0020      	movs	r0, r4
    4b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4b12:	2a00      	cmp	r2, #0
    4b14:	d103      	bne.n	4b1e <_realloc_r+0x24>
    4b16:	f7fe fe73 	bl	3800 <_free_r>
    4b1a:	0034      	movs	r4, r6
    4b1c:	e7f7      	b.n	4b0e <_realloc_r+0x14>
    4b1e:	f000 f827 	bl	4b70 <_malloc_usable_size_r>
    4b22:	002c      	movs	r4, r5
    4b24:	4286      	cmp	r6, r0
    4b26:	d9f2      	bls.n	4b0e <_realloc_r+0x14>
    4b28:	0031      	movs	r1, r6
    4b2a:	0038      	movs	r0, r7
    4b2c:	f7fe feb2 	bl	3894 <_malloc_r>
    4b30:	1e04      	subs	r4, r0, #0
    4b32:	d0ec      	beq.n	4b0e <_realloc_r+0x14>
    4b34:	0029      	movs	r1, r5
    4b36:	0032      	movs	r2, r6
    4b38:	f7fe fe50 	bl	37dc <memcpy>
    4b3c:	0029      	movs	r1, r5
    4b3e:	0038      	movs	r0, r7
    4b40:	f7fe fe5e 	bl	3800 <_free_r>
    4b44:	e7e3      	b.n	4b0e <_realloc_r+0x14>
	...

00004b48 <_read_r>:
    4b48:	b570      	push	{r4, r5, r6, lr}
    4b4a:	0005      	movs	r5, r0
    4b4c:	0008      	movs	r0, r1
    4b4e:	0011      	movs	r1, r2
    4b50:	2200      	movs	r2, #0
    4b52:	4c06      	ldr	r4, [pc, #24]	; (4b6c <_read_r+0x24>)
    4b54:	6022      	str	r2, [r4, #0]
    4b56:	001a      	movs	r2, r3
    4b58:	f7fe f8ec 	bl	2d34 <_read>
    4b5c:	1c43      	adds	r3, r0, #1
    4b5e:	d103      	bne.n	4b68 <_read_r+0x20>
    4b60:	6823      	ldr	r3, [r4, #0]
    4b62:	2b00      	cmp	r3, #0
    4b64:	d000      	beq.n	4b68 <_read_r+0x20>
    4b66:	602b      	str	r3, [r5, #0]
    4b68:	bd70      	pop	{r4, r5, r6, pc}
    4b6a:	46c0      	nop			; (mov r8, r8)
    4b6c:	20000190 	.word	0x20000190

00004b70 <_malloc_usable_size_r>:
    4b70:	1f0b      	subs	r3, r1, #4
    4b72:	681b      	ldr	r3, [r3, #0]
    4b74:	1f18      	subs	r0, r3, #4
    4b76:	2b00      	cmp	r3, #0
    4b78:	da01      	bge.n	4b7e <_malloc_usable_size_r+0xe>
    4b7a:	580b      	ldr	r3, [r1, r0]
    4b7c:	18c0      	adds	r0, r0, r3
    4b7e:	4770      	bx	lr
    4b80:	682f2e2e 	.word	0x682f2e2e
    4b84:	732f6c61 	.word	0x732f6c61
    4b88:	682f6372 	.word	0x682f6372
    4b8c:	695f6c61 	.word	0x695f6c61
    4b90:	6d5f6332 	.word	0x6d5f6332
    4b94:	6e79735f 	.word	0x6e79735f
    4b98:	00632e63 	.word	0x00632e63
    4b9c:	682f2e2e 	.word	0x682f2e2e
    4ba0:	732f6c61 	.word	0x732f6c61
    4ba4:	682f6372 	.word	0x682f6372
    4ba8:	695f6c61 	.word	0x695f6c61
    4bac:	00632e6f 	.word	0x00632e6f
    4bb0:	682f2e2e 	.word	0x682f2e2e
    4bb4:	732f6c61 	.word	0x732f6c61
    4bb8:	682f6372 	.word	0x682f6372
    4bbc:	705f6c61 	.word	0x705f6c61
    4bc0:	632e6d77 	.word	0x632e6d77
    4bc4:	00000000 	.word	0x00000000
    4bc8:	682f2e2e 	.word	0x682f2e2e
    4bcc:	732f6c61 	.word	0x732f6c61
    4bd0:	682f6372 	.word	0x682f6372
    4bd4:	745f6c61 	.word	0x745f6c61
    4bd8:	72656d69 	.word	0x72656d69
    4bdc:	0000632e 	.word	0x0000632e
    4be0:	682f2e2e 	.word	0x682f2e2e
    4be4:	732f6c61 	.word	0x732f6c61
    4be8:	682f6372 	.word	0x682f6372
    4bec:	755f6c61 	.word	0x755f6c61
    4bf0:	74726173 	.word	0x74726173
    4bf4:	6e79735f 	.word	0x6e79735f
    4bf8:	00632e63 	.word	0x00632e63
    4bfc:	682f2e2e 	.word	0x682f2e2e
    4c00:	752f6c61 	.word	0x752f6c61
    4c04:	736c6974 	.word	0x736c6974
    4c08:	6372732f 	.word	0x6372732f
    4c0c:	6974752f 	.word	0x6974752f
    4c10:	6c5f736c 	.word	0x6c5f736c
    4c14:	2e747369 	.word	0x2e747369
    4c18:	00000063 	.word	0x00000063

00004c1c <_map>:
    4c1c:	00000004 00000014 00000006 00000026     ............&...
    4c2c:	682f2e2e 652f6c70 682f6369 655f6c70     ../hpl/eic/hpl_e
    4c3c:	632e6369 00000000                       ic.c....

00004c44 <_i2cms>:
    4c44:	00000000 02200014 00000100 00040000     ...... .........
    4c54:	00140000 000f4240 682f2e2e 732f6c70     ....@B..../hpl/s
    4c64:	6f637265 70682f6d 65735f6c 6d6f6372     ercom/hpl_sercom
    4c74:	0000632e 682f2e2e 742f6c70 70682f63     .c..../hpl/tc/hp
    4c84:	63745f6c 0000632e 746e6f43 74736172     l_tc.c..Contrast
    4c94:	00203d20 00000000 756a6441 62207473      = .....Adjust b
    4ca4:	5d5b2079 79656b20 00000000 65682d44     y [] key....D-he
    4cb4:	74686769 00203d20 00000000 656c6553     ight = .....Sele
    4cc4:	62207463 5d5b2079 79656b20 00000000     ct by [] key....
    4cd4:	6f727265 636f2072 72727563 00006465     error occurred..
    4ce4:	00006425 6f727265 00000072 00002c4e     %d..error...N,..
    4cf4:	00002c80 00002c90 00002ca0 00002c5e     .,...,...,..^,..
    4d04:	00002c5e 00002c5e 00002c5e 00002c5e     ^,..^,..^,..^,..
    4d14:	00002c5e 00002c5e 00002c5e 00002c5e     ^,..^,..^,..^,..
    4d24:	00002c5e 00002c5e 00002c5e 00002c5e     ^,..^,..^,..^,..
    4d34:	00002c5e 00002c5e 00002c5e 00002c5e     ^,..^,..^,..^,..
    4d44:	00002c5e 00002c5e 00002c5e 00002c5e     ^,..^,..^,..^,..
    4d54:	00002c5e 00002c5e 00002c5e 00002c5e     ^,..^,..^,..^,..
    4d64:	00002c5e 00002c5e 00002c5e 00002c5e     ^,..^,..^,..^,..
    4d74:	00002c5e 00002c5e 00002c5e 00002c5e     ^,..^,..^,..^,..
    4d84:	00002c5e 00002c5e 00002c5e 00002c5e     ^,..^,..^,..^,..
    4d94:	00002c5e 00002c5e 00002c5e 00002c5e     ^,..^,..^,..^,..
    4da4:	00002c5e 00002c5e 00002c5e 00002c5e     ^,..^,..^,..^,..
    4db4:	00002c5e 00002c5e 00002c5e 00002c5e     ^,..^,..^,..^,..
    4dc4:	00002c5e 00002c5e 00002cb0 00002c5e     ^,..^,...,..^,..
    4dd4:	00002c5e 00002c5e 00002cce 74736964     ^,..^,...,..dist
    4de4:	0000202e 00000000 00000000 694d2e31     . ..........1.Mi
    4df4:	726f7272 432e3220 72746e6f 20747361     rror 2.Contrast 
	...
    4e18:	65482e33 74686769 532e3420 656e6e6f     3.Height 4.Sonne
    4e28:	00002072 00000000 00000000 00000000     r ..............
	...
    4e40:	2e643325 6d636425 00000000 65746e45     %3d.%dcm....Ente
    4e50:	6f742072 64707520 00657461 72617453     r to update.Star
    4e60:	00000074 00003308 000031c8 000031c8     t....3...1...1..
    4e70:	000031c4 000032e0 000032e0 000032d2     .1...2...2...2..
    4e80:	000031c4 000032e0 000032d2 000032e0     .1...2...2...2..
    4e90:	000031c4 000032e8 000032e8 000032e8     .1...2...2...2..
    4ea0:	000034ec                                .4..

00004ea4 <_global_impure_ptr>:
    4ea4:	20000044                                D.. 

00004ea8 <__sf_fake_stderr>:
	...

00004ec8 <__sf_fake_stdin>:
	...

00004ee8 <__sf_fake_stdout>:
	...
    4f08:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    4f18:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    4f28:	31300046 35343332 39383736 64636261     F.0123456789abcd
    4f38:	00006665                                ef..

00004f3c <_init>:
    4f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4f3e:	46c0      	nop			; (mov r8, r8)
    4f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4f42:	bc08      	pop	{r3}
    4f44:	469e      	mov	lr, r3
    4f46:	4770      	bx	lr

00004f48 <__init_array_start>:
    4f48:	000000dd 	.word	0x000000dd

00004f4c <_fini>:
    4f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4f4e:	46c0      	nop			; (mov r8, r8)
    4f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4f52:	bc08      	pop	{r3}
    4f54:	469e      	mov	lr, r3
    4f56:	4770      	bx	lr

00004f58 <__fini_array_start>:
    4f58:	000000b5 	.word	0x000000b5
