{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692613621165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692613621170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 21 15:57:01 2023 " "Processing started: Mon Aug 21 15:57:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692613621170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692613621170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Verilog_Ld_Lab -c Verilog_Ld_Lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off Verilog_Ld_Lab -c Verilog_Ld_Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692613621171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692613621399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692613621399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_g.v 8 8 " "Found 8 design units, including 8 entities, in source file and_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog_Ld_Lab " "Found entity 1: Verilog_Ld_Lab" {  } { { "and_g.v" "" { Text "/home/arunnats/repos/Verilog/and_g.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692613629100 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "and_g.v" "" { Text "/home/arunnats/repos/Verilog/and_g.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692613629100 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate " "Found entity 3: and_gate" {  } { { "and_g.v" "" { Text "/home/arunnats/repos/Verilog/and_g.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692613629100 ""} { "Info" "ISGN_ENTITY_NAME" "4 nand_gate " "Found entity 4: nand_gate" {  } { { "and_g.v" "" { Text "/home/arunnats/repos/Verilog/and_g.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692613629100 ""} { "Info" "ISGN_ENTITY_NAME" "5 or_gate " "Found entity 5: or_gate" {  } { { "and_g.v" "" { Text "/home/arunnats/repos/Verilog/and_g.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692613629100 ""} { "Info" "ISGN_ENTITY_NAME" "6 nor_gate " "Found entity 6: nor_gate" {  } { { "and_g.v" "" { Text "/home/arunnats/repos/Verilog/and_g.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692613629100 ""} { "Info" "ISGN_ENTITY_NAME" "7 not_gate " "Found entity 7: not_gate" {  } { { "and_g.v" "" { Text "/home/arunnats/repos/Verilog/and_g.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692613629100 ""} { "Info" "ISGN_ENTITY_NAME" "8 xor_gate " "Found entity 8: xor_gate" {  } { { "and_g.v" "" { Text "/home/arunnats/repos/Verilog/and_g.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692613629100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692613629100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_test.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_test " "Found entity 1: and_gate_test" {  } { { "and_gate_test.v" "" { Text "/home/arunnats/repos/Verilog/and_gate_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692613629101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692613629101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 0 0 " "Found 0 design units, including 0 entities, in source file half_adder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692613629101 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryin and_g.v(2) " "Verilog HDL Implicit Net warning at and_g.v(2): created implicit net for \"carryin\"" {  } { { "and_g.v" "" { Text "/home/arunnats/repos/Verilog/and_g.v" 2 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692613629102 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xor_out and_g.v(2) " "Verilog HDL Implicit Net warning at and_g.v(2): created implicit net for \"xor_out\"" {  } { { "and_g.v" "" { Text "/home/arunnats/repos/Verilog/and_g.v" 2 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692613629102 ""}
{ "Error" "EVRFX_VERI_INVALID_EXPRESSION" "xor_inst and_g.v(3) " "Verilog HDL error at and_g.v(3): illegal name \"xor_inst\" used in expression" {  } { { "and_g.v" "" { Text "/home/arunnats/repos/Verilog/and_g.v" 3 0 0 } }  } 0 10163 "Verilog HDL error at %2!s!: illegal name \"%1!s!\" used in expression" 0 0 "Analysis & Synthesis" 0 -1 1692613629102 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692613629152 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 21 15:57:09 2023 " "Processing ended: Mon Aug 21 15:57:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692613629152 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692613629152 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692613629152 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692613629152 ""}
