
*** Running vivado
    with args -log lab5_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab5_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source lab5_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 434.777 ; gain = 110.496
Command: synth_design -top lab5_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25472
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1257.344 ; gain = 407.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab5_top' [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/lab5_top.vhd:51]
WARNING: [Synth 8-614] signal 'clk_out' is read in the process but is not in the sensitivity list [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/lab5_top.vhd:60]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/vga_controller.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (0#1) [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/vga_controller.vhd:49]
INFO: [Synth 8-638] synthesizing module 'display_generator' [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/display_generator.vhd:56]
WARNING: [Synth 8-614] signal 'update_box' is read in the process but is not in the sensitivity list [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/display_generator.vhd:109]
WARNING: [Synth 8-614] signal 'Pattern_Green' is read in the process but is not in the sensitivity list [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/display_generator.vhd:109]
INFO: [Synth 8-3491] module 'SwitchDebouncer' declared at 'D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/SwitchDebouncer.vhd:34' bound to instance 'BTN_U' of component 'SwitchDebouncer' [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/display_generator.vhd:148]
INFO: [Synth 8-638] synthesizing module 'SwitchDebouncer' [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/SwitchDebouncer.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SwitchDebouncer' (0#1) [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/SwitchDebouncer.vhd:41]
INFO: [Synth 8-3491] module 'SwitchDebouncer' declared at 'D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/SwitchDebouncer.vhd:34' bound to instance 'BTN_D' of component 'SwitchDebouncer' [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/display_generator.vhd:150]
INFO: [Synth 8-3491] module 'SwitchDebouncer' declared at 'D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/SwitchDebouncer.vhd:34' bound to instance 'BTN_L' of component 'SwitchDebouncer' [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/display_generator.vhd:152]
INFO: [Synth 8-3491] module 'SwitchDebouncer' declared at 'D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/SwitchDebouncer.vhd:34' bound to instance 'BTN_R' of component 'SwitchDebouncer' [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/display_generator.vhd:154]
WARNING: [Synth 8-614] signal 'display_y_digit' is read in the process but is not in the sensitivity list [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/display_generator.vhd:227]
WARNING: [Synth 8-614] signal 'display_x_digit' is read in the process but is not in the sensitivity list [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/display_generator.vhd:227]
INFO: [Synth 8-3491] module 'seg7_hex' declared at 'D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/seg7_hex.vhd:34' bound to instance 'seg7_decode' of component 'seg7_hex' [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/display_generator.vhd:249]
INFO: [Synth 8-638] synthesizing module 'seg7_hex' [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/seg7_hex.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'seg7_hex' (0#1) [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/seg7_hex.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'display_generator' (0#1) [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/fromLab4/display_generator.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'lab5_top' (0#1) [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/sources_1/new/lab5_top.vhd:51]
WARNING: [Synth 8-7129] Port rst in module vga_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port BTNC in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[15] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module lab5_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.508 ; gain = 500.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.508 ; gain = 500.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1349.508 ; gain = 500.062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1349.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_MISO'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_MOSI'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_SCLK'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_CSN'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[1]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[2]'. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.srcs/constrs_1/new/nexys4_contraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab5_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab5_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1413.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1413.316 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 5     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port BTNC in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[15] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module lab5_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module lab5_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    50|
|3     |LUT1   |    29|
|4     |LUT2   |   106|
|5     |LUT3   |    25|
|6     |LUT4   |    53|
|7     |LUT5   |    37|
|8     |LUT6   |    55|
|9     |FDCE   |    55|
|10    |FDRE   |   150|
|11    |IBUF   |     6|
|12    |OBUF   |    30|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1413.316 ; gain = 563.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1413.316 ; gain = 500.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1413.316 ; gain = 563.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1413.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1413.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c462a31d
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 62 Warnings, 23 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 1413.316 ; gain = 978.539
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Tony/Desktop/Git/525-642/Lab 5/lab5/lab5.runs/synth_1/lab5_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab5_top_utilization_synth.rpt -pb lab5_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  6 14:39:28 2023...
