{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512087546866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512087546870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 05:49:06 2017 " "Processing started: Fri Dec 01 05:49:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512087546870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087546870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087546871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512087547183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512087547183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/microprocessor-ee337/project-2/vhdl files/components.vhd 25 12 " "Found 25 design units, including 12 entities, in source file /github/microprocessor-ee337/project-2/vhdl files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2to1-behave " "Found design unit 2: mux_2to1-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2to1_nbits-behave " "Found design unit 3: mux_2to1_nbits-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux_4to1-behave " "Found design unit 4: mux_4to1-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux_4to1_nbits-behave " "Found design unit 5: mux_4to1_nbits-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sign_extend-extend " "Found design unit 6: sign_extend-extend" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 208 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nor_box-norer " "Found design unit 7: nor_box-norer" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 229 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 unsigned_comparator-behave " "Found design unit 8: unsigned_comparator-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 259 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 left7_shifter-shift " "Found design unit 9: left7_shifter-shift" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 296 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alu-Behavioral " "Found design unit 10: alu-Behavioral" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 318 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dregister-behave " "Found design unit 11: dregister-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 375 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dflipflop-behave " "Found design unit 12: dflipflop-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 406 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 PriorityEncoder-behave " "Found design unit 13: PriorityEncoder-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1_nbits " "Found entity 2: mux_2to1_nbits" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1 " "Found entity 3: mux_4to1" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_4to1_nbits " "Found entity 4: mux_4to1_nbits" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_ENTITY_NAME" "5 sign_extend " "Found entity 5: sign_extend" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_ENTITY_NAME" "6 nor_box " "Found entity 6: nor_box" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsigned_comparator " "Found entity 7: unsigned_comparator" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_ENTITY_NAME" "8 left7_shifter " "Found entity 8: left7_shifter" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_ENTITY_NAME" "10 dregister " "Found entity 10: dregister" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_ENTITY_NAME" "11 dflipflop " "Found entity 11: dflipflop" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""} { "Info" "ISGN_ENTITY_NAME" "12 PriorityEncoder " "Found entity 12: PriorityEncoder" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087559982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/microprocessor-ee337/project-2/vhdl files/lm_sm_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/microprocessor-ee337/project-2/vhdl files/lm_sm_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LM_SM_Block-behave " "Found design unit 1: LM_SM_Block-behave" {  } { { "../LM_SM_Block.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559998 ""} { "Info" "ISGN_ENTITY_NAME" "1 LM_SM_Block " "Found entity 1: LM_SM_Block" {  } { { "../LM_SM_Block.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087559998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/microprocessor-ee337/project-2/vhdl files/lm_sm_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/microprocessor-ee337/project-2/vhdl files/lm_sm_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LM_SM_logic-behave " "Found design unit 1: LM_SM_logic-behave" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559998 ""} { "Info" "ISGN_ENTITY_NAME" "1 LM_SM_logic " "Found entity 1: LM_SM_logic" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512087559998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087559998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LM_SM_Block " "Elaborating entity \"LM_SM_Block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits mux_2to1_nbits:mux1 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"mux_2to1_nbits:mux1\"" {  } { { "../LM_SM_Block.vhd" "mux1" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister dregister:ir8_reg " "Elaborating entity \"dregister\" for hierarchy \"dregister:ir8_reg\"" {  } { { "../LM_SM_Block.vhd" "ir8_reg" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LM_SM_logic LM_SM_logic:lsm_block " "Elaborating entity \"LM_SM_logic\" for hierarchy \"LM_SM_logic:lsm_block\"" {  } { { "../LM_SM_Block.vhd" "lsm_block" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_done LM_SM_logic.vhd(26) " "Verilog HDL or VHDL warning at LM_SM_logic.vhd(26): object \"pe_done\" assigned a value but never read" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code LM_SM_logic.vhd(44) " "VHDL Process Statement warning at LM_SM_logic.vhd(44): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start LM_SM_logic.vhd(44) " "VHDL Process Statement warning at LM_SM_logic.vhd(44): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start LM_SM_logic.vhd(57) " "VHDL Process Statement warning at LM_SM_logic.vhd(57): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code LM_SM_logic.vhd(57) " "VHDL Process Statement warning at LM_SM_logic.vhd(57): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(59) " "VHDL Process Statement warning at LM_SM_logic.vhd(59): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(61) " "VHDL Process Statement warning at LM_SM_logic.vhd(61): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(62) " "VHDL Process Statement warning at LM_SM_logic.vhd(62): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start LM_SM_logic.vhd(67) " "VHDL Process Statement warning at LM_SM_logic.vhd(67): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code LM_SM_logic.vhd(67) " "VHDL Process Statement warning at LM_SM_logic.vhd(67): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(69) " "VHDL Process Statement warning at LM_SM_logic.vhd(69): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(71) " "VHDL Process Statement warning at LM_SM_logic.vhd(71): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(72) " "VHDL Process Statement warning at LM_SM_logic.vhd(72): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_ir8_in LM_SM_logic.vhd(77) " "VHDL Process Statement warning at LM_SM_logic.vhd(77): signal \"dummy_ir8_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start LM_SM_logic.vhd(77) " "VHDL Process Statement warning at LM_SM_logic.vhd(77): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_select LM_SM_logic.vhd(34) " "VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable \"mux_select\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_PC LM_SM_logic.vhd(34) " "VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable \"en_PC\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_IFID LM_SM_logic.vhd(34) " "VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable \"en_IFID\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_run LM_SM_logic.vhd(34) " "VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable \"counter_run\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start LM_SM_logic.vhd(34) " "VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable \"start\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir8_in LM_SM_logic.vhd(34) " "VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable \"ir8_in\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dummy_ir8_in LM_SM_logic.vhd(34) " "VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable \"dummy_ir8_in\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LM_address LM_SM_logic.vhd(34) " "VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable \"LM_address\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op2 LM_SM_logic.vhd(34) " "VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable \"op2\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SM_address LM_SM_logic.vhd(34) " "VHDL Process Statement warning at LM_SM_logic.vhd(34): inferring latch(es) for signal or variable \"SM_address\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_address\[0\] LM_SM_logic.vhd(34) " "Inferred latch for \"SM_address\[0\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_address\[1\] LM_SM_logic.vhd(34) " "Inferred latch for \"SM_address\[1\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_address\[2\] LM_SM_logic.vhd(34) " "Inferred latch for \"SM_address\[2\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2\[0\] LM_SM_logic.vhd(34) " "Inferred latch for \"op2\[0\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2\[1\] LM_SM_logic.vhd(34) " "Inferred latch for \"op2\[1\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2\[2\] LM_SM_logic.vhd(34) " "Inferred latch for \"op2\[2\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LM_address\[0\] LM_SM_logic.vhd(34) " "Inferred latch for \"LM_address\[0\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LM_address\[1\] LM_SM_logic.vhd(34) " "Inferred latch for \"LM_address\[1\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LM_address\[2\] LM_SM_logic.vhd(34) " "Inferred latch for \"LM_address\[2\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[0\] LM_SM_logic.vhd(34) " "Inferred latch for \"dummy_ir8_in\[0\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[1\] LM_SM_logic.vhd(34) " "Inferred latch for \"dummy_ir8_in\[1\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[2\] LM_SM_logic.vhd(34) " "Inferred latch for \"dummy_ir8_in\[2\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[3\] LM_SM_logic.vhd(34) " "Inferred latch for \"dummy_ir8_in\[3\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[4\] LM_SM_logic.vhd(34) " "Inferred latch for \"dummy_ir8_in\[4\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[5\] LM_SM_logic.vhd(34) " "Inferred latch for \"dummy_ir8_in\[5\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[6\] LM_SM_logic.vhd(34) " "Inferred latch for \"dummy_ir8_in\[6\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[7\] LM_SM_logic.vhd(34) " "Inferred latch for \"dummy_ir8_in\[7\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[0\] LM_SM_logic.vhd(34) " "Inferred latch for \"ir8_in\[0\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[1\] LM_SM_logic.vhd(34) " "Inferred latch for \"ir8_in\[1\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[2\] LM_SM_logic.vhd(34) " "Inferred latch for \"ir8_in\[2\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[3\] LM_SM_logic.vhd(34) " "Inferred latch for \"ir8_in\[3\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[4\] LM_SM_logic.vhd(34) " "Inferred latch for \"ir8_in\[4\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[5\] LM_SM_logic.vhd(34) " "Inferred latch for \"ir8_in\[5\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[6\] LM_SM_logic.vhd(34) " "Inferred latch for \"ir8_in\[6\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[7\] LM_SM_logic.vhd(34) " "Inferred latch for \"ir8_in\[7\]\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start LM_SM_logic.vhd(34) " "Inferred latch for \"start\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_IFID LM_SM_logic.vhd(34) " "Inferred latch for \"en_IFID\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_PC LM_SM_logic.vhd(34) " "Inferred latch for \"en_PC\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select LM_SM_logic.vhd(34) " "Inferred latch for \"mux_select\" at LM_SM_logic.vhd(34)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[0\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[0\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[0\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[0\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[1\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[1\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[1\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[1\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[2\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[2\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[2\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[2\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[3\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[3\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[3\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[3\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[4\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[4\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560029 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[4\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[4\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[5\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[5\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[5\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[5\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[6\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[6\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[6\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[6\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[7\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[7\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[7\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[7\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[8\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[8\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[8\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[8\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[9\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[9\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[9\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[9\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[10\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[10\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[10\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[10\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[11\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[11\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[11\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[11\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[12\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[12\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[12\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[12\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[13\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[13\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[13\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[13\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[14\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[14\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[14\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[14\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[15\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[15\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[15\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[15\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[16\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[16\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[16\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[16\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[17\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[17\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[17\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[17\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "lm_sm_process:counter\[18\] LM_SM_logic.vhd(85) " "Can't infer register for \"lm_sm_process:counter\[18\]\" at LM_SM_logic.vhd(85) because it does not hold its value outside the clock edge" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_process:counter\[18\] LM_SM_logic.vhd(85) " "Inferred latch for \"lm_sm_process:counter\[18\]\" at LM_SM_logic.vhd(85)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "LM_SM_logic:lsm_block " "Can't elaborate user hierarchy \"LM_SM_logic:lsm_block\"" {  } { { "../LM_SM_Block.vhd" "lsm_block" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 53 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512087560045 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512087560201 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 01 05:49:20 2017 " "Processing ended: Fri Dec 01 05:49:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512087560201 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512087560201 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512087560201 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560201 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 26 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 26 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512087560857 ""}
