
[options]
isa = rv32ic
insn_depth = 20

reg_start = 15
reg_depth = 30

pc_fwd_start = 10
pc_fwd_depth = 30

pc_bwd_start = 10
pc_bwd_depth = 30

liveness_start = 1
liveness_trig  = 10
liveness_depth = 30

unique_start = 1
unique_trig  = 10
unique_depth = 30

causal_start = 10
causal_depth = 30

blackbox = 1

[script-defines]
verilog_defines -D RISCV_FORMAL_ALIGNED_MEM
verilog_defines -D RISCV_FORMAL_TRAP_ALIGNED_MEM
verilog_defines -D RISCV_FORMAL_TRAP_ALIGNED_INSN
verilog_defines -D DEBUGNETS

[script-defines liveness]
verilog_defines -D PICORV32_FAIRNESS

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog @basedir@/cores/@core@/@core@.v

