<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>PMINSD — Minimum of Packed Dword Integers</title>
</head>
<body>
<h1 id="pminsd-minimum-of-packed-dword-integers">PMINSD — Minimum of Packed Dword Integers</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32 bit Mode Support</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>66 0F 38 39 /r PMINSD <em>xmm1, xmm2/m128</em></td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE4_1</td>
	<td>Compare packed signed dword integers in <em>xmm1</em> and <em>xmm2/m128</em> and store packed minimum values in <em>xmm1</em>.</td>
</tr>
<tr>
	<td>VEX.NDS.128.66.0F38.WIG 39 /r VPMINSD <em>xmm1, xmm2, xmm3/m128</em></td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Compare packed signed dword integers in <em>xmm2</em> and <em>xmm3/m128</em> and store packed minimum values in <em>xmm1</em>.</td>
</tr>
<tr>
	<td>VEX.NDS.256.66.0F38.WIG 39 /r VPMINSD <em>ymm1, ymm2, ymm3/m256</em></td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Compare packed signed dword integers in <em>ymm2 </em>and <em>ymm3/m128</em> and store packed minimum values in <em>ymm1</em>.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>RVM</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Compares packed signed dword integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand. 128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.</p>
<p>Note: VEX.L must be 0, otherwise the instruction will #UD.</p>
<h2 id="operation">Operation</h2>
<pre>IF (DEST[31:0] &lt; SRC[31:0])
  THEN DEST[31:0] ← DEST[31:0];
  ELSE DEST[31:0] ← SRC[31:0]; FI;
IF (DEST[63:32] &lt; SRC[63:32])
  THEN DEST[63:32] ← DEST[63:32];
  ELSE DEST[63:32] ← SRC[63:32]; FI;
IF (DEST[95:64] &lt; SRC[95:64])
  THEN DEST[95:64] ← DEST[95:64];
  ELSE DEST[95:64] ← SRC[95:64]; FI;
IF (DEST[127:96] &lt; SRC[127:96])
  THEN DEST[127:96] ← DEST[127:96];
  ELSE DEST[127:96] ← SRC[127:96]; FI;
VPMINSD (VEX.128 encoded version)
  IF SRC1[31:0] &lt; SRC2[31:0] THEN
     DEST[31:0] ← SRC1[31:0];
  ELSE
     DEST[31:0] ← SRC2[31:0]; FI;
  (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
  IF SRC1[127:95] &lt; SRC2[127:95] THEN
     DEST[127:95] ← SRC1[127:95];
  ELSE
     DEST[127:95] ← SRC2[127:95]; FI;
DEST[VLMAX-1:128] ← 0
VPMINSD (VEX.256 encoded version)
  IF SRC1[31:0] &lt; SRC2[31:0] THEN
     DEST[31:0] ← SRC1[31:0];
  ELSE
     DEST[31:0] ← SRC2[31:0]; FI;
  (* Repeat operation for 2nd through 7th dwords in source and destination operands *)
  IF SRC1[255:224] &lt; SRC2[255:224] THEN
     DEST[255:224] ← SRC1[255:224];
  ELSE
     DEST[255:224] ← SRC2[255:224]; FI;
</pre>
<h2 id="intel-c-c-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>(V)PMINSD:</td>
	<td>__m128i _mm_min_epi32 ( __m128i a, __m128i b);</td>
</tr>
<tr>
	<td>VPMINSD:</td>
	<td>__m256i _mm256_min_epi32 (__m256i a, __m256i b);</td>
</tr>
</table>
<h2 id="flags-affected">Flags Affected</h2>
<p>None.</p>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 4; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.L = 1.</td>
</tr>
</table>
</body>
</html>
