verilog xil_defaultlib  \
"../../../bd/FIR_design_1/ip/FIR_design_1_Bit_width_Casting_0_0/sim/FIR_design_1_Bit_width_Casting_0_0.v" \
"../../../bd/FIR_design_1/ip/FIR_design_1_FIR_Lowpass_Filter_0_1/sim/FIR_design_1_FIR_Lowpass_Filter_0_1.v" \
"../../../bd/FIR_design_1/ip/FIR_design_1_Bit_width_Casting_0_1/sim/FIR_design_1_Bit_width_Casting_0_1.v" \
"../../../bd/FIR_design_1/ip/FIR_design_1_sim_clk_gen_0_0/sim/FIR_design_1_sim_clk_gen_0_0.v" \
"../../../bd/FIR_design_1/sim/FIR_design_1.v" \
"../../../bd/FIR_design_1/ip/FIR_design_1_Bit_width_Casting_0_2/sim/FIR_design_1_Bit_width_Casting_0_2.v" \
"../../../bd/FIR_design_1/ip/FIR_design_1_Bit_width_Casting_0_3/sim/FIR_design_1_Bit_width_Casting_0_3.v" \
"../../../bd/FIR_design_1/ip/FIR_design_1_Bit_width_Casting_0_4/sim/FIR_design_1_Bit_width_Casting_0_4.v" \
"../../../bd/FIR_design_1/ip/FIR_design_1_Bit_width_Casting_0_5/sim/FIR_design_1_Bit_width_Casting_0_5.v" \
"../../../bd/FIR_design_1/ip/FIR_design_1_Bit_width_Casting_1_0/sim/FIR_design_1_Bit_width_Casting_1_0.v" \
"../../../bd/FIR_design_1/ip/FIR_design_1_FIR_Lowpass_Filter_0_2/sim/FIR_design_1_FIR_Lowpass_Filter_0_2.v" \
"../../../bd/FIR_design_1/ip/FIR_design_1_FIR_Lowpass_Filter_1_0/sim/FIR_design_1_FIR_Lowpass_Filter_1_0.v" \
"../../../bd/FIR_design_1/ip/FIR_design_1_Bit_width_Casting_6_0/sim/FIR_design_1_Bit_width_Casting_6_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
