

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_array_ap_fixed_8u_config30_s'
================================================================
* Date:           Sun Nov 14 10:23:46 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2583|  2583|  2583|  2583|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- PadTopWidth     |    10|    10|         1|          -|          -|    10|    no    |
        |- PadMain         |  2560|  2560|        10|          -|          -|   256|    no    |
        | + CopyMain       |     8|     8|         1|          -|          -|     8|    no    |
        |- PadBottomWidth  |    10|    10|         1|          -|          -|    10|    no    |
        +------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    110|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    351|    -|
|Register         |        -|      -|      37|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      37|    461|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_fu_212_p2               |     +    |      0|  0|  15|           9|           1|
    |j_1_fu_276_p2             |     +    |      0|  0|  13|           4|           1|
    |j_2_fu_224_p2             |     +    |      0|  0|  13|           4|           1|
    |j_fu_200_p2               |     +    |      0|  0|  13|           4|           1|
    |ap_block_state2           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op31  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op54  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln56_fu_194_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln61_fu_206_p2       |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln65_fu_218_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln74_fu_270_p2       |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 110|          49|          34|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  33|          6|    1|          6|
    |ap_done                |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n  |   9|          2|    1|          2|
    |i1_0_reg_161           |   9|          2|    9|         18|
    |j3_0_reg_172           |   9|          2|    4|          8|
    |j6_0_reg_183           |   9|          2|    4|          8|
    |j_0_reg_150            |   9|          2|    4|          8|
    |real_start             |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_0_V_din     |  15|          3|   16|         48|
    |res_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_din     |  15|          3|   16|         48|
    |res_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_2_V_din     |  15|          3|   16|         48|
    |res_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_3_V_din     |  15|          3|   16|         48|
    |res_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_4_V_din     |  15|          3|   16|         48|
    |res_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_5_V_din     |  15|          3|   16|         48|
    |res_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_6_V_din     |  15|          3|   16|         48|
    |res_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_7_V_din     |  15|          3|   16|         48|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 351|         74|  168|        468|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  5|   0|    5|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_0_reg_161    |  9|   0|    9|          0|
    |i_reg_293       |  9|   0|    9|          0|
    |j3_0_reg_172    |  4|   0|    4|          0|
    |j6_0_reg_183    |  4|   0|    4|          0|
    |j_0_reg_150     |  4|   0|    4|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 37|   0|   37|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config30> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config30> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config30> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config30> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config30> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config30> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config30> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config30> | return value |
|start_out                | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config30> | return value |
|start_write              | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config30> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+

