{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729860501306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729860501307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 13:48:21 2024 " "Processing started: Fri Oct 25 13:48:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729860501307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860501307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860501307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729860501630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729860501631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/KeypadScanner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/KeypadScanner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeypadScanner-arch " "Found design unit 1: KeypadScanner-arch" {  } { { "src/KeypadScanner.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/KeypadScanner.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512384 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeypadScanner " "Found entity 1: KeypadScanner" {  } { { "src/KeypadScanner.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/KeypadScanner.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512386 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/Multiplier_TB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/Multiplier_TB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier_tb-arch " "Found design unit 1: multiplier_tb-arch" {  } { { "tb/Multiplier_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/Multiplier_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512387 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier_tb " "Found entity 1: multiplier_tb" {  } { { "tb/Multiplier_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/Multiplier_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/LCDDriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/LCDDriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDDriver-arch " "Found design unit 1: LCDDriver-arch" {  } { { "src/LCDDriver.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/LCDDriver.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512388 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDDriver " "Found entity 1: LCDDriver" {  } { { "src/LCDDriver.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/LCDDriver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/LCDController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/LCDController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDController-arch " "Found design unit 1: LCDController-arch" {  } { { "src/LCDController.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/LCDController.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512389 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDController " "Found entity 1: LCDController" {  } { { "src/LCDController.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/LCDController.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SevenSegmentController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/SevenSegmentController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentController-arch " "Found design unit 1: SevenSegmentController-arch" {  } { { "src/SevenSegmentController.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/SevenSegmentController.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512390 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentController " "Found entity 1: SevenSegmentController" {  } { { "src/SevenSegmentController.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/SevenSegmentController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/SevenSegmentController_TB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/SevenSegmentController_TB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentController_TB-arch " "Found design unit 1: SevenSegmentController_TB-arch" {  } { { "tb/SevenSegmentController_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/SevenSegmentController_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512391 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentController_TB " "Found entity 1: SevenSegmentController_TB" {  } { { "tb/SevenSegmentController_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/SevenSegmentController_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "src/CPU.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/CPU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512392 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "src/CPU.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/InstDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/InstDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstDecoder-arch " "Found design unit 1: InstDecoder-arch" {  } { { "src/InstDecoder.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/InstDecoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512393 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstDecoder " "Found entity 1: InstDecoder" {  } { { "src/InstDecoder.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/InstDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/InstDecoder_TB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/InstDecoder_TB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstDecoder_TB-arch " "Found design unit 1: InstDecoder_TB-arch" {  } { { "tb/InstDecoder_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/InstDecoder_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512395 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstDecoder_TB " "Found entity 1: InstDecoder_TB" {  } { { "tb/InstDecoder_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/InstDecoder_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RegisterFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/RegisterFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-arch " "Found design unit 1: RegisterFile-arch" {  } { { "src/RegisterFile.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/RegisterFile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512397 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "src/RegisterFile.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/RegisterFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/RegisterFile_TB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/RegisterFile_TB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile_TB-arch " "Found design unit 1: RegisterFile_TB-arch" {  } { { "tb/RegisterFile_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/RegisterFile_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512398 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_TB " "Found entity 1: RegisterFile_TB" {  } { { "tb/RegisterFile_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/RegisterFile_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ByteEnableEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ByteEnableEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ByteEnableEncoder-arch " "Found design unit 1: ByteEnableEncoder-arch" {  } { { "src/ByteEnableEncoder.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ByteEnableEncoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512399 ""} { "Info" "ISGN_ENTITY_NAME" "1 ByteEnableEncoder " "Found entity 1: ByteEnableEncoder" {  } { { "src/ByteEnableEncoder.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ByteEnableEncoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ProgramCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ProgramCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-arch " "Found design unit 1: ProgramCounter-arch" {  } { { "src/ProgramCounter.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ProgramCounter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512400 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "src/ProgramCounter.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ProgramCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ProgramCounter_TB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/ProgramCounter_TB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter_TB-arch " "Found design unit 1: ProgramCounter_TB-arch" {  } { { "tb/ProgramCounter_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/ProgramCounter_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512401 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter_TB " "Found entity 1: ProgramCounter_TB" {  } { { "tb/ProgramCounter_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/ProgramCounter_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-arch " "Found design unit 1: ControlUnit-arch" {  } { { "src/ControlUnit.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ControlUnit.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512402 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "src/ControlUnit.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ControlUnit_TB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/ControlUnit_TB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit_TB-arch " "Found design unit 1: ControlUnit_TB-arch" {  } { { "tb/ControlUnit_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/ControlUnit_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512403 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_TB " "Found entity 1: ControlUnit_TB" {  } { { "tb/ControlUnit_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/ControlUnit_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch " "Found design unit 1: ALU-arch" {  } { { "src/ALU.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512404 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ALU_TB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/ALU_TB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_TB-arch " "Found design unit 1: ALU_TB-arch" {  } { { "tb/ALU_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/ALU_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512405 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_TB " "Found entity 1: ALU_TB" {  } { { "tb/ALU_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/ALU_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-arch " "Found design unit 1: Memory-arch" {  } { { "src/Memory.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Memory.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512407 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "src/Memory.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/Memory_TB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/Memory_TB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_TB-arch " "Found design unit 1: Memory_TB-arch" {  } { { "tb/Memory_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/Memory_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512408 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_TB " "Found entity 1: Memory_TB" {  } { { "tb/Memory_TB.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/tb/Memory_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/common_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/common_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common_pkg " "Found design unit 1: common_pkg" {  } { { "src/common_pkg.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/common_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 common_pkg-body " "Found design unit 2: common_pkg-body" {  } { { "src/common_pkg.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/common_pkg.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/IpMem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/IpMem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ipmem-SYN " "Found design unit 1: ipmem-SYN" {  } { { "src/IpMem.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/IpMem.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512410 ""} { "Info" "ISGN_ENTITY_NAME" "1 IpMem " "Found entity 1: IpMem" {  } { { "src/IpMem.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/IpMem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Found design unit 1: divider-SYN" {  } { { "src/Divider.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Divider.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512411 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "src/Divider.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Divider.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/Multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-SYN " "Found design unit 1: multiplier-SYN" {  } { { "src/Multiplier.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Multiplier.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512412 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "src/Multiplier.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Multiplier.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/PLL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/PLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "src/PLL.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512414 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "src/PLL.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729860512523 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "x common_pkg.vhd(51) " "VHDL Variable Declaration warning at common_pkg.vhd(51): used initial value expression for variable \"x\" because variable was never assigned a value" {  } { { "src/common_pkg.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/common_pkg.vhd" 51 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1729860512527 "|top"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "d1 common_pkg.vhd(52) " "VHDL Variable Declaration warning at common_pkg.vhd(52): used initial value expression for variable \"d1\" because variable was never assigned a value" {  } { { "src/common_pkg.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/common_pkg.vhd" 52 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1729860512527 "|top"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "d2 common_pkg.vhd(53) " "VHDL Variable Declaration warning at common_pkg.vhd(53): used initial value expression for variable \"d2\" because variable was never assigned a value" {  } { { "src/common_pkg.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/common_pkg.vhd" 53 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1729860512527 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDDriver LCDDriver:U1 " "Elaborating entity \"LCDDriver\" for hierarchy \"LCDDriver:U1\"" {  } { { "src/top.vhd" "U1" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeypadScanner KeypadScanner:U2 " "Elaborating entity \"KeypadScanner\" for hierarchy \"KeypadScanner:U2\"" {  } { { "src/top.vhd" "U2" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:U4 " "Elaborating entity \"Memory\" for hierarchy \"Memory:U4\"" {  } { { "src/top.vhd" "U4" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ByteEnableEncoder Memory:U4\|ByteEnableEncoder:BE_ENCODER_A " "Elaborating entity \"ByteEnableEncoder\" for hierarchy \"Memory:U4\|ByteEnableEncoder:BE_ENCODER_A\"" {  } { { "src/Memory.vhd" "BE_ENCODER_A" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Memory.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IpMem Memory:U4\|IpMem:IP_MEM " "Elaborating entity \"IpMem\" for hierarchy \"Memory:U4\|IpMem:IP_MEM\"" {  } { { "src/Memory.vhd" "IP_MEM" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Memory.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:U4\|IpMem:IP_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:U4\|IpMem:IP_MEM\|altsyncram:altsyncram_component\"" {  } { { "src/IpMem.vhd" "altsyncram_component" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/IpMem.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:U4\|IpMem:IP_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:U4\|IpMem:IP_MEM\|altsyncram:altsyncram_component\"" {  } { { "src/IpMem.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/IpMem.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:U4\|IpMem:IP_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:U4\|IpMem:IP_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ipmem.mif " "Parameter \"init_file\" = \"ipmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512622 ""}  } { { "src/IpMem.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/IpMem.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729860512622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uov3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uov3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uov3 " "Found entity 1: altsyncram_uov3" {  } { { "db/altsyncram_uov3.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/altsyncram_uov3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uov3 Memory:U4\|IpMem:IP_MEM\|altsyncram:altsyncram_component\|altsyncram_uov3:auto_generated " "Elaborating entity \"altsyncram_uov3\" for hierarchy \"Memory:U4\|IpMem:IP_MEM\|altsyncram:altsyncram_component\|altsyncram_uov3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:U5 " "Elaborating entity \"CPU\" for hierarchy \"CPU:U5\"" {  } { { "src/top.vhd" "U5" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstDecoder CPU:U5\|InstDecoder:INST_DCD " "Elaborating entity \"InstDecoder\" for hierarchy \"CPU:U5\|InstDecoder:INST_DCD\"" {  } { { "src/CPU.vhd" "INST_DCD" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/CPU.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:U5\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"CPU:U5\|ALU:ALU\"" {  } { { "src/CPU.vhd" "ALU" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/CPU.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier CPU:U5\|ALU:ALU\|Multiplier:MUL1 " "Elaborating entity \"Multiplier\" for hierarchy \"CPU:U5\|ALU:ALU\|Multiplier:MUL1\"" {  } { { "src/ALU.vhd" "MUL1" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ALU.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult CPU:U5\|ALU:ALU\|Multiplier:MUL1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"CPU:U5\|ALU:ALU\|Multiplier:MUL1\|lpm_mult:lpm_mult_component\"" {  } { { "src/Multiplier.vhd" "lpm_mult_component" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Multiplier.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:U5\|ALU:ALU\|Multiplier:MUL1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"CPU:U5\|ALU:ALU\|Multiplier:MUL1\|lpm_mult:lpm_mult_component\"" {  } { { "src/Multiplier.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Multiplier.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:U5\|ALU:ALU\|Multiplier:MUL1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"CPU:U5\|ALU:ALU\|Multiplier:MUL1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 6 " "Parameter \"lpm_pipeline\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 33 " "Parameter \"lpm_widtha\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 33 " "Parameter \"lpm_widthb\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 66 " "Parameter \"lpm_widthp\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512725 ""}  } { { "src/Multiplier.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Multiplier.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729860512725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7qs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7qs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7qs " "Found entity 1: mult_7qs" {  } { { "db/mult_7qs.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/mult_7qs.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_7qs CPU:U5\|ALU:ALU\|Multiplier:MUL1\|lpm_mult:lpm_mult_component\|mult_7qs:auto_generated " "Elaborating entity \"mult_7qs\" for hierarchy \"CPU:U5\|ALU:ALU\|Multiplier:MUL1\|lpm_mult:lpm_mult_component\|mult_7qs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider CPU:U5\|ALU:ALU\|Divider:DIV1 " "Elaborating entity \"Divider\" for hierarchy \"CPU:U5\|ALU:ALU\|Divider:DIV1\"" {  } { { "src/ALU.vhd" "DIV1" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ALU.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "src/Divider.vhd" "LPM_DIVIDE_component" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Divider.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "src/Divider.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Divider.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 10 " "Parameter \"lpm_pipeline\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 33 " "Parameter \"lpm_widthd\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 33 " "Parameter \"lpm_widthn\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860512814 ""}  } { { "src/Divider.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/Divider.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729860512814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9t " "Found entity 1: lpm_divide_m9t" {  } { { "db/lpm_divide_m9t.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/lpm_divide_m9t.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_m9t CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated " "Elaborating entity \"lpm_divide_m9t\" for hierarchy \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_40h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_40h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_40h " "Found entity 1: abs_divider_40h" {  } { { "db/abs_divider_40h.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/abs_divider_40h.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_divider_40h CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider " "Elaborating entity \"abs_divider_40h\" for hierarchy \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\"" {  } { { "db/lpm_divide_m9t.tdf" "divider" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/lpm_divide_m9t.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8tf " "Found entity 1: alt_u_div_8tf" {  } { { "db/alt_u_div_8tf.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/alt_u_div_8tf.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860512983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860512983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_8tf CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider " "Elaborating entity \"alt_u_div_8tf\" for hierarchy \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\"" {  } { { "db/abs_divider_40h.tdf" "divider" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/abs_divider_40h.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860512984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860513079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860513079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_8tf.tdf" "add_sub_0" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/alt_u_div_8tf.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860513080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860513129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860513129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_8tf.tdf" "add_sub_1" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/alt_u_div_8tf.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860513130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_j0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_j0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_j0a " "Found entity 1: lpm_abs_j0a" {  } { { "db/lpm_abs_j0a.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/lpm_abs_j0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860513136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860513136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs_j0a CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|lpm_abs_j0a:my_abs_den " "Elaborating entity \"lpm_abs_j0a\" for hierarchy \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|lpm_abs_j0a:my_abs_den\"" {  } { { "db/abs_divider_40h.tdf" "my_abs_den" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/abs_divider_40h.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860513137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile CPU:U5\|RegisterFile:REGFILE " "Elaborating entity \"RegisterFile\" for hierarchy \"CPU:U5\|RegisterFile:REGFILE\"" {  } { { "src/CPU.vhd" "REGFILE" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/CPU.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860513142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit CPU:U5\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"CPU:U5\|ControlUnit:CU\"" {  } { { "src/CPU.vhd" "CU" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/CPU.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860513151 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.halt ControlUnit.vhd(108) " "Inferred latch for \"next_state.halt\" at ControlUnit.vhd(108)" {  } { { "src/ControlUnit.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ControlUnit.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860513154 "|top|CPU:U5|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.divide ControlUnit.vhd(108) " "Inferred latch for \"next_state.divide\" at ControlUnit.vhd(108)" {  } { { "src/ControlUnit.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ControlUnit.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860513154 "|top|CPU:U5|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.multiply ControlUnit.vhd(108) " "Inferred latch for \"next_state.multiply\" at ControlUnit.vhd(108)" {  } { { "src/ControlUnit.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ControlUnit.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860513154 "|top|CPU:U5|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.mem_access ControlUnit.vhd(108) " "Inferred latch for \"next_state.mem_access\" at ControlUnit.vhd(108)" {  } { { "src/ControlUnit.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ControlUnit.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860513154 "|top|CPU:U5|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.normal ControlUnit.vhd(108) " "Inferred latch for \"next_state.normal\" at ControlUnit.vhd(108)" {  } { { "src/ControlUnit.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/ControlUnit.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860513154 "|top|CPU:U5|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter CPU:U5\|ProgramCounter:PROGCOUNTR " "Elaborating entity \"ProgramCounter\" for hierarchy \"CPU:U5\|ProgramCounter:PROGCOUNTR\"" {  } { { "src/CPU.vhd" "PROGCOUNTR" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/CPU.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860513155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:U6 " "Elaborating entity \"PLL\" for hierarchy \"PLL:U6\"" {  } { { "src/top.vhd" "U6" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860513164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:U6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:U6\|altpll:altpll_component\"" {  } { { "src/PLL.vhd" "altpll_component" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/PLL.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860513195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:U6\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:U6\|altpll:altpll_component\"" {  } { { "src/PLL.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/PLL.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860513197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:U6\|altpll:altpll_component " "Instantiated megafunction \"PLL:U6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860513198 ""}  } { { "src/PLL.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/PLL.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729860513198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/PLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860513254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860513254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:U6\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:U6\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860513255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentController SevenSegmentController:U7 " "Elaborating entity \"SevenSegmentController\" for hierarchy \"SevenSegmentController:U7\"" {  } { { "src/top.vhd" "U7" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860513257 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "338 " "Ignored 338 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "66 " "Ignored 66 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1729860514572 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "272 " "Ignored 272 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1729860514572 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1729860514572 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|DFFQuotient_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|DFFQuotient_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|DFFQuotient_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|DFFQuotient_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|DFFQuotient_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|DFFQuotient_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|DFFQuotient_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|DFFQuotient_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|DFFQuotient_rtl_4 " "Inferred altshift_taps megafunction from the following design logic: \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|DFFQuotient_rtl_4\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "CPU:U5\|ALU:ALU\|Multiplier:MUL1\|lpm_mult:lpm_mult_component\|mult_7qs:auto_generated\|dffe52_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"CPU:U5\|ALU:ALU\|Multiplier:MUL1\|lpm_mult:lpm_mult_component\|mult_7qs:auto_generated\|dffe52_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1729860523391 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729860523391 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1729860523391 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "src/common_pkg.vhd" "Div0" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/common_pkg.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729860523393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "src/common_pkg.vhd" "Mod0" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/common_pkg.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729860523393 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1729860523393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_0 " "Elaborated megafunction instantiation \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860523533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_0 " "Instantiated megafunction \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860523533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860523533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860523533 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729860523533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4no.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4no.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4no " "Found entity 1: shift_taps_4no" {  } { { "db/shift_taps_4no.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/shift_taps_4no.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860523581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860523581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ab81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ab81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ab81 " "Found entity 1: altsyncram_ab81" {  } { { "db/altsyncram_ab81.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/altsyncram_ab81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860523633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860523633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bpf " "Found entity 1: cntr_bpf" {  } { { "db/cntr_bpf.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/cntr_bpf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860523681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860523681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/cmpr_pgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860523732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860523732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_1 " "Elaborated megafunction instantiation \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860523825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_1 " "Instantiated megafunction \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860523825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860523825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860523825 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729860523825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ano.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ano.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ano " "Found entity 1: shift_taps_ano" {  } { { "db/shift_taps_ano.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/shift_taps_ano.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860523871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860523871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fb81 " "Found entity 1: altsyncram_fb81" {  } { { "db/altsyncram_fb81.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/altsyncram_fb81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860523921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860523921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_apf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_apf " "Found entity 1: cntr_apf" {  } { { "db/cntr_apf.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/cntr_apf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860523967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860523967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_2 " "Elaborated megafunction instantiation \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860524062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_2 " "Instantiated megafunction \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860524063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860524063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860524063 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729860524063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2no.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2no.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2no " "Found entity 1: shift_taps_2no" {  } { { "db/shift_taps_2no.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/shift_taps_2no.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860524109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860524109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6b81 " "Found entity 1: altsyncram_6b81" {  } { { "db/altsyncram_6b81.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/altsyncram_6b81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860524160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860524160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9pf " "Found entity 1: cntr_9pf" {  } { { "db/cntr_9pf.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/cntr_9pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860524210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860524210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_3 " "Elaborated megafunction instantiation \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860524315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_3 " "Instantiated megafunction \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860524315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860524315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860524315 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729860524315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bno.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bno.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bno " "Found entity 1: shift_taps_bno" {  } { { "db/shift_taps_bno.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/shift_taps_bno.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860524366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860524366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2b81 " "Found entity 1: altsyncram_2b81" {  } { { "db/altsyncram_2b81.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/altsyncram_2b81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860524421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860524421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/cntr_7pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860524469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860524469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_4 " "Elaborated megafunction instantiation \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860524566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_4 " "Instantiated megafunction \"CPU:U5\|ALU:ALU\|Divider:DIV1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_m9t:auto_generated\|abs_divider_40h:divider\|alt_u_div_8tf:divider\|altshift_taps:DFFQuotient_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860524566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860524566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860524566 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729860524566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9no.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9no.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9no " "Found entity 1: shift_taps_9no" {  } { { "db/shift_taps_9no.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/shift_taps_9no.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860524617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860524617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5b81 " "Found entity 1: altsyncram_5b81" {  } { { "db/altsyncram_5b81.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/altsyncram_5b81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860524667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860524667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860524721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860524721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860524768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860524768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:U5\|ALU:ALU\|Multiplier:MUL1\|lpm_mult:lpm_mult_component\|mult_7qs:auto_generated\|altshift_taps:dffe52_rtl_0 " "Elaborated megafunction instantiation \"CPU:U5\|ALU:ALU\|Multiplier:MUL1\|lpm_mult:lpm_mult_component\|mult_7qs:auto_generated\|altshift_taps:dffe52_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860524866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:U5\|ALU:ALU\|Multiplier:MUL1\|lpm_mult:lpm_mult_component\|mult_7qs:auto_generated\|altshift_taps:dffe52_rtl_0 " "Instantiated megafunction \"CPU:U5\|ALU:ALU\|Multiplier:MUL1\|lpm_mult:lpm_mult_component\|mult_7qs:auto_generated\|altshift_taps:dffe52_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860524867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860524867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860524867 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729860524867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gmq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gmq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gmq " "Found entity 1: shift_taps_gmq" {  } { { "db/shift_taps_gmq.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/shift_taps_gmq.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860524918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860524918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jf81 " "Found entity 1: altsyncram_jf81" {  } { { "db/altsyncram_jf81.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/altsyncram_jf81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860524971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860524971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/cntr_4pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860525025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860525025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "src/common_pkg.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/common_pkg.vhd" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860525033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860525033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860525033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860525033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860525033 ""}  } { { "src/common_pkg.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/common_pkg.vhd" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729860525033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ghm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ghm " "Found entity 1: lpm_divide_ghm" {  } { { "db/lpm_divide_ghm.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/lpm_divide_ghm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860525079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860525079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860525084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860525084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/alt_u_div_44f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860525093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860525093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "src/common_pkg.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/common_pkg.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860525106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860525106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860525106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860525106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729860525106 ""}  } { { "src/common_pkg.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/common_pkg.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729860525106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860525154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860525154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860525159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860525159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729860525165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860525165 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/LCDDriver.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/LCDDriver.vhd" 71 -1 0 } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 103 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729860526819 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729860526819 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729860531843 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729860545358 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729860546230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729860546230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7284 " "Implemented 7284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729860546866 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729860546866 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7129 " "Implemented 7129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729860546866 ""} { "Info" "ICUT_CUT_TM_RAMS" "90 " "Implemented 90 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1729860546866 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1729860546866 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1729860546866 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729860546866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729860546913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 13:49:06 2024 " "Processing ended: Fri Oct 25 13:49:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729860546913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729860546913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729860546913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729860546913 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1729860548668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729860548669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 13:49:08 2024 " "Processing started: Fri Oct 25 13:49:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729860548669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1729860548669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1729860548669 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1729860548727 ""}
{ "Info" "0" "" "Project  = riscv_cpu" {  } {  } 0 0 "Project  = riscv_cpu" 0 0 "Fitter" 0 0 1729860548728 ""}
{ "Info" "0" "" "Revision = riscv_cpu" {  } {  } 0 0 "Revision = riscv_cpu" 0 0 "Fitter" 0 0 1729860548728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729860548921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729860548921 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "riscv_cpu EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"riscv_cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729860548965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729860549114 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729860549114 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:U6\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:U6\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:U6\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL:U6\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/PLL_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1729860549192 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/PLL_altpll.v" 47 -1 0 } } { "" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1729860549192 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729860549416 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1729860549423 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729860549614 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729860549614 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729860549614 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729860549614 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729860549614 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1729860549614 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 12659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729860549639 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 12661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729860549639 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 12663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729860549639 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 12665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729860549639 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 12667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729860549639 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1729860549639 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729860549643 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1729860550045 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 56 " "No exact pin location assignment(s) for 1 pins of 56 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1729860550847 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1729860552123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 1 get_ports port " "Ignored filter at SDC1.sdc(1): get_ports could not be matched with a port" {  } { { "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/SDC1.sdc" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/SDC1.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729860552170 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1729860552261 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1729860552261 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860552261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Fall) clock (Rise) setup and hold " "From clock (Fall) to clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860552261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Fall) setup and hold " "From clock (Rise) to clock (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860552261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Fall) clock (Fall) setup and hold " "From clock (Fall) to clock (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860552261 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1729860552261 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1729860552262 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729860552262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729860552262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "  20.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729860552262 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1729860552262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729860553734 ""}  } { { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 12626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729860553734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:U6\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:U6\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729860553734 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/db/PLL_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729860553734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_reset  " "Automatically promoted node cpu_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729860553734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector48~1 " "Destination node Selector48~1" {  } { { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 336 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 9982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729860553734 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1729860553734 ""}  } { { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 4315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729860553734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729860554778 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729860554790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729860554791 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729860554810 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729860554833 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729860554857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729860555499 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1729860555512 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729860555512 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1729860555531 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1729860555531 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1729860555531 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 17 15 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729860555533 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 9 38 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729860555533 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729860555533 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729860555533 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729860555533 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729860555533 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 16 31 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729860555533 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 16 27 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729860555533 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1729860555533 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1729860555533 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729860556049 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1729860556065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729860557457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729860559609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729860559701 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729860586115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729860586116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729860587807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "69 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 69% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 69% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1729860597095 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729860597095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1729860709424 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729860709424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:01 " "Fitter routing operations ending: elapsed time is 00:02:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729860709429 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.39 " "Total time spent on timing analysis during the Fitter is 12.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1729860709897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729860709987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729860711190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729860711197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729860712781 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729860715208 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1729860716308 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 Cyclone IV E " "26 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 3.3-V LVTTL T2 " "Pin clock uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { clock } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL W13 " "Pin reset uses I/O standard 3.3-V LVTTL at W13" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { reset } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[6\] 3.3-V LVTTL A9 " "Pin port0\[6\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[6] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[6\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "kpd2_row\[2\] 3.3-V LVTTL B1 " "Pin kpd2_row\[2\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { kpd2_row[2] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "kpd2_row\[2\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "kpd2_row\[1\] 3.3-V LVTTL B3 " "Pin kpd2_row\[1\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { kpd2_row[1] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "kpd2_row\[1\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "kpd2_row\[0\] 3.3-V LVTTL B4 " "Pin kpd2_row\[0\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { kpd2_row[0] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "kpd2_row\[0\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "kpd2_row\[3\] 3.3-V LVTTL C1 " "Pin kpd2_row\[3\] uses I/O standard 3.3-V LVTTL at C1" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { kpd2_row[3] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "kpd2_row\[3\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[5\] 3.3-V LVTTL A8 " "Pin port0\[5\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[5] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[5\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[7\] 3.3-V LVTTL A10 " "Pin port0\[7\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[7] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[7\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[14\] 3.3-V LVTTL A19 " "Pin port0\[14\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[14] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[14\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[13\] 3.3-V LVTTL A18 " "Pin port0\[13\] uses I/O standard 3.3-V LVTTL at A18" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[13] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[13\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[15\] 3.3-V LVTTL A20 " "Pin port0\[15\] uses I/O standard 3.3-V LVTTL at A20" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[15] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[15\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[2\] 3.3-V LVTTL A5 " "Pin port0\[2\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[2] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[2\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[9\] 3.3-V LVTTL A14 " "Pin port0\[9\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[9] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[9\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[4\] 3.3-V LVTTL A7 " "Pin port0\[4\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[4] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[4\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[8\] 3.3-V LVTTL A13 " "Pin port0\[8\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[8] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[8\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[1\] 3.3-V LVTTL C3 " "Pin port0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[1] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[1\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[0\] 3.3-V LVTTL A4 " "Pin port0\[0\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[0] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[0\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[3\] 3.3-V LVTTL A6 " "Pin port0\[3\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[3] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[3\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[12\] 3.3-V LVTTL A17 " "Pin port0\[12\] uses I/O standard 3.3-V LVTTL at A17" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[12] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[12\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[11\] 3.3-V LVTTL A16 " "Pin port0\[11\] uses I/O standard 3.3-V LVTTL at A16" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[11] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[11\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "port0\[10\] 3.3-V LVTTL A15 " "Pin port0\[10\] uses I/O standard 3.3-V LVTTL at A15" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { port0[10] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "port0\[10\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "kpd1_row\[2\] 3.3-V LVTTL B18 " "Pin kpd1_row\[2\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { kpd1_row[2] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "kpd1_row\[2\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "kpd1_row\[1\] 3.3-V LVTTL B19 " "Pin kpd1_row\[1\] uses I/O standard 3.3-V LVTTL at B19" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { kpd1_row[1] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "kpd1_row\[1\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "kpd1_row\[0\] 3.3-V LVTTL B20 " "Pin kpd1_row\[0\] uses I/O standard 3.3-V LVTTL at B20" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { kpd1_row[0] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "kpd1_row\[0\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "kpd1_row\[3\] 3.3-V LVTTL B17 " "Pin kpd1_row\[3\] uses I/O standard 3.3-V LVTTL at B17" {  } { { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { kpd1_row[3] } } } { "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quwam/apps/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "kpd1_row\[3\]" } } } } { "src/top.vhd" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/src/top.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1729860716344 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1729860716344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/output_files/riscv_cpu.fit.smsg " "Generated suppressed messages file /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/output_files/riscv_cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1729860716948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1057 " "Peak virtual memory: 1057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729860718799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 13:51:58 2024 " "Processing ended: Fri Oct 25 13:51:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729860718799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:50 " "Elapsed time: 00:02:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729860718799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:52 " "Total CPU time (on all processors): 00:03:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729860718799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729860718799 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1729860720692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729860720693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 13:52:00 2024 " "Processing started: Fri Oct 25 13:52:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729860720693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1729860720693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1729860720693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1729860721119 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1729860722052 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1729860722084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729860722244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 13:52:02 2024 " "Processing ended: Fri Oct 25 13:52:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729860722244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729860722244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729860722244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1729860722244 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1729860723063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1729860724047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729860724048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 13:52:03 2024 " "Processing started: Fri Oct 25 13:52:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729860724048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1729860724048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta riscv_cpu -c riscv_cpu " "Command: quartus_sta riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1729860724048 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1729860724106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1729860724380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1729860724381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860724513 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860724513 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1729860725315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 1 get_ports port " "Ignored filter at SDC1.sdc(1): get_ports could not be matched with a port" {  } { { "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/SDC1.sdc" "" { Text "/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/SDC1.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729860725357 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1729860725410 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729860725410 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860725411 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Fall) clock (Rise) setup and hold " "From clock (Fall) to clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860725411 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Fall) setup and hold " "From clock (Rise) to clock (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860725411 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Fall) clock (Fall) setup and hold " "From clock (Fall) to clock (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860725411 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1729860725411 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1729860725412 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729860725424 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729860727373 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729860727373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.408 " "Worst-case setup slack is -20.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.408          -21366.846 clock  " "  -20.408          -21366.846 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860727374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clock  " "    0.454               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860727449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.771 " "Worst-case recovery slack is 3.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.771               0.000 clock  " "    3.771               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860727457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 14.726 " "Worst-case removal slack is 14.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.726               0.000 clock  " "   14.726               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860727463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.459 " "Worst-case minimum pulse width slack is 9.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.459               0.000 clock  " "    9.459               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860727468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860727468 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729860729755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729860729817 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729860731523 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1729860732006 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729860732006 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860732006 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Fall) clock (Rise) setup and hold " "From clock (Fall) to clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860732006 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Fall) setup and hold " "From clock (Rise) to clock (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860732006 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Fall) clock (Fall) setup and hold " "From clock (Fall) to clock (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860732006 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1729860732006 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729860732201 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729860732201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.738 " "Worst-case setup slack is -18.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.738          -19277.606 clock  " "  -18.738          -19277.606 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860732203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock  " "    0.402               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860732271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.486 " "Worst-case recovery slack is 4.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.486               0.000 clock  " "    4.486               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860732280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 14.178 " "Worst-case removal slack is 14.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.178               0.000 clock  " "   14.178               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860732287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.471 " "Worst-case minimum pulse width slack is 9.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.471               0.000 clock  " "    9.471               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860732295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860732295 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729860734533 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: U6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: U6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1729860734894 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729860734894 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Rise) setup and hold " "From clock (Rise) to clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860734894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Fall) clock (Rise) setup and hold " "From clock (Fall) to clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860734894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Rise) clock (Fall) setup and hold " "From clock (Rise) to clock (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860734894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clock (Fall) clock (Fall) setup and hold " "From clock (Fall) to clock (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1729860734894 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1729860734894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729860734960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729860734960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.072 " "Worst-case setup slack is -3.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860734964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860734964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.072           -2505.089 clock  " "   -3.072           -2505.089 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860734964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860734964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860735040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860735040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clock  " "    0.185               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860735040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860735040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.549 " "Worst-case recovery slack is 7.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860735050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860735050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.549               0.000 clock  " "    7.549               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860735050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860735050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 11.688 " "Worst-case removal slack is 11.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860735058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860735058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.688               0.000 clock  " "   11.688               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860735058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860735058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.146 " "Worst-case minimum pulse width slack is 9.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860735065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860735065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.146               0.000 clock  " "    9.146               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729860735065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729860735065 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729860737468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729860737500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729860737620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 13:52:17 2024 " "Processing ended: Fri Oct 25 13:52:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729860737620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729860737620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729860737620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729860737620 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1729860739512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729860739512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 13:52:19 2024 " "Processing started: Fri Oct 25 13:52:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729860739512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1729860739512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1729860739512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1729860740039 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "riscv_cpu.vho /home/quwam/programming-stuff/cpu-stuff/riscv-cpu/simulation/questa/ simulation " "Generated file riscv_cpu.vho in folder \"/home/quwam/programming-stuff/cpu-stuff/riscv-cpu/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1729860741507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729860741594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 13:52:21 2024 " "Processing ended: Fri Oct 25 13:52:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729860741594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729860741594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729860741594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1729860741594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1729860743192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729860743192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 13:52:23 2024 " "Processing started: Fri Oct 25 13:52:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729860743192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1729860743192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp riscv_cpu -c riscv_cpu --netlist_type=sgate " "Command: quartus_npp riscv_cpu -c riscv_cpu --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1729860743193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1729860743327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729860743922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 13:52:23 2024 " "Processing ended: Fri Oct 25 13:52:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729860743922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729860743922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729860743922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1729860743922 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1729860745403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729860745404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 13:52:25 2024 " "Processing started: Fri Oct 25 13:52:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729860745404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1729860745404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp riscv_cpu -c riscv_cpu --netlist_type=atom_map " "Command: quartus_npp riscv_cpu -c riscv_cpu --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1729860745404 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1729860745558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729860746178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 13:52:26 2024 " "Processing ended: Fri Oct 25 13:52:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729860746178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729860746178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729860746178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1729860746178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1729860747622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729860747623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 13:52:27 2024 " "Processing started: Fri Oct 25 13:52:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729860747623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1729860747623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp riscv_cpu -c riscv_cpu --netlist_type=atom_fit " "Command: quartus_npp riscv_cpu -c riscv_cpu --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1729860747623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1729860747823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729860748502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 13:52:28 2024 " "Processing ended: Fri Oct 25 13:52:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729860748502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729860748502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729860748502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1729860748502 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1729860749265 ""}
