#ifndef _CVITEK_REGS_H_
#define _CVITEK_REGS_H_

enum {
  SEC_SYS_BASE = 0x020B0000,
  AXI_SRAM_BASE = 0x0E000000,
  AXI_SRAM_RTOS_OFS = 0x7C,

  PINMUX_BASE = 0x03001000,
  PINMUX_SD0_PWR_EN = 0x38,
  PINMUX_AUX0 = 0x78,

  GPIO0_BASE = 0x03020000,
  GPIO1_BASE = 0x03021000,
  GPIO2_BASE = 0x03022000,
  GPIO3_BASE = 0x03023000,
  GPIO_DATA = 0x0,
  GPIO_DATADIR = 0x04,
  GPIO_IN = 0x50,

  CLKGEN_BASE = 0x03002000,
  CLKEN0 = 0x00,
  CLKEN1 = 0x04,
  CLK_UART0_EN = (1 << 14),
  CLK_APB_UART0_EN = (1 << 15),
  CLK_UART1_EN = (1 << 16),
  CLK_APB_UART1_EN = (1 << 17),
  CLK_UART2_EN = (1 << 18),
  CLK_APB_UART2_EN = (1 << 19),
  CLK_UART3_EN = (1 << 20),
  CLK_APB_UART3_EN = (1 << 21),
  CLK_UART4_EN = (1 << 22),
  CLK_APB_UART4_EN = (1 << 23),
  CLKEN2 = 0x08,
  CLKEN3 = 0x0C,
  CLKEN4 = 0x10,
  CLKSEL0 = 0x20,
  CLKSEL_UART0 = (1 << 9),
  CLKSEL_UART1 = (1 << 10),
  CLKSEL_UART2 = (1 << 11),
  CLKSEL_UART3 = (1 << 12),
  CLKSEL_UART4 = (1 << 13),
  CLKBYP0 = 0x30,
  CLKBYP1 = 0x34,

  RSTN_BASE = 0x03003000,
  SOFT_RSTN_0 = 0x00,
  SOFT_UART0_RESET = (1 << 23),
  SOFT_UART1_RESET = (1 << 24),
  SOFT_UART2_RESET = (1 << 25),
  SOFT_UART3_RESET = (1 << 26),
  SOFT_RSTN_1 = 0x04,
  SOFT_RSTN_2 = 0x08,
  SOFT_RSTN_3 = 0x0C,
  SOFT_CPU_RSTN = 0x24,
  CPUSYS2_RESET = (1 << 6),

  UART0_BASE = 0x04140000,
  UART1_BASE = 0x04150000,
  UART2_BASE = 0x04160000,
  UART3_BASE = 0x04170000,
  UART4_BASE = 0x041C0000,
  UART_THR = 0x00,
  UART_RBR = 0x00,
  UART_DLL = 0x00,
  UART_DLH = 0x04,
  UART_FCR = 0x08,
  UART_LCR = 0x0C,
  UART_LCR_DLA = (1 << 7),
  UART_LPDLL = 0x20,
  UART_LPDLH = 0x24,
  UART_LSR = 0x14,
  UART_LSR_THRE = (1 << 6),
  UART_LSR_DR = (1 << 0),

  SYSC_BASE = 0x03000000,
  SYSC_CONF_INFO = 0x04,
};

#endif
