=========================================================================================================
Auto created by the td v5.0.30786
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Wed Sep 22 21:21:06 2021
=========================================================================================================


Top Model:                top                                                             
Device:                   eagle_s20                                                       
Timing Constraint File:   test.sdc                                                        
STA Level:                Detail                                                          

=========================================================================================================
Timing constraint:        clock: u_pll/pll_inst.clkc[1]                                   
Clock = u_pll/pll_inst.clkc[1], period 19.965ns, rising at 0ns, falling at 9.982ns

13184 endpoints analyzed totally, and 26665610 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 19.546ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4 (99294 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.419 ns                                                        
 Start Point:             u_briey/axi_core_cpu/reg59_b8|u_briey/axi_core_cpu/reg59_b5.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         19.302ns  (logic 5.378ns, net 13.924ns, 27% logic)              
 Logic Levels:            15                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg59_b8|u_briey/axi_core_cpu/reg59_b5.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/reg59_b8|u_briey/axi_core_cpu/reg59_b5.q[0] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c0_m1.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[5]) net  (fanout = 24)      0.972 r     3.394      Briey.v(5886) 
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c0_m1.f[1] cell                    0.408 r     3.802
 u_briey/axi_core_cpu/_al_u2797|u_briey/axi_core_cpu/_al_u2729.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_do_i7_003) net  (fanout = 1)       0.456 r     4.258                    
 u_briey/axi_core_cpu/_al_u2797|u_briey/axi_core_cpu/_al_u2729.f[0] cell                    0.333 r     4.591
 u_briey/jtagBridge_1/reg4_b5|u_briey/jtagBridge_1/reg4_b9.c[1] (u_briey/axi_core_cpu/_al_u2729_o) net  (fanout = 1)       0.158 r     4.749                    
 u_briey/jtagBridge_1/reg4_b5|u_briey/jtagBridge_1/reg4_b9.f[1] cell                    0.348 r     5.097
 u_briey/axi_sdramCtrl/ctrl/reg22_b2|u_briey/axi_sdramCtrl/ctrl/reg22_b3.a[0] (u_briey/axi_core_cpu/_al_u2730_o) net  (fanout = 1)       0.503 r     5.600                    
 u_briey/axi_sdramCtrl/ctrl/reg22_b2|u_briey/axi_sdramCtrl/ctrl/reg22_b3.f[0] cell                    0.424 r     6.024
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.a[0] (u_briey/axi_core_cpu/_al_u2733_o) net  (fanout = 1)       0.738 r     6.762                    
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.f[0]              cell                    0.424 r     7.186
 u_briey/axi_core_cpu/_al_u2816|u_briey/axi_core_cpu/_al_u2756.a[0] (u_briey/axi_core_cpu/_al_u2738_o) net  (fanout = 1)       0.852 r     8.038                    
 u_briey/axi_core_cpu/_al_u2816|u_briey/axi_core_cpu/_al_u2756.f[0] cell                    0.424 r     8.462
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.c[0] (u_briey/axi_core_cpu/_al_u2756_o) net  (fanout = 2)       0.459 r     8.921                    
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.f[0] cell                    0.348 r     9.269
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.d[0] (u_briey/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_1_output_valid) net  (fanout = 4)       0.827 r    10.096      Briey.v(5919) 
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.f[0] cell                    0.262 r    10.358
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidPatched_lutinv) net  (fanout = 37)      0.887 r    11.245      Briey.v(5959) 
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.f[0] cell                    0.431 r    11.676
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_raw[11]_neg_lutinv) net  (fanout = 8)       1.843 r    13.519                    
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.f[0] cell                    0.333 r    13.852
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.d[1] (u_briey/axi_core_cpu/_al_u3313_o) net  (fanout = 2)       0.309 r    14.161                    
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.f[1] cell                    0.205 r    14.366
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.c[1] (u_briey/axi_core_cpu/_al_u3315_o) net  (fanout = 14)      0.222 r    14.588                    
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.f[1] cell                    0.251 r    14.839
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.d[0] (u_briey/axi_core_cpu/_al_u3379_o) net  (fanout = 8)       1.399 r    16.238                    
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.f[0] cell                    0.262 r    16.500
 u_briey/axi_core_cpu/_al_u3454|u_briey/axi_core_cpu/reg6_b13.b[1] (u_briey/axi_core_cpu/_al_u3451_o) net  (fanout = 3)       0.900 r    17.400                    
 u_briey/axi_core_cpu/_al_u3454|u_briey/axi_core_cpu/reg6_b13.f[1] cell                    0.431 r    17.831
 u_briey/axi_core_cpu/reg8_b22.d[0] (u_briey/axi_core_cpu/n563[22]) net  (fanout = 1)       0.631 r    18.462                    
 u_briey/axi_core_cpu/reg8_b22.f[0]                          cell                    0.205 r    18.667
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.mi[0] (u_briey/axi_core_cpu/n694[22]) net  (fanout = 6)       2.768 r    21.435      Briey.v(6008) 
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4 path2reg0               0.143      21.578
 Arrival time                                                                       21.578                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.419ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.529 ns                                                        
 Start Point:             u_briey/axi_core_cpu/reg59_b6|u_briey/axi_core_cpu/reg59_b7.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         19.192ns  (logic 5.303ns, net 13.889ns, 27% logic)              
 Logic Levels:            15                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg59_b6|u_briey/axi_core_cpu/reg59_b7.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/reg59_b6|u_briey/axi_core_cpu/reg59_b7.q[1] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c0_m1.b[1] (u_briey/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[6]) net  (fanout = 24)      0.937 r     3.359      Briey.v(5886) 
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c0_m1.f[1] cell                    0.333 r     3.692
 u_briey/axi_core_cpu/_al_u2797|u_briey/axi_core_cpu/_al_u2729.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_do_i7_003) net  (fanout = 1)       0.456 r     4.148                    
 u_briey/axi_core_cpu/_al_u2797|u_briey/axi_core_cpu/_al_u2729.f[0] cell                    0.333 r     4.481
 u_briey/jtagBridge_1/reg4_b5|u_briey/jtagBridge_1/reg4_b9.c[1] (u_briey/axi_core_cpu/_al_u2729_o) net  (fanout = 1)       0.158 r     4.639                    
 u_briey/jtagBridge_1/reg4_b5|u_briey/jtagBridge_1/reg4_b9.f[1] cell                    0.348 r     4.987
 u_briey/axi_sdramCtrl/ctrl/reg22_b2|u_briey/axi_sdramCtrl/ctrl/reg22_b3.a[0] (u_briey/axi_core_cpu/_al_u2730_o) net  (fanout = 1)       0.503 r     5.490                    
 u_briey/axi_sdramCtrl/ctrl/reg22_b2|u_briey/axi_sdramCtrl/ctrl/reg22_b3.f[0] cell                    0.424 r     5.914
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.a[0] (u_briey/axi_core_cpu/_al_u2733_o) net  (fanout = 1)       0.738 r     6.652                    
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.f[0]              cell                    0.424 r     7.076
 u_briey/axi_core_cpu/_al_u2816|u_briey/axi_core_cpu/_al_u2756.a[0] (u_briey/axi_core_cpu/_al_u2738_o) net  (fanout = 1)       0.852 r     7.928                    
 u_briey/axi_core_cpu/_al_u2816|u_briey/axi_core_cpu/_al_u2756.f[0] cell                    0.424 r     8.352
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.c[0] (u_briey/axi_core_cpu/_al_u2756_o) net  (fanout = 2)       0.459 r     8.811                    
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.f[0] cell                    0.348 r     9.159
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.d[0] (u_briey/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_1_output_valid) net  (fanout = 4)       0.827 r     9.986      Briey.v(5919) 
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.f[0] cell                    0.262 r    10.248
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidPatched_lutinv) net  (fanout = 37)      0.887 r    11.135      Briey.v(5959) 
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.f[0] cell                    0.431 r    11.566
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_raw[11]_neg_lutinv) net  (fanout = 8)       1.843 r    13.409                    
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.f[0] cell                    0.333 r    13.742
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.d[1] (u_briey/axi_core_cpu/_al_u3313_o) net  (fanout = 2)       0.309 r    14.051                    
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.f[1] cell                    0.205 r    14.256
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.c[1] (u_briey/axi_core_cpu/_al_u3315_o) net  (fanout = 14)      0.222 r    14.478                    
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.f[1] cell                    0.251 r    14.729
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.d[0] (u_briey/axi_core_cpu/_al_u3379_o) net  (fanout = 8)       1.399 r    16.128                    
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.f[0] cell                    0.262 r    16.390
 u_briey/axi_core_cpu/_al_u3454|u_briey/axi_core_cpu/reg6_b13.b[1] (u_briey/axi_core_cpu/_al_u3451_o) net  (fanout = 3)       0.900 r    17.290                    
 u_briey/axi_core_cpu/_al_u3454|u_briey/axi_core_cpu/reg6_b13.f[1] cell                    0.431 r    17.721
 u_briey/axi_core_cpu/reg8_b22.d[0] (u_briey/axi_core_cpu/n563[22]) net  (fanout = 1)       0.631 r    18.352                    
 u_briey/axi_core_cpu/reg8_b22.f[0]                          cell                    0.205 r    18.557
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.mi[0] (u_briey/axi_core_cpu/n694[22]) net  (fanout = 6)       2.768 r    21.325      Briey.v(6008) 
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4 path2reg0               0.143      21.468
 Arrival time                                                                       21.468                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.529ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.555 ns                                                        
 Start Point:             u_briey/axi_core_cpu/reg59_b5_hfnopt2_8|u_briey/axi_core_cpu/reg59_b7_hfnopt2_8.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         19.166ns  (logic 5.468ns, net 13.698ns, 28% logic)              
 Logic Levels:            15                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg59_b5_hfnopt2_8|u_briey/axi_core_cpu/reg59_b7_hfnopt2_8.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/reg59_b5_hfnopt2_8|u_briey/axi_core_cpu/reg59_b7_hfnopt2_8.q[1] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r3_c4_m0.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[5]_hfnopt2_8) net  (fanout = 24)      0.655 r     3.077      Briey.v(5886) 
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r3_c4_m0.f[1] cell                    0.408 r     3.485
 u_briey/axi_core_cpu/_al_u2774|u_briey/axi_core_cpu/_al_u2787.b[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_do_i3_017) net  (fanout = 1)       0.594 r     4.079                    
 u_briey/axi_core_cpu/_al_u2774|u_briey/axi_core_cpu/_al_u2787.f[1] cell                    0.333 r     4.412
 u_briey/axi_core_cpu/_al_u2775|u_briey/axi_core_cpu/_al_u2739.c[1] (u_briey/axi_core_cpu/_al_u2774_o) net  (fanout = 1)       0.594 r     5.006                    
 u_briey/axi_core_cpu/_al_u2775|u_briey/axi_core_cpu/_al_u2739.f[1] cell                    0.348 r     5.354
 u_briey/axi_core_cpu/_al_u2777|u_briey/axi_sdramCtrl/ctrl/_zz_chip_readHistory_3_reg.a[0] (u_briey/axi_core_cpu/_al_u2775_o) net  (fanout = 1)       0.603 r     5.957                    
 u_briey/axi_core_cpu/_al_u2777|u_briey/axi_sdramCtrl/ctrl/_zz_chip_readHistory_3_reg.f[0] cell                    0.424 r     6.381
 u_briey/axi_core_cpu/_al_u2823|u_briey/axi_core_cpu/_al_u3109.b[0] (u_briey/axi_core_cpu/_al_u2778_o) net  (fanout = 3)       0.689 r     7.070                    
 u_briey/axi_core_cpu/_al_u2823|u_briey/axi_core_cpu/_al_u3109.f[0] cell                    0.431 r     7.501
 u_briey/axi_core_cpu/_al_u3110|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b0.a[1] (u_briey/axi_core_cpu/_al_u3109_o) net  (fanout = 1)       0.468 r     7.969                    
 u_briey/axi_core_cpu/_al_u3110|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b0.f[1] cell                    0.424 r     8.393
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.b[0] (u_briey/axi_core_cpu/_al_u3110_o) net  (fanout = 1)       0.309 r     8.702                    
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.f[0] cell                    0.431 r     9.133
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.d[0] (u_briey/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_1_output_valid) net  (fanout = 4)       0.827 r     9.960      Briey.v(5919) 
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.f[0] cell                    0.262 r    10.222
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidPatched_lutinv) net  (fanout = 37)      0.887 r    11.109      Briey.v(5959) 
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.f[0] cell                    0.431 r    11.540
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_raw[11]_neg_lutinv) net  (fanout = 8)       1.843 r    13.383                    
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.f[0] cell                    0.333 r    13.716
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.d[1] (u_briey/axi_core_cpu/_al_u3313_o) net  (fanout = 2)       0.309 r    14.025                    
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.f[1] cell                    0.205 r    14.230
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.c[1] (u_briey/axi_core_cpu/_al_u3315_o) net  (fanout = 14)      0.222 r    14.452                    
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.f[1] cell                    0.251 r    14.703
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.d[0] (u_briey/axi_core_cpu/_al_u3379_o) net  (fanout = 8)       1.399 r    16.102                    
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.f[0] cell                    0.262 r    16.364
 u_briey/axi_core_cpu/_al_u3454|u_briey/axi_core_cpu/reg6_b13.b[1] (u_briey/axi_core_cpu/_al_u3451_o) net  (fanout = 3)       0.900 r    17.264                    
 u_briey/axi_core_cpu/_al_u3454|u_briey/axi_core_cpu/reg6_b13.f[1] cell                    0.431 r    17.695
 u_briey/axi_core_cpu/reg8_b22.d[0] (u_briey/axi_core_cpu/n563[22]) net  (fanout = 1)       0.631 r    18.326                    
 u_briey/axi_core_cpu/reg8_b22.f[0]                          cell                    0.205 r    18.531
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.mi[0] (u_briey/axi_core_cpu/n694[22]) net  (fanout = 6)       2.768 r    21.299      Briey.v(6008) 
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4 path2reg0               0.143      21.442
 Arrival time                                                                       21.442                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.555ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_core_cpu/reg8_b20_hfnopt2_0|u_briey/axi_core_cpu/reg8_b22_hfnopt2_0 (99294 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.713 ns                                                        
 Start Point:             u_briey/axi_core_cpu/reg59_b8|u_briey/axi_core_cpu/reg59_b5.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/reg8_b20_hfnopt2_0|u_briey/axi_core_cpu/reg8_b22_hfnopt2_0.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         19.008ns  (logic 5.378ns, net 13.630ns, 28% logic)              
 Logic Levels:            15                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg59_b8|u_briey/axi_core_cpu/reg59_b5.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/reg59_b8|u_briey/axi_core_cpu/reg59_b5.q[0] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c0_m1.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[5]) net  (fanout = 24)      0.972 r     3.394      Briey.v(5886) 
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c0_m1.f[1] cell                    0.408 r     3.802
 u_briey/axi_core_cpu/_al_u2797|u_briey/axi_core_cpu/_al_u2729.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_do_i7_003) net  (fanout = 1)       0.456 r     4.258                    
 u_briey/axi_core_cpu/_al_u2797|u_briey/axi_core_cpu/_al_u2729.f[0] cell                    0.333 r     4.591
 u_briey/jtagBridge_1/reg4_b5|u_briey/jtagBridge_1/reg4_b9.c[1] (u_briey/axi_core_cpu/_al_u2729_o) net  (fanout = 1)       0.158 r     4.749                    
 u_briey/jtagBridge_1/reg4_b5|u_briey/jtagBridge_1/reg4_b9.f[1] cell                    0.348 r     5.097
 u_briey/axi_sdramCtrl/ctrl/reg22_b2|u_briey/axi_sdramCtrl/ctrl/reg22_b3.a[0] (u_briey/axi_core_cpu/_al_u2730_o) net  (fanout = 1)       0.503 r     5.600                    
 u_briey/axi_sdramCtrl/ctrl/reg22_b2|u_briey/axi_sdramCtrl/ctrl/reg22_b3.f[0] cell                    0.424 r     6.024
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.a[0] (u_briey/axi_core_cpu/_al_u2733_o) net  (fanout = 1)       0.738 r     6.762                    
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.f[0]              cell                    0.424 r     7.186
 u_briey/axi_core_cpu/_al_u2816|u_briey/axi_core_cpu/_al_u2756.a[0] (u_briey/axi_core_cpu/_al_u2738_o) net  (fanout = 1)       0.852 r     8.038                    
 u_briey/axi_core_cpu/_al_u2816|u_briey/axi_core_cpu/_al_u2756.f[0] cell                    0.424 r     8.462
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.c[0] (u_briey/axi_core_cpu/_al_u2756_o) net  (fanout = 2)       0.459 r     8.921                    
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.f[0] cell                    0.348 r     9.269
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.d[0] (u_briey/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_1_output_valid) net  (fanout = 4)       0.827 r    10.096      Briey.v(5919) 
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.f[0] cell                    0.262 r    10.358
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidPatched_lutinv) net  (fanout = 37)      0.887 r    11.245      Briey.v(5959) 
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.f[0] cell                    0.431 r    11.676
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_raw[11]_neg_lutinv) net  (fanout = 8)       1.843 r    13.519                    
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.f[0] cell                    0.333 r    13.852
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.d[1] (u_briey/axi_core_cpu/_al_u3313_o) net  (fanout = 2)       0.309 r    14.161                    
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.f[1] cell                    0.205 r    14.366
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.c[1] (u_briey/axi_core_cpu/_al_u3315_o) net  (fanout = 14)      0.222 r    14.588                    
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.f[1] cell                    0.251 r    14.839
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.d[0] (u_briey/axi_core_cpu/_al_u3379_o) net  (fanout = 8)       1.399 r    16.238                    
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.f[0] cell                    0.262 r    16.500
 u_briey/axi_core_cpu/_al_u3454|u_briey/axi_core_cpu/reg6_b13.b[1] (u_briey/axi_core_cpu/_al_u3451_o) net  (fanout = 3)       0.900 r    17.400                    
 u_briey/axi_core_cpu/_al_u3454|u_briey/axi_core_cpu/reg6_b13.f[1] cell                    0.431 r    17.831
 u_briey/axi_core_cpu/reg8_b22.d[0] (u_briey/axi_core_cpu/n563[22]) net  (fanout = 1)       0.631 r    18.462                    
 u_briey/axi_core_cpu/reg8_b22.f[0]                          cell                    0.205 r    18.667
 u_briey/axi_core_cpu/reg8_b20_hfnopt2_0|u_briey/axi_core_cpu/reg8_b22_hfnopt2_0.mi[0] (u_briey/axi_core_cpu/n694[22]) net  (fanout = 6)       2.474 r    21.141      Briey.v(6008) 
 u_briey/axi_core_cpu/reg8_b20_hfnopt2_0|u_briey/axi_core_cpu/reg8_b22_hfnopt2_0 path2reg0               0.143      21.284
 Arrival time                                                                       21.284                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg8_b20_hfnopt2_0|u_briey/axi_core_cpu/reg8_b22_hfnopt2_0.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.713ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.823 ns                                                        
 Start Point:             u_briey/axi_core_cpu/reg59_b6|u_briey/axi_core_cpu/reg59_b7.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/reg8_b20_hfnopt2_0|u_briey/axi_core_cpu/reg8_b22_hfnopt2_0.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         18.898ns  (logic 5.303ns, net 13.595ns, 28% logic)              
 Logic Levels:            15                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg59_b6|u_briey/axi_core_cpu/reg59_b7.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/reg59_b6|u_briey/axi_core_cpu/reg59_b7.q[1] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c0_m1.b[1] (u_briey/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[6]) net  (fanout = 24)      0.937 r     3.359      Briey.v(5886) 
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c0_m1.f[1] cell                    0.333 r     3.692
 u_briey/axi_core_cpu/_al_u2797|u_briey/axi_core_cpu/_al_u2729.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_do_i7_003) net  (fanout = 1)       0.456 r     4.148                    
 u_briey/axi_core_cpu/_al_u2797|u_briey/axi_core_cpu/_al_u2729.f[0] cell                    0.333 r     4.481
 u_briey/jtagBridge_1/reg4_b5|u_briey/jtagBridge_1/reg4_b9.c[1] (u_briey/axi_core_cpu/_al_u2729_o) net  (fanout = 1)       0.158 r     4.639                    
 u_briey/jtagBridge_1/reg4_b5|u_briey/jtagBridge_1/reg4_b9.f[1] cell                    0.348 r     4.987
 u_briey/axi_sdramCtrl/ctrl/reg22_b2|u_briey/axi_sdramCtrl/ctrl/reg22_b3.a[0] (u_briey/axi_core_cpu/_al_u2730_o) net  (fanout = 1)       0.503 r     5.490                    
 u_briey/axi_sdramCtrl/ctrl/reg22_b2|u_briey/axi_sdramCtrl/ctrl/reg22_b3.f[0] cell                    0.424 r     5.914
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.a[0] (u_briey/axi_core_cpu/_al_u2733_o) net  (fanout = 1)       0.738 r     6.652                    
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.f[0]              cell                    0.424 r     7.076
 u_briey/axi_core_cpu/_al_u2816|u_briey/axi_core_cpu/_al_u2756.a[0] (u_briey/axi_core_cpu/_al_u2738_o) net  (fanout = 1)       0.852 r     7.928                    
 u_briey/axi_core_cpu/_al_u2816|u_briey/axi_core_cpu/_al_u2756.f[0] cell                    0.424 r     8.352
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.c[0] (u_briey/axi_core_cpu/_al_u2756_o) net  (fanout = 2)       0.459 r     8.811                    
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.f[0] cell                    0.348 r     9.159
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.d[0] (u_briey/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_1_output_valid) net  (fanout = 4)       0.827 r     9.986      Briey.v(5919) 
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.f[0] cell                    0.262 r    10.248
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidPatched_lutinv) net  (fanout = 37)      0.887 r    11.135      Briey.v(5959) 
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.f[0] cell                    0.431 r    11.566
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_raw[11]_neg_lutinv) net  (fanout = 8)       1.843 r    13.409                    
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.f[0] cell                    0.333 r    13.742
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.d[1] (u_briey/axi_core_cpu/_al_u3313_o) net  (fanout = 2)       0.309 r    14.051                    
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.f[1] cell                    0.205 r    14.256
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.c[1] (u_briey/axi_core_cpu/_al_u3315_o) net  (fanout = 14)      0.222 r    14.478                    
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.f[1] cell                    0.251 r    14.729
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.d[0] (u_briey/axi_core_cpu/_al_u3379_o) net  (fanout = 8)       1.399 r    16.128                    
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.f[0] cell                    0.262 r    16.390
 u_briey/axi_core_cpu/_al_u3454|u_briey/axi_core_cpu/reg6_b13.b[1] (u_briey/axi_core_cpu/_al_u3451_o) net  (fanout = 3)       0.900 r    17.290                    
 u_briey/axi_core_cpu/_al_u3454|u_briey/axi_core_cpu/reg6_b13.f[1] cell                    0.431 r    17.721
 u_briey/axi_core_cpu/reg8_b22.d[0] (u_briey/axi_core_cpu/n563[22]) net  (fanout = 1)       0.631 r    18.352                    
 u_briey/axi_core_cpu/reg8_b22.f[0]                          cell                    0.205 r    18.557
 u_briey/axi_core_cpu/reg8_b20_hfnopt2_0|u_briey/axi_core_cpu/reg8_b22_hfnopt2_0.mi[0] (u_briey/axi_core_cpu/n694[22]) net  (fanout = 6)       2.474 r    21.031      Briey.v(6008) 
 u_briey/axi_core_cpu/reg8_b20_hfnopt2_0|u_briey/axi_core_cpu/reg8_b22_hfnopt2_0 path2reg0               0.143      21.174
 Arrival time                                                                       21.174                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg8_b20_hfnopt2_0|u_briey/axi_core_cpu/reg8_b22_hfnopt2_0.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.823ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.849 ns                                                        
 Start Point:             u_briey/axi_core_cpu/reg59_b5_hfnopt2_8|u_briey/axi_core_cpu/reg59_b7_hfnopt2_8.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/reg8_b20_hfnopt2_0|u_briey/axi_core_cpu/reg8_b22_hfnopt2_0.mi[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         18.872ns  (logic 5.468ns, net 13.404ns, 28% logic)              
 Logic Levels:            15                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg59_b5_hfnopt2_8|u_briey/axi_core_cpu/reg59_b7_hfnopt2_8.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/reg59_b5_hfnopt2_8|u_briey/axi_core_cpu/reg59_b7_hfnopt2_8.q[1] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r3_c4_m0.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[5]_hfnopt2_8) net  (fanout = 24)      0.655 r     3.077      Briey.v(5886) 
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r3_c4_m0.f[1] cell                    0.408 r     3.485
 u_briey/axi_core_cpu/_al_u2774|u_briey/axi_core_cpu/_al_u2787.b[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_do_i3_017) net  (fanout = 1)       0.594 r     4.079                    
 u_briey/axi_core_cpu/_al_u2774|u_briey/axi_core_cpu/_al_u2787.f[1] cell                    0.333 r     4.412
 u_briey/axi_core_cpu/_al_u2775|u_briey/axi_core_cpu/_al_u2739.c[1] (u_briey/axi_core_cpu/_al_u2774_o) net  (fanout = 1)       0.594 r     5.006                    
 u_briey/axi_core_cpu/_al_u2775|u_briey/axi_core_cpu/_al_u2739.f[1] cell                    0.348 r     5.354
 u_briey/axi_core_cpu/_al_u2777|u_briey/axi_sdramCtrl/ctrl/_zz_chip_readHistory_3_reg.a[0] (u_briey/axi_core_cpu/_al_u2775_o) net  (fanout = 1)       0.603 r     5.957                    
 u_briey/axi_core_cpu/_al_u2777|u_briey/axi_sdramCtrl/ctrl/_zz_chip_readHistory_3_reg.f[0] cell                    0.424 r     6.381
 u_briey/axi_core_cpu/_al_u2823|u_briey/axi_core_cpu/_al_u3109.b[0] (u_briey/axi_core_cpu/_al_u2778_o) net  (fanout = 3)       0.689 r     7.070                    
 u_briey/axi_core_cpu/_al_u2823|u_briey/axi_core_cpu/_al_u3109.f[0] cell                    0.431 r     7.501
 u_briey/axi_core_cpu/_al_u3110|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b0.a[1] (u_briey/axi_core_cpu/_al_u3109_o) net  (fanout = 1)       0.468 r     7.969                    
 u_briey/axi_core_cpu/_al_u3110|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b0.f[1] cell                    0.424 r     8.393
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.b[0] (u_briey/axi_core_cpu/_al_u3110_o) net  (fanout = 1)       0.309 r     8.702                    
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.f[0] cell                    0.431 r     9.133
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.d[0] (u_briey/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_1_output_valid) net  (fanout = 4)       0.827 r     9.960      Briey.v(5919) 
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.f[0] cell                    0.262 r    10.222
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidPatched_lutinv) net  (fanout = 37)      0.887 r    11.109      Briey.v(5959) 
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.f[0] cell                    0.431 r    11.540
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_raw[11]_neg_lutinv) net  (fanout = 8)       1.843 r    13.383                    
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.f[0] cell                    0.333 r    13.716
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.d[1] (u_briey/axi_core_cpu/_al_u3313_o) net  (fanout = 2)       0.309 r    14.025                    
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.f[1] cell                    0.205 r    14.230
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.c[1] (u_briey/axi_core_cpu/_al_u3315_o) net  (fanout = 14)      0.222 r    14.452                    
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.f[1] cell                    0.251 r    14.703
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.d[0] (u_briey/axi_core_cpu/_al_u3379_o) net  (fanout = 8)       1.399 r    16.102                    
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.f[0] cell                    0.262 r    16.364
 u_briey/axi_core_cpu/_al_u3454|u_briey/axi_core_cpu/reg6_b13.b[1] (u_briey/axi_core_cpu/_al_u3451_o) net  (fanout = 3)       0.900 r    17.264                    
 u_briey/axi_core_cpu/_al_u3454|u_briey/axi_core_cpu/reg6_b13.f[1] cell                    0.431 r    17.695
 u_briey/axi_core_cpu/reg8_b22.d[0] (u_briey/axi_core_cpu/n563[22]) net  (fanout = 1)       0.631 r    18.326                    
 u_briey/axi_core_cpu/reg8_b22.f[0]                          cell                    0.205 r    18.531
 u_briey/axi_core_cpu/reg8_b20_hfnopt2_0|u_briey/axi_core_cpu/reg8_b22_hfnopt2_0.mi[0] (u_briey/axi_core_cpu/n694[22]) net  (fanout = 6)       2.474 r    21.005      Briey.v(6008) 
 u_briey/axi_core_cpu/reg8_b20_hfnopt2_0|u_briey/axi_core_cpu/reg8_b22_hfnopt2_0 path2reg0               0.143      21.148
 Arrival time                                                                       21.148                  (15 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg8_b20_hfnopt2_0|u_briey/axi_core_cpu/reg8_b22_hfnopt2_0.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.849ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4 (175610 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.738 ns                                                        
 Start Point:             u_briey/axi_core_cpu/reg59_b8|u_briey/axi_core_cpu/reg59_b5.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         18.983ns  (logic 5.190ns, net 13.793ns, 27% logic)              
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg59_b8|u_briey/axi_core_cpu/reg59_b5.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/reg59_b8|u_briey/axi_core_cpu/reg59_b5.q[0] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c0_m1.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[5]) net  (fanout = 24)      0.972 r     3.394      Briey.v(5886) 
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c0_m1.f[1] cell                    0.408 r     3.802
 u_briey/axi_core_cpu/_al_u2797|u_briey/axi_core_cpu/_al_u2729.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_do_i7_003) net  (fanout = 1)       0.456 r     4.258                    
 u_briey/axi_core_cpu/_al_u2797|u_briey/axi_core_cpu/_al_u2729.f[0] cell                    0.333 r     4.591
 u_briey/jtagBridge_1/reg4_b5|u_briey/jtagBridge_1/reg4_b9.c[1] (u_briey/axi_core_cpu/_al_u2729_o) net  (fanout = 1)       0.158 r     4.749                    
 u_briey/jtagBridge_1/reg4_b5|u_briey/jtagBridge_1/reg4_b9.f[1] cell                    0.348 r     5.097
 u_briey/axi_sdramCtrl/ctrl/reg22_b2|u_briey/axi_sdramCtrl/ctrl/reg22_b3.a[0] (u_briey/axi_core_cpu/_al_u2730_o) net  (fanout = 1)       0.503 r     5.600                    
 u_briey/axi_sdramCtrl/ctrl/reg22_b2|u_briey/axi_sdramCtrl/ctrl/reg22_b3.f[0] cell                    0.424 r     6.024
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.a[0] (u_briey/axi_core_cpu/_al_u2733_o) net  (fanout = 1)       0.738 r     6.762                    
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.f[0]              cell                    0.424 r     7.186
 u_briey/axi_core_cpu/_al_u2816|u_briey/axi_core_cpu/_al_u2756.a[0] (u_briey/axi_core_cpu/_al_u2738_o) net  (fanout = 1)       0.852 r     8.038                    
 u_briey/axi_core_cpu/_al_u2816|u_briey/axi_core_cpu/_al_u2756.f[0] cell                    0.424 r     8.462
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.c[0] (u_briey/axi_core_cpu/_al_u2756_o) net  (fanout = 2)       0.459 r     8.921                    
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.f[0] cell                    0.348 r     9.269
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.d[0] (u_briey/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_1_output_valid) net  (fanout = 4)       0.827 r    10.096      Briey.v(5919) 
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.f[0] cell                    0.262 r    10.358
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidPatched_lutinv) net  (fanout = 37)      0.887 r    11.245      Briey.v(5959) 
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.f[0] cell                    0.431 r    11.676
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_raw[11]_neg_lutinv) net  (fanout = 8)       1.843 r    13.519                    
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.f[0] cell                    0.333 r    13.852
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.d[1] (u_briey/axi_core_cpu/_al_u3313_o) net  (fanout = 2)       0.309 r    14.161                    
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.f[1] cell                    0.205 r    14.366
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.c[1] (u_briey/axi_core_cpu/_al_u3315_o) net  (fanout = 14)      0.222 r    14.588                    
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.f[1] cell                    0.251 r    14.839
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.d[0] (u_briey/axi_core_cpu/_al_u3379_o) net  (fanout = 8)       1.399 r    16.238                    
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.f[0] cell                    0.262 r    16.500
 u_briey/axi_core_cpu/reg8_b21.c[1] (u_briey/axi_core_cpu/_al_u3451_o) net  (fanout = 3)       0.470 r    16.970                    
 u_briey/axi_core_cpu/reg8_b21.fx[0]                         cell                    0.448 r    17.418
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.mi[1] (u_briey/axi_core_cpu/n694[21]) net  (fanout = 5)       3.698 r    21.116      Briey.v(6008) 
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4 path2reg1               0.143      21.259
 Arrival time                                                                       21.259                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.738ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.738 ns                                                        
 Start Point:             u_briey/axi_core_cpu/reg59_b8|u_briey/axi_core_cpu/reg59_b5.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         18.983ns  (logic 5.190ns, net 13.793ns, 27% logic)              
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg59_b8|u_briey/axi_core_cpu/reg59_b5.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/reg59_b8|u_briey/axi_core_cpu/reg59_b5.q[0] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c0_m1.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[5]) net  (fanout = 24)      0.972 r     3.394      Briey.v(5886) 
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c0_m1.f[1] cell                    0.408 r     3.802
 u_briey/axi_core_cpu/_al_u2797|u_briey/axi_core_cpu/_al_u2729.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_do_i7_003) net  (fanout = 1)       0.456 r     4.258                    
 u_briey/axi_core_cpu/_al_u2797|u_briey/axi_core_cpu/_al_u2729.f[0] cell                    0.333 r     4.591
 u_briey/jtagBridge_1/reg4_b5|u_briey/jtagBridge_1/reg4_b9.c[1] (u_briey/axi_core_cpu/_al_u2729_o) net  (fanout = 1)       0.158 r     4.749                    
 u_briey/jtagBridge_1/reg4_b5|u_briey/jtagBridge_1/reg4_b9.f[1] cell                    0.348 r     5.097
 u_briey/axi_sdramCtrl/ctrl/reg22_b2|u_briey/axi_sdramCtrl/ctrl/reg22_b3.a[0] (u_briey/axi_core_cpu/_al_u2730_o) net  (fanout = 1)       0.503 r     5.600                    
 u_briey/axi_sdramCtrl/ctrl/reg22_b2|u_briey/axi_sdramCtrl/ctrl/reg22_b3.f[0] cell                    0.424 r     6.024
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.a[0] (u_briey/axi_core_cpu/_al_u2733_o) net  (fanout = 1)       0.738 r     6.762                    
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.f[0]              cell                    0.424 r     7.186
 u_briey/axi_core_cpu/_al_u2816|u_briey/axi_core_cpu/_al_u2756.a[0] (u_briey/axi_core_cpu/_al_u2738_o) net  (fanout = 1)       0.852 r     8.038                    
 u_briey/axi_core_cpu/_al_u2816|u_briey/axi_core_cpu/_al_u2756.f[0] cell                    0.424 r     8.462
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.c[0] (u_briey/axi_core_cpu/_al_u2756_o) net  (fanout = 2)       0.459 r     8.921                    
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.f[0] cell                    0.348 r     9.269
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.d[0] (u_briey/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_1_output_valid) net  (fanout = 4)       0.827 r    10.096      Briey.v(5919) 
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.f[0] cell                    0.262 r    10.358
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidPatched_lutinv) net  (fanout = 37)      0.887 r    11.245      Briey.v(5959) 
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.f[0] cell                    0.431 r    11.676
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_raw[11]_neg_lutinv) net  (fanout = 8)       1.843 r    13.519                    
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.f[0] cell                    0.333 r    13.852
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.d[1] (u_briey/axi_core_cpu/_al_u3313_o) net  (fanout = 2)       0.309 r    14.161                    
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.f[1] cell                    0.205 r    14.366
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.c[1] (u_briey/axi_core_cpu/_al_u3315_o) net  (fanout = 14)      0.222 r    14.588                    
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.f[1] cell                    0.251 r    14.839
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.d[0] (u_briey/axi_core_cpu/_al_u3379_o) net  (fanout = 8)       1.399 r    16.238                    
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.f[0] cell                    0.262 r    16.500
 u_briey/axi_core_cpu/reg8_b21.c[0] (u_briey/axi_core_cpu/_al_u3451_o) net  (fanout = 3)       0.470 r    16.970                    
 u_briey/axi_core_cpu/reg8_b21.fx[0]                         cell                    0.448 r    17.418
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.mi[1] (u_briey/axi_core_cpu/n694[21]) net  (fanout = 5)       3.698 r    21.116      Briey.v(6008) 
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4 path2reg1               0.143      21.259
 Arrival time                                                                       21.259                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.738ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.848 ns                                                        
 Start Point:             u_briey/axi_core_cpu/reg59_b6|u_briey/axi_core_cpu/reg59_b7.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.mi[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         18.873ns  (logic 5.115ns, net 13.758ns, 27% logic)              
 Logic Levels:            14                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg59_b6|u_briey/axi_core_cpu/reg59_b7.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/reg59_b6|u_briey/axi_core_cpu/reg59_b7.q[1] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c0_m1.b[1] (u_briey/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[6]) net  (fanout = 24)      0.937 r     3.359      Briey.v(5886) 
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c0_m1.f[1] cell                    0.333 r     3.692
 u_briey/axi_core_cpu/_al_u2797|u_briey/axi_core_cpu/_al_u2729.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_do_i7_003) net  (fanout = 1)       0.456 r     4.148                    
 u_briey/axi_core_cpu/_al_u2797|u_briey/axi_core_cpu/_al_u2729.f[0] cell                    0.333 r     4.481
 u_briey/jtagBridge_1/reg4_b5|u_briey/jtagBridge_1/reg4_b9.c[1] (u_briey/axi_core_cpu/_al_u2729_o) net  (fanout = 1)       0.158 r     4.639                    
 u_briey/jtagBridge_1/reg4_b5|u_briey/jtagBridge_1/reg4_b9.f[1] cell                    0.348 r     4.987
 u_briey/axi_sdramCtrl/ctrl/reg22_b2|u_briey/axi_sdramCtrl/ctrl/reg22_b3.a[0] (u_briey/axi_core_cpu/_al_u2730_o) net  (fanout = 1)       0.503 r     5.490                    
 u_briey/axi_sdramCtrl/ctrl/reg22_b2|u_briey/axi_sdramCtrl/ctrl/reg22_b3.f[0] cell                    0.424 r     5.914
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.a[0] (u_briey/axi_core_cpu/_al_u2733_o) net  (fanout = 1)       0.738 r     6.652                    
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.f[0]              cell                    0.424 r     7.076
 u_briey/axi_core_cpu/_al_u2816|u_briey/axi_core_cpu/_al_u2756.a[0] (u_briey/axi_core_cpu/_al_u2738_o) net  (fanout = 1)       0.852 r     7.928                    
 u_briey/axi_core_cpu/_al_u2816|u_briey/axi_core_cpu/_al_u2756.f[0] cell                    0.424 r     8.352
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.c[0] (u_briey/axi_core_cpu/_al_u2756_o) net  (fanout = 2)       0.459 r     8.811                    
 u_briey/axi_core_cpu/_al_u3117|u_briey/axi_core_cpu/reg59_b9_hfnopt2_2.f[0] cell                    0.348 r     9.159
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.d[0] (u_briey/axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_1_output_valid) net  (fanout = 4)       0.827 r     9.986      Briey.v(5919) 
 u_briey/systemDebugger_1/reg2_b16|u_briey/systemDebugger_1/reg2_b14.f[0] cell                    0.262 r    10.248
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidPatched_lutinv) net  (fanout = 37)      0.887 r    11.135      Briey.v(5959) 
 u_briey/systemDebugger_1/reg2_b54|u_briey/systemDebugger_1/reg2_b52.f[0] cell                    0.431 r    11.566
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_raw[11]_neg_lutinv) net  (fanout = 8)       1.843 r    13.409                    
 u_briey/axi_core_cpu/_al_u3372|u_briey/axi_core_cpu/_al_u3313.f[0] cell                    0.333 r    13.742
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.d[1] (u_briey/axi_core_cpu/_al_u3313_o) net  (fanout = 2)       0.309 r    14.051                    
 u_briey/axi_core_cpu/_al_u3315|u_briey/axi_core_cpu/_al_u3371.f[1] cell                    0.205 r    14.256
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.c[1] (u_briey/axi_core_cpu/_al_u3315_o) net  (fanout = 14)      0.222 r    14.478                    
 u_briey/axi_core_cpu/_al_u3379|u_briey/axi_core_cpu/_al_u3303.f[1] cell                    0.251 r    14.729
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.d[0] (u_briey/axi_core_cpu/_al_u3379_o) net  (fanout = 8)       1.399 r    16.128                    
 u_briey/axi_core_cpu/_al_u3418|u_briey/axi_core_cpu/_al_u3451.f[0] cell                    0.262 r    16.390
 u_briey/axi_core_cpu/reg8_b21.c[1] (u_briey/axi_core_cpu/_al_u3451_o) net  (fanout = 3)       0.470 r    16.860                    
 u_briey/axi_core_cpu/reg8_b21.fx[0]                         cell                    0.448 r    17.308
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.mi[1] (u_briey/axi_core_cpu/n694[21]) net  (fanout = 5)       3.698 r    21.006      Briey.v(6008) 
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4 path2reg1               0.143      21.149
 Arrival time                                                                       21.149                  (14 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg8_b21_hfnopt2_2|u_briey/axi_core_cpu/reg8_b22_hfnopt2_4.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.848ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l (4 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.167 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b18|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b20.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.a[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         0.429ns  (logic 0.137ns, net 0.292ns, 31% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b18|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b20.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b18|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b20.q[1] clk2q                   0.137 r     2.113
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[18]) net  (fanout = 12)      0.292 r     2.405      Briey.v(15279)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l                         0.000       2.405
 Arrival time                                                                        2.405                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.167ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      2.303 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b7_al_u3599.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.a[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         2.565ns  (logic 0.326ns, net 2.239ns, 12% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b7_al_u3599.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b7_al_u3599.q[0] clk2q                   0.137 r     2.113
 u_briey/axi_sdramCtrl/ctrl/reg19_b29|u_briey/axi_sdramCtrl/ctrl/reg19_b30.c[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_flushCounter[7]) net  (fanout = 34)      0.492 r     2.605      Briey.v(15282)
 u_briey/axi_sdramCtrl/ctrl/reg19_b29|u_briey/axi_sdramCtrl/ctrl/reg19_b30.f[0] cell                    0.189 r     2.794
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.a[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address[0]) net  (fanout = 48)      1.747 r     4.541      Briey.v(15296)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l                         0.000       4.541
 Arrival time                                                                        4.541                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.303ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      2.453 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b0|IBusCachedPlugin_cache/add1/ucin.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.a[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         2.715ns  (logic 0.431ns, net 2.284ns, 15% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b0|IBusCachedPlugin_cache/add1/ucin.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b0|IBusCachedPlugin_cache/add1/ucin.q[1] clk2q                   0.137 r     2.113
 u_briey/axi_sdramCtrl/ctrl/reg19_b29|u_briey/axi_sdramCtrl/ctrl/reg19_b30.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_flushCounter[0]) net  (fanout = 2)       0.537 r     2.650      Briey.v(15282)
 u_briey/axi_sdramCtrl/ctrl/reg19_b29|u_briey/axi_sdramCtrl/ctrl/reg19_b30.f[0] cell                    0.294 r     2.944
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.a[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address[0]) net  (fanout = 48)      1.747 r     4.691      Briey.v(15296)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l                         0.000       4.691
 Arrival time                                                                        4.691                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.453ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c5_l (4 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.177 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b30.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c5_l.a[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         0.439ns  (logic 0.137ns, net 0.302ns, 31% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b30.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b30.q[0]   clk2q                   0.137 r     2.113
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c5_l.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[30]) net  (fanout = 11)      0.302 r     2.415      Briey.v(15279)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c5_l                         0.000       2.415
 Arrival time                                                                        2.415                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c5_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.177ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      2.997 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b7_al_u3599.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c5_l.a[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         3.259ns  (logic 0.326ns, net 2.933ns, 10% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b7_al_u3599.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b7_al_u3599.q[0] clk2q                   0.137 r     2.113
 u_briey/axi_sdramCtrl/ctrl/reg19_b29|u_briey/axi_sdramCtrl/ctrl/reg19_b30.c[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_flushCounter[7]) net  (fanout = 34)      0.492 r     2.605      Briey.v(15282)
 u_briey/axi_sdramCtrl/ctrl/reg19_b29|u_briey/axi_sdramCtrl/ctrl/reg19_b30.f[0] cell                    0.189 r     2.794
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c5_l.a[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address[0]) net  (fanout = 48)      2.441 r     5.235      Briey.v(15296)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c5_l                         0.000       5.235
 Arrival time                                                                        5.235                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c5_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.997ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      3.147 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b0|IBusCachedPlugin_cache/add1/ucin.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c5_l.a[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         3.409ns  (logic 0.431ns, net 2.978ns, 12% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b0|IBusCachedPlugin_cache/add1/ucin.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b0|IBusCachedPlugin_cache/add1/ucin.q[1] clk2q                   0.137 r     2.113
 u_briey/axi_sdramCtrl/ctrl/reg19_b29|u_briey/axi_sdramCtrl/ctrl/reg19_b30.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_flushCounter[0]) net  (fanout = 2)       0.537 r     2.650      Briey.v(15282)
 u_briey/axi_sdramCtrl/ctrl/reg19_b29|u_briey/axi_sdramCtrl/ctrl/reg19_b30.f[0] cell                    0.294 r     2.944
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c5_l.a[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address[0]) net  (fanout = 48)      2.441 r     5.385      Briey.v(15296)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c5_l                         0.000       5.385
 Arrival time                                                                        5.385                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r7_c5_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.147ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l (4 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.187 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b18|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b20.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.c[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         0.449ns  (logic 0.137ns, net 0.312ns, 30% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b18|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b20.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b18|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b20.q[0] clk2q                   0.137 r     2.113
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.c[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[20]) net  (fanout = 12)      0.312 r     2.425      Briey.v(15279)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l                         0.000       2.425
 Arrival time                                                                        2.425                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.187ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.760 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b7_al_u3599.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.c[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         2.022ns  (logic 0.326ns, net 1.696ns, 16% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b7_al_u3599.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b7_al_u3599.q[0] clk2q                   0.137 r     2.113
 u_briey/axi_sdramCtrl/ctrl/reg28_b8|u_briey/axi_sdramCtrl/ctrl/reg28_b9.c[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_flushCounter[7]) net  (fanout = 34)      0.345 r     2.458      Briey.v(15282)
 u_briey/axi_sdramCtrl/ctrl/reg28_b8|u_briey/axi_sdramCtrl/ctrl/reg28_b9.f[0] cell                    0.189 r     2.647
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.c[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address[2]) net  (fanout = 48)      1.351 r     3.998      Briey.v(15296)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l                         0.000       3.998
 Arrival time                                                                        3.998                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.760ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.937 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2|IBusCachedPlugin_cache/reg2_b1.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.c[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         2.199ns  (logic 0.431ns, net 1.768ns, 19% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2|IBusCachedPlugin_cache/reg2_b1.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2|IBusCachedPlugin_cache/reg2_b1.q[1] clk2q                   0.137 r     2.113
 u_briey/axi_sdramCtrl/ctrl/reg28_b8|u_briey/axi_sdramCtrl/ctrl/reg28_b9.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_flushCounter[2]) net  (fanout = 2)       0.417 r     2.530      Briey.v(15282)
 u_briey/axi_sdramCtrl/ctrl/reg28_b8|u_briey/axi_sdramCtrl/ctrl/reg28_b9.f[0] cell                    0.294 r     2.824
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.c[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address[2]) net  (fanout = 48)      1.351 r     4.175      Briey.v(15296)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l                         0.000       4.175
 Arrival time                                                                        4.175                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c2_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.937ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_briey/axi_core_cpu/_al_u3002_hfnopt2_0|u_briey/axi_core_cpu/reg59_b9 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  16.689 ns                                                       
 Start Point:             u_briey/axi_core_cpu/_al_u2750|u_briey/resetCtrl_axiReset_reg_hfnopt2_16.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/_al_u3002_hfnopt2_0|u_briey/axi_core_cpu/reg59_b9.sr (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         2.848ns  (logic 0.232ns, net 2.616ns, 8% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/_al_u2750|u_briey/resetCtrl_axiReset_reg_hfnopt2_16.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/_al_u2750|u_briey/resetCtrl_axiReset_reg_hfnopt2_16.q[0] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/_al_u3002_hfnopt2_0|u_briey/axi_core_cpu/reg59_b9.sr (u_briey/resetCtrl_axiReset_hfnopt2_16) net  (fanout = 22)      2.616 r     5.038      Briey.v(595)  
 u_briey/axi_core_cpu/_al_u3002_hfnopt2_0|u_briey/axi_core_cpu/reg59_b9 path2reg                0.086       5.124
 Arrival time                                                                        5.124                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/_al_u3002_hfnopt2_0|u_briey/axi_core_cpu/reg59_b9.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.641
 clock uncertainty                                                                  -0.000      21.641
 clock recovergence pessimism                                                        0.172      21.813
 Required time                                                                      21.813            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.689ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/_al_u1088|u_briey/axi_uartCtrl/bridge_misc_readError_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  16.762 ns                                                       
 Start Point:             u_briey/_al_u332|u_briey/resetCtrl_axiReset_reg_hfnopt2_9.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/_al_u1088|u_briey/axi_uartCtrl/bridge_misc_readError_reg.sr (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         2.775ns  (logic 0.232ns, net 2.543ns, 8% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/_al_u332|u_briey/resetCtrl_axiReset_reg_hfnopt2_9.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/_al_u332|u_briey/resetCtrl_axiReset_reg_hfnopt2_9.q[0] clk2q                   0.146 r     2.422
 u_briey/_al_u1088|u_briey/axi_uartCtrl/bridge_misc_readError_reg.sr (u_briey/resetCtrl_axiReset_hfnopt2_9) net  (fanout = 18)      2.543 r     4.965      Briey.v(595)  
 u_briey/_al_u1088|u_briey/axi_uartCtrl/bridge_misc_readError_reg path2reg                0.086       5.051
 Arrival time                                                                        5.051                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/_al_u1088|u_briey/axi_uartCtrl/bridge_misc_readError_reg.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.641
 clock uncertainty                                                                  -0.000      21.641
 clock recovergence pessimism                                                        0.172      21.813
 Required time                                                                      21.813            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.762ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg0_b2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  16.815 ns                                                       
 Start Point:             u_briey/axi_core_cpu/_al_u2750|u_briey/resetCtrl_axiReset_reg_hfnopt2_16.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg0_b2.sr (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         2.722ns  (logic 0.232ns, net 2.490ns, 8% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/_al_u2750|u_briey/resetCtrl_axiReset_reg_hfnopt2_16.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/_al_u2750|u_briey/resetCtrl_axiReset_reg_hfnopt2_16.q[0] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg0_b2.sr (u_briey/resetCtrl_axiReset_hfnopt2_16) net  (fanout = 22)      2.490 r     4.912      Briey.v(595)  
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg0_b2         path2reg                0.086       4.998
 Arrival time                                                                        4.998                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg0_b2.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.641
 clock uncertainty                                                                  -0.000      21.641
 clock recovergence pessimism                                                        0.172      21.813
 Required time                                                                      21.813            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              16.815ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_briey/_al_u287|u_briey/axi_apbBridge_io_axi_arbiter_io_output_arw_rValid_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.086 ns                                                        
 Start Point:             u_briey/resetCtrl_axiReset_reg_hfnopt2_7.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/_al_u287|u_briey/axi_apbBridge_io_axi_arbiter_io_output_arw_rValid_reg.sr (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         0.514ns  (logic 0.202ns, net 0.312ns, 39% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/resetCtrl_axiReset_reg_hfnopt2_7.clk (clk50mp)      net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/resetCtrl_axiReset_reg_hfnopt2_7.q[0]               clk2q                   0.137 r     2.113
 u_briey/_al_u287|u_briey/axi_apbBridge_io_axi_arbiter_io_output_arw_rValid_reg.sr (u_briey/resetCtrl_axiReset_hfnopt2_7) net  (fanout = 28)      0.312 r     2.425      Briey.v(595)  
 u_briey/_al_u287|u_briey/axi_apbBridge_io_axi_arbiter_io_output_arw_rValid_reg path2reg                0.065       2.490
 Arrival time                                                                        2.490                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/_al_u287|u_briey/axi_apbBridge_io_axi_arbiter_io_output_arw_rValid_reg.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                       -0.172       2.404
 Required time                                                                       2.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.086ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_timerCtrl/reg4_b2|u_briey/axi_timerCtrl/reg5_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.096 ns                                                        
 Start Point:             u_briey/_al_u1383|u_briey/resetCtrl_axiReset_reg_hfnopt2_4.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_timerCtrl/reg4_b2|u_briey/axi_timerCtrl/reg5_b1.sr (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         0.524ns  (logic 0.202ns, net 0.322ns, 38% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/_al_u1383|u_briey/resetCtrl_axiReset_reg_hfnopt2_4.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/_al_u1383|u_briey/resetCtrl_axiReset_reg_hfnopt2_4.q[0] clk2q                   0.137 r     2.113
 u_briey/axi_timerCtrl/reg4_b2|u_briey/axi_timerCtrl/reg5_b1.sr (u_briey/resetCtrl_axiReset_hfnopt2_4) net  (fanout = 30)      0.322 r     2.435      Briey.v(595)  
 u_briey/axi_timerCtrl/reg4_b2|u_briey/axi_timerCtrl/reg5_b1 path2reg                0.065       2.500
 Arrival time                                                                        2.500                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_timerCtrl/reg4_b2|u_briey/axi_timerCtrl/reg5_b1.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                       -0.172       2.404
 Required time                                                                       2.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.096ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_core_cpu/reg59_b7_hfnopt2_6|u_briey/axi_core_cpu/reg59_b8_hfnopt2_6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.096 ns                                                        
 Start Point:             u_briey/resetCtrl_axiReset_reg_hfnopt2_17.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/reg59_b7_hfnopt2_6|u_briey/axi_core_cpu/reg59_b8_hfnopt2_6.sr (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         0.524ns  (logic 0.202ns, net 0.322ns, 38% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.clk (clk50mp)     net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/resetCtrl_axiReset_reg_hfnopt2_17.q[0]              clk2q                   0.137 r     2.113
 u_briey/axi_core_cpu/reg59_b7_hfnopt2_6|u_briey/axi_core_cpu/reg59_b8_hfnopt2_6.sr (u_briey/resetCtrl_axiReset_hfnopt2_17) net  (fanout = 18)      0.322 r     2.435      Briey.v(595)  
 u_briey/axi_core_cpu/reg59_b7_hfnopt2_6|u_briey/axi_core_cpu/reg59_b8_hfnopt2_6 path2reg                0.065       2.500
 Arrival time                                                                        2.500                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg59_b7_hfnopt2_6|u_briey/axi_core_cpu/reg59_b8_hfnopt2_6.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                       -0.172       2.404
 Required time                                                                       2.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.096ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 26665610 (STA coverage = 96.13%)
Timing violations: 0 setup errors, and 0 hold errors.
Minimal setup slack: 0.419, minimal hold slack: 0.086

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  u_pll/pll_inst.clkc[1] (50.088MHz)            19.546ns      51.161MHz        0.571ns      2562        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 3 clock net(s): 
	LCD_CLK_pad
	clk24m_pad
	u_briey/jtagBridge_1/io_jtag_tck_pad

---------------------------------------------------------------------------------------------------------
