{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703941860752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703941860756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 21:11:00 2023 " "Processing started: Sat Dec 30 21:11:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703941860756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703941860756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PacMan -c PacMan " "Command: quartus_map --read_settings_files=on --write_settings_files=off PacMan -c PacMan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703941860756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703941861232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703941861232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playercontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file playercontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlayerControl " "Found entity 1: PlayerControl" {  } { { "PlayerControl.v" "" { Text "C:/FPGA-PacMan/FPGA-PAC-MAN/PlayerControl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703941867825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703941867825 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Renderer.v(133) " "Verilog HDL information at Renderer.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "Renderer.v" "" { Text "C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703941867829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "renderer.v 2 2 " "Found 2 design units, including 2 entities, in source file renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Renderer " "Found entity 1: Renderer" {  } { { "Renderer.v" "" { Text "C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703941867830 ""} { "Info" "ISGN_ENTITY_NAME" "2 Rotate " "Found entity 2: Rotate" {  } { { "Renderer.v" "" { Text "C:/FPGA-PacMan/FPGA-PAC-MAN/Renderer.v" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703941867830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703941867830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ReadPicture.v(29) " "Verilog HDL Expression warning at ReadPicture.v(29): truncated literal to match 4 bits" {  } { { "ReadPicture.v" "" { Text "C:/FPGA-PacMan/FPGA-PAC-MAN/ReadPicture.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1703941867833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readpicture.v 1 1 " "Found 1 design units, including 1 entities, in source file readpicture.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReadImages " "Found entity 1: ReadImages" {  } { { "ReadPicture.v" "" { Text "C:/FPGA-PacMan/FPGA-PAC-MAN/ReadPicture.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703941867834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703941867834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define.v 0 0 " "Found 0 design units, including 0 entities, in source file define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703941867837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasatemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file vgasatemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAStateMachine " "Found entity 1: VGAStateMachine" {  } { { "VGASateMachine.v" "" { Text "C:/FPGA-PacMan/FPGA-PAC-MAN/VGASateMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703941867840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703941867840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman.v 2 2 " "Found 2 design units, including 2 entities, in source file pacman.v" { { "Info" "ISGN_ENTITY_NAME" "1 PacMan " "Found entity 1: PacMan" {  } { { "PacMan.v" "" { Text "C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703941867845 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrequencyDivider_25MHz " "Found entity 2: FrequencyDivider_25MHz" {  } { { "PacMan.v" "" { Text "C:/FPGA-PacMan/FPGA-PAC-MAN/PacMan.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703941867845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703941867845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "C:/FPGA-PacMan/FPGA-PAC-MAN/FrequencyDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703941867848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703941867848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghost1control.v 1 1 " "Found 1 design units, including 1 entities, in source file ghost1control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ghost1Control " "Found entity 1: Ghost1Control" {  } { { "Ghost1Control.v" "" { Text "C:/FPGA-PacMan/FPGA-PAC-MAN/Ghost1Control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703941867852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703941867852 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"endmodule\" Clyde.v(134) " "Verilog HDL syntax error at Clyde.v(134) near text: \"else\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Clyde.v" "" { Text "C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v" 134 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1703941867853 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  Clyde.v(181) " "Verilog HDL syntax error at Clyde.v(181) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Clyde.v" "" { Text "C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v" 181 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1703941867853 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Clyde Clyde.v(1) " "Ignored design unit \"Clyde\" at Clyde.v(1) due to previous errors" {  } { { "Clyde.v" "" { Text "C:/FPGA-PacMan/FPGA-PAC-MAN/Clyde.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1703941867853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clyde.v 0 0 " "Found 0 design units, including 0 entities, in source file clyde.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703941867853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA-PacMan/FPGA-PAC-MAN/output_files/PacMan.map.smsg " "Generated suppressed messages file C:/FPGA-PacMan/FPGA-PAC-MAN/output_files/PacMan.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703941867874 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703941867905 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 30 21:11:07 2023 " "Processing ended: Sat Dec 30 21:11:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703941867905 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703941867905 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703941867905 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703941867905 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703941868482 ""}
