

================================================================
== Vitis HLS Report for 'input_bucket_1_1'
================================================================
* Date:           Mon Apr 17 11:21:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.664 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      126|      126|  1.260 us|  1.260 us|  126|  126|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_1  |      125|      125|         5|          -|          -|    25|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      162|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       69|    -|
|Register             |        -|     -|       55|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|       55|      231|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_4ns_5ns_9ns_9_4_1_U5  |mac_muladd_4ns_5ns_9ns_9_4_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln101_fu_124_p2   |         +|   0|  0|   12|           5|           1|
    |bucket_pointer_d0     |         +|   0|  0|   39|          32|           1|
    |shifted_fu_135_p2     |      ashr|   0|  0|  100|          32|          32|
    |icmp_ln101_fu_118_p2  |      icmp|   0|  0|    9|           5|           4|
    |ap_block_state1       |        or|   0|  0|    2|           1|           1|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  162|          75|          39|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |bucket_pointer_address0  |  14|          3|    4|         12|
    |j_fu_44                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  69|         14|   11|         31|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |bucket_pointer_addr_reg_211  |   4|   0|    4|          0|
    |ith_radix_reg_201            |   4|   0|    4|          0|
    |j_fu_44                      |   5|   0|    5|          0|
    |sorted_data_load_reg_196     |  32|   0|   32|          0|
    |zext_ln101_reg_183           |   3|   0|   32|         29|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  55|   0|   84|         29|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  input_bucket.1.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  input_bucket.1.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  input_bucket.1.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  input_bucket.1.1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  input_bucket.1.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  input_bucket.1.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  input_bucket.1.1|  return value|
|i                        |   in|    3|     ap_none|                 i|        scalar|
|sorted_data_address0     |  out|    6|   ap_memory|       sorted_data|         array|
|sorted_data_ce0          |  out|    1|   ap_memory|       sorted_data|         array|
|sorted_data_q0           |   in|   32|   ap_memory|       sorted_data|         array|
|bucket_address0          |  out|    9|   ap_memory|            bucket|         array|
|bucket_ce0               |  out|    1|   ap_memory|            bucket|         array|
|bucket_we0               |  out|    1|   ap_memory|            bucket|         array|
|bucket_d0                |  out|   32|   ap_memory|            bucket|         array|
|bucket_pointer_address0  |  out|    4|   ap_memory|    bucket_pointer|         array|
|bucket_pointer_ce0       |  out|    1|   ap_memory|    bucket_pointer|         array|
|bucket_pointer_we0       |  out|    1|   ap_memory|    bucket_pointer|         array|
|bucket_pointer_d0        |  out|   32|   ap_memory|    bucket_pointer|         array|
|bucket_pointer_q0        |   in|   32|   ap_memory|    bucket_pointer|         array|
+-------------------------+-----+-----+------------+------------------+--------------+

