{
    "nl": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/pipelined_mult.nl.v",
    "pnl": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/pipelined_mult.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/pipelined_mult.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/pipelined_mult.odb",
    "sdc": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/41-odb-heuristicdiodeinsertion/2-openroad-detailedplacement/pipelined_mult.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/12-openroad-staprepnr/nom_tt_025C_1v80/pipelined_mult__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/12-openroad-staprepnr/nom_ss_100C_1v60/pipelined_mult__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/12-openroad-staprepnr/nom_ff_n40C_1v95/pipelined_mult__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/05-yosys-jsonheader/pipelined_mult.h.json",
    "vh": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/28-odb-writeverilogheader/pipelined_mult.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 11,
        "design__inferred_latch__count": 0,
        "design__instance__count": 5301,
        "design__instance__area": 259750,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00123724,
        "power__switching__total": 0.000543224,
        "power__leakage__total": 9.93306e-09,
        "power__total": 0.00178047,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.651817,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.84601,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.319854,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.50438,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.319854,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.50438,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 183,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3000000055511153,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 1.4999999444888472,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.14186907605793989,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 1.5748381933162574,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.141869,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.574838,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 177,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3000000055511153,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.4999999444888472,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": -0.24280717013135827,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.9632178660646888,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": -3.82086151310746,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": -0.24280717013135827,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 98,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": -0.242807,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 98,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1.963218,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.651817,
        "clock__skew__worst_setup": 1.84601,
        "timing__hold__ws": 0.319854,
        "timing__setup__ws": 1.50438,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.319854,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1.50438,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 800.0 650.0",
        "design__core__bbox": "5.52 10.88 794.42 636.48",
        "design__io": 132,
        "design__die__area": 520000,
        "design__core__area": 493536,
        "design__instance__count__stdcell": 5296,
        "design__instance__area__stdcell": 17250.3,
        "design__instance__count__macros": 5,
        "design__instance__area__macros": 242500,
        "design__instance__utilization": 0.526305,
        "design__instance__utilization__stdcell": 0.0687165,
        "design__instance__count__class:macro": 5,
        "design__instance__count__class:inverter": 6,
        "design__instance__count__class:sequential_cell": 194,
        "design__instance__count__class:multi_input_combinational_cell": 531,
        "flow__warnings__count": 2,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 1500,
        "design__instance__count__class:tap_cell": 2865,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 2177.25,
        "design__instance__displacement__mean": 0.32,
        "design__instance__displacement__max": 12.88,
        "route__wirelength__estimated": 155798,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 279,
        "design__instance__count__class:clock_buffer": 23,
        "design__instance__count__class:clock_inverter": 15,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 92,
        "antenna__violating__nets": 131,
        "antenna__violating__pins": 144,
        "route__antenna_violation__count": 131,
        "design__instance__count__class:antenna_cell": 1383
    }
}