-- VHDL for IBM SMS ALD page 17.13.08.1
-- Title: EDIT CONTROL LINES-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/8/2020 8:23:59 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_13_08_1_EDIT_CONTROL_LINES_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_NOT_CTRL_0:	 in STD_LOGIC;
		PS_NOT_0_SUPPRESS:	 in STD_LOGIC;
		PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION:	 in STD_LOGIC;
		PS_LAST_EXECUTE_CONDITIONS:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_1:	 in STD_LOGIC;
		PS_E_OP_DOT_B_CY_DOT_1ST_SCAN:	 in STD_LOGIC;
		PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION:	 in STD_LOGIC;
		PS_DECIMAL:	 in STD_LOGIC;
		PS_DECIMAL_CONTROL:	 in STD_LOGIC;
		MS_0_SUPPRESS:	 in STD_LOGIC;
		MS_CONTROL_ZERO:	 in STD_LOGIC;
		PS_LAST_EXECUTE_CYCLE_STAR_EDIT:	 out STD_LOGIC;
		MS_EDIT_SET_B_CYCLE_CTRL_B:	 out STD_LOGIC);
end ALD_17_13_08_1_EDIT_CONTROL_LINES_ACC;

architecture behavioral of ALD_17_13_08_1_EDIT_CONTROL_LINES_ACC is 

	signal OUT_4A_P: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_4D_D: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_4F_E: STD_LOGIC;
	signal OUT_5H_P: STD_LOGIC;
	signal OUT_4H_C: STD_LOGIC;
	signal OUT_2H_Q: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;

begin

	OUT_4A_P <= NOT(PS_NOT_CTRL_0 );
	OUT_4B_C <= NOT(PS_E_OP_DOT_B_CY_DOT_1ST_SCAN AND PS_NOT_0_SUPPRESS AND PS_B_CH_WM_BIT_1 );
	OUT_4D_D <= NOT(PS_E_OR_Z_DOT_2ND_SCAN_DOT_EXTENSION AND PS_LAST_EXECUTE_CONDITIONS AND PS_B_CH_WM_BIT_1 );
	OUT_2E_C <= NOT(OUT_4D_D AND OUT_DOT_4B AND OUT_4F_E );
	OUT_4F_E <= NOT(PS_E_OR_Z_DOT_3RD_SCAN_DOT_EXTENSION AND PS_DECIMAL AND PS_DECIMAL_CONTROL );
	OUT_5H_P <= NOT(MS_0_SUPPRESS AND MS_CONTROL_ZERO );
	OUT_4H_C <= NOT(OUT_5H_P AND PS_B_CH_WM_BIT_1 AND PS_E_OP_DOT_B_CY_DOT_1ST_SCAN );
	OUT_2H_Q <= OUT_4H_C;
	OUT_DOT_4B <= OUT_4A_P OR OUT_4B_C;

	PS_LAST_EXECUTE_CYCLE_STAR_EDIT <= OUT_2E_C;
	MS_EDIT_SET_B_CYCLE_CTRL_B <= OUT_2H_Q;


end;
