ISim log file
Running: /home/justin/Documents/FPGA/Sandbox/serial_debug/test/serial_debug_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/justin/Documents/FPGA/Sandbox/serial_debug/test/serial_debug_tb_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "/home/justin/Documents/FPGA/Sandbox/serial_debug/serial_debug_tb.v" Line 38.  For instance serial_debug_tb/DUT/, width 128 of formal port data is not equal to width 1 of actual signal data.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
    Time: 1000 

Finished circuit initialization process.
# run 1.00s
     Time: 901 

Stopped at time : 1003040 ns : File "/home/justin/Documents/FPGA/Sandbox/serial_debug/serial_debug_tb.v" Line 85
# exit 0
