$date
	Sun Oct 23 07:36:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#639398
b1011 &
b1011 %
1$
b1011 !
1"
#639399
0"
#639402
b100010 &
b100010 %
#639406
b10001 &
b10001 %
#639410
b110100 &
b110100 %
#639414
b11010 &
b11010 %
#639418
b1101 &
b1101 %
#639422
b101000 &
b101000 %
#639426
b10100 &
b10100 %
#639430
b1010 &
b1010 %
#639434
b101 &
b101 %
#639438
b10000 &
b10000 %
#639442
b1000 &
b1000 %
#639446
b100 &
b100 %
#639450
b10 &
b10 %
#639454
b1 &
1#
b1 %
#639458
b0 &
b0 %
0#
0$
#1657692
b111 !
1"
#1657694
b111 &
b111 %
1$
#1657695
0"
#1657698
b10110 &
b10110 %
#1657702
b1011 &
b1011 %
#1657706
b100010 &
b100010 %
#1657710
b10001 &
b10001 %
#1657714
b110100 &
b110100 %
#1657718
b11010 &
b11010 %
#1657722
b1101 &
b1101 %
#1657726
b101000 &
b101000 %
#1657730
b10100 &
b10100 %
#1657734
b1010 &
b1010 %
#1657738
b101 &
b101 %
#1657742
b10000 &
b10000 %
#1657746
b1000 &
b1000 %
#1657750
b100 &
b100 %
#1657754
b10 &
b10 %
#1657758
b1 &
1#
b1 %
#1657762
b0 &
b0 %
0#
0$
#2667532
b1000 !
1"
#2667534
b1000 &
b1000 %
1$
#2667535
0"
#2667538
b100 &
b100 %
#2667542
b10 &
b10 %
#2667546
b1 &
b1 %
1#
#2667550
b0 &
0#
b0 %
0$
#4500012
