
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.94

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.47 source latency main_reg[6]$_DFFE_PN0P_/CLK ^
  -0.51 target latency shadow_reg[6]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.04 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shadow_reg[11]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net134 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    64    1.28    0.48    0.38    1.62 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.48    0.00    1.62 ^ shadow_reg[11]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.45    0.19    0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.19    0.00    0.19 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.09    0.00    0.35 ^ clkbuf_3_6__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.23    0.11    0.16    0.51 ^ clkbuf_3_6__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6__leaf_clk (net)
                  0.11    0.00    0.51 ^ shadow_reg[11]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.51   clock reconvergence pessimism
                          0.31    0.82   library removal time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: shadow_capture_en (input port clocked by core_clock)
Endpoint: shadow_reg[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v shadow_capture_en (in)
                                         shadow_capture_en (net)
                  0.00    0.00    0.20 v input34/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     5    0.31    0.19    0.20    0.40 v input34/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net35 (net)
                  0.19    0.00    0.40 v _210_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.20    0.60 v _210_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _062_ (net)
                  0.07    0.00    0.60 v shadow_reg[8]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.60   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.45    0.19    0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.19    0.00    0.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.16    0.09    0.16    0.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.09    0.00    0.35 ^ clkbuf_3_5__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.07    0.05    0.12    0.47 ^ clkbuf_3_5__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00    0.47 ^ shadow_reg[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.47   clock reconvergence pessimism
                          0.04    0.52   library hold time
                                  0.52   data required time
-----------------------------------------------------------------------------
                                  0.52   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: main_reg[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net134 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    64    1.28    0.48    0.38    1.62 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.48    0.00    1.62 ^ main_reg[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.62   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.45    0.19    0.19   10.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.19    0.00   10.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.16    0.09    0.16   10.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.09    0.00   10.35 ^ clkbuf_3_4__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.06    0.05    0.12   10.47 ^ clkbuf_3_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.47 ^ main_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.47   clock reconvergence pessimism
                          0.00   10.48   library recovery time
                                 10.48   data required time
-----------------------------------------------------------------------------
                                 10.48   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  8.86   slack (MET)


Startpoint: main_reg[16]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: main_data_out[16] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.45    0.19    0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.19    0.00    0.19 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.09    0.00    0.35 ^ clkbuf_3_6__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.23    0.11    0.16    0.51 ^ clkbuf_3_6__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6__leaf_clk (net)
                  0.11    0.00    0.51 ^ main_reg[16]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.10    0.41    0.92 v main_reg[16]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         main_reg[16] (net)
                  0.10    0.00    0.92 v _221_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    1.14 v _221_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net77 (net)
                  0.08    0.00    1.14 v output76/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.18    0.72    1.86 v output76/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         main_data_out[16] (net)
                  0.18    0.00    1.86 v main_data_out[16] (out)
                                  1.86   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.86   data arrival time
-----------------------------------------------------------------------------
                                  7.94   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: main_reg[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.31    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net134 (net)
                  0.31    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    64    1.28    0.48    0.38    1.62 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.48    0.00    1.62 ^ main_reg[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.62   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.45    0.19    0.19   10.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.19    0.00   10.19 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.16    0.09    0.16   10.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.09    0.00   10.35 ^ clkbuf_3_4__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.06    0.05    0.12   10.47 ^ clkbuf_3_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.47 ^ main_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.47   clock reconvergence pessimism
                          0.00   10.48   library recovery time
                                 10.48   data required time
-----------------------------------------------------------------------------
                                 10.48   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  8.86   slack (MET)


Startpoint: main_reg[16]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: main_data_out[16] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.45    0.19    0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.19    0.00    0.19 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.09    0.16    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.09    0.00    0.35 ^ clkbuf_3_6__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.23    0.11    0.16    0.51 ^ clkbuf_3_6__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6__leaf_clk (net)
                  0.11    0.00    0.51 ^ main_reg[16]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.10    0.41    0.92 v main_reg[16]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         main_reg[16] (net)
                  0.10    0.00    0.92 v _221_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    1.14 v _221_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net77 (net)
                  0.08    0.00    1.14 v output76/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.18    0.72    1.86 v output76/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         main_data_out[16] (net)
                  0.18    0.00    1.86 v main_data_out[16] (out)
                                  1.86   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.86   data arrival time
-----------------------------------------------------------------------------
                                  7.94   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.3182859420776367

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8280

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.6802666187286377

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.7531999945640564

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9032

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shadow_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shadow_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.48 ^ clkbuf_3_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ shadow_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.41    0.89 v shadow_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.23    1.12 v _144_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.21    1.32 v _146_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.32 v shadow_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.32   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.19   10.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16   10.35 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13   10.48 ^ clkbuf_3_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.48 ^ shadow_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.48   clock reconvergence pessimism
  -0.12   10.36   library setup time
          10.36   data required time
---------------------------------------------------------
          10.36   data required time
          -1.32   data arrival time
---------------------------------------------------------
           9.04   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: main_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shadow_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.35 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12    0.47 ^ clkbuf_3_4__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.47 ^ main_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.40    0.87 v main_reg[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.21    1.08 v _206_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.08 v shadow_reg[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.19    0.19 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.17    0.35 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.51 ^ clkbuf_3_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.51 ^ shadow_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.51   clock reconvergence pessimism
   0.06    0.56   library hold time
           0.56   data required time
---------------------------------------------------------
           0.56   data required time
          -1.08   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4739

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.5126

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.8605

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.9395

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
426.740124

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.27e-03   5.31e-04   3.85e-08   8.80e-03  27.6%
Combinational          5.63e-03   1.47e-03   7.17e-08   7.10e-03  22.3%
Clock                  9.76e-03   6.20e-03   1.75e-07   1.60e-02  50.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.37e-02   8.20e-03   2.85e-07   3.19e-02 100.0%
                          74.3%      25.7%       0.0%
