
---------- Begin Simulation Statistics ----------
final_tick                               180251961250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 616438                       # Simulator instruction rate (inst/s)
host_mem_usage                                8867172                       # Number of bytes of host memory used
host_op_rate                                  1249257                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   497.72                       # Real time elapsed on the host
host_tick_rate                              362152348                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   306816191                       # Number of instructions simulated
sim_ops                                     621785141                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.180252                       # Number of seconds simulated
sim_ticks                                180251961250                       # Number of ticks simulated
system.cpu.BranchMispred                      1056829                       # Number of branch mispredictions
system.cpu.Branches                          88699051                       # Number of branches fetched
system.cpu.committedInsts                   306816191                       # Number of instructions committed
system.cpu.committedOps                     621785141                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000007                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 0.999993                       # Percentage of non-idle cycles
system.cpu.numCycles                        721003098                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               720998351.027254                       # Number of busy cycles
system.cpu.num_cc_register_reads            375999592                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           202194474                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     71388349                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               11635531                       # Number of float alu accesses
system.cpu.num_fp_insts                      11635531                       # number of float instructions
system.cpu.num_fp_register_reads              9146008                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             6814249                       # number of times the floating registers were written
system.cpu.num_func_calls                    12973204                       # number of times a function call or return occured
system.cpu.num_idle_cycles                4746.972746                       # Number of idle cycles
system.cpu.num_int_alu_accesses             610109358                       # Number of integer alu accesses
system.cpu.num_int_insts                    610109358                       # number of integer instructions
system.cpu.num_int_register_reads          1181878209                       # number of times the integer registers were read
system.cpu.num_int_register_writes          482787727                       # number of times the integer registers were written
system.cpu.num_load_insts                   102613523                       # Number of load instructions
system.cpu.num_mem_refs                     137628855                       # number of memory refs
system.cpu.num_store_insts                   35015332                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               8897194      1.43%      1.43% # Class of executed instruction
system.cpu.op_class::IntAlu                 471934628     75.90%     77.33% # Class of executed instruction
system.cpu.op_class::IntMult                    91990      0.01%     77.34% # Class of executed instruction
system.cpu.op_class::IntDiv                    287477      0.05%     77.39% # Class of executed instruction
system.cpu.op_class::FloatAdd                  721992      0.12%     77.51% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1280      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAdd                    10708      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAlu                   829411      0.13%     77.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                      348      0.00%     77.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                    18556      0.00%     77.65% # Class of executed instruction
system.cpu.op_class::SimdMisc                  709715      0.11%     77.76% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdShift                    979      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              133282      0.02%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              511238      0.08%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  52      0.00%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              12935      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  1      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::MemRead                 98626788     15.86%     93.73% # Class of executed instruction
system.cpu.op_class::MemWrite                30837826      4.96%     98.69% # Class of executed instruction
system.cpu.op_class::FloatMemRead             3986735      0.64%     99.33% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            4177506      0.67%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  621790641                       # Class of executed instruction
system.cpu.predictedBranches                 35294889                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   240                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests     14392870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops        20431                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests     28786764                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops         20431                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       887507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1779133                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                88699051                       # Number of BP lookups
system.cpu.branchPred.condPredicted          71388539                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1056829                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             25826267                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                25516652                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.801162                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 6486600                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1571                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3673495                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3291637                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           381858                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       484942                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     58545878                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     12842661                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     43191971                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        96362                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         4422                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect     27217009                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       196435                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        48298                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1639                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        14479                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        47530                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        29322                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      1796679                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      6977565                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      3824551                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      7474065                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      1619328                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      2585815                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      1633901                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8      2116614                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9      1744245                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10      2212051                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11      1748629                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12      9799623                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0     14889461                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      1221447                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      2893375                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      2517093                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4      2339480                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      2118956                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      2201179                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      1626974                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8      3440228                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9      2657667                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10      3264463                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11      4362743                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                   102784303                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    35184372                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       2543810                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        106138                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 180251961250                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   412874837                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        342754                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 180251961250                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       133038394                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           133038394                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      133039918                       # number of overall hits
system.cpu.l1d.overall_hits::total          133039918                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data       4923333                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total           4923333                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data      4923497                       # number of overall misses
system.cpu.l1d.overall_misses::total          4923497                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data  35977821500                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total  35977821500                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data  35977821500                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total  35977821500                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    137961727                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       137961727                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    137963415                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      137963415                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.035686                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.035686                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.035687                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.035687                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data  7307.614882                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total  7307.614882                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data  7307.371468                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total  7307.371468                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.unused_prefetches              5018082                       # number of HardPF blocks evicted w/o reference
system.cpu.l1d.writebacks::.writebacks        7190189                       # number of writebacks
system.cpu.l1d.writebacks::total              7190189                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data        42643                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total          42643                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data        42643                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total         42643                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data      4880690                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total      4880690                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data      4880853                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.l1d.prefetcher      7925832                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total     12806685                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data  33636525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total  33636525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data  33640012250                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.l1d.prefetcher  63886453709                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total  97526465959                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.035377                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.035377                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.035378                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.092827                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data  6891.756084                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total  6891.756084                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data  6892.240403                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher  8060.535942                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total  7615.277955                       # average overall mshr miss latency
system.cpu.l1d.replacements                  12806173                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data       98232951                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total           98232951                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data      4549427                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total          4549427                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data  26233512500                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total  26233512500                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    102782378                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      102782378                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.044263                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.044263                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data  5766.333321                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total  5766.333321                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data        14638                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total         14638                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data      4534789                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total      4534789                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data  24830529000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total  24830529000                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.044120                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.044120                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data  5475.564354                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total  5475.564354                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      34805443                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          34805443                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data       373906                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total          373906                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data   9744309000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total   9744309000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     35179349                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      35179349                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.010629                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.010629                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 26060.852193                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 26060.852193                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data        28005                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total        28005                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data       345901                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total       345901                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data   8805996000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total   8805996000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.009833                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.009833                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 25458.139757                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 25458.139757                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data         1524                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total             1524                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_misses::.cpu.data          164                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_misses::total            164                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_accesses::.cpu.data         1688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total         1688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_miss_rate::.cpu.data     0.097156                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_miss_rate::total     0.097156                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_misses::.cpu.data          163                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_misses::total          163                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_miss_latency::.cpu.data      3487250                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_latency::total      3487250                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_rate::.cpu.data     0.096564                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_miss_rate::total     0.096564                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::.cpu.data 21394.171779                       # average SoftPFReq mshr miss latency
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::total 21394.171779                       # average SoftPFReq mshr miss latency
system.cpu.l1d.HardPFReq_mshr_misses::.cpu.l1d.prefetcher      7925832                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_misses::total      7925832                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_miss_latency::.cpu.l1d.prefetcher  63886453709                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_latency::total  63886453709                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher  8060.535942                       # average HardPFReq mshr miss latency
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::total  8060.535942                       # average HardPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 180251961250                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.prefetcher.pfIssued            9558879                       # number of hwpf issued
system.cpu.l1d.prefetcher.pfIdentified        9558889                       # number of prefetch candidates identified
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l1d.prefetcher.pfSpanPage           287777                       # number of prefetches that crossed the page
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 180251961250                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.942884                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs              145811023                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs             12806173                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                11.385995                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   228.806883                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_blocks::.cpu.l1d.prefetcher   283.136000                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.446888                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::.cpu.l1d.prefetcher     0.553000                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999888                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1022          260                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::0           73                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::1          182                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1022     0.507812                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.occ_task_id_percent::1024     0.492188                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           1116514005                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          1116514005                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 180251961250                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       411287478                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           411287478                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      411287478                       # number of overall hits
system.cpu.l1i.overall_hits::total          411287478                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst       1587209                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total           1587209                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst      1587209                       # number of overall misses
system.cpu.l1i.overall_misses::total          1587209                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst   8186672750                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total   8186672750                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst   8186672750                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total   8186672750                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    412874687                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       412874687                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    412874687                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      412874687                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.003844                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.003844                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.003844                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.003844                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst  5157.904693                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total  5157.904693                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst  5157.904693                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total  5157.904693                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst      1587209                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total      1587209                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst      1587209                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total      1587209                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst   7789870500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total   7789870500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst   7789870500                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total   7789870500                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.003844                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.003844                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst  4907.904693                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total  4907.904693                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst  4907.904693                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total  4907.904693                       # average overall mshr miss latency
system.cpu.l1i.replacements                   1586697                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      411287478                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          411287478                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst      1587209                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total          1587209                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst   8186672750                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total   8186672750                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    412874687                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      412874687                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.003844                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.003844                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst  5157.904693                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total  5157.904693                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst      1587209                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total      1587209                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst   7789870500                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total   7789870500                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst  4907.904693                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total  4907.904693                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 180251961250                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.894183                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs              411893572                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs              1586697                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs               259.591826                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.894183                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999793                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999793                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::1          379                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses           3304584705                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses          3304584705                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 180251961250                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 180251961250                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp         14047993                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty      7771238                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict        7510407                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq          345901                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp         345901                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq     14047993                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     38419543                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port      4761115                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total             43180658                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port   1279799936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port    101581376                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total            1381381312                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                         888775                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                 37187136                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples        15282669                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.001337                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.036539                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0              15262238     99.87%     99.87% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                 20431      0.13%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total          15282669                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 180251961250                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy        9000827537                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             5.0                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy       6403413216                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            3.6                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy        793604500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.4                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst         1539712                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data         4576303                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.l1d.prefetcher      7386253                       # number of demand (read+write) hits
system.l2cache.demand_hits::total            13502268                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst        1539712                       # number of overall hits
system.l2cache.overall_hits::.cpu.data        4576303                       # number of overall hits
system.l2cache.overall_hits::.cpu.l1d.prefetcher      7386253                       # number of overall hits
system.l2cache.overall_hits::total           13502268                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         47497                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        304550                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.l1d.prefetcher       539579                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            891626                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        47497                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       304550                       # number of overall misses
system.l2cache.overall_misses::.cpu.l1d.prefetcher       539579                       # number of overall misses
system.l2cache.overall_misses::total           891626                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   2760114750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  18577993250                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.l1d.prefetcher  37215652850                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  58553760850                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   2760114750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  18577993250                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.l1d.prefetcher  37215652850                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  58553760850                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst      1587209                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      4880853                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.l1d.prefetcher      7925832                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total        14393894                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst      1587209                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      4880853                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.l1d.prefetcher      7925832                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total       14393894                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.029925                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.062397                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.l1d.prefetcher     0.068079                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.061945                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.029925                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.062397                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.l1d.prefetcher     0.068079                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.061945                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 58111.349138                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 61001.455426                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.l1d.prefetcher 68971.647989                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65670.764255                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 58111.349138                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 61001.455426                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.l1d.prefetcher 68971.647989                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65670.764255                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         581049                       # number of writebacks
system.l2cache.writebacks::total               581049                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        47497                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       304550                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.l1d.prefetcher       539579                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       891626                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        47497                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       304550                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.l1d.prefetcher       539579                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       891626                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   2748240500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  18501855750                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.l1d.prefetcher  37080758100                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  58330854350                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   2748240500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  18501855750                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.l1d.prefetcher  37080758100                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  58330854350                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.029925                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.062397                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.l1d.prefetcher     0.068079                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.061945                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.029925                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.062397                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.l1d.prefetcher     0.068079                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.061945                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57861.349138                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60751.455426                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.l1d.prefetcher 68721.647989                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 65420.764255                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57861.349138                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60751.455426                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 68721.647989                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 65420.764255                       # average overall mshr miss latency
system.l2cache.replacements                    888775                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      7190189                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      7190189                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      7190189                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      7190189                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        19163                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        19163                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data       211451                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           211451                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       134450                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         134450                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   8049789000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   8049789000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       345901                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       345901                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.388695                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.388695                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 59871.989587                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 59871.989587                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       134450                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       134450                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   8016176500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   8016176500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.388695                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.388695                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59621.989587                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59621.989587                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst      1539712                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data      4364852                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.l1d.prefetcher      7386253                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total     13290817                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        47497                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       170100                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.l1d.prefetcher       539579                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       757176                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   2760114750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  10528204250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.l1d.prefetcher  37215652850                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  50503971850                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst      1587209                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data      4534952                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.l1d.prefetcher      7925832                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total     14047993                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.029925                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.037509                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.l1d.prefetcher     0.068079                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.053899                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 58111.349138                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 61894.204879                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.l1d.prefetcher 68971.647989                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66700.439330                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        47497                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       170100                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.l1d.prefetcher       539579                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       757176                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2748240500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  10485679250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.l1d.prefetcher  37080758100                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  50314677850                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.029925                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.037509                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.l1d.prefetcher     0.068079                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.053899                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57861.349138                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61644.204879                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 68721.647989                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66450.439330                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 180251961250                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4093.998332                       # Cycle average of tags in use
system.l2cache.tags.total_refs               28749436                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               888775                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                32.347260                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    22.106414                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   230.595003                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1371.694004                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.l1d.prefetcher  2469.602911                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.005397                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.056298                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.334886                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.l1d.prefetcher     0.602930                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999511                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1764                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2332                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           66                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          388                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1309                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          912                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1298                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.430664                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.569336                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            461481095                       # Number of tag accesses
system.l2cache.tags.data_accesses           461481095                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 180251961250                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples    581049.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     47497.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    303280.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.l1d.prefetcher::samples    538568.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000653539500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         34250                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         34250                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              2236698                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              547442                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       891626                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      581049                       # Number of write requests accepted
system.mem_ctrl.readBursts                     891626                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    581049                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                    2281                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        2.05                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.42                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 891626                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                581049                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   406995                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                   256156                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                   216967                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                     6970                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                     1975                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      206                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                       43                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   12238                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   12405                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   21422                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   28386                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   33770                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   34381                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   35394                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   35975                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   35821                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   35023                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   34766                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   37921                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   37260                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   37986                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   44976                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   34452                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   34281                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   34333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                     196                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                      45                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples        34250                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       25.966277                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      22.909503                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      29.235843                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127          34035     99.37%     99.37% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255          189      0.55%     99.92% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383           19      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          34250                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        34250                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.964934                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.913405                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.354147                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             21626     63.14%     63.14% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17               181      0.53%     63.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              6655     19.43%     83.10% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19              3772     11.01%     94.11% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20              1875      5.47%     99.59% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21               109      0.32%     99.91% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                28      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23                 3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          34250                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                   145984                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                 57064064                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              37187136                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     316.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     206.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   180250772750                       # Total gap between requests
system.mem_ctrl.avgGap                      122396.84                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst      3039808                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data     19409920                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.l1d.prefetcher     34468352                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks     37187136                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 16864215.950382620096                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 107682157.050593525171                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.l1d.prefetcher 191223173.168108850718                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 206306415.431582421064                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst        47497                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data       304550                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.l1d.prefetcher       539579                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks       581049                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst   1548931164                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data  10824529435                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.l1d.prefetcher  23452404368                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 4314736588195                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     32611.14                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     35542.70                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.l1d.prefetcher     43464.26                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks   7425770.61                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst      3039808                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data     19491200                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.l1d.prefetcher     34533056                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total       57064064                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst      3039808                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total      3039808                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks     37187136                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total     37187136                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst        47497                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data       304550                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.l1d.prefetcher       539579                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total          891626                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks       581049                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total         581049                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst      16864216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     108133081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.l1d.prefetcher    191582137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         316579435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst     16864216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total     16864216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks    206306415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total        206306415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks    206306415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst     16864216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    108133081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.l1d.prefetcher    191582137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        522885850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                889345                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts               581049                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0         55228                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1         54612                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2         56227                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3         56211                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4         59675                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5         58585                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6         59445                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7         52811                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8         46683                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9         53193                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10        57449                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11        54024                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12        58714                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13        57657                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14        55789                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15        53042                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0         36749                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1         36634                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2         36067                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3         37160                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4         38311                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5         36917                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6         37440                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7         34411                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8         29593                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9         34478                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10        35968                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11        34876                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12        39223                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13        39077                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14        37760                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15        36385                       # Per bank write bursts
system.mem_ctrl.dram.totQLat              19150646217                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat             4446725000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat         35825864967                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 21533.43                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            40283.43                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits               670603                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits              298075                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             75.40                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            51.30                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples       501716                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   187.566703                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   131.356323                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   200.698598                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127       220367     43.92%     43.92% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255       173607     34.60%     78.53% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383        44261      8.82%     87.35% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511        26037      5.19%     92.54% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639        11565      2.31%     94.84% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767         5457      1.09%     95.93% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895         5009      1.00%     96.93% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023         3632      0.72%     97.65% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151        11781      2.35%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total       501716                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead               56918080                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten            37187136                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               315.769546                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW               206.306415                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     4.08                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 2.47                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                1.61                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                65.88                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 180251961250                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy       1833266400                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy        974404200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy      3232949160                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy     1533056580                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 14228916000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy  65080129050                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  14412433920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   101295155310                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    561.964234                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  36850646741                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF   6019000000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 137382314509                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy       1748985840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy        929608020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy      3116974140                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy     1500019200                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 14228916000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy  64157985330                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  15188976000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   100871464530                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    559.613686                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  38874873748                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF   6019000000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 135358087502                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 180251961250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             757176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       581049                       # Transaction distribution
system.membus.trans_dist::CleanEvict           306458                       # Transaction distribution
system.membus.trans_dist::ReadExReq            134450                       # Transaction distribution
system.membus.trans_dist::ReadExResp           134450                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        757176                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port      2670759                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total      2670759                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2670759                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port     94251200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total     94251200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                94251200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            891626                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  891626    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              891626                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 180251961250                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           590068492                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          447281283                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
