!PADS-POWERPCB-V9.5-BASIC-CP936! DESIGN DATABASE ASCII FILE 1.
*PCB*        GENERAL PARAMETERS OF THE PCB DESIGN

UNITS        1              2=Inches 1=Metric 0=Mils
USERGRID     15000  15000   Space between USER grid points
MAXIMUMLAYER 2              Maximum routing layer 
WORKLEVEL    0              Level items will be created on
DISPLAYLEVEL 0              toggle for displaying working level last
LAYERPAIR    1      2       Layer pair used to route connection
VIAMODE      T              Type of via to use when routing between layers
LINEWIDTH    381000         Width items will be created with
TEXTSIZE     3810000 381000  Height and LineWidth text will be created with
JOBTIME      8              Amount of time spent on this PCB design
DOTGRID      150000 0       Space between graphic dots
SCALE        10.889          Scale of window expansion
ORIGIN       1210011001 1198626000  User defined origin location
WINDOWCENTER 1239369281 1208454748  Point defining the center of the window
BACKUPTIME   20             Number of minutes between database backups
REAL WIDTH   38100          Widths greater then this are displayed real size
ALLSIGONOFF  0              All signal nets displayed on/off
REFNAMESIZE  3810000 381000  Height and LineWidth used by part ref. names
HIGHLIGHT    0              Highlight nets flag
JOBNAME      NB05_pads.pcb
CONCOL 8
FBGCOL 13 0
HATCHGRID    1905000        Copper pour hatching grid
TEARDROP     2713690        Teardrop tracks
THERLINEWID  381000         Copper pour thermal line width
PSVIAGRID    15000  15000   Push & Shove Via Grid
PADFILLWID   381000         CAM finger pad fill width
THERSMDWID   381000         Copper pour thermal line width for SMD
MINHATAREA   0              Minimum hatch area
HATCHMODE    0              Hatch generation mode
HATCHDISP    1              Hatch display flag
DRILLHOLE    457200         Drill hole checking spacing
MITRERADII   0.5 1.0 1.5 2.0 2.5 3.0 3.5
MITRETYPE    1              Mitring type
HATCHRAD     0.500000       Hatch outline smoothing radius
MITREANG     180 180 180 180 180 180 180
HATCHANG     0              Hatch angle
THERFLAGS    10486015       Copper pour thermal line flags
DRLOVERSIZE  114300         Drill oversize for plated holes
PLANERAD     0.000000       Plane outline smoothing radius
PLANEFLAGS   ALL ALL N Y N N N Y Y Y N N Y Y Y Y Y N N N   Plane and Test Points flags
COMPHEIGHT   0              Board Top Component Height Restriction
KPTHATCHGRID 3810000        Copper pour hatching grid
BOTCMPHEIGHT 0              Board Bottom Component Height Restriction
FANOUTGRID   952500 952500  Fanout grid
FANOUTLENGTH 9525000        Maximum fanout length
ROUTERFLAGS  83879441       Autorouter specific flags
VERIFYFLAGS  1861           Verify Design flags
FABCHKFLAGS  3967           Fabrication checks flags
ATMAXSIZE    114300         Acid Traps Maximum Size
ATMAXANGLE   161999820      Acid Traps Maximum Angle
SLMINCOPPER  114300         Slivers Minimum Copper
SLMINMASK    114300         Slivers Minimum Mask
STMINCLEAR   5              Starved Thermal Minimum Clearance
STMINSPOKES  4              Starved Thermal Minimum Spokes
TPMINWIDTH   114300         Minimum Trace Width
TPMINSIZE    114300         Mimimum Pad Size
SSMINGAP     114300         Silk Screen Over Pads Minimum Gap
SBMINGAP     114300         Solder Bridges Minimum Gap
SBLAYER      1              Solder Bridges Layer
ARPTOM       114300         Pad To Mask Annular Ring
ARPTOMLAYER  1              Pad To Mask Annular Ring Layer
ARDTOM       114300         Drill To Mask Annular Ring
ARDTOMLAYER  1              Drill To Mask Annular Ring Layer
ARDTOP       114300         Drill To Pad Annular Ring
ARDTOPLAYER  0              Drill To Pad Annular Ring Layer
VIAPSPACING  0              Via patterns via spacing
VIAPSHAPE    0              Via patterns via to shape spacing
VIAPTOTRACE  0              Via patterns via to edge spacing
VIAPFILL     1              Via patterns fill type
VIAPSHSIG    NONE
VIAPSHVIA    NONE
VIAPFLAG     0              Via patterns flags
FLOWFLAGS    4              Flow Flags
OSNAP        502            Object snap flags
OSNAPRAD     952500         Object snap radius
BOTTOMVIEW   0              Bottom view flag
PLNSEPGAP    0              Plane separation gap
IDFSHAPELAY  0              IDF shapes layer
ASSOCIATEDNETNETCOUNT 5
ASSOCIATEDNETPLANEPINCOUNT 25
ASSOCIATEDNETPREFIX0 
ASSOCIATEDNETPREFIX1 
ASSOCIATEDNETPREFIX2 
ASSOCIATEDNETPREFIX3 
ASSOCIATEDNETPREFIX4 

TEARDROPDATA     90     90 
*TEXT*       FREE TEXT

*REMARK* XLOC YLOC ORI LEVEL HEIGHT WIDTH MIRRORED HJUST VJUST .REUSE. INSTANCENM
*REMARK* FONTSTYLE FONTFACE


*LINES*      LINES ITEMS

*REMARK* NAME TYPE XLOC YLOC PIECES TEXT SIGSTR
*REMARK* .REUSE. INSTANCE RSIGNAL
*REMARK* PIECETYPE CORNERS WIDTHHGHT LINESTYLE LEVEL [RESTRICTIONS]
*REMARK* XLOC YLOC BEGINANGLE DELTAANGLE
*REMARK* XLOC YLOC ORI LEVEL HEIGHT WIDTH MIRRORED HJUST VJUST


*VIA*  ITEMS

*REMARK* NAME  DRILL STACKLINES [DRILL START] [DRILL END]
*REMARK* LEVEL SIZE SHAPE [INNER DIAMETER] [CORNER RADIUS]

JMPVIA_AAAAA     1409700 3
-2 2095500 R
-1 2667000 R
0  2095500 R

STANDARDVIA      1409700 3
-2 2095500 R
-1 2667000 R
0  2095500 R

STDPROVIA        1066800 3
-2 1905000 R
-1 1905000 R
0  1905000 R


*PARTDECAL*  ITEMS

*REMARK* NAME UNITS ORIX ORIY PIECES TERMINALS STACKS TEXT LABELS
*REMARK* PIECETYPE CORNERS WIDTHHGHT LINESTYLE LEVEL [RESTRICTIONS]
*REMARK* PIECETYPE CORNERS WIDTH LINESTYLE LEVEL [PINNUM]
*REMARK* XLOC YLOC BEGINANGLE DELTAANGLE
*REMARK* XLOC YLOC ORI LEVEL HEIGHT WIDTH MIRRORED HJUST VJUST
*REMARK* VISIBLE XLOC YLOC ORI LEVEL HEIGTH WIDTH MIRRORED HJUST VJUST RIGHTREADING
*REMARK* FONTSTYLE FONTFACE
*REMARK* T XLOC YLOC NMXLOC NMYLOC PINNUMBER
*REMARK* PAD PIN STACKLINES
*REMARK* LEVEL SIZE SHAPE IDIA [CORNERRADIUS] [DRILL [PLATED]]
*REMARK* LEVEL SIZE SHAPE FINORI FINLENGTH FINOFFSET [CORNERRADIUS] [DRILL [PLATED]]

NB05-SMD         M -11789999 11475000  6 42 17 0 2
OPEN   3   224999 0   26  
19289999 -26474996
23789994 -26475000
23789994 -24224997
OPEN   3   224999 0   26  
19289999 3525004
23790001 3525004
23790001 1275001
OPEN   2   224999 0   26  
-209999 1274997
-209999 3524996
OPEN   8   224999 0   26  
1057504 3525000
-209999 2257497
-209999 2407496
907504 3525000
682505 3525000
-209999 2632496
-209996 2782500
532505 3525000
OPEN   12  224999 0   26  
4289999 3525004
-209999 3525000
129007 3185990
127498 3119997
-209999 3119997
-209999 3194997
-209999 3119997
-88815 2998812
-209999 3119997
195004 3525000
157502 3377843
157506 3525000
OPEN   3   224999 0   26  
-209999 -24225001
-209999 -26475000
4289999 -26475004
VALUE     -959999     4579804   0.000 26     1905000      190500 N   LEFT   DOWN
Regular <Romansim Stroke Font>
Comment
VALUE     -959999     6484804   0.000 26     1905000      190500 N   LEFT   DOWN
Regular <Romansim Stroke Font>
Ref.Des.
T0     0     0     0     1 
T0     -1905000 0     -1905000 2 
T0     -3854997 0     -3854997 3 
T0     -5760000 0     -5760000 4 
T0     -7664997 0     -7664997 5 
T0     -9570004 0     -9570004 6 
T0     -11475000 0     -11475000 7 
T0     -13379996 0     -13379996 8 
T0     -15285000 0     -15285000 9 
T0     -17190003 0     -17190003 10 
T0     -19095003 0     -19095003 11 
T0     -21000000 0     -21000000 12 
T0     -22905000 0     -22905000 13 
T5122496 -26250001 5122496 -26250001 14 
T7027499 -26250001 7027499 -26250001 15 
T8932496 -26250001 8932496 -26250001 16 
T10837499 -26250001 10837499 -26250001 17 
T12742499 -26250001 12742499 -26250001 18 
T14647495 -26250001 14647495 -26250001 19 
T16552499 -26250001 16552499 -26250001 20 
T18457502 -26250001 18457502 -26250001 21 
T23565006 -22905000 23565006 -22905000 22 
T23565006 -21000003 23565006 -21000003 23 
T23565006 -19095000 23565006 -19095000 24 
T23565006 -17190000 23565006 -17190000 25 
T23565006 -15285003 23565006 -15285003 26 
T23565006 -13380000 23565006 -13380000 27 
T23565006 -11475000 23565006 -11475000 28 
T23565006 -9569997 23565006 -9569997 29 
T23565006 -7665000 23565006 -7665000 30 
T23565006 -5760004 23565006 -5760004 31 
T23565006 -3855000 23565006 -3855000 32 
T23565006 -1950000 23565006 -1950000 33 
T23565006 -45000 23565006 -45000 34 
T18457502 3300001 18457502 3300001 35 
T16552495 3300001 16552495 3300001 36 
T14647499 3300001 14647499 3300001 37 
T12742495 3300001 12742495 3300001 38 
T10837499 3300001 10837499 3300001 39 
T8932499 3300001 8932499 3300001 40 
T7027496 3299999 7027496 3299999 41 
T5122499 3300001 5122499 3300001 42 
PAD 0 3
-2 1200000 OF  0.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 14 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 15 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 16 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 17 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 18 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 19 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 20 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 21 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 35 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 36 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 37 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 38 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 39 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 40 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 41 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  
PAD 42 3
-2 1200001 OF  90.000 3000000 0   0  
-1 0   R  
0  0   R  



*PARTTYPE*   ITEMS

*REMARK* NAME DECALNM TYPE GATES SIGPINS UNUSEDPINNMS FLAGS ECO
*REMARK* G/S SWAPTYPE PINS
*REMARK* PINNUMBER SWAPTYPE.PINTYPE
*REMARK* SIGPIN PINNUMBER SIGNAME
*REMARK* PINNUMBER

NB05-SMD NB05-SMD UND  1   0   0     0 Y
G 0 42
1.0.L. 2.0.L. 3.0.L. 4.0.L. 5.0.L. 6.0.L. 
7.0.L. 8.0.L. 9.0.L. 10.0.L. 11.0.L. 12.0.L. 
13.0.L. 14.0.L. 15.0.L. 16.0.L. 17.0.L. 18.0.L. 
19.0.L. 20.0.L. 21.0.L. 22.0.L. 23.0.L. 24.0.L. 
25.0.L. 26.0.L. 27.0.L. 28.0.L. 29.0.L. 30.0.L. 
31.0.L. 32.0.L. 33.0.L. 34.0.L. 35.0.L. 36.0.L. 
37.0.L. 38.0.L. 39.0.L. 40.0.L. 41.0.L. 42.0.L. 



*PART*       ITEMS

*REMARK* REFNM PTYPENM X Y ORI GLUE MIRROR ALT CLSTID CLSTATTR BROTHERID LABELS
*REMARK* .REUSE. INSTANCE RPART
*REMARK* VISIBLE XLOC YLOC ORI LEVEL HEIGTH WIDTH MIRRORED HJUST VJUST RIGHTREADING
*REMARK* FONTSTYLE FONTFACE

U11             NB05-SMD 12630000 6435000 0.000 U N 0 -1 0 -1 2
VALUE     -959999     6484804   0.000 26     1905000      190500 N   LEFT   DOWN
Regular <Romansim Stroke Font>
Ref.Des.
VALUE     -959999     4579804   0.000 26     1905000      190500 N   LEFT   DOWN
Regular <Romansim Stroke Font>
Comment

*MISC*      MISCELLANEOUS PARAMETERS

ATTRIBUTES DICTIONARY
{
ATTRIBUTE DFT.Nail Count Per Net
{
TYPE INTEGER
MIN 0
MAX 1000
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Placement.Grid.Use
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Placement.Grid.X
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Placement.Grid.Y
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 76200000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Amplitude.Min
{
TYPE INTEGER
MIN 3
MAX 300
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Amplitude.Max
{
TYPE INTEGER
MIN 4
MAX 300
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Gap.Min
{
TYPE INTEGER
MIN 1
MAX 10
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.HierarchyLevel
{
TYPE INTEGER
MIN 1
MAX 8
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Miters.Arcs
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Accordion.Miters.Ratio
{
TYPE FLOAT
MIN 0.5
MAX 250
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.MaxChannelWidth
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN 0dbunit
MAX 381000000dbunit
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.SoftLengthRrules
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.MeanderBeforeTune
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Routing.ExtraLengthPercent
{
TYPE INTEGER
MIN 0
MAX 100
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Pass
{
TYPE LIST N
{
Done
No
Yes
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.Priority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.PlanePriority
{
TYPE INTEGER
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.DiffPairPriority
{
TYPE INTEGER
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Fanout.MLGPriority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Pass
{
TYPE LIST N
{
Done
No
Yes
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.Priority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.PlanePriority
{
TYPE INTEGER
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.DiffPairPriority
{
TYPE INTEGER
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Patterns.MLGPriority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Pass
{
TYPE LIST N
{
Done
No
Yes
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.Priority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.PlanePriority
{
TYPE INTEGER
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.DiffPairPriority
{
TYPE INTEGER
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Route.MLGPriority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Pass
{
TYPE LIST N
{
Done
No
Yes
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.Priority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.PlanePriority
{
TYPE INTEGER
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.DiffPairPriority
{
TYPE INTEGER
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Optimize.MLGPriority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Pass
{
TYPE LIST N
{
Done
No
Yes
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.Priority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.PlanePriority
{
TYPE INTEGER
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.DiffPairPriority
{
TYPE INTEGER
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Miters.MLGPriority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Pass
{
TYPE LIST N
{
Done
No
Yes
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.Priority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.PlanePriority
{
TYPE INTEGER
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.DiffPairPriority
{
TYPE INTEGER
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.TestPoint.MLGPriority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Pass
{
TYPE LIST N
{
Done
No
Yes
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.Priority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.PlanePriority
{
TYPE INTEGER
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.DiffPairPriority
{
TYPE INTEGER
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Tune.MLGPriority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Pass
{
TYPE LIST N
{
Done
No
Yes
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Protect
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Pause
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Intensity
{
TYPE LIST N
{
Low
Medium
High
}
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.Priority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PART
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.PlanePriority
{
TYPE INTEGER
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.DiffPairPriority
{
TYPE INTEGER
INHERITANCE NET PCB
INHERITANCE PINPAIR
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Strategy.Center.MLGPriority
{
TYPE INTEGER
INHERITANCE NET NETCLASS PCB
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.RestrictPairTuneInGap
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.RestrictSmallAccordionsInPairs
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DiffPair.TunePairsToZeroTolerance
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Value
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Tolerance
{
TYPE FREETEXT N
INHERITANCE PART PARTTYPE
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Voltage
{
TYPE QUANTITY
QUANTITY Voltage
ABBR V
UNIT Volt
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE MatchLength.Name
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
INHERITANCE PINPAIR GROUP
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Planning.Scheduled
{
TYPE BOOLEAN
INHERITANCE NET
ECO_REGISTRATION Y
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Geometry.Height
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
INHERITANCE PCB
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE Library.Timestamp
{
TYPE FREETEXT N
INHERITANCE DECAL
INHERITANCE PARTTYPE
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Design.Timestamp
{
TYPE FREETEXT N
INHERITANCE DECAL
INHERITANCE PARTTYPE
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE CAM.Solder mask.Adjust
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN -9525000dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
INHERITANCE VIA
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE CAM.Paste mask.Adjust
{
TYPE QUANTITY
QUANTITY Size/Dimension
ABBR 
UNIT 
MIN -9525000dbunit
MAX 9525000dbunit
INHERITANCE PCB
INHERITANCE PART DECAL
INHERITANCE VIA
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE CAM.Apply Oversize To All Pads
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN N
}
ATTRIBUTE CHK.Use Visible Workspace Box for Latium Checking
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Single Sided Board
{
TYPE BOOLEAN
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DxDesigner.ProjectFilePath
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.DesignName
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.RootBlock
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.MainSnapshotName
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE iCDB.TempSnapshotName
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Bridges
{
TYPE FREETEXT N
INHERITANCE NET
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AssociatedNetAssociateNets
{
TYPE BOOLEAN
INHERITANCE NET
INHERITANCE PART
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AssociatedNetAllowPrefix
{
TYPE BOOLEAN
INHERITANCE NET
INHERITANCE PART
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AssociatedNetDiscreteLength
{
TYPE FLOAT
INHERITANCE PCB
INHERITANCE PART
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE Translator.Name
{
TYPE FREETEXT Y
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM N
HIDDEN Y
}
ATTRIBUTE Translator.Version
{
TYPE FREETEXT Y
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM N
HIDDEN Y
}
ATTRIBUTE Translator.Source.FileName
{
TYPE FREETEXT Y
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM N
HIDDEN Y
}
ATTRIBUTE Translator.Source.Kind
{
TYPE FREETEXT Y
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM N
HIDDEN Y
}
ATTRIBUTE Translator.Source.Version
{
TYPE FREETEXT Y
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM N
HIDDEN Y
}
ATTRIBUTE Translator.Source.Date
{
TYPE FREETEXT Y
INHERITANCE PCB
ECO_REGISTRATION N
READONLY Y
SYSTEM N
HIDDEN Y
}
ATTRIBUTE Comment
{
TYPE FREETEXT N
INHERITANCE PART DECAL
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE DIE.FormatId
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.ChipLength
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.ChipWidth
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.ChipHeight
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.MinLength
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.MaxLength
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.WToWDistance
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.WBtoPad
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBRules.MaxAngle
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBPCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBP1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.CBPCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.CBP1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WBCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.WB1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBPGuideCount
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.SBPGuide1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE DIE.CBPAssignment1
{
TYPE FREETEXT N
INHERITANCE DECAL
ECO_REGISTRATION N
READONLY Y
SYSTEM Y
HIDDEN Y
}
ATTRIBUTE AutoDimensioning.Preview_Type
{
TYPE INTEGER
MIN 1
MAX 5
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE AutoDimensioning.Text_Layer
{
TYPE INTEGER
MIN 0
MAX 250
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE AutoDimensioning.Line_Layer
{
TYPE INTEGER
MIN 0
MAX 250
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE AutoDimensioning.Marker_Shape
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE AutoDimensioning.Text_NumberPrecision
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE AutoDimensioning.Text_AngularPrecision
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE AutoDimensioning.Text_Suffix
{
TYPE FREETEXT N
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE AutoDimensioning.Text_DisplacementValue
{
TYPE INTEGER
MIN 0
MAX 38100000
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE Guard.BandColor
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE Blaze.Thermal.Color
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
ATTRIBUTE Blaze.TestPoint.Color
{
TYPE INTEGER
MIN 0
INHERITANCE PCB
ECO_REGISTRATION N
READONLY N
SYSTEM N
HIDDEN N
}
}
ATTRIBUTE VALUES
{
DECAL NB05-SMD
{
Design.Timestamp 2017.04.10.01.31.21
Geometry.Height 1349883dbunit
}
PARTTYPE NB05-SMD
{
Design.Timestamp 2017.04.10.01.10.26
}
PCB DEFAULT
{
Accordion.HierarchyLevel 8
Accordion.Amplitude.Max 30
Accordion.Amplitude.Min 3
Accordion.Gap.Min 1
Accordion.Miters.Arcs No
Accordion.Miters.Ratio 1.5
AutoDimensioning.Line_Layer 1
AutoDimensioning.Marker_Shape YYNNNY
AutoDimensioning.Preview_Type 1
AutoDimensioning.Text_AngularPrecision 0 0 0
AutoDimensioning.Text_DisplacementValue 0
AutoDimensioning.Text_Layer 1
AutoDimensioning.Text_NumberPrecision 0 1 2
AutoDimensioning.Text_Suffix mil##mm##"
Blaze.TestPoint.Color 13
Blaze.Thermal.Color 13
"CAM.Apply Oversize To All Pads" No
"CAM.Paste mask.Adjust" 0mil
"CAM.Solder mask.Adjust" 8mil
DiffPair.RestrictPairTuneInGap No
DiffPair.RestrictSmallAccordionsInPairs No
DiffPair.TunePairsToZeroTolerance Yes
Guard.BandColor 0
Placement.Grid.Use No
Placement.Grid.X 952500dbunit
Placement.Grid.Y 952500dbunit
Routing.ExtraLengthPercent 100
Routing.MaxChannelWidth 3810000dbunit
Routing.MeanderBeforeTune No
Routing.SoftLengthRrules Yes
Translator.Name PADS Layout Translator
Translator.Version VX.2
Translator.Source.Date Mon Apr 10 09:03:13 2017
Translator.Source.FileName E:\2017年\（20170406）NB模组封装\NB05.PcbDoc
Translator.Source.Kind Protel PCB Binary Design
Translator.Source.Version 6.0
}
}

*END*     OF ASCII OUTPUT FILE
