{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618104429153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618104429154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 20:27:09 2021 " "Processing started: Sat Apr 10 20:27:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618104429154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618104429154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab00_sumador4bit -c sum4bcc " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab00_sumador4bit -c sum4bcc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618104429154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618104429582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618104429582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1bcc.v 1 1 " "Found 1 design units, including 1 entities, in source file sum1bcc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum1bcc " "Found entity 1: sum1bcc" {  } { { "sum1bcc.v" "" { Text "C:/Users/equip/Documents/GitHub/lab00-jcaipap/sum1bcc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618104438260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618104438260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4bcc.v 1 1 " "Found 1 design units, including 1 entities, in source file sum4bcc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4bcc " "Found entity 1: sum4bcc" {  } { { "sum4bcc.v" "" { Text "C:/Users/equip/Documents/GitHub/lab00-jcaipap/sum4bcc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618104438262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618104438262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4bcc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sum4bcc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4bcc_TB " "Found entity 1: sum4bcc_TB" {  } { { "sum4bcc_TB.v" "" { Text "C:/Users/equip/Documents/GitHub/lab00-jcaipap/sum4bcc_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618104438264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618104438264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sum4bcc " "Elaborating entity \"sum4bcc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618104438292 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Si sum4bcc.v(10) " "Verilog HDL warning at sum4bcc.v(10): object Si used but never assigned" {  } { { "sum4bcc.v" "" { Text "C:/Users/equip/Documents/GitHub/lab00-jcaipap/sum4bcc.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1618104438292 "|sum4bcc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Si 0 sum4bcc.v(10) " "Net \"Si\" at sum4bcc.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "sum4bcc.v" "" { Text "C:/Users/equip/Documents/GitHub/lab00-jcaipap/sum4bcc.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1618104438293 "|sum4bcc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1bcc sum1bcc:s0 " "Elaborating entity \"sum1bcc\" for hierarchy \"sum1bcc:s0\"" {  } { { "sum4bcc.v" "s0" { Text "C:/Users/equip/Documents/GitHub/lab00-jcaipap/sum4bcc.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618104438299 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Si_in\[3\] Si_in\[3\] " "Net \"Si_in\[3\]\", which fans out to \"Si_in\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1618104438355 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sum1bcc:s3\|S " "Net is fed by \"sum1bcc:s3\|S\"" {  } { { "sum1bcc.v" "S" { Text "C:/Users/equip/Documents/GitHub/lab00-jcaipap/sum1bcc.v" 1 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1618104438355 ""}  } { { "sum4bcc.v" "Si_in\[3\]" { Text "C:/Users/equip/Documents/GitHub/lab00-jcaipap/sum4bcc.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1618104438355 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Si_in\[2\] Si_in\[2\] " "Net \"Si_in\[2\]\", which fans out to \"Si_in\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1618104438355 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sum1bcc:s2\|S " "Net is fed by \"sum1bcc:s2\|S\"" {  } { { "sum1bcc.v" "S" { Text "C:/Users/equip/Documents/GitHub/lab00-jcaipap/sum1bcc.v" 1 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1618104438355 ""}  } { { "sum4bcc.v" "Si_in\[2\]" { Text "C:/Users/equip/Documents/GitHub/lab00-jcaipap/sum4bcc.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1618104438355 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Si_in\[1\] Si_in\[1\] " "Net \"Si_in\[1\]\", which fans out to \"Si_in\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1618104438355 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sum1bcc:s1\|S " "Net is fed by \"sum1bcc:s1\|S\"" {  } { { "sum1bcc.v" "S" { Text "C:/Users/equip/Documents/GitHub/lab00-jcaipap/sum1bcc.v" 1 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1618104438355 ""}  } { { "sum4bcc.v" "Si_in\[1\]" { Text "C:/Users/equip/Documents/GitHub/lab00-jcaipap/sum4bcc.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1618104438355 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Si_in\[0\] Si_in\[0\] " "Net \"Si_in\[0\]\", which fans out to \"Si_in\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "VCC " "Net is fed by \"VCC\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1618104438355 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sum1bcc:s0\|S " "Net is fed by \"sum1bcc:s0\|S\"" {  } { { "sum1bcc.v" "S" { Text "C:/Users/equip/Documents/GitHub/lab00-jcaipap/sum1bcc.v" 1 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1618104438355 ""}  } { { "sum4bcc.v" "Si_in\[0\]" { Text "C:/Users/equip/Documents/GitHub/lab00-jcaipap/sum4bcc.v" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1618104438355 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1618104438356 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618104438405 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 10 20:27:18 2021 " "Processing ended: Sat Apr 10 20:27:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618104438405 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618104438405 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618104438405 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618104438405 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618104439045 ""}
