Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Apr 10 14:07:03 2023
| Host         : bsibgatullin-ThinkPad-E14-Gen-2 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file ReactionTimeDriver_control_sets_placed.rpt
| Design       : ReactionTimeDriver
| Device       : xc7a200ti
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              39 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                       Enable Signal                       |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                    | nolabel_line21/countingdown/FSM_sequential_state_reg[0]_0 |                                                           |                1 |              1 |         1.00 |
|  nolabel_line21/nolabel_line24/clk_1Hz_reg_0_BUFG |                                                           |                                                           |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                                    | nolabel_line21/countingdown/FSM_sequential_state_reg[2]   | nolabel_line21/countingdown/FSM_sequential_state_reg[2]_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                    | nolabel_line21/countingdown/FSM_sequential_state_reg[2]   | nolabel_line21/countingdown/FSM_sequential_state_reg[0]   |                3 |              6 |         2.00 |
|  h2/hex_inferred__0/i__n_0                        |                                                           |                                                           |                2 |              7 |         3.50 |
|  h3/hex_inferred__0/i__n_0                        |                                                           |                                                           |                2 |              7 |         3.50 |
|  h0/hex_inferred__0/i__n_0                        |                                                           |                                                           |                2 |              7 |         3.50 |
|  h1/hex_inferred__0/i__n_0                        |                                                           |                                                           |                2 |              7 |         3.50 |
|  nolabel_line21/nolabel_line24/clk_1Hz_reg_0_BUFG | nolabel_line21/countingdown/outputNum0_carry__0_n_3       | nolabel_line21/countingdown/outputNum[0]_i_1_n_0          |                4 |             14 |         3.50 |
|  nolabel_line21/nolabel_line24/clk_1Hz_reg_0_BUFG | nolabel_line21/countingup/outputNum[0]_i_2_n_0            | nolabel_line21/countingup/outputNum[0]_i_1__0_n_0         |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                                    |                                                           |                                                           |               17 |             54 |         3.18 |
+---------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


