{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734103261500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734103261500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 09:21:01 2024 " "Processing started: Fri Dec 13 09:21:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734103261500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734103261500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practica_10 -c Practica_10 " "Command: quartus_sta Practica_10 -c Practica_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734103261500 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734103261576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1734103261687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734103261687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103261720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103261720 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1734103261844 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica_10.sdc " "Synopsys Design Constraints File file not found: 'Practica_10.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1734103261880 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103261880 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " "create_clock -period 1.000 -name LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734103261886 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_DIV:c_P10_CLK\|clk CLK_DIV:c_P10_CLK\|clk " "create_clock -period 1.000 -name CLK_DIV:c_P10_CLK\|clk CLK_DIV:c_P10_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734103261886 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_FPGA_clk i_FPGA_clk " "create_clock -period 1.000 -name i_FPGA_clk i_FPGA_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734103261886 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " "create_clock -period 1.000 -name UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734103261886 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " "create_clock -period 1.000 -name Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734103261886 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " "create_clock -period 1.000 -name Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734103261886 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " "create_clock -period 1.000 -name Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734103261886 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " "create_clock -period 1.000 -name UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734103261886 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_VEL\[0\] i_VEL\[0\] " "create_clock -period 1.000 -name i_VEL\[0\] i_VEL\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734103261886 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734103261886 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datad  to: combout " "Cell: Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734103261892 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1734103261892 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1734103261895 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734103261897 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734103261898 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734103261917 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734103262015 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734103262015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -112.025 " "Worst-case setup slack is -112.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -112.025           -4170.698 i_FPGA_clk  " " -112.025           -4170.698 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.687            -389.401 CLK_DIV:c_P10_CLK\|clk  " "   -6.687            -389.401 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.880            -226.289 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -5.880            -226.289 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.235            -133.250 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -4.235            -133.250 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.195            -151.992 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -4.195            -151.992 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.121             -72.593 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -3.121             -72.593 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.095             -65.487 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -3.095             -65.487 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.885             -11.742 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -2.885             -11.742 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.744              -1.744 i_VEL\[0\]  " "   -1.744              -1.744 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103262017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "    0.433               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 CLK_DIV:c_P10_CLK\|clk  " "    0.452               0.000 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "    0.452               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "    0.452               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    0.453               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    0.453               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.715               0.000 i_FPGA_clk  " "    0.715               0.000 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "    0.742               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.457               0.000 i_VEL\[0\]  " "    1.457               0.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103262026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.098 " "Worst-case recovery slack is -2.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.098              -2.098 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -2.098              -2.098 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.943            -127.918 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -1.943            -127.918 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103262030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.681 " "Worst-case removal slack is 1.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.681               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    1.681               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.429               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    2.429               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103262033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -146.634 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -3.201            -146.634 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -251.329 i_FPGA_clk  " "   -3.000            -251.329 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_VEL\[0\]  " "   -3.000              -3.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -142.752 CLK_DIV:c_P10_CLK\|clk  " "   -1.487            -142.752 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -80.298 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -1.487             -80.298 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -65.428 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -65.428 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -1.487             -52.045 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -35.688 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -14.870 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103262036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103262036 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734103267804 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734103267832 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734103268118 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datad  to: combout " "Cell: Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734103268241 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1734103268241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734103268244 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734103268262 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734103268262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -101.809 " "Worst-case setup slack is -101.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -101.809           -3784.927 i_FPGA_clk  " " -101.809           -3784.927 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.146            -359.850 CLK_DIV:c_P10_CLK\|clk  " "   -6.146            -359.850 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.378            -202.483 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -5.378            -202.483 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.868            -118.047 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -3.868            -118.047 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.721            -138.412 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -3.721            -138.412 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.845             -60.395 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -2.845             -60.395 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.705             -10.399 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -2.705             -10.399 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -62.394 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -2.649             -62.394 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545              -1.545 i_VEL\[0\]  " "   -1.545              -1.545 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103268267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "    0.383               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 CLK_DIV:c_P10_CLK\|clk  " "    0.400               0.000 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    0.401               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "    0.401               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    0.402               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "    0.402               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "    0.658               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 i_FPGA_clk  " "    0.665               0.000 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.515               0.000 i_VEL\[0\]  " "    1.515               0.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103268278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.933 " "Worst-case recovery slack is -1.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.933              -1.933 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -1.933              -1.933 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.764            -113.909 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -1.764            -113.909 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103268284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.544 " "Worst-case removal slack is 1.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.544               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    1.544               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.243               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    2.243               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103268290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -146.634 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -3.201            -146.634 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -251.329 i_FPGA_clk  " "   -3.000            -251.329 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_VEL\[0\]  " "   -3.000              -3.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -143.209 CLK_DIV:c_P10_CLK\|clk  " "   -1.487            -143.209 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -80.298 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -1.487             -80.298 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -65.428 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -65.428 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -52.045 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -1.487             -52.045 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -35.688 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -1.487             -14.870 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103268296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103268296 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734103273436 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datad  to: combout " "Cell: Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734103273542 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1734103273542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734103273543 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734103273549 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734103273549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -49.581 " "Worst-case setup slack is -49.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -49.581           -1759.053 i_FPGA_clk  " "  -49.581           -1759.053 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.413            -120.422 CLK_DIV:c_P10_CLK\|clk  " "   -2.413            -120.422 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.945             -48.924 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -1.945             -48.924 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.268             -39.742 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -1.268             -39.742 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.247             -28.245 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -1.247             -28.245 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.851             -13.064 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -0.851             -13.064 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.739             -14.205 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -0.739             -14.205 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667              -0.994 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -0.667              -0.994 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259              -0.259 i_VEL\[0\]  " "   -0.259              -0.259 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103273557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "    0.178               0.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK_DIV:c_P10_CLK\|clk  " "    0.186               0.000 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    0.186               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "    0.186               0.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "    0.186               0.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    0.187               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 i_FPGA_clk  " "    0.219               0.000 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "    0.231               0.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 i_VEL\[0\]  " "    0.504               0.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103273572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.349 " "Worst-case recovery slack is -0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.349              -0.349 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -0.349              -0.349 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332             -16.590 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -0.332             -16.590 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103273582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.687 " "Worst-case removal slack is 0.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "    0.687               0.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.981               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "    0.981               0.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103273590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -181.350 i_FPGA_clk  " "   -3.000            -181.350 i_FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 i_VEL\[0\]  " "   -3.000              -3.000 i_VEL\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -96.000 CLK_DIV:c_P10_CLK\|clk  " "   -1.000             -96.000 CLK_DIV:c_P10_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -94.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk  " "   -1.000             -94.000 Distance_queue:c_queue\|CLK_DIV:c_QUEUE_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -54.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk  " "   -1.000             -54.000 LCD_putstring:c_LCD\|CLK_DIV:c_LCD_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk  " "   -1.000             -44.000 UART_TX_string:c_TX_message\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk  " "   -1.000             -35.000 Stepper_motor:STEPS\|CLK_DIV:c_STEP_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk  " "   -1.000             -24.000 Distance_queue:c_queue\|UART_RX:RX_Receive\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk  " "   -1.000             -10.000 UART_TX_string:c_TX_message\|UART_TX_byte:TX_byte\|CLK_DIV:c_UART_CLK\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734103273599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734103273599 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734103278891 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734103278892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734103279046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 09:21:19 2024 " "Processing ended: Fri Dec 13 09:21:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734103279046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734103279046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734103279046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734103279046 ""}
