#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Feb 25 22:22:29 2017
# Process ID: 7460
# Current directory: E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4436 E:\Xilinx\Artix-7\Workspace-DDR3\mig_7series_0_ex\mig_7series_0_ex.xpr
# Log file: E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/vivado.log
# Journal file: E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 936.918 ; gain = 241.195
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_b.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips mig_7series_0]
generate_target {instantiation_template} [get_files e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_7series_0'...
generate_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 961.152 ; gain = 0.000
generate_target all [get_files  E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig_7series_0'...
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 962.898 ; gain = 1.746
catch { config_ip_cache -export [get_ips -all mig_7series_0] }
export_ip_user_files -of_objects [get_files E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -sync -force -quiet
reset_run mig_7series_0_synth_1
launch_runs -jobs 2 mig_7series_0_synth_1
[Sat Feb 25 22:24:02 2017] Launched mig_7series_0_synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/mig_7series_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -directory E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.ip_user_files -ipstatic_source_dir E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/modelsim} {questa=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/questa} {riviera=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.3 -module_name clk_wiz_0 -dir e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {142.107} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 2 clk_wiz_0_synth_1
[Sat Feb 25 22:25:22 2017] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.ip_user_files -ipstatic_source_dir E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/modelsim} {questa=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/questa} {riviera=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/imports/example_top.v" into library work [E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/imports/example_top.v:1]
[Sat Feb 25 22:27:34 2017] Launched synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tftg256-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp' for cell 'CHIPSCOPE_INST.u_ila_ddr3_native'
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp' for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'u_mig_7series_0'
INFO: [Netlist 29-17] Analyzing 2293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/imports/example_top.xdc]
Finished Parsing XDC File [E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/imports/example_top.xdc]
Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Finished Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xdc] for cell 'CHIPSCOPE_INST.u_vio_twm_ddrx'
Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Finished Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_v6_2/constraints/ila.xdc] for cell 'CHIPSCOPE_INST.u_ila_ddr3_native/inst'
Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
Finished Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0'
Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1907.453 ; gain = 493.145
Finished Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/ila_ddr3_native/ila_ddr3_native.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1474 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1272 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 30 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 153 instances

open_run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:49 . Memory (MB): peak = 1908.246 ; gain = 793.773
place_ports sys_clk_i N11
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/imports/example_top.v" into library work [E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/imports/example_top.v:1]
[Sat Feb 25 22:30:13 2017] Launched synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 2
[Sat Feb 25 22:31:18 2017] Launched impl_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/runme.log
open_hw
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Feb 25 22:37:29 2017] Launched impl_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Dec 14 2016-22:58:11
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/example_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 1 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/example_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 1 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Feb 25 22:40:14 2017] Launched synth_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log
[Sat Feb 25 22:40:14 2017] Launched impl_1...
Run output will be captured here: E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000000000000
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/example_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 1 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/example_top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-25 22:49:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-25 22:49:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-25 22:49:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-25 22:49:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2017-Feb-25 22:49:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"CHIPSCOPE_INST.u_ila_ddr3_native"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2017-Feb-25 22:49:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx/Artix-7/Workspace-DDR3/mig_7series_0_ex/mig_7series_0_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 25 22:49:33 2017...
