VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN sram_64x4_with_rw ;
UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 0 0 ) ( 6080 86940 ) ;

ROW CORE_ROW_0 CoreSite 0 0 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_1 CoreSite 0 1260 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_2 CoreSite 0 2520 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_3 CoreSite 0 3780 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_4 CoreSite 0 5040 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_5 CoreSite 0 6300 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_6 CoreSite 0 7560 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_7 CoreSite 0 8820 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_8 CoreSite 0 10080 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_9 CoreSite 0 11340 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_10 CoreSite 0 12600 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_11 CoreSite 0 13860 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_12 CoreSite 0 15120 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_13 CoreSite 0 16380 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_14 CoreSite 0 17640 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_15 CoreSite 0 18900 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_16 CoreSite 0 20160 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_17 CoreSite 0 21420 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_18 CoreSite 0 22680 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_19 CoreSite 0 23940 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_20 CoreSite 0 25200 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_21 CoreSite 0 26460 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_22 CoreSite 0 27720 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_23 CoreSite 0 28980 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_24 CoreSite 0 30240 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_25 CoreSite 0 31500 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_26 CoreSite 0 32760 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_27 CoreSite 0 34020 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_28 CoreSite 0 35280 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_29 CoreSite 0 36540 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_30 CoreSite 0 37800 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_31 CoreSite 0 39060 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_32 CoreSite 0 40320 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_33 CoreSite 0 41580 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_34 CoreSite 0 42840 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_35 CoreSite 0 44100 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_36 CoreSite 0 45360 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_37 CoreSite 0 46620 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_38 CoreSite 0 47880 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_39 CoreSite 0 49140 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_40 CoreSite 0 50400 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_41 CoreSite 0 51660 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_42 CoreSite 0 52920 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_43 CoreSite 0 54180 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_44 CoreSite 0 55440 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_45 CoreSite 0 56700 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_46 CoreSite 0 57960 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_47 CoreSite 0 59220 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_48 CoreSite 0 60480 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_49 CoreSite 0 61740 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_50 CoreSite 0 63000 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_51 CoreSite 0 64260 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_52 CoreSite 0 65520 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_53 CoreSite 0 66780 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_54 CoreSite 0 68040 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_55 CoreSite 0 69300 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_56 CoreSite 0 70560 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_57 CoreSite 0 71820 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_58 CoreSite 0 73080 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_59 CoreSite 0 74340 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_60 CoreSite 0 75600 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_61 CoreSite 0 76860 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_62 CoreSite 0 78120 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_63 CoreSite 0 79380 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_64 CoreSite 0 80640 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_65 CoreSite 0 81900 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_66 CoreSite 0 83160 N DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_67 CoreSite 0 84420 FS DO 32 BY 1 STEP 190 0 ;
ROW CORE_ROW_68 CoreSite 0 85680 N DO 32 BY 1 STEP 190 0 ;

TRACKS X 95 DO 31 STEP 190 LAYER metal3 ;
TRACKS Y 70 DO 620 STEP 140 LAYER metal3 ;
TRACKS Y 210 DO 309 STEP 280 LAYER metal4 ;
TRACKS X 285 DO 20 STEP 285 LAYER metal4 ;
TRACKS X 285 DO 20 STEP 285 LAYER metal5 ;
TRACKS Y 210 DO 309 STEP 280 LAYER metal5 ;
TRACKS Y 210 DO 309 STEP 280 LAYER metal6 ;
TRACKS X 285 DO 20 STEP 285 LAYER metal6 ;

PINS 397 ;
  - bitcell_out_0<0> + NET bitcell_out_0<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 86835 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_0<1> + NET bitcell_out_0<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 86555 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_0<2> + NET bitcell_out_0<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 86275 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_0<3> + NET bitcell_out_0<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 85995 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_10<0> + NET bitcell_out_10<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 74235 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_10<1> + NET bitcell_out_10<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 73955 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_10<2> + NET bitcell_out_10<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 73675 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_10<3> + NET bitcell_out_10<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 73395 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_11<0> + NET bitcell_out_11<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 72975 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_11<1> + NET bitcell_out_11<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 72695 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_11<2> + NET bitcell_out_11<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 72415 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_11<3> + NET bitcell_out_11<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 72135 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_12<0> + NET bitcell_out_12<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 71715 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_12<1> + NET bitcell_out_12<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 71435 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_12<2> + NET bitcell_out_12<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 71155 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_12<3> + NET bitcell_out_12<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 70875 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_13<0> + NET bitcell_out_13<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 70455 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_13<1> + NET bitcell_out_13<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 70175 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_13<2> + NET bitcell_out_13<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 69895 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_13<3> + NET bitcell_out_13<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 69615 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_14<0> + NET bitcell_out_14<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 69195 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_14<1> + NET bitcell_out_14<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 68915 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_14<2> + NET bitcell_out_14<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 68635 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_14<3> + NET bitcell_out_14<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 68355 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_15<0> + NET bitcell_out_15<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 67935 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_15<1> + NET bitcell_out_15<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 67655 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_15<2> + NET bitcell_out_15<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 67375 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_15<3> + NET bitcell_out_15<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 67095 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_16<0> + NET bitcell_out_16<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 66675 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_16<1> + NET bitcell_out_16<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 66395 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_16<2> + NET bitcell_out_16<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 66115 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_16<3> + NET bitcell_out_16<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 65835 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_17<0> + NET bitcell_out_17<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 65415 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_17<1> + NET bitcell_out_17<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 65135 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_17<2> + NET bitcell_out_17<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 64855 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_17<3> + NET bitcell_out_17<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 64575 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_18<0> + NET bitcell_out_18<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 64155 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_18<1> + NET bitcell_out_18<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 63875 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_18<2> + NET bitcell_out_18<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 63595 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_18<3> + NET bitcell_out_18<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 63315 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_19<0> + NET bitcell_out_19<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 62895 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_19<1> + NET bitcell_out_19<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 62615 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_19<2> + NET bitcell_out_19<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 62335 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_19<3> + NET bitcell_out_19<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 62055 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_1<0> + NET bitcell_out_1<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 85575 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_1<1> + NET bitcell_out_1<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 85295 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_1<2> + NET bitcell_out_1<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 85015 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_1<3> + NET bitcell_out_1<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 84735 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_20<0> + NET bitcell_out_20<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 61635 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_20<1> + NET bitcell_out_20<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 61355 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_20<2> + NET bitcell_out_20<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 61075 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_20<3> + NET bitcell_out_20<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 60795 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_21<0> + NET bitcell_out_21<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 60375 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_21<1> + NET bitcell_out_21<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 60095 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_21<2> + NET bitcell_out_21<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 59815 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_21<3> + NET bitcell_out_21<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 59535 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_22<0> + NET bitcell_out_22<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 59115 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_22<1> + NET bitcell_out_22<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 58835 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_22<2> + NET bitcell_out_22<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 58555 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_22<3> + NET bitcell_out_22<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 58275 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_23<0> + NET bitcell_out_23<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 57855 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_23<1> + NET bitcell_out_23<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 57575 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_23<2> + NET bitcell_out_23<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 57295 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_23<3> + NET bitcell_out_23<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 57015 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_24<0> + NET bitcell_out_24<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 56595 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_24<1> + NET bitcell_out_24<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 56315 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_24<2> + NET bitcell_out_24<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 56035 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_24<3> + NET bitcell_out_24<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 55755 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_25<0> + NET bitcell_out_25<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 55335 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_25<1> + NET bitcell_out_25<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 55055 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_25<2> + NET bitcell_out_25<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 54775 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_25<3> + NET bitcell_out_25<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 54495 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_26<0> + NET bitcell_out_26<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 54075 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_26<1> + NET bitcell_out_26<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 53795 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_26<2> + NET bitcell_out_26<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 53515 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_26<3> + NET bitcell_out_26<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 53235 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_27<0> + NET bitcell_out_27<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 52815 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_27<1> + NET bitcell_out_27<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 52535 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_27<2> + NET bitcell_out_27<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 52255 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_27<3> + NET bitcell_out_27<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 51975 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_28<0> + NET bitcell_out_28<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 51555 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_28<1> + NET bitcell_out_28<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 51275 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_28<2> + NET bitcell_out_28<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 50995 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_28<3> + NET bitcell_out_28<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 50715 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_29<0> + NET bitcell_out_29<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 50295 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_29<1> + NET bitcell_out_29<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 50015 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_29<2> + NET bitcell_out_29<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 49735 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_29<3> + NET bitcell_out_29<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 49455 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_2<0> + NET bitcell_out_2<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 84315 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_2<1> + NET bitcell_out_2<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 84035 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_2<2> + NET bitcell_out_2<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 83755 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_2<3> + NET bitcell_out_2<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 83475 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_30<0> + NET bitcell_out_30<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 49035 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_30<1> + NET bitcell_out_30<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 48755 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_30<2> + NET bitcell_out_30<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 48475 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_30<3> + NET bitcell_out_30<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 48195 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_31<0> + NET bitcell_out_31<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 47775 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_31<1> + NET bitcell_out_31<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 47495 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_31<2> + NET bitcell_out_31<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 47215 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_31<3> + NET bitcell_out_31<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 46935 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_32<0> + NET bitcell_out_32<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 46515 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_32<1> + NET bitcell_out_32<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 46235 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_32<2> + NET bitcell_out_32<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 45955 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_32<3> + NET bitcell_out_32<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 45675 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_33<0> + NET bitcell_out_33<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 45255 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_33<1> + NET bitcell_out_33<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 44975 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_33<2> + NET bitcell_out_33<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 44695 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_33<3> + NET bitcell_out_33<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 44415 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_34<0> + NET bitcell_out_34<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 43995 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_34<1> + NET bitcell_out_34<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 43715 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_34<2> + NET bitcell_out_34<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 43435 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_34<3> + NET bitcell_out_34<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 43155 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_35<0> + NET bitcell_out_35<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 42735 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_35<1> + NET bitcell_out_35<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 42455 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_35<2> + NET bitcell_out_35<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 42175 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_35<3> + NET bitcell_out_35<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 41895 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_36<0> + NET bitcell_out_36<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 41475 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_36<1> + NET bitcell_out_36<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 41195 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_36<2> + NET bitcell_out_36<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 40915 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_36<3> + NET bitcell_out_36<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 40635 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_37<0> + NET bitcell_out_37<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 40215 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_37<1> + NET bitcell_out_37<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 39935 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_37<2> + NET bitcell_out_37<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 39655 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_37<3> + NET bitcell_out_37<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 39375 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_38<0> + NET bitcell_out_38<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 38955 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_38<1> + NET bitcell_out_38<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 38675 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_38<2> + NET bitcell_out_38<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 38395 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_38<3> + NET bitcell_out_38<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 38115 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_39<0> + NET bitcell_out_39<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 37695 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_39<1> + NET bitcell_out_39<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 37415 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_39<2> + NET bitcell_out_39<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 37135 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_39<3> + NET bitcell_out_39<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 36855 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_3<0> + NET bitcell_out_3<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 83055 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_3<1> + NET bitcell_out_3<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 82775 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_3<2> + NET bitcell_out_3<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 82495 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_3<3> + NET bitcell_out_3<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 82215 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_40<0> + NET bitcell_out_40<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 36435 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_40<1> + NET bitcell_out_40<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 36155 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_40<2> + NET bitcell_out_40<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 35875 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_40<3> + NET bitcell_out_40<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 35595 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_41<0> + NET bitcell_out_41<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 35175 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_41<1> + NET bitcell_out_41<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 34895 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_41<2> + NET bitcell_out_41<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 34615 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_41<3> + NET bitcell_out_41<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 34335 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_42<0> + NET bitcell_out_42<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 33915 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_42<1> + NET bitcell_out_42<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 33635 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_42<2> + NET bitcell_out_42<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 33355 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_42<3> + NET bitcell_out_42<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 33075 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_43<0> + NET bitcell_out_43<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 32655 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_43<1> + NET bitcell_out_43<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 32375 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_43<2> + NET bitcell_out_43<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 32095 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_43<3> + NET bitcell_out_43<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 31815 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_44<0> + NET bitcell_out_44<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 31395 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_44<1> + NET bitcell_out_44<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 31115 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_44<2> + NET bitcell_out_44<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 30835 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_44<3> + NET bitcell_out_44<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 30555 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_45<0> + NET bitcell_out_45<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 30135 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_45<1> + NET bitcell_out_45<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 29855 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_45<2> + NET bitcell_out_45<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 29575 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_45<3> + NET bitcell_out_45<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 29295 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_46<0> + NET bitcell_out_46<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 28875 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_46<1> + NET bitcell_out_46<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 28595 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_46<2> + NET bitcell_out_46<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 28315 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_46<3> + NET bitcell_out_46<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 28035 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_47<0> + NET bitcell_out_47<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 27615 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_47<1> + NET bitcell_out_47<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 27335 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_47<2> + NET bitcell_out_47<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 27055 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_47<3> + NET bitcell_out_47<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 26775 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_48<0> + NET bitcell_out_48<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 26355 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_48<1> + NET bitcell_out_48<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 26075 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_48<2> + NET bitcell_out_48<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 25795 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_48<3> + NET bitcell_out_48<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 25515 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_49<0> + NET bitcell_out_49<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 25095 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_49<1> + NET bitcell_out_49<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 24815 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_49<2> + NET bitcell_out_49<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 24535 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_49<3> + NET bitcell_out_49<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 24255 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_4<0> + NET bitcell_out_4<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 81795 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_4<1> + NET bitcell_out_4<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 81515 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_4<2> + NET bitcell_out_4<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 81235 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_4<3> + NET bitcell_out_4<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 80955 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_50<0> + NET bitcell_out_50<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 23835 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_50<1> + NET bitcell_out_50<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 23555 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_50<2> + NET bitcell_out_50<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 23275 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_50<3> + NET bitcell_out_50<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 22995 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_51<0> + NET bitcell_out_51<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 22575 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_51<1> + NET bitcell_out_51<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 22295 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_51<2> + NET bitcell_out_51<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 22015 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_51<3> + NET bitcell_out_51<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 21735 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_52<0> + NET bitcell_out_52<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 21315 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_52<1> + NET bitcell_out_52<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 21035 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_52<2> + NET bitcell_out_52<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 20755 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_52<3> + NET bitcell_out_52<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 20475 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_53<0> + NET bitcell_out_53<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 20055 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_53<1> + NET bitcell_out_53<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 19775 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_53<2> + NET bitcell_out_53<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 19495 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_53<3> + NET bitcell_out_53<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 19215 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_54<0> + NET bitcell_out_54<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 18795 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_54<1> + NET bitcell_out_54<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 18515 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_54<2> + NET bitcell_out_54<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 18235 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_54<3> + NET bitcell_out_54<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 17955 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_55<0> + NET bitcell_out_55<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 17535 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_55<1> + NET bitcell_out_55<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 17255 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_55<2> + NET bitcell_out_55<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 16975 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_55<3> + NET bitcell_out_55<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 16695 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_56<0> + NET bitcell_out_56<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 16275 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_56<1> + NET bitcell_out_56<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 15995 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_56<2> + NET bitcell_out_56<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 15715 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_56<3> + NET bitcell_out_56<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 15435 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_57<0> + NET bitcell_out_57<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 15015 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_57<1> + NET bitcell_out_57<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 14735 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_57<2> + NET bitcell_out_57<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 14455 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_57<3> + NET bitcell_out_57<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 14175 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_58<0> + NET bitcell_out_58<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 13755 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_58<1> + NET bitcell_out_58<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 13475 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_58<2> + NET bitcell_out_58<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 13195 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_58<3> + NET bitcell_out_58<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 12915 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_59<0> + NET bitcell_out_59<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 12495 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_59<1> + NET bitcell_out_59<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 12215 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_59<2> + NET bitcell_out_59<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 11935 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_59<3> + NET bitcell_out_59<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 11655 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_5<0> + NET bitcell_out_5<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 80535 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_5<1> + NET bitcell_out_5<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 80255 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_5<2> + NET bitcell_out_5<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 79975 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_5<3> + NET bitcell_out_5<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 79695 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_60<0> + NET bitcell_out_60<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 11235 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_60<1> + NET bitcell_out_60<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 10955 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_60<2> + NET bitcell_out_60<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 10675 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_60<3> + NET bitcell_out_60<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 10395 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_61<0> + NET bitcell_out_61<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 9975 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_61<1> + NET bitcell_out_61<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 9695 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_61<2> + NET bitcell_out_61<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 9415 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_61<3> + NET bitcell_out_61<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 9135 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_62<0> + NET bitcell_out_62<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 8715 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_62<1> + NET bitcell_out_62<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 8435 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_62<2> + NET bitcell_out_62<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 8155 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_62<3> + NET bitcell_out_62<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 7875 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_63<0> + NET bitcell_out_63<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 7455 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_63<1> + NET bitcell_out_63<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 7175 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_63<2> + NET bitcell_out_63<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 6895 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_63<3> + NET bitcell_out_63<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 6615 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_6<0> + NET bitcell_out_6<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 79275 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_6<1> + NET bitcell_out_6<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 78995 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_6<2> + NET bitcell_out_6<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 78715 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_6<3> + NET bitcell_out_6<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 78435 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_7<0> + NET bitcell_out_7<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 78015 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_7<1> + NET bitcell_out_7<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 77735 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_7<2> + NET bitcell_out_7<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 77455 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_7<3> + NET bitcell_out_7<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 77175 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_8<0> + NET bitcell_out_8<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 76755 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_8<1> + NET bitcell_out_8<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 76475 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_8<2> + NET bitcell_out_8<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 76195 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_8<3> + NET bitcell_out_8<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 75915 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_9<0> + NET bitcell_out_9<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 75495 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_9<1> + NET bitcell_out_9<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 75215 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_9<2> + NET bitcell_out_9<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 74935 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - bitcell_out_9<3> + NET bitcell_out_9<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 6010 74655 ) N 
    + LAYER metal3 ( 0 0 ) ( 70 70 ) ; 
  - din<0> + NET din<0> 
    + DIRECTION INPUT 
    + PLACED ( 5000 4305 ) N 
    + LAYER metal2 ( 0 0 ) ( 70 70 ) ; 
  - din<1> + NET din<1> 
    + DIRECTION INPUT 
    + PLACED ( 3480 4305 ) N 
    + LAYER metal2 ( 0 0 ) ( 70 70 ) ; 
  - din<2> + NET din<2> 
    + DIRECTION INPUT 
    + PLACED ( 1960 4305 ) N 
    + LAYER metal2 ( 0 0 ) ( 70 70 ) ; 
  - din<3> + NET din<3> 
    + DIRECTION INPUT 
    + PLACED ( 440 4305 ) N 
    + LAYER metal2 ( 0 0 ) ( 70 70 ) ; 
  - dout<0> + NET dout<0> 
    + DIRECTION OUTPUT 
    + PLACED ( 5380 245 ) N 
    + LAYER metal2 ( 0 0 ) ( 70 70 ) ; 
  - dout<1> + NET dout<1> 
    + DIRECTION OUTPUT 
    + PLACED ( 3860 245 ) N 
    + LAYER metal2 ( 0 0 ) ( 70 70 ) ; 
  - dout<2> + NET dout<2> 
    + DIRECTION OUTPUT 
    + PLACED ( 2340 245 ) N 
    + LAYER metal2 ( 0 0 ) ( 70 70 ) ; 
  - dout<3> + NET dout<3> 
    + DIRECTION OUTPUT 
    + PLACED ( 820 245 ) N 
    + LAYER metal2 ( 0 0 ) ( 70 70 ) ; 
  - in_b<0> + NET in_b<0> 
    + DIRECTION INPUT 
    + PLACED ( 0 85785 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<10> + NET in_b<10> 
    + DIRECTION INPUT 
    + PLACED ( 0 73185 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<11> + NET in_b<11> 
    + DIRECTION INPUT 
    + PLACED ( 0 72905 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<12> + NET in_b<12> 
    + DIRECTION INPUT 
    + PLACED ( 0 70665 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<13> + NET in_b<13> 
    + DIRECTION INPUT 
    + PLACED ( 0 70385 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<14> + NET in_b<14> 
    + DIRECTION INPUT 
    + PLACED ( 0 68145 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<15> + NET in_b<15> 
    + DIRECTION INPUT 
    + PLACED ( 0 67865 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<16> + NET in_b<16> 
    + DIRECTION INPUT 
    + PLACED ( 0 65625 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<17> + NET in_b<17> 
    + DIRECTION INPUT 
    + PLACED ( 0 65345 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<18> + NET in_b<18> 
    + DIRECTION INPUT 
    + PLACED ( 0 63105 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<19> + NET in_b<19> 
    + DIRECTION INPUT 
    + PLACED ( 0 62825 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<1> + NET in_b<1> 
    + DIRECTION INPUT 
    + PLACED ( 0 85505 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<20> + NET in_b<20> 
    + DIRECTION INPUT 
    + PLACED ( 0 60585 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<21> + NET in_b<21> 
    + DIRECTION INPUT 
    + PLACED ( 0 60305 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<22> + NET in_b<22> 
    + DIRECTION INPUT 
    + PLACED ( 0 58065 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<23> + NET in_b<23> 
    + DIRECTION INPUT 
    + PLACED ( 0 57785 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<24> + NET in_b<24> 
    + DIRECTION INPUT 
    + PLACED ( 0 55545 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<25> + NET in_b<25> 
    + DIRECTION INPUT 
    + PLACED ( 0 55265 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<26> + NET in_b<26> 
    + DIRECTION INPUT 
    + PLACED ( 0 53025 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<27> + NET in_b<27> 
    + DIRECTION INPUT 
    + PLACED ( 0 52745 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<28> + NET in_b<28> 
    + DIRECTION INPUT 
    + PLACED ( 0 50505 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<29> + NET in_b<29> 
    + DIRECTION INPUT 
    + PLACED ( 0 50225 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<2> + NET in_b<2> 
    + DIRECTION INPUT 
    + PLACED ( 0 83265 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<30> + NET in_b<30> 
    + DIRECTION INPUT 
    + PLACED ( 0 47985 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<31> + NET in_b<31> 
    + DIRECTION INPUT 
    + PLACED ( 0 47705 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<32> + NET in_b<32> 
    + DIRECTION INPUT 
    + PLACED ( 0 45465 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<33> + NET in_b<33> 
    + DIRECTION INPUT 
    + PLACED ( 0 45185 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<34> + NET in_b<34> 
    + DIRECTION INPUT 
    + PLACED ( 0 42945 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<35> + NET in_b<35> 
    + DIRECTION INPUT 
    + PLACED ( 0 42665 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<36> + NET in_b<36> 
    + DIRECTION INPUT 
    + PLACED ( 0 40425 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<37> + NET in_b<37> 
    + DIRECTION INPUT 
    + PLACED ( 0 40145 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<38> + NET in_b<38> 
    + DIRECTION INPUT 
    + PLACED ( 0 37905 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<39> + NET in_b<39> 
    + DIRECTION INPUT 
    + PLACED ( 0 37625 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<3> + NET in_b<3> 
    + DIRECTION INPUT 
    + PLACED ( 0 82985 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<40> + NET in_b<40> 
    + DIRECTION INPUT 
    + PLACED ( 0 35385 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<41> + NET in_b<41> 
    + DIRECTION INPUT 
    + PLACED ( 0 35105 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<42> + NET in_b<42> 
    + DIRECTION INPUT 
    + PLACED ( 0 32865 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<43> + NET in_b<43> 
    + DIRECTION INPUT 
    + PLACED ( 0 32585 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<44> + NET in_b<44> 
    + DIRECTION INPUT 
    + PLACED ( 0 30345 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<45> + NET in_b<45> 
    + DIRECTION INPUT 
    + PLACED ( 0 30065 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<46> + NET in_b<46> 
    + DIRECTION INPUT 
    + PLACED ( 0 27825 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<47> + NET in_b<47> 
    + DIRECTION INPUT 
    + PLACED ( 0 27545 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<48> + NET in_b<48> 
    + DIRECTION INPUT 
    + PLACED ( 0 25305 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<49> + NET in_b<49> 
    + DIRECTION INPUT 
    + PLACED ( 0 25025 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<4> + NET in_b<4> 
    + DIRECTION INPUT 
    + PLACED ( 0 80745 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<50> + NET in_b<50> 
    + DIRECTION INPUT 
    + PLACED ( 0 22785 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<51> + NET in_b<51> 
    + DIRECTION INPUT 
    + PLACED ( 0 22505 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<52> + NET in_b<52> 
    + DIRECTION INPUT 
    + PLACED ( 0 20265 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<53> + NET in_b<53> 
    + DIRECTION INPUT 
    + PLACED ( 0 19985 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<54> + NET in_b<54> 
    + DIRECTION INPUT 
    + PLACED ( 0 17745 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<55> + NET in_b<55> 
    + DIRECTION INPUT 
    + PLACED ( 0 17465 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<56> + NET in_b<56> 
    + DIRECTION INPUT 
    + PLACED ( 0 15225 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<57> + NET in_b<57> 
    + DIRECTION INPUT 
    + PLACED ( 0 14945 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<58> + NET in_b<58> 
    + DIRECTION INPUT 
    + PLACED ( 0 12705 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<59> + NET in_b<59> 
    + DIRECTION INPUT 
    + PLACED ( 0 12425 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<5> + NET in_b<5> 
    + DIRECTION INPUT 
    + PLACED ( 0 80465 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<60> + NET in_b<60> 
    + DIRECTION INPUT 
    + PLACED ( 0 10185 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<61> + NET in_b<61> 
    + DIRECTION INPUT 
    + PLACED ( 0 9905 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<62> + NET in_b<62> 
    + DIRECTION INPUT 
    + PLACED ( 0 7665 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<63> + NET in_b<63> 
    + DIRECTION INPUT 
    + PLACED ( 0 7385 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<6> + NET in_b<6> 
    + DIRECTION INPUT 
    + PLACED ( 0 78225 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<7> + NET in_b<7> 
    + DIRECTION INPUT 
    + PLACED ( 0 77945 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<8> + NET in_b<8> 
    + DIRECTION INPUT 
    + PLACED ( 0 75705 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - in_b<9> + NET in_b<9> 
    + DIRECTION INPUT 
    + PLACED ( 0 75425 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - pe + NET pe 
    + DIRECTION INPUT 
    + PLACED ( 0 4445 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - se + NET se 
    + DIRECTION INPUT 
    + PLACED ( 0 2065 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - spe + NET spe 
    + DIRECTION INPUT 
    + PLACED ( 0 1365 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<0> + NET wl<0> 
    + DIRECTION INPUT 
    + PLACED ( 0 86765 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<10> + NET wl<10> 
    + DIRECTION INPUT 
    + PLACED ( 0 74165 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<11> + NET wl<11> 
    + DIRECTION INPUT 
    + PLACED ( 0 71925 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<12> + NET wl<12> 
    + DIRECTION INPUT 
    + PLACED ( 0 71645 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<13> + NET wl<13> 
    + DIRECTION INPUT 
    + PLACED ( 0 69405 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<14> + NET wl<14> 
    + DIRECTION INPUT 
    + PLACED ( 0 69125 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<15> + NET wl<15> 
    + DIRECTION INPUT 
    + PLACED ( 0 66885 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<16> + NET wl<16> 
    + DIRECTION INPUT 
    + PLACED ( 0 66605 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<17> + NET wl<17> 
    + DIRECTION INPUT 
    + PLACED ( 0 64365 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<18> + NET wl<18> 
    + DIRECTION INPUT 
    + PLACED ( 0 64085 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<19> + NET wl<19> 
    + DIRECTION INPUT 
    + PLACED ( 0 61845 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<1> + NET wl<1> 
    + DIRECTION INPUT 
    + PLACED ( 0 84525 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<20> + NET wl<20> 
    + DIRECTION INPUT 
    + PLACED ( 0 61565 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<21> + NET wl<21> 
    + DIRECTION INPUT 
    + PLACED ( 0 59325 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<22> + NET wl<22> 
    + DIRECTION INPUT 
    + PLACED ( 0 59045 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<23> + NET wl<23> 
    + DIRECTION INPUT 
    + PLACED ( 0 56805 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<24> + NET wl<24> 
    + DIRECTION INPUT 
    + PLACED ( 0 56525 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<25> + NET wl<25> 
    + DIRECTION INPUT 
    + PLACED ( 0 54285 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<26> + NET wl<26> 
    + DIRECTION INPUT 
    + PLACED ( 0 54005 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<27> + NET wl<27> 
    + DIRECTION INPUT 
    + PLACED ( 0 51765 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<28> + NET wl<28> 
    + DIRECTION INPUT 
    + PLACED ( 0 51485 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<29> + NET wl<29> 
    + DIRECTION INPUT 
    + PLACED ( 0 49245 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<2> + NET wl<2> 
    + DIRECTION INPUT 
    + PLACED ( 0 84245 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<30> + NET wl<30> 
    + DIRECTION INPUT 
    + PLACED ( 0 48965 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<31> + NET wl<31> 
    + DIRECTION INPUT 
    + PLACED ( 0 46725 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<32> + NET wl<32> 
    + DIRECTION INPUT 
    + PLACED ( 0 46445 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<33> + NET wl<33> 
    + DIRECTION INPUT 
    + PLACED ( 0 44205 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<34> + NET wl<34> 
    + DIRECTION INPUT 
    + PLACED ( 0 43925 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<35> + NET wl<35> 
    + DIRECTION INPUT 
    + PLACED ( 0 41685 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<36> + NET wl<36> 
    + DIRECTION INPUT 
    + PLACED ( 0 41405 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<37> + NET wl<37> 
    + DIRECTION INPUT 
    + PLACED ( 0 39165 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<38> + NET wl<38> 
    + DIRECTION INPUT 
    + PLACED ( 0 38885 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<39> + NET wl<39> 
    + DIRECTION INPUT 
    + PLACED ( 0 36645 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<3> + NET wl<3> 
    + DIRECTION INPUT 
    + PLACED ( 0 82005 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<40> + NET wl<40> 
    + DIRECTION INPUT 
    + PLACED ( 0 36365 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<41> + NET wl<41> 
    + DIRECTION INPUT 
    + PLACED ( 0 34125 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<42> + NET wl<42> 
    + DIRECTION INPUT 
    + PLACED ( 0 33845 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<43> + NET wl<43> 
    + DIRECTION INPUT 
    + PLACED ( 0 31605 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<44> + NET wl<44> 
    + DIRECTION INPUT 
    + PLACED ( 0 31325 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<45> + NET wl<45> 
    + DIRECTION INPUT 
    + PLACED ( 0 29085 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<46> + NET wl<46> 
    + DIRECTION INPUT 
    + PLACED ( 0 28805 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<47> + NET wl<47> 
    + DIRECTION INPUT 
    + PLACED ( 0 26565 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<48> + NET wl<48> 
    + DIRECTION INPUT 
    + PLACED ( 0 26285 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<49> + NET wl<49> 
    + DIRECTION INPUT 
    + PLACED ( 0 24045 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<4> + NET wl<4> 
    + DIRECTION INPUT 
    + PLACED ( 0 81725 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<50> + NET wl<50> 
    + DIRECTION INPUT 
    + PLACED ( 0 23765 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<51> + NET wl<51> 
    + DIRECTION INPUT 
    + PLACED ( 0 21525 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<52> + NET wl<52> 
    + DIRECTION INPUT 
    + PLACED ( 0 21245 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<53> + NET wl<53> 
    + DIRECTION INPUT 
    + PLACED ( 0 19005 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<54> + NET wl<54> 
    + DIRECTION INPUT 
    + PLACED ( 0 18725 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<55> + NET wl<55> 
    + DIRECTION INPUT 
    + PLACED ( 0 16485 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<56> + NET wl<56> 
    + DIRECTION INPUT 
    + PLACED ( 0 16205 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<57> + NET wl<57> 
    + DIRECTION INPUT 
    + PLACED ( 0 13965 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<58> + NET wl<58> 
    + DIRECTION INPUT 
    + PLACED ( 0 13685 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<59> + NET wl<59> 
    + DIRECTION INPUT 
    + PLACED ( 0 11445 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<5> + NET wl<5> 
    + DIRECTION INPUT 
    + PLACED ( 0 79485 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<60> + NET wl<60> 
    + DIRECTION INPUT 
    + PLACED ( 0 11165 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<61> + NET wl<61> 
    + DIRECTION INPUT 
    + PLACED ( 0 8925 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<62> + NET wl<62> 
    + DIRECTION INPUT 
    + PLACED ( 0 8645 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<63> + NET wl<63> 
    + DIRECTION INPUT 
    + PLACED ( 0 6405 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<6> + NET wl<6> 
    + DIRECTION INPUT 
    + PLACED ( 0 79205 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<7> + NET wl<7> 
    + DIRECTION INPUT 
    + PLACED ( 0 76965 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<8> + NET wl<8> 
    + DIRECTION INPUT 
    + PLACED ( 0 76685 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - wl<9> + NET wl<9> 
    + DIRECTION INPUT 
    + PLACED ( 0 74445 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - ysr + NET ysr 
    + DIRECTION INPUT 
    + PLACED ( 0 3605 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
  - ysw + NET ysw 
    + DIRECTION INPUT 
    + PLACED ( 0 5705 ) N 
    + LAYER metal2 ( 0 0 ) ( 23370 70 ) ; 
END PINS

COMPONENTS 260 ;
  - sram.bitcell_0_0 dcim_bitcell
    + PLACED ( 4560 85680 ) N ;
  - sram.bitcell_0_1 dcim_bitcell
    + PLACED ( 3040 85680 ) N ;
  - sram.bitcell_0_2 dcim_bitcell
    + PLACED ( 1520 85680 ) N ;
  - sram.bitcell_0_3 dcim_bitcell
    + PLACED ( 0 85680 ) N ;
  - sram.bitcell_10_0 dcim_bitcell
    + PLACED ( 4560 73080 ) N ;
  - sram.bitcell_10_1 dcim_bitcell
    + PLACED ( 3040 73080 ) N ;
  - sram.bitcell_10_2 dcim_bitcell
    + PLACED ( 1520 73080 ) N ;
  - sram.bitcell_10_3 dcim_bitcell
    + PLACED ( 0 73080 ) N ;
  - sram.bitcell_11_0 dcim_bitcell
    + PLACED ( 4560 71820 ) FS ;
  - sram.bitcell_11_1 dcim_bitcell
    + PLACED ( 3040 71820 ) FS ;
  - sram.bitcell_11_2 dcim_bitcell
    + PLACED ( 1520 71820 ) FS ;
  - sram.bitcell_11_3 dcim_bitcell
    + PLACED ( 0 71820 ) FS ;
  - sram.bitcell_12_0 dcim_bitcell
    + PLACED ( 4560 70560 ) N ;
  - sram.bitcell_12_1 dcim_bitcell
    + PLACED ( 3040 70560 ) N ;
  - sram.bitcell_12_2 dcim_bitcell
    + PLACED ( 1520 70560 ) N ;
  - sram.bitcell_12_3 dcim_bitcell
    + PLACED ( 0 70560 ) N ;
  - sram.bitcell_13_0 dcim_bitcell
    + PLACED ( 4560 69300 ) FS ;
  - sram.bitcell_13_1 dcim_bitcell
    + PLACED ( 3040 69300 ) FS ;
  - sram.bitcell_13_2 dcim_bitcell
    + PLACED ( 1520 69300 ) FS ;
  - sram.bitcell_13_3 dcim_bitcell
    + PLACED ( 0 69300 ) FS ;
  - sram.bitcell_14_0 dcim_bitcell
    + PLACED ( 4560 68040 ) N ;
  - sram.bitcell_14_1 dcim_bitcell
    + PLACED ( 3040 68040 ) N ;
  - sram.bitcell_14_2 dcim_bitcell
    + PLACED ( 1520 68040 ) N ;
  - sram.bitcell_14_3 dcim_bitcell
    + PLACED ( 0 68040 ) N ;
  - sram.bitcell_15_0 dcim_bitcell
    + PLACED ( 4560 66780 ) FS ;
  - sram.bitcell_15_1 dcim_bitcell
    + PLACED ( 3040 66780 ) FS ;
  - sram.bitcell_15_2 dcim_bitcell
    + PLACED ( 1520 66780 ) FS ;
  - sram.bitcell_15_3 dcim_bitcell
    + PLACED ( 0 66780 ) FS ;
  - sram.bitcell_16_0 dcim_bitcell
    + PLACED ( 4560 65520 ) N ;
  - sram.bitcell_16_1 dcim_bitcell
    + PLACED ( 3040 65520 ) N ;
  - sram.bitcell_16_2 dcim_bitcell
    + PLACED ( 1520 65520 ) N ;
  - sram.bitcell_16_3 dcim_bitcell
    + PLACED ( 0 65520 ) N ;
  - sram.bitcell_17_0 dcim_bitcell
    + PLACED ( 4560 64260 ) FS ;
  - sram.bitcell_17_1 dcim_bitcell
    + PLACED ( 3040 64260 ) FS ;
  - sram.bitcell_17_2 dcim_bitcell
    + PLACED ( 1520 64260 ) FS ;
  - sram.bitcell_17_3 dcim_bitcell
    + PLACED ( 0 64260 ) FS ;
  - sram.bitcell_18_0 dcim_bitcell
    + PLACED ( 4560 63000 ) N ;
  - sram.bitcell_18_1 dcim_bitcell
    + PLACED ( 3040 63000 ) N ;
  - sram.bitcell_18_2 dcim_bitcell
    + PLACED ( 1520 63000 ) N ;
  - sram.bitcell_18_3 dcim_bitcell
    + PLACED ( 0 63000 ) N ;
  - sram.bitcell_19_0 dcim_bitcell
    + PLACED ( 4560 61740 ) FS ;
  - sram.bitcell_19_1 dcim_bitcell
    + PLACED ( 3040 61740 ) FS ;
  - sram.bitcell_19_2 dcim_bitcell
    + PLACED ( 1520 61740 ) FS ;
  - sram.bitcell_19_3 dcim_bitcell
    + PLACED ( 0 61740 ) FS ;
  - sram.bitcell_1_0 dcim_bitcell
    + PLACED ( 4560 84420 ) FS ;
  - sram.bitcell_1_1 dcim_bitcell
    + PLACED ( 3040 84420 ) FS ;
  - sram.bitcell_1_2 dcim_bitcell
    + PLACED ( 1520 84420 ) FS ;
  - sram.bitcell_1_3 dcim_bitcell
    + PLACED ( 0 84420 ) FS ;
  - sram.bitcell_20_0 dcim_bitcell
    + PLACED ( 4560 60480 ) N ;
  - sram.bitcell_20_1 dcim_bitcell
    + PLACED ( 3040 60480 ) N ;
  - sram.bitcell_20_2 dcim_bitcell
    + PLACED ( 1520 60480 ) N ;
  - sram.bitcell_20_3 dcim_bitcell
    + PLACED ( 0 60480 ) N ;
  - sram.bitcell_21_0 dcim_bitcell
    + PLACED ( 4560 59220 ) FS ;
  - sram.bitcell_21_1 dcim_bitcell
    + PLACED ( 3040 59220 ) FS ;
  - sram.bitcell_21_2 dcim_bitcell
    + PLACED ( 1520 59220 ) FS ;
  - sram.bitcell_21_3 dcim_bitcell
    + PLACED ( 0 59220 ) FS ;
  - sram.bitcell_22_0 dcim_bitcell
    + PLACED ( 4560 57960 ) N ;
  - sram.bitcell_22_1 dcim_bitcell
    + PLACED ( 3040 57960 ) N ;
  - sram.bitcell_22_2 dcim_bitcell
    + PLACED ( 1520 57960 ) N ;
  - sram.bitcell_22_3 dcim_bitcell
    + PLACED ( 0 57960 ) N ;
  - sram.bitcell_23_0 dcim_bitcell
    + PLACED ( 4560 56700 ) FS ;
  - sram.bitcell_23_1 dcim_bitcell
    + PLACED ( 3040 56700 ) FS ;
  - sram.bitcell_23_2 dcim_bitcell
    + PLACED ( 1520 56700 ) FS ;
  - sram.bitcell_23_3 dcim_bitcell
    + PLACED ( 0 56700 ) FS ;
  - sram.bitcell_24_0 dcim_bitcell
    + PLACED ( 4560 55440 ) N ;
  - sram.bitcell_24_1 dcim_bitcell
    + PLACED ( 3040 55440 ) N ;
  - sram.bitcell_24_2 dcim_bitcell
    + PLACED ( 1520 55440 ) N ;
  - sram.bitcell_24_3 dcim_bitcell
    + PLACED ( 0 55440 ) N ;
  - sram.bitcell_25_0 dcim_bitcell
    + PLACED ( 4560 54180 ) FS ;
  - sram.bitcell_25_1 dcim_bitcell
    + PLACED ( 3040 54180 ) FS ;
  - sram.bitcell_25_2 dcim_bitcell
    + PLACED ( 1520 54180 ) FS ;
  - sram.bitcell_25_3 dcim_bitcell
    + PLACED ( 0 54180 ) FS ;
  - sram.bitcell_26_0 dcim_bitcell
    + PLACED ( 4560 52920 ) N ;
  - sram.bitcell_26_1 dcim_bitcell
    + PLACED ( 3040 52920 ) N ;
  - sram.bitcell_26_2 dcim_bitcell
    + PLACED ( 1520 52920 ) N ;
  - sram.bitcell_26_3 dcim_bitcell
    + PLACED ( 0 52920 ) N ;
  - sram.bitcell_27_0 dcim_bitcell
    + PLACED ( 4560 51660 ) FS ;
  - sram.bitcell_27_1 dcim_bitcell
    + PLACED ( 3040 51660 ) FS ;
  - sram.bitcell_27_2 dcim_bitcell
    + PLACED ( 1520 51660 ) FS ;
  - sram.bitcell_27_3 dcim_bitcell
    + PLACED ( 0 51660 ) FS ;
  - sram.bitcell_28_0 dcim_bitcell
    + PLACED ( 4560 50400 ) N ;
  - sram.bitcell_28_1 dcim_bitcell
    + PLACED ( 3040 50400 ) N ;
  - sram.bitcell_28_2 dcim_bitcell
    + PLACED ( 1520 50400 ) N ;
  - sram.bitcell_28_3 dcim_bitcell
    + PLACED ( 0 50400 ) N ;
  - sram.bitcell_29_0 dcim_bitcell
    + PLACED ( 4560 49140 ) FS ;
  - sram.bitcell_29_1 dcim_bitcell
    + PLACED ( 3040 49140 ) FS ;
  - sram.bitcell_29_2 dcim_bitcell
    + PLACED ( 1520 49140 ) FS ;
  - sram.bitcell_29_3 dcim_bitcell
    + PLACED ( 0 49140 ) FS ;
  - sram.bitcell_2_0 dcim_bitcell
    + PLACED ( 4560 83160 ) N ;
  - sram.bitcell_2_1 dcim_bitcell
    + PLACED ( 3040 83160 ) N ;
  - sram.bitcell_2_2 dcim_bitcell
    + PLACED ( 1520 83160 ) N ;
  - sram.bitcell_2_3 dcim_bitcell
    + PLACED ( 0 83160 ) N ;
  - sram.bitcell_30_0 dcim_bitcell
    + PLACED ( 4560 47880 ) N ;
  - sram.bitcell_30_1 dcim_bitcell
    + PLACED ( 3040 47880 ) N ;
  - sram.bitcell_30_2 dcim_bitcell
    + PLACED ( 1520 47880 ) N ;
  - sram.bitcell_30_3 dcim_bitcell
    + PLACED ( 0 47880 ) N ;
  - sram.bitcell_31_0 dcim_bitcell
    + PLACED ( 4560 46620 ) FS ;
  - sram.bitcell_31_1 dcim_bitcell
    + PLACED ( 3040 46620 ) FS ;
  - sram.bitcell_31_2 dcim_bitcell
    + PLACED ( 1520 46620 ) FS ;
  - sram.bitcell_31_3 dcim_bitcell
    + PLACED ( 0 46620 ) FS ;
  - sram.bitcell_32_0 dcim_bitcell
    + PLACED ( 4560 45360 ) N ;
  - sram.bitcell_32_1 dcim_bitcell
    + PLACED ( 3040 45360 ) N ;
  - sram.bitcell_32_2 dcim_bitcell
    + PLACED ( 1520 45360 ) N ;
  - sram.bitcell_32_3 dcim_bitcell
    + PLACED ( 0 45360 ) N ;
  - sram.bitcell_33_0 dcim_bitcell
    + PLACED ( 4560 44100 ) FS ;
  - sram.bitcell_33_1 dcim_bitcell
    + PLACED ( 3040 44100 ) FS ;
  - sram.bitcell_33_2 dcim_bitcell
    + PLACED ( 1520 44100 ) FS ;
  - sram.bitcell_33_3 dcim_bitcell
    + PLACED ( 0 44100 ) FS ;
  - sram.bitcell_34_0 dcim_bitcell
    + PLACED ( 4560 42840 ) N ;
  - sram.bitcell_34_1 dcim_bitcell
    + PLACED ( 3040 42840 ) N ;
  - sram.bitcell_34_2 dcim_bitcell
    + PLACED ( 1520 42840 ) N ;
  - sram.bitcell_34_3 dcim_bitcell
    + PLACED ( 0 42840 ) N ;
  - sram.bitcell_35_0 dcim_bitcell
    + PLACED ( 4560 41580 ) FS ;
  - sram.bitcell_35_1 dcim_bitcell
    + PLACED ( 3040 41580 ) FS ;
  - sram.bitcell_35_2 dcim_bitcell
    + PLACED ( 1520 41580 ) FS ;
  - sram.bitcell_35_3 dcim_bitcell
    + PLACED ( 0 41580 ) FS ;
  - sram.bitcell_36_0 dcim_bitcell
    + PLACED ( 4560 40320 ) N ;
  - sram.bitcell_36_1 dcim_bitcell
    + PLACED ( 3040 40320 ) N ;
  - sram.bitcell_36_2 dcim_bitcell
    + PLACED ( 1520 40320 ) N ;
  - sram.bitcell_36_3 dcim_bitcell
    + PLACED ( 0 40320 ) N ;
  - sram.bitcell_37_0 dcim_bitcell
    + PLACED ( 4560 39060 ) FS ;
  - sram.bitcell_37_1 dcim_bitcell
    + PLACED ( 3040 39060 ) FS ;
  - sram.bitcell_37_2 dcim_bitcell
    + PLACED ( 1520 39060 ) FS ;
  - sram.bitcell_37_3 dcim_bitcell
    + PLACED ( 0 39060 ) FS ;
  - sram.bitcell_38_0 dcim_bitcell
    + PLACED ( 4560 37800 ) N ;
  - sram.bitcell_38_1 dcim_bitcell
    + PLACED ( 3040 37800 ) N ;
  - sram.bitcell_38_2 dcim_bitcell
    + PLACED ( 1520 37800 ) N ;
  - sram.bitcell_38_3 dcim_bitcell
    + PLACED ( 0 37800 ) N ;
  - sram.bitcell_39_0 dcim_bitcell
    + PLACED ( 4560 36540 ) FS ;
  - sram.bitcell_39_1 dcim_bitcell
    + PLACED ( 3040 36540 ) FS ;
  - sram.bitcell_39_2 dcim_bitcell
    + PLACED ( 1520 36540 ) FS ;
  - sram.bitcell_39_3 dcim_bitcell
    + PLACED ( 0 36540 ) FS ;
  - sram.bitcell_3_0 dcim_bitcell
    + PLACED ( 4560 81900 ) FS ;
  - sram.bitcell_3_1 dcim_bitcell
    + PLACED ( 3040 81900 ) FS ;
  - sram.bitcell_3_2 dcim_bitcell
    + PLACED ( 1520 81900 ) FS ;
  - sram.bitcell_3_3 dcim_bitcell
    + PLACED ( 0 81900 ) FS ;
  - sram.bitcell_40_0 dcim_bitcell
    + PLACED ( 4560 35280 ) N ;
  - sram.bitcell_40_1 dcim_bitcell
    + PLACED ( 3040 35280 ) N ;
  - sram.bitcell_40_2 dcim_bitcell
    + PLACED ( 1520 35280 ) N ;
  - sram.bitcell_40_3 dcim_bitcell
    + PLACED ( 0 35280 ) N ;
  - sram.bitcell_41_0 dcim_bitcell
    + PLACED ( 4560 34020 ) FS ;
  - sram.bitcell_41_1 dcim_bitcell
    + PLACED ( 3040 34020 ) FS ;
  - sram.bitcell_41_2 dcim_bitcell
    + PLACED ( 1520 34020 ) FS ;
  - sram.bitcell_41_3 dcim_bitcell
    + PLACED ( 0 34020 ) FS ;
  - sram.bitcell_42_0 dcim_bitcell
    + PLACED ( 4560 32760 ) N ;
  - sram.bitcell_42_1 dcim_bitcell
    + PLACED ( 3040 32760 ) N ;
  - sram.bitcell_42_2 dcim_bitcell
    + PLACED ( 1520 32760 ) N ;
  - sram.bitcell_42_3 dcim_bitcell
    + PLACED ( 0 32760 ) N ;
  - sram.bitcell_43_0 dcim_bitcell
    + PLACED ( 4560 31500 ) FS ;
  - sram.bitcell_43_1 dcim_bitcell
    + PLACED ( 3040 31500 ) FS ;
  - sram.bitcell_43_2 dcim_bitcell
    + PLACED ( 1520 31500 ) FS ;
  - sram.bitcell_43_3 dcim_bitcell
    + PLACED ( 0 31500 ) FS ;
  - sram.bitcell_44_0 dcim_bitcell
    + PLACED ( 4560 30240 ) N ;
  - sram.bitcell_44_1 dcim_bitcell
    + PLACED ( 3040 30240 ) N ;
  - sram.bitcell_44_2 dcim_bitcell
    + PLACED ( 1520 30240 ) N ;
  - sram.bitcell_44_3 dcim_bitcell
    + PLACED ( 0 30240 ) N ;
  - sram.bitcell_45_0 dcim_bitcell
    + PLACED ( 4560 28980 ) FS ;
  - sram.bitcell_45_1 dcim_bitcell
    + PLACED ( 3040 28980 ) FS ;
  - sram.bitcell_45_2 dcim_bitcell
    + PLACED ( 1520 28980 ) FS ;
  - sram.bitcell_45_3 dcim_bitcell
    + PLACED ( 0 28980 ) FS ;
  - sram.bitcell_46_0 dcim_bitcell
    + PLACED ( 4560 27720 ) N ;
  - sram.bitcell_46_1 dcim_bitcell
    + PLACED ( 3040 27720 ) N ;
  - sram.bitcell_46_2 dcim_bitcell
    + PLACED ( 1520 27720 ) N ;
  - sram.bitcell_46_3 dcim_bitcell
    + PLACED ( 0 27720 ) N ;
  - sram.bitcell_47_0 dcim_bitcell
    + PLACED ( 4560 26460 ) FS ;
  - sram.bitcell_47_1 dcim_bitcell
    + PLACED ( 3040 26460 ) FS ;
  - sram.bitcell_47_2 dcim_bitcell
    + PLACED ( 1520 26460 ) FS ;
  - sram.bitcell_47_3 dcim_bitcell
    + PLACED ( 0 26460 ) FS ;
  - sram.bitcell_48_0 dcim_bitcell
    + PLACED ( 4560 25200 ) N ;
  - sram.bitcell_48_1 dcim_bitcell
    + PLACED ( 3040 25200 ) N ;
  - sram.bitcell_48_2 dcim_bitcell
    + PLACED ( 1520 25200 ) N ;
  - sram.bitcell_48_3 dcim_bitcell
    + PLACED ( 0 25200 ) N ;
  - sram.bitcell_49_0 dcim_bitcell
    + PLACED ( 4560 23940 ) FS ;
  - sram.bitcell_49_1 dcim_bitcell
    + PLACED ( 3040 23940 ) FS ;
  - sram.bitcell_49_2 dcim_bitcell
    + PLACED ( 1520 23940 ) FS ;
  - sram.bitcell_49_3 dcim_bitcell
    + PLACED ( 0 23940 ) FS ;
  - sram.bitcell_4_0 dcim_bitcell
    + PLACED ( 4560 80640 ) N ;
  - sram.bitcell_4_1 dcim_bitcell
    + PLACED ( 3040 80640 ) N ;
  - sram.bitcell_4_2 dcim_bitcell
    + PLACED ( 1520 80640 ) N ;
  - sram.bitcell_4_3 dcim_bitcell
    + PLACED ( 0 80640 ) N ;
  - sram.bitcell_50_0 dcim_bitcell
    + PLACED ( 4560 22680 ) N ;
  - sram.bitcell_50_1 dcim_bitcell
    + PLACED ( 3040 22680 ) N ;
  - sram.bitcell_50_2 dcim_bitcell
    + PLACED ( 1520 22680 ) N ;
  - sram.bitcell_50_3 dcim_bitcell
    + PLACED ( 0 22680 ) N ;
  - sram.bitcell_51_0 dcim_bitcell
    + PLACED ( 4560 21420 ) FS ;
  - sram.bitcell_51_1 dcim_bitcell
    + PLACED ( 3040 21420 ) FS ;
  - sram.bitcell_51_2 dcim_bitcell
    + PLACED ( 1520 21420 ) FS ;
  - sram.bitcell_51_3 dcim_bitcell
    + PLACED ( 0 21420 ) FS ;
  - sram.bitcell_52_0 dcim_bitcell
    + PLACED ( 4560 20160 ) N ;
  - sram.bitcell_52_1 dcim_bitcell
    + PLACED ( 3040 20160 ) N ;
  - sram.bitcell_52_2 dcim_bitcell
    + PLACED ( 1520 20160 ) N ;
  - sram.bitcell_52_3 dcim_bitcell
    + PLACED ( 0 20160 ) N ;
  - sram.bitcell_53_0 dcim_bitcell
    + PLACED ( 4560 18900 ) FS ;
  - sram.bitcell_53_1 dcim_bitcell
    + PLACED ( 3040 18900 ) FS ;
  - sram.bitcell_53_2 dcim_bitcell
    + PLACED ( 1520 18900 ) FS ;
  - sram.bitcell_53_3 dcim_bitcell
    + PLACED ( 0 18900 ) FS ;
  - sram.bitcell_54_0 dcim_bitcell
    + PLACED ( 4560 17640 ) N ;
  - sram.bitcell_54_1 dcim_bitcell
    + PLACED ( 3040 17640 ) N ;
  - sram.bitcell_54_2 dcim_bitcell
    + PLACED ( 1520 17640 ) N ;
  - sram.bitcell_54_3 dcim_bitcell
    + PLACED ( 0 17640 ) N ;
  - sram.bitcell_55_0 dcim_bitcell
    + PLACED ( 4560 16380 ) FS ;
  - sram.bitcell_55_1 dcim_bitcell
    + PLACED ( 3040 16380 ) FS ;
  - sram.bitcell_55_2 dcim_bitcell
    + PLACED ( 1520 16380 ) FS ;
  - sram.bitcell_55_3 dcim_bitcell
    + PLACED ( 0 16380 ) FS ;
  - sram.bitcell_56_0 dcim_bitcell
    + PLACED ( 4560 15120 ) N ;
  - sram.bitcell_56_1 dcim_bitcell
    + PLACED ( 3040 15120 ) N ;
  - sram.bitcell_56_2 dcim_bitcell
    + PLACED ( 1520 15120 ) N ;
  - sram.bitcell_56_3 dcim_bitcell
    + PLACED ( 0 15120 ) N ;
  - sram.bitcell_57_0 dcim_bitcell
    + PLACED ( 4560 13860 ) FS ;
  - sram.bitcell_57_1 dcim_bitcell
    + PLACED ( 3040 13860 ) FS ;
  - sram.bitcell_57_2 dcim_bitcell
    + PLACED ( 1520 13860 ) FS ;
  - sram.bitcell_57_3 dcim_bitcell
    + PLACED ( 0 13860 ) FS ;
  - sram.bitcell_58_0 dcim_bitcell
    + PLACED ( 4560 12600 ) N ;
  - sram.bitcell_58_1 dcim_bitcell
    + PLACED ( 3040 12600 ) N ;
  - sram.bitcell_58_2 dcim_bitcell
    + PLACED ( 1520 12600 ) N ;
  - sram.bitcell_58_3 dcim_bitcell
    + PLACED ( 0 12600 ) N ;
  - sram.bitcell_59_0 dcim_bitcell
    + PLACED ( 4560 11340 ) FS ;
  - sram.bitcell_59_1 dcim_bitcell
    + PLACED ( 3040 11340 ) FS ;
  - sram.bitcell_59_2 dcim_bitcell
    + PLACED ( 1520 11340 ) FS ;
  - sram.bitcell_59_3 dcim_bitcell
    + PLACED ( 0 11340 ) FS ;
  - sram.bitcell_5_0 dcim_bitcell
    + PLACED ( 4560 79380 ) FS ;
  - sram.bitcell_5_1 dcim_bitcell
    + PLACED ( 3040 79380 ) FS ;
  - sram.bitcell_5_2 dcim_bitcell
    + PLACED ( 1520 79380 ) FS ;
  - sram.bitcell_5_3 dcim_bitcell
    + PLACED ( 0 79380 ) FS ;
  - sram.bitcell_60_0 dcim_bitcell
    + PLACED ( 4560 10080 ) N ;
  - sram.bitcell_60_1 dcim_bitcell
    + PLACED ( 3040 10080 ) N ;
  - sram.bitcell_60_2 dcim_bitcell
    + PLACED ( 1520 10080 ) N ;
  - sram.bitcell_60_3 dcim_bitcell
    + PLACED ( 0 10080 ) N ;
  - sram.bitcell_61_0 dcim_bitcell
    + PLACED ( 4560 8820 ) FS ;
  - sram.bitcell_61_1 dcim_bitcell
    + PLACED ( 3040 8820 ) FS ;
  - sram.bitcell_61_2 dcim_bitcell
    + PLACED ( 1520 8820 ) FS ;
  - sram.bitcell_61_3 dcim_bitcell
    + PLACED ( 0 8820 ) FS ;
  - sram.bitcell_62_0 dcim_bitcell
    + PLACED ( 4560 7560 ) N ;
  - sram.bitcell_62_1 dcim_bitcell
    + PLACED ( 3040 7560 ) N ;
  - sram.bitcell_62_2 dcim_bitcell
    + PLACED ( 1520 7560 ) N ;
  - sram.bitcell_62_3 dcim_bitcell
    + PLACED ( 0 7560 ) N ;
  - sram.bitcell_63_0 dcim_bitcell
    + PLACED ( 4560 6300 ) FS ;
  - sram.bitcell_63_1 dcim_bitcell
    + PLACED ( 3040 6300 ) FS ;
  - sram.bitcell_63_2 dcim_bitcell
    + PLACED ( 1520 6300 ) FS ;
  - sram.bitcell_63_3 dcim_bitcell
    + PLACED ( 0 6300 ) FS ;
  - sram.bitcell_6_0 dcim_bitcell
    + PLACED ( 4560 78120 ) N ;
  - sram.bitcell_6_1 dcim_bitcell
    + PLACED ( 3040 78120 ) N ;
  - sram.bitcell_6_2 dcim_bitcell
    + PLACED ( 1520 78120 ) N ;
  - sram.bitcell_6_3 dcim_bitcell
    + PLACED ( 0 78120 ) N ;
  - sram.bitcell_7_0 dcim_bitcell
    + PLACED ( 4560 76860 ) FS ;
  - sram.bitcell_7_1 dcim_bitcell
    + PLACED ( 3040 76860 ) FS ;
  - sram.bitcell_7_2 dcim_bitcell
    + PLACED ( 1520 76860 ) FS ;
  - sram.bitcell_7_3 dcim_bitcell
    + PLACED ( 0 76860 ) FS ;
  - sram.bitcell_8_0 dcim_bitcell
    + PLACED ( 4560 75600 ) N ;
  - sram.bitcell_8_1 dcim_bitcell
    + PLACED ( 3040 75600 ) N ;
  - sram.bitcell_8_2 dcim_bitcell
    + PLACED ( 1520 75600 ) N ;
  - sram.bitcell_8_3 dcim_bitcell
    + PLACED ( 0 75600 ) N ;
  - sram.bitcell_9_0 dcim_bitcell
    + PLACED ( 4560 74340 ) FS ;
  - sram.bitcell_9_1 dcim_bitcell
    + PLACED ( 3040 74340 ) FS ;
  - sram.bitcell_9_2 dcim_bitcell
    + PLACED ( 1520 74340 ) FS ;
  - sram.bitcell_9_3 dcim_bitcell
    + PLACED ( 0 74340 ) FS ;
  - sram_rw.rw_0 sram_rw
    + PLACED ( 4560 0 ) N ;
  - sram_rw.rw_1 sram_rw
    + PLACED ( 3040 0 ) N ;
  - sram_rw.rw_2 sram_rw
    + PLACED ( 1520 0 ) N ;
  - sram_rw.rw_3 sram_rw
    + PLACED ( 0 0 ) N ;
END COMPONENTS

NETS 405 ;
  - bitcell_out_0<0>
    ( PIN bitcell_out_0<0> )
    ( sram.bitcell_0_0 out ) ;
  - bitcell_out_0<1>
    ( PIN bitcell_out_0<1> )
    ( sram.bitcell_0_1 out ) ;
  - bitcell_out_0<2>
    ( PIN bitcell_out_0<2> )
    ( sram.bitcell_0_2 out ) ;
  - bitcell_out_0<3>
    ( PIN bitcell_out_0<3> )
    ( sram.bitcell_0_3 out ) ;
  - bitcell_out_10<0>
    ( PIN bitcell_out_10<0> )
    ( sram.bitcell_10_0 out ) ;
  - bitcell_out_10<1>
    ( PIN bitcell_out_10<1> )
    ( sram.bitcell_10_1 out ) ;
  - bitcell_out_10<2>
    ( PIN bitcell_out_10<2> )
    ( sram.bitcell_10_2 out ) ;
  - bitcell_out_10<3>
    ( PIN bitcell_out_10<3> )
    ( sram.bitcell_10_3 out ) ;
  - bitcell_out_11<0>
    ( PIN bitcell_out_11<0> )
    ( sram.bitcell_11_0 out ) ;
  - bitcell_out_11<1>
    ( PIN bitcell_out_11<1> )
    ( sram.bitcell_11_1 out ) ;
  - bitcell_out_11<2>
    ( PIN bitcell_out_11<2> )
    ( sram.bitcell_11_2 out ) ;
  - bitcell_out_11<3>
    ( PIN bitcell_out_11<3> )
    ( sram.bitcell_11_3 out ) ;
  - bitcell_out_12<0>
    ( PIN bitcell_out_12<0> )
    ( sram.bitcell_12_0 out ) ;
  - bitcell_out_12<1>
    ( PIN bitcell_out_12<1> )
    ( sram.bitcell_12_1 out ) ;
  - bitcell_out_12<2>
    ( PIN bitcell_out_12<2> )
    ( sram.bitcell_12_2 out ) ;
  - bitcell_out_12<3>
    ( PIN bitcell_out_12<3> )
    ( sram.bitcell_12_3 out ) ;
  - bitcell_out_13<0>
    ( PIN bitcell_out_13<0> )
    ( sram.bitcell_13_0 out ) ;
  - bitcell_out_13<1>
    ( PIN bitcell_out_13<1> )
    ( sram.bitcell_13_1 out ) ;
  - bitcell_out_13<2>
    ( PIN bitcell_out_13<2> )
    ( sram.bitcell_13_2 out ) ;
  - bitcell_out_13<3>
    ( PIN bitcell_out_13<3> )
    ( sram.bitcell_13_3 out ) ;
  - bitcell_out_14<0>
    ( PIN bitcell_out_14<0> )
    ( sram.bitcell_14_0 out ) ;
  - bitcell_out_14<1>
    ( PIN bitcell_out_14<1> )
    ( sram.bitcell_14_1 out ) ;
  - bitcell_out_14<2>
    ( PIN bitcell_out_14<2> )
    ( sram.bitcell_14_2 out ) ;
  - bitcell_out_14<3>
    ( PIN bitcell_out_14<3> )
    ( sram.bitcell_14_3 out ) ;
  - bitcell_out_15<0>
    ( PIN bitcell_out_15<0> )
    ( sram.bitcell_15_0 out ) ;
  - bitcell_out_15<1>
    ( PIN bitcell_out_15<1> )
    ( sram.bitcell_15_1 out ) ;
  - bitcell_out_15<2>
    ( PIN bitcell_out_15<2> )
    ( sram.bitcell_15_2 out ) ;
  - bitcell_out_15<3>
    ( PIN bitcell_out_15<3> )
    ( sram.bitcell_15_3 out ) ;
  - bitcell_out_16<0>
    ( PIN bitcell_out_16<0> )
    ( sram.bitcell_16_0 out ) ;
  - bitcell_out_16<1>
    ( PIN bitcell_out_16<1> )
    ( sram.bitcell_16_1 out ) ;
  - bitcell_out_16<2>
    ( PIN bitcell_out_16<2> )
    ( sram.bitcell_16_2 out ) ;
  - bitcell_out_16<3>
    ( PIN bitcell_out_16<3> )
    ( sram.bitcell_16_3 out ) ;
  - bitcell_out_17<0>
    ( PIN bitcell_out_17<0> )
    ( sram.bitcell_17_0 out ) ;
  - bitcell_out_17<1>
    ( PIN bitcell_out_17<1> )
    ( sram.bitcell_17_1 out ) ;
  - bitcell_out_17<2>
    ( PIN bitcell_out_17<2> )
    ( sram.bitcell_17_2 out ) ;
  - bitcell_out_17<3>
    ( PIN bitcell_out_17<3> )
    ( sram.bitcell_17_3 out ) ;
  - bitcell_out_18<0>
    ( PIN bitcell_out_18<0> )
    ( sram.bitcell_18_0 out ) ;
  - bitcell_out_18<1>
    ( PIN bitcell_out_18<1> )
    ( sram.bitcell_18_1 out ) ;
  - bitcell_out_18<2>
    ( PIN bitcell_out_18<2> )
    ( sram.bitcell_18_2 out ) ;
  - bitcell_out_18<3>
    ( PIN bitcell_out_18<3> )
    ( sram.bitcell_18_3 out ) ;
  - bitcell_out_19<0>
    ( PIN bitcell_out_19<0> )
    ( sram.bitcell_19_0 out ) ;
  - bitcell_out_19<1>
    ( PIN bitcell_out_19<1> )
    ( sram.bitcell_19_1 out ) ;
  - bitcell_out_19<2>
    ( PIN bitcell_out_19<2> )
    ( sram.bitcell_19_2 out ) ;
  - bitcell_out_19<3>
    ( PIN bitcell_out_19<3> )
    ( sram.bitcell_19_3 out ) ;
  - bitcell_out_1<0>
    ( PIN bitcell_out_1<0> )
    ( sram.bitcell_1_0 out ) ;
  - bitcell_out_1<1>
    ( PIN bitcell_out_1<1> )
    ( sram.bitcell_1_1 out ) ;
  - bitcell_out_1<2>
    ( PIN bitcell_out_1<2> )
    ( sram.bitcell_1_2 out ) ;
  - bitcell_out_1<3>
    ( PIN bitcell_out_1<3> )
    ( sram.bitcell_1_3 out ) ;
  - bitcell_out_20<0>
    ( PIN bitcell_out_20<0> )
    ( sram.bitcell_20_0 out ) ;
  - bitcell_out_20<1>
    ( PIN bitcell_out_20<1> )
    ( sram.bitcell_20_1 out ) ;
  - bitcell_out_20<2>
    ( PIN bitcell_out_20<2> )
    ( sram.bitcell_20_2 out ) ;
  - bitcell_out_20<3>
    ( PIN bitcell_out_20<3> )
    ( sram.bitcell_20_3 out ) ;
  - bitcell_out_21<0>
    ( PIN bitcell_out_21<0> )
    ( sram.bitcell_21_0 out ) ;
  - bitcell_out_21<1>
    ( PIN bitcell_out_21<1> )
    ( sram.bitcell_21_1 out ) ;
  - bitcell_out_21<2>
    ( PIN bitcell_out_21<2> )
    ( sram.bitcell_21_2 out ) ;
  - bitcell_out_21<3>
    ( PIN bitcell_out_21<3> )
    ( sram.bitcell_21_3 out ) ;
  - bitcell_out_22<0>
    ( PIN bitcell_out_22<0> )
    ( sram.bitcell_22_0 out ) ;
  - bitcell_out_22<1>
    ( PIN bitcell_out_22<1> )
    ( sram.bitcell_22_1 out ) ;
  - bitcell_out_22<2>
    ( PIN bitcell_out_22<2> )
    ( sram.bitcell_22_2 out ) ;
  - bitcell_out_22<3>
    ( PIN bitcell_out_22<3> )
    ( sram.bitcell_22_3 out ) ;
  - bitcell_out_23<0>
    ( PIN bitcell_out_23<0> )
    ( sram.bitcell_23_0 out ) ;
  - bitcell_out_23<1>
    ( PIN bitcell_out_23<1> )
    ( sram.bitcell_23_1 out ) ;
  - bitcell_out_23<2>
    ( PIN bitcell_out_23<2> )
    ( sram.bitcell_23_2 out ) ;
  - bitcell_out_23<3>
    ( PIN bitcell_out_23<3> )
    ( sram.bitcell_23_3 out ) ;
  - bitcell_out_24<0>
    ( PIN bitcell_out_24<0> )
    ( sram.bitcell_24_0 out ) ;
  - bitcell_out_24<1>
    ( PIN bitcell_out_24<1> )
    ( sram.bitcell_24_1 out ) ;
  - bitcell_out_24<2>
    ( PIN bitcell_out_24<2> )
    ( sram.bitcell_24_2 out ) ;
  - bitcell_out_24<3>
    ( PIN bitcell_out_24<3> )
    ( sram.bitcell_24_3 out ) ;
  - bitcell_out_25<0>
    ( PIN bitcell_out_25<0> )
    ( sram.bitcell_25_0 out ) ;
  - bitcell_out_25<1>
    ( PIN bitcell_out_25<1> )
    ( sram.bitcell_25_1 out ) ;
  - bitcell_out_25<2>
    ( PIN bitcell_out_25<2> )
    ( sram.bitcell_25_2 out ) ;
  - bitcell_out_25<3>
    ( PIN bitcell_out_25<3> )
    ( sram.bitcell_25_3 out ) ;
  - bitcell_out_26<0>
    ( PIN bitcell_out_26<0> )
    ( sram.bitcell_26_0 out ) ;
  - bitcell_out_26<1>
    ( PIN bitcell_out_26<1> )
    ( sram.bitcell_26_1 out ) ;
  - bitcell_out_26<2>
    ( PIN bitcell_out_26<2> )
    ( sram.bitcell_26_2 out ) ;
  - bitcell_out_26<3>
    ( PIN bitcell_out_26<3> )
    ( sram.bitcell_26_3 out ) ;
  - bitcell_out_27<0>
    ( PIN bitcell_out_27<0> )
    ( sram.bitcell_27_0 out ) ;
  - bitcell_out_27<1>
    ( PIN bitcell_out_27<1> )
    ( sram.bitcell_27_1 out ) ;
  - bitcell_out_27<2>
    ( PIN bitcell_out_27<2> )
    ( sram.bitcell_27_2 out ) ;
  - bitcell_out_27<3>
    ( PIN bitcell_out_27<3> )
    ( sram.bitcell_27_3 out ) ;
  - bitcell_out_28<0>
    ( PIN bitcell_out_28<0> )
    ( sram.bitcell_28_0 out ) ;
  - bitcell_out_28<1>
    ( PIN bitcell_out_28<1> )
    ( sram.bitcell_28_1 out ) ;
  - bitcell_out_28<2>
    ( PIN bitcell_out_28<2> )
    ( sram.bitcell_28_2 out ) ;
  - bitcell_out_28<3>
    ( PIN bitcell_out_28<3> )
    ( sram.bitcell_28_3 out ) ;
  - bitcell_out_29<0>
    ( PIN bitcell_out_29<0> )
    ( sram.bitcell_29_0 out ) ;
  - bitcell_out_29<1>
    ( PIN bitcell_out_29<1> )
    ( sram.bitcell_29_1 out ) ;
  - bitcell_out_29<2>
    ( PIN bitcell_out_29<2> )
    ( sram.bitcell_29_2 out ) ;
  - bitcell_out_29<3>
    ( PIN bitcell_out_29<3> )
    ( sram.bitcell_29_3 out ) ;
  - bitcell_out_2<0>
    ( PIN bitcell_out_2<0> )
    ( sram.bitcell_2_0 out ) ;
  - bitcell_out_2<1>
    ( PIN bitcell_out_2<1> )
    ( sram.bitcell_2_1 out ) ;
  - bitcell_out_2<2>
    ( PIN bitcell_out_2<2> )
    ( sram.bitcell_2_2 out ) ;
  - bitcell_out_2<3>
    ( PIN bitcell_out_2<3> )
    ( sram.bitcell_2_3 out ) ;
  - bitcell_out_30<0>
    ( PIN bitcell_out_30<0> )
    ( sram.bitcell_30_0 out ) ;
  - bitcell_out_30<1>
    ( PIN bitcell_out_30<1> )
    ( sram.bitcell_30_1 out ) ;
  - bitcell_out_30<2>
    ( PIN bitcell_out_30<2> )
    ( sram.bitcell_30_2 out ) ;
  - bitcell_out_30<3>
    ( PIN bitcell_out_30<3> )
    ( sram.bitcell_30_3 out ) ;
  - bitcell_out_31<0>
    ( PIN bitcell_out_31<0> )
    ( sram.bitcell_31_0 out ) ;
  - bitcell_out_31<1>
    ( PIN bitcell_out_31<1> )
    ( sram.bitcell_31_1 out ) ;
  - bitcell_out_31<2>
    ( PIN bitcell_out_31<2> )
    ( sram.bitcell_31_2 out ) ;
  - bitcell_out_31<3>
    ( PIN bitcell_out_31<3> )
    ( sram.bitcell_31_3 out ) ;
  - bitcell_out_32<0>
    ( PIN bitcell_out_32<0> )
    ( sram.bitcell_32_0 out ) ;
  - bitcell_out_32<1>
    ( PIN bitcell_out_32<1> )
    ( sram.bitcell_32_1 out ) ;
  - bitcell_out_32<2>
    ( PIN bitcell_out_32<2> )
    ( sram.bitcell_32_2 out ) ;
  - bitcell_out_32<3>
    ( PIN bitcell_out_32<3> )
    ( sram.bitcell_32_3 out ) ;
  - bitcell_out_33<0>
    ( PIN bitcell_out_33<0> )
    ( sram.bitcell_33_0 out ) ;
  - bitcell_out_33<1>
    ( PIN bitcell_out_33<1> )
    ( sram.bitcell_33_1 out ) ;
  - bitcell_out_33<2>
    ( PIN bitcell_out_33<2> )
    ( sram.bitcell_33_2 out ) ;
  - bitcell_out_33<3>
    ( PIN bitcell_out_33<3> )
    ( sram.bitcell_33_3 out ) ;
  - bitcell_out_34<0>
    ( PIN bitcell_out_34<0> )
    ( sram.bitcell_34_0 out ) ;
  - bitcell_out_34<1>
    ( PIN bitcell_out_34<1> )
    ( sram.bitcell_34_1 out ) ;
  - bitcell_out_34<2>
    ( PIN bitcell_out_34<2> )
    ( sram.bitcell_34_2 out ) ;
  - bitcell_out_34<3>
    ( PIN bitcell_out_34<3> )
    ( sram.bitcell_34_3 out ) ;
  - bitcell_out_35<0>
    ( PIN bitcell_out_35<0> )
    ( sram.bitcell_35_0 out ) ;
  - bitcell_out_35<1>
    ( PIN bitcell_out_35<1> )
    ( sram.bitcell_35_1 out ) ;
  - bitcell_out_35<2>
    ( PIN bitcell_out_35<2> )
    ( sram.bitcell_35_2 out ) ;
  - bitcell_out_35<3>
    ( PIN bitcell_out_35<3> )
    ( sram.bitcell_35_3 out ) ;
  - bitcell_out_36<0>
    ( PIN bitcell_out_36<0> )
    ( sram.bitcell_36_0 out ) ;
  - bitcell_out_36<1>
    ( PIN bitcell_out_36<1> )
    ( sram.bitcell_36_1 out ) ;
  - bitcell_out_36<2>
    ( PIN bitcell_out_36<2> )
    ( sram.bitcell_36_2 out ) ;
  - bitcell_out_36<3>
    ( PIN bitcell_out_36<3> )
    ( sram.bitcell_36_3 out ) ;
  - bitcell_out_37<0>
    ( PIN bitcell_out_37<0> )
    ( sram.bitcell_37_0 out ) ;
  - bitcell_out_37<1>
    ( PIN bitcell_out_37<1> )
    ( sram.bitcell_37_1 out ) ;
  - bitcell_out_37<2>
    ( PIN bitcell_out_37<2> )
    ( sram.bitcell_37_2 out ) ;
  - bitcell_out_37<3>
    ( PIN bitcell_out_37<3> )
    ( sram.bitcell_37_3 out ) ;
  - bitcell_out_38<0>
    ( PIN bitcell_out_38<0> )
    ( sram.bitcell_38_0 out ) ;
  - bitcell_out_38<1>
    ( PIN bitcell_out_38<1> )
    ( sram.bitcell_38_1 out ) ;
  - bitcell_out_38<2>
    ( PIN bitcell_out_38<2> )
    ( sram.bitcell_38_2 out ) ;
  - bitcell_out_38<3>
    ( PIN bitcell_out_38<3> )
    ( sram.bitcell_38_3 out ) ;
  - bitcell_out_39<0>
    ( PIN bitcell_out_39<0> )
    ( sram.bitcell_39_0 out ) ;
  - bitcell_out_39<1>
    ( PIN bitcell_out_39<1> )
    ( sram.bitcell_39_1 out ) ;
  - bitcell_out_39<2>
    ( PIN bitcell_out_39<2> )
    ( sram.bitcell_39_2 out ) ;
  - bitcell_out_39<3>
    ( PIN bitcell_out_39<3> )
    ( sram.bitcell_39_3 out ) ;
  - bitcell_out_3<0>
    ( PIN bitcell_out_3<0> )
    ( sram.bitcell_3_0 out ) ;
  - bitcell_out_3<1>
    ( PIN bitcell_out_3<1> )
    ( sram.bitcell_3_1 out ) ;
  - bitcell_out_3<2>
    ( PIN bitcell_out_3<2> )
    ( sram.bitcell_3_2 out ) ;
  - bitcell_out_3<3>
    ( PIN bitcell_out_3<3> )
    ( sram.bitcell_3_3 out ) ;
  - bitcell_out_40<0>
    ( PIN bitcell_out_40<0> )
    ( sram.bitcell_40_0 out ) ;
  - bitcell_out_40<1>
    ( PIN bitcell_out_40<1> )
    ( sram.bitcell_40_1 out ) ;
  - bitcell_out_40<2>
    ( PIN bitcell_out_40<2> )
    ( sram.bitcell_40_2 out ) ;
  - bitcell_out_40<3>
    ( PIN bitcell_out_40<3> )
    ( sram.bitcell_40_3 out ) ;
  - bitcell_out_41<0>
    ( PIN bitcell_out_41<0> )
    ( sram.bitcell_41_0 out ) ;
  - bitcell_out_41<1>
    ( PIN bitcell_out_41<1> )
    ( sram.bitcell_41_1 out ) ;
  - bitcell_out_41<2>
    ( PIN bitcell_out_41<2> )
    ( sram.bitcell_41_2 out ) ;
  - bitcell_out_41<3>
    ( PIN bitcell_out_41<3> )
    ( sram.bitcell_41_3 out ) ;
  - bitcell_out_42<0>
    ( PIN bitcell_out_42<0> )
    ( sram.bitcell_42_0 out ) ;
  - bitcell_out_42<1>
    ( PIN bitcell_out_42<1> )
    ( sram.bitcell_42_1 out ) ;
  - bitcell_out_42<2>
    ( PIN bitcell_out_42<2> )
    ( sram.bitcell_42_2 out ) ;
  - bitcell_out_42<3>
    ( PIN bitcell_out_42<3> )
    ( sram.bitcell_42_3 out ) ;
  - bitcell_out_43<0>
    ( PIN bitcell_out_43<0> )
    ( sram.bitcell_43_0 out ) ;
  - bitcell_out_43<1>
    ( PIN bitcell_out_43<1> )
    ( sram.bitcell_43_1 out ) ;
  - bitcell_out_43<2>
    ( PIN bitcell_out_43<2> )
    ( sram.bitcell_43_2 out ) ;
  - bitcell_out_43<3>
    ( PIN bitcell_out_43<3> )
    ( sram.bitcell_43_3 out ) ;
  - bitcell_out_44<0>
    ( PIN bitcell_out_44<0> )
    ( sram.bitcell_44_0 out ) ;
  - bitcell_out_44<1>
    ( PIN bitcell_out_44<1> )
    ( sram.bitcell_44_1 out ) ;
  - bitcell_out_44<2>
    ( PIN bitcell_out_44<2> )
    ( sram.bitcell_44_2 out ) ;
  - bitcell_out_44<3>
    ( PIN bitcell_out_44<3> )
    ( sram.bitcell_44_3 out ) ;
  - bitcell_out_45<0>
    ( PIN bitcell_out_45<0> )
    ( sram.bitcell_45_0 out ) ;
  - bitcell_out_45<1>
    ( PIN bitcell_out_45<1> )
    ( sram.bitcell_45_1 out ) ;
  - bitcell_out_45<2>
    ( PIN bitcell_out_45<2> )
    ( sram.bitcell_45_2 out ) ;
  - bitcell_out_45<3>
    ( PIN bitcell_out_45<3> )
    ( sram.bitcell_45_3 out ) ;
  - bitcell_out_46<0>
    ( PIN bitcell_out_46<0> )
    ( sram.bitcell_46_0 out ) ;
  - bitcell_out_46<1>
    ( PIN bitcell_out_46<1> )
    ( sram.bitcell_46_1 out ) ;
  - bitcell_out_46<2>
    ( PIN bitcell_out_46<2> )
    ( sram.bitcell_46_2 out ) ;
  - bitcell_out_46<3>
    ( PIN bitcell_out_46<3> )
    ( sram.bitcell_46_3 out ) ;
  - bitcell_out_47<0>
    ( PIN bitcell_out_47<0> )
    ( sram.bitcell_47_0 out ) ;
  - bitcell_out_47<1>
    ( PIN bitcell_out_47<1> )
    ( sram.bitcell_47_1 out ) ;
  - bitcell_out_47<2>
    ( PIN bitcell_out_47<2> )
    ( sram.bitcell_47_2 out ) ;
  - bitcell_out_47<3>
    ( PIN bitcell_out_47<3> )
    ( sram.bitcell_47_3 out ) ;
  - bitcell_out_48<0>
    ( PIN bitcell_out_48<0> )
    ( sram.bitcell_48_0 out ) ;
  - bitcell_out_48<1>
    ( PIN bitcell_out_48<1> )
    ( sram.bitcell_48_1 out ) ;
  - bitcell_out_48<2>
    ( PIN bitcell_out_48<2> )
    ( sram.bitcell_48_2 out ) ;
  - bitcell_out_48<3>
    ( PIN bitcell_out_48<3> )
    ( sram.bitcell_48_3 out ) ;
  - bitcell_out_49<0>
    ( PIN bitcell_out_49<0> )
    ( sram.bitcell_49_0 out ) ;
  - bitcell_out_49<1>
    ( PIN bitcell_out_49<1> )
    ( sram.bitcell_49_1 out ) ;
  - bitcell_out_49<2>
    ( PIN bitcell_out_49<2> )
    ( sram.bitcell_49_2 out ) ;
  - bitcell_out_49<3>
    ( PIN bitcell_out_49<3> )
    ( sram.bitcell_49_3 out ) ;
  - bitcell_out_4<0>
    ( PIN bitcell_out_4<0> )
    ( sram.bitcell_4_0 out ) ;
  - bitcell_out_4<1>
    ( PIN bitcell_out_4<1> )
    ( sram.bitcell_4_1 out ) ;
  - bitcell_out_4<2>
    ( PIN bitcell_out_4<2> )
    ( sram.bitcell_4_2 out ) ;
  - bitcell_out_4<3>
    ( PIN bitcell_out_4<3> )
    ( sram.bitcell_4_3 out ) ;
  - bitcell_out_50<0>
    ( PIN bitcell_out_50<0> )
    ( sram.bitcell_50_0 out ) ;
  - bitcell_out_50<1>
    ( PIN bitcell_out_50<1> )
    ( sram.bitcell_50_1 out ) ;
  - bitcell_out_50<2>
    ( PIN bitcell_out_50<2> )
    ( sram.bitcell_50_2 out ) ;
  - bitcell_out_50<3>
    ( PIN bitcell_out_50<3> )
    ( sram.bitcell_50_3 out ) ;
  - bitcell_out_51<0>
    ( PIN bitcell_out_51<0> )
    ( sram.bitcell_51_0 out ) ;
  - bitcell_out_51<1>
    ( PIN bitcell_out_51<1> )
    ( sram.bitcell_51_1 out ) ;
  - bitcell_out_51<2>
    ( PIN bitcell_out_51<2> )
    ( sram.bitcell_51_2 out ) ;
  - bitcell_out_51<3>
    ( PIN bitcell_out_51<3> )
    ( sram.bitcell_51_3 out ) ;
  - bitcell_out_52<0>
    ( PIN bitcell_out_52<0> )
    ( sram.bitcell_52_0 out ) ;
  - bitcell_out_52<1>
    ( PIN bitcell_out_52<1> )
    ( sram.bitcell_52_1 out ) ;
  - bitcell_out_52<2>
    ( PIN bitcell_out_52<2> )
    ( sram.bitcell_52_2 out ) ;
  - bitcell_out_52<3>
    ( PIN bitcell_out_52<3> )
    ( sram.bitcell_52_3 out ) ;
  - bitcell_out_53<0>
    ( PIN bitcell_out_53<0> )
    ( sram.bitcell_53_0 out ) ;
  - bitcell_out_53<1>
    ( PIN bitcell_out_53<1> )
    ( sram.bitcell_53_1 out ) ;
  - bitcell_out_53<2>
    ( PIN bitcell_out_53<2> )
    ( sram.bitcell_53_2 out ) ;
  - bitcell_out_53<3>
    ( PIN bitcell_out_53<3> )
    ( sram.bitcell_53_3 out ) ;
  - bitcell_out_54<0>
    ( PIN bitcell_out_54<0> )
    ( sram.bitcell_54_0 out ) ;
  - bitcell_out_54<1>
    ( PIN bitcell_out_54<1> )
    ( sram.bitcell_54_1 out ) ;
  - bitcell_out_54<2>
    ( PIN bitcell_out_54<2> )
    ( sram.bitcell_54_2 out ) ;
  - bitcell_out_54<3>
    ( PIN bitcell_out_54<3> )
    ( sram.bitcell_54_3 out ) ;
  - bitcell_out_55<0>
    ( PIN bitcell_out_55<0> )
    ( sram.bitcell_55_0 out ) ;
  - bitcell_out_55<1>
    ( PIN bitcell_out_55<1> )
    ( sram.bitcell_55_1 out ) ;
  - bitcell_out_55<2>
    ( PIN bitcell_out_55<2> )
    ( sram.bitcell_55_2 out ) ;
  - bitcell_out_55<3>
    ( PIN bitcell_out_55<3> )
    ( sram.bitcell_55_3 out ) ;
  - bitcell_out_56<0>
    ( PIN bitcell_out_56<0> )
    ( sram.bitcell_56_0 out ) ;
  - bitcell_out_56<1>
    ( PIN bitcell_out_56<1> )
    ( sram.bitcell_56_1 out ) ;
  - bitcell_out_56<2>
    ( PIN bitcell_out_56<2> )
    ( sram.bitcell_56_2 out ) ;
  - bitcell_out_56<3>
    ( PIN bitcell_out_56<3> )
    ( sram.bitcell_56_3 out ) ;
  - bitcell_out_57<0>
    ( PIN bitcell_out_57<0> )
    ( sram.bitcell_57_0 out ) ;
  - bitcell_out_57<1>
    ( PIN bitcell_out_57<1> )
    ( sram.bitcell_57_1 out ) ;
  - bitcell_out_57<2>
    ( PIN bitcell_out_57<2> )
    ( sram.bitcell_57_2 out ) ;
  - bitcell_out_57<3>
    ( PIN bitcell_out_57<3> )
    ( sram.bitcell_57_3 out ) ;
  - bitcell_out_58<0>
    ( PIN bitcell_out_58<0> )
    ( sram.bitcell_58_0 out ) ;
  - bitcell_out_58<1>
    ( PIN bitcell_out_58<1> )
    ( sram.bitcell_58_1 out ) ;
  - bitcell_out_58<2>
    ( PIN bitcell_out_58<2> )
    ( sram.bitcell_58_2 out ) ;
  - bitcell_out_58<3>
    ( PIN bitcell_out_58<3> )
    ( sram.bitcell_58_3 out ) ;
  - bitcell_out_59<0>
    ( PIN bitcell_out_59<0> )
    ( sram.bitcell_59_0 out ) ;
  - bitcell_out_59<1>
    ( PIN bitcell_out_59<1> )
    ( sram.bitcell_59_1 out ) ;
  - bitcell_out_59<2>
    ( PIN bitcell_out_59<2> )
    ( sram.bitcell_59_2 out ) ;
  - bitcell_out_59<3>
    ( PIN bitcell_out_59<3> )
    ( sram.bitcell_59_3 out ) ;
  - bitcell_out_5<0>
    ( PIN bitcell_out_5<0> )
    ( sram.bitcell_5_0 out ) ;
  - bitcell_out_5<1>
    ( PIN bitcell_out_5<1> )
    ( sram.bitcell_5_1 out ) ;
  - bitcell_out_5<2>
    ( PIN bitcell_out_5<2> )
    ( sram.bitcell_5_2 out ) ;
  - bitcell_out_5<3>
    ( PIN bitcell_out_5<3> )
    ( sram.bitcell_5_3 out ) ;
  - bitcell_out_60<0>
    ( PIN bitcell_out_60<0> )
    ( sram.bitcell_60_0 out ) ;
  - bitcell_out_60<1>
    ( PIN bitcell_out_60<1> )
    ( sram.bitcell_60_1 out ) ;
  - bitcell_out_60<2>
    ( PIN bitcell_out_60<2> )
    ( sram.bitcell_60_2 out ) ;
  - bitcell_out_60<3>
    ( PIN bitcell_out_60<3> )
    ( sram.bitcell_60_3 out ) ;
  - bitcell_out_61<0>
    ( PIN bitcell_out_61<0> )
    ( sram.bitcell_61_0 out ) ;
  - bitcell_out_61<1>
    ( PIN bitcell_out_61<1> )
    ( sram.bitcell_61_1 out ) ;
  - bitcell_out_61<2>
    ( PIN bitcell_out_61<2> )
    ( sram.bitcell_61_2 out ) ;
  - bitcell_out_61<3>
    ( PIN bitcell_out_61<3> )
    ( sram.bitcell_61_3 out ) ;
  - bitcell_out_62<0>
    ( PIN bitcell_out_62<0> )
    ( sram.bitcell_62_0 out ) ;
  - bitcell_out_62<1>
    ( PIN bitcell_out_62<1> )
    ( sram.bitcell_62_1 out ) ;
  - bitcell_out_62<2>
    ( PIN bitcell_out_62<2> )
    ( sram.bitcell_62_2 out ) ;
  - bitcell_out_62<3>
    ( PIN bitcell_out_62<3> )
    ( sram.bitcell_62_3 out ) ;
  - bitcell_out_63<0>
    ( PIN bitcell_out_63<0> )
    ( sram.bitcell_63_0 out ) ;
  - bitcell_out_63<1>
    ( PIN bitcell_out_63<1> )
    ( sram.bitcell_63_1 out ) ;
  - bitcell_out_63<2>
    ( PIN bitcell_out_63<2> )
    ( sram.bitcell_63_2 out ) ;
  - bitcell_out_63<3>
    ( PIN bitcell_out_63<3> )
    ( sram.bitcell_63_3 out ) ;
  - bitcell_out_6<0>
    ( PIN bitcell_out_6<0> )
    ( sram.bitcell_6_0 out ) ;
  - bitcell_out_6<1>
    ( PIN bitcell_out_6<1> )
    ( sram.bitcell_6_1 out ) ;
  - bitcell_out_6<2>
    ( PIN bitcell_out_6<2> )
    ( sram.bitcell_6_2 out ) ;
  - bitcell_out_6<3>
    ( PIN bitcell_out_6<3> )
    ( sram.bitcell_6_3 out ) ;
  - bitcell_out_7<0>
    ( PIN bitcell_out_7<0> )
    ( sram.bitcell_7_0 out ) ;
  - bitcell_out_7<1>
    ( PIN bitcell_out_7<1> )
    ( sram.bitcell_7_1 out ) ;
  - bitcell_out_7<2>
    ( PIN bitcell_out_7<2> )
    ( sram.bitcell_7_2 out ) ;
  - bitcell_out_7<3>
    ( PIN bitcell_out_7<3> )
    ( sram.bitcell_7_3 out ) ;
  - bitcell_out_8<0>
    ( PIN bitcell_out_8<0> )
    ( sram.bitcell_8_0 out ) ;
  - bitcell_out_8<1>
    ( PIN bitcell_out_8<1> )
    ( sram.bitcell_8_1 out ) ;
  - bitcell_out_8<2>
    ( PIN bitcell_out_8<2> )
    ( sram.bitcell_8_2 out ) ;
  - bitcell_out_8<3>
    ( PIN bitcell_out_8<3> )
    ( sram.bitcell_8_3 out ) ;
  - bitcell_out_9<0>
    ( PIN bitcell_out_9<0> )
    ( sram.bitcell_9_0 out ) ;
  - bitcell_out_9<1>
    ( PIN bitcell_out_9<1> )
    ( sram.bitcell_9_1 out ) ;
  - bitcell_out_9<2>
    ( PIN bitcell_out_9<2> )
    ( sram.bitcell_9_2 out ) ;
  - bitcell_out_9<3>
    ( PIN bitcell_out_9<3> )
    ( sram.bitcell_9_3 out ) ;
  - din<0>
    ( PIN din<0> )
    ( sram_rw.rw_0 din ) ;
  - din<1>
    ( PIN din<1> )
    ( sram_rw.rw_1 din ) ;
  - din<2>
    ( PIN din<2> )
    ( sram_rw.rw_2 din ) ;
  - din<3>
    ( PIN din<3> )
    ( sram_rw.rw_3 din ) ;
  - dout<0>
    ( PIN dout<0> )
    ( sram_rw.rw_0 dout ) ;
  - dout<1>
    ( PIN dout<1> )
    ( sram_rw.rw_1 dout ) ;
  - dout<2>
    ( PIN dout<2> )
    ( sram_rw.rw_2 dout ) ;
  - dout<3>
    ( PIN dout<3> )
    ( sram_rw.rw_3 dout ) ;
  - in_b<0>
    ( PIN in_b<0> )
    ( sram.bitcell_0_0 in_b )
    ( sram.bitcell_0_1 in_b )
    ( sram.bitcell_0_2 in_b )
    ( sram.bitcell_0_3 in_b ) ;
  - in_b<10>
    ( PIN in_b<10> )
    ( sram.bitcell_10_0 in_b )
    ( sram.bitcell_10_1 in_b )
    ( sram.bitcell_10_2 in_b )
    ( sram.bitcell_10_3 in_b ) ;
  - in_b<11>
    ( PIN in_b<11> )
    ( sram.bitcell_11_0 in_b )
    ( sram.bitcell_11_1 in_b )
    ( sram.bitcell_11_2 in_b )
    ( sram.bitcell_11_3 in_b ) ;
  - in_b<12>
    ( PIN in_b<12> )
    ( sram.bitcell_12_0 in_b )
    ( sram.bitcell_12_1 in_b )
    ( sram.bitcell_12_2 in_b )
    ( sram.bitcell_12_3 in_b ) ;
  - in_b<13>
    ( PIN in_b<13> )
    ( sram.bitcell_13_0 in_b )
    ( sram.bitcell_13_1 in_b )
    ( sram.bitcell_13_2 in_b )
    ( sram.bitcell_13_3 in_b ) ;
  - in_b<14>
    ( PIN in_b<14> )
    ( sram.bitcell_14_0 in_b )
    ( sram.bitcell_14_1 in_b )
    ( sram.bitcell_14_2 in_b )
    ( sram.bitcell_14_3 in_b ) ;
  - in_b<15>
    ( PIN in_b<15> )
    ( sram.bitcell_15_0 in_b )
    ( sram.bitcell_15_1 in_b )
    ( sram.bitcell_15_2 in_b )
    ( sram.bitcell_15_3 in_b ) ;
  - in_b<16>
    ( PIN in_b<16> )
    ( sram.bitcell_16_0 in_b )
    ( sram.bitcell_16_1 in_b )
    ( sram.bitcell_16_2 in_b )
    ( sram.bitcell_16_3 in_b ) ;
  - in_b<17>
    ( PIN in_b<17> )
    ( sram.bitcell_17_0 in_b )
    ( sram.bitcell_17_1 in_b )
    ( sram.bitcell_17_2 in_b )
    ( sram.bitcell_17_3 in_b ) ;
  - in_b<18>
    ( PIN in_b<18> )
    ( sram.bitcell_18_0 in_b )
    ( sram.bitcell_18_1 in_b )
    ( sram.bitcell_18_2 in_b )
    ( sram.bitcell_18_3 in_b ) ;
  - in_b<19>
    ( PIN in_b<19> )
    ( sram.bitcell_19_0 in_b )
    ( sram.bitcell_19_1 in_b )
    ( sram.bitcell_19_2 in_b )
    ( sram.bitcell_19_3 in_b ) ;
  - in_b<1>
    ( PIN in_b<1> )
    ( sram.bitcell_1_0 in_b )
    ( sram.bitcell_1_1 in_b )
    ( sram.bitcell_1_2 in_b )
    ( sram.bitcell_1_3 in_b ) ;
  - in_b<20>
    ( PIN in_b<20> )
    ( sram.bitcell_20_0 in_b )
    ( sram.bitcell_20_1 in_b )
    ( sram.bitcell_20_2 in_b )
    ( sram.bitcell_20_3 in_b ) ;
  - in_b<21>
    ( PIN in_b<21> )
    ( sram.bitcell_21_0 in_b )
    ( sram.bitcell_21_1 in_b )
    ( sram.bitcell_21_2 in_b )
    ( sram.bitcell_21_3 in_b ) ;
  - in_b<22>
    ( PIN in_b<22> )
    ( sram.bitcell_22_0 in_b )
    ( sram.bitcell_22_1 in_b )
    ( sram.bitcell_22_2 in_b )
    ( sram.bitcell_22_3 in_b ) ;
  - in_b<23>
    ( PIN in_b<23> )
    ( sram.bitcell_23_0 in_b )
    ( sram.bitcell_23_1 in_b )
    ( sram.bitcell_23_2 in_b )
    ( sram.bitcell_23_3 in_b ) ;
  - in_b<24>
    ( PIN in_b<24> )
    ( sram.bitcell_24_0 in_b )
    ( sram.bitcell_24_1 in_b )
    ( sram.bitcell_24_2 in_b )
    ( sram.bitcell_24_3 in_b ) ;
  - in_b<25>
    ( PIN in_b<25> )
    ( sram.bitcell_25_0 in_b )
    ( sram.bitcell_25_1 in_b )
    ( sram.bitcell_25_2 in_b )
    ( sram.bitcell_25_3 in_b ) ;
  - in_b<26>
    ( PIN in_b<26> )
    ( sram.bitcell_26_0 in_b )
    ( sram.bitcell_26_1 in_b )
    ( sram.bitcell_26_2 in_b )
    ( sram.bitcell_26_3 in_b ) ;
  - in_b<27>
    ( PIN in_b<27> )
    ( sram.bitcell_27_0 in_b )
    ( sram.bitcell_27_1 in_b )
    ( sram.bitcell_27_2 in_b )
    ( sram.bitcell_27_3 in_b ) ;
  - in_b<28>
    ( PIN in_b<28> )
    ( sram.bitcell_28_0 in_b )
    ( sram.bitcell_28_1 in_b )
    ( sram.bitcell_28_2 in_b )
    ( sram.bitcell_28_3 in_b ) ;
  - in_b<29>
    ( PIN in_b<29> )
    ( sram.bitcell_29_0 in_b )
    ( sram.bitcell_29_1 in_b )
    ( sram.bitcell_29_2 in_b )
    ( sram.bitcell_29_3 in_b ) ;
  - in_b<2>
    ( PIN in_b<2> )
    ( sram.bitcell_2_0 in_b )
    ( sram.bitcell_2_1 in_b )
    ( sram.bitcell_2_2 in_b )
    ( sram.bitcell_2_3 in_b ) ;
  - in_b<30>
    ( PIN in_b<30> )
    ( sram.bitcell_30_0 in_b )
    ( sram.bitcell_30_1 in_b )
    ( sram.bitcell_30_2 in_b )
    ( sram.bitcell_30_3 in_b ) ;
  - in_b<31>
    ( PIN in_b<31> )
    ( sram.bitcell_31_0 in_b )
    ( sram.bitcell_31_1 in_b )
    ( sram.bitcell_31_2 in_b )
    ( sram.bitcell_31_3 in_b ) ;
  - in_b<32>
    ( PIN in_b<32> )
    ( sram.bitcell_32_0 in_b )
    ( sram.bitcell_32_1 in_b )
    ( sram.bitcell_32_2 in_b )
    ( sram.bitcell_32_3 in_b ) ;
  - in_b<33>
    ( PIN in_b<33> )
    ( sram.bitcell_33_0 in_b )
    ( sram.bitcell_33_1 in_b )
    ( sram.bitcell_33_2 in_b )
    ( sram.bitcell_33_3 in_b ) ;
  - in_b<34>
    ( PIN in_b<34> )
    ( sram.bitcell_34_0 in_b )
    ( sram.bitcell_34_1 in_b )
    ( sram.bitcell_34_2 in_b )
    ( sram.bitcell_34_3 in_b ) ;
  - in_b<35>
    ( PIN in_b<35> )
    ( sram.bitcell_35_0 in_b )
    ( sram.bitcell_35_1 in_b )
    ( sram.bitcell_35_2 in_b )
    ( sram.bitcell_35_3 in_b ) ;
  - in_b<36>
    ( PIN in_b<36> )
    ( sram.bitcell_36_0 in_b )
    ( sram.bitcell_36_1 in_b )
    ( sram.bitcell_36_2 in_b )
    ( sram.bitcell_36_3 in_b ) ;
  - in_b<37>
    ( PIN in_b<37> )
    ( sram.bitcell_37_0 in_b )
    ( sram.bitcell_37_1 in_b )
    ( sram.bitcell_37_2 in_b )
    ( sram.bitcell_37_3 in_b ) ;
  - in_b<38>
    ( PIN in_b<38> )
    ( sram.bitcell_38_0 in_b )
    ( sram.bitcell_38_1 in_b )
    ( sram.bitcell_38_2 in_b )
    ( sram.bitcell_38_3 in_b ) ;
  - in_b<39>
    ( PIN in_b<39> )
    ( sram.bitcell_39_0 in_b )
    ( sram.bitcell_39_1 in_b )
    ( sram.bitcell_39_2 in_b )
    ( sram.bitcell_39_3 in_b ) ;
  - in_b<3>
    ( PIN in_b<3> )
    ( sram.bitcell_3_0 in_b )
    ( sram.bitcell_3_1 in_b )
    ( sram.bitcell_3_2 in_b )
    ( sram.bitcell_3_3 in_b ) ;
  - in_b<40>
    ( PIN in_b<40> )
    ( sram.bitcell_40_0 in_b )
    ( sram.bitcell_40_1 in_b )
    ( sram.bitcell_40_2 in_b )
    ( sram.bitcell_40_3 in_b ) ;
  - in_b<41>
    ( PIN in_b<41> )
    ( sram.bitcell_41_0 in_b )
    ( sram.bitcell_41_1 in_b )
    ( sram.bitcell_41_2 in_b )
    ( sram.bitcell_41_3 in_b ) ;
  - in_b<42>
    ( PIN in_b<42> )
    ( sram.bitcell_42_0 in_b )
    ( sram.bitcell_42_1 in_b )
    ( sram.bitcell_42_2 in_b )
    ( sram.bitcell_42_3 in_b ) ;
  - in_b<43>
    ( PIN in_b<43> )
    ( sram.bitcell_43_0 in_b )
    ( sram.bitcell_43_1 in_b )
    ( sram.bitcell_43_2 in_b )
    ( sram.bitcell_43_3 in_b ) ;
  - in_b<44>
    ( PIN in_b<44> )
    ( sram.bitcell_44_0 in_b )
    ( sram.bitcell_44_1 in_b )
    ( sram.bitcell_44_2 in_b )
    ( sram.bitcell_44_3 in_b ) ;
  - in_b<45>
    ( PIN in_b<45> )
    ( sram.bitcell_45_0 in_b )
    ( sram.bitcell_45_1 in_b )
    ( sram.bitcell_45_2 in_b )
    ( sram.bitcell_45_3 in_b ) ;
  - in_b<46>
    ( PIN in_b<46> )
    ( sram.bitcell_46_0 in_b )
    ( sram.bitcell_46_1 in_b )
    ( sram.bitcell_46_2 in_b )
    ( sram.bitcell_46_3 in_b ) ;
  - in_b<47>
    ( PIN in_b<47> )
    ( sram.bitcell_47_0 in_b )
    ( sram.bitcell_47_1 in_b )
    ( sram.bitcell_47_2 in_b )
    ( sram.bitcell_47_3 in_b ) ;
  - in_b<48>
    ( PIN in_b<48> )
    ( sram.bitcell_48_0 in_b )
    ( sram.bitcell_48_1 in_b )
    ( sram.bitcell_48_2 in_b )
    ( sram.bitcell_48_3 in_b ) ;
  - in_b<49>
    ( PIN in_b<49> )
    ( sram.bitcell_49_0 in_b )
    ( sram.bitcell_49_1 in_b )
    ( sram.bitcell_49_2 in_b )
    ( sram.bitcell_49_3 in_b ) ;
  - in_b<4>
    ( PIN in_b<4> )
    ( sram.bitcell_4_0 in_b )
    ( sram.bitcell_4_1 in_b )
    ( sram.bitcell_4_2 in_b )
    ( sram.bitcell_4_3 in_b ) ;
  - in_b<50>
    ( PIN in_b<50> )
    ( sram.bitcell_50_0 in_b )
    ( sram.bitcell_50_1 in_b )
    ( sram.bitcell_50_2 in_b )
    ( sram.bitcell_50_3 in_b ) ;
  - in_b<51>
    ( PIN in_b<51> )
    ( sram.bitcell_51_0 in_b )
    ( sram.bitcell_51_1 in_b )
    ( sram.bitcell_51_2 in_b )
    ( sram.bitcell_51_3 in_b ) ;
  - in_b<52>
    ( PIN in_b<52> )
    ( sram.bitcell_52_0 in_b )
    ( sram.bitcell_52_1 in_b )
    ( sram.bitcell_52_2 in_b )
    ( sram.bitcell_52_3 in_b ) ;
  - in_b<53>
    ( PIN in_b<53> )
    ( sram.bitcell_53_0 in_b )
    ( sram.bitcell_53_1 in_b )
    ( sram.bitcell_53_2 in_b )
    ( sram.bitcell_53_3 in_b ) ;
  - in_b<54>
    ( PIN in_b<54> )
    ( sram.bitcell_54_0 in_b )
    ( sram.bitcell_54_1 in_b )
    ( sram.bitcell_54_2 in_b )
    ( sram.bitcell_54_3 in_b ) ;
  - in_b<55>
    ( PIN in_b<55> )
    ( sram.bitcell_55_0 in_b )
    ( sram.bitcell_55_1 in_b )
    ( sram.bitcell_55_2 in_b )
    ( sram.bitcell_55_3 in_b ) ;
  - in_b<56>
    ( PIN in_b<56> )
    ( sram.bitcell_56_0 in_b )
    ( sram.bitcell_56_1 in_b )
    ( sram.bitcell_56_2 in_b )
    ( sram.bitcell_56_3 in_b ) ;
  - in_b<57>
    ( PIN in_b<57> )
    ( sram.bitcell_57_0 in_b )
    ( sram.bitcell_57_1 in_b )
    ( sram.bitcell_57_2 in_b )
    ( sram.bitcell_57_3 in_b ) ;
  - in_b<58>
    ( PIN in_b<58> )
    ( sram.bitcell_58_0 in_b )
    ( sram.bitcell_58_1 in_b )
    ( sram.bitcell_58_2 in_b )
    ( sram.bitcell_58_3 in_b ) ;
  - in_b<59>
    ( PIN in_b<59> )
    ( sram.bitcell_59_0 in_b )
    ( sram.bitcell_59_1 in_b )
    ( sram.bitcell_59_2 in_b )
    ( sram.bitcell_59_3 in_b ) ;
  - in_b<5>
    ( PIN in_b<5> )
    ( sram.bitcell_5_0 in_b )
    ( sram.bitcell_5_1 in_b )
    ( sram.bitcell_5_2 in_b )
    ( sram.bitcell_5_3 in_b ) ;
  - in_b<60>
    ( PIN in_b<60> )
    ( sram.bitcell_60_0 in_b )
    ( sram.bitcell_60_1 in_b )
    ( sram.bitcell_60_2 in_b )
    ( sram.bitcell_60_3 in_b ) ;
  - in_b<61>
    ( PIN in_b<61> )
    ( sram.bitcell_61_0 in_b )
    ( sram.bitcell_61_1 in_b )
    ( sram.bitcell_61_2 in_b )
    ( sram.bitcell_61_3 in_b ) ;
  - in_b<62>
    ( PIN in_b<62> )
    ( sram.bitcell_62_0 in_b )
    ( sram.bitcell_62_1 in_b )
    ( sram.bitcell_62_2 in_b )
    ( sram.bitcell_62_3 in_b ) ;
  - in_b<63>
    ( PIN in_b<63> )
    ( sram.bitcell_63_0 in_b )
    ( sram.bitcell_63_1 in_b )
    ( sram.bitcell_63_2 in_b )
    ( sram.bitcell_63_3 in_b ) ;
  - in_b<6>
    ( PIN in_b<6> )
    ( sram.bitcell_6_0 in_b )
    ( sram.bitcell_6_1 in_b )
    ( sram.bitcell_6_2 in_b )
    ( sram.bitcell_6_3 in_b ) ;
  - in_b<7>
    ( PIN in_b<7> )
    ( sram.bitcell_7_0 in_b )
    ( sram.bitcell_7_1 in_b )
    ( sram.bitcell_7_2 in_b )
    ( sram.bitcell_7_3 in_b ) ;
  - in_b<8>
    ( PIN in_b<8> )
    ( sram.bitcell_8_0 in_b )
    ( sram.bitcell_8_1 in_b )
    ( sram.bitcell_8_2 in_b )
    ( sram.bitcell_8_3 in_b ) ;
  - in_b<9>
    ( PIN in_b<9> )
    ( sram.bitcell_9_0 in_b )
    ( sram.bitcell_9_1 in_b )
    ( sram.bitcell_9_2 in_b )
    ( sram.bitcell_9_3 in_b ) ;
  - pe
    ( PIN pe )
    ( sram_rw.rw_0 pe )
    ( sram_rw.rw_1 pe )
    ( sram_rw.rw_2 pe )
    ( sram_rw.rw_3 pe ) ;
  - se
    ( PIN se )
    ( sram_rw.rw_0 se )
    ( sram_rw.rw_1 se )
    ( sram_rw.rw_2 se )
    ( sram_rw.rw_3 se ) ;
  - spe
    ( PIN spe )
    ( sram_rw.rw_0 spe )
    ( sram_rw.rw_1 spe )
    ( sram_rw.rw_2 spe )
    ( sram_rw.rw_3 spe ) ;
  - wl<0>
    ( PIN wl<0> )
    ( sram.bitcell_0_0 wl )
    ( sram.bitcell_0_1 wl )
    ( sram.bitcell_0_2 wl )
    ( sram.bitcell_0_3 wl ) ;
  - wl<10>
    ( PIN wl<10> )
    ( sram.bitcell_10_0 wl )
    ( sram.bitcell_10_1 wl )
    ( sram.bitcell_10_2 wl )
    ( sram.bitcell_10_3 wl ) ;
  - wl<11>
    ( PIN wl<11> )
    ( sram.bitcell_11_0 wl )
    ( sram.bitcell_11_1 wl )
    ( sram.bitcell_11_2 wl )
    ( sram.bitcell_11_3 wl ) ;
  - wl<12>
    ( PIN wl<12> )
    ( sram.bitcell_12_0 wl )
    ( sram.bitcell_12_1 wl )
    ( sram.bitcell_12_2 wl )
    ( sram.bitcell_12_3 wl ) ;
  - wl<13>
    ( PIN wl<13> )
    ( sram.bitcell_13_0 wl )
    ( sram.bitcell_13_1 wl )
    ( sram.bitcell_13_2 wl )
    ( sram.bitcell_13_3 wl ) ;
  - wl<14>
    ( PIN wl<14> )
    ( sram.bitcell_14_0 wl )
    ( sram.bitcell_14_1 wl )
    ( sram.bitcell_14_2 wl )
    ( sram.bitcell_14_3 wl ) ;
  - wl<15>
    ( PIN wl<15> )
    ( sram.bitcell_15_0 wl )
    ( sram.bitcell_15_1 wl )
    ( sram.bitcell_15_2 wl )
    ( sram.bitcell_15_3 wl ) ;
  - wl<16>
    ( PIN wl<16> )
    ( sram.bitcell_16_0 wl )
    ( sram.bitcell_16_1 wl )
    ( sram.bitcell_16_2 wl )
    ( sram.bitcell_16_3 wl ) ;
  - wl<17>
    ( PIN wl<17> )
    ( sram.bitcell_17_0 wl )
    ( sram.bitcell_17_1 wl )
    ( sram.bitcell_17_2 wl )
    ( sram.bitcell_17_3 wl ) ;
  - wl<18>
    ( PIN wl<18> )
    ( sram.bitcell_18_0 wl )
    ( sram.bitcell_18_1 wl )
    ( sram.bitcell_18_2 wl )
    ( sram.bitcell_18_3 wl ) ;
  - wl<19>
    ( PIN wl<19> )
    ( sram.bitcell_19_0 wl )
    ( sram.bitcell_19_1 wl )
    ( sram.bitcell_19_2 wl )
    ( sram.bitcell_19_3 wl ) ;
  - wl<1>
    ( PIN wl<1> )
    ( sram.bitcell_1_0 wl )
    ( sram.bitcell_1_1 wl )
    ( sram.bitcell_1_2 wl )
    ( sram.bitcell_1_3 wl ) ;
  - wl<20>
    ( PIN wl<20> )
    ( sram.bitcell_20_0 wl )
    ( sram.bitcell_20_1 wl )
    ( sram.bitcell_20_2 wl )
    ( sram.bitcell_20_3 wl ) ;
  - wl<21>
    ( PIN wl<21> )
    ( sram.bitcell_21_0 wl )
    ( sram.bitcell_21_1 wl )
    ( sram.bitcell_21_2 wl )
    ( sram.bitcell_21_3 wl ) ;
  - wl<22>
    ( PIN wl<22> )
    ( sram.bitcell_22_0 wl )
    ( sram.bitcell_22_1 wl )
    ( sram.bitcell_22_2 wl )
    ( sram.bitcell_22_3 wl ) ;
  - wl<23>
    ( PIN wl<23> )
    ( sram.bitcell_23_0 wl )
    ( sram.bitcell_23_1 wl )
    ( sram.bitcell_23_2 wl )
    ( sram.bitcell_23_3 wl ) ;
  - wl<24>
    ( PIN wl<24> )
    ( sram.bitcell_24_0 wl )
    ( sram.bitcell_24_1 wl )
    ( sram.bitcell_24_2 wl )
    ( sram.bitcell_24_3 wl ) ;
  - wl<25>
    ( PIN wl<25> )
    ( sram.bitcell_25_0 wl )
    ( sram.bitcell_25_1 wl )
    ( sram.bitcell_25_2 wl )
    ( sram.bitcell_25_3 wl ) ;
  - wl<26>
    ( PIN wl<26> )
    ( sram.bitcell_26_0 wl )
    ( sram.bitcell_26_1 wl )
    ( sram.bitcell_26_2 wl )
    ( sram.bitcell_26_3 wl ) ;
  - wl<27>
    ( PIN wl<27> )
    ( sram.bitcell_27_0 wl )
    ( sram.bitcell_27_1 wl )
    ( sram.bitcell_27_2 wl )
    ( sram.bitcell_27_3 wl ) ;
  - wl<28>
    ( PIN wl<28> )
    ( sram.bitcell_28_0 wl )
    ( sram.bitcell_28_1 wl )
    ( sram.bitcell_28_2 wl )
    ( sram.bitcell_28_3 wl ) ;
  - wl<29>
    ( PIN wl<29> )
    ( sram.bitcell_29_0 wl )
    ( sram.bitcell_29_1 wl )
    ( sram.bitcell_29_2 wl )
    ( sram.bitcell_29_3 wl ) ;
  - wl<2>
    ( PIN wl<2> )
    ( sram.bitcell_2_0 wl )
    ( sram.bitcell_2_1 wl )
    ( sram.bitcell_2_2 wl )
    ( sram.bitcell_2_3 wl ) ;
  - wl<30>
    ( PIN wl<30> )
    ( sram.bitcell_30_0 wl )
    ( sram.bitcell_30_1 wl )
    ( sram.bitcell_30_2 wl )
    ( sram.bitcell_30_3 wl ) ;
  - wl<31>
    ( PIN wl<31> )
    ( sram.bitcell_31_0 wl )
    ( sram.bitcell_31_1 wl )
    ( sram.bitcell_31_2 wl )
    ( sram.bitcell_31_3 wl ) ;
  - wl<32>
    ( PIN wl<32> )
    ( sram.bitcell_32_0 wl )
    ( sram.bitcell_32_1 wl )
    ( sram.bitcell_32_2 wl )
    ( sram.bitcell_32_3 wl ) ;
  - wl<33>
    ( PIN wl<33> )
    ( sram.bitcell_33_0 wl )
    ( sram.bitcell_33_1 wl )
    ( sram.bitcell_33_2 wl )
    ( sram.bitcell_33_3 wl ) ;
  - wl<34>
    ( PIN wl<34> )
    ( sram.bitcell_34_0 wl )
    ( sram.bitcell_34_1 wl )
    ( sram.bitcell_34_2 wl )
    ( sram.bitcell_34_3 wl ) ;
  - wl<35>
    ( PIN wl<35> )
    ( sram.bitcell_35_0 wl )
    ( sram.bitcell_35_1 wl )
    ( sram.bitcell_35_2 wl )
    ( sram.bitcell_35_3 wl ) ;
  - wl<36>
    ( PIN wl<36> )
    ( sram.bitcell_36_0 wl )
    ( sram.bitcell_36_1 wl )
    ( sram.bitcell_36_2 wl )
    ( sram.bitcell_36_3 wl ) ;
  - wl<37>
    ( PIN wl<37> )
    ( sram.bitcell_37_0 wl )
    ( sram.bitcell_37_1 wl )
    ( sram.bitcell_37_2 wl )
    ( sram.bitcell_37_3 wl ) ;
  - wl<38>
    ( PIN wl<38> )
    ( sram.bitcell_38_0 wl )
    ( sram.bitcell_38_1 wl )
    ( sram.bitcell_38_2 wl )
    ( sram.bitcell_38_3 wl ) ;
  - wl<39>
    ( PIN wl<39> )
    ( sram.bitcell_39_0 wl )
    ( sram.bitcell_39_1 wl )
    ( sram.bitcell_39_2 wl )
    ( sram.bitcell_39_3 wl ) ;
  - wl<3>
    ( PIN wl<3> )
    ( sram.bitcell_3_0 wl )
    ( sram.bitcell_3_1 wl )
    ( sram.bitcell_3_2 wl )
    ( sram.bitcell_3_3 wl ) ;
  - wl<40>
    ( PIN wl<40> )
    ( sram.bitcell_40_0 wl )
    ( sram.bitcell_40_1 wl )
    ( sram.bitcell_40_2 wl )
    ( sram.bitcell_40_3 wl ) ;
  - wl<41>
    ( PIN wl<41> )
    ( sram.bitcell_41_0 wl )
    ( sram.bitcell_41_1 wl )
    ( sram.bitcell_41_2 wl )
    ( sram.bitcell_41_3 wl ) ;
  - wl<42>
    ( PIN wl<42> )
    ( sram.bitcell_42_0 wl )
    ( sram.bitcell_42_1 wl )
    ( sram.bitcell_42_2 wl )
    ( sram.bitcell_42_3 wl ) ;
  - wl<43>
    ( PIN wl<43> )
    ( sram.bitcell_43_0 wl )
    ( sram.bitcell_43_1 wl )
    ( sram.bitcell_43_2 wl )
    ( sram.bitcell_43_3 wl ) ;
  - wl<44>
    ( PIN wl<44> )
    ( sram.bitcell_44_0 wl )
    ( sram.bitcell_44_1 wl )
    ( sram.bitcell_44_2 wl )
    ( sram.bitcell_44_3 wl ) ;
  - wl<45>
    ( PIN wl<45> )
    ( sram.bitcell_45_0 wl )
    ( sram.bitcell_45_1 wl )
    ( sram.bitcell_45_2 wl )
    ( sram.bitcell_45_3 wl ) ;
  - wl<46>
    ( PIN wl<46> )
    ( sram.bitcell_46_0 wl )
    ( sram.bitcell_46_1 wl )
    ( sram.bitcell_46_2 wl )
    ( sram.bitcell_46_3 wl ) ;
  - wl<47>
    ( PIN wl<47> )
    ( sram.bitcell_47_0 wl )
    ( sram.bitcell_47_1 wl )
    ( sram.bitcell_47_2 wl )
    ( sram.bitcell_47_3 wl ) ;
  - wl<48>
    ( PIN wl<48> )
    ( sram.bitcell_48_0 wl )
    ( sram.bitcell_48_1 wl )
    ( sram.bitcell_48_2 wl )
    ( sram.bitcell_48_3 wl ) ;
  - wl<49>
    ( PIN wl<49> )
    ( sram.bitcell_49_0 wl )
    ( sram.bitcell_49_1 wl )
    ( sram.bitcell_49_2 wl )
    ( sram.bitcell_49_3 wl ) ;
  - wl<4>
    ( PIN wl<4> )
    ( sram.bitcell_4_0 wl )
    ( sram.bitcell_4_1 wl )
    ( sram.bitcell_4_2 wl )
    ( sram.bitcell_4_3 wl ) ;
  - wl<50>
    ( PIN wl<50> )
    ( sram.bitcell_50_0 wl )
    ( sram.bitcell_50_1 wl )
    ( sram.bitcell_50_2 wl )
    ( sram.bitcell_50_3 wl ) ;
  - wl<51>
    ( PIN wl<51> )
    ( sram.bitcell_51_0 wl )
    ( sram.bitcell_51_1 wl )
    ( sram.bitcell_51_2 wl )
    ( sram.bitcell_51_3 wl ) ;
  - wl<52>
    ( PIN wl<52> )
    ( sram.bitcell_52_0 wl )
    ( sram.bitcell_52_1 wl )
    ( sram.bitcell_52_2 wl )
    ( sram.bitcell_52_3 wl ) ;
  - wl<53>
    ( PIN wl<53> )
    ( sram.bitcell_53_0 wl )
    ( sram.bitcell_53_1 wl )
    ( sram.bitcell_53_2 wl )
    ( sram.bitcell_53_3 wl ) ;
  - wl<54>
    ( PIN wl<54> )
    ( sram.bitcell_54_0 wl )
    ( sram.bitcell_54_1 wl )
    ( sram.bitcell_54_2 wl )
    ( sram.bitcell_54_3 wl ) ;
  - wl<55>
    ( PIN wl<55> )
    ( sram.bitcell_55_0 wl )
    ( sram.bitcell_55_1 wl )
    ( sram.bitcell_55_2 wl )
    ( sram.bitcell_55_3 wl ) ;
  - wl<56>
    ( PIN wl<56> )
    ( sram.bitcell_56_0 wl )
    ( sram.bitcell_56_1 wl )
    ( sram.bitcell_56_2 wl )
    ( sram.bitcell_56_3 wl ) ;
  - wl<57>
    ( PIN wl<57> )
    ( sram.bitcell_57_0 wl )
    ( sram.bitcell_57_1 wl )
    ( sram.bitcell_57_2 wl )
    ( sram.bitcell_57_3 wl ) ;
  - wl<58>
    ( PIN wl<58> )
    ( sram.bitcell_58_0 wl )
    ( sram.bitcell_58_1 wl )
    ( sram.bitcell_58_2 wl )
    ( sram.bitcell_58_3 wl ) ;
  - wl<59>
    ( PIN wl<59> )
    ( sram.bitcell_59_0 wl )
    ( sram.bitcell_59_1 wl )
    ( sram.bitcell_59_2 wl )
    ( sram.bitcell_59_3 wl ) ;
  - wl<5>
    ( PIN wl<5> )
    ( sram.bitcell_5_0 wl )
    ( sram.bitcell_5_1 wl )
    ( sram.bitcell_5_2 wl )
    ( sram.bitcell_5_3 wl ) ;
  - wl<60>
    ( PIN wl<60> )
    ( sram.bitcell_60_0 wl )
    ( sram.bitcell_60_1 wl )
    ( sram.bitcell_60_2 wl )
    ( sram.bitcell_60_3 wl ) ;
  - wl<61>
    ( PIN wl<61> )
    ( sram.bitcell_61_0 wl )
    ( sram.bitcell_61_1 wl )
    ( sram.bitcell_61_2 wl )
    ( sram.bitcell_61_3 wl ) ;
  - wl<62>
    ( PIN wl<62> )
    ( sram.bitcell_62_0 wl )
    ( sram.bitcell_62_1 wl )
    ( sram.bitcell_62_2 wl )
    ( sram.bitcell_62_3 wl ) ;
  - wl<63>
    ( PIN wl<63> )
    ( sram.bitcell_63_0 wl )
    ( sram.bitcell_63_1 wl )
    ( sram.bitcell_63_2 wl )
    ( sram.bitcell_63_3 wl ) ;
  - wl<6>
    ( PIN wl<6> )
    ( sram.bitcell_6_0 wl )
    ( sram.bitcell_6_1 wl )
    ( sram.bitcell_6_2 wl )
    ( sram.bitcell_6_3 wl ) ;
  - wl<7>
    ( PIN wl<7> )
    ( sram.bitcell_7_0 wl )
    ( sram.bitcell_7_1 wl )
    ( sram.bitcell_7_2 wl )
    ( sram.bitcell_7_3 wl ) ;
  - wl<8>
    ( PIN wl<8> )
    ( sram.bitcell_8_0 wl )
    ( sram.bitcell_8_1 wl )
    ( sram.bitcell_8_2 wl )
    ( sram.bitcell_8_3 wl ) ;
  - wl<9>
    ( PIN wl<9> )
    ( sram.bitcell_9_0 wl )
    ( sram.bitcell_9_1 wl )
    ( sram.bitcell_9_2 wl )
    ( sram.bitcell_9_3 wl ) ;
  - ysr
    ( PIN ysr )
    ( sram_rw.rw_0 ysr )
    ( sram_rw.rw_1 ysr )
    ( sram_rw.rw_2 ysr )
    ( sram_rw.rw_3 ysr ) ;
  - ysw
    ( PIN ysw )
    ( sram_rw.rw_0 ysw )
    ( sram_rw.rw_1 ysw )
    ( sram_rw.rw_2 ysw )
    ( sram_rw.rw_3 ysw ) ;
  - bl<0>
    ( sram.bitcell_0_0 bl )
    ( sram.bitcell_10_0 bl )
    ( sram.bitcell_11_0 bl )
    ( sram.bitcell_12_0 bl )
    ( sram.bitcell_13_0 bl )
    ( sram.bitcell_14_0 bl )
    ( sram.bitcell_15_0 bl )
    ( sram.bitcell_16_0 bl )
    ( sram.bitcell_17_0 bl )
    ( sram.bitcell_18_0 bl )
    ( sram.bitcell_19_0 bl )
    ( sram.bitcell_1_0 bl )
    ( sram.bitcell_20_0 bl )
    ( sram.bitcell_21_0 bl )
    ( sram.bitcell_22_0 bl )
    ( sram.bitcell_23_0 bl )
    ( sram.bitcell_24_0 bl )
    ( sram.bitcell_25_0 bl )
    ( sram.bitcell_26_0 bl )
    ( sram.bitcell_27_0 bl )
    ( sram.bitcell_28_0 bl )
    ( sram.bitcell_29_0 bl )
    ( sram.bitcell_2_0 bl )
    ( sram.bitcell_30_0 bl )
    ( sram.bitcell_31_0 bl )
    ( sram.bitcell_32_0 bl )
    ( sram.bitcell_33_0 bl )
    ( sram.bitcell_34_0 bl )
    ( sram.bitcell_35_0 bl )
    ( sram.bitcell_36_0 bl )
    ( sram.bitcell_37_0 bl )
    ( sram.bitcell_38_0 bl )
    ( sram.bitcell_39_0 bl )
    ( sram.bitcell_3_0 bl )
    ( sram.bitcell_40_0 bl )
    ( sram.bitcell_41_0 bl )
    ( sram.bitcell_42_0 bl )
    ( sram.bitcell_43_0 bl )
    ( sram.bitcell_44_0 bl )
    ( sram.bitcell_45_0 bl )
    ( sram.bitcell_46_0 bl )
    ( sram.bitcell_47_0 bl )
    ( sram.bitcell_48_0 bl )
    ( sram.bitcell_49_0 bl )
    ( sram.bitcell_4_0 bl )
    ( sram.bitcell_50_0 bl )
    ( sram.bitcell_51_0 bl )
    ( sram.bitcell_52_0 bl )
    ( sram.bitcell_53_0 bl )
    ( sram.bitcell_54_0 bl )
    ( sram.bitcell_55_0 bl )
    ( sram.bitcell_56_0 bl )
    ( sram.bitcell_57_0 bl )
    ( sram.bitcell_58_0 bl )
    ( sram.bitcell_59_0 bl )
    ( sram.bitcell_5_0 bl )
    ( sram.bitcell_60_0 bl )
    ( sram.bitcell_61_0 bl )
    ( sram.bitcell_62_0 bl )
    ( sram.bitcell_63_0 bl )
    ( sram.bitcell_6_0 bl )
    ( sram.bitcell_7_0 bl )
    ( sram.bitcell_8_0 bl )
    ( sram.bitcell_9_0 bl )
    ( sram_rw.rw_0 bl ) ;
  - bl<1>
    ( sram.bitcell_0_1 bl )
    ( sram.bitcell_10_1 bl )
    ( sram.bitcell_11_1 bl )
    ( sram.bitcell_12_1 bl )
    ( sram.bitcell_13_1 bl )
    ( sram.bitcell_14_1 bl )
    ( sram.bitcell_15_1 bl )
    ( sram.bitcell_16_1 bl )
    ( sram.bitcell_17_1 bl )
    ( sram.bitcell_18_1 bl )
    ( sram.bitcell_19_1 bl )
    ( sram.bitcell_1_1 bl )
    ( sram.bitcell_20_1 bl )
    ( sram.bitcell_21_1 bl )
    ( sram.bitcell_22_1 bl )
    ( sram.bitcell_23_1 bl )
    ( sram.bitcell_24_1 bl )
    ( sram.bitcell_25_1 bl )
    ( sram.bitcell_26_1 bl )
    ( sram.bitcell_27_1 bl )
    ( sram.bitcell_28_1 bl )
    ( sram.bitcell_29_1 bl )
    ( sram.bitcell_2_1 bl )
    ( sram.bitcell_30_1 bl )
    ( sram.bitcell_31_1 bl )
    ( sram.bitcell_32_1 bl )
    ( sram.bitcell_33_1 bl )
    ( sram.bitcell_34_1 bl )
    ( sram.bitcell_35_1 bl )
    ( sram.bitcell_36_1 bl )
    ( sram.bitcell_37_1 bl )
    ( sram.bitcell_38_1 bl )
    ( sram.bitcell_39_1 bl )
    ( sram.bitcell_3_1 bl )
    ( sram.bitcell_40_1 bl )
    ( sram.bitcell_41_1 bl )
    ( sram.bitcell_42_1 bl )
    ( sram.bitcell_43_1 bl )
    ( sram.bitcell_44_1 bl )
    ( sram.bitcell_45_1 bl )
    ( sram.bitcell_46_1 bl )
    ( sram.bitcell_47_1 bl )
    ( sram.bitcell_48_1 bl )
    ( sram.bitcell_49_1 bl )
    ( sram.bitcell_4_1 bl )
    ( sram.bitcell_50_1 bl )
    ( sram.bitcell_51_1 bl )
    ( sram.bitcell_52_1 bl )
    ( sram.bitcell_53_1 bl )
    ( sram.bitcell_54_1 bl )
    ( sram.bitcell_55_1 bl )
    ( sram.bitcell_56_1 bl )
    ( sram.bitcell_57_1 bl )
    ( sram.bitcell_58_1 bl )
    ( sram.bitcell_59_1 bl )
    ( sram.bitcell_5_1 bl )
    ( sram.bitcell_60_1 bl )
    ( sram.bitcell_61_1 bl )
    ( sram.bitcell_62_1 bl )
    ( sram.bitcell_63_1 bl )
    ( sram.bitcell_6_1 bl )
    ( sram.bitcell_7_1 bl )
    ( sram.bitcell_8_1 bl )
    ( sram.bitcell_9_1 bl )
    ( sram_rw.rw_1 bl ) ;
  - bl<2>
    ( sram.bitcell_0_2 bl )
    ( sram.bitcell_10_2 bl )
    ( sram.bitcell_11_2 bl )
    ( sram.bitcell_12_2 bl )
    ( sram.bitcell_13_2 bl )
    ( sram.bitcell_14_2 bl )
    ( sram.bitcell_15_2 bl )
    ( sram.bitcell_16_2 bl )
    ( sram.bitcell_17_2 bl )
    ( sram.bitcell_18_2 bl )
    ( sram.bitcell_19_2 bl )
    ( sram.bitcell_1_2 bl )
    ( sram.bitcell_20_2 bl )
    ( sram.bitcell_21_2 bl )
    ( sram.bitcell_22_2 bl )
    ( sram.bitcell_23_2 bl )
    ( sram.bitcell_24_2 bl )
    ( sram.bitcell_25_2 bl )
    ( sram.bitcell_26_2 bl )
    ( sram.bitcell_27_2 bl )
    ( sram.bitcell_28_2 bl )
    ( sram.bitcell_29_2 bl )
    ( sram.bitcell_2_2 bl )
    ( sram.bitcell_30_2 bl )
    ( sram.bitcell_31_2 bl )
    ( sram.bitcell_32_2 bl )
    ( sram.bitcell_33_2 bl )
    ( sram.bitcell_34_2 bl )
    ( sram.bitcell_35_2 bl )
    ( sram.bitcell_36_2 bl )
    ( sram.bitcell_37_2 bl )
    ( sram.bitcell_38_2 bl )
    ( sram.bitcell_39_2 bl )
    ( sram.bitcell_3_2 bl )
    ( sram.bitcell_40_2 bl )
    ( sram.bitcell_41_2 bl )
    ( sram.bitcell_42_2 bl )
    ( sram.bitcell_43_2 bl )
    ( sram.bitcell_44_2 bl )
    ( sram.bitcell_45_2 bl )
    ( sram.bitcell_46_2 bl )
    ( sram.bitcell_47_2 bl )
    ( sram.bitcell_48_2 bl )
    ( sram.bitcell_49_2 bl )
    ( sram.bitcell_4_2 bl )
    ( sram.bitcell_50_2 bl )
    ( sram.bitcell_51_2 bl )
    ( sram.bitcell_52_2 bl )
    ( sram.bitcell_53_2 bl )
    ( sram.bitcell_54_2 bl )
    ( sram.bitcell_55_2 bl )
    ( sram.bitcell_56_2 bl )
    ( sram.bitcell_57_2 bl )
    ( sram.bitcell_58_2 bl )
    ( sram.bitcell_59_2 bl )
    ( sram.bitcell_5_2 bl )
    ( sram.bitcell_60_2 bl )
    ( sram.bitcell_61_2 bl )
    ( sram.bitcell_62_2 bl )
    ( sram.bitcell_63_2 bl )
    ( sram.bitcell_6_2 bl )
    ( sram.bitcell_7_2 bl )
    ( sram.bitcell_8_2 bl )
    ( sram.bitcell_9_2 bl )
    ( sram_rw.rw_2 bl ) ;
  - bl<3>
    ( sram.bitcell_0_3 bl )
    ( sram.bitcell_10_3 bl )
    ( sram.bitcell_11_3 bl )
    ( sram.bitcell_12_3 bl )
    ( sram.bitcell_13_3 bl )
    ( sram.bitcell_14_3 bl )
    ( sram.bitcell_15_3 bl )
    ( sram.bitcell_16_3 bl )
    ( sram.bitcell_17_3 bl )
    ( sram.bitcell_18_3 bl )
    ( sram.bitcell_19_3 bl )
    ( sram.bitcell_1_3 bl )
    ( sram.bitcell_20_3 bl )
    ( sram.bitcell_21_3 bl )
    ( sram.bitcell_22_3 bl )
    ( sram.bitcell_23_3 bl )
    ( sram.bitcell_24_3 bl )
    ( sram.bitcell_25_3 bl )
    ( sram.bitcell_26_3 bl )
    ( sram.bitcell_27_3 bl )
    ( sram.bitcell_28_3 bl )
    ( sram.bitcell_29_3 bl )
    ( sram.bitcell_2_3 bl )
    ( sram.bitcell_30_3 bl )
    ( sram.bitcell_31_3 bl )
    ( sram.bitcell_32_3 bl )
    ( sram.bitcell_33_3 bl )
    ( sram.bitcell_34_3 bl )
    ( sram.bitcell_35_3 bl )
    ( sram.bitcell_36_3 bl )
    ( sram.bitcell_37_3 bl )
    ( sram.bitcell_38_3 bl )
    ( sram.bitcell_39_3 bl )
    ( sram.bitcell_3_3 bl )
    ( sram.bitcell_40_3 bl )
    ( sram.bitcell_41_3 bl )
    ( sram.bitcell_42_3 bl )
    ( sram.bitcell_43_3 bl )
    ( sram.bitcell_44_3 bl )
    ( sram.bitcell_45_3 bl )
    ( sram.bitcell_46_3 bl )
    ( sram.bitcell_47_3 bl )
    ( sram.bitcell_48_3 bl )
    ( sram.bitcell_49_3 bl )
    ( sram.bitcell_4_3 bl )
    ( sram.bitcell_50_3 bl )
    ( sram.bitcell_51_3 bl )
    ( sram.bitcell_52_3 bl )
    ( sram.bitcell_53_3 bl )
    ( sram.bitcell_54_3 bl )
    ( sram.bitcell_55_3 bl )
    ( sram.bitcell_56_3 bl )
    ( sram.bitcell_57_3 bl )
    ( sram.bitcell_58_3 bl )
    ( sram.bitcell_59_3 bl )
    ( sram.bitcell_5_3 bl )
    ( sram.bitcell_60_3 bl )
    ( sram.bitcell_61_3 bl )
    ( sram.bitcell_62_3 bl )
    ( sram.bitcell_63_3 bl )
    ( sram.bitcell_6_3 bl )
    ( sram.bitcell_7_3 bl )
    ( sram.bitcell_8_3 bl )
    ( sram.bitcell_9_3 bl )
    ( sram_rw.rw_3 bl ) ;
  - bl_b<0>
    ( sram.bitcell_0_0 bl_b )
    ( sram.bitcell_10_0 bl_b )
    ( sram.bitcell_11_0 bl_b )
    ( sram.bitcell_12_0 bl_b )
    ( sram.bitcell_13_0 bl_b )
    ( sram.bitcell_14_0 bl_b )
    ( sram.bitcell_15_0 bl_b )
    ( sram.bitcell_16_0 bl_b )
    ( sram.bitcell_17_0 bl_b )
    ( sram.bitcell_18_0 bl_b )
    ( sram.bitcell_19_0 bl_b )
    ( sram.bitcell_1_0 bl_b )
    ( sram.bitcell_20_0 bl_b )
    ( sram.bitcell_21_0 bl_b )
    ( sram.bitcell_22_0 bl_b )
    ( sram.bitcell_23_0 bl_b )
    ( sram.bitcell_24_0 bl_b )
    ( sram.bitcell_25_0 bl_b )
    ( sram.bitcell_26_0 bl_b )
    ( sram.bitcell_27_0 bl_b )
    ( sram.bitcell_28_0 bl_b )
    ( sram.bitcell_29_0 bl_b )
    ( sram.bitcell_2_0 bl_b )
    ( sram.bitcell_30_0 bl_b )
    ( sram.bitcell_31_0 bl_b )
    ( sram.bitcell_32_0 bl_b )
    ( sram.bitcell_33_0 bl_b )
    ( sram.bitcell_34_0 bl_b )
    ( sram.bitcell_35_0 bl_b )
    ( sram.bitcell_36_0 bl_b )
    ( sram.bitcell_37_0 bl_b )
    ( sram.bitcell_38_0 bl_b )
    ( sram.bitcell_39_0 bl_b )
    ( sram.bitcell_3_0 bl_b )
    ( sram.bitcell_40_0 bl_b )
    ( sram.bitcell_41_0 bl_b )
    ( sram.bitcell_42_0 bl_b )
    ( sram.bitcell_43_0 bl_b )
    ( sram.bitcell_44_0 bl_b )
    ( sram.bitcell_45_0 bl_b )
    ( sram.bitcell_46_0 bl_b )
    ( sram.bitcell_47_0 bl_b )
    ( sram.bitcell_48_0 bl_b )
    ( sram.bitcell_49_0 bl_b )
    ( sram.bitcell_4_0 bl_b )
    ( sram.bitcell_50_0 bl_b )
    ( sram.bitcell_51_0 bl_b )
    ( sram.bitcell_52_0 bl_b )
    ( sram.bitcell_53_0 bl_b )
    ( sram.bitcell_54_0 bl_b )
    ( sram.bitcell_55_0 bl_b )
    ( sram.bitcell_56_0 bl_b )
    ( sram.bitcell_57_0 bl_b )
    ( sram.bitcell_58_0 bl_b )
    ( sram.bitcell_59_0 bl_b )
    ( sram.bitcell_5_0 bl_b )
    ( sram.bitcell_60_0 bl_b )
    ( sram.bitcell_61_0 bl_b )
    ( sram.bitcell_62_0 bl_b )
    ( sram.bitcell_63_0 bl_b )
    ( sram.bitcell_6_0 bl_b )
    ( sram.bitcell_7_0 bl_b )
    ( sram.bitcell_8_0 bl_b )
    ( sram.bitcell_9_0 bl_b )
    ( sram_rw.rw_0 bl_b ) ;
  - bl_b<1>
    ( sram.bitcell_0_1 bl_b )
    ( sram.bitcell_10_1 bl_b )
    ( sram.bitcell_11_1 bl_b )
    ( sram.bitcell_12_1 bl_b )
    ( sram.bitcell_13_1 bl_b )
    ( sram.bitcell_14_1 bl_b )
    ( sram.bitcell_15_1 bl_b )
    ( sram.bitcell_16_1 bl_b )
    ( sram.bitcell_17_1 bl_b )
    ( sram.bitcell_18_1 bl_b )
    ( sram.bitcell_19_1 bl_b )
    ( sram.bitcell_1_1 bl_b )
    ( sram.bitcell_20_1 bl_b )
    ( sram.bitcell_21_1 bl_b )
    ( sram.bitcell_22_1 bl_b )
    ( sram.bitcell_23_1 bl_b )
    ( sram.bitcell_24_1 bl_b )
    ( sram.bitcell_25_1 bl_b )
    ( sram.bitcell_26_1 bl_b )
    ( sram.bitcell_27_1 bl_b )
    ( sram.bitcell_28_1 bl_b )
    ( sram.bitcell_29_1 bl_b )
    ( sram.bitcell_2_1 bl_b )
    ( sram.bitcell_30_1 bl_b )
    ( sram.bitcell_31_1 bl_b )
    ( sram.bitcell_32_1 bl_b )
    ( sram.bitcell_33_1 bl_b )
    ( sram.bitcell_34_1 bl_b )
    ( sram.bitcell_35_1 bl_b )
    ( sram.bitcell_36_1 bl_b )
    ( sram.bitcell_37_1 bl_b )
    ( sram.bitcell_38_1 bl_b )
    ( sram.bitcell_39_1 bl_b )
    ( sram.bitcell_3_1 bl_b )
    ( sram.bitcell_40_1 bl_b )
    ( sram.bitcell_41_1 bl_b )
    ( sram.bitcell_42_1 bl_b )
    ( sram.bitcell_43_1 bl_b )
    ( sram.bitcell_44_1 bl_b )
    ( sram.bitcell_45_1 bl_b )
    ( sram.bitcell_46_1 bl_b )
    ( sram.bitcell_47_1 bl_b )
    ( sram.bitcell_48_1 bl_b )
    ( sram.bitcell_49_1 bl_b )
    ( sram.bitcell_4_1 bl_b )
    ( sram.bitcell_50_1 bl_b )
    ( sram.bitcell_51_1 bl_b )
    ( sram.bitcell_52_1 bl_b )
    ( sram.bitcell_53_1 bl_b )
    ( sram.bitcell_54_1 bl_b )
    ( sram.bitcell_55_1 bl_b )
    ( sram.bitcell_56_1 bl_b )
    ( sram.bitcell_57_1 bl_b )
    ( sram.bitcell_58_1 bl_b )
    ( sram.bitcell_59_1 bl_b )
    ( sram.bitcell_5_1 bl_b )
    ( sram.bitcell_60_1 bl_b )
    ( sram.bitcell_61_1 bl_b )
    ( sram.bitcell_62_1 bl_b )
    ( sram.bitcell_63_1 bl_b )
    ( sram.bitcell_6_1 bl_b )
    ( sram.bitcell_7_1 bl_b )
    ( sram.bitcell_8_1 bl_b )
    ( sram.bitcell_9_1 bl_b )
    ( sram_rw.rw_1 bl_b ) ;
  - bl_b<2>
    ( sram.bitcell_0_2 bl_b )
    ( sram.bitcell_10_2 bl_b )
    ( sram.bitcell_11_2 bl_b )
    ( sram.bitcell_12_2 bl_b )
    ( sram.bitcell_13_2 bl_b )
    ( sram.bitcell_14_2 bl_b )
    ( sram.bitcell_15_2 bl_b )
    ( sram.bitcell_16_2 bl_b )
    ( sram.bitcell_17_2 bl_b )
    ( sram.bitcell_18_2 bl_b )
    ( sram.bitcell_19_2 bl_b )
    ( sram.bitcell_1_2 bl_b )
    ( sram.bitcell_20_2 bl_b )
    ( sram.bitcell_21_2 bl_b )
    ( sram.bitcell_22_2 bl_b )
    ( sram.bitcell_23_2 bl_b )
    ( sram.bitcell_24_2 bl_b )
    ( sram.bitcell_25_2 bl_b )
    ( sram.bitcell_26_2 bl_b )
    ( sram.bitcell_27_2 bl_b )
    ( sram.bitcell_28_2 bl_b )
    ( sram.bitcell_29_2 bl_b )
    ( sram.bitcell_2_2 bl_b )
    ( sram.bitcell_30_2 bl_b )
    ( sram.bitcell_31_2 bl_b )
    ( sram.bitcell_32_2 bl_b )
    ( sram.bitcell_33_2 bl_b )
    ( sram.bitcell_34_2 bl_b )
    ( sram.bitcell_35_2 bl_b )
    ( sram.bitcell_36_2 bl_b )
    ( sram.bitcell_37_2 bl_b )
    ( sram.bitcell_38_2 bl_b )
    ( sram.bitcell_39_2 bl_b )
    ( sram.bitcell_3_2 bl_b )
    ( sram.bitcell_40_2 bl_b )
    ( sram.bitcell_41_2 bl_b )
    ( sram.bitcell_42_2 bl_b )
    ( sram.bitcell_43_2 bl_b )
    ( sram.bitcell_44_2 bl_b )
    ( sram.bitcell_45_2 bl_b )
    ( sram.bitcell_46_2 bl_b )
    ( sram.bitcell_47_2 bl_b )
    ( sram.bitcell_48_2 bl_b )
    ( sram.bitcell_49_2 bl_b )
    ( sram.bitcell_4_2 bl_b )
    ( sram.bitcell_50_2 bl_b )
    ( sram.bitcell_51_2 bl_b )
    ( sram.bitcell_52_2 bl_b )
    ( sram.bitcell_53_2 bl_b )
    ( sram.bitcell_54_2 bl_b )
    ( sram.bitcell_55_2 bl_b )
    ( sram.bitcell_56_2 bl_b )
    ( sram.bitcell_57_2 bl_b )
    ( sram.bitcell_58_2 bl_b )
    ( sram.bitcell_59_2 bl_b )
    ( sram.bitcell_5_2 bl_b )
    ( sram.bitcell_60_2 bl_b )
    ( sram.bitcell_61_2 bl_b )
    ( sram.bitcell_62_2 bl_b )
    ( sram.bitcell_63_2 bl_b )
    ( sram.bitcell_6_2 bl_b )
    ( sram.bitcell_7_2 bl_b )
    ( sram.bitcell_8_2 bl_b )
    ( sram.bitcell_9_2 bl_b )
    ( sram_rw.rw_2 bl_b ) ;
  - bl_b<3>
    ( sram.bitcell_0_3 bl_b )
    ( sram.bitcell_10_3 bl_b )
    ( sram.bitcell_11_3 bl_b )
    ( sram.bitcell_12_3 bl_b )
    ( sram.bitcell_13_3 bl_b )
    ( sram.bitcell_14_3 bl_b )
    ( sram.bitcell_15_3 bl_b )
    ( sram.bitcell_16_3 bl_b )
    ( sram.bitcell_17_3 bl_b )
    ( sram.bitcell_18_3 bl_b )
    ( sram.bitcell_19_3 bl_b )
    ( sram.bitcell_1_3 bl_b )
    ( sram.bitcell_20_3 bl_b )
    ( sram.bitcell_21_3 bl_b )
    ( sram.bitcell_22_3 bl_b )
    ( sram.bitcell_23_3 bl_b )
    ( sram.bitcell_24_3 bl_b )
    ( sram.bitcell_25_3 bl_b )
    ( sram.bitcell_26_3 bl_b )
    ( sram.bitcell_27_3 bl_b )
    ( sram.bitcell_28_3 bl_b )
    ( sram.bitcell_29_3 bl_b )
    ( sram.bitcell_2_3 bl_b )
    ( sram.bitcell_30_3 bl_b )
    ( sram.bitcell_31_3 bl_b )
    ( sram.bitcell_32_3 bl_b )
    ( sram.bitcell_33_3 bl_b )
    ( sram.bitcell_34_3 bl_b )
    ( sram.bitcell_35_3 bl_b )
    ( sram.bitcell_36_3 bl_b )
    ( sram.bitcell_37_3 bl_b )
    ( sram.bitcell_38_3 bl_b )
    ( sram.bitcell_39_3 bl_b )
    ( sram.bitcell_3_3 bl_b )
    ( sram.bitcell_40_3 bl_b )
    ( sram.bitcell_41_3 bl_b )
    ( sram.bitcell_42_3 bl_b )
    ( sram.bitcell_43_3 bl_b )
    ( sram.bitcell_44_3 bl_b )
    ( sram.bitcell_45_3 bl_b )
    ( sram.bitcell_46_3 bl_b )
    ( sram.bitcell_47_3 bl_b )
    ( sram.bitcell_48_3 bl_b )
    ( sram.bitcell_49_3 bl_b )
    ( sram.bitcell_4_3 bl_b )
    ( sram.bitcell_50_3 bl_b )
    ( sram.bitcell_51_3 bl_b )
    ( sram.bitcell_52_3 bl_b )
    ( sram.bitcell_53_3 bl_b )
    ( sram.bitcell_54_3 bl_b )
    ( sram.bitcell_55_3 bl_b )
    ( sram.bitcell_56_3 bl_b )
    ( sram.bitcell_57_3 bl_b )
    ( sram.bitcell_58_3 bl_b )
    ( sram.bitcell_59_3 bl_b )
    ( sram.bitcell_5_3 bl_b )
    ( sram.bitcell_60_3 bl_b )
    ( sram.bitcell_61_3 bl_b )
    ( sram.bitcell_62_3 bl_b )
    ( sram.bitcell_63_3 bl_b )
    ( sram.bitcell_6_3 bl_b )
    ( sram.bitcell_7_3 bl_b )
    ( sram.bitcell_8_3 bl_b )
    ( sram.bitcell_9_3 bl_b )
    ( sram_rw.rw_3 bl_b ) ;
END NETS

END DESIGN
