Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 15:13:05 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          0.97
  Critical Path Slack:          -0.97
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -33.37
  No. of Violating Paths:       38.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                688
  Buf/Inv Cell Count:             133
  Buf Cell Count:                  24
  Inv Cell Count:                 109
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       688
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      671.384002
  Noncombinational Area:     0.000000
  Buf/Inv Area:             78.736000
  Total Buffer Area:            20.75
  Total Inverter Area:          57.99
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               671.384002
  Design Area:             671.384002


  Design Rules
  -----------------------------------
  Total Number of Nets:           721
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.33
  Logic Optimization:                 14.00
  Mapping Optimization:               11.31
  -----------------------------------------
  Overall Compile Time:               28.70
  Overall Compile Wall Clock Time:    29.50

  --------------------------------------------------------------------

  Design  WNS: 0.97  TNS: 33.37  Number of Violating Paths: 38


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
