# 5-stage-pipelined-riscv-processor
A 5 stage pipelined riscv processor in verilog with a forwarding unit to handle data hazards. 
