#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdd02c1b700 .scope module, "overall_testbench" "overall_testbench" 2 2;
 .timescale 0 0;
P_0x7fdd02c26fd0 .param/l "CLOCK_PERIOD" 0 2 17, +C4<00000000000000000000000000000101>;
v0x7fdd02c34f40_0 .net "arrivGate", 0 0, L_0x7fdd02c35d40;  1 drivers
v0x7fdd02c35020_0 .var "arrivOutsideLvl", 3 0;
v0x7fdd02c350b0_0 .var "clk", 0 0;
v0x7fdd02c35180_0 .var "decr", 0 0;
v0x7fdd02c35250_0 .net "deptGate", 0 0, L_0x7fdd02c35e30;  1 drivers
v0x7fdd02c35360_0 .var "deptOutsideLvl", 3 0;
v0x7fdd02c353f0_0 .var "fiveMinTillArrival", 0 0;
v0x7fdd02c35480_0 .var "gateCtrl", 0 0;
v0x7fdd02c35510_0 .var "incr", 0 0;
v0x7fdd02c35620_0 .net "insideWaterLvl", 3 0, v0x7fdd02c334a0_0;  1 drivers
v0x7fdd02c356b0_0 .net "poundOccupied", 0 0, v0x7fdd02c33d90_0;  1 drivers
v0x7fdd02c35780_0 .var "reset", 0 0;
S_0x7fdd02c1da40 .scope module, "dut" "overall" 2 11, 3 4 0, S_0x7fdd02c1b700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "arrivGate"
    .port_info 1 /OUTPUT 1 "deptGate"
    .port_info 2 /OUTPUT 4 "insideWaterLvl"
    .port_info 3 /OUTPUT 1 "poundOccupied"
    .port_info 4 /INPUT 1 "incr"
    .port_info 5 /INPUT 1 "decr"
    .port_info 6 /INPUT 4 "arrivOutsideLvl"
    .port_info 7 /INPUT 4 "deptOutsideLvl"
    .port_info 8 /INPUT 1 "fiveMinTillArrival"
    .port_info 9 /INPUT 1 "gateCtrl"
    .port_info 10 /INPUT 1 "clock"
    .port_info 11 /INPUT 1 "reset"
L_0x7fdd02c35af0 .functor NOT 1, v0x7fdd02c33d90_0, C4<0>, C4<0>, C4<0>;
L_0x7fdd02c35b60 .functor AND 1, v0x7fdd02c353f0_0, L_0x7fdd02c35af0, C4<1>, C4<1>;
L_0x7fdd02c35c50 .functor AND 1, L_0x7fdd02c35b60, L_0x7fdd02c35930, C4<1>, C4<1>;
L_0x7fdd02c35d40 .functor AND 1, v0x7fdd02c35480_0, L_0x7fdd02c35c50, C4<1>, C4<1>;
L_0x7fdd02c35e30 .functor AND 1, v0x7fdd02c35480_0, L_0x7fdd02c359d0, C4<1>, C4<1>;
L_0x7fdd02c36000 .functor OR 1, L_0x7fdd02c35d40, L_0x7fdd02c35e30, C4<0>, C4<0>;
L_0x7fdd02c36170 .functor NOT 1, L_0x7fdd02c36000, C4<0>, C4<0>, C4<0>;
v0x7fdd02c33f30_0 .net *"_s14", 0 0, L_0x7fdd02c36000;  1 drivers
v0x7fdd02c33fe0_0 .net *"_s4", 0 0, L_0x7fdd02c35af0;  1 drivers
v0x7fdd02c34080_0 .net *"_s6", 0 0, L_0x7fdd02c35b60;  1 drivers
v0x7fdd02c34110_0 .net *"_s8", 0 0, L_0x7fdd02c35c50;  1 drivers
v0x7fdd02c341b0_0 .net "arrivGate", 0 0, L_0x7fdd02c35d40;  alias, 1 drivers
v0x7fdd02c34280_0 .net "arrivOutsideLvl", 3 0, v0x7fdd02c35020_0;  1 drivers
v0x7fdd02c34320_0 .net "clk", 0 0, L_0x7fdd02c35810;  1 drivers
v0x7fdd02c343b0_0 .net "clock", 0 0, v0x7fdd02c350b0_0;  1 drivers
v0x7fdd02c34460_0 .net "decr", 0 0, v0x7fdd02c35180_0;  1 drivers
v0x7fdd02c34590_0 .net "deptGate", 0 0, L_0x7fdd02c35e30;  alias, 1 drivers
v0x7fdd02c34620_0 .net "deptOutsideLvl", 3 0, v0x7fdd02c35360_0;  1 drivers
v0x7fdd02c346b0_0 .net "diffOkArr", 0 0, L_0x7fdd02c35930;  1 drivers
v0x7fdd02c34740_0 .net "diffOkDept", 0 0, L_0x7fdd02c359d0;  1 drivers
v0x7fdd02c347d0_0 .net "fiveMinTillArrival", 0 0, v0x7fdd02c353f0_0;  1 drivers
v0x7fdd02c34860_0 .net "gateCtrl", 0 0, v0x7fdd02c35480_0;  1 drivers
v0x7fdd02c34900_0 .net "incr", 0 0, v0x7fdd02c35510_0;  1 drivers
v0x7fdd02c349b0_0 .net "insideWaterLvl", 3 0, v0x7fdd02c334a0_0;  alias, 1 drivers
v0x7fdd02c34b60_0 .var "max", 3 0;
v0x7fdd02c34bf0_0 .var "min", 3 0;
v0x7fdd02c34c80_0 .net "poundOccupied", 0 0, v0x7fdd02c33d90_0;  alias, 1 drivers
v0x7fdd02c34d10_0 .net "reset", 0 0, v0x7fdd02c35780_0;  1 drivers
v0x7fdd02c34de0_0 .net "sealed", 0 0, L_0x7fdd02c36170;  1 drivers
E_0x7fdd02c1dba0 .event edge, v0x7fdd02c34280_0, v0x7fdd02c34620_0;
L_0x7fdd02c35930 .cmp/eq 4, v0x7fdd02c334a0_0, v0x7fdd02c35020_0;
L_0x7fdd02c359d0 .cmp/eq 4, v0x7fdd02c334a0_0, v0x7fdd02c35360_0;
S_0x7fdd02c1f250 .scope module, "cDiv" "clock_divider" 3 15, 4 1 0, S_0x7fdd02c1da40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "divided_clock"
P_0x7fdd02c04e90 .param/l "WHICH_CLOCK" 0 4 1, +C4<00000000000000000000000000000000>;
v0x7fdd02c22180_0 .net "clk", 0 0, v0x7fdd02c350b0_0;  alias, 1 drivers
v0x7fdd02c32b40_0 .var "clocks", 31 0;
v0x7fdd02c32be0_0 .net "divided_clock", 0 0, L_0x7fdd02c35810;  alias, 1 drivers
E_0x7fdd02c21430 .event posedge, v0x7fdd02c22180_0;
L_0x7fdd02c35810 .part v0x7fdd02c32b40_0, 0, 1;
S_0x7fdd02c32c70 .scope module, "inner" "innerWaterLvl" 3 42, 5 1 0, S_0x7fdd02c1da40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "up"
    .port_info 3 /INPUT 1 "down"
    .port_info 4 /INPUT 4 "max"
    .port_info 5 /INPUT 4 "min"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "reset"
v0x7fdd02c32fb0_0 .net "clk", 0 0, L_0x7fdd02c35810;  alias, 1 drivers
v0x7fdd02c33060_0 .net "down", 0 0, v0x7fdd02c35180_0;  alias, 1 drivers
v0x7fdd02c330f0_0 .net "enable", 0 0, L_0x7fdd02c36170;  alias, 1 drivers
v0x7fdd02c331a0_0 .net "max", 3 0, v0x7fdd02c34b60_0;  1 drivers
v0x7fdd02c33250_0 .net "min", 3 0, v0x7fdd02c34bf0_0;  1 drivers
v0x7fdd02c33340_0 .var "ns", 3 0;
v0x7fdd02c333f0_0 .net "out", 3 0, v0x7fdd02c334a0_0;  alias, 1 drivers
v0x7fdd02c334a0_0 .var "ps", 3 0;
v0x7fdd02c33550_0 .net "reset", 0 0, v0x7fdd02c35780_0;  alias, 1 drivers
v0x7fdd02c33660_0 .net "up", 0 0, v0x7fdd02c35510_0;  alias, 1 drivers
E_0x7fdd02c32f20 .event posedge, v0x7fdd02c32be0_0;
E_0x7fdd02c32f50/0 .event edge, v0x7fdd02c330f0_0, v0x7fdd02c33660_0, v0x7fdd02c33060_0, v0x7fdd02c334a0_0;
E_0x7fdd02c32f50/1 .event edge, v0x7fdd02c331a0_0, v0x7fdd02c33250_0;
E_0x7fdd02c32f50 .event/or E_0x7fdd02c32f50/0, E_0x7fdd02c32f50/1;
S_0x7fdd02c33770 .scope module, "occup" "poundOccupied" 3 25, 6 1 0, S_0x7fdd02c1da40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "arrivalGate"
    .port_info 2 /INPUT 1 "departureGate"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
v0x7fdd02c33a10_0 .net "arrivalGate", 0 0, L_0x7fdd02c35d40;  alias, 1 drivers
v0x7fdd02c33ab0_0 .net "clk", 0 0, L_0x7fdd02c35810;  alias, 1 drivers
v0x7fdd02c33b90_0 .net "departureGate", 0 0, L_0x7fdd02c35e30;  alias, 1 drivers
v0x7fdd02c33c20_0 .var "ns", 0 0;
v0x7fdd02c33cb0_0 .net "out", 0 0, v0x7fdd02c33d90_0;  alias, 1 drivers
v0x7fdd02c33d90_0 .var "ps", 0 0;
v0x7fdd02c33e30_0 .net "reset", 0 0, v0x7fdd02c35780_0;  alias, 1 drivers
E_0x7fdd02c339c0 .event edge, v0x7fdd02c33d90_0, v0x7fdd02c33a10_0, v0x7fdd02c33b90_0;
    .scope S_0x7fdd02c1f250;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd02c32b40_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fdd02c1f250;
T_1 ;
    %wait E_0x7fdd02c21430;
    %load/vec4 v0x7fdd02c32b40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdd02c32b40_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdd02c33770;
T_2 ;
    %wait E_0x7fdd02c339c0;
    %load/vec4 v0x7fdd02c33d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0x7fdd02c33a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd02c33c20_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd02c33c20_0, 0, 1;
T_2.4 ;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0x7fdd02c33b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd02c33c20_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd02c33c20_0, 0, 1;
T_2.6 ;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fdd02c33770;
T_3 ;
    %wait E_0x7fdd02c32f20;
    %load/vec4 v0x7fdd02c33e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdd02c33d90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fdd02c33c20_0;
    %assign/vec4 v0x7fdd02c33d90_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdd02c32c70;
T_4 ;
    %wait E_0x7fdd02c32f50;
    %load/vec4 v0x7fdd02c330f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fdd02c33660_0;
    %load/vec4 v0x7fdd02c33060_0;
    %inv;
    %and;
    %load/vec4 v0x7fdd02c334a0_0;
    %load/vec4 v0x7fdd02c331a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fdd02c334a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fdd02c33340_0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fdd02c33060_0;
    %load/vec4 v0x7fdd02c33660_0;
    %inv;
    %and;
    %load/vec4 v0x7fdd02c33250_0;
    %load/vec4 v0x7fdd02c334a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7fdd02c334a0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x7fdd02c33340_0, 0, 4;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fdd02c334a0_0;
    %store/vec4 v0x7fdd02c33340_0, 0, 4;
T_4.5 ;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fdd02c334a0_0;
    %store/vec4 v0x7fdd02c33340_0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fdd02c32c70;
T_5 ;
    %wait E_0x7fdd02c32f20;
    %load/vec4 v0x7fdd02c33550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd02c334a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fdd02c33340_0;
    %assign/vec4 v0x7fdd02c334a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fdd02c1da40;
T_6 ;
    %wait E_0x7fdd02c1dba0;
    %load/vec4 v0x7fdd02c34620_0;
    %load/vec4 v0x7fdd02c34280_0;
    %cmp/u;
    %jmp/0xz  T_6.0, 5;
    %load/vec4 v0x7fdd02c34280_0;
    %store/vec4 v0x7fdd02c34b60_0, 0, 4;
    %load/vec4 v0x7fdd02c34620_0;
    %store/vec4 v0x7fdd02c34bf0_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fdd02c34620_0;
    %store/vec4 v0x7fdd02c34b60_0, 0, 4;
    %load/vec4 v0x7fdd02c34280_0;
    %store/vec4 v0x7fdd02c34bf0_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fdd02c1b700;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd02c350b0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7fdd02c1b700;
T_8 ;
    %delay 2, 0;
    %load/vec4 v0x7fdd02c350b0_0;
    %inv;
    %store/vec4 v0x7fdd02c350b0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fdd02c1b700;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdd02c35780_0, 0;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdd02c35780_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fdd02c35020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd02c35360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdd02c35510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdd02c35180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdd02c353f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdd02c35480_0, 0;
    %wait E_0x7fdd02c21430;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdd02c35480_0, 0;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdd02c35480_0, 0;
    %wait E_0x7fdd02c21430;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdd02c353f0_0, 0;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdd02c35510_0, 0;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdd02c353f0_0, 0;
    %wait E_0x7fdd02c21430;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdd02c35480_0, 0;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdd02c35480_0, 0;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdd02c35180_0, 0;
    %wait E_0x7fdd02c21430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdd02c35510_0, 0;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdd02c35480_0, 0;
    %wait E_0x7fdd02c21430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdd02c35480_0, 0;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %wait E_0x7fdd02c21430;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fdd02c1b700;
T_10 ;
    %vpi_call 2 72 "$dumpfile", "overall.vcd" {0 0 0};
    %vpi_call 2 73 "$dumpvars" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "overall_testbench.v";
    "./overall.v";
    "./clock_divider.v";
    "./innerWaterLvl.v";
    "./poundOccupied.v";
