Keyword: LSE
Occurrences: 87
================================================================================

Page    1: General-purpose input/outputs                                        RTC/LSE ON)
Page    1: 32.768 kHz LSE
Page    2: • 1× high-speed master direct memory access             pulse counter and quadrature (incremental)
Page   16: a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.
Page   31: –    LSE clock: 32.768 kHz
Page   39: represent analog value on Σ∆ modulators inputs). DFSDM can also interface PDM (Pulse
Page   39: –    PDM (Pulse Density Modulation) microphone input support
Page   43: timings, such as PWM or phase-shifted pulses.
Page   44: •   One-pulse mode output
Page   44: compare, PWM or One-pulse mode output. This gives up to 16 input capture/output
Page   44: One-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5
Page   45: clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.
Page   45: •   Configurable output: pulse, PWM
Page   45: •   Internal clock source: LSE, LSI, HSI or APB clock
Page   45: running, used by the Pulse Counter Application)
Page   46: •   On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to
Page   46: •   A 32.768 kHz external crystal (LSE)
Page   46: •   An external resonator or oscillator (LSE)
Page   46: LSE. When clocked by the LSI, the RTC is not functional in VBAT mode, but is functional in
Page   49: Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to
Page   49: frame is configurable from 4 to 16 bits. All SPI interfaces support NSS pulse mode, TI mode,
Page  103: LSE, RTC,
Page  114: SRAM       & LSE                                         25°C       85°C        105°C 125°C
Page  115: SRAM         LSE                                  25°C     85°C     105°C 125°C
Page  122: RTC+LSE low drive         -                  2.32
Page  122: RTC+LSE medium-
Page  122: RTC+LSE medium-
Page  122: RTC+LSE High drive         -                   3
Page  125: In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The
Page  125: fLSE_ext   User external clock source frequency                -         -             32.768      1000        kHz
Page  125: VLSEH     OSC32_IN input pin high level voltage               -     0.7 VDDIOx          -        VDDIOx
Page  125: VLSEL     OSC32_IN input pin low level voltage                -        VSS              -       0.3 VDDIOx
Page  125: tw(LSEH)
Page  125: tw(LSEL)
Page  125: VLSEH
Page  125: VLSEL
Page  125: tr(LSE)                    tf(LSE)            tW(LSE)                    tW(LSE) t
Page  125: TLSE
Page  125: External        fLSE_ext
Page  127: The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic
Page  127: LSEDRV[1:0] = 00,
Page  127: LSEDRV[1:0] = 01,
Page  127: LSE current                 Medium Low drive capability
Page  127: consumption                     LSEDRV[1:0] = 10,
Page  127: LSEDRV[1:0] = 11,
Page  127: LSEDRV[1:0] = 00,
Page  127: LSEDRV[1:0] = 01,
Page  127: gm                            LSEDRV[1:0] = 10,
Page  127: LSEDRV[1:0] = 11,
Page  136: Electrostatic discharges (a positive then a negative pulse) are applied to the pins of each
Page  145: VF(NRST)(2) NRST Input filtered pulse                  1.71 V < VDD < 3.6 V         -         -    50
Page  145: VNF(NRST)(2) NRST Input not filtered pulse
Page  148: 2. NWAIT pulse width is equal to 1 AHB cycle.
Page  150: 2. NWAIT pulse width is equal to 1 AHB cycle.
Page  191: Maximum pulse width of spikes that
Page  209: LSE, RTC,
Page  221: LSE
Page  222: LSE
Page  231: In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The
Page  231: fLSE_ext   User external clock source frequency                -         -             32.768      1000        kHz
Page  231: VLSEH     OSC32_IN input pin high level voltage               -     0.7 VDDIOx          -        VDDIOx
Page  231: VLSEL     OSC32_IN input pin low level voltage                -        VSS              -       0.3 VDDIOx
Page  231: tw(LSEH)
Page  231: tw(LSEL)
Page  231: VLSEH
Page  231: VLSEL
Page  231: tr(LSE)                    tf(LSE)            tW(LSE)                    tW(LSE) t
Page  231: TLSE
Page  231: External        fLSE_ext
Page  233: The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic
Page  233: LSEDRV[1:0] = 00,
Page  233: LSEDRV[1:0] = 01,
Page  233: LSE current                  Medium Low drive capability
Page  233: consumption                      LSEDRV[1:0] = 10,
Page  233: LSEDRV[1:0] = 11,
Page  233: LSEDRV[1:0] = 00,
Page  233: LSEDRV[1:0] = 01,
Page  233: gm                             LSEDRV[1:0] = 10,
Page  233: LSEDRV[1:0] = 11,
Page  242: Electrostatic discharges (a positive then a negative pulse) are applied to the pins of each
Page  251: VF(NRST)(2) NRST Input filtered pulse                1.71 V < VDD < 3.6 V         -         -    50
Page  251: VNF(NRST)(2) NRST Input not filtered pulse
Page  253: 2. NWAIT pulse width is equal to 1 AHB cycle.
Page  255: 2. NWAIT pulse width is equal to 1 AHB cycle.
Page  257: 2. NWAIT pulse width is equal to 1 AHB cycle.
Page  258: 2. NWAIT pulse width is equal to 1 AHB cycle.
Page  302: Maximum pulse width of spikes
