Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Peter/Desktop/DE0/Demonstration/DE0_Nano_SOPC_DEMO/ --output-directory=C:/Users/Peter/Desktop/DE0/Demonstration/DE0_Nano_SOPC_DEMO/ROVER/ --report-file=bsf:C:/Users/Peter/Desktop/DE0/Demonstration/DE0_Nano_SOPC_DEMO/ROVER.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Peter/Desktop/DE0/Demonstration/DE0_Nano_SOPC_DEMO/ROVER.qsys
Progress: Loading DE0_Nano_SOPC_DEMO/ROVER.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 12.1]
Progress: Parameterizing module clk_50
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding key [altera_avalon_pio 12.1]
Progress: Parameterizing module key
Progress: Adding sw [altera_avalon_pio 12.1]
Progress: Parameterizing module sw
Progress: Adding led [altera_avalon_pio 12.1]
Progress: Parameterizing module led
Progress: Adding i2c_scl [altera_avalon_pio 12.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 12.1]
Progress: Parameterizing module i2c_sda
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding altpll_sys [altpll 12.1]
Progress: Parameterizing module altpll_sys
Progress: Adding g_sensor_int [altera_avalon_pio 12.1]
Progress: Parameterizing module g_sensor_int
Progress: Adding epcs [altera_avalon_epcs_flash_controller 12.1]
Progress: Parameterizing module epcs
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding adc_spi_read [TERASIC_ADC_READ 1.0]
Progress: Parameterizing module adc_spi_read
Progress: Adding select_i2c_clk [altera_avalon_pio 12.1]
Progress: Parameterizing module select_i2c_clk
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module clock_crossing_io
Progress: Adding clock_crossing_io2 [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module clock_crossing_io2
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding c0 [altera_clock_bridge 12.1]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 12.1]
Progress: Parameterizing module c2
Progress: Adding c4 [altera_clock_bridge 12.1]
Progress: Parameterizing module c4
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ROVER.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ROVER.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ROVER.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ROVER.g_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ROVER.cpu: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: ROVER.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: ROVER.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Peter/Desktop/DE0/Demonstration/DE0_Nano_SOPC_DEMO/ --output-directory=C:/Users/Peter/Desktop/DE0/Demonstration/DE0_Nano_SOPC_DEMO/ROVER/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/Peter/Desktop/DE0/Demonstration/DE0_Nano_SOPC_DEMO/ROVER.sopcinfo --report-file=html:C:/Users/Peter/Desktop/DE0/Demonstration/DE0_Nano_SOPC_DEMO/ROVER.html --report-file=qip:C:/Users/Peter/Desktop/DE0/Demonstration/DE0_Nano_SOPC_DEMO/ROVER/synthesis/ROVER.qip --report-file=cmp:C:/Users/Peter/Desktop/DE0/Demonstration/DE0_Nano_SOPC_DEMO/ROVER.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/Peter/Desktop/DE0/Demonstration/DE0_Nano_SOPC_DEMO/ROVER.qsys
Progress: Loading DE0_Nano_SOPC_DEMO/ROVER.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 12.1]
Progress: Parameterizing module clk_50
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding key [altera_avalon_pio 12.1]
Progress: Parameterizing module key
Progress: Adding sw [altera_avalon_pio 12.1]
Progress: Parameterizing module sw
Progress: Adding led [altera_avalon_pio 12.1]
Progress: Parameterizing module led
Progress: Adding i2c_scl [altera_avalon_pio 12.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 12.1]
Progress: Parameterizing module i2c_sda
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding altpll_sys [altpll 12.1]
Progress: Parameterizing module altpll_sys
Progress: Adding g_sensor_int [altera_avalon_pio 12.1]
Progress: Parameterizing module g_sensor_int
Progress: Adding epcs [altera_avalon_epcs_flash_controller 12.1]
Progress: Parameterizing module epcs
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding adc_spi_read [TERASIC_ADC_READ 1.0]
Progress: Parameterizing module adc_spi_read
Progress: Adding select_i2c_clk [altera_avalon_pio 12.1]
Progress: Parameterizing module select_i2c_clk
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module clock_crossing_io
Progress: Adding clock_crossing_io2 [altera_avalon_mm_clock_crossing_bridge 12.1]
Progress: Parameterizing module clock_crossing_io2
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding c0 [altera_clock_bridge 12.1]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 12.1]
Progress: Parameterizing module c2
Progress: Adding c4 [altera_clock_bridge 12.1]
Progress: Parameterizing module c4
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ROVER.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ROVER.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ROVER.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ROVER.g_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ROVER.cpu: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Info: ROVER.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: ROVER.sysid: Time stamp will be automatically updated when this component is generated.
Info: ROVER: Generating ROVER "ROVER" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 21 modules, 85 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 42 modules, 169 connections
Info: merlin_domain_transform: After transform: 85 modules, 449 connections
Info: merlin_router_transform: After transform: 106 modules, 533 connections
Info: merlin_traffic_limiter_transform: After transform: 110 modules, 553 connections
Info: merlin_burst_transform: After transform: 111 modules, 557 connections
Info: reset_adaptation_transform: After transform: 115 modules, 442 connections
Info: merlin_network_to_switch_transform: After transform: 154 modules, 522 connections
Info: merlin_width_transform: After transform: 156 modules, 528 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src2 and cmd_xbar_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src0 and rsp_xbar_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_001.sink4
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 160 modules, 548 connections
Info: limiter_update_transform: After transform: 160 modules, 552 connections
Info: merlin_interrupt_mapper_transform: After transform: 161 modules, 555 connections
Info: merlin_interrupt_sync_transform: After transform: 166 modules, 580 connections
Warning: ROVER: "No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)"
Warning: ROVER: "No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)"
Warning: ROVER: "No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)"
Error: Generation stopped, 147 or more modules remaining
Info: ROVER: Done ROVER" with 51 modules, 1 files, 727314 bytes
Error: ip-generate failed with exit code 1: 1 Error, 3 Warnings
Info: Stopping: Create HDL design files for synthesis
