// Seed: 4060765587
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input supply1 id_2
);
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5
);
  wor id_7;
  module_0(
      id_3, id_5, id_7
  );
  assign id_3 = id_7;
  final $display(1, !1, 1, id_4, 1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  wire id_4;
  wire id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_6(
      1'b0, id_1[1], id_6 & id_6
  ); module_2(
      id_3, id_6, id_4
  );
endmodule
