<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml mksuii_x.twx mksuii_x.ncd -o mksuii_x.twr mksuii_x.pcf -ucf
mksuii_x.ucf

</twCmdLine><twDesign>mksuii_x.ncd</twDesign><twDesignPath>mksuii_x.ncd</twDesignPath><twPCF>mksuii_x.pcf</twPCF><twPcfPath>mksuii_x.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff665"><twDevName>xc5vlx30t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2011-06-20, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_u_Glink_Clk125_o = PERIOD &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_Glink_Clk125_o = PERIOD TIMEGRP &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_u_Glink_Clk125_o = PERIOD TIMEGRP &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="9" type="MINPERIOD" name="Trper_CLKB" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/CLKBL" logResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/CLKBL" locationPin="RAMB36_X1Y7.CLKBWRCLKL" clockNet="Lnk_Clk"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_MGTCLK1_n = PERIOD &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;" ScopeName="">TS_MGTCLK1_n = PERIOD TIMEGRP &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_MGTCLK1_n = PERIOD TIMEGRP &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="13" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="14" type="MINPERIOD" name="Trper_CLKB" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/CLKBL" logResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/CLKBL" locationPin="RAMB36_X1Y7.CLKBWRCLKL" clockNet="Lnk_Clk"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_MGTCLK1_p = PERIOD &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;" ScopeName="">TS_MGTCLK1_p = PERIOD TIMEGRP &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>3755</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1083</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.965</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXCHARISK), 3 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.035</twSlack><twSrc BELType="HSIO">u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>5.988</twTotPathDel><twClkSkew dest = "1.448" src = "1.390">-0.058</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="28"><twSrc BELType='HSIO'>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTP_DUAL_X0Y0.RXUSRCLK20</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>GTP_DUAL_X0Y0.RXNOTINTABLE00</twSite><twDelType>Tgtpcko_RXNOTINTABLE</twDelType><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y27.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.774</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/rxnotintable_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/rxcharisk_0_i</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXCHARISK_01</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCHARISK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.702</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/rxcharisk_0_i</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0GTXCLK</twSite><twDelType>Tmacdck_CHAR</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>4.476</twRouteDel><twTotDel>5.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.562</twSlack><twSrc BELType="HSIO">u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>5.461</twTotPathDel><twClkSkew dest = "1.448" src = "1.390">-0.058</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="28"><twSrc BELType='HSIO'>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTP_DUAL_X0Y0.RXUSRCLK20</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>GTP_DUAL_X0Y0.RXCHARISK00</twSite><twDelType>Tgtpcko_RXCHARISK</twDelType><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXCHARISK_0_INT</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/rxcharisk_0_i</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXCHARISK_01</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCHARISK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.702</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/rxcharisk_0_i</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0GTXCLK</twSite><twDelType>Tmacdck_CHAR</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>3.949</twRouteDel><twTotDel>5.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.732</twSlack><twSrc BELType="HSIO">u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>5.291</twTotPathDel><twClkSkew dest = "1.448" src = "1.390">-0.058</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="28"><twSrc BELType='HSIO'>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTP_DUAL_X0Y0.RXUSRCLK20</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>GTP_DUAL_X0Y0.RXDATA00</twSite><twDelType>Tgtpcko_RXDATA</twDelType><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y27.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXDATA_0_INT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/rxcharisk_0_i</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXCHARISK_01</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCHARISK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.702</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/rxcharisk_0_i</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0GTXCLK</twSite><twDelType>Tmacdck_CHAR</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>3.779</twRouteDel><twTotDel>5.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 3 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.047</twSlack><twSrc BELType="HSIO">u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>5.976</twTotPathDel><twClkSkew dest = "1.448" src = "1.390">-0.058</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="28"><twSrc BELType='HSIO'>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTP_DUAL_X0Y0.RXUSRCLK20</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>GTP_DUAL_X0Y0.RXNOTINTABLE00</twSite><twDelType>Tgtpcko_RXNOTINTABLE</twDelType><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.799</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/rxnotintable_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/rx_pre_reset_0_i&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXDATA_0_6_mux00001</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.665</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/mgt_rx_data_0_i&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0GTXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>4.464</twRouteDel><twTotDel>5.976</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.214</twSlack><twSrc BELType="HSIO">u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>5.809</twTotPathDel><twClkSkew dest = "1.448" src = "1.390">-0.058</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25"><twSrc BELType='HSIO'>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTP_DUAL_X0Y0.RXUSRCLK20</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>GTP_DUAL_X0Y0.RXDATA03</twSite><twDelType>Tgtpcko_RXDATA</twDelType><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.632</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXDATA_0_INT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/rx_pre_reset_0_i&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXDATA_0_6_mux00001</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.665</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/mgt_rx_data_0_i&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0GTXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>4.297</twRouteDel><twTotDel>5.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.405</twSlack><twSrc BELType="HSIO">u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>5.618</twTotPathDel><twClkSkew dest = "1.448" src = "1.390">-0.058</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25"><twSrc BELType='HSIO'>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTP_DUAL_X0Y0.RXUSRCLK20</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>GTP_DUAL_X0Y0.RXDATA06</twSite><twDelType>Tgtpcko_RXDATA</twDelType><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y28.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXDATA_0_INT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/rx_pre_reset_0_i&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXDATA_0_6_mux00001</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.665</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/mgt_rx_data_0_i&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0GTXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>4.106</twRouteDel><twTotDel>5.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 3 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.211</twSlack><twSrc BELType="HSIO">u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>5.812</twTotPathDel><twClkSkew dest = "1.448" src = "1.390">-0.058</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="28"><twSrc BELType='HSIO'>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTP_DUAL_X0Y0.RXUSRCLK20</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>GTP_DUAL_X0Y0.RXNOTINTABLE00</twSite><twDelType>Tgtpcko_RXNOTINTABLE</twDelType><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.602</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/rxnotintable_0_i</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/mgt_rx_data_0_i&lt;4&gt;</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXDATA_0_2_mux00001</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.698</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/mgt_rx_data_0_i&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0GTXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>4.300</twRouteDel><twTotDel>5.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.432</twSlack><twSrc BELType="HSIO">u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>5.591</twTotPathDel><twClkSkew dest = "1.448" src = "1.390">-0.058</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25"><twSrc BELType='HSIO'>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTP_DUAL_X0Y0.RXUSRCLK20</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>GTP_DUAL_X0Y0.RXDATA02</twSite><twDelType>Tgtpcko_RXDATA</twDelType><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.381</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXDATA_0_INT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/mgt_rx_data_0_i&lt;4&gt;</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXDATA_0_2_mux00001</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.698</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/mgt_rx_data_0_i&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0GTXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>4.079</twRouteDel><twTotDel>5.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.719</twSlack><twSrc BELType="HSIO">u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType="CPU">u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twTotPathDel>5.304</twTotPathDel><twClkSkew dest = "1.448" src = "1.390">-0.058</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="25"><twSrc BELType='HSIO'>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twSrc><twDest BELType='CPU'>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twDest><twLogLvls>1</twLogLvls><twSrcSite>GTP_DUAL_X0Y0.RXUSRCLK20</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>GTP_DUAL_X0Y0.RXDATA07</twSite><twDelType>Tgtpcko_RXDATA</twDelType><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/GTP_1000X/gtp_dual_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXDATA_0_INT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/mgt_rx_data_0_i&lt;4&gt;</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/GTP_DUAL_1000X_inst/RXDATA_0_2_mux00001</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.698</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/mgt_rx_data_0_i&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0GTXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twComp><twBEL>u_Glink/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac</twBEL></twPathDel><twLogDel>1.512</twLogDel><twRouteDel>3.792</twRouteDel><twTotDel>5.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MGTCLK1_p = PERIOD TIMEGRP &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_reg (SLICE_X50Y41.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_reg</twDest><twTotPathDel>0.369</twTotPathDel><twClkSkew dest = "0.181" src = "0.143">-0.038</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X51Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y41.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.174</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_reg</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_reg</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.174</twRouteDel><twTotDel>0.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_0 (SLICE_X58Y40.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.408</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_0</twDest><twTotPathDel>0.529</twTotPathDel><twClkSkew dest = "1.336" src = "1.215">-0.121</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X57Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.344</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe&lt;0&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.344</twRouteDel><twTotDel>0.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_3 (SLICE_X50Y43.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.423</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_3</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_3</twDest><twTotPathDel>0.499</twTotPathDel><twClkSkew dest = "0.550" src = "0.474">-0.076</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_3</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X47Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>u_Glink/v5_emac_ll/tx_data_0_i&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_mux0000&lt;3&gt;1</twBEL><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_data_3</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_MGTCLK1_p = PERIOD TIMEGRP &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="42" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN2" logResource="u_clkMux/PLL_ADV_INST/CLKIN2" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="Lnk_Clk"/><twPinLimit anchorID="43" type="MINPERIOD" name="Trper_CLKB" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/CLKBL" logResource="u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l/CLKBL" locationPin="RAMB36_X1Y7.CLKBWRCLKL" clockNet="Lnk_Clk"/></twPinLimitRpt></twConst><twConst anchorID="44" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CLK119MHZ_IN_n = PERIOD &quot;CLK119MHZ_IN_n&quot; 125 MHz HIGH 50%;" ScopeName="">TS_CLK119MHZ_IN_n = PERIOD TIMEGRP &quot;CLK119MHZ_IN_n&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="45"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK119MHZ_IN_n = PERIOD TIMEGRP &quot;CLK119MHZ_IN_n&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="46" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN1" logResource="u_clkMux/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Clk119MhzBuf"/><twPinLimit anchorID="47" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN1" logResource="u_clkMux/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Clk119MhzBuf"/><twPinLimit anchorID="48" type="MINPERIOD" name="Tbgper_I" slack="6.334" period="8.000" constraintValue="8.000" deviceLimit="1.666" freqLimit="600.240" physResource="u_clk119mhzbuf/I0" logResource="u_clk119mhzbuf/I0" locationPin="BUFGCTRL_X0Y6.I0" clockNet="CLK119MHZ"/></twPinLimitRpt></twConst><twConst anchorID="49" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLK119MHZ_IN_p = PERIOD &quot;CLK119MHZ_IN_p&quot; 125 MHz HIGH 50%;" ScopeName="">TS_CLK119MHZ_IN_p = PERIOD TIMEGRP &quot;CLK119MHZ_IN_p&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>49</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Count_7 (SLICE_X12Y28.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.429</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_0</twSrc><twDest BELType="FF">u_clkDet/clk119Count_7</twDest><twTotPathDel>1.522</twTotPathDel><twClkSkew dest = "0.120" src = "0.134">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_0</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X12Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>u_clkDet/clk119Count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_lut&lt;0&gt;_INV_0</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_7</twBEL></twPathDel><twLogDel>1.138</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>1.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>74.8</twPctLog><twPctRoute>25.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.441</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_1</twSrc><twDest BELType="FF">u_clkDet/clk119Count_7</twDest><twTotPathDel>1.510</twTotPathDel><twClkSkew dest = "0.120" src = "0.134">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_1</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X12Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>u_clkDet/clk119Count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count&lt;1&gt;_rt</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_7</twBEL></twPathDel><twLogDel>1.122</twLogDel><twRouteDel>0.388</twRouteDel><twTotDel>1.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>74.3</twPctLog><twPctRoute>25.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.516</twSlack><twSrc BELType="FF">u_clkDet/clk119Count_2</twSrc><twDest BELType="FF">u_clkDet/clk119Count_7</twDest><twTotPathDel>1.435</twTotPathDel><twClkSkew dest = "0.120" src = "0.134">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_clkDet/clk119Count_2</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X12Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>u_clkDet/clk119Count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>u_clkDet/clk119Count&lt;3&gt;</twComp><twBEL>u_clkDet/clk119Count&lt;2&gt;_rt</twBEL><twBEL>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u_clkDet/Mcount_clk119Count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/Mcount_clk119Count_xor&lt;7&gt;</twBEL><twBEL>u_clkDet/clk119Count_7</twBEL></twPathDel><twLogDel>1.048</twLogDel><twRouteDel>0.387</twRouteDel><twTotDel>1.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>73.0</twPctLog><twPctRoute>27.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Count_4 (SLICE_X12Y28.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.436</twSlack><twSrc BELType="FF">u_clkDet/clk119Window</twSrc><twDest BELType="FF">u_clkDet/clk119Count_4</twDest><twTotPathDel>1.481</twTotPathDel><twClkSkew dest = "0.490" src = "0.538">0.048</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/clk119Window</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X16Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp><twBEL>u_clkDet/clk119Window</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>u_clkDet/clk119Window</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/clk119Count_4</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>0.784</twRouteDel><twTotDel>1.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Count_5 (SLICE_X12Y28.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.436</twSlack><twSrc BELType="FF">u_clkDet/clk119Window</twSrc><twDest BELType="FF">u_clkDet/clk119Count_5</twDest><twTotPathDel>1.481</twTotPathDel><twClkSkew dest = "0.490" src = "0.538">0.048</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/clk119Window</twSrc><twDest BELType='FF'>u_clkDet/clk119Count_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X16Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp><twBEL>u_clkDet/clk119Window</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>u_clkDet/clk119Window</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>u_clkDet/clk119Count&lt;7&gt;</twComp><twBEL>u_clkDet/clk119Count_5</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>0.784</twRouteDel><twTotDel>1.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK119MHZ_IN_p = PERIOD TIMEGRP &quot;CLK119MHZ_IN_p&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119WindowSr_2 (SLICE_X16Y20.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.493</twSlack><twSrc BELType="FF">u_clkDet/clk119WindowSr_1</twSrc><twDest BELType="FF">u_clkDet/clk119WindowSr_2</twDest><twTotPathDel>0.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/clk119WindowSr_1</twSrc><twDest BELType='FF'>u_clkDet/clk119WindowSr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X16Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp><twBEL>u_clkDet/clk119WindowSr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y20.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y20.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp><twBEL>u_clkDet/clk119WindowSr_2</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Window (SLICE_X16Y20.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.494</twSlack><twSrc BELType="FF">u_clkDet/clk119WindowSr_2</twSrc><twDest BELType="FF">u_clkDet/clk119Window</twDest><twTotPathDel>0.494</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/clk119WindowSr_2</twSrc><twDest BELType='FF'>u_clkDet/clk119Window</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X16Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp><twBEL>u_clkDet/clk119WindowSr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp><twBEL>u_clkDet/clk119Window_mux00001</twBEL><twBEL>u_clkDet/clk119Window</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_clkDet/clk119Window (SLICE_X16Y20.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.568</twSlack><twSrc BELType="FF">u_clkDet/clk119Window</twSrc><twDest BELType="FF">u_clkDet/clk119Window</twDest><twTotPathDel>0.568</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/clk119Window</twSrc><twDest BELType='FF'>u_clkDet/clk119Window</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twSrcClk><twPathDel><twSite>SLICE_X16Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp><twBEL>u_clkDet/clk119Window</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>u_clkDet/clk119Window</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>u_clkDet/clk119WindowSr&lt;2&gt;</twComp><twBEL>u_clkDet/clk119Window_mux00001</twBEL><twBEL>u_clkDet/clk119Window</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>0.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">Clk119MhzBuf</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK119MHZ_IN_p = PERIOD TIMEGRP &quot;CLK119MHZ_IN_p&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN1" logResource="u_clkMux/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Clk119MhzBuf"/><twPinLimit anchorID="68" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.000" period="8.000" constraintValue="4.000" deviceLimit="2.000" physResource="u_clkMux/PLL_ADV_INST/CLKIN1" logResource="u_clkMux/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="Clk119MhzBuf"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tbgper_I" slack="6.334" period="8.000" constraintValue="8.000" deviceLimit="1.666" freqLimit="600.240" physResource="u_clk119mhzbuf/I0" logResource="u_clk119mhzbuf/I0" locationPin="BUFGCTRL_X0Y6.I0" clockNet="CLK119MHZ"/></twPinLimitRpt></twConst><twConst anchorID="70" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_u_FastADC_ADC_Clk = PERIOD &quot;u_FastADC/ADC_Clk&quot; 65 MHz HIGH 50%;" ScopeName="">TS_u_FastADC_ADC_Clk = PERIOD TIMEGRP &quot;u_FastADC/ADC_Clk&quot; 65 MHz HIGH 50%;</twConstName><twItemCnt>30</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.400</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/DCMRst (SLICE_X24Y68.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.984</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/DCMRst</twDest><twTotPathDel>2.311</twTotPathDel><twClkSkew dest = "0.549" src = "0.603">0.054</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/DCMRst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y68.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_BeamI/u_FastDiv/blk00000003/sig000000c4</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y68.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst</twComp><twBEL>u_FastADC/u_ad9228/DCMRst</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>1.226</twRouteDel><twTotDel>2.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.985</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/DCMRst</twDest><twTotPathDel>2.310</twTotPathDel><twClkSkew dest = "0.549" src = "0.603">0.054</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/DCMRst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_BeamI/u_FastDiv/blk00000003/sig000000c4</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y68.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst</twComp><twBEL>u_FastADC/u_ad9228/DCMRst</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>1.225</twRouteDel><twTotDel>2.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.213</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/DCMRst</twDest><twTotPathDel>2.082</twTotPathDel><twClkSkew dest = "0.549" src = "0.603">0.054</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/DCMRst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y68.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_BeamI/u_FastDiv/blk00000003/sig000000c4</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y68.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y68.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst</twComp><twBEL>u_FastADC/u_ad9228/DCMRst</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>0.997</twRouteDel><twTotDel>2.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_0 (SLICE_X26Y68.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.654</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twDest><twTotPathDel>1.695</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y68.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_BeamI/u_FastDiv/blk00000003/sig000000c4</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>0.922</twRouteDel><twTotDel>1.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.657</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twDest><twTotPathDel>1.692</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_BeamI/u_FastDiv/blk00000003/sig000000c4</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>0.919</twRouteDel><twTotDel>1.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.835</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twDest><twTotPathDel>1.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_BeamI/u_FastDiv/blk00000003/sig000000c4</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>0.741</twRouteDel><twTotDel>1.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_1 (SLICE_X26Y68.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.654</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_1</twDest><twTotPathDel>1.695</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y68.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_BeamI/u_FastDiv/blk00000003/sig000000c4</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_1</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>0.922</twRouteDel><twTotDel>1.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.657</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_1</twDest><twTotPathDel>1.692</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_BeamI/u_FastDiv/blk00000003/sig000000c4</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_1</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>0.919</twRouteDel><twTotDel>1.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.835</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_1</twDest><twTotPathDel>1.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y68.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FastADC/u_BeamI/u_FastDiv/blk00000003/sig000000c4</twComp><twBEL>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_FastADC/u_ad9228/DCMRst_cmp_eq0000_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_1</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>0.741</twRouteDel><twTotDel>1.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_FastADC_ADC_Clk = PERIOD TIMEGRP &quot;u_FastADC/ADC_Clk&quot; 65 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_2 (SLICE_X26Y68.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.580</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_2</twDest><twTotPathDel>0.580</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/Mcount_RstCnt_xor&lt;2&gt;11</twBEL><twBEL>u_FastADC/u_ad9228/RstCnt_2</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_0 (SLICE_X26Y68.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.582</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_0</twDest><twTotPathDel>0.582</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y68.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.365</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/Mcount_RstCnt_xor&lt;0&gt;11_INV_0</twBEL><twBEL>u_FastADC/u_ad9228/RstCnt_0</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.365</twRouteDel><twTotDel>0.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/RstCnt_3 (SLICE_X26Y68.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.584</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/RstCnt_3</twDest><twTotPathDel>0.584</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/RstCnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_FastADC/ADC_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y68.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.365</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y68.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>u_FastADC/u_ad9228/RstCnt&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/Mcount_RstCnt_xor&lt;3&gt;11</twBEL><twBEL>u_FastADC/u_ad9228/RstCnt_3</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.365</twRouteDel><twTotDel>0.584</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">u_FastADC/ADC_Clk</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="95"><twPinLimitBanner>Component Switching Limit Checks: TS_u_FastADC_ADC_Clk = PERIOD TIMEGRP &quot;u_FastADC/ADC_Clk&quot; 65 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="96" type="MINHIGHPULSE" name="Tospwh" slack="12.984" period="15.384" constraintValue="7.692" deviceLimit="1.200" physResource="u_FastADC/u_ad9228/FADC_Clkoddr/N0/SR" logResource="u_FastADC/u_ad9228/FADC_Clkoddr/N0/SR" locationPin="OLOGIC_X1Y122.SR" clockNet="Reset1"/><twPinLimit anchorID="97" type="MINHIGHPULSE" name="Tospwh" slack="12.984" period="15.384" constraintValue="7.692" deviceLimit="1.200" physResource="u_FastADC/u_ad9228/FADC_Clk/SR" logResource="u_FastADC/u_ad9228/FADC_Clkoddr/SR" locationPin="OLOGIC_X1Y123.SR" clockNet="Reset1"/><twPinLimit anchorID="98" type="MINLOWPULSE" name="Trpw" slack="14.330" period="15.384" constraintValue="7.692" deviceLimit="0.527" physResource="u_FastADC/u_BeamV/Ave_Cntr&lt;3&gt;/SR" logResource="u_FastADC/u_BeamV/Ave_Cntr_0/SR" locationPin="SLICE_X46Y42.SR" clockNet="Reset"/></twPinLimitRpt></twConst><twConst anchorID="99" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_FADC_DATA_CLK_N = PERIOD &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;" ScopeName="">TS_FADC_DATA_CLK_N = PERIOD TIMEGRP &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.300</twMinPer></twConstHead><twPinLimitRpt anchorID="100"><twPinLimitBanner>Component Switching Limit Checks: TS_FADC_DATA_CLK_N = PERIOD TIMEGRP &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="101" type="MINLOWPULSE" name="Tdcmpw_CLKIN_350_400" slack="0.366" period="2.666" constraintValue="1.333" deviceLimit="1.150" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y2.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/><twPinLimit anchorID="102" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_350_400" slack="0.366" period="2.666" constraintValue="1.333" deviceLimit="1.150" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y2.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tdcmpc(Fdllhfmsmax)" slack="0.445" period="2.666" constraintValue="2.666" deviceLimit="2.221" freqLimit="450.248" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y2.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/></twPinLimitRpt></twConst><twConst anchorID="104" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_FADC_DATA_CLK_P = PERIOD &quot;FADC_DATA_CLK_P&quot; 375 MHz HIGH 50%;" ScopeName="">TS_FADC_DATA_CLK_P = PERIOD TIMEGRP &quot;FADC_DATA_CLK_P&quot; 375 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.300</twMinPer></twConstHead><twPinLimitRpt anchorID="105"><twPinLimitBanner>Component Switching Limit Checks: TS_FADC_DATA_CLK_P = PERIOD TIMEGRP &quot;FADC_DATA_CLK_P&quot; 375 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="106" type="MINLOWPULSE" name="Tdcmpw_CLKIN_350_400" slack="0.366" period="2.666" constraintValue="1.333" deviceLimit="1.150" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y2.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/><twPinLimit anchorID="107" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_350_400" slack="0.366" period="2.666" constraintValue="1.333" deviceLimit="1.150" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y2.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/><twPinLimit anchorID="108" type="MINPERIOD" name="Tdcmpc(Fdllhfmsmax)" slack="0.445" period="2.666" constraintValue="2.666" deviceLimit="2.221" freqLimit="450.248" physResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" logResource="u_FastADC/u_ad9228/DataClkibufds/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y2.CLKIN" clockNet="u_FastADC/u_ad9228/DataClkibufds/CLKIN_IBUFGDS"/></twPinLimitRpt></twConst><twConst anchorID="109" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_u_Glink_Clk125_o = PERIOD &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF&quot;         TS_u_Glink_Clk125_o HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="110"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF&quot;
        TS_u_Glink_Clk125_o HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="111" type="MINPERIOD" name="Tmon_DCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="SysClk"/><twPinLimit anchorID="112" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="u_FADCSPI/ADCOutSr&lt;23&gt;/SR" logResource="u_FADCSPI/SPIOutEn/SR" locationPin="OLOGIC_X0Y146.SR" clockNet="Reset"/><twPinLimit anchorID="113" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="u_Display/u_Display/iClk/SR" logResource="u_Display/u_Display/iClk/SR" locationPin="OLOGIC_X2Y83.SR" clockNet="Reset"/></twPinLimitRpt></twConst><twConst anchorID="114" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_MGTCLK1_n = PERIOD &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF_0 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_0&quot;         TS_MGTCLK1_n HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="115"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_0 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_0&quot;
        TS_MGTCLK1_n HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="116" type="MINPERIOD" name="Tmon_DCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="SysClk"/><twPinLimit anchorID="117" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="u_FADCSPI/ADCOutSr&lt;23&gt;/SR" logResource="u_FADCSPI/SPIOutEn/SR" locationPin="OLOGIC_X0Y146.SR" clockNet="Reset"/><twPinLimit anchorID="118" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="u_Display/u_Display/iClk/SR" logResource="u_Display/u_Display/iClk/SR" locationPin="OLOGIC_X2Y83.SR" clockNet="Reset"/></twPinLimitRpt></twConst><twConst anchorID="119" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_MGTCLK1_p = PERIOD &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_1&quot;         TS_MGTCLK1_p HIGH 50%;</twConstName><twItemCnt>33</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>33</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.059</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Display/u_alu/Prod_15 (SLICE_X4Y40.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.941</twSlack><twSrc BELType="FF">u_clkDet/Clk119MhzOK</twSrc><twDest BELType="FF">u_Display/u_alu/Prod_15</twDest><twTotPathDel>7.676</twTotPathDel><twClkSkew dest = "4.398" src = "1.602">-2.796</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_clkDet/Clk119MhzOK</twSrc><twDest BELType='FF'>u_Display/u_alu/Prod_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X13Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_clkDet/Clk119MhzOK</twComp><twBEL>u_clkDet/Clk119MhzOK</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y40.B1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">7.223</twDelInfo><twComp>u_clkDet/Clk119MhzOK</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_Display/u_alu/Prod&lt;17&gt;</twComp><twBEL>u_Display/u_alu/Prod_mux0002&lt;15&gt;1</twBEL><twBEL>u_Display/u_alu/Prod_15</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>7.223</twRouteDel><twTotDel>7.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>5.9</twPctLog><twPctRoute>94.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Display/u_alu/Prod_5 (SLICE_X6Y39.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.227</twSlack><twSrc BELType="FF">u_clkDet/Clk119MhzOK</twSrc><twDest BELType="FF">u_Display/u_alu/Prod_5</twDest><twTotPathDel>7.385</twTotPathDel><twClkSkew dest = "4.393" src = "1.602">-2.791</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_clkDet/Clk119MhzOK</twSrc><twDest BELType='FF'>u_Display/u_alu/Prod_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X13Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_clkDet/Clk119MhzOK</twComp><twBEL>u_clkDet/Clk119MhzOK</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.B3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">6.908</twDelInfo><twComp>u_clkDet/Clk119MhzOK</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>u_Display/u_alu/Prod&lt;7&gt;</twComp><twBEL>u_Display/u_alu/Prod_mux0002&lt;5&gt;1</twBEL><twBEL>u_Display/u_alu/Prod_5</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>6.908</twRouteDel><twTotDel>7.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>6.5</twPctLog><twPctRoute>93.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Display/u_alu/Prod_7 (SLICE_X6Y39.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.395</twSlack><twSrc BELType="FF">u_clkDet/Clk119MhzOK</twSrc><twDest BELType="FF">u_Display/u_alu/Prod_7</twDest><twTotPathDel>7.217</twTotPathDel><twClkSkew dest = "4.393" src = "1.602">-2.791</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_clkDet/Clk119MhzOK</twSrc><twDest BELType='FF'>u_Display/u_alu/Prod_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X13Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_clkDet/Clk119MhzOK</twComp><twBEL>u_clkDet/Clk119MhzOK</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.D5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">6.739</twDelInfo><twComp>u_clkDet/Clk119MhzOK</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>u_Display/u_alu/Prod&lt;7&gt;</twComp><twBEL>u_Display/u_alu/Prod_mux0002&lt;7&gt;1</twBEL><twBEL>u_Display/u_alu/Prod_7</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>6.739</twRouteDel><twTotDel>7.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>6.6</twPctLog><twPctRoute>93.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_1&quot;
        TS_MGTCLK1_p HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Lnk_Decode/Tx_DataOut_6_BRB2 (SLICE_X35Y42.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.159</twSlack><twSrc BELType="FF">u_clkDet/Clk119MhzOK</twSrc><twDest BELType="FF">u_Lnk_Decode/Tx_DataOut_6_BRB2</twDest><twTotPathDel>3.426</twTotPathDel><twClkSkew dest = "4.578" src = "1.490">-3.088</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_clkDet/Clk119MhzOK</twSrc><twDest BELType='FF'>u_Lnk_Decode/Tx_DataOut_6_BRB2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X13Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>u_clkDet/Clk119MhzOK</twComp><twBEL>u_clkDet/Clk119MhzOK</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.C5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>u_clkDet/Clk119MhzOK</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>u_Sysmon/WeEnA</twComp><twBEL>u_Lnk_Decode/Tx_DataOut_mux0000&lt;1&gt;59</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y41.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOut_mux0000&lt;1&gt;59</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y41.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>u_Sysmon/WeEnA</twComp><twBEL>u_Lnk_Decode/Tx_DataOut_mux0000&lt;1&gt;233_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.027</twDelInfo><twComp>N1507</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y42.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.196</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOut_6_BRB3</twComp><twBEL>u_Lnk_Decode/Tx_DataOut_mux0000&lt;1&gt;233</twBEL><twBEL>u_Lnk_Decode/Tx_DataOut_6_BRB2</twBEL></twPathDel><twLogDel>0.392</twLogDel><twRouteDel>3.034</twRouteDel><twTotDel>3.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X57Y32.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.822</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twTotPathDel>4.140</twTotPathDel><twClkSkew dest = "4.661" src = "1.522">-3.139</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X57Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">3.957</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>3.957</twRouteDel><twTotDel>4.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>4.4</twPctLog><twPctRoute>95.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X57Y32.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.110</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twTotPathDel>4.428</twTotPathDel><twClkSkew dest = "4.661" src = "1.522">-3.139</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.098" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.179</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">Lnk_Clk</twSrcClk><twPathDel><twSite>SLICE_X57Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y32.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">4.233</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>4.233</twRouteDel><twTotDel>4.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>4.4</twPctLog><twPctRoute>95.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="132"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_1&quot;
        TS_MGTCLK1_p HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="133" type="MINPERIOD" name="Tmon_DCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="SysClk"/><twPinLimit anchorID="134" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="u_FADCSPI/ADCOutSr&lt;23&gt;/SR" logResource="u_FADCSPI/SPIOutEn/SR" locationPin="OLOGIC_X0Y146.SR" clockNet="Reset"/><twPinLimit anchorID="135" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="u_Display/u_Display/iClk/SR" logResource="u_Display/u_Display/iClk/SR" locationPin="OLOGIC_X2Y83.SR" clockNet="Reset"/></twPinLimitRpt></twConst><twConst anchorID="136" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_CLK119MHZ_IN_n = PERIOD &quot;CLK119MHZ_IN_n&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF_2 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_2&quot;         TS_CLK119MHZ_IN_n HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="137"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_2 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_2&quot;
        TS_CLK119MHZ_IN_n HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="138" type="MINPERIOD" name="Tmon_DCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="SysClk"/><twPinLimit anchorID="139" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="u_FADCSPI/ADCOutSr&lt;23&gt;/SR" logResource="u_FADCSPI/SPIOutEn/SR" locationPin="OLOGIC_X0Y146.SR" clockNet="Reset"/><twPinLimit anchorID="140" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="u_Display/u_Display/iClk/SR" logResource="u_Display/u_Display/iClk/SR" locationPin="OLOGIC_X2Y83.SR" clockNet="Reset"/></twPinLimitRpt></twConst><twConst anchorID="141" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_CLK119MHZ_IN_p = PERIOD &quot;CLK119MHZ_IN_p&quot; 125 MHz HIGH 50%;" ScopeName="">TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_3&quot;         TS_CLK119MHZ_IN_p HIGH 50%;</twConstName><twItemCnt>174654</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>35168</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.975</twMinPer></twConstHead><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Flow/TestReg_3 (OLOGIC_X0Y111.D1), 18 paths
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.025</twSlack><twSrc BELType="FF">u_Lnk_Decode/Address_15</twSrc><twDest BELType="FF">u_Flow/TestReg_3</twDest><twTotPathDel>7.945</twTotPathDel><twClkSkew dest = "1.269" src = "1.219">-0.050</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_Lnk_Decode/Address_15</twSrc><twDest BELType='FF'>u_Flow/TestReg_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X32Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_Lnk_Decode/Address&lt;15&gt;</twComp><twBEL>u_Lnk_Decode/Address_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.330</twDelInfo><twComp>u_Lnk_Decode/Address&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FaultGen/ByPassReg_27_BRB3</twComp><twBEL>u_Modintf/iHvOff_not0001135</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>u_FaultGen/iFaultCountClr_not0001135</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FaultGen/LatchedEnabledFaults_15_BRB2</twComp><twBEL>u_Modintf/iHvOff_not0001187</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.187</twDelInfo><twComp>u_FaultGen/iStatusLatch_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Flow/TestReg_3_1</twComp><twBEL>u_Flow/TestReg_3_mux00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y111.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>u_Flow/TestReg_3_mux0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y111.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>u_Flow/TestReg&lt;3&gt;</twComp><twBEL>u_Flow/TestReg_3</twBEL></twPathDel><twLogDel>1.187</twLogDel><twRouteDel>6.758</twRouteDel><twTotDel>7.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.197</twSlack><twSrc BELType="FF">u_Lnk_Decode/Address_8</twSrc><twDest BELType="FF">u_Flow/TestReg_3</twDest><twTotPathDel>7.770</twTotPathDel><twClkSkew dest = "1.269" src = "1.222">-0.047</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_Lnk_Decode/Address_8</twSrc><twDest BELType='FF'>u_Flow/TestReg_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X36Y38.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_Lnk_Decode/Address&lt;10&gt;</twComp><twBEL>u_Lnk_Decode/Address_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y41.B1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">2.428</twDelInfo><twComp>u_Lnk_Decode/Address&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y41.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FaultGen/ByPassReg_7_BRB1</twComp><twBEL>u_Modintf/iHvOff_not0001184</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>u_CntlIntf/iStateReg_and0000188</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FaultGen/LatchedEnabledFaults_15_BRB2</twComp><twBEL>u_Modintf/iHvOff_not0001187</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.187</twDelInfo><twComp>u_FaultGen/iStatusLatch_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Flow/TestReg_3_1</twComp><twBEL>u_Flow/TestReg_3_mux00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y111.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>u_Flow/TestReg_3_mux0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y111.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>u_Flow/TestReg&lt;3&gt;</twComp><twBEL>u_Flow/TestReg_3</twBEL></twPathDel><twLogDel>1.187</twLogDel><twRouteDel>6.583</twRouteDel><twTotDel>7.770</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.243</twSlack><twSrc BELType="FF">u_Lnk_Decode/Address_14</twSrc><twDest BELType="FF">u_Flow/TestReg_3</twDest><twTotPathDel>7.729</twTotPathDel><twClkSkew dest = "1.269" src = "1.217">-0.052</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u_Lnk_Decode/Address_14</twSrc><twDest BELType='FF'>u_Flow/TestReg_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X32Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>u_Lnk_Decode/Address&lt;14&gt;</twComp><twBEL>u_Lnk_Decode/Address_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y38.B4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.114</twDelInfo><twComp>u_Lnk_Decode/Address&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FaultGen/ByPassReg_27_BRB3</twComp><twBEL>u_Modintf/iHvOff_not0001135</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y38.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>u_FaultGen/iFaultCountClr_not0001135</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FaultGen/LatchedEnabledFaults_15_BRB2</twComp><twBEL>u_Modintf/iHvOff_not0001187</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">2.187</twDelInfo><twComp>u_FaultGen/iStatusLatch_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Flow/TestReg_3_1</twComp><twBEL>u_Flow/TestReg_3_mux00001</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y111.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.466</twDelInfo><twComp>u_Flow/TestReg_3_mux0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y111.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>u_Flow/TestReg&lt;3&gt;</twComp><twBEL>u_Flow/TestReg_3</twBEL></twPathDel><twLogDel>1.187</twLogDel><twRouteDel>6.542</twRouteDel><twTotDel>7.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Lnk_Decode/Tx_DataOutHi_0_BRB2 (SLICE_X32Y42.C3), 20 paths
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="FF">u_Lnk_Decode/Address_1</twSrc><twDest BELType="FF">u_Lnk_Decode/Tx_DataOutHi_0_BRB2</twDest><twTotPathDel>7.725</twTotPathDel><twClkSkew dest = "1.124" src = "1.216">0.092</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Lnk_Decode/Address_1</twSrc><twDest BELType='FF'>u_Lnk_Decode/Tx_DataOutHi_0_BRB2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X37Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Lnk_Decode/Address&lt;3&gt;</twComp><twBEL>u_Lnk_Decode/Address_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>527</twFanCnt><twDelInfo twEdge="twRising">4.029</twDelInfo><twComp>u_Lnk_Decode/Address&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Temp/N68</twComp><twBEL>u_Temp/Lnk_DataOut&lt;10&gt;411</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>u_Temp/N68</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Temp/DeltaTempMax&lt;15&gt;</twComp><twBEL>u_Lnk_Decode/Tx_DataOutHi_mux0000&lt;8&gt;266</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOutHi_mux0000&lt;8&gt;266</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Temp/DeltaTempMax&lt;15&gt;</twComp><twBEL>u_Lnk_Decode/Tx_DataOutHi_mux0000&lt;8&gt;333</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOutHi_mux0000&lt;8&gt;333</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOutHi_0_BRB2</twComp><twBEL>u_Lnk_Decode/Tx_DataOutHi_mux0000&lt;8&gt;697</twBEL><twBEL>u_Lnk_Decode/Tx_DataOutHi_0_BRB2</twBEL></twPathDel><twLogDel>0.741</twLogDel><twRouteDel>6.984</twRouteDel><twTotDel>7.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.146</twSlack><twSrc BELType="FF">u_Lnk_Decode/Address_1</twSrc><twDest BELType="FF">u_Lnk_Decode/Tx_DataOutHi_0_BRB2</twDest><twTotPathDel>7.682</twTotPathDel><twClkSkew dest = "1.124" src = "1.216">0.092</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Lnk_Decode/Address_1</twSrc><twDest BELType='FF'>u_Lnk_Decode/Tx_DataOutHi_0_BRB2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X37Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Lnk_Decode/Address&lt;3&gt;</twComp><twBEL>u_Lnk_Decode/Address_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>527</twFanCnt><twDelInfo twEdge="twRising">4.160</twDelInfo><twComp>u_Lnk_Decode/Address&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_SLOWADC/iStatusLatch_11_BRB4</twComp><twBEL>u_focuscoil/DacData_and000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>u_focuscoil/Reg_DataOut_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Temp/DeltaTempMax&lt;15&gt;</twComp><twBEL>u_Lnk_Decode/Tx_DataOutHi_mux0000&lt;8&gt;333</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOutHi_mux0000&lt;8&gt;333</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOutHi_0_BRB2</twComp><twBEL>u_Lnk_Decode/Tx_DataOutHi_mux0000&lt;8&gt;697</twBEL><twBEL>u_Lnk_Decode/Tx_DataOutHi_0_BRB2</twBEL></twPathDel><twLogDel>0.647</twLogDel><twRouteDel>7.035</twRouteDel><twTotDel>7.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>8.4</twPctLog><twPctRoute>91.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.100</twSlack><twSrc BELType="FF">u_Lnk_Decode/Address_1</twSrc><twDest BELType="FF">u_Lnk_Decode/Tx_DataOutHi_0_BRB2</twDest><twTotPathDel>6.728</twTotPathDel><twClkSkew dest = "1.124" src = "1.216">0.092</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Lnk_Decode/Address_1</twSrc><twDest BELType='FF'>u_Lnk_Decode/Tx_DataOutHi_0_BRB2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X37Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X37Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Lnk_Decode/Address&lt;3&gt;</twComp><twBEL>u_Lnk_Decode/Address_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>527</twFanCnt><twDelInfo twEdge="twRising">3.642</twDelInfo><twComp>u_Lnk_Decode/Address&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Temp/iStatus_4_BRB1</twComp><twBEL>u_Lnk_Decode/Tx_DataOutHi_mux0000&lt;8&gt;297</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y51.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOutHi_mux0000&lt;8&gt;297</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Temp/DeltaTempMax&lt;15&gt;</twComp><twBEL>u_Lnk_Decode/Tx_DataOutHi_mux0000&lt;8&gt;333</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.938</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOutHi_mux0000&lt;8&gt;333</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>u_Lnk_Decode/Tx_DataOutHi_0_BRB2</twComp><twBEL>u_Lnk_Decode/Tx_DataOutHi_mux0000&lt;8&gt;697</twBEL><twBEL>u_Lnk_Decode/Tx_DataOutHi_0_BRB2</twBEL></twPathDel><twLogDel>0.647</twLogDel><twRouteDel>6.081</twRouteDel><twTotDel>6.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="146" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Glink/u_intf/cntr_0 (SLICE_X53Y75.B2), 146 paths
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.110</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_6</twSrc><twDest BELType="FF">u_Glink/u_intf/cntr_0</twDest><twTotPathDel>7.785</twTotPathDel><twClkSkew dest = "0.143" src = "0.168">0.025</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_6</twSrc><twDest BELType='FF'>u_Glink/u_intf/cntr_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X53Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X53Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/u_intf/RX_LL_DATA&lt;7&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">2.959</twDelInfo><twComp>u_Glink/u_intf/RX_LL_DATA&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FP/u_stretch/iStart&lt;1&gt;</twComp><twBEL>u_Glink/u_intf/EMAC_State_cmp_eq0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y79.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>u_Glink/u_intf/EMAC_State_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/cntr_3_BRB2</twComp><twBEL>u_Glink/u_intf/cntr_or00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y76.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>u_Glink/u_intf/cntr_or0002</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/cntr_mux0005&lt;7&gt;45</twComp><twBEL>u_Glink/u_intf/cntr_mux0005&lt;7&gt;79</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y75.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>u_Glink/u_intf/cntr_mux0005&lt;7&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>u_Glink/u_intf/cntr&lt;1&gt;</twComp><twBEL>u_Glink/u_intf/cntr_mux0005&lt;7&gt;166</twBEL><twBEL>u_Glink/u_intf/cntr_0</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>7.026</twRouteDel><twTotDel>7.785</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.368</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4</twSrc><twDest BELType="FF">u_Glink/u_intf/cntr_0</twDest><twTotPathDel>7.527</twTotPathDel><twClkSkew dest = "0.143" src = "0.168">0.025</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4</twSrc><twDest BELType='FF'>u_Glink/u_intf/cntr_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X53Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X53Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/u_intf/RX_LL_DATA&lt;7&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y70.D2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">2.701</twDelInfo><twComp>u_Glink/u_intf/RX_LL_DATA&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_FP/u_stretch/iStart&lt;1&gt;</twComp><twBEL>u_Glink/u_intf/EMAC_State_cmp_eq0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y79.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.915</twDelInfo><twComp>u_Glink/u_intf/EMAC_State_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/cntr_3_BRB2</twComp><twBEL>u_Glink/u_intf/cntr_or00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y76.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>u_Glink/u_intf/cntr_or0002</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/cntr_mux0005&lt;7&gt;45</twComp><twBEL>u_Glink/u_intf/cntr_mux0005&lt;7&gt;79</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y75.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>u_Glink/u_intf/cntr_mux0005&lt;7&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>u_Glink/u_intf/cntr&lt;1&gt;</twComp><twBEL>u_Glink/u_intf/cntr_mux0005&lt;7&gt;166</twBEL><twBEL>u_Glink/u_intf/cntr_0</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>6.768</twRouteDel><twTotDel>7.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_0</twSrc><twDest BELType="FF">u_Glink/u_intf/cntr_0</twDest><twTotPathDel>7.450</twTotPathDel><twClkSkew dest = "1.267" src = "1.320">0.053</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.143" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.080</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_0</twSrc><twDest BELType='FF'>u_Glink/u_intf/cntr_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X53Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X53Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_Glink/u_intf/RX_LL_DATA&lt;3&gt;</twComp><twBEL>u_Glink/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.C1</twSite><twDelType>net</twDelType><twFanCnt>76</twFanCnt><twDelInfo twEdge="twRising">3.565</twDelInfo><twComp>u_Glink/u_intf/RX_LL_DATA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/iARP_Data_3_3</twComp><twBEL>u_Glink/u_intf/EMAC_State_cmp_eq0004190_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N1799</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/iARP_Data_3_3</twComp><twBEL>u_Glink/u_intf/cntr_mux0005&lt;7&gt;1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y76.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>u_Glink/u_intf/N60</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/cntr_mux0005&lt;7&gt;45</twComp><twBEL>u_Glink/u_intf/cntr_mux0005&lt;7&gt;45</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>u_Glink/u_intf/cntr_mux0005&lt;7&gt;45</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>u_Glink/u_intf/cntr_mux0005&lt;7&gt;45</twComp><twBEL>u_Glink/u_intf/cntr_mux0005&lt;7&gt;79</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y75.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>u_Glink/u_intf/cntr_mux0005&lt;7&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>u_Glink/u_intf/cntr&lt;1&gt;</twComp><twBEL>u_Glink/u_intf/cntr_mux0005&lt;7&gt;166</twBEL><twBEL>u_Glink/u_intf/cntr_0</twBEL></twPathDel><twLogDel>0.853</twLogDel><twRouteDel>6.597</twRouteDel><twTotDel>7.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_3&quot;
        TS_CLK119MHZ_IN_p HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Sysmon/u_SysMon/SYSMON_INST (SYSMON_X0Y0.DEN), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.151</twSlack><twSrc BELType="FF">u_Sysmon/Drp_Rd</twSrc><twDest BELType="OTHER">u_Sysmon/u_SysMon/SYSMON_INST</twDest><twTotPathDel>0.149</twTotPathDel><twClkSkew dest = "0.497" src = "0.499">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_Sysmon/Drp_Rd</twSrc><twDest BELType='OTHER'>u_Sysmon/u_SysMon/SYSMON_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X27Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_Sysmon/Drp_Rd</twComp><twBEL>u_Sysmon/Drp_Rd</twBEL></twPathDel><twPathDel><twSite>SYSMON_X0Y0.DEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.265</twDelInfo><twComp>u_Sysmon/Drp_Rd</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SYSMON_X0Y0.DCLK</twSite><twDelType>Tmonckc_DEN</twDelType><twDelInfo twEdge="twFalling">-0.530</twDelInfo><twComp>u_Sysmon/u_SysMon/SYSMON_INST</twComp><twBEL>u_Sysmon/u_SysMon/SYSMON_INST</twBEL></twPathDel><twLogDel>-0.116</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>0.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>-77.9</twPctLog><twPctRoute>177.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Display/u_alu/alu_div/blk00000003/blk00000219 (DSP48_X0Y7.C18), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">u_Display/u_alu/alu_div/blk00000003/blk000002ff</twSrc><twDest BELType="DSP">u_Display/u_alu/alu_div/blk00000003/blk00000219</twDest><twTotPathDel>0.357</twTotPathDel><twClkSkew dest = "1.410" src = "1.209">-0.201</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>u_Display/u_alu/alu_div/blk00000003/blk000002ff</twSrc><twDest BELType='DSP'>u_Display/u_alu/alu_div/blk00000003/blk00000219</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twSrcClk><twPathDel><twSite>SLICE_X13Y20.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/sig0000070d</twComp><twBEL>u_Display/u_alu/alu_div/blk00000003/blk000002ff</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.C18</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/sig0000068a</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X0Y7.CLK</twSite><twDelType>Tdspckd_CC</twDelType><twDelInfo twEdge="twFalling">-0.369</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/blk00000219</twComp><twBEL>u_Display/u_alu/alu_div/blk00000003/blk00000219</twBEL></twPathDel><twLogDel>0.045</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_Display/u_alu/alu_div/blk00000003/blk00000300 (SLICE_X10Y19.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.243</twSlack><twSrc BELType="DSP">u_Display/u_alu/alu_div/blk00000003/blk00000218</twSrc><twDest BELType="FF">u_Display/u_alu/alu_div/blk00000003/blk00000300</twDest><twTotPathDel>0.377</twTotPathDel><twClkSkew dest = "1.393" src = "1.259">-0.134</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='DSP'>u_Display/u_alu/alu_div/blk00000003/blk00000218</twSrc><twDest BELType='FF'>u_Display/u_alu/alu_div/blk00000003/blk00000300</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X0Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twSrcClk><twPathDel><twSite>DSP48_X0Y8.P3</twSite><twDelType>Tdspcko_PP</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/blk00000218</twComp><twBEL>u_Display/u_alu/alu_div/blk00000003/blk00000218</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/sig0000066b</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.222</twDelInfo><twComp>u_Display/u_alu/alu_div/blk00000003/sig0000068d</twComp><twBEL>u_Display/u_alu/alu_div/blk00000003/blk00000538</twBEL><twBEL>u_Display/u_alu/alu_div/blk00000003/blk00000300</twBEL></twPathDel><twLogDel>-0.032</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>0.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">SysClk</twDestClk><twPctLog>-8.5</twPctLog><twPctRoute>108.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="166"><twPinLimitBanner>Component Switching Limit Checks: TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_3&quot;
        TS_CLK119MHZ_IN_p HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="167" type="MINPERIOD" name="Tmon_DCLK" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" logResource="u_Sysmon/u_SysMon/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="SysClk"/><twPinLimit anchorID="168" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="8.000" constraintValue="4.000" deviceLimit="1.250" physResource="u_FADCSPI/ADCOutSr&lt;23&gt;/SR" logResource="u_FADCSPI/SPIOutEn/SR" locationPin="OLOGIC_X0Y146.SR" clockNet="Reset"/><twPinLimit anchorID="169" type="MINHIGHPULSE" name="Tospwh" slack="5.600" period="8.000" constraintValue="4.000" deviceLimit="1.200" physResource="u_Display/u_Display/iClk/SR" logResource="u_Display/u_Display/iClk/SR" locationPin="OLOGIC_X2Y83.SR" clockNet="Reset"/></twPinLimitRpt></twConst><twConst anchorID="170" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC TS_FADC_DATA_CLK_N = PERIOD &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;" ScopeName="">TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF = PERIOD TIMEGRP         &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF&quot; TS_FADC_DATA_CLK_N PHASE         2 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.700</twMinPer></twConstHead><twPinLimitRpt anchorID="171"><twPinLimitBanner>Component Switching Limit Checks: TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF = PERIOD TIMEGRP
        &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF&quot; TS_FADC_DATA_CLK_N PHASE
        2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="172" type="MINLOWPULSE" name="Twpl" slack="0.966" period="2.666" constraintValue="1.333" deviceLimit="0.850" physResource="u_FastADC/u_ad9228/DataStrbSr_4_BRB01/CLK" logResource="u_FastADC/u_ad9228/Mshreg_DataStrbSr_4_BRB0/CLK" locationPin="SLICE_X28Y51.CLK" clockNet="u_FastADC/u_ad9228/iDataClk"/><twPinLimit anchorID="173" type="MINHIGHPULSE" name="Twph" slack="0.966" period="2.666" constraintValue="1.333" deviceLimit="0.850" physResource="u_FastADC/u_ad9228/DataStrbSr_4_BRB01/CLK" logResource="u_FastADC/u_ad9228/Mshreg_DataStrbSr_4_BRB0/CLK" locationPin="SLICE_X28Y51.CLK" clockNet="u_FastADC/u_ad9228/iDataClk"/><twPinLimit anchorID="174" type="MINLOWPULSE" name="Twpl" slack="0.966" period="2.666" constraintValue="1.333" deviceLimit="0.850" physResource="u_FastADC/u_ad9228/DataStrbSr_4_BRB1/CLK" logResource="u_FastADC/u_ad9228/Mshreg_DataStrbSr_4_BRB1/CLK" locationPin="SLICE_X32Y51.CLK" clockNet="u_FastADC/u_ad9228/iDataClk"/></twPinLimitRpt></twConst><twConst anchorID="175" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC TS_FADC_DATA_CLK_P = PERIOD &quot;FADC_DATA_CLK_P&quot; 375 MHz HIGH 50%;" ScopeName="">TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0 = PERIOD TIMEGRP         &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0&quot; TS_FADC_DATA_CLK_P         PHASE 2 ns HIGH 50%;</twConstName><twItemCnt>157</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>157</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.360</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/Beam_ISr_0 (SLICE_X32Y58.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.306</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/u_BeamIIn/BEAM_Viddr</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/Beam_ISr_0</twDest><twTotPathDel>2.074</twTotPathDel><twClkSkew dest = "1.107" src = "1.298">0.191</twClkSkew><twDelConst>2.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/u_BeamIIn/BEAM_Viddr</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/Beam_ISr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>ILOGIC_X1Y127.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_IQ1</twComp><twBEL>u_FastADC/u_ad9228/u_BeamIIn/BEAM_Viddr</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_IQ2</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_ISr&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/Beam_ISr_0</twBEL></twPathDel><twLogDel>0.492</twLogDel><twRouteDel>1.582</twRouteDel><twTotDel>2.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/FWD_PWR_Data_8 (SLICE_X44Y36.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.363</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/DataStrb</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/FWD_PWR_Data_8</twDest><twTotPathDel>2.193</twTotPathDel><twClkSkew dest = "1.142" src = "1.157">0.015</twClkSkew><twDelConst>2.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/DataStrb</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/FWD_PWR_Data_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X33Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/DataStrb</twComp><twBEL>u_FastADC/u_ad9228/DataStrb</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.517</twDelInfo><twComp>u_FastADC/u_ad9228/DataStrb</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>u_FastADC/u_ad9228/FWD_PWR_Data&lt;11&gt;</twComp><twBEL>u_FastADC/u_ad9228/FWD_PWR_Data_8</twBEL></twPathDel><twLogDel>0.676</twLogDel><twRouteDel>1.517</twRouteDel><twTotDel>2.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/FWD_PWR_Data_9 (SLICE_X44Y36.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.363</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/DataStrb</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/FWD_PWR_Data_9</twDest><twTotPathDel>2.193</twTotPathDel><twClkSkew dest = "1.142" src = "1.157">0.015</twClkSkew><twDelConst>2.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/DataStrb</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/FWD_PWR_Data_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X33Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FastADC/u_ad9228/DataStrb</twComp><twBEL>u_FastADC/u_ad9228/DataStrb</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CE</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.517</twDelInfo><twComp>u_FastADC/u_ad9228/DataStrb</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>u_FastADC/u_ad9228/FWD_PWR_Data&lt;11&gt;</twComp><twBEL>u_FastADC/u_ad9228/FWD_PWR_Data_9</twBEL></twPathDel><twLogDel>0.676</twLogDel><twRouteDel>1.517</twRouteDel><twTotDel>2.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0 = PERIOD TIMEGRP
        &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0&quot; TS_FADC_DATA_CLK_P
        PHASE 2 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/FWD_PWR_Data_10 (SLICE_X44Y36.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/FWD_PWRSr_11</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/FWD_PWR_Data_10</twDest><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "0.149" src = "0.139">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/FWD_PWRSr_11</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/FWD_PWR_Data_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X45Y36.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_FastADC/u_ad9228/FWD_PWRSr&lt;11&gt;</twComp><twBEL>u_FastADC/u_ad9228/FWD_PWRSr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>u_FastADC/u_ad9228/FWD_PWRSr&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>u_FastADC/u_ad9228/FWD_PWR_Data&lt;11&gt;</twComp><twBEL>u_FastADC/u_ad9228/FWD_PWR_Data_10</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/FWD_PWR_Data_8 (SLICE_X44Y36.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/FWD_PWRSr_9</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/FWD_PWR_Data_8</twDest><twTotPathDel>0.334</twTotPathDel><twClkSkew dest = "0.149" src = "0.139">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/FWD_PWRSr_9</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/FWD_PWR_Data_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X45Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u_FastADC/u_ad9228/FWD_PWRSr&lt;11&gt;</twComp><twBEL>u_FastADC/u_ad9228/FWD_PWRSr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>u_FastADC/u_ad9228/FWD_PWRSr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>u_FastADC/u_ad9228/FWD_PWR_Data&lt;11&gt;</twComp><twBEL>u_FastADC/u_ad9228/FWD_PWR_Data_8</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FastADC/u_ad9228/Beam_I_Data_0 (SLICE_X33Y58.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.353</twSlack><twSrc BELType="FF">u_FastADC/u_ad9228/Beam_ISr_1</twSrc><twDest BELType="FF">u_FastADC/u_ad9228/Beam_I_Data_0</twDest><twTotPathDel>0.363</twTotPathDel><twClkSkew dest = "0.157" src = "0.147">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u_FastADC/u_ad9228/Beam_ISr_1</twSrc><twDest BELType='FF'>u_FastADC/u_ad9228/Beam_I_Data_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">u_FastADC/u_ad9228/iDataClk</twSrcClk><twPathDel><twSite>SLICE_X32Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_ISr&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/Beam_ISr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y58.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_ISr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>u_FastADC/u_ad9228/Beam_I_Data&lt;3&gt;</twComp><twBEL>u_FastADC/u_ad9228/Beam_I_Data_0</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.666">u_FastADC/u_ad9228/iDataClk</twDestClk><twPctLog>56.2</twPctLog><twPctRoute>43.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="188"><twPinLimitBanner>Component Switching Limit Checks: TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0 = PERIOD TIMEGRP
        &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0&quot; TS_FADC_DATA_CLK_P
        PHASE 2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="189" type="MINLOWPULSE" name="Twpl" slack="0.966" period="2.666" constraintValue="1.333" deviceLimit="0.850" physResource="u_FastADC/u_ad9228/DataStrbSr_4_BRB01/CLK" logResource="u_FastADC/u_ad9228/Mshreg_DataStrbSr_4_BRB0/CLK" locationPin="SLICE_X28Y51.CLK" clockNet="u_FastADC/u_ad9228/iDataClk"/><twPinLimit anchorID="190" type="MINHIGHPULSE" name="Twph" slack="0.966" period="2.666" constraintValue="1.333" deviceLimit="0.850" physResource="u_FastADC/u_ad9228/DataStrbSr_4_BRB01/CLK" logResource="u_FastADC/u_ad9228/Mshreg_DataStrbSr_4_BRB0/CLK" locationPin="SLICE_X28Y51.CLK" clockNet="u_FastADC/u_ad9228/iDataClk"/><twPinLimit anchorID="191" type="MINLOWPULSE" name="Twpl" slack="0.966" period="2.666" constraintValue="1.333" deviceLimit="0.850" physResource="u_FastADC/u_ad9228/DataStrbSr_4_BRB1/CLK" logResource="u_FastADC/u_ad9228/Mshreg_DataStrbSr_4_BRB1/CLK" locationPin="SLICE_X32Y51.CLK" clockNet="u_FastADC/u_ad9228/iDataClk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="192"><twConstRollup name="TS_u_Glink_Clk125_o" fullName="TS_u_Glink_Clk125_o = PERIOD TIMEGRP &quot;u_Glink/Clk125_o&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="4.000" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF" fullName="TS_u_clkMux_CLKOUT0_BUF = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF&quot;         TS_u_Glink_Clk125_o HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="193"><twConstRollup name="TS_MGTCLK1_n" fullName="TS_MGTCLK1_n = PERIOD TIMEGRP &quot;MGTCLK1_n&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="4.000" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF_0" fullName="TS_u_clkMux_CLKOUT0_BUF_0 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_0&quot;         TS_MGTCLK1_n HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="194"><twConstRollup name="TS_MGTCLK1_p" fullName="TS_MGTCLK1_p = PERIOD TIMEGRP &quot;MGTCLK1_p&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="5.965" actualRollup="5.059" errors="0" errorRollup="0" items="3755" itemsRollup="33"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF_1" fullName="TS_u_clkMux_CLKOUT0_BUF_1 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_1&quot;         TS_MGTCLK1_p HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="5.059" actualRollup="N/A" errors="0" errorRollup="0" items="33" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="195"><twConstRollup name="TS_CLK119MHZ_IN_n" fullName="TS_CLK119MHZ_IN_n = PERIOD TIMEGRP &quot;CLK119MHZ_IN_n&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="4.000" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF_2" fullName="TS_u_clkMux_CLKOUT0_BUF_2 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_2&quot;         TS_CLK119MHZ_IN_n HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="5" anchorID="196"><twConstRollup name="TS_CLK119MHZ_IN_p" fullName="TS_CLK119MHZ_IN_p = PERIOD TIMEGRP &quot;CLK119MHZ_IN_p&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.000" actualRollup="7.975" errors="0" errorRollup="0" items="49" itemsRollup="174654"/><twConstRollup name="TS_u_clkMux_CLKOUT0_BUF_3" fullName="TS_u_clkMux_CLKOUT0_BUF_3 = PERIOD TIMEGRP &quot;u_clkMux_CLKOUT0_BUF_3&quot;         TS_CLK119MHZ_IN_p HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.975" actualRollup="N/A" errors="0" errorRollup="0" items="174654" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="7" anchorID="197"><twConstRollup name="TS_FADC_DATA_CLK_N" fullName="TS_FADC_DATA_CLK_N = PERIOD TIMEGRP &quot;FADC_DATA_CLK_N&quot; 375 MHz HIGH 50%;" type="origin" depth="0" requirement="2.667" prefType="period" actual="2.300" actualRollup="1.700" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF" fullName="TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF = PERIOD TIMEGRP         &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF&quot; TS_FADC_DATA_CLK_N PHASE         2 ns HIGH 50%;" type="child" depth="1" requirement="2.667" prefType="period" actual="1.700" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="8" anchorID="198"><twConstRollup name="TS_FADC_DATA_CLK_P" fullName="TS_FADC_DATA_CLK_P = PERIOD TIMEGRP &quot;FADC_DATA_CLK_P&quot; 375 MHz HIGH 50%;" type="origin" depth="0" requirement="2.667" prefType="period" actual="2.300" actualRollup="2.360" errors="0" errorRollup="0" items="0" itemsRollup="157"/><twConstRollup name="TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0" fullName="TS_u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0 = PERIOD TIMEGRP         &quot;u_FastADC_u_ad9228_DataClkibufds_CLK270_BUF_0&quot; TS_FADC_DATA_CLK_P         PHASE 2 ns HIGH 50%;" type="child" depth="1" requirement="2.667" prefType="period" actual="2.360" actualRollup="N/A" errors="0" errorRollup="0" items="157" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="199">0</twUnmetConstCnt><twDataSheet anchorID="200" twNameLen="15"><twClk2SUList anchorID="201" twDestWidth="14"><twDest>CLK119MHZ_IN_n</twDest><twClk2SU><twSrc>CLK119MHZ_IN_n</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK119MHZ_IN_p</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_n</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_p</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="202" twDestWidth="14"><twDest>CLK119MHZ_IN_p</twDest><twClk2SU><twSrc>CLK119MHZ_IN_n</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK119MHZ_IN_p</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_n</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_p</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="203" twDestWidth="15"><twDest>FADC_DATA_CLK_N</twDest><twClk2SU><twSrc>FADC_DATA_CLK_N</twSrc><twRiseRise>2.360</twRiseRise></twClk2SU><twClk2SU><twSrc>FADC_DATA_CLK_P</twSrc><twRiseRise>2.360</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="204" twDestWidth="15"><twDest>FADC_DATA_CLK_P</twDest><twClk2SU><twSrc>FADC_DATA_CLK_N</twSrc><twRiseRise>2.360</twRiseRise></twClk2SU><twClk2SU><twSrc>FADC_DATA_CLK_P</twSrc><twRiseRise>2.360</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="205" twDestWidth="14"><twDest>MGTCLK1_n</twDest><twClk2SU><twSrc>CLK119MHZ_IN_n</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK119MHZ_IN_p</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_n</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_p</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="206" twDestWidth="14"><twDest>MGTCLK1_p</twDest><twClk2SU><twSrc>CLK119MHZ_IN_n</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU><twClk2SU><twSrc>CLK119MHZ_IN_p</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_n</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU><twClk2SU><twSrc>MGTCLK1_p</twSrc><twRiseRise>7.975</twRiseRise><twFallRise>2.674</twFallRise><twRiseFall>3.612</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="207"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>178678</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>45859</twConnCnt></twConstCov><twStats anchorID="208"><twMinPer>7.975</twMinPer><twFootnote number="1" /><twMaxFreq>125.392</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jun 20 13:01:48 2013 </twTimestamp></twFoot><twClientInfo anchorID="209"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 362 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
