

================================================================
== Synthesis Summary Report of 'kernel'
================================================================
+ General Information: 
    * Date:           Fri Sep 20 17:09:46 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        gesummv.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------+---------+------------+-----------+-----+
    |               Modules              |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |      |         |            |           |     |
    |               & Loops              |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined| BRAM |   DSP   |     FF     |    LUT    | URAM|
    +------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------+---------+------------+-----------+-----+
    |+ kernel                            |  Timing|  -0.16|   500022|  1.665e+06|         -|   500023|      -|        no|     -|  6 (~0%)|  1352 (~0%)|  883 (~0%)|    -|
    | o VITIS_LOOP_27_1_VITIS_LOOP_31_2  |      II|   2.43|   500020|  1.665e+06|        29|        8|  62500|       yes|     -|        -|           -|          -|    -|
    +------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| A_address0   | out       | 16       |
| A_q0         | in        | 32       |
| B_address0   | out       | 16       |
| B_q0         | in        | 32       |
| tmp_address0 | out       | 8        |
| tmp_d0       | out       | 32       |
| x_address0   | out       | 8        |
| x_q0         | in        | 32       |
| y_address0   | out       | 8        |
| y_d0         | out       | 32       |
+--------------+-----------+----------+

* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| alpha | ap_none | in        | 32       |
| beta  | ap_none | in        | 32       |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| alpha    | in        | float    |
| beta     | in        | float    |
| A        | in        | float*   |
| B        | in        | float*   |
| tmp      | out       | float*   |
| x        | in        | float*   |
| y        | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| alpha    | alpha        | port    |          |
| beta     | beta         | port    |          |
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| tmp      | tmp_address0 | port    | offset   |
| tmp      | tmp_ce0      | port    |          |
| tmp      | tmp_we0      | port    |          |
| tmp      | tmp_d0       | port    |          |
| x        | x_address0   | port    | offset   |
| x        | x_ce0        | port    |          |
| x        | x_q0         | port    |          |
| y        | y_address0   | port    | offset   |
| y        | y_ce0        | port    |          |
| y        | y_we0        | port    |          |
| y        | y_d0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+------+-----------+---------+
| Name                                | DSP | Pragma | Variable   | Op   | Impl      | Latency |
+-------------------------------------+-----+--------+------------+------+-----------+---------+
| + kernel                            | 6   |        |            |      |           |         |
|   add_ln27_1_fu_202_p2              |     |        | add_ln27_1 | add  | fabric    | 0       |
|   add_ln27_fu_214_p2                |     |        | add_ln27   | add  | fabric    | 0       |
|   mac_muladd_8ns_8ns_8ns_16_4_1_U3  | 1   |        | mul_ln33   | mul  | dsp_slice | 3       |
|   mac_muladd_8ns_8ns_8ns_16_4_1_U3  | 1   |        | add_ln33   | add  | dsp_slice | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul        | fmul | maxdsp    | 3       |
|   fadd_32ns_32ns_32_7_full_dsp_1_U1 | 2   |        | add        | fadd | fulldsp   | 6       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul3       | fmul | maxdsp    | 3       |
|   fadd_32ns_32ns_32_7_full_dsp_1_U1 | 2   |        | add2       | fadd | fulldsp   | 6       |
|   add_ln31_fu_281_p2                |     |        | add_ln31   | add  | fabric    | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul1       | fmul | maxdsp    | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul2       | fmul | maxdsp    | 3       |
|   fadd_32ns_32ns_32_7_full_dsp_1_U1 | 2   |        | add1       | fadd | fulldsp   | 6       |
+-------------------------------------+-----+--------+------------+------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

