0.6
2018.2
Jun 14 2018
20:41:02
D:/code/Xilinx/fpga-tetris/fpga-tetris.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sim_1/new/lattice_test_tb.v,1544451102,verilog,,,,lattice_test_tb,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sim_1/new/tetris_tb.v,1544610842,verilog,,,,tetris_tb,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
,,,,,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz,,,,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/ButtonDownEvent.v,1544590946,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/CalcCurBlocks.v,,ButtonDownEvent,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/CalcCurBlocks.v,1544612872,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/CalcNextBlocks.v,,CalcCurBlocks,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/CalcNextBlocks.v,1544617391,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/CalcNextXy.v,,CalcNextBlocks,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/CalcNextXy.v,1544616769,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/CollideWithFallenBlocks.v,,CalcNextXy,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/CollideWithFallenBlocks.v,1544529824,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/GameDisplayer.v,,CollideWithFallenBlocks,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/GameDisplayer.v,1544520580,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/LatticeDisplayer.v,,GameDisplayer,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/LatticeDisplayer.v,1544610307,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/RandomNumberGenerator.v,,LatticeDisplayer,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/LatticeTest.v,1544346391,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/row_selector.v,,LatticeTest,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/RandomNumberGenerator.v,1544611360,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/Tetris.v,,RandomNumberGenerator,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/Tetris.v,1544617594,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/clk_1khz.v,,Tetris,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/clk_1khz.v,1544457926,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/clock_10hz.v,,clock_1khz,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/clock_10hz.v,1544458360,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/pulse_1hz.v,,clock_10hz,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/pulse_1hz.v,1544614743,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/row_selector.v,,pulse_1hz,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sources_1/new/row_selector.v,1544417542,verilog,,D:/code/Xilinx/fpga-tetris/fpga-tetris.srcs/sim_1/new/tetris_tb.v,,row_selector,,,../../../../fpga-tetris.srcs/sources_1/ip/clk_wiz_0,,,,,
