IP Upgrade report for uartEx
Sun Feb 21 14:52:29 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------+
; IP Upgrade Summary                                                                         ;
+------------------------------+-------------------------------------------------------------+
; IP Components Upgrade Status ; Passed - Sun Feb 21 14:52:29 2021                           ;
; Quartus Prime Version        ; 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition ;
; Revision Name                ; uartEx                                                      ;
; Top-level Entity Name        ; MyComputer_Verilog                                          ;
; Family                       ; Cyclone V                                                   ;
+------------------------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                                                                                                                                                                                                           ;
+------------------+----------------+---------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; Entity Name      ; Component Name ; Version ; Original Source File                                                                              ; Generation File Path                                                                              ; New Source File                                                                               ; Message ;
+------------------+----------------+---------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; VGA_CLOCK_GEN    ; altera_pll     ; 15.0    ; ../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.qip     ; ../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd     ; ../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.qip ;         ;
; CPEN391_Computer ; Qsys           ; N/A     ; ../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys ; ../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys ;                                                                                               ;         ;
+------------------+----------------+---------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd" to "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.BAK.vhd"
Info (11837): Started upgrading IP component altera_pll with file "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd"
Info (11902): Backing up file "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys" to "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.BAK.qsys"
Info (11837): Started upgrading IP component Qsys with file "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys"
Info: 2021.02.21.14:52:28 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2021.02.21.14:52:29 Info: Upgrading System_PLL to version 18.0.
Info: 2021.02.21.14:52:29 Info: Upgraded from version 17.1
Info: 2021.02.21.14:52:29 Info: Finished upgrading the ip cores
Info (11131): Completed upgrading IP component altera_pll with file "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd"
Info (11131): Completed upgrading IP component Qsys with file "../Computer(Verilog)UART/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer.qsys"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4851 megabytes
    Info: Processing ended: Sun Feb 21 14:52:29 2021
    Info: Elapsed time: 00:01:14
    Info: Total CPU time (on all processors): 00:01:29


