<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: hcchar_data Union Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>hcchar_data Union Reference</h1><!-- doxytag: class="hcchar_data" -->This union represents the bit fields in the Host Channel Characteristics Register.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="03d352fb421ab5c11bf9afaae4933ba4"></a><!-- doxytag: member="hcchar_data::d32" ref="03d352fb421ab5c11bf9afaae4933ba4" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhcchar__data.html#03d352fb421ab5c11bf9afaae4933ba4">d32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">raw register data <br></td></tr>
<tr><td class="memItemLeft" nowrap><a class="anchor" name="231c3638b02200c477e402d977c31e51"></a><!-- doxytag: member="hcchar_data::b" ref="231c3638b02200c477e402d977c31e51" args="" -->
struct {</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhcchar__data.html#47d11a5e62f69534d8ac0606aa7ffe7d">mps</a>:11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Maximum packet size in bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhcchar__data.html#1597f36b85006e643aaf6f4d503bebc9">epnum</a>:4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Endpoint number. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhcchar__data.html#11f1b16e50f90806f90953bb979d4e77">epdir</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">0: OUT, 1: IN <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhcchar__data.html#40e9041243226810913a7f227fd84c9a">reserved</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhcchar__data.html#ca469c8bda88761c4d9ef74b811d71f4">lspddev</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">0: Full/high speed device, 1: Low speed device <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhcchar__data.html#df4deee52d932ab29e5d077cde77cbfc">eptype</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">0: Control, 1: Isoc, 2: Bulk, 3: Intr <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhcchar__data.html#9c0f515663251779e4960ec5613ce6fe">multicnt</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Packets per frame for periodic transfers.  <a href="#ce2238ba96fbda574a72c4834a2a810a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhcchar__data.html#19326a679cb3507cf294d229834252a1">devaddr</a>:7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device address. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhcchar__data.html#1eae01428cc22feed785eedff05c86da">oddfrm</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame to transmit periodic transaction.  <a href="#e7bc71fa9c5691332221255fd2e61d63"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhcchar__data.html#73c9f7f3cc4036c72ef341d1d1d9c388">chdis</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel disable. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="unionhcchar__data.html#994a5305780edb0c4fe159b6cc7b14ae">chen</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhcchar__data.html#231c3638b02200c477e402d977c31e51">b</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">register bits <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This union represents the bit fields in the Host Channel Characteristics Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements. Write the <em>d32</em> member to the hcchar register. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01863">1863</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="9c0f515663251779e4960ec5613ce6fe"></a><!-- doxytag: member="hcchar_data::multicnt" ref="9c0f515663251779e4960ec5613ce6fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="unionhcchar__data.html#9c0f515663251779e4960ec5613ce6fe">hcchar_data::multicnt</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Packets per frame for periodic transfers. 
<p>
0 is reserved. 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01887">1887</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="1eae01428cc22feed785eedff05c86da"></a><!-- doxytag: member="hcchar_data::oddfrm" ref="1eae01428cc22feed785eedff05c86da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="unionhcchar__data.html#1eae01428cc22feed785eedff05c86da">hcchar_data::oddfrm</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame to transmit periodic transaction. 
<p>
0: even, 1: odd 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01896">1896</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<hr>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
