/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for MMU_TBU_ME6
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_MMU_TBU_ME6.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for MMU_TBU_ME6
 *
 * CMSIS Peripheral Access Layer for MMU_TBU_ME6
 */

#if !defined(PERI_MMU_TBU_ME6_H_)
#define PERI_MMU_TBU_ME6_H_                      /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- MMU_TBU_ME6 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup MMU_TBU_ME6_Peripheral_Access_Layer MMU_TBU_ME6 Peripheral Access Layer
 * @{
 */

/** MMU_TBU_ME6 - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[4048];
  __I  uint32_t SMMU_PIDR4;                        /**< Peripheral ID4, offset: 0xFD0 */
       uint32_t SMMU_PIDR5;                        /**< Peripheral ID5, offset: 0xFD4 */
       uint32_t SMMU_PIDR6;                        /**< Peripheral ID6, offset: 0xFD8 */
       uint32_t SMMU_PIDR7;                        /**< Peripheral ID7, offset: 0xFDC */
  __I  uint32_t SMMU_PIDR0;                        /**< Peripheral ID0, offset: 0xFE0 */
  __I  uint32_t SMMU_PIDR1;                        /**< Peripheral ID1, offset: 0xFE4 */
  __I  uint32_t SMMU_PIDR2;                        /**< Peripheral ID2, offset: 0xFE8 */
  __I  uint32_t SMMU_PIDR3;                        /**< Peripheral ID3, offset: 0xFEC */
  __I  uint32_t SMMU_CIDR0;                        /**< Component ID0, offset: 0xFF0 */
  __I  uint32_t SMMU_CIDR1;                        /**< Component ID1, offset: 0xFF4 */
  __I  uint32_t SMMU_CIDR2;                        /**< Component ID2, offset: 0xFF8 */
  __I  uint32_t SMMU_CIDR3;                        /**< Component ID3, offset: 0xFFC */
       uint8_t RESERVED_1[5120];
  __IO uint32_t SMMU_PMCG_EVTYPER0;                /**< SMMU_PMCG_EVTYPER0, offset: 0x2400 */
  __IO uint32_t SMMU_PMCG_EVTYPER1;                /**< SMMU_PMCG_EVTYPER1, offset: 0x2404 */
  __IO uint32_t SMMU_PMCG_EVTYPER2;                /**< SMMU_PMCG_EVTYPER2, offset: 0x2408 */
  __IO uint32_t SMMU_PMCG_EVTYPER3;                /**< SMMU_PMCG_EVTYPER3, offset: 0x240C */
  __IO uint32_t SMMU_PMCG_EVTYPER4;                /**< SMMU_PMCG_EVTYPER4, offset: 0x2410 */
  __IO uint32_t SMMU_PMCG_EVTYPER5;                /**< SMMU_PMCG_EVTYPER5, offset: 0x2414 */
  __IO uint32_t SMMU_PMCG_EVTYPER6;                /**< SMMU_PMCG_EVTYPER6, offset: 0x2418 */
  __IO uint32_t SMMU_PMCG_EVTYPER7;                /**< SMMU_PMCG_EVTYPER7, offset: 0x241C */
  __IO uint32_t SMMU_PMCG_EVTYPER8;                /**< SMMU_PMCG_EVTYPER8, offset: 0x2420 */
  __IO uint32_t SMMU_PMCG_EVTYPER9;                /**< SMMU_PMCG_EVTYPER9, offset: 0x2424 */
  __IO uint32_t SMMU_PMCG_EVTYPER10;               /**< SMMU_PMCG_EVTYPER10, offset: 0x2428 */
  __IO uint32_t SMMU_PMCG_EVTYPER11;               /**< SMMU_PMCG_EVTYPER11, offset: 0x242C */
  __IO uint32_t SMMU_PMCG_EVTYPER12;               /**< SMMU_PMCG_EVTYPER12, offset: 0x2430 */
  __IO uint32_t SMMU_PMCG_EVTYPER13;               /**< SMMU_PMCG_EVTYPER13, offset: 0x2434 */
  __IO uint32_t SMMU_PMCG_EVTYPER14;               /**< SMMU_PMCG_EVTYPER14, offset: 0x2438 */
  __IO uint32_t SMMU_PMCG_EVTYPER15;               /**< SMMU_PMCG_EVTYPER15, offset: 0x243C */
       uint8_t RESERVED_2[1472];
  __IO uint32_t SMMU_PMCG_SMR0;                    /**< SMMU_PMCG_SMR0, offset: 0x2A00 */
       uint8_t RESERVED_3[508];
  __IO uint32_t SMMU_PMCG_CNTENSET0;               /**< SMMU_PMCG_CNTENSET0, offset: 0x2C00 */
       uint8_t RESERVED_4[28];
  __IO uint32_t SMMU_PMCG_CNTENCLR0;               /**< SMMU_PMCG_CNTENCLR0, offset: 0x2C20 */
       uint8_t RESERVED_5[28];
  __IO uint32_t SMMU_PMCG_INTENSET0;               /**< SMMU_PMCG_INTENSET0, offset: 0x2C40 */
       uint8_t RESERVED_6[28];
  __IO uint32_t SMMU_PMCG_INTENCLR0;               /**< SMMU_PMCG_INTENCLR0, offset: 0x2C60 */
       uint8_t RESERVED_7[404];
  __IO uint32_t SMMU_PMCG_SCR;                     /**< SMMU_PMCG_SCR, offset: 0x2DF8 */
       uint8_t RESERVED_8[4];
  __I  uint32_t SMMU_PMCG_CFGR;                    /**< SMMU_PMCG_CFGR, offset: 0x2E00 */
  __IO uint32_t SMMU_PMCG_CR;                      /**< SMMU_PMCG_CR, offset: 0x2E04 */
       uint8_t RESERVED_9[24];
  __I  uint32_t SMMU_PMCG_CEID0_LO;                /**< SMMU_PMCG_CEID0 (Least Significant 32-bits), offset: 0x2E20 */
  __I  uint32_t SMMU_PMCG_CEID0_HI;                /**< SMMU_PMCG_CEID0 (Most Significant 32-bits), offset: 0x2E24 */
  __I  uint32_t SMMU_PMCG_CEID1_LO;                /**< SMMU_PMCG_CEID1 (Least Significant 32-bits), offset: 0x2E28 */
  __I  uint32_t SMMU_PMCG_CEID1_HI;                /**< SMMU_PMCG_CEID1 (Most Significant 32-bits), offset: 0x2E2C */
       uint8_t RESERVED_10[32];
  __IO uint32_t SMMU_PMCG_IRQ_CTRL;                /**< SMMU_PMCG_IRQ_CTRL, offset: 0x2E50 */
  __I  uint32_t SMMU_PMCG_IRQ_CTRLACK;             /**< SMMU_PMCG_IRQ_CTRLACK, offset: 0x2E54 */
       uint8_t RESERVED_11[24];
  __I  uint32_t SMMU_PMCG_AIDR;                    /**< SMMU_PMCG_AIDR, offset: 0x2E70 */
       uint8_t RESERVED_12[324];
  __I  uint32_t SMMU_PMCG_PMAUTHSTATUS;            /**< PMU Authentication Status Register, offset: 0x2FB8 */
  __I  uint32_t SMMU_PMCG_PMDEVARCH;               /**< PMU Device Architecture Register, offset: 0x2FBC */
       uint8_t RESERVED_13[12];
  __I  uint32_t SMMU_PMCG_PMDEVTYPE;               /**< PMU Device Type Register, offset: 0x2FCC */
  __I  uint32_t SMMU_PMCG_PIDR4;                   /**< PMU Peripheral ID4, offset: 0x2FD0 */
       uint32_t SMMU_PMCG_PIDR5;                   /**< PMU Peripheral ID5, offset: 0x2FD4 */
       uint32_t SMMU_PMCG_PIDR6;                   /**< PMU Peripheral ID6, offset: 0x2FD8 */
       uint32_t SMMU_PMCG_PIDR7;                   /**< PMU Peripheral ID7, offset: 0x2FDC */
  __I  uint32_t SMMU_PMCG_PIDR0;                   /**< PMU Peripheral ID0, offset: 0x2FE0 */
  __I  uint32_t SMMU_PMCG_PIDR1;                   /**< PMU Peripheral ID1, offset: 0x2FE4 */
  __I  uint32_t SMMU_PMCG_PIDR2;                   /**< PMU Peripheral ID2, offset: 0x2FE8 */
  __I  uint32_t SMMU_PMCG_PIDR3;                   /**< PMU Peripheral ID3, offset: 0x2FEC */
  __I  uint32_t SMMU_PMCG_CIDR0;                   /**< PMU Component ID0, offset: 0x2FF0 */
  __I  uint32_t SMMU_PMCG_CIDR1;                   /**< PMU Component ID1, offset: 0x2FF4 */
  __I  uint32_t SMMU_PMCG_CIDR2;                   /**< PMU Component ID2, offset: 0x2FF8 */
  __I  uint32_t SMMU_PMCG_CIDR3;                   /**< PMU Component ID3, offset: 0x2FFC */
  __I  uint32_t MPAMF_IDR_LO_NS;                   /**< MPAMF_IDR_ns (Least Significant 32-bits), offset: 0x3000 */
  __I  uint32_t MPAMF_IDR_HI_NS;                   /**< MPAMF_IDR_ns (Most Significant 32-bits), offset: 0x3004 */
       uint8_t RESERVED_14[16];
  __I  uint32_t MPAMF_IIDR_NS;                     /**< MPAMF_IIDR_ns, offset: 0x3018 */
       uint8_t RESERVED_15[4];
  __I  uint32_t MPAMF_AIDR_NS;                     /**< MPAMF_AIDR_ns, offset: 0x3020 */
       uint8_t RESERVED_16[20];
  __I  uint32_t MPAMF_CCAP_IDR_NS;                 /**< MPAMF_CCAP_IDR_ns, offset: 0x3038 */
       uint8_t RESERVED_17[68];
  __I  uint32_t MPAMF_MSMON_IDR_NS;                /**< MPAMF_MSMON_IDR_ns, offset: 0x3080 */
       uint8_t RESERVED_18[4];
  __I  uint32_t MPAMF_CSUMON_IDR_NS;               /**< MPAMF_CSUMON_IDR_ns, offset: 0x3088 */
       uint8_t RESERVED_19[116];
  __IO uint32_t MPAMCFG_PART_SEL_NS;               /**< MPAMCFG_PART_SEL_ns, offset: 0x3100 */
       uint8_t RESERVED_20[4];
  __IO uint32_t MPAMCFG_CMAX_NS;                   /**< MPAMCFG_CMAX_ns, offset: 0x3108 */
       uint8_t RESERVED_21[1780];
  __IO uint32_t MSMON_CFG_SEL_NS;                  /**< MSMON_CFG_SEL_ns, offset: 0x3800 */
       uint8_t RESERVED_22[4];
  __IO uint32_t MSMON_CAPT_EVNT_NS;                /**< MSMON_CAPT_EVNT_ns, offset: 0x3808 */
       uint8_t RESERVED_23[4];
  __IO uint32_t MSMON_CFG_CSU_FLT_NS;              /**< MSMON_CFG_CSU_FLT_ns, offset: 0x3810 */
       uint8_t RESERVED_24[4];
  __IO uint32_t MSMON_CFG_CSU_CTL_NS;              /**< MSMON_CFG_CSU_CTL_ns, offset: 0x3818 */
       uint8_t RESERVED_25[36];
  __IO uint32_t MSMON_CSU_NS;                      /**< MSMON_CSU_ns, offset: 0x3840 */
       uint8_t RESERVED_26[4];
  __IO uint32_t MSMON_CSU_CAPTURE_NS;              /**< MSMON_CSU_CAPTURE_ns, offset: 0x3848 */
       uint8_t RESERVED_27[21940];
  __IO uint32_t TBU_CTRL;                          /**< TBU Control Register, offset: 0x8E00 */
  __IO uint32_t TBU_LTI_PORT_RESOURCE_LIMIT;       /**< TBU LTI Resource Allocation Register, offset: 0x8E04 */
       uint8_t RESERVED_28[16];
  __IO uint32_t TBU_SCR;                           /**< TBU Secure Control Register, offset: 0x8E18 */
       uint8_t RESERVED_29[4];
  __IO uint32_t ITEN;                              /**< ITEN, offset: 0x8E20 */
  __IO uint32_t ITOP_TBU;                          /**< ITOP_TBU, offset: 0x8E24 */
  __I  uint32_t ITIN_TBU;                          /**< ITIN_TBU, offset: 0x8E28 */
       uint8_t RESERVED_30[4];
  __I  uint32_t TBU_SYSDISC0;                      /**< TBU_SYSDISC0, offset: 0x8E30 */
  __I  uint32_t TBU_SYSDISC1;                      /**< TBU_SYSDISC1, offset: 0x8E34 */
  __I  uint32_t TBU_SYSDISC2;                      /**< TBU_SYSDISC2, offset: 0x8E38 */
  __I  uint32_t TBU_SYSDISC3;                      /**< TBU_SYSDISC3, offset: 0x8E3C */
  __I  uint32_t TBU_SYSDISC4;                      /**< TBU_SYSDISC4, offset: 0x8E40 */
  __I  uint32_t TBU_SYSDISC5;                      /**< TBU_SYSDISC5, offset: 0x8E44 */
  __I  uint32_t TBU_SYSDISC6;                      /**< TBU_SYSDISC6, offset: 0x8E48 */
  __I  uint32_t TBU_SYSDISC7;                      /**< TBU_SYSDISC7, offset: 0x8E4C */
  __I  uint32_t TBU_SYSDISC8;                      /**< TBU_SYSDISC8, offset: 0x8E50 */
  __I  uint32_t TBU_SYSDISC9;                      /**< TBU_SYSDISC9, offset: 0x8E54 */
  __I  uint32_t TBU_SYSDISC10;                     /**< TBU_SYSDISC10, offset: 0x8E58 */
  __I  uint32_t TBU_SYSDISC11;                     /**< TBU_SYSDISC11, offset: 0x8E5C */
  __I  uint32_t TBU_SYSDISC12;                     /**< TBU_SYSDISC12, offset: 0x8E60 */
  __I  uint32_t TBU_SYSDISC13;                     /**< TBU_SYSDISC13, offset: 0x8E64 */
  __I  uint32_t TBU_SYSDISC14;                     /**< TBU_SYSDISC14, offset: 0x8E68 */
       uint8_t RESERVED_31[20];
  __I  uint32_t TBU_ERRFR_LO;                      /**< TBU Error Feature Register (Least Significant 32-bits), offset: 0x8E80 */
       uint32_t TBU_ERRFR_HI;                      /**< TBU Error Feature Register (Most Significant 32-bits), offset: 0x8E84 */
  __IO uint32_t TBU_ERRCTLR_LO;                    /**< TBU Error Control Register (Least Significant 32-bits), offset: 0x8E88 */
       uint32_t TBU_ERRCTLR_HI;                    /**< TBU Error Control Register (Most Significant 32-bits), offset: 0x8E8C */
  __IO uint32_t TBU_ERRSTATUS_LO;                  /**< TBU Error Record Primary Syndrome Register (Least Significant 32-bits), offset: 0x8E90 */
       uint32_t TBU_ERRSTATUS_HI;                  /**< TBU Error Record Primary Syndrome Register (Most Significant 32-bits), offset: 0x8E94 */
       uint8_t RESERVED_32[40];
  __IO uint32_t TBU_ERRGEN_LO;                     /**< TBU Error Generation Register (Least Significant 32-bits), offset: 0x8EC0 */
       uint32_t TBU_ERRGEN_HI;                     /**< TBU Error Generation Register (Most Significant 32-bits), offset: 0x8EC4 */
       uint8_t RESERVED_33[8504];
  __I  uint32_t MPAMF_IDR_LO_S;                    /**< MPAMF_IDR_s (Least Significant 32-bits), offset: 0xB000 */
  __I  uint32_t MPAMF_IDR_HI_S;                    /**< MPAMF_IDR_s (Most Significant 32-bits), offset: 0xB004 */
  __I  uint32_t MPAMF_SIDR_S;                      /**< MPAMF_SIDR_s, offset: 0xB008 */
       uint8_t RESERVED_34[12];
  __I  uint32_t MPAMF_IIDR_S;                      /**< MPAMF_IIDR_s, offset: 0xB018 */
       uint8_t RESERVED_35[4];
  __I  uint32_t MPAMF_AIDR_S;                      /**< MPAMF_AIDR_s, offset: 0xB020 */
       uint8_t RESERVED_36[20];
  __I  uint32_t MPAMF_CCAP_IDR_S;                  /**< MPAMF_CCAP_IDR_s, offset: 0xB038 */
       uint8_t RESERVED_37[68];
  __I  uint32_t MPAMF_MSMON_IDR_S;                 /**< MPAMF_MSMON_IDR_s, offset: 0xB080 */
       uint8_t RESERVED_38[4];
  __I  uint32_t MPAMF_CSUMON_IDR_S;                /**< MPAMF_CSUMON_IDR_s, offset: 0xB088 */
       uint8_t RESERVED_39[116];
  __IO uint32_t MPAMCFG_PART_SEL_S;                /**< MPAMCFG_PART_SEL_s, offset: 0xB100 */
       uint8_t RESERVED_40[4];
  __IO uint32_t MPAMCFG_CMAX_S;                    /**< MPAMCFG_CMAX_s, offset: 0xB108 */
       uint8_t RESERVED_41[1780];
  __IO uint32_t MSMON_CFG_SEL_S;                   /**< MSMON_CFG_SEL_s, offset: 0xB800 */
       uint8_t RESERVED_42[4];
  __IO uint32_t MSMON_CAPT_EVNT_S;                 /**< MSMON_CAPT_EVNT_s, offset: 0xB808 */
       uint8_t RESERVED_43[4];
  __IO uint32_t MSMON_CFG_CSU_FLT_S;               /**< MSMON_CFG_CSU_FLT_s, offset: 0xB810 */
       uint8_t RESERVED_44[4];
  __IO uint32_t MSMON_CFG_CSU_CTL_S;               /**< MSMON_CFG_CSU_CTL_s, offset: 0xB818 */
       uint8_t RESERVED_45[36];
  __IO uint32_t MSMON_CSU_S;                       /**< MSMON_CSU_s, offset: 0xB840 */
       uint8_t RESERVED_46[4];
  __IO uint32_t MSMON_CSU_CAPTURE_S;               /**< MSMON_CSU_CAPTURE_s, offset: 0xB848 */
       uint8_t RESERVED_47[26548];
  __IO uint32_t SMMU_PMCG_EVCNTR0;                 /**< SMMU_PMCG_EVCNTR0, offset: 0x12000 */
  __IO uint32_t SMMU_PMCG_EVCNTR1;                 /**< SMMU_PMCG_EVCNTR1, offset: 0x12004 */
  __IO uint32_t SMMU_PMCG_EVCNTR2;                 /**< SMMU_PMCG_EVCNTR2, offset: 0x12008 */
  __IO uint32_t SMMU_PMCG_EVCNTR3;                 /**< SMMU_PMCG_EVCNTR3, offset: 0x1200C */
  __IO uint32_t SMMU_PMCG_EVCNTR4;                 /**< SMMU_PMCG_EVCNTR4, offset: 0x12010 */
  __IO uint32_t SMMU_PMCG_EVCNTR5;                 /**< SMMU_PMCG_EVCNTR5, offset: 0x12014 */
  __IO uint32_t SMMU_PMCG_EVCNTR6;                 /**< SMMU_PMCG_EVCNTR6, offset: 0x12018 */
  __IO uint32_t SMMU_PMCG_EVCNTR7;                 /**< SMMU_PMCG_EVCNTR7, offset: 0x1201C */
  __IO uint32_t SMMU_PMCG_EVCNTR8;                 /**< SMMU_PMCG_EVCNTR8, offset: 0x12020 */
  __IO uint32_t SMMU_PMCG_EVCNTR9;                 /**< SMMU_PMCG_EVCNTR9, offset: 0x12024 */
  __IO uint32_t SMMU_PMCG_EVCNTR10;                /**< SMMU_PMCG_EVCNTR10, offset: 0x12028 */
  __IO uint32_t SMMU_PMCG_EVCNTR11;                /**< SMMU_PMCG_EVCNTR11, offset: 0x1202C */
  __IO uint32_t SMMU_PMCG_EVCNTR12;                /**< SMMU_PMCG_EVCNTR12, offset: 0x12030 */
  __IO uint32_t SMMU_PMCG_EVCNTR13;                /**< SMMU_PMCG_EVCNTR13, offset: 0x12034 */
  __IO uint32_t SMMU_PMCG_EVCNTR14;                /**< SMMU_PMCG_EVCNTR14, offset: 0x12038 */
  __IO uint32_t SMMU_PMCG_EVCNTR15;                /**< SMMU_PMCG_EVCNTR15, offset: 0x1203C */
       uint8_t RESERVED_48[1472];
  __IO uint32_t SMMU_PMCG_SVR0;                    /**< SMMU_PMCG_SVR0, offset: 0x12600 */
  __IO uint32_t SMMU_PMCG_SVR1;                    /**< SMMU_PMCG_SVR1, offset: 0x12604 */
  __IO uint32_t SMMU_PMCG_SVR2;                    /**< SMMU_PMCG_SVR2, offset: 0x12608 */
  __IO uint32_t SMMU_PMCG_SVR3;                    /**< SMMU_PMCG_SVR3, offset: 0x1260C */
  __IO uint32_t SMMU_PMCG_SVR4;                    /**< SMMU_PMCG_SVR4, offset: 0x12610 */
  __IO uint32_t SMMU_PMCG_SVR5;                    /**< SMMU_PMCG_SVR5, offset: 0x12614 */
  __IO uint32_t SMMU_PMCG_SVR6;                    /**< SMMU_PMCG_SVR6, offset: 0x12618 */
  __IO uint32_t SMMU_PMCG_SVR7;                    /**< SMMU_PMCG_SVR7, offset: 0x1261C */
  __IO uint32_t SMMU_PMCG_SVR8;                    /**< SMMU_PMCG_SVR8, offset: 0x12620 */
  __IO uint32_t SMMU_PMCG_SVR9;                    /**< SMMU_PMCG_SVR9, offset: 0x12624 */
  __IO uint32_t SMMU_PMCG_SVR10;                   /**< SMMU_PMCG_SVR10, offset: 0x12628 */
  __IO uint32_t SMMU_PMCG_SVR11;                   /**< SMMU_PMCG_SVR11, offset: 0x1262C */
  __IO uint32_t SMMU_PMCG_SVR12;                   /**< SMMU_PMCG_SVR12, offset: 0x12630 */
  __IO uint32_t SMMU_PMCG_SVR13;                   /**< SMMU_PMCG_SVR13, offset: 0x12634 */
  __IO uint32_t SMMU_PMCG_SVR14;                   /**< SMMU_PMCG_SVR14, offset: 0x12638 */
  __IO uint32_t SMMU_PMCG_SVR15;                   /**< SMMU_PMCG_SVR15, offset: 0x1263C */
       uint8_t RESERVED_49[1600];
  __IO uint32_t SMMU_PMCG_OVSCLR0;                 /**< SMMU_PMCG_OVSCLR0, offset: 0x12C80 */
       uint8_t RESERVED_50[60];
  __IO uint32_t SMMU_PMCG_OVSSET0;                 /**< SMMU_PMCG_OVSSET0, offset: 0x12CC0 */
       uint8_t RESERVED_51[196];
  __O  uint32_t SMMU_PMCG_CAPR;                    /**< SMMU_PMCG_CAPR, offset: 0x12D88 */
} MMU_TBU_ME6_Type;

/* ----------------------------------------------------------------------------
   -- MMU_TBU_ME6 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup MMU_TBU_ME6_Register_Masks MMU_TBU_ME6 Register Masks
 * @{
 */

/*! @name SMMU_PIDR4 - Peripheral ID4 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PIDR4_DES_2_MASK        (0xFU)
#define MMU_TBU_ME6_SMMU_PIDR4_DES_2_SHIFT       (0U)
/*! DES_2 - DES_2 */
#define MMU_TBU_ME6_SMMU_PIDR4_DES_2(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PIDR4_DES_2_SHIFT)) & MMU_TBU_ME6_SMMU_PIDR4_DES_2_MASK)

#define MMU_TBU_ME6_SMMU_PIDR4_SIZE_MASK         (0xF0U)
#define MMU_TBU_ME6_SMMU_PIDR4_SIZE_SHIFT        (4U)
/*! SIZE - SIZE */
#define MMU_TBU_ME6_SMMU_PIDR4_SIZE(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PIDR4_SIZE_SHIFT)) & MMU_TBU_ME6_SMMU_PIDR4_SIZE_MASK)
/*! @} */

/*! @name SMMU_PIDR0 - Peripheral ID0 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PIDR0_PART_0_MASK       (0xFFU)
#define MMU_TBU_ME6_SMMU_PIDR0_PART_0_SHIFT      (0U)
/*! PART_0 - PART_0 */
#define MMU_TBU_ME6_SMMU_PIDR0_PART_0(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PIDR0_PART_0_SHIFT)) & MMU_TBU_ME6_SMMU_PIDR0_PART_0_MASK)
/*! @} */

/*! @name SMMU_PIDR1 - Peripheral ID1 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PIDR1_PART_1_MASK       (0xFU)
#define MMU_TBU_ME6_SMMU_PIDR1_PART_1_SHIFT      (0U)
/*! PART_1 - PART_1 */
#define MMU_TBU_ME6_SMMU_PIDR1_PART_1(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PIDR1_PART_1_SHIFT)) & MMU_TBU_ME6_SMMU_PIDR1_PART_1_MASK)

#define MMU_TBU_ME6_SMMU_PIDR1_DES_0_MASK        (0xF0U)
#define MMU_TBU_ME6_SMMU_PIDR1_DES_0_SHIFT       (4U)
/*! DES_0 - DES_0 */
#define MMU_TBU_ME6_SMMU_PIDR1_DES_0(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PIDR1_DES_0_SHIFT)) & MMU_TBU_ME6_SMMU_PIDR1_DES_0_MASK)
/*! @} */

/*! @name SMMU_PIDR2 - Peripheral ID2 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PIDR2_DES_1_MASK        (0x7U)
#define MMU_TBU_ME6_SMMU_PIDR2_DES_1_SHIFT       (0U)
/*! DES_1 - DES_1 */
#define MMU_TBU_ME6_SMMU_PIDR2_DES_1(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PIDR2_DES_1_SHIFT)) & MMU_TBU_ME6_SMMU_PIDR2_DES_1_MASK)

#define MMU_TBU_ME6_SMMU_PIDR2_JEDEC_MASK        (0x8U)
#define MMU_TBU_ME6_SMMU_PIDR2_JEDEC_SHIFT       (3U)
/*! JEDEC - JEDEC */
#define MMU_TBU_ME6_SMMU_PIDR2_JEDEC(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PIDR2_JEDEC_SHIFT)) & MMU_TBU_ME6_SMMU_PIDR2_JEDEC_MASK)

#define MMU_TBU_ME6_SMMU_PIDR2_REVISION_MASK     (0xF0U)
#define MMU_TBU_ME6_SMMU_PIDR2_REVISION_SHIFT    (4U)
/*! REVISION - REVISION */
#define MMU_TBU_ME6_SMMU_PIDR2_REVISION(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PIDR2_REVISION_SHIFT)) & MMU_TBU_ME6_SMMU_PIDR2_REVISION_MASK)
/*! @} */

/*! @name SMMU_PIDR3 - Peripheral ID3 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PIDR3_CMOD_MASK         (0xFU)
#define MMU_TBU_ME6_SMMU_PIDR3_CMOD_SHIFT        (0U)
/*! CMOD - CMOD */
#define MMU_TBU_ME6_SMMU_PIDR3_CMOD(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PIDR3_CMOD_SHIFT)) & MMU_TBU_ME6_SMMU_PIDR3_CMOD_MASK)

#define MMU_TBU_ME6_SMMU_PIDR3_REVAND_MASK       (0xF0U)
#define MMU_TBU_ME6_SMMU_PIDR3_REVAND_SHIFT      (4U)
/*! REVAND - REVAND */
#define MMU_TBU_ME6_SMMU_PIDR3_REVAND(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PIDR3_REVAND_SHIFT)) & MMU_TBU_ME6_SMMU_PIDR3_REVAND_MASK)
/*! @} */

/*! @name SMMU_CIDR0 - Component ID0 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_CIDR0_PREAMBLE_MASK     (0xFFU)
#define MMU_TBU_ME6_SMMU_CIDR0_PREAMBLE_SHIFT    (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TBU_ME6_SMMU_CIDR0_PREAMBLE(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_CIDR0_PREAMBLE_SHIFT)) & MMU_TBU_ME6_SMMU_CIDR0_PREAMBLE_MASK)
/*! @} */

/*! @name SMMU_CIDR1 - Component ID1 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_CIDR1_PREAMBLE_MASK     (0xFU)
#define MMU_TBU_ME6_SMMU_CIDR1_PREAMBLE_SHIFT    (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TBU_ME6_SMMU_CIDR1_PREAMBLE(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_CIDR1_PREAMBLE_SHIFT)) & MMU_TBU_ME6_SMMU_CIDR1_PREAMBLE_MASK)

#define MMU_TBU_ME6_SMMU_CIDR1_CLASS_MASK        (0xF0U)
#define MMU_TBU_ME6_SMMU_CIDR1_CLASS_SHIFT       (4U)
/*! CLASS - CLASS */
#define MMU_TBU_ME6_SMMU_CIDR1_CLASS(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_CIDR1_CLASS_SHIFT)) & MMU_TBU_ME6_SMMU_CIDR1_CLASS_MASK)
/*! @} */

/*! @name SMMU_CIDR2 - Component ID2 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_CIDR2_PREAMBLE_MASK     (0xFFU)
#define MMU_TBU_ME6_SMMU_CIDR2_PREAMBLE_SHIFT    (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TBU_ME6_SMMU_CIDR2_PREAMBLE(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_CIDR2_PREAMBLE_SHIFT)) & MMU_TBU_ME6_SMMU_CIDR2_PREAMBLE_MASK)
/*! @} */

/*! @name SMMU_CIDR3 - Component ID3 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_CIDR3_PREAMBLE_MASK     (0xFFU)
#define MMU_TBU_ME6_SMMU_CIDR3_PREAMBLE_SHIFT    (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TBU_ME6_SMMU_CIDR3_PREAMBLE(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_CIDR3_PREAMBLE_SHIFT)) & MMU_TBU_ME6_SMMU_CIDR3_PREAMBLE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER0 - SMMU_PMCG_EVTYPER0 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_EVNT(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_FILTER_SID_SPAN_MASK (0x20000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_FILTER_SID_SPAN_SHIFT (29U)
/*! FILTER_SID_SPAN - FILTER_SID_SPAN */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_FILTER_SID_SPAN(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_FILTER_SID_SPAN_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_FILTER_SID_SPAN_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_FILTER_SEC_SID_MASK (0x40000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_FILTER_SEC_SID_SHIFT (30U)
/*! FILTER_SEC_SID - FILTER_SEC_SID */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_FILTER_SEC_SID(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_FILTER_SEC_SID_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_FILTER_SEC_SID_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER0_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER1 - SMMU_PMCG_EVTYPER1 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER1_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER1_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER1_EVNT(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER1_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER1_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER1_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER1_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER1_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER1_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER1_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER2 - SMMU_PMCG_EVTYPER2 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER2_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER2_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER2_EVNT(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER2_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER2_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER2_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER2_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER2_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER2_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER2_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER3 - SMMU_PMCG_EVTYPER3 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER3_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER3_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER3_EVNT(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER3_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER3_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER3_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER3_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER3_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER3_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER3_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER4 - SMMU_PMCG_EVTYPER4 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER4_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER4_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER4_EVNT(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER4_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER4_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER4_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER4_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER4_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER4_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER4_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER5 - SMMU_PMCG_EVTYPER5 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER5_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER5_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER5_EVNT(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER5_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER5_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER5_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER5_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER5_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER5_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER5_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER6 - SMMU_PMCG_EVTYPER6 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER6_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER6_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER6_EVNT(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER6_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER6_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER6_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER6_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER6_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER6_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER6_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER7 - SMMU_PMCG_EVTYPER7 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER7_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER7_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER7_EVNT(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER7_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER7_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER7_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER7_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER7_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER7_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER7_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER8 - SMMU_PMCG_EVTYPER8 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER8_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER8_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER8_EVNT(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER8_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER8_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER8_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER8_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER8_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER8_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER8_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER9 - SMMU_PMCG_EVTYPER9 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER9_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER9_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER9_EVNT(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER9_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER9_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER9_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER9_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER9_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER9_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER9_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER10 - SMMU_PMCG_EVTYPER10 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER10_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER10_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER10_EVNT(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER10_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER10_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER10_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER10_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER10_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER10_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER10_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER11 - SMMU_PMCG_EVTYPER11 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER11_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER11_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER11_EVNT(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER11_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER11_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER11_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER11_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER11_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER11_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER11_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER12 - SMMU_PMCG_EVTYPER12 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER12_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER12_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER12_EVNT(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER12_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER12_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER12_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER12_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER12_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER12_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER12_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER13 - SMMU_PMCG_EVTYPER13 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER13_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER13_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER13_EVNT(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER13_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER13_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER13_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER13_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER13_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER13_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER13_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER14 - SMMU_PMCG_EVTYPER14 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER14_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER14_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER14_EVNT(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER14_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER14_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER14_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER14_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER14_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER14_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER14_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVTYPER15 - SMMU_PMCG_EVTYPER15 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER15_EVNT_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER15_EVNT_SHIFT (0U)
/*! EVNT - EVNT */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER15_EVNT(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER15_EVNT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER15_EVNT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER15_OVFCAP_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER15_OVFCAP_SHIFT (31U)
/*! OVFCAP - OVFCAP */
#define MMU_TBU_ME6_SMMU_PMCG_EVTYPER15_OVFCAP(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVTYPER15_OVFCAP_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVTYPER15_OVFCAP_MASK)
/*! @} */

/*! @name SMMU_PMCG_SMR0 - SMMU_PMCG_SMR0 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SMR0_STREAMID_MASK (0xFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SMR0_STREAMID_SHIFT (0U)
/*! STREAMID - STREAMID */
#define MMU_TBU_ME6_SMMU_PMCG_SMR0_STREAMID(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SMR0_STREAMID_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SMR0_STREAMID_MASK)
/*! @} */

/*! @name SMMU_PMCG_CNTENSET0 - SMMU_PMCG_CNTENSET0 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_CNTENSET0_CNTEN_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_CNTENSET0_CNTEN_SHIFT (0U)
/*! CNTEN - CNTEN */
#define MMU_TBU_ME6_SMMU_PMCG_CNTENSET0_CNTEN(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CNTENSET0_CNTEN_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CNTENSET0_CNTEN_MASK)
/*! @} */

/*! @name SMMU_PMCG_CNTENCLR0 - SMMU_PMCG_CNTENCLR0 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_CNTENCLR0_CNTEN_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_CNTENCLR0_CNTEN_SHIFT (0U)
/*! CNTEN - CNTEN */
#define MMU_TBU_ME6_SMMU_PMCG_CNTENCLR0_CNTEN(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CNTENCLR0_CNTEN_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CNTENCLR0_CNTEN_MASK)
/*! @} */

/*! @name SMMU_PMCG_INTENSET0 - SMMU_PMCG_INTENSET0 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_INTENSET0_INTEN_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_INTENSET0_INTEN_SHIFT (0U)
/*! INTEN - INTEN */
#define MMU_TBU_ME6_SMMU_PMCG_INTENSET0_INTEN(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_INTENSET0_INTEN_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_INTENSET0_INTEN_MASK)
/*! @} */

/*! @name SMMU_PMCG_INTENCLR0 - SMMU_PMCG_INTENCLR0 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_INTENCLR0_INTEN_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_INTENCLR0_INTEN_SHIFT (0U)
/*! INTEN - INTEN */
#define MMU_TBU_ME6_SMMU_PMCG_INTENCLR0_INTEN(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_INTENCLR0_INTEN_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_INTENCLR0_INTEN_MASK)
/*! @} */

/*! @name SMMU_PMCG_SCR - SMMU_PMCG_SCR */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SCR_SO_MASK        (0x1U)
#define MMU_TBU_ME6_SMMU_PMCG_SCR_SO_SHIFT       (0U)
/*! SO - SO */
#define MMU_TBU_ME6_SMMU_PMCG_SCR_SO(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SCR_SO_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SCR_SO_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_SCR_NSRA_MASK      (0x2U)
#define MMU_TBU_ME6_SMMU_PMCG_SCR_NSRA_SHIFT     (1U)
/*! NSRA - NSRA */
#define MMU_TBU_ME6_SMMU_PMCG_SCR_NSRA(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SCR_NSRA_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SCR_NSRA_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_SCR_NSMSI_MASK     (0x4U)
#define MMU_TBU_ME6_SMMU_PMCG_SCR_NSMSI_SHIFT    (2U)
/*! NSMSI - NSMSI */
#define MMU_TBU_ME6_SMMU_PMCG_SCR_NSMSI(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SCR_NSMSI_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SCR_NSMSI_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_SCR_READS_AS_ONE_MASK (0x80000000U)
#define MMU_TBU_ME6_SMMU_PMCG_SCR_READS_AS_ONE_SHIFT (31U)
/*! READS_AS_ONE - READS_AS_ONE */
#define MMU_TBU_ME6_SMMU_PMCG_SCR_READS_AS_ONE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SCR_READS_AS_ONE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SCR_READS_AS_ONE_MASK)
/*! @} */

/*! @name SMMU_PMCG_CFGR - SMMU_PMCG_CFGR */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_CFGR_NCTR_MASK     (0x3FU)
#define MMU_TBU_ME6_SMMU_PMCG_CFGR_NCTR_SHIFT    (0U)
/*! NCTR - NCTR */
#define MMU_TBU_ME6_SMMU_PMCG_CFGR_NCTR(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CFGR_NCTR_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CFGR_NCTR_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_CFGR_SIZE_MASK     (0x3F00U)
#define MMU_TBU_ME6_SMMU_PMCG_CFGR_SIZE_SHIFT    (8U)
/*! SIZE - SIZE */
#define MMU_TBU_ME6_SMMU_PMCG_CFGR_SIZE(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CFGR_SIZE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CFGR_SIZE_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_CFGR_RELOC_CTRS_MASK (0x100000U)
#define MMU_TBU_ME6_SMMU_PMCG_CFGR_RELOC_CTRS_SHIFT (20U)
/*! RELOC_CTRS - RELOC_CTRS */
#define MMU_TBU_ME6_SMMU_PMCG_CFGR_RELOC_CTRS(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CFGR_RELOC_CTRS_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CFGR_RELOC_CTRS_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_CFGR_MSI_MASK      (0x200000U)
#define MMU_TBU_ME6_SMMU_PMCG_CFGR_MSI_SHIFT     (21U)
/*! MSI - MSI */
#define MMU_TBU_ME6_SMMU_PMCG_CFGR_MSI(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CFGR_MSI_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CFGR_MSI_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_CFGR_CAPTURE_MASK  (0x400000U)
#define MMU_TBU_ME6_SMMU_PMCG_CFGR_CAPTURE_SHIFT (22U)
/*! CAPTURE - CAPTURE */
#define MMU_TBU_ME6_SMMU_PMCG_CFGR_CAPTURE(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CFGR_CAPTURE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CFGR_CAPTURE_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_CFGR_SID_FILTER_TYPE_MASK (0x800000U)
#define MMU_TBU_ME6_SMMU_PMCG_CFGR_SID_FILTER_TYPE_SHIFT (23U)
/*! SID_FILTER_TYPE - SID_FILTER_TYPE */
#define MMU_TBU_ME6_SMMU_PMCG_CFGR_SID_FILTER_TYPE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CFGR_SID_FILTER_TYPE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CFGR_SID_FILTER_TYPE_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_CFGR_MPAM_MASK     (0x1000000U)
#define MMU_TBU_ME6_SMMU_PMCG_CFGR_MPAM_SHIFT    (24U)
/*! MPAM - MPAM */
#define MMU_TBU_ME6_SMMU_PMCG_CFGR_MPAM(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CFGR_MPAM_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CFGR_MPAM_MASK)
/*! @} */

/*! @name SMMU_PMCG_CR - SMMU_PMCG_CR */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_CR_E_MASK          (0x1U)
#define MMU_TBU_ME6_SMMU_PMCG_CR_E_SHIFT         (0U)
/*! E - E */
#define MMU_TBU_ME6_SMMU_PMCG_CR_E(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CR_E_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CR_E_MASK)
/*! @} */

/*! @name SMMU_PMCG_CEID0_LO - SMMU_PMCG_CEID0 (Least Significant 32-bits) */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_CEID0_LO_N_MASK    (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_CEID0_LO_N_SHIFT   (0U)
/*! N - N */
#define MMU_TBU_ME6_SMMU_PMCG_CEID0_LO_N(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CEID0_LO_N_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CEID0_LO_N_MASK)
/*! @} */

/*! @name SMMU_PMCG_CEID0_HI - SMMU_PMCG_CEID0 (Most Significant 32-bits) */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_CEID0_HI_N_MASK    (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_CEID0_HI_N_SHIFT   (0U)
/*! N - N */
#define MMU_TBU_ME6_SMMU_PMCG_CEID0_HI_N(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CEID0_HI_N_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CEID0_HI_N_MASK)
/*! @} */

/*! @name SMMU_PMCG_CEID1_LO - SMMU_PMCG_CEID1 (Least Significant 32-bits) */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_CEID1_LO_N_MASK    (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_CEID1_LO_N_SHIFT   (0U)
/*! N - N */
#define MMU_TBU_ME6_SMMU_PMCG_CEID1_LO_N(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CEID1_LO_N_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CEID1_LO_N_MASK)
/*! @} */

/*! @name SMMU_PMCG_CEID1_HI - SMMU_PMCG_CEID1 (Most Significant 32-bits) */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_CEID1_HI_N_MASK    (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_CEID1_HI_N_SHIFT   (0U)
/*! N - N */
#define MMU_TBU_ME6_SMMU_PMCG_CEID1_HI_N(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CEID1_HI_N_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CEID1_HI_N_MASK)
/*! @} */

/*! @name SMMU_PMCG_IRQ_CTRL - SMMU_PMCG_IRQ_CTRL */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_IRQ_CTRL_IRQEN_MASK (0x1U)
#define MMU_TBU_ME6_SMMU_PMCG_IRQ_CTRL_IRQEN_SHIFT (0U)
/*! IRQEN - IRQEN */
#define MMU_TBU_ME6_SMMU_PMCG_IRQ_CTRL_IRQEN(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_IRQ_CTRL_IRQEN_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_IRQ_CTRL_IRQEN_MASK)
/*! @} */

/*! @name SMMU_PMCG_IRQ_CTRLACK - SMMU_PMCG_IRQ_CTRLACK */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_IRQ_CTRLACK_IRQEN_MASK (0x1U)
#define MMU_TBU_ME6_SMMU_PMCG_IRQ_CTRLACK_IRQEN_SHIFT (0U)
/*! IRQEN - IRQEN */
#define MMU_TBU_ME6_SMMU_PMCG_IRQ_CTRLACK_IRQEN(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_IRQ_CTRLACK_IRQEN_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_IRQ_CTRLACK_IRQEN_MASK)
/*! @} */

/*! @name SMMU_PMCG_AIDR - SMMU_PMCG_AIDR */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_AIDR_ARCHMINORREV_MASK (0xFU)
#define MMU_TBU_ME6_SMMU_PMCG_AIDR_ARCHMINORREV_SHIFT (0U)
/*! ARCHMINORREV - ARCHMINORREV */
#define MMU_TBU_ME6_SMMU_PMCG_AIDR_ARCHMINORREV(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_AIDR_ARCHMINORREV_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_AIDR_ARCHMINORREV_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_AIDR_ARCHMAJORREV_MASK (0xF0U)
#define MMU_TBU_ME6_SMMU_PMCG_AIDR_ARCHMAJORREV_SHIFT (4U)
/*! ARCHMAJORREV - ARCHMAJORREV */
#define MMU_TBU_ME6_SMMU_PMCG_AIDR_ARCHMAJORREV(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_AIDR_ARCHMAJORREV_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_AIDR_ARCHMAJORREV_MASK)
/*! @} */

/*! @name SMMU_PMCG_PMAUTHSTATUS - PMU Authentication Status Register */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSE_MASK (0x1U)
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSE_SHIFT (0U)
/*! NSE - NSE */
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSE_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSI_MASK (0x2U)
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSI_SHIFT (1U)
/*! NSI - NSI */
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSI(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSI_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSI_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSNE_MASK (0x4U)
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSNE_SHIFT (2U)
/*! NSNE - NSNE */
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSNE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSNE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSNE_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSNI_MASK (0x8U)
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSNI_SHIFT (3U)
/*! NSNI - NSNI */
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSNI(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSNI_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_NSNI_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SE_MASK (0x10U)
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SE_SHIFT (4U)
/*! SE - SE */
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SE_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SI_MASK (0x20U)
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SI_SHIFT (5U)
/*! SI - SI */
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SI(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SI_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SI_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SNE_MASK (0x40U)
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SNE_SHIFT (6U)
/*! SNE - SNE */
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SNE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SNE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SNE_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SNI_MASK (0x80U)
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SNI_SHIFT (7U)
/*! SNI - SNI */
#define MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SNI(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SNI_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PMAUTHSTATUS_SNI_MASK)
/*! @} */

/*! @name SMMU_PMCG_PMDEVARCH - PMU Device Architecture Register */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_ARCHID_MASK (0xFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_ARCHID_SHIFT (0U)
/*! ARCHID - ARCHID */
#define MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_ARCHID(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_ARCHID_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_ARCHID_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_REVISION_MASK (0xF0000U)
#define MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_REVISION_SHIFT (16U)
/*! REVISION - REVISION */
#define MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_REVISION(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_REVISION_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_REVISION_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_PRESENT_MASK (0x100000U)
#define MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_PRESENT_SHIFT (20U)
/*! PRESENT - PRESENT */
#define MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_PRESENT(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_PRESENT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_PRESENT_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_ARCHITECT_MASK (0xFFE00000U)
#define MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_ARCHITECT_SHIFT (21U)
/*! ARCHITECT - ARCHITECT */
#define MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_ARCHITECT(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_ARCHITECT_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PMDEVARCH_ARCHITECT_MASK)
/*! @} */

/*! @name SMMU_PMCG_PMDEVTYPE - PMU Device Type Register */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_PMDEVTYPE_CLS_MASK (0xFU)
#define MMU_TBU_ME6_SMMU_PMCG_PMDEVTYPE_CLS_SHIFT (0U)
/*! CLS - CLS */
#define MMU_TBU_ME6_SMMU_PMCG_PMDEVTYPE_CLS(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PMDEVTYPE_CLS_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PMDEVTYPE_CLS_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PMDEVTYPE_SUB_TYPE_MASK (0xF0U)
#define MMU_TBU_ME6_SMMU_PMCG_PMDEVTYPE_SUB_TYPE_SHIFT (4U)
/*! SUB_TYPE - SUB_TYPE */
#define MMU_TBU_ME6_SMMU_PMCG_PMDEVTYPE_SUB_TYPE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PMDEVTYPE_SUB_TYPE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PMDEVTYPE_SUB_TYPE_MASK)
/*! @} */

/*! @name SMMU_PMCG_PIDR4 - PMU Peripheral ID4 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_PIDR4_DES_2_MASK   (0xFU)
#define MMU_TBU_ME6_SMMU_PMCG_PIDR4_DES_2_SHIFT  (0U)
/*! DES_2 - DES_2 */
#define MMU_TBU_ME6_SMMU_PMCG_PIDR4_DES_2(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PIDR4_DES_2_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PIDR4_DES_2_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PIDR4_SIZE_MASK    (0xF0U)
#define MMU_TBU_ME6_SMMU_PMCG_PIDR4_SIZE_SHIFT   (4U)
/*! SIZE - SIZE */
#define MMU_TBU_ME6_SMMU_PMCG_PIDR4_SIZE(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PIDR4_SIZE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PIDR4_SIZE_MASK)
/*! @} */

/*! @name SMMU_PMCG_PIDR0 - PMU Peripheral ID0 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_PIDR0_PART_0_MASK  (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_PIDR0_PART_0_SHIFT (0U)
/*! PART_0 - PART_0 */
#define MMU_TBU_ME6_SMMU_PMCG_PIDR0_PART_0(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PIDR0_PART_0_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PIDR0_PART_0_MASK)
/*! @} */

/*! @name SMMU_PMCG_PIDR1 - PMU Peripheral ID1 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_PIDR1_PART_1_MASK  (0xFU)
#define MMU_TBU_ME6_SMMU_PMCG_PIDR1_PART_1_SHIFT (0U)
/*! PART_1 - PART_1 */
#define MMU_TBU_ME6_SMMU_PMCG_PIDR1_PART_1(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PIDR1_PART_1_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PIDR1_PART_1_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PIDR1_DES_0_MASK   (0xF0U)
#define MMU_TBU_ME6_SMMU_PMCG_PIDR1_DES_0_SHIFT  (4U)
/*! DES_0 - DES_0 */
#define MMU_TBU_ME6_SMMU_PMCG_PIDR1_DES_0(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PIDR1_DES_0_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PIDR1_DES_0_MASK)
/*! @} */

/*! @name SMMU_PMCG_PIDR2 - PMU Peripheral ID2 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_PIDR2_DES_1_MASK   (0x7U)
#define MMU_TBU_ME6_SMMU_PMCG_PIDR2_DES_1_SHIFT  (0U)
/*! DES_1 - DES_1 */
#define MMU_TBU_ME6_SMMU_PMCG_PIDR2_DES_1(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PIDR2_DES_1_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PIDR2_DES_1_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PIDR2_JEDEC_MASK   (0x8U)
#define MMU_TBU_ME6_SMMU_PMCG_PIDR2_JEDEC_SHIFT  (3U)
/*! JEDEC - JEDEC */
#define MMU_TBU_ME6_SMMU_PMCG_PIDR2_JEDEC(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PIDR2_JEDEC_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PIDR2_JEDEC_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PIDR2_REVISION_MASK (0xF0U)
#define MMU_TBU_ME6_SMMU_PMCG_PIDR2_REVISION_SHIFT (4U)
/*! REVISION - REVISION */
#define MMU_TBU_ME6_SMMU_PMCG_PIDR2_REVISION(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PIDR2_REVISION_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PIDR2_REVISION_MASK)
/*! @} */

/*! @name SMMU_PMCG_PIDR3 - PMU Peripheral ID3 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_PIDR3_CMOD_MASK    (0xFU)
#define MMU_TBU_ME6_SMMU_PMCG_PIDR3_CMOD_SHIFT   (0U)
/*! CMOD - CMOD */
#define MMU_TBU_ME6_SMMU_PMCG_PIDR3_CMOD(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PIDR3_CMOD_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PIDR3_CMOD_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_PIDR3_REVAND_MASK  (0xF0U)
#define MMU_TBU_ME6_SMMU_PMCG_PIDR3_REVAND_SHIFT (4U)
/*! REVAND - REVAND */
#define MMU_TBU_ME6_SMMU_PMCG_PIDR3_REVAND(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_PIDR3_REVAND_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_PIDR3_REVAND_MASK)
/*! @} */

/*! @name SMMU_PMCG_CIDR0 - PMU Component ID0 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_CIDR0_PREAMBLE_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_CIDR0_PREAMBLE_SHIFT (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TBU_ME6_SMMU_PMCG_CIDR0_PREAMBLE(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CIDR0_PREAMBLE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CIDR0_PREAMBLE_MASK)
/*! @} */

/*! @name SMMU_PMCG_CIDR1 - PMU Component ID1 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_CIDR1_PREAMBLE_MASK (0xFU)
#define MMU_TBU_ME6_SMMU_PMCG_CIDR1_PREAMBLE_SHIFT (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TBU_ME6_SMMU_PMCG_CIDR1_PREAMBLE(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CIDR1_PREAMBLE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CIDR1_PREAMBLE_MASK)

#define MMU_TBU_ME6_SMMU_PMCG_CIDR1_CLASS_MASK   (0xF0U)
#define MMU_TBU_ME6_SMMU_PMCG_CIDR1_CLASS_SHIFT  (4U)
/*! CLASS - CLASS */
#define MMU_TBU_ME6_SMMU_PMCG_CIDR1_CLASS(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CIDR1_CLASS_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CIDR1_CLASS_MASK)
/*! @} */

/*! @name SMMU_PMCG_CIDR2 - PMU Component ID2 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_CIDR2_PREAMBLE_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_CIDR2_PREAMBLE_SHIFT (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TBU_ME6_SMMU_PMCG_CIDR2_PREAMBLE(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CIDR2_PREAMBLE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CIDR2_PREAMBLE_MASK)
/*! @} */

/*! @name SMMU_PMCG_CIDR3 - PMU Component ID3 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_CIDR3_PREAMBLE_MASK (0xFFU)
#define MMU_TBU_ME6_SMMU_PMCG_CIDR3_PREAMBLE_SHIFT (0U)
/*! PREAMBLE - PREAMBLE */
#define MMU_TBU_ME6_SMMU_PMCG_CIDR3_PREAMBLE(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CIDR3_PREAMBLE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CIDR3_PREAMBLE_MASK)
/*! @} */

/*! @name MPAMF_IDR_LO_NS - MPAMF_IDR_ns (Least Significant 32-bits) */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_PARTID_MAX_MASK (0xFFFFU)
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_PARTID_MAX_SHIFT (0U)
/*! PARTID_MAX - PARTID_MAX */
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_PARTID_MAX(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_NS_PARTID_MAX_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_NS_PARTID_MAX_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_PMG_MAX_MASK (0xFF0000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_PMG_MAX_SHIFT (16U)
/*! PMG_MAX - PMG_MAX */
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_PMG_MAX(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_NS_PMG_MAX_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_NS_PMG_MAX_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_CCAP_PART_MASK (0x1000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_CCAP_PART_SHIFT (24U)
/*! HAS_CCAP_PART - HAS_CCAP_PART */
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_CCAP_PART(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_CCAP_PART_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_CCAP_PART_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_CPOR_PART_MASK (0x2000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_CPOR_PART_SHIFT (25U)
/*! HAS_CPOR_PART - HAS_CPOR_PART */
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_CPOR_PART(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_CPOR_PART_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_CPOR_PART_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_MBW_PART_MASK (0x4000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_MBW_PART_SHIFT (26U)
/*! HAS_MBW_PART - HAS_MBW_PART */
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_MBW_PART(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_MBW_PART_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_MBW_PART_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_PRI_PART_MASK (0x8000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_PRI_PART_SHIFT (27U)
/*! HAS_PRI_PART - HAS_PRI_PART */
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_PRI_PART(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_PRI_PART_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_PRI_PART_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_EXT_MASK     (0x10000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_EXT_SHIFT    (28U)
/*! EXT - EXT */
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_EXT(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_NS_EXT_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_NS_EXT_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_IMPL_IDR_MASK (0x20000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_IMPL_IDR_SHIFT (29U)
/*! HAS_IMPL_IDR - HAS_IMPL_IDR */
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_IMPL_IDR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_IMPL_IDR_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_IMPL_IDR_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_MSMON_MASK (0x40000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_MSMON_SHIFT (30U)
/*! HAS_MSMON - HAS_MSMON */
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_MSMON(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_MSMON_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_MSMON_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_PARTID_NRW_MASK (0x80000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_PARTID_NRW_SHIFT (31U)
/*! HAS_PARTID_NRW - HAS_PARTID_NRW */
#define MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_PARTID_NRW(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_PARTID_NRW_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_NS_HAS_PARTID_NRW_MASK)
/*! @} */

/*! @name MPAMF_IDR_HI_NS - MPAMF_IDR_ns (Most Significant 32-bits) */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_RIS_MASK (0x1U)
#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_RIS_SHIFT (0U)
/*! HAS_RIS - HAS_RIS */
#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_RIS(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_RIS_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_RIS_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_NO_IMPL_PART_MASK (0x10U)
#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_NO_IMPL_PART_SHIFT (4U)
/*! NO_IMPL_PART - NO_IMPL_PART */
#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_NO_IMPL_PART(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_HI_NS_NO_IMPL_PART_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_HI_NS_NO_IMPL_PART_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_NO_IMPL_MSMON_MASK (0x20U)
#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_NO_IMPL_MSMON_SHIFT (5U)
/*! NO_IMPL_MSMON - NO_IMPL_MSMON */
#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_NO_IMPL_MSMON(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_HI_NS_NO_IMPL_MSMON_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_HI_NS_NO_IMPL_MSMON_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_EXTD_ESR_MASK (0x40U)
#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_EXTD_ESR_SHIFT (6U)
/*! HAS_EXTD_ESR - HAS_EXTD_ESR */
#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_EXTD_ESR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_EXTD_ESR_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_EXTD_ESR_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_ESR_MASK (0x80U)
#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_ESR_SHIFT (7U)
/*! HAS_ESR - HAS_ESR */
#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_ESR(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_ESR_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_HI_NS_HAS_ESR_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_RIS_MAX_MASK (0xF000000U)
#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_RIS_MAX_SHIFT (24U)
/*! RIS_MAX - RIS_MAX */
#define MMU_TBU_ME6_MPAMF_IDR_HI_NS_RIS_MAX(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_HI_NS_RIS_MAX_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_HI_NS_RIS_MAX_MASK)
/*! @} */

/*! @name MPAMF_IIDR_NS - MPAMF_IIDR_ns */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_IIDR_NS_Implementer_MASK (0xFFFU)
#define MMU_TBU_ME6_MPAMF_IIDR_NS_Implementer_SHIFT (0U)
/*! Implementer - Implementer */
#define MMU_TBU_ME6_MPAMF_IIDR_NS_Implementer(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IIDR_NS_Implementer_SHIFT)) & MMU_TBU_ME6_MPAMF_IIDR_NS_Implementer_MASK)

#define MMU_TBU_ME6_MPAMF_IIDR_NS_Revision_MASK  (0xF000U)
#define MMU_TBU_ME6_MPAMF_IIDR_NS_Revision_SHIFT (12U)
/*! Revision - Revision */
#define MMU_TBU_ME6_MPAMF_IIDR_NS_Revision(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IIDR_NS_Revision_SHIFT)) & MMU_TBU_ME6_MPAMF_IIDR_NS_Revision_MASK)

#define MMU_TBU_ME6_MPAMF_IIDR_NS_Variant_MASK   (0xF0000U)
#define MMU_TBU_ME6_MPAMF_IIDR_NS_Variant_SHIFT  (16U)
/*! Variant - Variant */
#define MMU_TBU_ME6_MPAMF_IIDR_NS_Variant(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IIDR_NS_Variant_SHIFT)) & MMU_TBU_ME6_MPAMF_IIDR_NS_Variant_MASK)

#define MMU_TBU_ME6_MPAMF_IIDR_NS_ProductID_MASK (0xFFF00000U)
#define MMU_TBU_ME6_MPAMF_IIDR_NS_ProductID_SHIFT (20U)
/*! ProductID - ProductID */
#define MMU_TBU_ME6_MPAMF_IIDR_NS_ProductID(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IIDR_NS_ProductID_SHIFT)) & MMU_TBU_ME6_MPAMF_IIDR_NS_ProductID_MASK)
/*! @} */

/*! @name MPAMF_AIDR_NS - MPAMF_AIDR_ns */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_AIDR_NS_ArchMinorRev_MASK (0xFU)
#define MMU_TBU_ME6_MPAMF_AIDR_NS_ArchMinorRev_SHIFT (0U)
/*! ArchMinorRev - ArchMinorRev */
#define MMU_TBU_ME6_MPAMF_AIDR_NS_ArchMinorRev(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_AIDR_NS_ArchMinorRev_SHIFT)) & MMU_TBU_ME6_MPAMF_AIDR_NS_ArchMinorRev_MASK)

#define MMU_TBU_ME6_MPAMF_AIDR_NS_ArchMajorRev_MASK (0xF0U)
#define MMU_TBU_ME6_MPAMF_AIDR_NS_ArchMajorRev_SHIFT (4U)
/*! ArchMajorRev - ArchMajorRev */
#define MMU_TBU_ME6_MPAMF_AIDR_NS_ArchMajorRev(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_AIDR_NS_ArchMajorRev_SHIFT)) & MMU_TBU_ME6_MPAMF_AIDR_NS_ArchMajorRev_MASK)
/*! @} */

/*! @name MPAMF_CCAP_IDR_NS - MPAMF_CCAP_IDR_ns */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_CCAP_IDR_NS_CMAX_WD_MASK (0x3FU)
#define MMU_TBU_ME6_MPAMF_CCAP_IDR_NS_CMAX_WD_SHIFT (0U)
/*! CMAX_WD - CMAX_WD */
#define MMU_TBU_ME6_MPAMF_CCAP_IDR_NS_CMAX_WD(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_CCAP_IDR_NS_CMAX_WD_SHIFT)) & MMU_TBU_ME6_MPAMF_CCAP_IDR_NS_CMAX_WD_MASK)
/*! @} */

/*! @name MPAMF_MSMON_IDR_NS - MPAMF_MSMON_IDR_ns */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_MSMON_CSU_MASK (0x10000U)
#define MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_MSMON_CSU_SHIFT (16U)
/*! MSMON_CSU - MSMON_CSU */
#define MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_MSMON_CSU(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_MSMON_CSU_SHIFT)) & MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_MSMON_CSU_MASK)

#define MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_MSMON_MBWU_MASK (0x20000U)
#define MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_MSMON_MBWU_SHIFT (17U)
/*! MSMON_MBWU - MSMON_MBWU */
#define MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_MSMON_MBWU(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_MSMON_MBWU_SHIFT)) & MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_MSMON_MBWU_MASK)

#define MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_HAS_LOCAL_CAPT_EVNT_MASK (0x80000000U)
#define MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_HAS_LOCAL_CAPT_EVNT_SHIFT (31U)
/*! HAS_LOCAL_CAPT_EVNT - HAS_LOCAL_CAPT_EVNT */
#define MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_HAS_LOCAL_CAPT_EVNT(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_HAS_LOCAL_CAPT_EVNT_SHIFT)) & MMU_TBU_ME6_MPAMF_MSMON_IDR_NS_HAS_LOCAL_CAPT_EVNT_MASK)
/*! @} */

/*! @name MPAMF_CSUMON_IDR_NS - MPAMF_CSUMON_IDR_ns */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_CSUMON_IDR_NS_NUM_MON_MASK (0xFFFFU)
#define MMU_TBU_ME6_MPAMF_CSUMON_IDR_NS_NUM_MON_SHIFT (0U)
/*! NUM_MON - NUM_MON */
#define MMU_TBU_ME6_MPAMF_CSUMON_IDR_NS_NUM_MON(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_CSUMON_IDR_NS_NUM_MON_SHIFT)) & MMU_TBU_ME6_MPAMF_CSUMON_IDR_NS_NUM_MON_MASK)

#define MMU_TBU_ME6_MPAMF_CSUMON_IDR_NS_HAS_CAPTURE_MASK (0x80000000U)
#define MMU_TBU_ME6_MPAMF_CSUMON_IDR_NS_HAS_CAPTURE_SHIFT (31U)
/*! HAS_CAPTURE - HAS_CAPTURE */
#define MMU_TBU_ME6_MPAMF_CSUMON_IDR_NS_HAS_CAPTURE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_CSUMON_IDR_NS_HAS_CAPTURE_SHIFT)) & MMU_TBU_ME6_MPAMF_CSUMON_IDR_NS_HAS_CAPTURE_MASK)
/*! @} */

/*! @name MPAMCFG_PART_SEL_NS - MPAMCFG_PART_SEL_ns */
/*! @{ */

#define MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_PARTID_SEL_MASK (0xFFFFU)
#define MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_PARTID_SEL_SHIFT (0U)
/*! PARTID_SEL - PARTID_SEL */
#define MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_PARTID_SEL(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_PARTID_SEL_SHIFT)) & MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_PARTID_SEL_MASK)

#define MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_INTERNAL_MASK (0x10000U)
#define MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_INTERNAL_SHIFT (16U)
/*! INTERNAL - INTERNAL */
#define MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_INTERNAL(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_INTERNAL_SHIFT)) & MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_INTERNAL_MASK)

#define MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_RIS_MASK (0xF000000U)
#define MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_RIS_SHIFT (24U)
/*! RIS - RIS */
#define MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_RIS(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_RIS_SHIFT)) & MMU_TBU_ME6_MPAMCFG_PART_SEL_NS_RIS_MASK)
/*! @} */

/*! @name MPAMCFG_CMAX_NS - MPAMCFG_CMAX_ns */
/*! @{ */

#define MMU_TBU_ME6_MPAMCFG_CMAX_NS_CMAX_MASK    (0xFFFFU)
#define MMU_TBU_ME6_MPAMCFG_CMAX_NS_CMAX_SHIFT   (0U)
/*! CMAX - CMAX */
#define MMU_TBU_ME6_MPAMCFG_CMAX_NS_CMAX(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMCFG_CMAX_NS_CMAX_SHIFT)) & MMU_TBU_ME6_MPAMCFG_CMAX_NS_CMAX_MASK)
/*! @} */

/*! @name MSMON_CFG_SEL_NS - MSMON_CFG_SEL_ns */
/*! @{ */

#define MMU_TBU_ME6_MSMON_CFG_SEL_NS_MON_SEL_MASK (0xFFFFU)
#define MMU_TBU_ME6_MSMON_CFG_SEL_NS_MON_SEL_SHIFT (0U)
/*! MON_SEL - MON_SEL */
#define MMU_TBU_ME6_MSMON_CFG_SEL_NS_MON_SEL(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_SEL_NS_MON_SEL_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_SEL_NS_MON_SEL_MASK)

#define MMU_TBU_ME6_MSMON_CFG_SEL_NS_RIS_MASK    (0xF000000U)
#define MMU_TBU_ME6_MSMON_CFG_SEL_NS_RIS_SHIFT   (24U)
/*! RIS - RIS */
#define MMU_TBU_ME6_MSMON_CFG_SEL_NS_RIS(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_SEL_NS_RIS_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_SEL_NS_RIS_MASK)
/*! @} */

/*! @name MSMON_CAPT_EVNT_NS - MSMON_CAPT_EVNT_ns */
/*! @{ */

#define MMU_TBU_ME6_MSMON_CAPT_EVNT_NS_NOW_MASK  (0x1U)
#define MMU_TBU_ME6_MSMON_CAPT_EVNT_NS_NOW_SHIFT (0U)
/*! NOW - NOW */
#define MMU_TBU_ME6_MSMON_CAPT_EVNT_NS_NOW(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CAPT_EVNT_NS_NOW_SHIFT)) & MMU_TBU_ME6_MSMON_CAPT_EVNT_NS_NOW_MASK)

#define MMU_TBU_ME6_MSMON_CAPT_EVNT_NS_ALL_MASK  (0x2U)
#define MMU_TBU_ME6_MSMON_CAPT_EVNT_NS_ALL_SHIFT (1U)
/*! ALL - ALL */
#define MMU_TBU_ME6_MSMON_CAPT_EVNT_NS_ALL(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CAPT_EVNT_NS_ALL_SHIFT)) & MMU_TBU_ME6_MSMON_CAPT_EVNT_NS_ALL_MASK)
/*! @} */

/*! @name MSMON_CFG_CSU_FLT_NS - MSMON_CFG_CSU_FLT_ns */
/*! @{ */

#define MMU_TBU_ME6_MSMON_CFG_CSU_FLT_NS_PARTID_MASK (0xFFFFU)
#define MMU_TBU_ME6_MSMON_CFG_CSU_FLT_NS_PARTID_SHIFT (0U)
/*! PARTID - PARTID */
#define MMU_TBU_ME6_MSMON_CFG_CSU_FLT_NS_PARTID(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_FLT_NS_PARTID_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_FLT_NS_PARTID_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_FLT_NS_PMG_MASK (0xFF0000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_FLT_NS_PMG_SHIFT (16U)
/*! PMG - PMG */
#define MMU_TBU_ME6_MSMON_CFG_CSU_FLT_NS_PMG(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_FLT_NS_PMG_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_FLT_NS_PMG_MASK)
/*! @} */

/*! @name MSMON_CFG_CSU_CTL_NS - MSMON_CFG_CSU_CTL_ns */
/*! @{ */

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_TYPE_MASK (0xFFU)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_TYPE_SHIFT (0U)
/*! TYPE - TYPE */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_TYPE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_TYPE_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_TYPE_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_MATCH_PARTID_MASK (0x10000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_MATCH_PARTID_SHIFT (16U)
/*! MATCH_PARTID - MATCH_PARTID */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_MATCH_PARTID(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_MATCH_PARTID_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_MATCH_PARTID_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_MATCH_PMG_MASK (0x20000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_MATCH_PMG_SHIFT (17U)
/*! MATCH_PMG - MATCH_PMG */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_MATCH_PMG(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_MATCH_PMG_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_MATCH_PMG_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_SUBTYPE_MASK (0xF00000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_SUBTYPE_SHIFT (20U)
/*! SUBTYPE - SUBTYPE */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_SUBTYPE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_SUBTYPE_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_SUBTYPE_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_FRZ_MASK (0x1000000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_FRZ_SHIFT (24U)
/*! OFLOW_FRZ - OFLOW_FRZ */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_FRZ(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_FRZ_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_FRZ_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_INTR_MASK (0x2000000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_INTR_SHIFT (25U)
/*! OFLOW_INTR - OFLOW_INTR */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_INTR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_INTR_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_INTR_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_STATUS_MASK (0x4000000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_STATUS_SHIFT (26U)
/*! OFLOW_STATUS - OFLOW_STATUS */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_STATUS(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_STATUS_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_OFLOW_STATUS_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_CAPT_RESET_MASK (0x8000000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_CAPT_RESET_SHIFT (27U)
/*! CAPT_RESET - CAPT_RESET */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_CAPT_RESET(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_CAPT_RESET_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_CAPT_RESET_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_CAPT_EVNT_MASK (0x70000000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_CAPT_EVNT_SHIFT (28U)
/*! CAPT_EVNT - CAPT_EVNT */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_CAPT_EVNT(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_CAPT_EVNT_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_CAPT_EVNT_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_EN_MASK (0x80000000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_EN_SHIFT (31U)
/*! EN - EN */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_EN(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_EN_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_NS_EN_MASK)
/*! @} */

/*! @name MSMON_CSU_NS - MSMON_CSU_ns */
/*! @{ */

#define MMU_TBU_ME6_MSMON_CSU_NS_VALUE_MASK      (0x7FFFFFFFU)
#define MMU_TBU_ME6_MSMON_CSU_NS_VALUE_SHIFT     (0U)
/*! VALUE - VALUE */
#define MMU_TBU_ME6_MSMON_CSU_NS_VALUE(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CSU_NS_VALUE_SHIFT)) & MMU_TBU_ME6_MSMON_CSU_NS_VALUE_MASK)

#define MMU_TBU_ME6_MSMON_CSU_NS_NRDY_MASK       (0x80000000U)
#define MMU_TBU_ME6_MSMON_CSU_NS_NRDY_SHIFT      (31U)
/*! NRDY - NRDY */
#define MMU_TBU_ME6_MSMON_CSU_NS_NRDY(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CSU_NS_NRDY_SHIFT)) & MMU_TBU_ME6_MSMON_CSU_NS_NRDY_MASK)
/*! @} */

/*! @name MSMON_CSU_CAPTURE_NS - MSMON_CSU_CAPTURE_ns */
/*! @{ */

#define MMU_TBU_ME6_MSMON_CSU_CAPTURE_NS_VALUE_MASK (0x7FFFFFFFU)
#define MMU_TBU_ME6_MSMON_CSU_CAPTURE_NS_VALUE_SHIFT (0U)
/*! VALUE - VALUE */
#define MMU_TBU_ME6_MSMON_CSU_CAPTURE_NS_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CSU_CAPTURE_NS_VALUE_SHIFT)) & MMU_TBU_ME6_MSMON_CSU_CAPTURE_NS_VALUE_MASK)

#define MMU_TBU_ME6_MSMON_CSU_CAPTURE_NS_NRDY_MASK (0x80000000U)
#define MMU_TBU_ME6_MSMON_CSU_CAPTURE_NS_NRDY_SHIFT (31U)
/*! NRDY - NRDY */
#define MMU_TBU_ME6_MSMON_CSU_CAPTURE_NS_NRDY(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CSU_CAPTURE_NS_NRDY_SHIFT)) & MMU_TBU_ME6_MSMON_CSU_CAPTURE_NS_NRDY_MASK)
/*! @} */

/*! @name TBU_CTRL - TBU Control Register */
/*! @{ */

#define MMU_TBU_ME6_TBU_CTRL_AUX0_MASK           (0x1U)
#define MMU_TBU_ME6_TBU_CTRL_AUX0_SHIFT          (0U)
/*! AUX0 - AUX0 */
#define MMU_TBU_ME6_TBU_CTRL_AUX0(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX0_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX0_MASK)

#define MMU_TBU_ME6_TBU_CTRL_AUX1_MASK           (0x2U)
#define MMU_TBU_ME6_TBU_CTRL_AUX1_SHIFT          (1U)
/*! AUX1 - AUX1 */
#define MMU_TBU_ME6_TBU_CTRL_AUX1(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX1_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX1_MASK)

#define MMU_TBU_ME6_TBU_CTRL_AUX2_MASK           (0x4U)
#define MMU_TBU_ME6_TBU_CTRL_AUX2_SHIFT          (2U)
/*! AUX2 - AUX2 */
#define MMU_TBU_ME6_TBU_CTRL_AUX2(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX2_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX2_MASK)

#define MMU_TBU_ME6_TBU_CTRL_AUX3_MASK           (0x8U)
#define MMU_TBU_ME6_TBU_CTRL_AUX3_SHIFT          (3U)
/*! AUX3 - AUX3 */
#define MMU_TBU_ME6_TBU_CTRL_AUX3(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX3_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX3_MASK)

#define MMU_TBU_ME6_TBU_CTRL_AUX4_MASK           (0x10U)
#define MMU_TBU_ME6_TBU_CTRL_AUX4_SHIFT          (4U)
/*! AUX4 - AUX4 */
#define MMU_TBU_ME6_TBU_CTRL_AUX4(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX4_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX4_MASK)

#define MMU_TBU_ME6_TBU_CTRL_AUX5_MASK           (0x20U)
#define MMU_TBU_ME6_TBU_CTRL_AUX5_SHIFT          (5U)
/*! AUX5 - AUX5 */
#define MMU_TBU_ME6_TBU_CTRL_AUX5(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX5_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX5_MASK)

#define MMU_TBU_ME6_TBU_CTRL_AUX6_MASK           (0x40U)
#define MMU_TBU_ME6_TBU_CTRL_AUX6_SHIFT          (6U)
/*! AUX6 - AUX6 */
#define MMU_TBU_ME6_TBU_CTRL_AUX6(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX6_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX6_MASK)

#define MMU_TBU_ME6_TBU_CTRL_AUX7_MASK           (0x80U)
#define MMU_TBU_ME6_TBU_CTRL_AUX7_SHIFT          (7U)
/*! AUX7 - AUX7 */
#define MMU_TBU_ME6_TBU_CTRL_AUX7(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX7_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX7_MASK)

#define MMU_TBU_ME6_TBU_CTRL_AUX8_MASK           (0x100U)
#define MMU_TBU_ME6_TBU_CTRL_AUX8_SHIFT          (8U)
/*! AUX8 - AUX8 */
#define MMU_TBU_ME6_TBU_CTRL_AUX8(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX8_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX8_MASK)

#define MMU_TBU_ME6_TBU_CTRL_AUX9_MASK           (0x200U)
#define MMU_TBU_ME6_TBU_CTRL_AUX9_SHIFT          (9U)
/*! AUX9 - AUX9 */
#define MMU_TBU_ME6_TBU_CTRL_AUX9(x)             (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX9_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX9_MASK)

#define MMU_TBU_ME6_TBU_CTRL_AUX10_MASK          (0x400U)
#define MMU_TBU_ME6_TBU_CTRL_AUX10_SHIFT         (10U)
/*! AUX10 - AUX10 */
#define MMU_TBU_ME6_TBU_CTRL_AUX10(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX10_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX10_MASK)

#define MMU_TBU_ME6_TBU_CTRL_AUX11_MASK          (0x800U)
#define MMU_TBU_ME6_TBU_CTRL_AUX11_SHIFT         (11U)
/*! AUX11 - AUX11 */
#define MMU_TBU_ME6_TBU_CTRL_AUX11(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX11_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX11_MASK)

#define MMU_TBU_ME6_TBU_CTRL_LTI_PORT_RESOURCE_LIMIT_DISABLE_MASK (0x1000U)
#define MMU_TBU_ME6_TBU_CTRL_LTI_PORT_RESOURCE_LIMIT_DISABLE_SHIFT (12U)
/*! LTI_PORT_RESOURCE_LIMIT_DISABLE - LTI_PORT_RESOURCE_LIMIT_DISABLE */
#define MMU_TBU_ME6_TBU_CTRL_LTI_PORT_RESOURCE_LIMIT_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_LTI_PORT_RESOURCE_LIMIT_DISABLE_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_LTI_PORT_RESOURCE_LIMIT_DISABLE_MASK)

#define MMU_TBU_ME6_TBU_CTRL_AUX13_MASK          (0x2000U)
#define MMU_TBU_ME6_TBU_CTRL_AUX13_SHIFT         (13U)
/*! AUX13 - AUX13 */
#define MMU_TBU_ME6_TBU_CTRL_AUX13(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX13_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX13_MASK)

#define MMU_TBU_ME6_TBU_CTRL_AUX14_MASK          (0x4000U)
#define MMU_TBU_ME6_TBU_CTRL_AUX14_SHIFT         (14U)
/*! AUX14 - AUX14 */
#define MMU_TBU_ME6_TBU_CTRL_AUX14(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX14_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX14_MASK)

#define MMU_TBU_ME6_TBU_CTRL_AUX15_MASK          (0x8000U)
#define MMU_TBU_ME6_TBU_CTRL_AUX15_SHIFT         (15U)
/*! AUX15 - AUX15 */
#define MMU_TBU_ME6_TBU_CTRL_AUX15(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_CTRL_AUX15_SHIFT)) & MMU_TBU_ME6_TBU_CTRL_AUX15_MASK)
/*! @} */

/*! @name TBU_LTI_PORT_RESOURCE_LIMIT - TBU LTI Resource Allocation Register */
/*! @{ */

#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT0_MASK (0xFU)
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT0_SHIFT (0U)
/*! LTI_PORT_RESOURCE_LIMIT0 - LTI_PORT_RESOURCE_LIMIT0 */
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT0(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT0_SHIFT)) & MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT0_MASK)

#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT1_MASK (0xF0U)
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT1_SHIFT (4U)
/*! LTI_PORT_RESOURCE_LIMIT1 - LTI_PORT_RESOURCE_LIMIT1 */
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT1(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT1_SHIFT)) & MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT1_MASK)

#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT2_MASK (0xF00U)
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT2_SHIFT (8U)
/*! LTI_PORT_RESOURCE_LIMIT2 - LTI_PORT_RESOURCE_LIMIT2 */
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT2(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT2_SHIFT)) & MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT2_MASK)

#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT3_MASK (0xF000U)
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT3_SHIFT (12U)
/*! LTI_PORT_RESOURCE_LIMIT3 - LTI_PORT_RESOURCE_LIMIT3 */
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT3(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT3_SHIFT)) & MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT3_MASK)

#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT4_MASK (0xF0000U)
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT4_SHIFT (16U)
/*! LTI_PORT_RESOURCE_LIMIT4 - LTI_PORT_RESOURCE_LIMIT4 */
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT4(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT4_SHIFT)) & MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT4_MASK)

#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT5_MASK (0xF00000U)
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT5_SHIFT (20U)
/*! LTI_PORT_RESOURCE_LIMIT5 - LTI_PORT_RESOURCE_LIMIT5 */
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT5(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT5_SHIFT)) & MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT5_MASK)

#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT6_MASK (0xF000000U)
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT6_SHIFT (24U)
/*! LTI_PORT_RESOURCE_LIMIT6 - LTI_PORT_RESOURCE_LIMIT6 */
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT6(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT6_SHIFT)) & MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT6_MASK)

#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT7_MASK (0xF0000000U)
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT7_SHIFT (28U)
/*! LTI_PORT_RESOURCE_LIMIT7 - LTI_PORT_RESOURCE_LIMIT7 */
#define MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT7(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT7_SHIFT)) & MMU_TBU_ME6_TBU_LTI_PORT_RESOURCE_LIMIT_LTI_PORT_RESOURCE_LIMIT7_MASK)
/*! @} */

/*! @name TBU_SCR - TBU Secure Control Register */
/*! @{ */

#define MMU_TBU_ME6_TBU_SCR_NS_UARCH_MASK        (0x1U)
#define MMU_TBU_ME6_TBU_SCR_NS_UARCH_SHIFT       (0U)
/*! NS_UARCH - NS_UARCH */
#define MMU_TBU_ME6_TBU_SCR_NS_UARCH(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SCR_NS_UARCH_SHIFT)) & MMU_TBU_ME6_TBU_SCR_NS_UARCH_MASK)

#define MMU_TBU_ME6_TBU_SCR_NS_RAS_MASK          (0x2U)
#define MMU_TBU_ME6_TBU_SCR_NS_RAS_SHIFT         (1U)
/*! NS_RAS - NS_RAS */
#define MMU_TBU_ME6_TBU_SCR_NS_RAS(x)            (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SCR_NS_RAS_SHIFT)) & MMU_TBU_ME6_TBU_SCR_NS_RAS_MASK)
/*! @} */

/*! @name ITEN - ITEN */
/*! @{ */

#define MMU_TBU_ME6_ITEN_ITEN_MASK               (0x1U)
#define MMU_TBU_ME6_ITEN_ITEN_SHIFT              (0U)
/*! ITEN - ITEN */
#define MMU_TBU_ME6_ITEN_ITEN(x)                 (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_ITEN_ITEN_SHIFT)) & MMU_TBU_ME6_ITEN_ITEN_MASK)
/*! @} */

/*! @name ITOP_TBU - ITOP_TBU */
/*! @{ */

#define MMU_TBU_ME6_ITOP_TBU_ras_cri_MASK        (0x1U)
#define MMU_TBU_ME6_ITOP_TBU_ras_cri_SHIFT       (0U)
/*! ras_cri - ras_cri */
#define MMU_TBU_ME6_ITOP_TBU_ras_cri(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_ITOP_TBU_ras_cri_SHIFT)) & MMU_TBU_ME6_ITOP_TBU_ras_cri_MASK)

#define MMU_TBU_ME6_ITOP_TBU_ras_eri_MASK        (0x2U)
#define MMU_TBU_ME6_ITOP_TBU_ras_eri_SHIFT       (1U)
/*! ras_eri - ras_eri */
#define MMU_TBU_ME6_ITOP_TBU_ras_eri(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_ITOP_TBU_ras_eri_SHIFT)) & MMU_TBU_ME6_ITOP_TBU_ras_eri_MASK)

#define MMU_TBU_ME6_ITOP_TBU_ras_fhi_MASK        (0x4U)
#define MMU_TBU_ME6_ITOP_TBU_ras_fhi_SHIFT       (2U)
/*! ras_fhi - ras_fhi */
#define MMU_TBU_ME6_ITOP_TBU_ras_fhi(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_ITOP_TBU_ras_fhi_SHIFT)) & MMU_TBU_ME6_ITOP_TBU_ras_fhi_MASK)

#define MMU_TBU_ME6_ITOP_TBU_pmu_snapshot_ack_MASK (0x8U)
#define MMU_TBU_ME6_ITOP_TBU_pmu_snapshot_ack_SHIFT (3U)
/*! pmu_snapshot_ack - pmu_snapshot_ack */
#define MMU_TBU_ME6_ITOP_TBU_pmu_snapshot_ack(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_ITOP_TBU_pmu_snapshot_ack_SHIFT)) & MMU_TBU_ME6_ITOP_TBU_pmu_snapshot_ack_MASK)

#define MMU_TBU_ME6_ITOP_TBU_pmu_irpt_MASK       (0x10U)
#define MMU_TBU_ME6_ITOP_TBU_pmu_irpt_SHIFT      (4U)
/*! pmu_irpt - pmu_irpt */
#define MMU_TBU_ME6_ITOP_TBU_pmu_irpt(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_ITOP_TBU_pmu_irpt_SHIFT)) & MMU_TBU_ME6_ITOP_TBU_pmu_irpt_MASK)
/*! @} */

/*! @name ITIN_TBU - ITIN_TBU */
/*! @{ */

#define MMU_TBU_ME6_ITIN_TBU_pmu_snapshot_req_MASK (0x1U)
#define MMU_TBU_ME6_ITIN_TBU_pmu_snapshot_req_SHIFT (0U)
/*! pmu_snapshot_req - pmu_snapshot_req */
#define MMU_TBU_ME6_ITIN_TBU_pmu_snapshot_req(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_ITIN_TBU_pmu_snapshot_req_SHIFT)) & MMU_TBU_ME6_ITIN_TBU_pmu_snapshot_req_MASK)
/*! @} */

/*! @name TBU_SYSDISC0 - TBU_SYSDISC0 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC0_TBUCFG_MTLB_DEPTH_MASK (0x1FFFFU)
#define MMU_TBU_ME6_TBU_SYSDISC0_TBUCFG_MTLB_DEPTH_SHIFT (0U)
/*! TBUCFG_MTLB_DEPTH - TBUCFG_MTLB_DEPTH */
#define MMU_TBU_ME6_TBU_SYSDISC0_TBUCFG_MTLB_DEPTH(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC0_TBUCFG_MTLB_DEPTH_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC0_TBUCFG_MTLB_DEPTH_MASK)
/*! @} */

/*! @name TBU_SYSDISC1 - TBU_SYSDISC1 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC1_TBUCFG_UTLB_DEPTH_MASK (0x7FU)
#define MMU_TBU_ME6_TBU_SYSDISC1_TBUCFG_UTLB_DEPTH_SHIFT (0U)
/*! TBUCFG_UTLB_DEPTH - TBUCFG_UTLB_DEPTH */
#define MMU_TBU_ME6_TBU_SYSDISC1_TBUCFG_UTLB_DEPTH(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC1_TBUCFG_UTLB_DEPTH_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC1_TBUCFG_UTLB_DEPTH_MASK)
/*! @} */

/*! @name TBU_SYSDISC2 - TBU_SYSDISC2 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC2_TBUCFG_MTLB_WAYS_MASK (0x1FU)
#define MMU_TBU_ME6_TBU_SYSDISC2_TBUCFG_MTLB_WAYS_SHIFT (0U)
/*! TBUCFG_MTLB_WAYS - TBUCFG_MTLB_WAYS */
#define MMU_TBU_ME6_TBU_SYSDISC2_TBUCFG_MTLB_WAYS(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC2_TBUCFG_MTLB_WAYS_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC2_TBUCFG_MTLB_WAYS_MASK)
/*! @} */

/*! @name TBU_SYSDISC3 - TBU_SYSDISC3 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC3_TBUCFG_MTLB_BANKS_MASK (0x7U)
#define MMU_TBU_ME6_TBU_SYSDISC3_TBUCFG_MTLB_BANKS_SHIFT (0U)
/*! TBUCFG_MTLB_BANKS - TBUCFG_MTLB_BANKS */
#define MMU_TBU_ME6_TBU_SYSDISC3_TBUCFG_MTLB_BANKS(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC3_TBUCFG_MTLB_BANKS_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC3_TBUCFG_MTLB_BANKS_MASK)
/*! @} */

/*! @name TBU_SYSDISC4 - TBU_SYSDISC4 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC4_TBUCFG_XLATE_SLOTS_MASK (0x1FFFU)
#define MMU_TBU_ME6_TBU_SYSDISC4_TBUCFG_XLATE_SLOTS_SHIFT (0U)
/*! TBUCFG_XLATE_SLOTS - TBUCFG_XLATE_SLOTS */
#define MMU_TBU_ME6_TBU_SYSDISC4_TBUCFG_XLATE_SLOTS(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC4_TBUCFG_XLATE_SLOTS_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC4_TBUCFG_XLATE_SLOTS_MASK)
/*! @} */

/*! @name TBU_SYSDISC5 - TBU_SYSDISC5 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC5_TBUCFG_PMU_COUNTERS_MASK (0x3FU)
#define MMU_TBU_ME6_TBU_SYSDISC5_TBUCFG_PMU_COUNTERS_SHIFT (0U)
/*! TBUCFG_PMU_COUNTERS - TBUCFG_PMU_COUNTERS */
#define MMU_TBU_ME6_TBU_SYSDISC5_TBUCFG_PMU_COUNTERS(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC5_TBUCFG_PMU_COUNTERS_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC5_TBUCFG_PMU_COUNTERS_MASK)
/*! @} */

/*! @name TBU_SYSDISC6 - TBU_SYSDISC6 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC6_TBUCFG_SID_WIDTH_MASK (0x1FU)
#define MMU_TBU_ME6_TBU_SYSDISC6_TBUCFG_SID_WIDTH_SHIFT (0U)
/*! TBUCFG_SID_WIDTH - TBUCFG_SID_WIDTH */
#define MMU_TBU_ME6_TBU_SYSDISC6_TBUCFG_SID_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC6_TBUCFG_SID_WIDTH_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC6_TBUCFG_SID_WIDTH_MASK)
/*! @} */

/*! @name TBU_SYSDISC7 - TBU_SYSDISC7 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC7_TBUCFG_SSID_WIDTH_MASK (0x1FU)
#define MMU_TBU_ME6_TBU_SYSDISC7_TBUCFG_SSID_WIDTH_SHIFT (0U)
/*! TBUCFG_SSID_WIDTH - TBUCFG_SSID_WIDTH */
#define MMU_TBU_ME6_TBU_SYSDISC7_TBUCFG_SSID_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC7_TBUCFG_SSID_WIDTH_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC7_TBUCFG_SSID_WIDTH_MASK)
/*! @} */

/*! @name TBU_SYSDISC8 - TBU_SYSDISC8 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC8_TBUCFG_DIRECT_IDX_MASK (0x1U)
#define MMU_TBU_ME6_TBU_SYSDISC8_TBUCFG_DIRECT_IDX_SHIFT (0U)
/*! TBUCFG_DIRECT_IDX - TBUCFG_DIRECT_IDX */
#define MMU_TBU_ME6_TBU_SYSDISC8_TBUCFG_DIRECT_IDX(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC8_TBUCFG_DIRECT_IDX_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC8_TBUCFG_DIRECT_IDX_MASK)
/*! @} */

/*! @name TBU_SYSDISC9 - TBU_SYSDISC9 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC9_TBUCFG_MTLB_PARTS_MASK (0x1FU)
#define MMU_TBU_ME6_TBU_SYSDISC9_TBUCFG_MTLB_PARTS_SHIFT (0U)
/*! TBUCFG_MTLB_PARTS - TBUCFG_MTLB_PARTS */
#define MMU_TBU_ME6_TBU_SYSDISC9_TBUCFG_MTLB_PARTS(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC9_TBUCFG_MTLB_PARTS_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC9_TBUCFG_MTLB_PARTS_MASK)
/*! @} */

/*! @name TBU_SYSDISC10 - TBU_SYSDISC10 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC10_TBUCFG_LTI_OG_WIDTH_MASK (0x3FU)
#define MMU_TBU_ME6_TBU_SYSDISC10_TBUCFG_LTI_OG_WIDTH_SHIFT (0U)
/*! TBUCFG_LTI_OG_WIDTH - TBUCFG_LTI_OG_WIDTH */
#define MMU_TBU_ME6_TBU_SYSDISC10_TBUCFG_LTI_OG_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC10_TBUCFG_LTI_OG_WIDTH_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC10_TBUCFG_LTI_OG_WIDTH_MASK)
/*! @} */

/*! @name TBU_SYSDISC11 - TBU_SYSDISC11 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC11_TBUCFG_PARTID_WIDTH_MASK (0xFU)
#define MMU_TBU_ME6_TBU_SYSDISC11_TBUCFG_PARTID_WIDTH_SHIFT (0U)
/*! TBUCFG_PARTID_WIDTH - TBUCFG_PARTID_WIDTH */
#define MMU_TBU_ME6_TBU_SYSDISC11_TBUCFG_PARTID_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC11_TBUCFG_PARTID_WIDTH_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC11_TBUCFG_PARTID_WIDTH_MASK)
/*! @} */

/*! @name TBU_SYSDISC12 - TBU_SYSDISC12 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC12_TBUCFG_HZRD_ENTRIES_MASK (0x7FU)
#define MMU_TBU_ME6_TBU_SYSDISC12_TBUCFG_HZRD_ENTRIES_SHIFT (0U)
/*! TBUCFG_HZRD_ENTRIES - TBUCFG_HZRD_ENTRIES */
#define MMU_TBU_ME6_TBU_SYSDISC12_TBUCFG_HZRD_ENTRIES(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC12_TBUCFG_HZRD_ENTRIES_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC12_TBUCFG_HZRD_ENTRIES_MASK)
/*! @} */

/*! @name TBU_SYSDISC13 - TBU_SYSDISC13 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC13_TBUCFG_SLOTRAM_TYPE_MASK (0x3U)
#define MMU_TBU_ME6_TBU_SYSDISC13_TBUCFG_SLOTRAM_TYPE_SHIFT (0U)
/*! TBUCFG_SLOTRAM_TYPE - TBUCFG_SLOTRAM_TYPE */
#define MMU_TBU_ME6_TBU_SYSDISC13_TBUCFG_SLOTRAM_TYPE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC13_TBUCFG_SLOTRAM_TYPE_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC13_TBUCFG_SLOTRAM_TYPE_MASK)
/*! @} */

/*! @name TBU_SYSDISC14 - TBU_SYSDISC14 */
/*! @{ */

#define MMU_TBU_ME6_TBU_SYSDISC14_TBUCFG_CACHERAM_TYPE_MASK (0x3U)
#define MMU_TBU_ME6_TBU_SYSDISC14_TBUCFG_CACHERAM_TYPE_SHIFT (0U)
/*! TBUCFG_CACHERAM_TYPE - TBUCFG_CACHERAM_TYPE */
#define MMU_TBU_ME6_TBU_SYSDISC14_TBUCFG_CACHERAM_TYPE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_SYSDISC14_TBUCFG_CACHERAM_TYPE_SHIFT)) & MMU_TBU_ME6_TBU_SYSDISC14_TBUCFG_CACHERAM_TYPE_MASK)
/*! @} */

/*! @name TBU_ERRFR_LO - TBU Error Feature Register (Least Significant 32-bits) */
/*! @{ */

#define MMU_TBU_ME6_TBU_ERRFR_LO_ED_MASK         (0x3U)
#define MMU_TBU_ME6_TBU_ERRFR_LO_ED_SHIFT        (0U)
/*! ED - ED */
#define MMU_TBU_ME6_TBU_ERRFR_LO_ED(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRFR_LO_ED_SHIFT)) & MMU_TBU_ME6_TBU_ERRFR_LO_ED_MASK)

#define MMU_TBU_ME6_TBU_ERRFR_LO_UI_MASK         (0x30U)
#define MMU_TBU_ME6_TBU_ERRFR_LO_UI_SHIFT        (4U)
/*! UI - UI */
#define MMU_TBU_ME6_TBU_ERRFR_LO_UI(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRFR_LO_UI_SHIFT)) & MMU_TBU_ME6_TBU_ERRFR_LO_UI_MASK)

#define MMU_TBU_ME6_TBU_ERRFR_LO_FI_MASK         (0xC0U)
#define MMU_TBU_ME6_TBU_ERRFR_LO_FI_SHIFT        (6U)
/*! FI - FI */
#define MMU_TBU_ME6_TBU_ERRFR_LO_FI(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRFR_LO_FI_SHIFT)) & MMU_TBU_ME6_TBU_ERRFR_LO_FI_MASK)

#define MMU_TBU_ME6_TBU_ERRFR_LO_UE_MASK         (0x300U)
#define MMU_TBU_ME6_TBU_ERRFR_LO_UE_SHIFT        (8U)
/*! UE - UE */
#define MMU_TBU_ME6_TBU_ERRFR_LO_UE(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRFR_LO_UE_SHIFT)) & MMU_TBU_ME6_TBU_ERRFR_LO_UE_MASK)

#define MMU_TBU_ME6_TBU_ERRFR_LO_CFI_MASK        (0xC00U)
#define MMU_TBU_ME6_TBU_ERRFR_LO_CFI_SHIFT       (10U)
/*! CFI - CFI */
#define MMU_TBU_ME6_TBU_ERRFR_LO_CFI(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRFR_LO_CFI_SHIFT)) & MMU_TBU_ME6_TBU_ERRFR_LO_CFI_MASK)

#define MMU_TBU_ME6_TBU_ERRFR_LO_CEC_MASK        (0x7000U)
#define MMU_TBU_ME6_TBU_ERRFR_LO_CEC_SHIFT       (12U)
/*! CEC - CEC */
#define MMU_TBU_ME6_TBU_ERRFR_LO_CEC(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRFR_LO_CEC_SHIFT)) & MMU_TBU_ME6_TBU_ERRFR_LO_CEC_MASK)

#define MMU_TBU_ME6_TBU_ERRFR_LO_RP_MASK         (0x8000U)
#define MMU_TBU_ME6_TBU_ERRFR_LO_RP_SHIFT        (15U)
/*! RP - RP */
#define MMU_TBU_ME6_TBU_ERRFR_LO_RP(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRFR_LO_RP_SHIFT)) & MMU_TBU_ME6_TBU_ERRFR_LO_RP_MASK)

#define MMU_TBU_ME6_TBU_ERRFR_LO_DUI_MASK        (0x30000U)
#define MMU_TBU_ME6_TBU_ERRFR_LO_DUI_SHIFT       (16U)
/*! DUI - DUI */
#define MMU_TBU_ME6_TBU_ERRFR_LO_DUI(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRFR_LO_DUI_SHIFT)) & MMU_TBU_ME6_TBU_ERRFR_LO_DUI_MASK)

#define MMU_TBU_ME6_TBU_ERRFR_LO_CEO_MASK        (0xC0000U)
#define MMU_TBU_ME6_TBU_ERRFR_LO_CEO_SHIFT       (18U)
/*! CEO - CEO */
#define MMU_TBU_ME6_TBU_ERRFR_LO_CEO(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRFR_LO_CEO_SHIFT)) & MMU_TBU_ME6_TBU_ERRFR_LO_CEO_MASK)

#define MMU_TBU_ME6_TBU_ERRFR_LO_INJ_MASK        (0x300000U)
#define MMU_TBU_ME6_TBU_ERRFR_LO_INJ_SHIFT       (20U)
/*! INJ - INJ */
#define MMU_TBU_ME6_TBU_ERRFR_LO_INJ(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRFR_LO_INJ_SHIFT)) & MMU_TBU_ME6_TBU_ERRFR_LO_INJ_MASK)

#define MMU_TBU_ME6_TBU_ERRFR_LO_CI_MASK         (0xC00000U)
#define MMU_TBU_ME6_TBU_ERRFR_LO_CI_SHIFT        (22U)
/*! CI - CI */
#define MMU_TBU_ME6_TBU_ERRFR_LO_CI(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRFR_LO_CI_SHIFT)) & MMU_TBU_ME6_TBU_ERRFR_LO_CI_MASK)

#define MMU_TBU_ME6_TBU_ERRFR_LO_TS_MASK         (0x3000000U)
#define MMU_TBU_ME6_TBU_ERRFR_LO_TS_SHIFT        (24U)
/*! TS - TS */
#define MMU_TBU_ME6_TBU_ERRFR_LO_TS(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRFR_LO_TS_SHIFT)) & MMU_TBU_ME6_TBU_ERRFR_LO_TS_MASK)
/*! @} */

/*! @name TBU_ERRCTLR_LO - TBU Error Control Register (Least Significant 32-bits) */
/*! @{ */

#define MMU_TBU_ME6_TBU_ERRCTLR_LO_FI_MASK       (0x8U)
#define MMU_TBU_ME6_TBU_ERRCTLR_LO_FI_SHIFT      (3U)
/*! FI - FI */
#define MMU_TBU_ME6_TBU_ERRCTLR_LO_FI(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRCTLR_LO_FI_SHIFT)) & MMU_TBU_ME6_TBU_ERRCTLR_LO_FI_MASK)
/*! @} */

/*! @name TBU_ERRSTATUS_LO - TBU Error Record Primary Syndrome Register (Least Significant 32-bits) */
/*! @{ */

#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_SERR_MASK   (0xFFU)
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_SERR_SHIFT  (0U)
/*! SERR - SERR */
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_SERR(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRSTATUS_LO_SERR_SHIFT)) & MMU_TBU_ME6_TBU_ERRSTATUS_LO_SERR_MASK)

#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_IERR_MASK   (0xFF00U)
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_IERR_SHIFT  (8U)
/*! IERR - IERR
 *  0b00000000..
 *  0b00000001..
 *  0b00000010..
 *  0b00000011..
 *  0b00000100..
 *  0b00000101..
 *  0b00001000..
 *  0b00001001..
 *  0b00001010..
 *  0b00001011..
 *  0b00001100..
 *  0b00001101..
 *  0b00001110..
 *  0b00001111..
 *  0b00010000..
 *  0b00010011..
 *  0b00010100..
 *  0b00010101..
 */
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_IERR(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRSTATUS_LO_IERR_SHIFT)) & MMU_TBU_ME6_TBU_ERRSTATUS_LO_IERR_MASK)

#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_CI_MASK     (0x80000U)
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_CI_SHIFT    (19U)
/*! CI - CI */
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_CI(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRSTATUS_LO_CI_SHIFT)) & MMU_TBU_ME6_TBU_ERRSTATUS_LO_CI_MASK)

#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_UET_MASK    (0x300000U)
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_UET_SHIFT   (20U)
/*! UET - UET
 *  0b00..2'b00
 *  0b11..2'b11
 */
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_UET(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRSTATUS_LO_UET_SHIFT)) & MMU_TBU_ME6_TBU_ERRSTATUS_LO_UET_MASK)

#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_PN_MASK     (0x400000U)
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_PN_SHIFT    (22U)
/*! PN - PN */
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_PN(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRSTATUS_LO_PN_SHIFT)) & MMU_TBU_ME6_TBU_ERRSTATUS_LO_PN_MASK)

#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_DE_MASK     (0x800000U)
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_DE_SHIFT    (23U)
/*! DE - DE */
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_DE(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRSTATUS_LO_DE_SHIFT)) & MMU_TBU_ME6_TBU_ERRSTATUS_LO_DE_MASK)

#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_CE_MASK     (0x3000000U)
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_CE_SHIFT    (24U)
/*! CE - CE
 *  0b00..2'b00
 *  0b11..2'b11
 */
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_CE(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRSTATUS_LO_CE_SHIFT)) & MMU_TBU_ME6_TBU_ERRSTATUS_LO_CE_MASK)

#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_MV_MASK     (0x4000000U)
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_MV_SHIFT    (26U)
/*! MV - MV */
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_MV(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRSTATUS_LO_MV_SHIFT)) & MMU_TBU_ME6_TBU_ERRSTATUS_LO_MV_MASK)

#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_OF_MASK     (0x8000000U)
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_OF_SHIFT    (27U)
/*! OF - OF */
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_OF(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRSTATUS_LO_OF_SHIFT)) & MMU_TBU_ME6_TBU_ERRSTATUS_LO_OF_MASK)

#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_ER_MASK     (0x10000000U)
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_ER_SHIFT    (28U)
/*! ER - ER */
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_ER(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRSTATUS_LO_ER_SHIFT)) & MMU_TBU_ME6_TBU_ERRSTATUS_LO_ER_MASK)

#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_UE_MASK     (0x20000000U)
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_UE_SHIFT    (29U)
/*! UE - UE */
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_UE(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRSTATUS_LO_UE_SHIFT)) & MMU_TBU_ME6_TBU_ERRSTATUS_LO_UE_MASK)

#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_V_MASK      (0x40000000U)
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_V_SHIFT     (30U)
/*! V - V */
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_V(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRSTATUS_LO_V_SHIFT)) & MMU_TBU_ME6_TBU_ERRSTATUS_LO_V_MASK)

#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_AV_MASK     (0x80000000U)
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_AV_SHIFT    (31U)
/*! AV - AV */
#define MMU_TBU_ME6_TBU_ERRSTATUS_LO_AV(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRSTATUS_LO_AV_SHIFT)) & MMU_TBU_ME6_TBU_ERRSTATUS_LO_AV_MASK)
/*! @} */

/*! @name TBU_ERRGEN_LO - TBU Error Generation Register (Least Significant 32-bits) */
/*! @{ */

#define MMU_TBU_ME6_TBU_ERRGEN_LO_SERR_MASK      (0xFFU)
#define MMU_TBU_ME6_TBU_ERRGEN_LO_SERR_SHIFT     (0U)
/*! SERR - SERR */
#define MMU_TBU_ME6_TBU_ERRGEN_LO_SERR(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRGEN_LO_SERR_SHIFT)) & MMU_TBU_ME6_TBU_ERRGEN_LO_SERR_MASK)

#define MMU_TBU_ME6_TBU_ERRGEN_LO_IERR_MASK      (0xFF00U)
#define MMU_TBU_ME6_TBU_ERRGEN_LO_IERR_SHIFT     (8U)
/*! IERR - IERR */
#define MMU_TBU_ME6_TBU_ERRGEN_LO_IERR(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRGEN_LO_IERR_SHIFT)) & MMU_TBU_ME6_TBU_ERRGEN_LO_IERR_MASK)

#define MMU_TBU_ME6_TBU_ERRGEN_LO_CI_MASK        (0x80000U)
#define MMU_TBU_ME6_TBU_ERRGEN_LO_CI_SHIFT       (19U)
/*! CI - CI */
#define MMU_TBU_ME6_TBU_ERRGEN_LO_CI(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRGEN_LO_CI_SHIFT)) & MMU_TBU_ME6_TBU_ERRGEN_LO_CI_MASK)

#define MMU_TBU_ME6_TBU_ERRGEN_LO_UET_MASK       (0x300000U)
#define MMU_TBU_ME6_TBU_ERRGEN_LO_UET_SHIFT      (20U)
/*! UET - UET */
#define MMU_TBU_ME6_TBU_ERRGEN_LO_UET(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRGEN_LO_UET_SHIFT)) & MMU_TBU_ME6_TBU_ERRGEN_LO_UET_MASK)

#define MMU_TBU_ME6_TBU_ERRGEN_LO_PN_MASK        (0x400000U)
#define MMU_TBU_ME6_TBU_ERRGEN_LO_PN_SHIFT       (22U)
/*! PN - PN */
#define MMU_TBU_ME6_TBU_ERRGEN_LO_PN(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRGEN_LO_PN_SHIFT)) & MMU_TBU_ME6_TBU_ERRGEN_LO_PN_MASK)

#define MMU_TBU_ME6_TBU_ERRGEN_LO_DE_MASK        (0x800000U)
#define MMU_TBU_ME6_TBU_ERRGEN_LO_DE_SHIFT       (23U)
/*! DE - DE */
#define MMU_TBU_ME6_TBU_ERRGEN_LO_DE(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRGEN_LO_DE_SHIFT)) & MMU_TBU_ME6_TBU_ERRGEN_LO_DE_MASK)

#define MMU_TBU_ME6_TBU_ERRGEN_LO_CE_MASK        (0x3000000U)
#define MMU_TBU_ME6_TBU_ERRGEN_LO_CE_SHIFT       (24U)
/*! CE - CE */
#define MMU_TBU_ME6_TBU_ERRGEN_LO_CE(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRGEN_LO_CE_SHIFT)) & MMU_TBU_ME6_TBU_ERRGEN_LO_CE_MASK)

#define MMU_TBU_ME6_TBU_ERRGEN_LO_OF_MASK        (0x8000000U)
#define MMU_TBU_ME6_TBU_ERRGEN_LO_OF_SHIFT       (27U)
/*! OF - OF */
#define MMU_TBU_ME6_TBU_ERRGEN_LO_OF(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRGEN_LO_OF_SHIFT)) & MMU_TBU_ME6_TBU_ERRGEN_LO_OF_MASK)

#define MMU_TBU_ME6_TBU_ERRGEN_LO_ER_MASK        (0x10000000U)
#define MMU_TBU_ME6_TBU_ERRGEN_LO_ER_SHIFT       (28U)
/*! ER - ER */
#define MMU_TBU_ME6_TBU_ERRGEN_LO_ER(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRGEN_LO_ER_SHIFT)) & MMU_TBU_ME6_TBU_ERRGEN_LO_ER_MASK)

#define MMU_TBU_ME6_TBU_ERRGEN_LO_UE_MASK        (0x20000000U)
#define MMU_TBU_ME6_TBU_ERRGEN_LO_UE_SHIFT       (29U)
/*! UE - UE */
#define MMU_TBU_ME6_TBU_ERRGEN_LO_UE(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRGEN_LO_UE_SHIFT)) & MMU_TBU_ME6_TBU_ERRGEN_LO_UE_MASK)

#define MMU_TBU_ME6_TBU_ERRGEN_LO_V_MASK         (0x40000000U)
#define MMU_TBU_ME6_TBU_ERRGEN_LO_V_SHIFT        (30U)
/*! V - V */
#define MMU_TBU_ME6_TBU_ERRGEN_LO_V(x)           (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_TBU_ERRGEN_LO_V_SHIFT)) & MMU_TBU_ME6_TBU_ERRGEN_LO_V_MASK)
/*! @} */

/*! @name MPAMF_IDR_LO_S - MPAMF_IDR_s (Least Significant 32-bits) */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_IDR_LO_S_PARTID_MAX_MASK (0xFFFFU)
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_PARTID_MAX_SHIFT (0U)
/*! PARTID_MAX - PARTID_MAX */
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_PARTID_MAX(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_S_PARTID_MAX_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_S_PARTID_MAX_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_S_PMG_MAX_MASK  (0xFF0000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_PMG_MAX_SHIFT (16U)
/*! PMG_MAX - PMG_MAX */
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_PMG_MAX(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_S_PMG_MAX_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_S_PMG_MAX_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_CCAP_PART_MASK (0x1000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_CCAP_PART_SHIFT (24U)
/*! HAS_CCAP_PART - HAS_CCAP_PART */
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_CCAP_PART(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_CCAP_PART_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_CCAP_PART_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_CPOR_PART_MASK (0x2000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_CPOR_PART_SHIFT (25U)
/*! HAS_CPOR_PART - HAS_CPOR_PART */
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_CPOR_PART(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_CPOR_PART_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_CPOR_PART_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_MBW_PART_MASK (0x4000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_MBW_PART_SHIFT (26U)
/*! HAS_MBW_PART - HAS_MBW_PART */
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_MBW_PART(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_MBW_PART_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_MBW_PART_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_PRI_PART_MASK (0x8000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_PRI_PART_SHIFT (27U)
/*! HAS_PRI_PART - HAS_PRI_PART */
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_PRI_PART(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_PRI_PART_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_PRI_PART_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_S_EXT_MASK      (0x10000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_EXT_SHIFT     (28U)
/*! EXT - EXT */
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_EXT(x)        (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_S_EXT_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_S_EXT_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_IMPL_IDR_MASK (0x20000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_IMPL_IDR_SHIFT (29U)
/*! HAS_IMPL_IDR - HAS_IMPL_IDR */
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_IMPL_IDR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_IMPL_IDR_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_IMPL_IDR_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_MSMON_MASK (0x40000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_MSMON_SHIFT (30U)
/*! HAS_MSMON - HAS_MSMON */
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_MSMON(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_MSMON_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_MSMON_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_PARTID_NRW_MASK (0x80000000U)
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_PARTID_NRW_SHIFT (31U)
/*! HAS_PARTID_NRW - HAS_PARTID_NRW */
#define MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_PARTID_NRW(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_PARTID_NRW_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_LO_S_HAS_PARTID_NRW_MASK)
/*! @} */

/*! @name MPAMF_IDR_HI_S - MPAMF_IDR_s (Most Significant 32-bits) */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_RIS_MASK  (0x1U)
#define MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_RIS_SHIFT (0U)
/*! HAS_RIS - HAS_RIS */
#define MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_RIS(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_RIS_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_RIS_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_HI_S_NO_IMPL_PART_MASK (0x10U)
#define MMU_TBU_ME6_MPAMF_IDR_HI_S_NO_IMPL_PART_SHIFT (4U)
/*! NO_IMPL_PART - NO_IMPL_PART */
#define MMU_TBU_ME6_MPAMF_IDR_HI_S_NO_IMPL_PART(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_HI_S_NO_IMPL_PART_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_HI_S_NO_IMPL_PART_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_HI_S_NO_IMPL_MSMON_MASK (0x20U)
#define MMU_TBU_ME6_MPAMF_IDR_HI_S_NO_IMPL_MSMON_SHIFT (5U)
/*! NO_IMPL_MSMON - NO_IMPL_MSMON */
#define MMU_TBU_ME6_MPAMF_IDR_HI_S_NO_IMPL_MSMON(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_HI_S_NO_IMPL_MSMON_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_HI_S_NO_IMPL_MSMON_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_EXTD_ESR_MASK (0x40U)
#define MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_EXTD_ESR_SHIFT (6U)
/*! HAS_EXTD_ESR - HAS_EXTD_ESR */
#define MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_EXTD_ESR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_EXTD_ESR_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_EXTD_ESR_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_ESR_MASK  (0x80U)
#define MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_ESR_SHIFT (7U)
/*! HAS_ESR - HAS_ESR */
#define MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_ESR(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_ESR_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_HI_S_HAS_ESR_MASK)

#define MMU_TBU_ME6_MPAMF_IDR_HI_S_RIS_MAX_MASK  (0xF000000U)
#define MMU_TBU_ME6_MPAMF_IDR_HI_S_RIS_MAX_SHIFT (24U)
/*! RIS_MAX - RIS_MAX */
#define MMU_TBU_ME6_MPAMF_IDR_HI_S_RIS_MAX(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IDR_HI_S_RIS_MAX_SHIFT)) & MMU_TBU_ME6_MPAMF_IDR_HI_S_RIS_MAX_MASK)
/*! @} */

/*! @name MPAMF_SIDR_S - MPAMF_SIDR_s */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_SIDR_S_PARTID_MAX_MASK (0xFFFFU)
#define MMU_TBU_ME6_MPAMF_SIDR_S_PARTID_MAX_SHIFT (0U)
/*! PARTID_MAX - PARTID_MAX */
#define MMU_TBU_ME6_MPAMF_SIDR_S_PARTID_MAX(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_SIDR_S_PARTID_MAX_SHIFT)) & MMU_TBU_ME6_MPAMF_SIDR_S_PARTID_MAX_MASK)

#define MMU_TBU_ME6_MPAMF_SIDR_S_PMG_MAX_MASK    (0xFF0000U)
#define MMU_TBU_ME6_MPAMF_SIDR_S_PMG_MAX_SHIFT   (16U)
/*! PMG_MAX - PMG_MAX */
#define MMU_TBU_ME6_MPAMF_SIDR_S_PMG_MAX(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_SIDR_S_PMG_MAX_SHIFT)) & MMU_TBU_ME6_MPAMF_SIDR_S_PMG_MAX_MASK)
/*! @} */

/*! @name MPAMF_IIDR_S - MPAMF_IIDR_s */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_IIDR_S_Implementer_MASK (0xFFFU)
#define MMU_TBU_ME6_MPAMF_IIDR_S_Implementer_SHIFT (0U)
/*! Implementer - Implementer */
#define MMU_TBU_ME6_MPAMF_IIDR_S_Implementer(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IIDR_S_Implementer_SHIFT)) & MMU_TBU_ME6_MPAMF_IIDR_S_Implementer_MASK)

#define MMU_TBU_ME6_MPAMF_IIDR_S_Revision_MASK   (0xF000U)
#define MMU_TBU_ME6_MPAMF_IIDR_S_Revision_SHIFT  (12U)
/*! Revision - Revision */
#define MMU_TBU_ME6_MPAMF_IIDR_S_Revision(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IIDR_S_Revision_SHIFT)) & MMU_TBU_ME6_MPAMF_IIDR_S_Revision_MASK)

#define MMU_TBU_ME6_MPAMF_IIDR_S_Variant_MASK    (0xF0000U)
#define MMU_TBU_ME6_MPAMF_IIDR_S_Variant_SHIFT   (16U)
/*! Variant - Variant */
#define MMU_TBU_ME6_MPAMF_IIDR_S_Variant(x)      (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IIDR_S_Variant_SHIFT)) & MMU_TBU_ME6_MPAMF_IIDR_S_Variant_MASK)

#define MMU_TBU_ME6_MPAMF_IIDR_S_ProductID_MASK  (0xFFF00000U)
#define MMU_TBU_ME6_MPAMF_IIDR_S_ProductID_SHIFT (20U)
/*! ProductID - ProductID */
#define MMU_TBU_ME6_MPAMF_IIDR_S_ProductID(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_IIDR_S_ProductID_SHIFT)) & MMU_TBU_ME6_MPAMF_IIDR_S_ProductID_MASK)
/*! @} */

/*! @name MPAMF_AIDR_S - MPAMF_AIDR_s */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_AIDR_S_ArchMinorRev_MASK (0xFU)
#define MMU_TBU_ME6_MPAMF_AIDR_S_ArchMinorRev_SHIFT (0U)
/*! ArchMinorRev - ArchMinorRev */
#define MMU_TBU_ME6_MPAMF_AIDR_S_ArchMinorRev(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_AIDR_S_ArchMinorRev_SHIFT)) & MMU_TBU_ME6_MPAMF_AIDR_S_ArchMinorRev_MASK)

#define MMU_TBU_ME6_MPAMF_AIDR_S_ArchMajorRev_MASK (0xF0U)
#define MMU_TBU_ME6_MPAMF_AIDR_S_ArchMajorRev_SHIFT (4U)
/*! ArchMajorRev - ArchMajorRev */
#define MMU_TBU_ME6_MPAMF_AIDR_S_ArchMajorRev(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_AIDR_S_ArchMajorRev_SHIFT)) & MMU_TBU_ME6_MPAMF_AIDR_S_ArchMajorRev_MASK)
/*! @} */

/*! @name MPAMF_CCAP_IDR_S - MPAMF_CCAP_IDR_s */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_CCAP_IDR_S_CMAX_WD_MASK (0x3FU)
#define MMU_TBU_ME6_MPAMF_CCAP_IDR_S_CMAX_WD_SHIFT (0U)
/*! CMAX_WD - CMAX_WD */
#define MMU_TBU_ME6_MPAMF_CCAP_IDR_S_CMAX_WD(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_CCAP_IDR_S_CMAX_WD_SHIFT)) & MMU_TBU_ME6_MPAMF_CCAP_IDR_S_CMAX_WD_MASK)
/*! @} */

/*! @name MPAMF_MSMON_IDR_S - MPAMF_MSMON_IDR_s */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_MSMON_IDR_S_MSMON_CSU_MASK (0x10000U)
#define MMU_TBU_ME6_MPAMF_MSMON_IDR_S_MSMON_CSU_SHIFT (16U)
/*! MSMON_CSU - MSMON_CSU */
#define MMU_TBU_ME6_MPAMF_MSMON_IDR_S_MSMON_CSU(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_MSMON_IDR_S_MSMON_CSU_SHIFT)) & MMU_TBU_ME6_MPAMF_MSMON_IDR_S_MSMON_CSU_MASK)

#define MMU_TBU_ME6_MPAMF_MSMON_IDR_S_MSMON_MBWU_MASK (0x20000U)
#define MMU_TBU_ME6_MPAMF_MSMON_IDR_S_MSMON_MBWU_SHIFT (17U)
/*! MSMON_MBWU - MSMON_MBWU */
#define MMU_TBU_ME6_MPAMF_MSMON_IDR_S_MSMON_MBWU(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_MSMON_IDR_S_MSMON_MBWU_SHIFT)) & MMU_TBU_ME6_MPAMF_MSMON_IDR_S_MSMON_MBWU_MASK)

#define MMU_TBU_ME6_MPAMF_MSMON_IDR_S_HAS_LOCAL_CAPT_EVNT_MASK (0x80000000U)
#define MMU_TBU_ME6_MPAMF_MSMON_IDR_S_HAS_LOCAL_CAPT_EVNT_SHIFT (31U)
/*! HAS_LOCAL_CAPT_EVNT - HAS_LOCAL_CAPT_EVNT */
#define MMU_TBU_ME6_MPAMF_MSMON_IDR_S_HAS_LOCAL_CAPT_EVNT(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_MSMON_IDR_S_HAS_LOCAL_CAPT_EVNT_SHIFT)) & MMU_TBU_ME6_MPAMF_MSMON_IDR_S_HAS_LOCAL_CAPT_EVNT_MASK)
/*! @} */

/*! @name MPAMF_CSUMON_IDR_S - MPAMF_CSUMON_IDR_s */
/*! @{ */

#define MMU_TBU_ME6_MPAMF_CSUMON_IDR_S_NUM_MON_MASK (0xFFFFU)
#define MMU_TBU_ME6_MPAMF_CSUMON_IDR_S_NUM_MON_SHIFT (0U)
/*! NUM_MON - NUM_MON */
#define MMU_TBU_ME6_MPAMF_CSUMON_IDR_S_NUM_MON(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_CSUMON_IDR_S_NUM_MON_SHIFT)) & MMU_TBU_ME6_MPAMF_CSUMON_IDR_S_NUM_MON_MASK)

#define MMU_TBU_ME6_MPAMF_CSUMON_IDR_S_HAS_CAPTURE_MASK (0x80000000U)
#define MMU_TBU_ME6_MPAMF_CSUMON_IDR_S_HAS_CAPTURE_SHIFT (31U)
/*! HAS_CAPTURE - HAS_CAPTURE */
#define MMU_TBU_ME6_MPAMF_CSUMON_IDR_S_HAS_CAPTURE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMF_CSUMON_IDR_S_HAS_CAPTURE_SHIFT)) & MMU_TBU_ME6_MPAMF_CSUMON_IDR_S_HAS_CAPTURE_MASK)
/*! @} */

/*! @name MPAMCFG_PART_SEL_S - MPAMCFG_PART_SEL_s */
/*! @{ */

#define MMU_TBU_ME6_MPAMCFG_PART_SEL_S_PARTID_SEL_MASK (0xFFFFU)
#define MMU_TBU_ME6_MPAMCFG_PART_SEL_S_PARTID_SEL_SHIFT (0U)
/*! PARTID_SEL - PARTID_SEL */
#define MMU_TBU_ME6_MPAMCFG_PART_SEL_S_PARTID_SEL(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMCFG_PART_SEL_S_PARTID_SEL_SHIFT)) & MMU_TBU_ME6_MPAMCFG_PART_SEL_S_PARTID_SEL_MASK)

#define MMU_TBU_ME6_MPAMCFG_PART_SEL_S_INTERNAL_MASK (0x10000U)
#define MMU_TBU_ME6_MPAMCFG_PART_SEL_S_INTERNAL_SHIFT (16U)
/*! INTERNAL - INTERNAL */
#define MMU_TBU_ME6_MPAMCFG_PART_SEL_S_INTERNAL(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMCFG_PART_SEL_S_INTERNAL_SHIFT)) & MMU_TBU_ME6_MPAMCFG_PART_SEL_S_INTERNAL_MASK)

#define MMU_TBU_ME6_MPAMCFG_PART_SEL_S_RIS_MASK  (0xF000000U)
#define MMU_TBU_ME6_MPAMCFG_PART_SEL_S_RIS_SHIFT (24U)
/*! RIS - RIS */
#define MMU_TBU_ME6_MPAMCFG_PART_SEL_S_RIS(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMCFG_PART_SEL_S_RIS_SHIFT)) & MMU_TBU_ME6_MPAMCFG_PART_SEL_S_RIS_MASK)
/*! @} */

/*! @name MPAMCFG_CMAX_S - MPAMCFG_CMAX_s */
/*! @{ */

#define MMU_TBU_ME6_MPAMCFG_CMAX_S_CMAX_MASK     (0xFFFFU)
#define MMU_TBU_ME6_MPAMCFG_CMAX_S_CMAX_SHIFT    (0U)
/*! CMAX - CMAX */
#define MMU_TBU_ME6_MPAMCFG_CMAX_S_CMAX(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MPAMCFG_CMAX_S_CMAX_SHIFT)) & MMU_TBU_ME6_MPAMCFG_CMAX_S_CMAX_MASK)
/*! @} */

/*! @name MSMON_CFG_SEL_S - MSMON_CFG_SEL_s */
/*! @{ */

#define MMU_TBU_ME6_MSMON_CFG_SEL_S_MON_SEL_MASK (0xFFFFU)
#define MMU_TBU_ME6_MSMON_CFG_SEL_S_MON_SEL_SHIFT (0U)
/*! MON_SEL - MON_SEL */
#define MMU_TBU_ME6_MSMON_CFG_SEL_S_MON_SEL(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_SEL_S_MON_SEL_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_SEL_S_MON_SEL_MASK)

#define MMU_TBU_ME6_MSMON_CFG_SEL_S_RIS_MASK     (0xF000000U)
#define MMU_TBU_ME6_MSMON_CFG_SEL_S_RIS_SHIFT    (24U)
/*! RIS - RIS */
#define MMU_TBU_ME6_MSMON_CFG_SEL_S_RIS(x)       (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_SEL_S_RIS_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_SEL_S_RIS_MASK)
/*! @} */

/*! @name MSMON_CAPT_EVNT_S - MSMON_CAPT_EVNT_s */
/*! @{ */

#define MMU_TBU_ME6_MSMON_CAPT_EVNT_S_NOW_MASK   (0x1U)
#define MMU_TBU_ME6_MSMON_CAPT_EVNT_S_NOW_SHIFT  (0U)
/*! NOW - NOW */
#define MMU_TBU_ME6_MSMON_CAPT_EVNT_S_NOW(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CAPT_EVNT_S_NOW_SHIFT)) & MMU_TBU_ME6_MSMON_CAPT_EVNT_S_NOW_MASK)

#define MMU_TBU_ME6_MSMON_CAPT_EVNT_S_ALL_MASK   (0x2U)
#define MMU_TBU_ME6_MSMON_CAPT_EVNT_S_ALL_SHIFT  (1U)
/*! ALL - ALL */
#define MMU_TBU_ME6_MSMON_CAPT_EVNT_S_ALL(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CAPT_EVNT_S_ALL_SHIFT)) & MMU_TBU_ME6_MSMON_CAPT_EVNT_S_ALL_MASK)
/*! @} */

/*! @name MSMON_CFG_CSU_FLT_S - MSMON_CFG_CSU_FLT_s */
/*! @{ */

#define MMU_TBU_ME6_MSMON_CFG_CSU_FLT_S_PARTID_MASK (0xFFFFU)
#define MMU_TBU_ME6_MSMON_CFG_CSU_FLT_S_PARTID_SHIFT (0U)
/*! PARTID - PARTID */
#define MMU_TBU_ME6_MSMON_CFG_CSU_FLT_S_PARTID(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_FLT_S_PARTID_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_FLT_S_PARTID_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_FLT_S_PMG_MASK (0xFF0000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_FLT_S_PMG_SHIFT (16U)
/*! PMG - PMG */
#define MMU_TBU_ME6_MSMON_CFG_CSU_FLT_S_PMG(x)   (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_FLT_S_PMG_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_FLT_S_PMG_MASK)
/*! @} */

/*! @name MSMON_CFG_CSU_CTL_S - MSMON_CFG_CSU_CTL_s */
/*! @{ */

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_TYPE_MASK (0xFFU)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_TYPE_SHIFT (0U)
/*! TYPE - TYPE */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_TYPE(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_TYPE_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_TYPE_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_MATCH_PARTID_MASK (0x10000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_MATCH_PARTID_SHIFT (16U)
/*! MATCH_PARTID - MATCH_PARTID */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_MATCH_PARTID(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_MATCH_PARTID_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_MATCH_PARTID_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_MATCH_PMG_MASK (0x20000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_MATCH_PMG_SHIFT (17U)
/*! MATCH_PMG - MATCH_PMG */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_MATCH_PMG(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_MATCH_PMG_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_MATCH_PMG_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_SUBTYPE_MASK (0xF00000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_SUBTYPE_SHIFT (20U)
/*! SUBTYPE - SUBTYPE */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_SUBTYPE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_SUBTYPE_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_SUBTYPE_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_FRZ_MASK (0x1000000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_FRZ_SHIFT (24U)
/*! OFLOW_FRZ - OFLOW_FRZ */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_FRZ(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_FRZ_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_FRZ_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_INTR_MASK (0x2000000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_INTR_SHIFT (25U)
/*! OFLOW_INTR - OFLOW_INTR */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_INTR(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_INTR_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_INTR_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_STATUS_MASK (0x4000000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_STATUS_SHIFT (26U)
/*! OFLOW_STATUS - OFLOW_STATUS */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_STATUS(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_STATUS_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_OFLOW_STATUS_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_CAPT_RESET_MASK (0x8000000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_CAPT_RESET_SHIFT (27U)
/*! CAPT_RESET - CAPT_RESET */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_CAPT_RESET(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_CAPT_RESET_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_CAPT_RESET_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_CAPT_EVNT_MASK (0x70000000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_CAPT_EVNT_SHIFT (28U)
/*! CAPT_EVNT - CAPT_EVNT */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_CAPT_EVNT(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_CAPT_EVNT_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_CAPT_EVNT_MASK)

#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_EN_MASK  (0x80000000U)
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_EN_SHIFT (31U)
/*! EN - EN */
#define MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_EN(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_EN_SHIFT)) & MMU_TBU_ME6_MSMON_CFG_CSU_CTL_S_EN_MASK)
/*! @} */

/*! @name MSMON_CSU_S - MSMON_CSU_s */
/*! @{ */

#define MMU_TBU_ME6_MSMON_CSU_S_VALUE_MASK       (0x7FFFFFFFU)
#define MMU_TBU_ME6_MSMON_CSU_S_VALUE_SHIFT      (0U)
/*! VALUE - VALUE */
#define MMU_TBU_ME6_MSMON_CSU_S_VALUE(x)         (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CSU_S_VALUE_SHIFT)) & MMU_TBU_ME6_MSMON_CSU_S_VALUE_MASK)

#define MMU_TBU_ME6_MSMON_CSU_S_NRDY_MASK        (0x80000000U)
#define MMU_TBU_ME6_MSMON_CSU_S_NRDY_SHIFT       (31U)
/*! NRDY - NRDY */
#define MMU_TBU_ME6_MSMON_CSU_S_NRDY(x)          (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CSU_S_NRDY_SHIFT)) & MMU_TBU_ME6_MSMON_CSU_S_NRDY_MASK)
/*! @} */

/*! @name MSMON_CSU_CAPTURE_S - MSMON_CSU_CAPTURE_s */
/*! @{ */

#define MMU_TBU_ME6_MSMON_CSU_CAPTURE_S_VALUE_MASK (0x7FFFFFFFU)
#define MMU_TBU_ME6_MSMON_CSU_CAPTURE_S_VALUE_SHIFT (0U)
/*! VALUE - VALUE */
#define MMU_TBU_ME6_MSMON_CSU_CAPTURE_S_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CSU_CAPTURE_S_VALUE_SHIFT)) & MMU_TBU_ME6_MSMON_CSU_CAPTURE_S_VALUE_MASK)

#define MMU_TBU_ME6_MSMON_CSU_CAPTURE_S_NRDY_MASK (0x80000000U)
#define MMU_TBU_ME6_MSMON_CSU_CAPTURE_S_NRDY_SHIFT (31U)
/*! NRDY - NRDY */
#define MMU_TBU_ME6_MSMON_CSU_CAPTURE_S_NRDY(x)  (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_MSMON_CSU_CAPTURE_S_NRDY_SHIFT)) & MMU_TBU_ME6_MSMON_CSU_CAPTURE_S_NRDY_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR0 - SMMU_PMCG_EVCNTR0 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR0_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR0_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR0_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR0_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR0_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR1 - SMMU_PMCG_EVCNTR1 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR1_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR1_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR1_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR1_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR1_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR2 - SMMU_PMCG_EVCNTR2 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR2_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR2_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR2_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR2_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR2_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR3 - SMMU_PMCG_EVCNTR3 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR3_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR3_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR3_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR3_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR3_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR4 - SMMU_PMCG_EVCNTR4 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR4_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR4_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR4_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR4_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR4_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR5 - SMMU_PMCG_EVCNTR5 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR5_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR5_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR5_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR5_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR5_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR6 - SMMU_PMCG_EVCNTR6 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR6_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR6_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR6_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR6_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR6_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR7 - SMMU_PMCG_EVCNTR7 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR7_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR7_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR7_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR7_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR7_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR8 - SMMU_PMCG_EVCNTR8 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR8_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR8_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR8_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR8_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR8_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR9 - SMMU_PMCG_EVCNTR9 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR9_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR9_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR9_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR9_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR9_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR10 - SMMU_PMCG_EVCNTR10 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR10_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR10_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR10_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR10_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR10_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR11 - SMMU_PMCG_EVCNTR11 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR11_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR11_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR11_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR11_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR11_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR12 - SMMU_PMCG_EVCNTR12 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR12_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR12_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR12_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR12_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR12_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR13 - SMMU_PMCG_EVCNTR13 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR13_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR13_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR13_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR13_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR13_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR14 - SMMU_PMCG_EVCNTR14 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR14_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR14_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR14_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR14_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR14_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_EVCNTR15 - SMMU_PMCG_EVCNTR15 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR15_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR15_COUNTER_VALUE_SHIFT (0U)
/*! COUNTER_VALUE - COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_EVCNTR15_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_EVCNTR15_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_EVCNTR15_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR0 - SMMU_PMCG_SVR0 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR0_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR0_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR0_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR0_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR0_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR1 - SMMU_PMCG_SVR1 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR1_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR1_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR1_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR1_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR1_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR2 - SMMU_PMCG_SVR2 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR2_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR2_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR2_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR2_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR2_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR3 - SMMU_PMCG_SVR3 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR3_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR3_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR3_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR3_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR3_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR4 - SMMU_PMCG_SVR4 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR4_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR4_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR4_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR4_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR4_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR5 - SMMU_PMCG_SVR5 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR5_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR5_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR5_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR5_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR5_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR6 - SMMU_PMCG_SVR6 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR6_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR6_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR6_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR6_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR6_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR7 - SMMU_PMCG_SVR7 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR7_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR7_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR7_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR7_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR7_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR8 - SMMU_PMCG_SVR8 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR8_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR8_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR8_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR8_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR8_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR9 - SMMU_PMCG_SVR9 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR9_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR9_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR9_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR9_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR9_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR10 - SMMU_PMCG_SVR10 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR10_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR10_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR10_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR10_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR10_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR11 - SMMU_PMCG_SVR11 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR11_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR11_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR11_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR11_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR11_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR12 - SMMU_PMCG_SVR12 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR12_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR12_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR12_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR12_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR12_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR13 - SMMU_PMCG_SVR13 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR13_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR13_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR13_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR13_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR13_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR14 - SMMU_PMCG_SVR14 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR14_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR14_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR14_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR14_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR14_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_SVR15 - SMMU_PMCG_SVR15 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_SVR15_SHADOW_COUNTER_VALUE_MASK (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_SVR15_SHADOW_COUNTER_VALUE_SHIFT (0U)
/*! SHADOW_COUNTER_VALUE - SHADOW_COUNTER_VALUE */
#define MMU_TBU_ME6_SMMU_PMCG_SVR15_SHADOW_COUNTER_VALUE(x) (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_SVR15_SHADOW_COUNTER_VALUE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_SVR15_SHADOW_COUNTER_VALUE_MASK)
/*! @} */

/*! @name SMMU_PMCG_OVSCLR0 - SMMU_PMCG_OVSCLR0 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_OVSCLR0_OVS_MASK   (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_OVSCLR0_OVS_SHIFT  (0U)
/*! OVS - OVS */
#define MMU_TBU_ME6_SMMU_PMCG_OVSCLR0_OVS(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_OVSCLR0_OVS_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_OVSCLR0_OVS_MASK)
/*! @} */

/*! @name SMMU_PMCG_OVSSET0 - SMMU_PMCG_OVSSET0 */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_OVSSET0_OVS_MASK   (0xFFFFFFFFU)
#define MMU_TBU_ME6_SMMU_PMCG_OVSSET0_OVS_SHIFT  (0U)
/*! OVS - OVS */
#define MMU_TBU_ME6_SMMU_PMCG_OVSSET0_OVS(x)     (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_OVSSET0_OVS_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_OVSSET0_OVS_MASK)
/*! @} */

/*! @name SMMU_PMCG_CAPR - SMMU_PMCG_CAPR */
/*! @{ */

#define MMU_TBU_ME6_SMMU_PMCG_CAPR_CAPTURE_MASK  (0x1U)
#define MMU_TBU_ME6_SMMU_PMCG_CAPR_CAPTURE_SHIFT (0U)
/*! CAPTURE - CAPTURE */
#define MMU_TBU_ME6_SMMU_PMCG_CAPR_CAPTURE(x)    (((uint32_t)(((uint32_t)(x)) << MMU_TBU_ME6_SMMU_PMCG_CAPR_CAPTURE_SHIFT)) & MMU_TBU_ME6_SMMU_PMCG_CAPR_CAPTURE_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group MMU_TBU_ME6_Register_Masks */


/*!
 * @}
 */ /* end of group MMU_TBU_ME6_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_MMU_TBU_ME6_H_ */

