{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555080824856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555080824881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 10:53:44 2019 " "Processing started: Fri Apr 12 10:53:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555080824881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080824881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BitPairMultiplier -c BitPairMultiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off BitPairMultiplier -c BitPairMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080824881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555080828576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555080828576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_fsm-behavior " "Found design unit 1: ctrl_fsm-behavior" {  } { { "ctrl_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/ctrl_fsm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855621 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_fsm " "Found entity 1: ctrl_fsm" {  } { { "ctrl_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/ctrl_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080855621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavior " "Found design unit 1: mux2-behavior" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/mux2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855661 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080855661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-behavior " "Found design unit 1: mux5-behavior" {  } { { "mux5.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/mux5.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855696 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/mux5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080855696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-dataflow " "Found design unit 1: FullAdder-dataflow" {  } { { "FullAdder.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/FullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855728 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080855728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-structure " "Found design unit 1: adder-structure" {  } { { "adder.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855768 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080855768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rega.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rega.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regA-mixed " "Found design unit 1: regA-mixed" {  } { { "regA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/regA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855796 ""} { "Info" "ISGN_ENTITY_NAME" "1 regA " "Found entity 1: regA" {  } { { "regA.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/regA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080855796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regB-mixed " "Found design unit 1: regB-mixed" {  } { { "regB.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/regB.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855835 ""} { "Info" "ISGN_ENTITY_NAME" "1 regB " "Found entity 1: regB" {  } { { "regB.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/regB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080855835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regC-behavioral " "Found design unit 1: regC-behavioral" {  } { { "regC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/regC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855870 ""} { "Info" "ISGN_ENTITY_NAME" "1 regC " "Found entity 1: regC" {  } { { "regC.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/regC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080855870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regD-mixed " "Found design unit 1: regD-mixed" {  } { { "regD.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/regD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855908 ""} { "Info" "ISGN_ENTITY_NAME" "1 regD " "Found entity 1: regD" {  } { { "regD.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/regD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080855908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitpair.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitpair.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitpair-structure " "Found design unit 1: bitpair-structure" {  } { { "bitpair.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855944 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitpair " "Found entity 1: bitpair" {  } { { "bitpair.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080855944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitpair_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitpair_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitpair_board-structure " "Found design unit 1: bitpair_board-structure" {  } { { "bitpair_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair_board.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855977 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitpair_board " "Found entity 1: bitpair_board" {  } { { "bitpair_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555080855977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080855977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bitpair_board " "Elaborating entity \"bitpair_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555080856278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitpair bitpair:BOARD " "Elaborating entity \"bitpair\" for hierarchy \"bitpair:BOARD\"" {  } { { "bitpair_board.vhd" "BOARD" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair_board.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555080856330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeroM5 bitpair.vhd(112) " "Verilog HDL or VHDL warning at bitpair.vhd(112): object \"zeroM5\" assigned a value but never read" {  } { { "bitpair.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555080856330 "|bitpair_board|bitpair:BOARD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regA bitpair:BOARD\|regA:REGISTERA " "Elaborating entity \"regA\" for hierarchy \"bitpair:BOARD\|regA:REGISTERA\"" {  } { { "bitpair.vhd" "REGISTERA" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555080856348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regB bitpair:BOARD\|regB:REGISTERB " "Elaborating entity \"regB\" for hierarchy \"bitpair:BOARD\|regB:REGISTERB\"" {  } { { "bitpair.vhd" "REGISTERB" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555080856395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regC bitpair:BOARD\|regC:REGISTERC " "Elaborating entity \"regC\" for hierarchy \"bitpair:BOARD\|regC:REGISTERC\"" {  } { { "bitpair.vhd" "REGISTERC" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555080856432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regD bitpair:BOARD\|regD:REGISTERD " "Elaborating entity \"regD\" for hierarchy \"bitpair:BOARD\|regD:REGISTERD\"" {  } { { "bitpair.vhd" "REGISTERD" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555080856483 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "int_zero regD.vhd(18) " "VHDL Signal Declaration warning at regD.vhd(18): used explicit default value for signal \"int_zero\" because signal was never assigned a value" {  } { { "regD.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/regD.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1555080856483 "|bitpair_board|bitpair:BOARD|regD:REGISTERD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder bitpair:BOARD\|adder:THEADDER " "Elaborating entity \"adder\" for hierarchy \"bitpair:BOARD\|adder:THEADDER\"" {  } { { "bitpair.vhd" "THEADDER" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555080856521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder bitpair:BOARD\|adder:THEADDER\|FullAdder:\\G_Adder:0:Adder_middle " "Elaborating entity \"FullAdder\" for hierarchy \"bitpair:BOARD\|adder:THEADDER\|FullAdder:\\G_Adder:0:Adder_middle\"" {  } { { "adder.vhd" "\\G_Adder:0:Adder_middle" { Text "C:/intelFPGA_lite/18.1/Lab 5/adder.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555080856533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 bitpair:BOARD\|mux5:FIVE2ONEMUX " "Elaborating entity \"mux5\" for hierarchy \"bitpair:BOARD\|mux5:FIVE2ONEMUX\"" {  } { { "bitpair.vhd" "FIVE2ONEMUX" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555080856568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bitpair:BOARD\|mux2:TWO2ONEMUX " "Elaborating entity \"mux2\" for hierarchy \"bitpair:BOARD\|mux2:TWO2ONEMUX\"" {  } { { "bitpair.vhd" "TWO2ONEMUX" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555080856611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_fsm bitpair:BOARD\|ctrl_fsm:CONTROLFSM " "Elaborating entity \"ctrl_fsm\" for hierarchy \"bitpair:BOARD\|ctrl_fsm:CONTROLFSM\"" {  } { { "bitpair.vhd" "CONTROLFSM" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555080856651 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start ctrl_fsm.vhd(84) " "VHDL Process Statement warning at ctrl_fsm.vhd(84): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/ctrl_fsm.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555080856651 "|bitpair_board|bitpair:BOARD|ctrl_fsm:CONTROLFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_b ctrl_fsm.vhd(95) " "VHDL Process Statement warning at ctrl_fsm.vhd(95): signal \"sel_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/ctrl_fsm.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555080856651 "|bitpair_board|bitpair:BOARD|ctrl_fsm:CONTROLFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_b ctrl_fsm.vhd(112) " "VHDL Process Statement warning at ctrl_fsm.vhd(112): signal \"sel_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/ctrl_fsm.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555080856651 "|bitpair_board|bitpair:BOARD|ctrl_fsm:CONTROLFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_ctrl ctrl_fsm.vhd(73) " "VHDL Process Statement warning at ctrl_fsm.vhd(73): inferring latch(es) for signal or variable \"sel_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "ctrl_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/ctrl_fsm.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555080856651 "|bitpair_board|bitpair:BOARD|ctrl_fsm:CONTROLFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ctrl\[0\] ctrl_fsm.vhd(73) " "Inferred latch for \"sel_ctrl\[0\]\" at ctrl_fsm.vhd(73)" {  } { { "ctrl_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/ctrl_fsm.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080856651 "|bitpair_board|bitpair:BOARD|ctrl_fsm:CONTROLFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ctrl\[1\] ctrl_fsm.vhd(73) " "Inferred latch for \"sel_ctrl\[1\]\" at ctrl_fsm.vhd(73)" {  } { { "ctrl_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/ctrl_fsm.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080856651 "|bitpair_board|bitpair:BOARD|ctrl_fsm:CONTROLFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ctrl\[2\] ctrl_fsm.vhd(73) " "Inferred latch for \"sel_ctrl\[2\]\" at ctrl_fsm.vhd(73)" {  } { { "ctrl_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/ctrl_fsm.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080856651 "|bitpair_board|bitpair:BOARD|ctrl_fsm:CONTROLFSM"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555080858462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555080859455 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555080859455 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "bitpair_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair_board.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555080859724 "|bitpair_board|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "bitpair_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair_board.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555080859724 "|bitpair_board|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "bitpair_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 5/bitpair_board.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555080859724 "|bitpair_board|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555080859724 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555080859725 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555080859725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555080859725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555080859725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555080859816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 10:54:19 2019 " "Processing ended: Fri Apr 12 10:54:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555080859816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555080859816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555080859816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555080859816 ""}
