INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/athena.mit.edu/user/n/k/nkk/fpga_6115/HFT/UART/UART.srcs/sim_1/new/uart_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sim
