Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu May  8 11:09:13 2025
| Host         : srth-ThinkPadP50 running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_timing_summary_routed.rpt -pb uart_timing_summary_routed.pb -rpx uart_timing_summary_routed.rpx -warn_on_violation
| Design       : uart
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (81)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (81)
-------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: sysClk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: baudGenerator/bodCk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reciever/trigFSM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  169          inf        0.000                      0                  169           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           169 Endpoints
Min Delay           169 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reciever/data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.985ns  (logic 4.235ns (53.045%)  route 3.749ns (46.955%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  reciever/data_reg[5]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reciever/data_reg[5]/Q
                         net (fo=8, routed)           0.855     1.311    reciever/Q[1]
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.124     1.435 r  reciever/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.785     2.220    reciever/seg1[6]
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.344 r  reciever/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.109     4.453    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.985 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.985    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bitIn
                            (input port)
  Destination:            resetOnStartBit/rstBaud_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.784ns  (logic 1.561ns (20.059%)  route 6.223ns (79.941%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 f  bitIn (IN)
                         net (fo=0)                   0.000     0.000    bitIn
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 f  bitIn_IBUF_inst/O
                         net (fo=10, routed)          5.655     7.092    resetOnStartBit/D[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.216 r  resetOnStartBit/rstBaud_i_1/O
                         net (fo=1, routed)           0.568     7.784    resetOnStartBit/rstBaud_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  resetOnStartBit/rstBaud_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reciever/data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.765ns  (logic 4.445ns (57.237%)  route 3.321ns (42.763%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE                         0.000     0.000 r  reciever/data_reg[6]/C
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reciever/data_reg[6]/Q
                         net (fo=7, routed)           0.835     1.291    reciever/sel0[2]
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.152     1.443 r  reciever/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.571     2.014    reciever/seg1[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.326     2.340 r  reciever/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.915     4.255    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.765 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.765    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reciever/data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.676ns  (logic 4.233ns (55.149%)  route 3.443ns (44.851%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE                         0.000     0.000 r  reciever/data_reg[6]/C
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reciever/data_reg[6]/Q
                         net (fo=7, routed)           0.835     1.291    reciever/sel0[2]
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.124     1.415 r  reciever/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.940     2.355    reciever/seg1[1]
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.479 r  reciever/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.147    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.676 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.676    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driveSeg/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.612ns  (logic 4.116ns (54.069%)  route 3.496ns (45.931%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  driveSeg/sel_reg/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  driveSeg/sel_reg/Q
                         net (fo=10, routed)          1.831     2.287    reciever/an_OBUF[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.124     2.411 r  reciever/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.666     4.076    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.612 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.612    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reciever/data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 4.224ns (55.644%)  route 3.367ns (44.356%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  reciever/data_reg[5]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  reciever/data_reg[5]/Q
                         net (fo=8, routed)           0.850     1.306    reciever/Q[1]
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.124     1.430 r  reciever/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.802     2.233    reciever/seg1[4]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.357 r  reciever/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.071    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.591 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.591    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motorControl/rMotor_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rPWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.590ns  (logic 4.128ns (54.383%)  route 3.462ns (45.617%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE                         0.000     0.000 r  motorControl/rMotor_reg/C
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  motorControl/rMotor_reg/Q
                         net (fo=1, routed)           3.462     4.093    rPWM_OBUF
    P17                  OBUF (Prop_obuf_I_O)         3.497     7.590 r  rPWM_OBUF_inst/O
                         net (fo=0)                   0.000     7.590    rPWM
    P17                                                               r  rPWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bitIn
                            (input port)
  Destination:            reciever/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.482ns  (logic 1.437ns (19.212%)  route 6.044ns (80.788%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  bitIn (IN)
                         net (fo=0)                   0.000     0.000    bitIn
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  bitIn_IBUF_inst/O
                         net (fo=10, routed)          6.044     7.482    reciever/D[0]
    SLICE_X64Y21         FDRE                                         r  reciever/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bitIn
                            (input port)
  Destination:            reciever/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.482ns  (logic 1.437ns (19.212%)  route 6.044ns (80.788%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  bitIn (IN)
                         net (fo=0)                   0.000     0.000    bitIn
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  bitIn_IBUF_inst/O
                         net (fo=10, routed)          6.044     7.482    reciever/D[0]
    SLICE_X65Y21         FDRE                                         r  reciever/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bitIn
                            (input port)
  Destination:            reciever/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.479ns  (logic 1.437ns (19.219%)  route 6.042ns (80.781%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  bitIn (IN)
                         net (fo=0)                   0.000     0.000    bitIn
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  bitIn_IBUF_inst/O
                         net (fo=10, routed)          6.042     7.479    reciever/D[0]
    SLICE_X63Y21         FDRE                                         r  reciever/data_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetOnStartBit/rstBaud_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            baudGenerator/lastRST_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE                         0.000     0.000 r  resetOnStartBit/rstBaud_reg/C
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  resetOnStartBit/rstBaud_reg/Q
                         net (fo=4, routed)           0.139     0.280    baudGenerator/rstBaud
    SLICE_X61Y24         FDRE                                         r  baudGenerator/lastRST_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baudGenerator/lastRST_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            baudGenerator/bodCk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE                         0.000     0.000 r  baudGenerator/lastRST_reg/C
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  baudGenerator/lastRST_reg/Q
                         net (fo=2, routed)           0.069     0.197    baudGenerator/lastRST
    SLICE_X61Y24         LUT5 (Prop_lut5_I3_O)        0.099     0.296 r  baudGenerator/bodCk_i_1/O
                         net (fo=1, routed)           0.000     0.296    baudGenerator/bodCk_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  baudGenerator/bodCk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baudGenerator/numBits_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            baudGenerator/waiting_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE                         0.000     0.000 r  baudGenerator/numBits_reg[0]/C
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  baudGenerator/numBits_reg[0]/Q
                         net (fo=7, routed)           0.116     0.280    baudGenerator/numBits_reg[0]
    SLICE_X61Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.325 r  baudGenerator/waiting_i_1/O
                         net (fo=1, routed)           0.000     0.325    baudGenerator/waiting_i_1_n_0
    SLICE_X61Y35         FDRE                                         r  baudGenerator/waiting_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayCtr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rxEnable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.514%)  route 0.168ns (47.486%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  delayCtr_reg[18]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  delayCtr_reg[18]/Q
                         net (fo=3, routed)           0.168     0.309    delayCtr_reg[18]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.354 r  rxEnable_i_1/O
                         net (fo=1, routed)           0.000     0.354    rxEnable_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  rxEnable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driveSeg/sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            driveSeg/sel_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  driveSeg/sel_reg/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  driveSeg/sel_reg/Q
                         net (fo=10, routed)          0.168     0.309    driveSeg/an_OBUF[1]
    SLICE_X65Y27         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  driveSeg/sel_i_1/O
                         net (fo=1, routed)           0.000     0.354    driveSeg/sel_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  driveSeg/sel_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayCtr_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delayCtr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE                         0.000     0.000 r  delayCtr_reg[10]/C
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  delayCtr_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    delayCtr_reg_n_0_[10]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  delayCtr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    delayCtr_reg[8]_i_1_n_5
    SLICE_X62Y23         FDRE                                         r  delayCtr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayCtr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delayCtr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  delayCtr_reg[2]/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  delayCtr_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    delayCtr_reg_n_0_[2]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  delayCtr_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.373    delayCtr_reg[0]_i_2_n_5
    SLICE_X62Y21         FDRE                                         r  delayCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reciever/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reciever/index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  reciever/index_reg[0]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  reciever/index_reg[0]/Q
                         net (fo=12, routed)          0.175     0.339    reciever/index[0]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.043     0.382 r  reciever/index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    reciever/index[1]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  reciever/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reciever/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reciever/index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  reciever/index_reg[0]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  reciever/index_reg[0]/Q
                         net (fo=12, routed)          0.175     0.339    reciever/index[0]
    SLICE_X64Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  reciever/index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    reciever/index[0]_i_1_n_0
    SLICE_X64Y20         FDRE                                         r  reciever/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayCtr_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            delayCtr_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  delayCtr_reg[22]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  delayCtr_reg[22]/Q
                         net (fo=3, routed)           0.134     0.275    delayCtr_reg[22]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  delayCtr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    delayCtr_reg[20]_i_1_n_5
    SLICE_X62Y26         FDRE                                         r  delayCtr_reg[22]/D
  -------------------------------------------------------------------    -------------------





