Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_pull' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_clear' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_pull' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_clear' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv:59]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/9999.0_0820_0302/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/9999.0_0820_0302/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/9999.0_0820_0302/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Matrix_Multiplier_sv_39886...
Compiling package xil_defaultlib.data_packet_pkg
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dut_if
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Accordian_Segment(SEGMENT_INDEX=...
Compiling module xil_defaultlib.Simple_Adder
Compiling module xil_defaultlib.Accordian_Buffer_default
Compiling module xil_defaultlib.Matrix_Multiplier
Compiling module xil_defaultlib.Test_Bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_Bench_behav
