Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> 
Reading design: fpga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpga.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fpga"
Output Format                      : NGC
Target Device                      : xc2s200-5-fg256

---- Source Options
Top Module Name                    : fpga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : fpga.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../v/scancode.v" in library work
Compiling verilog include file "../../v/scancode_rom.v"
Module <scancode_rom> compiled
Compiling verilog file "../../v/fpga3.v" in library work
Module <scancode_convert> compiled
Module <fpga> compiled
No errors in compilation
Analysis of file <"fpga.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <fpga> in library <work>.

Analyzing hierarchy for module <scancode_convert> in library <work> with parameters.
	C_KEYRELEASE = "001000"
	C_IDLE = "000010"
	C_HOLD = "100000"
	C_INIT = "000001"
	C_KEYPRESS = "000100"
	C_RELEASE = "010000"

Analyzing hierarchy for module <scancode_rom> in library <work>.

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fpga>.
Module <fpga> is correct for synthesis.
 
Analyzing module <scancode_convert> in library <work>.
	C_INIT = 6'b000001
	C_IDLE = 6'b000010
	C_KEYPRESS = 6'b000100
	C_KEYRELEASE = 6'b001000
	C_RELEASE = 6'b010000
	C_HOLD = 6'b100000
"../../v/scancode.v" line 129: Found Full Case directive in module <scancode_convert>.
Module <scancode_convert> is correct for synthesis.
 
Analyzing module <scancode_rom> in library <work>.
Module <scancode_rom> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <scancode_rom>.
    Related source file is "../../v/scancode_rom.v".
Unit <scancode_rom> synthesized.


Synthesizing Unit <scancode_convert>.
    Related source file is "../../v/scancode.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 7-bit latch for signal <sc>.
WARNING:Xst:737 - Found 8-bit latch for signal <ascii>.
    Found 1-bit register for signal <strobe_out>.
    Found 1-bit register for signal <key_up>.
    Found 8-bit subtractor for signal <$addsub0000> created at line 184.
    Found 1-bit register for signal <capslock>.
    Found 1-bit register for signal <ctrl>.
    Found 1-bit register for signal <release_prefix>.
    Found 1-bit register for signal <shift>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <scancode_convert> synthesized.


Synthesizing Unit <fpga>.
    Related source file is "../../v/fpga3.v".
WARNING:Xst:647 - Input <ps2_clk> is never used.
WARNING:Xst:647 - Input <ps2_data> is never used.
WARNING:Xst:1306 - Output <vga_hsync_n> is never assigned.
WARNING:Xst:1306 - Output <vga_red0> is never assigned.
WARNING:Xst:1306 - Output <vga_red1> is never assigned.
WARNING:Xst:1306 - Output <vga_red2> is never assigned.
WARNING:Xst:1306 - Output <vga_green0> is never assigned.
WARNING:Xst:1306 - Output <vga_green1> is never assigned.
WARNING:Xst:1306 - Output <vga_green2> is never assigned.
WARNING:Xst:647 - Input <clkb> is never used.
WARNING:Xst:1306 - Output <vga_blue0> is never assigned.
WARNING:Xst:1306 - Output <vga_blue1> is never assigned.
WARNING:Xst:1306 - Output <vga_blue2> is never assigned.
WARNING:Xst:1306 - Output <vga_vsync_n> is never assigned.
WARNING:Xst:1780 - Signal <vsync> is never used or assigned.
WARNING:Xst:646 - Signal <kb_ascii_rdy> is assigned but never used.
WARNING:Xst:1780 - Signal <hsync> is never used or assigned.
WARNING:Xst:646 - Signal <kb_release> is assigned but never used.
WARNING:Xst:1780 - Signal <pixel> is never used or assigned.
    Found finite state machine <FSM_1> for signal <gray_cnt>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 2                                              |
    | Clock              | clka (rising_edge)                             |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit up counter for signal <clk8>.
    Found 1-bit register for signal <kb_rdy>.
    Found 8-bit up counter for signal <kb_scancode>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <fpga> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 7
# Latches                                              : 2
 7-bit latch                                           : 1
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <gray_cnt> on signal <gray_cnt[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <scancode_convert/state> on signal <state[1:3]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000
 000010 | 001
 010000 | 010
 001000 | 011
 000100 | 100
 100000 | 101
--------------------
Loading device for application Rf_Device from file 'v200.nph' in environment /opt/Xilinx.
WARNING:Xst:1291 - FF/Latch <strobe_out> is unconnected in block <scancode_convert>.
WARNING:Xst:1291 - FF/Latch <key_up> is unconnected in block <scancode_convert>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Latches                                              : 2
 7-bit latch                                           : 1
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fpga> ...

Optimizing unit <scancode_convert> ...

Optimizing unit <scancode_rom> ...

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <scancode_convert/strobe_out> is unconnected in block <fpga>.
WARNING:Xst:1291 - FF/Latch <scancode_convert/key_up> is unconnected in block <fpga>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga, actual ratio is 4.

Final Macro Processing ...

Processing Unit <fpga> :
INFO:Xst:2387 - HDL ADVISOR - A 2-bit shift register was found for signal <gray_cnt_FFd1> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <fpga> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fpga.ngr
Top Level Output File Name         : fpga
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 191
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 7
#      LUT2                        : 13
#      LUT3                        : 22
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 106
#      LUT4_D                      : 4
#      LUT4_L                      : 1
#      MUXCY                       : 7
#      MUXF5                       : 14
#      VCC                         : 1
#      XORCY                       : 7
# FlipFlops/Latches                : 36
#      FDC                         : 5
#      FDCE                        : 12
#      FDE                         : 1
#      FDP                         : 3
#      LD                          : 8
#      LDE                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg256-5 

 Number of Slices:                      88  out of   2352     3%  
 Number of Slice Flip Flops:            28  out of   4704     0%  
 Number of 4 input LUTs:               161  out of   4704     3%  
 Number of IOs:                         24
 Number of bonded IOBs:                 10  out of    180     5%  
    IOB Flip Flops:                      8
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)            | Load  |
----------------------------------------------------------------+----------------------------------+-------+
gray_cnt_FFd1                                                   | NONE(kb_scancode_2)              | 19    |
clka                                                            | BUFGP                            | 2     |
scancode_convert/strobe_out_set(scancode_convert/state_Out11:O) | NONE(*)(scancode_convert/ascii_0)| 8     |
scancode_convert/_cmp_eq0005(scancode_convert/state_FFd1-In21:O)| NONE(*)(scancode_convert/sc_3)   | 7     |
----------------------------------------------------------------+----------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------+------------------------+-------+
Control Signal                       | Buffer(FF name)        | Load  |
-------------------------------------+------------------------+-------+
clk8_Aset_inv(clk8_Aset_inv1_INV_0:O)| NONE(kb_scancode_2)    | 20    |
-------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.005ns (Maximum Frequency: 90.868MHz)
   Minimum input arrival time before clock: 3.150ns
   Maximum output required time after clock: 8.128ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gray_cnt_FFd1'
  Clock period: 11.005ns (frequency: 90.868MHz)
  Total number of paths / destination ports: 260 / 31
-------------------------------------------------------------------------
Delay:               11.005ns (Levels of Logic = 4)
  Source:            kb_scancode_2 (FF)
  Destination:       scancode_convert/state_FFd3 (FF)
  Source Clock:      gray_cnt_FFd1 rising
  Destination Clock: gray_cnt_FFd1 rising

  Data Path: kb_scancode_2 to scancode_convert/state_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   1.292   2.050  kb_scancode_2 (kb_scancode_2)
     LUT4_D:I1->O          2   0.653   1.340  scancode_convert/_cmp_eq000211 (scancode_convert/N21)
     LUT4:I0->O            3   0.653   1.480  scancode_convert/_cmp_eq0000 (scancode_convert/_cmp_eq0000)
     MUXF5:S->O            1   0.981   1.150  scancode_convert/state_FFd3-In_SW0_SW0 (N1336)
     LUT4:I1->O            1   0.653   0.000  scancode_convert/state_FFd3-In (scancode_convert/state_FFd3-In)
     FDC:D                     0.753          scancode_convert/state_FFd3
    ----------------------------------------
    Total                     11.005ns (4.985ns logic, 6.020ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clka'
  Clock period: 7.048ns (frequency: 141.884MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.048ns (Levels of Logic = 1)
  Source:            gray_cnt_FFd1 (FF)
  Destination:       gray_cnt_FFd2 (FF)
  Source Clock:      clka rising
  Destination Clock: clka rising

  Data Path: gray_cnt_FFd1 to gray_cnt_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   1.292   3.200  gray_cnt_FFd1 (gray_cnt_FFd1)
     INV:I->O              1   0.653   1.150  gray_cnt_FFd2-In1_INV_0 (gray_cnt_FFd2-In)
     FDC:D                     0.753          gray_cnt_FFd2
    ----------------------------------------
    Total                      7.048ns (2.698ns logic, 4.350ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gray_cnt_FFd1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.150ns (Levels of Logic = 1)
  Source:            reset_n (PAD)
  Destination:       kb_rdy (FF)
  Destination Clock: gray_cnt_FFd1 rising

  Data Path: reset_n to kb_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.924   1.340  reset_n_IBUF (reset_n_IBUF)
     FDE:CE                    0.886          kb_rdy
    ----------------------------------------
    Total                      3.150ns (1.810ns logic, 1.340ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'scancode_convert/strobe_out_set'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              8.128ns (Levels of Logic = 1)
  Source:            scancode_convert/ascii_7 (LATCH)
  Destination:       fpga_din_d0 (PAD)
  Source Clock:      scancode_convert/strobe_out_set falling

  Data Path: scancode_convert/ascii_7 to fpga_din_d0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   1.421   1.150  scancode_convert/ascii_7 (scancode_convert/ascii_7)
     OBUF:I->O                 5.557          fpga_din_d0_OBUF (fpga_din_d0)
    ----------------------------------------
    Total                      8.128ns (6.978ns logic, 1.150ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
CPU : 13.09 / 13.20 s | Elapsed : 14.00 / 14.00 s
 
--> 


Total memory usage is 245536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    2 (   0 filtered)

