{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 23:36:08 2022 " "Info: Processing started: Tue Dec 06 23:36:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Q3 -c Q3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q3 -c Q3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[2\] S\[3\] 10.658 ns Longest " "Info: Longest tpd from source pin \"A\[2\]\" to destination pin \"S\[3\]\" is 10.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns A\[2\] 1 PIN PIN_Y18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y18; Fanout = 2; PIN Node = 'A\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "Q3.v" "" { Text "C:/Users/Rhee/source/T201715193/Q3/Q3.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.890 ns) + CELL(0.366 ns) 6.113 ns adder_4bit:adder1\|FullAdder:gen_loop\[2\].FA\|Sum 2 COMB LCCOMB_X30_Y13_N24 4 " "Info: 2: + IC(4.890 ns) + CELL(0.366 ns) = 6.113 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 4; COMB Node = 'adder_4bit:adder1\|FullAdder:gen_loop\[2\].FA\|Sum'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.256 ns" { A[2] adder_4bit:adder1|FullAdder:gen_loop[2].FA|Sum } "NODE_NAME" } } { "adder_4bit.v" "" { Text "C:/Users/Rhee/source/T201715193/Q3/adder_4bit.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.346 ns) 6.727 ns adder_4bit:adder2\|FullAdder:gen_loop\[3\].FA\|Sum 3 COMB LCCOMB_X30_Y13_N28 1 " "Info: 3: + IC(0.268 ns) + CELL(0.346 ns) = 6.727 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 1; COMB Node = 'adder_4bit:adder2\|FullAdder:gen_loop\[3\].FA\|Sum'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.614 ns" { adder_4bit:adder1|FullAdder:gen_loop[2].FA|Sum adder_4bit:adder2|FullAdder:gen_loop[3].FA|Sum } "NODE_NAME" } } { "adder_4bit.v" "" { Text "C:/Users/Rhee/source/T201715193/Q3/adder_4bit.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.933 ns) + CELL(1.998 ns) 10.658 ns S\[3\] 4 PIN PIN_B12 0 " "Info: 4: + IC(1.933 ns) + CELL(1.998 ns) = 10.658 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'S\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.931 ns" { adder_4bit:adder2|FullAdder:gen_loop[3].FA|Sum S[3] } "NODE_NAME" } } { "Q3.v" "" { Text "C:/Users/Rhee/source/T201715193/Q3/Q3.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.567 ns ( 33.47 % ) " "Info: Total cell delay = 3.567 ns ( 33.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.091 ns ( 66.53 % ) " "Info: Total interconnect delay = 7.091 ns ( 66.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.658 ns" { A[2] adder_4bit:adder1|FullAdder:gen_loop[2].FA|Sum adder_4bit:adder2|FullAdder:gen_loop[3].FA|Sum S[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "10.658 ns" { A[2] {} A[2]~combout {} adder_4bit:adder1|FullAdder:gen_loop[2].FA|Sum {} adder_4bit:adder2|FullAdder:gen_loop[3].FA|Sum {} S[3] {} } { 0.000ns 0.000ns 4.890ns 0.268ns 1.933ns } { 0.000ns 0.857ns 0.366ns 0.346ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 23:36:08 2022 " "Info: Processing ended: Tue Dec 06 23:36:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
