 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:27:16 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          2.02
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1445
  Buf/Inv Cell Count:             147
  Buf Cell Count:                   1
  Inv Cell Count:                 146
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1250
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2955.694693
  Noncombinational Area:  1290.543274
  Buf/Inv Area:            204.331777
  Total Buffer Area:             2.03
  Total Inverter Area:         202.30
  Macro/Black Box Area:      0.000000
  Net Area:               1025.519456
  -----------------------------------
  Cell Area:              4246.237967
  Design Area:            5271.757423


  Design Rules
  -----------------------------------
  Total Number of Nets:          1594
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.31
  Logic Optimization:                  3.05
  Mapping Optimization:                9.52
  -----------------------------------------
  Overall Compile Time:               39.23
  Overall Compile Wall Clock Time:    41.35

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
