Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr  6 10:48:45 2022
| Host         : Dweegit running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Digital_Clock_timing_summary_routed.rpt -pb Digital_Clock_timing_summary_routed.pb -rpx Digital_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Digital_Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (5)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: CLOCK/CLOCK_DELAY/flag_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FOUR_DIGIT_DISPLAY/DELAY/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.010        0.000                      0                  128        0.232        0.000                      0                  128        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.010        0.000                      0                  128        0.232        0.000                      0                  128        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.828ns (23.680%)  route 2.669ns (76.320%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.551     5.072    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  CLOCK/CLOCK_DELAY/counter_reg[4]/Q
                         net (fo=2, routed)           0.692     6.221    CLOCK/CLOCK_DELAY/counter_reg_n_0_[4]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.345 f  CLOCK/CLOCK_DELAY/counter[26]_i_8/O
                         net (fo=1, routed)           0.732     7.076    CLOCK/CLOCK_DELAY/counter[26]_i_8_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  CLOCK/CLOCK_DELAY/counter[26]_i_4/O
                         net (fo=1, routed)           0.431     7.631    CLOCK/CLOCK_DELAY/counter[26]_i_4_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  CLOCK/CLOCK_DELAY/counter[26]_i_1/O
                         net (fo=27, routed)          0.814     8.569    CLOCK/CLOCK_DELAY/counter[26]_i_1_n_0
    SLICE_X57Y30         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.442    14.783    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[25]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y30         FDRE (Setup_fdre_C_R)       -0.429    14.579    CLOCK/CLOCK_DELAY/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.828ns (23.680%)  route 2.669ns (76.320%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.551     5.072    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  CLOCK/CLOCK_DELAY/counter_reg[4]/Q
                         net (fo=2, routed)           0.692     6.221    CLOCK/CLOCK_DELAY/counter_reg_n_0_[4]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.345 f  CLOCK/CLOCK_DELAY/counter[26]_i_8/O
                         net (fo=1, routed)           0.732     7.076    CLOCK/CLOCK_DELAY/counter[26]_i_8_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  CLOCK/CLOCK_DELAY/counter[26]_i_4/O
                         net (fo=1, routed)           0.431     7.631    CLOCK/CLOCK_DELAY/counter[26]_i_4_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  CLOCK/CLOCK_DELAY/counter[26]_i_1/O
                         net (fo=27, routed)          0.814     8.569    CLOCK/CLOCK_DELAY/counter[26]_i_1_n_0
    SLICE_X57Y30         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.442    14.783    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[26]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y30         FDRE (Setup_fdre_C_R)       -0.429    14.579    CLOCK/CLOCK_DELAY/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.828ns (24.623%)  route 2.535ns (75.377%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.551     5.072    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  CLOCK/CLOCK_DELAY/counter_reg[4]/Q
                         net (fo=2, routed)           0.692     6.221    CLOCK/CLOCK_DELAY/counter_reg_n_0_[4]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.345 f  CLOCK/CLOCK_DELAY/counter[26]_i_8/O
                         net (fo=1, routed)           0.732     7.076    CLOCK/CLOCK_DELAY/counter[26]_i_8_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  CLOCK/CLOCK_DELAY/counter[26]_i_4/O
                         net (fo=1, routed)           0.431     7.631    CLOCK/CLOCK_DELAY/counter[26]_i_4_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  CLOCK/CLOCK_DELAY/counter[26]_i_1/O
                         net (fo=27, routed)          0.680     8.435    CLOCK/CLOCK_DELAY/counter[26]_i_1_n_0
    SLICE_X57Y27         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.439    14.780    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[13]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y27         FDRE (Setup_fdre_C_R)       -0.429    14.576    CLOCK/CLOCK_DELAY/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.828ns (24.623%)  route 2.535ns (75.377%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.551     5.072    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  CLOCK/CLOCK_DELAY/counter_reg[4]/Q
                         net (fo=2, routed)           0.692     6.221    CLOCK/CLOCK_DELAY/counter_reg_n_0_[4]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.345 f  CLOCK/CLOCK_DELAY/counter[26]_i_8/O
                         net (fo=1, routed)           0.732     7.076    CLOCK/CLOCK_DELAY/counter[26]_i_8_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  CLOCK/CLOCK_DELAY/counter[26]_i_4/O
                         net (fo=1, routed)           0.431     7.631    CLOCK/CLOCK_DELAY/counter[26]_i_4_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  CLOCK/CLOCK_DELAY/counter[26]_i_1/O
                         net (fo=27, routed)          0.680     8.435    CLOCK/CLOCK_DELAY/counter[26]_i_1_n_0
    SLICE_X57Y27         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.439    14.780    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[14]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y27         FDRE (Setup_fdre_C_R)       -0.429    14.576    CLOCK/CLOCK_DELAY/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.828ns (24.623%)  route 2.535ns (75.377%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.551     5.072    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  CLOCK/CLOCK_DELAY/counter_reg[4]/Q
                         net (fo=2, routed)           0.692     6.221    CLOCK/CLOCK_DELAY/counter_reg_n_0_[4]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.345 f  CLOCK/CLOCK_DELAY/counter[26]_i_8/O
                         net (fo=1, routed)           0.732     7.076    CLOCK/CLOCK_DELAY/counter[26]_i_8_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  CLOCK/CLOCK_DELAY/counter[26]_i_4/O
                         net (fo=1, routed)           0.431     7.631    CLOCK/CLOCK_DELAY/counter[26]_i_4_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  CLOCK/CLOCK_DELAY/counter[26]_i_1/O
                         net (fo=27, routed)          0.680     8.435    CLOCK/CLOCK_DELAY/counter[26]_i_1_n_0
    SLICE_X57Y27         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.439    14.780    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[15]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y27         FDRE (Setup_fdre_C_R)       -0.429    14.576    CLOCK/CLOCK_DELAY/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.828ns (24.623%)  route 2.535ns (75.377%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.551     5.072    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  CLOCK/CLOCK_DELAY/counter_reg[4]/Q
                         net (fo=2, routed)           0.692     6.221    CLOCK/CLOCK_DELAY/counter_reg_n_0_[4]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.345 f  CLOCK/CLOCK_DELAY/counter[26]_i_8/O
                         net (fo=1, routed)           0.732     7.076    CLOCK/CLOCK_DELAY/counter[26]_i_8_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  CLOCK/CLOCK_DELAY/counter[26]_i_4/O
                         net (fo=1, routed)           0.431     7.631    CLOCK/CLOCK_DELAY/counter[26]_i_4_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  CLOCK/CLOCK_DELAY/counter[26]_i_1/O
                         net (fo=27, routed)          0.680     8.435    CLOCK/CLOCK_DELAY/counter[26]_i_1_n_0
    SLICE_X57Y27         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.439    14.780    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[16]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y27         FDRE (Setup_fdre_C_R)       -0.429    14.576    CLOCK/CLOCK_DELAY/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.828ns (24.456%)  route 2.558ns (75.544%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.551     5.072    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  CLOCK/CLOCK_DELAY/counter_reg[4]/Q
                         net (fo=2, routed)           0.692     6.221    CLOCK/CLOCK_DELAY/counter_reg_n_0_[4]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.345 f  CLOCK/CLOCK_DELAY/counter[26]_i_8/O
                         net (fo=1, routed)           0.732     7.076    CLOCK/CLOCK_DELAY/counter[26]_i_8_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  CLOCK/CLOCK_DELAY/counter[26]_i_4/O
                         net (fo=1, routed)           0.431     7.631    CLOCK/CLOCK_DELAY/counter[26]_i_4_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  CLOCK/CLOCK_DELAY/counter[26]_i_1/O
                         net (fo=27, routed)          0.703     8.458    CLOCK/CLOCK_DELAY/counter[26]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.436    14.777    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[1]/C
                         clock pessimism              0.295    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X57Y24         FDRE (Setup_fdre_C_R)       -0.429    14.608    CLOCK/CLOCK_DELAY/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.828ns (24.456%)  route 2.558ns (75.544%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.551     5.072    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  CLOCK/CLOCK_DELAY/counter_reg[4]/Q
                         net (fo=2, routed)           0.692     6.221    CLOCK/CLOCK_DELAY/counter_reg_n_0_[4]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.345 f  CLOCK/CLOCK_DELAY/counter[26]_i_8/O
                         net (fo=1, routed)           0.732     7.076    CLOCK/CLOCK_DELAY/counter[26]_i_8_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  CLOCK/CLOCK_DELAY/counter[26]_i_4/O
                         net (fo=1, routed)           0.431     7.631    CLOCK/CLOCK_DELAY/counter[26]_i_4_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  CLOCK/CLOCK_DELAY/counter[26]_i_1/O
                         net (fo=27, routed)          0.703     8.458    CLOCK/CLOCK_DELAY/counter[26]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.436    14.777    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[2]/C
                         clock pessimism              0.295    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X57Y24         FDRE (Setup_fdre_C_R)       -0.429    14.608    CLOCK/CLOCK_DELAY/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.828ns (24.456%)  route 2.558ns (75.544%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.551     5.072    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  CLOCK/CLOCK_DELAY/counter_reg[4]/Q
                         net (fo=2, routed)           0.692     6.221    CLOCK/CLOCK_DELAY/counter_reg_n_0_[4]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.345 f  CLOCK/CLOCK_DELAY/counter[26]_i_8/O
                         net (fo=1, routed)           0.732     7.076    CLOCK/CLOCK_DELAY/counter[26]_i_8_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  CLOCK/CLOCK_DELAY/counter[26]_i_4/O
                         net (fo=1, routed)           0.431     7.631    CLOCK/CLOCK_DELAY/counter[26]_i_4_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  CLOCK/CLOCK_DELAY/counter[26]_i_1/O
                         net (fo=27, routed)          0.703     8.458    CLOCK/CLOCK_DELAY/counter[26]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.436    14.777    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[3]/C
                         clock pessimism              0.295    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X57Y24         FDRE (Setup_fdre_C_R)       -0.429    14.608    CLOCK/CLOCK_DELAY/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.828ns (24.456%)  route 2.558ns (75.544%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.551     5.072    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  CLOCK/CLOCK_DELAY/counter_reg[4]/Q
                         net (fo=2, routed)           0.692     6.221    CLOCK/CLOCK_DELAY/counter_reg_n_0_[4]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.345 f  CLOCK/CLOCK_DELAY/counter[26]_i_8/O
                         net (fo=1, routed)           0.732     7.076    CLOCK/CLOCK_DELAY/counter[26]_i_8_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.200 f  CLOCK/CLOCK_DELAY/counter[26]_i_4/O
                         net (fo=1, routed)           0.431     7.631    CLOCK/CLOCK_DELAY/counter[26]_i_4_n_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.124     7.755 r  CLOCK/CLOCK_DELAY/counter[26]_i_1/O
                         net (fo=27, routed)          0.703     8.458    CLOCK/CLOCK_DELAY/counter[26]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.436    14.777    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/C
                         clock pessimism              0.295    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X57Y24         FDRE (Setup_fdre_C_R)       -0.429    14.608    CLOCK/CLOCK_DELAY/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  6.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ALARM/hour_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALARM/hour_ten_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.159%)  route 0.157ns (42.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    ALARM/clk_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  ALARM/hour_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  ALARM/hour_reg[1]/Q
                         net (fo=6, routed)           0.157     1.760    ALARM/alarm_hour[1]
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.805 r  ALARM/hour_ten[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    ALARM/hour_ten[0]_i_1_n_0
    SLICE_X54Y27         FDRE                                         r  ALARM/hour_ten_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.951    ALARM/clk_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  ALARM/hour_ten_reg[0]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.121     1.573    ALARM/hour_ten_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.559     1.442    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  CLOCK/CLOCK_DELAY/counter_reg[0]/Q
                         net (fo=3, routed)           0.177     1.784    CLOCK/CLOCK_DELAY/counter_reg_n_0_[0]
    SLICE_X56Y29         LUT1 (Prop_lut1_I0_O)        0.043     1.827 r  CLOCK/CLOCK_DELAY/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    CLOCK/CLOCK_DELAY/counter[0]
    SLICE_X56Y29         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.826     1.953    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[0]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y29         FDRE (Hold_fdre_C_D)         0.133     1.575    CLOCK/CLOCK_DELAY/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.558     1.441    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  CLOCK/CLOCK_DELAY/counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.699    CLOCK/CLOCK_DELAY/counter_reg_n_0_[16]
    SLICE_X57Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  CLOCK/CLOCK_DELAY/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.807    CLOCK/CLOCK_DELAY/data0[16]
    SLICE_X57Y27         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.951    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[16]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X57Y27         FDRE (Hold_fdre_C_D)         0.105     1.546    CLOCK/CLOCK_DELAY/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CLOCK/CLOCK_DELAY/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.699    CLOCK/CLOCK_DELAY/counter_reg_n_0_[12]
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  CLOCK/CLOCK_DELAY/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.807    CLOCK/CLOCK_DELAY/data0[12]
    SLICE_X57Y26         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.822     1.949    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[12]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y26         FDRE (Hold_fdre_C_D)         0.105     1.544    CLOCK/CLOCK_DELAY/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FOUR_DIGIT_DISPLAY/DELAY/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FOUR_DIGIT_DISPLAY/DELAY/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.554     1.437    FOUR_DIGIT_DISPLAY/DELAY/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  FOUR_DIGIT_DISPLAY/DELAY/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  FOUR_DIGIT_DISPLAY/DELAY/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.697    FOUR_DIGIT_DISPLAY/DELAY/counter_reg_n_0_[12]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  FOUR_DIGIT_DISPLAY/DELAY/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.805    FOUR_DIGIT_DISPLAY/DELAY/counter0_carry__1_n_4
    SLICE_X55Y23         FDRE                                         r  FOUR_DIGIT_DISPLAY/DELAY/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.822     1.949    FOUR_DIGIT_DISPLAY/DELAY/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  FOUR_DIGIT_DISPLAY/DELAY/counter_reg[12]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    FOUR_DIGIT_DISPLAY/DELAY/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FOUR_DIGIT_DISPLAY/DELAY/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FOUR_DIGIT_DISPLAY/DELAY/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    FOUR_DIGIT_DISPLAY/DELAY/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  FOUR_DIGIT_DISPLAY/DELAY/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  FOUR_DIGIT_DISPLAY/DELAY/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.699    FOUR_DIGIT_DISPLAY/DELAY/counter_reg_n_0_[8]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  FOUR_DIGIT_DISPLAY/DELAY/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.807    FOUR_DIGIT_DISPLAY/DELAY/counter0_carry__0_n_4
    SLICE_X55Y22         FDRE                                         r  FOUR_DIGIT_DISPLAY/DELAY/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.951    FOUR_DIGIT_DISPLAY/DELAY/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  FOUR_DIGIT_DISPLAY/DELAY/counter_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    FOUR_DIGIT_DISPLAY/DELAY/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.559     1.442    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CLOCK/CLOCK_DELAY/counter_reg[24]/Q
                         net (fo=2, routed)           0.119     1.702    CLOCK/CLOCK_DELAY/counter_reg_n_0_[24]
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  CLOCK/CLOCK_DELAY/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.810    CLOCK/CLOCK_DELAY/data0[24]
    SLICE_X57Y29         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.826     1.953    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y29         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[24]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y29         FDRE (Hold_fdre_C_D)         0.105     1.547    CLOCK/CLOCK_DELAY/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.555     1.438    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  CLOCK/CLOCK_DELAY/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.698    CLOCK/CLOCK_DELAY/counter_reg_n_0_[4]
    SLICE_X57Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  CLOCK/CLOCK_DELAY/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.806    CLOCK/CLOCK_DELAY/data0[4]
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.821     1.948    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[4]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.105     1.543    CLOCK/CLOCK_DELAY/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLOCK/CLOCK_DELAY/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/CLOCK_DELAY/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.555     1.438    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  CLOCK/CLOCK_DELAY/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.698    CLOCK/CLOCK_DELAY/counter_reg_n_0_[8]
    SLICE_X57Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  CLOCK/CLOCK_DELAY/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.806    CLOCK/CLOCK_DELAY/data0[8]
    SLICE_X57Y25         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.821     1.948    CLOCK/CLOCK_DELAY/clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  CLOCK/CLOCK_DELAY/counter_reg[8]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y25         FDRE (Hold_fdre_C_D)         0.105     1.543    CLOCK/CLOCK_DELAY/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FOUR_DIGIT_DISPLAY/DELAY/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FOUR_DIGIT_DISPLAY/DELAY/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.553     1.436    FOUR_DIGIT_DISPLAY/DELAY/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  FOUR_DIGIT_DISPLAY/DELAY/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  FOUR_DIGIT_DISPLAY/DELAY/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.696    FOUR_DIGIT_DISPLAY/DELAY/counter_reg_n_0_[16]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  FOUR_DIGIT_DISPLAY/DELAY/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.804    FOUR_DIGIT_DISPLAY/DELAY/counter0_carry__2_n_4
    SLICE_X55Y24         FDRE                                         r  FOUR_DIGIT_DISPLAY/DELAY/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.821     1.948    FOUR_DIGIT_DISPLAY/DELAY/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  FOUR_DIGIT_DISPLAY/DELAY/counter_reg[16]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    FOUR_DIGIT_DISPLAY/DELAY/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y28   ALARM/hour_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y28   ALARM/hour_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y28   ALARM/hour_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y28   ALARM/hour_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y29   ALARM/min_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y29   ALARM/min_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y29   ALARM/min_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y29   ALARM/min_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y28   ALARM/min_ten_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   CLOCK/CLOCK_DELAY/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   CLOCK/CLOCK_DELAY/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   CLOCK/CLOCK_DELAY/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   CLOCK/CLOCK_DELAY/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   CLOCK/CLOCK_DELAY/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   CLOCK/CLOCK_DELAY/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   CLOCK/CLOCK_DELAY/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   CLOCK/CLOCK_DELAY/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   FOUR_DIGIT_DISPLAY/DELAY/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   FOUR_DIGIT_DISPLAY/DELAY/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   ALARM/hour_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   ALARM/hour_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   ALARM/hour_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   ALARM/hour_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   ALARM/min_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   ALARM/min_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   ALARM/min_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   ALARM/min_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y28   ALARM/min_ten_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   CLOCK/CLOCK_DELAY/counter_reg[0]/C



