11:31:29 AM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 12:09:48 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=256, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Found RAM ram_s_rd_wr, depth=32, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=32, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
@W: CD638 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":23:11:23:15|Signal ram_s is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.program_memory.behavioral
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Bit 0 of input waddr of instance Ram2048x2_inst8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Bit 1 of input waddr of instance Ram2048x2_inst8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Bit 2 of input waddr of instance Ram2048x2_inst8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Bit 3 of input waddr of instance Ram2048x2_inst8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Bit 4 of input waddr of instance Ram2048x2_inst8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Bit 5 of input waddr of instance Ram2048x2_inst8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Bit 6 of input waddr of instance Ram2048x2_inst8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Bit 7 of input waddr of instance Ram2048x2_inst8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Bit 8 of input waddr of instance Ram2048x2_inst8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Bit 9 of input waddr of instance Ram2048x2_inst8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Bit 10 of input waddr of instance Ram2048x2_inst8 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":404:1:404:15|Bit 0 of input waddr of instance Ram2048x2_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":404:1:404:15|Bit 1 of input waddr of instance Ram2048x2_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":404:1:404:15|Bit 2 of input waddr of instance Ram2048x2_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":404:1:404:15|Bit 3 of input waddr of instance Ram2048x2_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":404:1:404:15|Bit 4 of input waddr of instance Ram2048x2_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":404:1:404:15|Bit 5 of input waddr of instance Ram2048x2_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":404:1:404:15|Bit 6 of input waddr of instance Ram2048x2_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":404:1:404:15|Bit 7 of input waddr of instance Ram2048x2_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":404:1:404:15|Bit 8 of input waddr of instance Ram2048x2_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":404:1:404:15|Bit 9 of input waddr of instance Ram2048x2_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":404:1:404:15|Bit 10 of input waddr of instance Ram2048x2_inst7 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":372:1:372:15|Bit 0 of input waddr of instance Ram2048x2_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":372:1:372:15|Bit 1 of input waddr of instance Ram2048x2_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":372:1:372:15|Bit 2 of input waddr of instance Ram2048x2_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":372:1:372:15|Bit 3 of input waddr of instance Ram2048x2_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":372:1:372:15|Bit 4 of input waddr of instance Ram2048x2_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":372:1:372:15|Bit 5 of input waddr of instance Ram2048x2_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":372:1:372:15|Bit 6 of input waddr of instance Ram2048x2_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":372:1:372:15|Bit 7 of input waddr of instance Ram2048x2_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":372:1:372:15|Bit 8 of input waddr of instance Ram2048x2_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":372:1:372:15|Bit 9 of input waddr of instance Ram2048x2_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":372:1:372:15|Bit 10 of input waddr of instance Ram2048x2_inst6 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":340:1:340:15|Bit 0 of input waddr of instance Ram2048x2_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":340:1:340:15|Bit 1 of input waddr of instance Ram2048x2_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":340:1:340:15|Bit 2 of input waddr of instance Ram2048x2_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":340:1:340:15|Bit 3 of input waddr of instance Ram2048x2_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":340:1:340:15|Bit 4 of input waddr of instance Ram2048x2_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":340:1:340:15|Bit 5 of input waddr of instance Ram2048x2_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":340:1:340:15|Bit 6 of input waddr of instance Ram2048x2_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":340:1:340:15|Bit 7 of input waddr of instance Ram2048x2_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":340:1:340:15|Bit 8 of input waddr of instance Ram2048x2_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":340:1:340:15|Bit 9 of input waddr of instance Ram2048x2_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":340:1:340:15|Bit 10 of input waddr of instance Ram2048x2_inst5 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":308:1:308:15|Bit 0 of input waddr of instance Ram2048x2_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":308:1:308:15|Bit 1 of input waddr of instance Ram2048x2_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":308:1:308:15|Bit 2 of input waddr of instance Ram2048x2_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":308:1:308:15|Bit 3 of input waddr of instance Ram2048x2_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":308:1:308:15|Bit 4 of input waddr of instance Ram2048x2_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":308:1:308:15|Bit 5 of input waddr of instance Ram2048x2_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":308:1:308:15|Bit 6 of input waddr of instance Ram2048x2_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":308:1:308:15|Bit 7 of input waddr of instance Ram2048x2_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":308:1:308:15|Bit 8 of input waddr of instance Ram2048x2_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":308:1:308:15|Bit 9 of input waddr of instance Ram2048x2_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":308:1:308:15|Bit 10 of input waddr of instance Ram2048x2_inst4 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":276:1:276:15|Bit 0 of input waddr of instance Ram2048x2_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":276:1:276:15|Bit 1 of input waddr of instance Ram2048x2_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":276:1:276:15|Bit 2 of input waddr of instance Ram2048x2_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":276:1:276:15|Bit 3 of input waddr of instance Ram2048x2_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":276:1:276:15|Bit 4 of input waddr of instance Ram2048x2_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":276:1:276:15|Bit 5 of input waddr of instance Ram2048x2_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":276:1:276:15|Bit 6 of input waddr of instance Ram2048x2_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":276:1:276:15|Bit 7 of input waddr of instance Ram2048x2_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":276:1:276:15|Bit 8 of input waddr of instance Ram2048x2_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":276:1:276:15|Bit 9 of input waddr of instance Ram2048x2_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":276:1:276:15|Bit 10 of input waddr of instance Ram2048x2_inst3 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":244:1:244:15|Bit 0 of input waddr of instance Ram2048x2_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":244:1:244:15|Bit 1 of input waddr of instance Ram2048x2_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":244:1:244:15|Bit 2 of input waddr of instance Ram2048x2_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":244:1:244:15|Bit 3 of input waddr of instance Ram2048x2_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":244:1:244:15|Bit 4 of input waddr of instance Ram2048x2_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":244:1:244:15|Bit 5 of input waddr of instance Ram2048x2_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":244:1:244:15|Bit 6 of input waddr of instance Ram2048x2_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":244:1:244:15|Bit 7 of input waddr of instance Ram2048x2_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":244:1:244:15|Bit 8 of input waddr of instance Ram2048x2_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":244:1:244:15|Bit 9 of input waddr of instance Ram2048x2_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":244:1:244:15|Bit 10 of input waddr of instance Ram2048x2_inst2 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 0 of input waddr of instance Ram2048x2_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 1 of input waddr of instance Ram2048x2_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 2 of input waddr of instance Ram2048x2_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 3 of input waddr of instance Ram2048x2_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 4 of input waddr of instance Ram2048x2_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 5 of input waddr of instance Ram2048x2_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 6 of input waddr of instance Ram2048x2_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 7 of input waddr of instance Ram2048x2_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 8 of input waddr of instance Ram2048x2_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 9 of input waddr of instance Ram2048x2_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":212:1:212:15|Bit 10 of input waddr of instance Ram2048x2_inst1 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":180:1:180:15|Bit 0 of input waddr of instance Ram2048x2_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":180:1:180:15|Bit 1 of input waddr of instance Ram2048x2_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":180:1:180:15|Bit 2 of input waddr of instance Ram2048x2_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":180:1:180:15|Bit 3 of input waddr of instance Ram2048x2_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":180:1:180:15|Bit 4 of input waddr of instance Ram2048x2_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":180:1:180:15|Bit 5 of input waddr of instance Ram2048x2_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":180:1:180:15|Bit 6 of input waddr of instance Ram2048x2_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":180:1:180:15|Bit 7 of input waddr of instance Ram2048x2_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":180:1:180:15|Bit 8 of input waddr of instance Ram2048x2_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":180:1:180:15|Bit 9 of input waddr of instance Ram2048x2_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":180:1:180:15|Bit 10 of input waddr of instance Ram2048x2_inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.top.behavioral
@W: CL247 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 97MB peak: 102MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:09:49 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:09:49 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:09:49 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:09:51 2019

###########################################################]
Pre-mapping Report

# Thu May 16 12:09:51 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 114MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 114MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 114MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri0 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri0 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri1 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri1 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri2 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri2 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri3 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri3 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri4 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri4 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri5 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri5 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri6 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri6 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri7 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri7 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri8 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri8 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri9 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri9 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     61.2 MHz      16.327        inferred     Autoconstr_clkgroup_0     136  
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Found inferred clock top|CLK_3P3_MHZ which controls 136 sequential elements including test_program.Ram2048x2_inst8. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 54MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 12:09:52 2019

###########################################################]
Map & Optimize Report

# Thu May 16 12:09:53 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri255 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri255 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri254 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri254 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri253 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri253 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri252 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri252 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri251 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri251 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri250 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri250 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri249 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri249 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri248 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri248 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri247 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri247 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri246 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri246 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.write_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.k_write_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.read_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":76:43:76:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 150MB)

@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM spm_with_output_reg_i.spm_ram.ram_s[7:0] (in view: work.zipi8(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance spm_with_output_reg_i.spm_ram.ram_s[7:0]
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Unable to map RAM instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr[7:0] to RAM for technology specified. 
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|RAM two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[4] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[5] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[6] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[1] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram4_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram4_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram_high.ram_s[7:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram_high.ram_s[7:0]
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram_low.ram_s[7:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram_low.ram_s[7:0]
@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 266 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 150MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 157MB peak: 158MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.write_strobe (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.k_write_strobe (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.read_strobe (in view: work.top(behavioral)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 158MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 159MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 159MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 159MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 159MB)

@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 256 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 159MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 188MB peak: 190MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -6.52ns		 810 /       322
   2		0h:00m:05s		    -6.52ns		 656 /       322
   3		0h:00m:05s		    -5.12ns		 655 /       322
   4		0h:00m:05s		    -5.12ns		 654 /       322

   5		0h:00m:09s		    -5.12ns		 714 /       322
   6		0h:00m:09s		    -5.12ns		 714 /       322
   7		0h:00m:09s		    -3.72ns		 715 /       322
   8		0h:00m:10s		    -3.72ns		 716 /       322


   9		0h:00m:11s		    -3.72ns		 712 /       322
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 218MB peak: 219MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 220MB peak: 220MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 346 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               346        processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[6]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 186MB peak: 221MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 215MB peak: 221MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 215MB peak: 221MB)


Start final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 214MB peak: 221MB)

@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 22.66ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 16 12:10:07 2019
#


Top view:               top
Requested Frequency:    44.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.999

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     44.1 MHz      37.5 MHz      22.663        26.662        -3.999     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  22.663      -3.999  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                              Arrival           
Instance                               Reference           Type             Pin          Net                 Time        Slack 
                                       Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7           top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       -3.999
processor_zipi8.flags_i.carry_flag     top|CLK_3P3_MHZ     SB_DFF           Q            carry_flag          0.796       -3.112
processor_zipi8.flags_i.zero_flag      top|CLK_3P3_MHZ     SB_DFF           Q            zero_flag           0.796       -3.071
test_program.Ram2048x2_inst2           top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[4]      0.920       -2.524
test_program.Ram2048x2_inst2           top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[5]      0.920       -2.317
test_program.Ram2048x2_inst7           top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       -2.163
test_program.Ram2048x2_inst4           top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[8]      0.920       -2.152
test_program.Ram2048x2_inst8           top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       -2.091
test_program.Ram2048x2_inst4           top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[9]      0.920       -2.080
test_program.Ram2048x2_inst8           top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[17]     0.920       -2.060
===============================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                         Required           
Instance                                                                 Reference           Type             Pin          Net                            Time         Slack 
                                                                         Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0                   top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[3]     stack_pointer_RNI7R24M1[3]     22.363       -3.999
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0                    top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[3]     stack_pointer_RNI7R24M1[3]     22.363       -3.999
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0                    top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[4]     stack_pointer_RNI711T32[4]     22.363       -3.999
processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0                   top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[4]     stack_pointer_RNI711T32[4]     22.363       -3.999
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     top|CLK_3P3_MHZ     SB_DFF           D            N_1195_i                       22.508       -2.524
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     top|CLK_3P3_MHZ     SB_DFF           D            N_1192_i                       22.508       -2.493
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF           D            N_1194_i                       22.508       -2.493
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF           D            N_1196_i                       22.508       -2.493
processor_zipi8.flags_i.arith_carry                                      top|CLK_3P3_MHZ     SB_DFF           D            carry_arith_logical_7          22.508       -2.452
processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0                   top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[2]     stack_pointer_RNI32IJ81[2]     22.363       -1.967
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      22.663
    - Setup time:                            0.300
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.363

    - Propagation time:                      26.362
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.999

    Number of logic level(s):                10
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[1]
    Ending point:                            processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0 / RADDR[4]
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK

Instance / Net                                                                Pin          Pin               Arrival     No. of    
Name                                                         Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                 SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[15]                                              Net              -            -       2.259     -           25        
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2_1     SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2_1     SB_LUT4          O            Out     0.661     3.840       -         
pc_move_is_valid_2_1                                         Net              -            -       1.371     -           1         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2       SB_LUT4          I3           In      -         5.211       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2       SB_LUT4          O            Out     0.465     5.676       -         
pc_move_is_valid_2                                           Net              -            -       1.371     -           2         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid         SB_LUT4          I0           In      -         7.048       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid         SB_LUT4          O            Out     0.661     7.709       -         
pc_move_is_valid_0                                           Net              -            -       1.371     -           7         
processor_zipi8.decode4_pc_statck_i.pop_stack                SB_LUT4          I2           In      -         9.080       -         
processor_zipi8.decode4_pc_statck_i.pop_stack                SB_LUT4          O            Out     0.517     9.597       -         
pop_stack                                                    Net              -            -       1.371     -           2         
processor_zipi8.stack_i.stack_pointer_RNI696G6[0]            SB_LUT4          I1           In      -         10.968      -         
processor_zipi8.stack_i.stack_pointer_RNI696G6[0]            SB_LUT4          O            Out     0.589     11.557      -         
half_pointer_value_2[0]                                      Net              -            -       1.371     -           2         
processor_zipi8.stack_i.stack_pointer_RNIJUA7D[0]            SB_LUT4          I1           In      -         12.928      -         
processor_zipi8.stack_i.stack_pointer_RNIJUA7D[0]            SB_LUT4          O            Out     0.589     13.517      -         
stack_pointer_carry_4[0]                                     Net              -            -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNILLRNQ[1]            SB_LUT4          I0           In      -         14.888      -         
processor_zipi8.stack_i.stack_pointer_RNILLRNQ[1]            SB_LUT4          O            Out     0.661     15.550      -         
stack_pointer_carry_10[1]                                    Net              -            -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNINIA1M1[3]           SB_LUT4          I0           In      -         16.921      -         
processor_zipi8.stack_i.stack_pointer_RNINIA1M1[3]           SB_LUT4          O            Out     0.661     17.582      -         
stack_pointer_carry_22[3]                                    Net              -            -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNISCRH32[4]           SB_LUT4          I0           In      -         18.953      -         
processor_zipi8.stack_i.stack_pointer_RNISCRH32[4]           SB_LUT4          O            Out     0.661     19.615      -         
N_1189                                                       Net              -            -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNI711T32[4]           SB_LUT4          I0           In      -         20.986      -         
processor_zipi8.stack_i.stack_pointer_RNI711T32[4]           SB_LUT4          O            Out     0.661     21.647      -         
stack_pointer_RNI711T32[4]                                   Net              -            -       4.715     -           3         
processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0       SB_RAM256x16     RADDR[4]     In      -         26.362      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 26.662 is 7.349(27.6%) logic and 19.313(72.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      22.663
    - Setup time:                            0.300
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.363

    - Propagation time:                      26.362
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.999

    Number of logic level(s):                10
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[1]
    Ending point:                            processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0 / RADDR[3]
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK

Instance / Net                                                                Pin          Pin               Arrival     No. of    
Name                                                         Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                 SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[15]                                              Net              -            -       2.259     -           25        
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2_1     SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2_1     SB_LUT4          O            Out     0.661     3.840       -         
pc_move_is_valid_2_1                                         Net              -            -       1.371     -           1         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2       SB_LUT4          I3           In      -         5.211       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2       SB_LUT4          O            Out     0.465     5.676       -         
pc_move_is_valid_2                                           Net              -            -       1.371     -           2         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid         SB_LUT4          I0           In      -         7.048       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid         SB_LUT4          O            Out     0.661     7.709       -         
pc_move_is_valid_0                                           Net              -            -       1.371     -           7         
processor_zipi8.decode4_pc_statck_i.pop_stack                SB_LUT4          I2           In      -         9.080       -         
processor_zipi8.decode4_pc_statck_i.pop_stack                SB_LUT4          O            Out     0.517     9.597       -         
pop_stack                                                    Net              -            -       1.371     -           2         
processor_zipi8.stack_i.stack_pointer_RNI696G6[0]            SB_LUT4          I1           In      -         10.968      -         
processor_zipi8.stack_i.stack_pointer_RNI696G6[0]            SB_LUT4          O            Out     0.589     11.557      -         
half_pointer_value_2[0]                                      Net              -            -       1.371     -           2         
processor_zipi8.stack_i.stack_pointer_RNIJUA7D[0]            SB_LUT4          I1           In      -         12.928      -         
processor_zipi8.stack_i.stack_pointer_RNIJUA7D[0]            SB_LUT4          O            Out     0.589     13.517      -         
stack_pointer_carry_4[0]                                     Net              -            -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNILLRNQ[1]            SB_LUT4          I0           In      -         14.888      -         
processor_zipi8.stack_i.stack_pointer_RNILLRNQ[1]            SB_LUT4          O            Out     0.661     15.550      -         
stack_pointer_carry_10[1]                                    Net              -            -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNIODC881[2]           SB_LUT4          I0           In      -         16.921      -         
processor_zipi8.stack_i.stack_pointer_RNIODC881[2]           SB_LUT4          O            Out     0.661     17.582      -         
stack_pointer_carry_16[2]                                    Net              -            -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIS6TOL1[3]           SB_LUT4          I0           In      -         18.953      -         
processor_zipi8.stack_i.stack_pointer_RNIS6TOL1[3]           SB_LUT4          O            Out     0.661     19.615      -         
N_1188                                                       Net              -            -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNI7R24M1[3]           SB_LUT4          I0           In      -         20.986      -         
processor_zipi8.stack_i.stack_pointer_RNI7R24M1[3]           SB_LUT4          O            Out     0.661     21.647      -         
stack_pointer_RNI7R24M1[3]                                   Net              -            -       4.715     -           3         
processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0       SB_RAM256x16     RADDR[3]     In      -         26.362      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 26.662 is 7.349(27.6%) logic and 19.313(72.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      22.663
    - Setup time:                            0.300
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.363

    - Propagation time:                      26.362
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.999

    Number of logic level(s):                10
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[1]
    Ending point:                            processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0 / RADDR[4]
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK

Instance / Net                                                                Pin          Pin               Arrival     No. of    
Name                                                         Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                 SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[15]                                              Net              -            -       2.259     -           25        
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2_1     SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2_1     SB_LUT4          O            Out     0.661     3.840       -         
pc_move_is_valid_2_1                                         Net              -            -       1.371     -           1         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2       SB_LUT4          I3           In      -         5.211       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2       SB_LUT4          O            Out     0.465     5.676       -         
pc_move_is_valid_2                                           Net              -            -       1.371     -           2         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid         SB_LUT4          I0           In      -         7.048       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid         SB_LUT4          O            Out     0.661     7.709       -         
pc_move_is_valid_0                                           Net              -            -       1.371     -           7         
processor_zipi8.decode4_pc_statck_i.pop_stack                SB_LUT4          I2           In      -         9.080       -         
processor_zipi8.decode4_pc_statck_i.pop_stack                SB_LUT4          O            Out     0.517     9.597       -         
pop_stack                                                    Net              -            -       1.371     -           2         
processor_zipi8.stack_i.stack_pointer_RNI696G6[0]            SB_LUT4          I1           In      -         10.968      -         
processor_zipi8.stack_i.stack_pointer_RNI696G6[0]            SB_LUT4          O            Out     0.589     11.557      -         
half_pointer_value_2[0]                                      Net              -            -       1.371     -           2         
processor_zipi8.stack_i.stack_pointer_RNIJUA7D[0]            SB_LUT4          I1           In      -         12.928      -         
processor_zipi8.stack_i.stack_pointer_RNIJUA7D[0]            SB_LUT4          O            Out     0.589     13.517      -         
stack_pointer_carry_4[0]                                     Net              -            -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNILLRNQ[1]            SB_LUT4          I0           In      -         14.888      -         
processor_zipi8.stack_i.stack_pointer_RNILLRNQ[1]            SB_LUT4          O            Out     0.661     15.550      -         
stack_pointer_carry_10[1]                                    Net              -            -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNINIA1M1[3]           SB_LUT4          I0           In      -         16.921      -         
processor_zipi8.stack_i.stack_pointer_RNINIA1M1[3]           SB_LUT4          O            Out     0.661     17.582      -         
stack_pointer_carry_22[3]                                    Net              -            -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNISCRH32[4]           SB_LUT4          I0           In      -         18.953      -         
processor_zipi8.stack_i.stack_pointer_RNISCRH32[4]           SB_LUT4          O            Out     0.661     19.615      -         
N_1189                                                       Net              -            -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNI711T32[4]           SB_LUT4          I0           In      -         20.986      -         
processor_zipi8.stack_i.stack_pointer_RNI711T32[4]           SB_LUT4          O            Out     0.661     21.647      -         
stack_pointer_RNI711T32[4]                                   Net              -            -       4.715     -           3         
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0        SB_RAM256x16     RADDR[4]     In      -         26.362      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 26.662 is 7.349(27.6%) logic and 19.313(72.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      22.663
    - Setup time:                            0.300
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.363

    - Propagation time:                      26.362
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.999

    Number of logic level(s):                10
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[1]
    Ending point:                            processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0 / RADDR[3]
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK

Instance / Net                                                                Pin          Pin               Arrival     No. of    
Name                                                         Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                 SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[15]                                              Net              -            -       2.259     -           25        
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2_1     SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2_1     SB_LUT4          O            Out     0.661     3.840       -         
pc_move_is_valid_2_1                                         Net              -            -       1.371     -           1         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2       SB_LUT4          I3           In      -         5.211       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2       SB_LUT4          O            Out     0.465     5.676       -         
pc_move_is_valid_2                                           Net              -            -       1.371     -           2         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid         SB_LUT4          I0           In      -         7.048       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid         SB_LUT4          O            Out     0.661     7.709       -         
pc_move_is_valid_0                                           Net              -            -       1.371     -           7         
processor_zipi8.decode4_pc_statck_i.pop_stack                SB_LUT4          I2           In      -         9.080       -         
processor_zipi8.decode4_pc_statck_i.pop_stack                SB_LUT4          O            Out     0.517     9.597       -         
pop_stack                                                    Net              -            -       1.371     -           2         
processor_zipi8.stack_i.stack_pointer_RNI696G6[0]            SB_LUT4          I1           In      -         10.968      -         
processor_zipi8.stack_i.stack_pointer_RNI696G6[0]            SB_LUT4          O            Out     0.589     11.557      -         
half_pointer_value_2[0]                                      Net              -            -       1.371     -           2         
processor_zipi8.stack_i.stack_pointer_RNIJUA7D[0]            SB_LUT4          I1           In      -         12.928      -         
processor_zipi8.stack_i.stack_pointer_RNIJUA7D[0]            SB_LUT4          O            Out     0.589     13.517      -         
stack_pointer_carry_4[0]                                     Net              -            -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNILLRNQ[1]            SB_LUT4          I0           In      -         14.888      -         
processor_zipi8.stack_i.stack_pointer_RNILLRNQ[1]            SB_LUT4          O            Out     0.661     15.550      -         
stack_pointer_carry_10[1]                                    Net              -            -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNIODC881[2]           SB_LUT4          I0           In      -         16.921      -         
processor_zipi8.stack_i.stack_pointer_RNIODC881[2]           SB_LUT4          O            Out     0.661     17.582      -         
stack_pointer_carry_16[2]                                    Net              -            -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNIS6TOL1[3]           SB_LUT4          I0           In      -         18.953      -         
processor_zipi8.stack_i.stack_pointer_RNIS6TOL1[3]           SB_LUT4          O            Out     0.661     19.615      -         
N_1188                                                       Net              -            -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNI7R24M1[3]           SB_LUT4          I0           In      -         20.986      -         
processor_zipi8.stack_i.stack_pointer_RNI7R24M1[3]           SB_LUT4          O            Out     0.661     21.647      -         
stack_pointer_RNI7R24M1[3]                                   Net              -            -       4.715     -           3         
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0        SB_RAM256x16     RADDR[3]     In      -         26.362      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 26.662 is 7.349(27.6%) logic and 19.313(72.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      22.663
    - Setup time:                            0.300
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.363

    - Propagation time:                      25.475
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.112

    Number of logic level(s):                10
    Starting point:                          processor_zipi8.flags_i.carry_flag / Q
    Ending point:                            processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0 / RADDR[4]
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin C
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK

Instance / Net                                                                Pin          Pin               Arrival     No. of    
Name                                                         Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.flags_i.carry_flag                           SB_DFF           Q            Out     0.796     0.796       -         
carry_flag                                                   Net              -            -       1.599     -           8         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2_1     SB_LUT4          I1           In      -         2.395       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2_1     SB_LUT4          O            Out     0.558     2.953       -         
pc_move_is_valid_2_1                                         Net              -            -       1.371     -           1         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2       SB_LUT4          I3           In      -         4.324       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid_2       SB_LUT4          O            Out     0.465     4.789       -         
pc_move_is_valid_2                                           Net              -            -       1.371     -           2         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid         SB_LUT4          I0           In      -         6.160       -         
processor_zipi8.decode4_pc_statck_i.pc_move_is_valid         SB_LUT4          O            Out     0.661     6.822       -         
pc_move_is_valid_0                                           Net              -            -       1.371     -           7         
processor_zipi8.decode4_pc_statck_i.pop_stack                SB_LUT4          I2           In      -         8.193       -         
processor_zipi8.decode4_pc_statck_i.pop_stack                SB_LUT4          O            Out     0.517     8.709       -         
pop_stack                                                    Net              -            -       1.371     -           2         
processor_zipi8.stack_i.stack_pointer_RNI696G6[0]            SB_LUT4          I1           In      -         10.080      -         
processor_zipi8.stack_i.stack_pointer_RNI696G6[0]            SB_LUT4          O            Out     0.589     10.670      -         
half_pointer_value_2[0]                                      Net              -            -       1.371     -           2         
processor_zipi8.stack_i.stack_pointer_RNIJUA7D[0]            SB_LUT4          I1           In      -         12.041      -         
processor_zipi8.stack_i.stack_pointer_RNIJUA7D[0]            SB_LUT4          O            Out     0.589     12.630      -         
stack_pointer_carry_4[0]                                     Net              -            -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNILLRNQ[1]            SB_LUT4          I0           In      -         14.001      -         
processor_zipi8.stack_i.stack_pointer_RNILLRNQ[1]            SB_LUT4          O            Out     0.661     14.662      -         
stack_pointer_carry_10[1]                                    Net              -            -       1.371     -           3         
processor_zipi8.stack_i.stack_pointer_RNINIA1M1[3]           SB_LUT4          I0           In      -         16.033      -         
processor_zipi8.stack_i.stack_pointer_RNINIA1M1[3]           SB_LUT4          O            Out     0.661     16.695      -         
stack_pointer_carry_22[3]                                    Net              -            -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNISCRH32[4]           SB_LUT4          I0           In      -         18.066      -         
processor_zipi8.stack_i.stack_pointer_RNISCRH32[4]           SB_LUT4          O            Out     0.661     18.727      -         
N_1189                                                       Net              -            -       1.371     -           1         
processor_zipi8.stack_i.stack_pointer_RNI711T32[4]           SB_LUT4          I0           In      -         20.098      -         
processor_zipi8.stack_i.stack_pointer_RNI711T32[4]           SB_LUT4          O            Out     0.661     20.760      -         
stack_pointer_RNI711T32[4]                                   Net              -            -       4.715     -           3         
processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0       SB_RAM256x16     RADDR[4]     In      -         25.475      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 25.775 is 7.122(27.6%) logic and 18.653(72.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 214MB peak: 221MB)


Finished timing report (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 214MB peak: 221MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             23 uses
SB_DFF          46 uses
SB_DFFE         256 uses
SB_DFFESR       11 uses
SB_DFFSR        7 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    3 uses
VCC             23 uses
SB_LUT4         715 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   322 (25%)

RAM/ROM usage summary
Block Rams : 12 of 16 (75%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 715 (55%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 715 = 715 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 37MB peak: 221MB)

Process took 0h:00m:14s realtime, 0h:00m:13s cputime
# Thu May 16 12:10:07 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 24 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 12:12:21 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=256, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Found RAM ram_s_rd_wr, depth=32, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=32, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
@W: CD638 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":23:11:23:15|Signal ram_s is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 97MB peak: 102MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:12:21 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:12:22 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:12:22 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:12:23 2019

###########################################################]
Pre-mapping Report

# Thu May 16 12:12:23 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 114MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 114MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 114MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri0 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri0 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri1 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri1 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri2 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri2 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri3 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri3 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri4 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri4 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri5 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri5 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri6 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri6 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri7 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri7 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri8 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri8 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri9 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri9 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     61.2 MHz      16.327        inferred     Autoconstr_clkgroup_0     136  
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Found inferred clock top|CLK_3P3_MHZ which controls 136 sequential elements including test_program.Ram2048x2_inst8. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 54MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 12:12:24 2019

###########################################################]
Map & Optimize Report

# Thu May 16 12:12:25 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri255 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri255 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri254 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri254 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri253 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri253 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri252 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri252 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri251 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri251 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri250 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri250 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri249 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri249 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri248 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri248 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri247 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri247 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri246 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri246 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.write_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.k_write_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.read_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":76:43:76:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 150MB)

@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM spm_with_output_reg_i.spm_ram.ram_s[7:0] (in view: work.zipi8(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance spm_with_output_reg_i.spm_ram.ram_s[7:0]
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Unable to map RAM instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr[7:0] to RAM for technology specified. 
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|RAM two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[4] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[5] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[6] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[1] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram4_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram4_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram_high.ram_s[7:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram_high.ram_s[7:0]
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram_low.ram_s[7:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram_low.ram_s[7:0]
@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 266 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 150MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 157MB peak: 158MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.write_strobe (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.k_write_strobe (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.read_strobe (in view: work.top(behavioral)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 158MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 158MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 158MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 154MB peak: 158MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 154MB peak: 158MB)

@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 256 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 158MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 194MB peak: 196MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -6.03ns		 826 /       322
   2		0h:00m:06s		    -6.03ns		 652 /       322
   3		0h:00m:06s		    -4.63ns		 652 /       322
   4		0h:00m:07s		    -4.63ns		 652 /       322

   5		0h:00m:10s		    -4.63ns		 682 /       322
   6		0h:00m:11s		    -4.63ns		 683 /       322


   7		0h:00m:11s		    -4.63ns		 688 /       322
   8		0h:00m:11s		    -4.63ns		 688 /       322
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 181MB peak: 226MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 182MB peak: 226MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 346 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               346        processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[6]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 151MB peak: 226MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 178MB peak: 226MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 179MB peak: 226MB)


Start final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 178MB peak: 226MB)

@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 21.44ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 16 12:12:39 2019
#


Top view:               top
Requested Frequency:    46.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.783

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     46.7 MHz      39.7 MHz      21.435        25.218        -3.783     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  21.435      -3.783  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                                                                                            Starting                                                              Arrival           
Instance                                                                                                    Reference           Type             Pin          Net                 Time        Slack 
                                                                                                            Clock                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[4]      0.920       -3.783
test_program.Ram2048x2_inst4                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[8]      0.920       -3.638
test_program.Ram2048x2_inst2                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[5]      0.920       -3.535
test_program.Ram2048x2_inst4                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[9]      0.920       -3.514
test_program.Ram2048x2_inst7                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       -3.308
test_program.Ram2048x2_inst8                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[17]     0.920       -3.236
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram8_[0]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram8_0              0.796       -2.895
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9_[0]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram9_0              0.796       -2.854
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram10_[0]     top|CLK_3P3_MHZ     SB_DFFE          Q            ram10_0             0.796       -2.823
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram11_[0]     top|CLK_3P3_MHZ     SB_DFFE          Q            ram11_0             0.796       -2.792
====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                         Required           
Instance                                                                 Reference           Type             Pin          Net                            Time         Slack 
                                                                         Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     top|CLK_3P3_MHZ     SB_DFF           D            N_1192_i                       21.280       -3.783
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     top|CLK_3P3_MHZ     SB_DFF           D            N_1195_i                       21.280       -3.783
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF           D            N_1194_i                       21.280       -3.752
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF           D            N_1196_i                       21.280       -3.710
processor_zipi8.flags_i.arith_carry                                      top|CLK_3P3_MHZ     SB_DFF           D            carry_arith_logical_7          21.280       -3.679
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0                    top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[2]     stack_pointer_RNIB6VPA1[2]     21.135       -3.308
processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0                   top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[2]     stack_pointer_RNIB6VPA1[2]     21.135       -3.308
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0                    top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[3]     stack_pointer_RNI1D13P1[2]     21.135       -3.236
processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0                   top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[3]     stack_pointer_RNI1D13P1[2]     21.135       -3.236
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0                    top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[4]     stack_pointer_RNIIH5ML2[4]     21.135       -3.236
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.063
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.783

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                Pin          Pin               Arrival     No. of    
Name                                                                                                         Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                 SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                               Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                            Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                        Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                   Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                      SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                      SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x0[0]                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          I1           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          O            Out     0.589     15.694      -         
half_arith_logical_5[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          I3           In      -         17.065      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          O            Out     0.465     17.531      -         
half_arith_logical_0[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          I0           In      -         18.901      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          O            Out     0.661     19.563      -         
carry_arith_logical_4[0]                                                                                     Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          I0           In      -         20.934      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          O            Out     0.661     21.596      -         
carry_arith_logical_10[1]                                                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          I1           In      -         22.967      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          O            Out     0.589     23.556      -         
N_1195_i                                                                                                     Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]                                         SB_DFF           D            In      -         25.063      -         
===================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.218 is 7.742(30.7%) logic and 17.476(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.063
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.783

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                                  Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                           Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                           Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                      Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                         SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                         SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x0[0]                                                                                      Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          I1           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          O            Out     0.589     15.694      -         
half_arith_logical_5[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          I3           In      -         17.065      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          O            Out     0.465     17.531      -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         18.901      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     19.563      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          I1           In      -         20.934      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          O            Out     0.589     21.523      -         
carry_arith_logical_16[2]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          I0           In      -         22.894      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          O            Out     0.661     23.556      -         
N_1192_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]                                            SB_DFF           D            In      -         25.063      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.218 is 7.742(30.7%) logic and 17.476(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.752

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                Pin          Pin               Arrival     No. of    
Name                                                                                                         Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                 SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                               Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                            Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                        Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                   Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                      SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                      SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x1[0]                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          I2           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          O            Out     0.558     15.663      -         
half_arith_logical_5[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          I3           In      -         17.034      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          O            Out     0.465     17.499      -         
half_arith_logical_0[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          I0           In      -         18.870      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          O            Out     0.661     19.532      -         
carry_arith_logical_4[0]                                                                                     Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          I0           In      -         20.903      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          O            Out     0.661     21.564      -         
carry_arith_logical_10[1]                                                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          I1           In      -         22.935      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          O            Out     0.589     23.525      -         
N_1195_i                                                                                                     Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]                                         SB_DFF           D            In      -         25.032      -         
===================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.187 is 7.711(30.6%) logic and 17.476(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.752

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                       Pin          Pin               Arrival     No. of    
Name                                                                                Type             Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                        SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                      Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]        SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]        SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                     Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]      SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]      SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                   Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]        SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]        SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                               Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]     SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]     SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                               Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                      SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                      SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                          Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]             SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]             SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x0[0]                                                          Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]             SB_LUT4          I1           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]             SB_LUT4          O            Out     0.589     15.694      -         
half_arith_logical_5[0]                                                             Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_4[5]          SB_LUT4          I3           In      -         17.065      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_4[5]          SB_LUT4          O            Out     0.465     17.531      -         
half_arith_logical_0_0_0[0]                                                         Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[5]          SB_LUT4          I0           In      -         18.901      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[5]          SB_LUT4          O            Out     0.661     19.563      -         
carry_arith_logical_4_0_0[0]                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[5]          SB_LUT4          I0           In      -         20.934      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[5]          SB_LUT4          O            Out     0.661     21.596      -         
arith_logical_result_RNO_1[5]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]            SB_LUT4          I2           In      -         22.967      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]            SB_LUT4          O            Out     0.558     23.525      -         
N_1194_i                                                                            Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                SB_DFF           D            In      -         25.032      -         
==========================================================================================================================================================
Total path delay (propagation time + setup) of 25.187 is 7.711(30.6%) logic and 17.476(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.752

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                                  Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                           Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                           Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                      Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                         SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                         SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x1[0]                                                                                      Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          I2           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          O            Out     0.558     15.663      -         
half_arith_logical_5[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          I3           In      -         17.034      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          O            Out     0.465     17.499      -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         18.870      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     19.532      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          I1           In      -         20.903      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          O            Out     0.589     21.492      -         
carry_arith_logical_16[2]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          I0           In      -         22.863      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          O            Out     0.661     23.525      -         
N_1192_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]                                            SB_DFF           D            In      -         25.032      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.187 is 7.711(30.6%) logic and 17.476(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 178MB peak: 226MB)


Finished timing report (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 178MB peak: 226MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             23 uses
SB_DFF          46 uses
SB_DFFE         256 uses
SB_DFFESR       9 uses
SB_DFFSR        9 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    3 uses
VCC             23 uses
SB_LUT4         694 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   322 (25%)

RAM/ROM usage summary
Block Rams : 12 of 16 (75%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 694 (54%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 694 = 694 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 37MB peak: 226MB)

Process took 0h:00m:14s realtime, 0h:00m:14s cputime
# Thu May 16 12:12:40 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 21 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 12:12:56 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=256, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Found RAM ram_s_rd_wr, depth=32, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=32, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
@W: CD638 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":23:11:23:15|Signal ram_s is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:12:57 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:12:57 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:12:57 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:12:59 2019

###########################################################]
Pre-mapping Report

# Thu May 16 12:12:59 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 114MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 114MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 114MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri0 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri0 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri1 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri1 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri2 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri2 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri3 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri3 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri4 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri4 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri5 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri5 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri6 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri6 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri7 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri7 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri8 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri8 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri9 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri9 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     61.2 MHz      16.327        inferred     Autoconstr_clkgroup_0     136  
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Found inferred clock top|CLK_3P3_MHZ which controls 136 sequential elements including test_program.Ram2048x2_inst8. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 54MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 12:13:00 2019

###########################################################]
Map & Optimize Report

# Thu May 16 12:13:00 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri255 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri255 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri254 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri254 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri253 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri253 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri252 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri252 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri251 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri251 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri250 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri250 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri249 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri249 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri248 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri248 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri247 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri247 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri246 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri246 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.write_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.k_write_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.read_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":76:43:76:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 150MB)

@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM spm_with_output_reg_i.spm_ram.ram_s[7:0] (in view: work.zipi8(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance spm_with_output_reg_i.spm_ram.ram_s[7:0]
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Unable to map RAM instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr[7:0] to RAM for technology specified. 
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|RAM two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[4] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[5] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[6] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[1] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram4_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram4_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram_high.ram_s[7:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram_high.ram_s[7:0]
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram_low.ram_s[7:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram_low.ram_s[7:0]
@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 266 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 150MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 157MB peak: 158MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.write_strobe (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.k_write_strobe (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.read_strobe (in view: work.top(behavioral)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 158MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 158MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 158MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 154MB peak: 158MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 154MB peak: 158MB)

@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 256 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 153MB peak: 158MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 194MB peak: 196MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -6.03ns		 826 /       322
   2		0h:00m:06s		    -6.03ns		 652 /       322
   3		0h:00m:07s		    -4.63ns		 652 /       322
   4		0h:00m:07s		    -4.63ns		 652 /       322

   5		0h:00m:10s		    -4.63ns		 682 /       322
   6		0h:00m:11s		    -4.63ns		 683 /       322


   7		0h:00m:11s		    -4.63ns		 688 /       322
   8		0h:00m:12s		    -4.63ns		 688 /       322
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 181MB peak: 226MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 182MB peak: 226MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 346 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               346        processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[6]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 151MB peak: 226MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 178MB peak: 226MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 179MB peak: 226MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 178MB peak: 226MB)

@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 21.44ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 16 12:13:16 2019
#


Top view:               top
Requested Frequency:    46.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.783

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     46.7 MHz      39.7 MHz      21.435        25.218        -3.783     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  21.435      -3.783  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                                                                                            Starting                                                              Arrival           
Instance                                                                                                    Reference           Type             Pin          Net                 Time        Slack 
                                                                                                            Clock                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[4]      0.920       -3.783
test_program.Ram2048x2_inst4                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[8]      0.920       -3.638
test_program.Ram2048x2_inst2                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[5]      0.920       -3.535
test_program.Ram2048x2_inst4                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[9]      0.920       -3.514
test_program.Ram2048x2_inst7                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       -3.308
test_program.Ram2048x2_inst8                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[17]     0.920       -3.236
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram8_[0]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram8_0              0.796       -2.895
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9_[0]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram9_0              0.796       -2.854
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram10_[0]     top|CLK_3P3_MHZ     SB_DFFE          Q            ram10_0             0.796       -2.823
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram11_[0]     top|CLK_3P3_MHZ     SB_DFFE          Q            ram11_0             0.796       -2.792
====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                         Required           
Instance                                                                 Reference           Type             Pin          Net                            Time         Slack 
                                                                         Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     top|CLK_3P3_MHZ     SB_DFF           D            N_1192_i                       21.280       -3.783
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     top|CLK_3P3_MHZ     SB_DFF           D            N_1195_i                       21.280       -3.783
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF           D            N_1194_i                       21.280       -3.752
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF           D            N_1196_i                       21.280       -3.710
processor_zipi8.flags_i.arith_carry                                      top|CLK_3P3_MHZ     SB_DFF           D            carry_arith_logical_7          21.280       -3.679
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0                    top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[2]     stack_pointer_RNIB6VPA1[2]     21.135       -3.308
processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0                   top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[2]     stack_pointer_RNIB6VPA1[2]     21.135       -3.308
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0                    top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[3]     stack_pointer_RNI1D13P1[2]     21.135       -3.236
processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0                   top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[3]     stack_pointer_RNI1D13P1[2]     21.135       -3.236
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0                    top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[4]     stack_pointer_RNIIH5ML2[4]     21.135       -3.236
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.063
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.783

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                Pin          Pin               Arrival     No. of    
Name                                                                                                         Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                 SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                               Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                            Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                        Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                   Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                      SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                      SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x0[0]                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          I1           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          O            Out     0.589     15.694      -         
half_arith_logical_5[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          I3           In      -         17.065      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          O            Out     0.465     17.531      -         
half_arith_logical_0[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          I0           In      -         18.901      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          O            Out     0.661     19.563      -         
carry_arith_logical_4[0]                                                                                     Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          I0           In      -         20.934      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          O            Out     0.661     21.596      -         
carry_arith_logical_10[1]                                                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          I1           In      -         22.967      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          O            Out     0.589     23.556      -         
N_1195_i                                                                                                     Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]                                         SB_DFF           D            In      -         25.063      -         
===================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.218 is 7.742(30.7%) logic and 17.476(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.063
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.783

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                                  Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                           Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                           Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                      Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                         SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                         SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x0[0]                                                                                      Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          I1           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          O            Out     0.589     15.694      -         
half_arith_logical_5[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          I3           In      -         17.065      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          O            Out     0.465     17.531      -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         18.901      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     19.563      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          I1           In      -         20.934      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          O            Out     0.589     21.523      -         
carry_arith_logical_16[2]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          I0           In      -         22.894      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          O            Out     0.661     23.556      -         
N_1192_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]                                            SB_DFF           D            In      -         25.063      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.218 is 7.742(30.7%) logic and 17.476(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.752

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                Pin          Pin               Arrival     No. of    
Name                                                                                                         Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                 SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                               Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                            Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                        Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                   Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                      SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                      SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x1[0]                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          I2           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          O            Out     0.558     15.663      -         
half_arith_logical_5[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          I3           In      -         17.034      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          O            Out     0.465     17.499      -         
half_arith_logical_0[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          I0           In      -         18.870      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          O            Out     0.661     19.532      -         
carry_arith_logical_4[0]                                                                                     Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          I0           In      -         20.903      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          O            Out     0.661     21.564      -         
carry_arith_logical_10[1]                                                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          I1           In      -         22.935      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          O            Out     0.589     23.525      -         
N_1195_i                                                                                                     Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]                                         SB_DFF           D            In      -         25.032      -         
===================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.187 is 7.711(30.6%) logic and 17.476(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.752

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                       Pin          Pin               Arrival     No. of    
Name                                                                                Type             Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                        SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                      Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]        SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]        SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                     Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]      SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]      SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                   Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]        SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]        SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                               Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]     SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]     SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                               Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                      SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                      SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                          Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]             SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]             SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x0[0]                                                          Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]             SB_LUT4          I1           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]             SB_LUT4          O            Out     0.589     15.694      -         
half_arith_logical_5[0]                                                             Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_4[5]          SB_LUT4          I3           In      -         17.065      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_4[5]          SB_LUT4          O            Out     0.465     17.531      -         
half_arith_logical_0_0_0[0]                                                         Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[5]          SB_LUT4          I0           In      -         18.901      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[5]          SB_LUT4          O            Out     0.661     19.563      -         
carry_arith_logical_4_0_0[0]                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[5]          SB_LUT4          I0           In      -         20.934      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[5]          SB_LUT4          O            Out     0.661     21.596      -         
arith_logical_result_RNO_1[5]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]            SB_LUT4          I2           In      -         22.967      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]            SB_LUT4          O            Out     0.558     23.525      -         
N_1194_i                                                                            Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                SB_DFF           D            In      -         25.032      -         
==========================================================================================================================================================
Total path delay (propagation time + setup) of 25.187 is 7.711(30.6%) logic and 17.476(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.752

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                                  Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                           Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                           Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                      Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                         SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                         SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x1[0]                                                                                      Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          I2           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          O            Out     0.558     15.663      -         
half_arith_logical_5[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          I3           In      -         17.034      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          O            Out     0.465     17.499      -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         18.870      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     19.532      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          I1           In      -         20.903      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          O            Out     0.589     21.492      -         
carry_arith_logical_16[2]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          I0           In      -         22.863      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          O            Out     0.661     23.525      -         
N_1192_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]                                            SB_DFF           D            In      -         25.032      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.187 is 7.711(30.6%) logic and 17.476(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 178MB peak: 226MB)


Finished timing report (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 178MB peak: 226MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             23 uses
SB_DFF          46 uses
SB_DFFE         256 uses
SB_DFFESR       9 uses
SB_DFFSR        9 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    3 uses
VCC             23 uses
SB_LUT4         694 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   322 (25%)

RAM/ROM usage summary
Block Rams : 12 of 16 (75%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 694 (54%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 694 = 694 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 37MB peak: 226MB)

Process took 0h:00m:15s realtime, 0h:00m:15s cputime
# Thu May 16 12:13:16 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 21 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 12:21:03 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=256, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Found RAM ram_s_rd_wr, depth=32, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=32, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
@W: CD638 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":23:11:23:15|Signal ram_s is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:21:03 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:21:04 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:21:04 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:21:05 2019

###########################################################]
Pre-mapping Report

# Thu May 16 12:21:05 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 114MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 114MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 114MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri0 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri0 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri1 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri1 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri2 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri2 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri3 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri3 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri4 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri4 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri5 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri5 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri6 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri6 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri7 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri7 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri8 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri8 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri9 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri9 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     61.2 MHz      16.327        inferred     Autoconstr_clkgroup_0     136  
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Found inferred clock top|CLK_3P3_MHZ which controls 136 sequential elements including test_program.Ram2048x2_inst8. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 12:21:06 2019

###########################################################]
Map & Optimize Report

# Thu May 16 12:21:07 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri255 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri255 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri254 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri254 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri253 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri253 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri252 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri252 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri251 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri251 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri250 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri250 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri249 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri249 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri248 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri248 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri247 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri247 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri246 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri246 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.write_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.k_write_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.read_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":76:43:76:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 150MB)

@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM spm_with_output_reg_i.spm_ram.ram_s[7:0] (in view: work.zipi8(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance spm_with_output_reg_i.spm_ram.ram_s[7:0]
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Unable to map RAM instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr[7:0] to RAM for technology specified. 
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|RAM two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[4] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[5] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[6] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[1] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram4_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram4_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram_high.ram_s[7:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram_high.ram_s[7:0]
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram_low.ram_s[7:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram_low.ram_s[7:0]
@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 266 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 150MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 158MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.write_strobe (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.k_write_strobe (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.read_strobe (in view: work.top(behavioral)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 158MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 158MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 158MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 158MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 158MB)

@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 256 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 158MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 194MB peak: 196MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -6.03ns		 826 /       322
   2		0h:00m:05s		    -6.03ns		 652 /       322
   3		0h:00m:05s		    -4.63ns		 652 /       322
   4		0h:00m:06s		    -4.63ns		 652 /       322

   5		0h:00m:10s		    -4.63ns		 682 /       322
   6		0h:00m:10s		    -4.63ns		 683 /       322


   7		0h:00m:11s		    -4.63ns		 688 /       322
   8		0h:00m:11s		    -4.63ns		 688 /       322
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 181MB peak: 226MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 182MB peak: 226MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 346 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               346        processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[6]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 151MB peak: 226MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 178MB peak: 226MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 179MB peak: 226MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 178MB peak: 226MB)

@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 21.44ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 16 12:21:22 2019
#


Top view:               top
Requested Frequency:    46.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.783

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     46.7 MHz      39.7 MHz      21.435        25.218        -3.783     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  21.435      -3.783  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                                                                                            Starting                                                              Arrival           
Instance                                                                                                    Reference           Type             Pin          Net                 Time        Slack 
                                                                                                            Clock                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[4]      0.920       -3.783
test_program.Ram2048x2_inst4                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[8]      0.920       -3.638
test_program.Ram2048x2_inst2                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[5]      0.920       -3.535
test_program.Ram2048x2_inst4                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[9]      0.920       -3.514
test_program.Ram2048x2_inst7                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       -3.308
test_program.Ram2048x2_inst8                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[17]     0.920       -3.236
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram8_[0]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram8_0              0.796       -2.895
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9_[0]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram9_0              0.796       -2.854
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram10_[0]     top|CLK_3P3_MHZ     SB_DFFE          Q            ram10_0             0.796       -2.823
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram11_[0]     top|CLK_3P3_MHZ     SB_DFFE          Q            ram11_0             0.796       -2.792
====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                         Required           
Instance                                                                 Reference           Type             Pin          Net                            Time         Slack 
                                                                         Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     top|CLK_3P3_MHZ     SB_DFF           D            N_1192_i                       21.280       -3.783
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     top|CLK_3P3_MHZ     SB_DFF           D            N_1195_i                       21.280       -3.783
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF           D            N_1194_i                       21.280       -3.752
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF           D            N_1196_i                       21.280       -3.710
processor_zipi8.flags_i.arith_carry                                      top|CLK_3P3_MHZ     SB_DFF           D            carry_arith_logical_7          21.280       -3.679
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0                    top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[2]     stack_pointer_RNIB6VPA1[2]     21.135       -3.308
processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0                   top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[2]     stack_pointer_RNIB6VPA1[2]     21.135       -3.308
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0                    top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[3]     stack_pointer_RNI1D13P1[2]     21.135       -3.236
processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0                   top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[3]     stack_pointer_RNI1D13P1[2]     21.135       -3.236
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0                    top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[4]     stack_pointer_RNIIH5ML2[4]     21.135       -3.236
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.063
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.783

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                Pin          Pin               Arrival     No. of    
Name                                                                                                         Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                 SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                               Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                            Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                        Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                   Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                      SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                      SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x0[0]                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          I1           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          O            Out     0.589     15.694      -         
half_arith_logical_5[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          I3           In      -         17.065      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          O            Out     0.465     17.531      -         
half_arith_logical_0[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          I0           In      -         18.901      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          O            Out     0.661     19.563      -         
carry_arith_logical_4[0]                                                                                     Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          I0           In      -         20.934      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          O            Out     0.661     21.596      -         
carry_arith_logical_10[1]                                                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          I1           In      -         22.967      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          O            Out     0.589     23.556      -         
N_1195_i                                                                                                     Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]                                         SB_DFF           D            In      -         25.063      -         
===================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.218 is 7.742(30.7%) logic and 17.476(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.063
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.783

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                                  Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                           Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                           Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                      Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                         SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                         SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x0[0]                                                                                      Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          I1           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          O            Out     0.589     15.694      -         
half_arith_logical_5[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          I3           In      -         17.065      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          O            Out     0.465     17.531      -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         18.901      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     19.563      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          I1           In      -         20.934      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          O            Out     0.589     21.523      -         
carry_arith_logical_16[2]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          I0           In      -         22.894      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          O            Out     0.661     23.556      -         
N_1192_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]                                            SB_DFF           D            In      -         25.063      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.218 is 7.742(30.7%) logic and 17.476(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.752

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                Pin          Pin               Arrival     No. of    
Name                                                                                                         Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                 SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                               Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                            Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                        Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                   Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                      SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                      SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x1[0]                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          I2           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          O            Out     0.558     15.663      -         
half_arith_logical_5[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          I3           In      -         17.034      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          O            Out     0.465     17.499      -         
half_arith_logical_0[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          I0           In      -         18.870      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          O            Out     0.661     19.532      -         
carry_arith_logical_4[0]                                                                                     Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          I0           In      -         20.903      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          O            Out     0.661     21.564      -         
carry_arith_logical_10[1]                                                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          I1           In      -         22.935      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          O            Out     0.589     23.525      -         
N_1195_i                                                                                                     Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]                                         SB_DFF           D            In      -         25.032      -         
===================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.187 is 7.711(30.6%) logic and 17.476(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.752

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                       Pin          Pin               Arrival     No. of    
Name                                                                                Type             Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                        SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                      Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]        SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]        SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                     Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]      SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]      SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                   Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]        SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]        SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                               Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]     SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]     SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                               Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                      SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                      SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                          Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]             SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]             SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x0[0]                                                          Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]             SB_LUT4          I1           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]             SB_LUT4          O            Out     0.589     15.694      -         
half_arith_logical_5[0]                                                             Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_4[5]          SB_LUT4          I3           In      -         17.065      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_4[5]          SB_LUT4          O            Out     0.465     17.531      -         
half_arith_logical_0_0_0[0]                                                         Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[5]          SB_LUT4          I0           In      -         18.901      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[5]          SB_LUT4          O            Out     0.661     19.563      -         
carry_arith_logical_4_0_0[0]                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[5]          SB_LUT4          I0           In      -         20.934      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[5]          SB_LUT4          O            Out     0.661     21.596      -         
arith_logical_result_RNO_1[5]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]            SB_LUT4          I2           In      -         22.967      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]            SB_LUT4          O            Out     0.558     23.525      -         
N_1194_i                                                                            Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                SB_DFF           D            In      -         25.032      -         
==========================================================================================================================================================
Total path delay (propagation time + setup) of 25.187 is 7.711(30.6%) logic and 17.476(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.752

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                                  Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                           Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                           Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                      Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                         SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                         SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x1[0]                                                                                      Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          I2           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          O            Out     0.558     15.663      -         
half_arith_logical_5[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          I3           In      -         17.034      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          O            Out     0.465     17.499      -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         18.870      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     19.532      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          I1           In      -         20.903      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          O            Out     0.589     21.492      -         
carry_arith_logical_16[2]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          I0           In      -         22.863      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          O            Out     0.661     23.525      -         
N_1192_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]                                            SB_DFF           D            In      -         25.032      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.187 is 7.711(30.6%) logic and 17.476(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 178MB peak: 226MB)


Finished timing report (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 178MB peak: 226MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             23 uses
SB_DFF          46 uses
SB_DFFE         256 uses
SB_DFFESR       9 uses
SB_DFFSR        9 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    3 uses
VCC             23 uses
SB_LUT4         694 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   322 (25%)

RAM/ROM usage summary
Block Rams : 12 of 16 (75%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 694 (54%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 694 = 694 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 37MB peak: 226MB)

Process took 0h:00m:15s realtime, 0h:00m:14s cputime
# Thu May 16 12:21:22 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 21 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 12:24:15 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=256, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Found RAM ram_s_rd_wr, depth=32, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=32, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":312:11:312:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":325:11:325:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":338:11:338:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":351:11:351:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:24:15 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:24:15 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:24:15 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:24:17 2019

###########################################################]
Pre-mapping Report

# Thu May 16 12:24:17 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 114MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 114MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 114MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri0 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri0 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri1 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri1 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri2 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri2 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri3 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri3 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri4 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri4 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri5 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri5 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri6 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri6 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri7 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri7 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri8 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri8 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri9 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri9 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     61.2 MHz      16.327        inferred     Autoconstr_clkgroup_0     136  
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Found inferred clock top|CLK_3P3_MHZ which controls 136 sequential elements including test_program.Ram2048x2_inst8. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 54MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 12:24:19 2019

###########################################################]
Map & Optimize Report

# Thu May 16 12:24:19 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri255 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri255 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri254 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri254 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri253 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri253 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri252 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri252 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri251 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri251 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri250 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri250 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri249 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri249 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri248 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri248 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri247 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri247 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri246 (in view: work.ram_8_5_1(behavioral)) on net ram_s_tri246 (in view: work.ram_8_5_1(behavioral)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.write_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.k_write_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.read_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":96:8:96:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":86:8:86:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":76:43:76:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 150MB)

@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM spm_with_output_reg_i.spm_ram.ram_s[7:0] (in view: work.zipi8(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance spm_with_output_reg_i.spm_ram.ram_s[7:0]
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Unable to map RAM instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr[7:0] to RAM for technology specified. 
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|RAM two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[4] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[5] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[6] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[1] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram4_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram4_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram_high.ram_s[7:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram_high.ram_s[7:0]
@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM stack_ram_low.ram_s[7:0] (in view: work.stack(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance stack_ram_low.ram_s[7:0]
@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 266 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 150MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 157MB peak: 158MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.write_strobe (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.k_write_strobe (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.read_strobe (in view: work.top(behavioral)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 158MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 158MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 158MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 154MB peak: 158MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 154MB peak: 158MB)

@N: MF794 |RAM stack_ram_high.ram_s[7:0] required 256 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 153MB peak: 158MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 194MB peak: 196MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:07s		    -6.03ns		 826 /       322
   2		0h:00m:07s		    -6.03ns		 652 /       322
   3		0h:00m:07s		    -4.63ns		 652 /       322
   4		0h:00m:08s		    -4.63ns		 652 /       322

   5		0h:00m:11s		    -4.63ns		 682 /       322
   6		0h:00m:12s		    -4.63ns		 683 /       322


   7		0h:00m:12s		    -4.63ns		 688 /       322
   8		0h:00m:13s		    -4.63ns		 688 /       322
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 181MB peak: 226MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 182MB peak: 226MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 346 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               346        processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[6]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 151MB peak: 226MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 178MB peak: 226MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 179MB peak: 226MB)


Start final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 178MB peak: 226MB)

@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 21.44ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 16 12:24:35 2019
#


Top view:               top
Requested Frequency:    46.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.783

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     46.7 MHz      39.7 MHz      21.435        25.218        -3.783     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  21.435      -3.783  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                                                                                            Starting                                                              Arrival           
Instance                                                                                                    Reference           Type             Pin          Net                 Time        Slack 
                                                                                                            Clock                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[4]      0.920       -3.783
test_program.Ram2048x2_inst4                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[8]      0.920       -3.638
test_program.Ram2048x2_inst2                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[5]      0.920       -3.535
test_program.Ram2048x2_inst4                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[9]      0.920       -3.514
test_program.Ram2048x2_inst7                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       -3.308
test_program.Ram2048x2_inst8                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[17]     0.920       -3.236
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram8_[0]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram8_0              0.796       -2.895
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9_[0]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram9_0              0.796       -2.854
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram10_[0]     top|CLK_3P3_MHZ     SB_DFFE          Q            ram10_0             0.796       -2.823
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram11_[0]     top|CLK_3P3_MHZ     SB_DFFE          Q            ram11_0             0.796       -2.792
====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                         Required           
Instance                                                                 Reference           Type             Pin          Net                            Time         Slack 
                                                                         Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     top|CLK_3P3_MHZ     SB_DFF           D            N_1192_i                       21.280       -3.783
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     top|CLK_3P3_MHZ     SB_DFF           D            N_1195_i                       21.280       -3.783
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF           D            N_1194_i                       21.280       -3.752
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF           D            N_1196_i                       21.280       -3.710
processor_zipi8.flags_i.arith_carry                                      top|CLK_3P3_MHZ     SB_DFF           D            carry_arith_logical_7          21.280       -3.679
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0                    top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[2]     stack_pointer_RNIB6VPA1[2]     21.135       -3.308
processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0                   top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[2]     stack_pointer_RNIB6VPA1[2]     21.135       -3.308
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0                    top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[3]     stack_pointer_RNI1D13P1[2]     21.135       -3.236
processor_zipi8.stack_i.stack_ram_high.ram_s_ram_s_0_0                   top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[3]     stack_pointer_RNI1D13P1[2]     21.135       -3.236
processor_zipi8.stack_i.stack_ram_low.ram_s_ram_s_0_0                    top|CLK_3P3_MHZ     SB_RAM256x16     RADDR[4]     stack_pointer_RNIIH5ML2[4]     21.135       -3.236
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.063
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.783

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                Pin          Pin               Arrival     No. of    
Name                                                                                                         Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                 SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                               Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                            Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                        Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                   Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                      SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                      SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x0[0]                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          I1           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          O            Out     0.589     15.694      -         
half_arith_logical_5[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          I3           In      -         17.065      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          O            Out     0.465     17.531      -         
half_arith_logical_0[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          I0           In      -         18.901      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          O            Out     0.661     19.563      -         
carry_arith_logical_4[0]                                                                                     Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          I0           In      -         20.934      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          O            Out     0.661     21.596      -         
carry_arith_logical_10[1]                                                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          I1           In      -         22.967      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          O            Out     0.589     23.556      -         
N_1195_i                                                                                                     Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]                                         SB_DFF           D            In      -         25.063      -         
===================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.218 is 7.742(30.7%) logic and 17.476(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.063
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.783

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                                  Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                           Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                           Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                      Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                         SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]                                         SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x0[0]                                                                                      Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          I1           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          O            Out     0.589     15.694      -         
half_arith_logical_5[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          I3           In      -         17.065      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          O            Out     0.465     17.531      -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         18.901      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     19.563      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          I1           In      -         20.934      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          O            Out     0.589     21.523      -         
carry_arith_logical_16[2]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          I0           In      -         22.894      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          O            Out     0.661     23.556      -         
N_1192_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]                                            SB_DFF           D            In      -         25.063      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.218 is 7.742(30.7%) logic and 17.476(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.752

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                Pin          Pin               Arrival     No. of    
Name                                                                                                         Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                 SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                               Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                 SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                               SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                            Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                 SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                              SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                        Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                               SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                   Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                      SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                      SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x1[0]                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          I2           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                      SB_LUT4          O            Out     0.558     15.663      -         
half_arith_logical_5[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          I3           In      -         17.034      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                           SB_LUT4          O            Out     0.465     17.499      -         
half_arith_logical_0[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          I0           In      -         18.870      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]     SB_LUT4          O            Out     0.661     19.532      -         
carry_arith_logical_4[0]                                                                                     Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          I0           In      -         20.903      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[6]                                   SB_LUT4          O            Out     0.661     21.564      -         
carry_arith_logical_10[1]                                                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          I1           In      -         22.935      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                     SB_LUT4          O            Out     0.589     23.525      -         
N_1195_i                                                                                                     Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]                                         SB_DFF           D            In      -         25.032      -         
===================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.187 is 7.711(30.6%) logic and 17.476(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.752

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                       Pin          Pin               Arrival     No. of    
Name                                                                                Type             Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                        SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                      Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]        SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]        SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                     Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]      SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]      SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                   Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]        SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]        SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                               Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]     SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]     SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                               Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                      SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                      SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                          Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]             SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x0[0]             SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x0[0]                                                          Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]             SB_LUT4          I1           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]             SB_LUT4          O            Out     0.589     15.694      -         
half_arith_logical_5[0]                                                             Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_4[5]          SB_LUT4          I3           In      -         17.065      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_4[5]          SB_LUT4          O            Out     0.465     17.531      -         
half_arith_logical_0_0_0[0]                                                         Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[5]          SB_LUT4          I0           In      -         18.901      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_2[5]          SB_LUT4          O            Out     0.661     19.563      -         
carry_arith_logical_4_0_0[0]                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[5]          SB_LUT4          I0           In      -         20.934      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[5]          SB_LUT4          O            Out     0.661     21.596      -         
arith_logical_result_RNO_1[5]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]            SB_LUT4          I2           In      -         22.967      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]            SB_LUT4          O            Out     0.558     23.525      -         
N_1194_i                                                                            Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                SB_DFF           D            In      -         25.032      -         
==========================================================================================================================================================
Total path delay (propagation time + setup) of 25.187 is 7.711(30.6%) logic and 17.476(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      21.435
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.280

    - Propagation time:                      25.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.752

    Number of logic level(s):                11
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                                  Net              -            -       2.259     -           71        
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_10_am[0]                                    SB_LUT4          O            Out     0.661     3.840       -         
ramout_10_am[0]                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[0]                                  SB_LUT4          O            Out     0.661     5.873       -         
ramout_14_ns_1[0]                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[0]                                    SB_LUT4          O            Out     0.465     7.709       -         
N_430                                                                                                           Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          I0           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_15_ns_ns[0]                                 SB_LUT4          O            Out     0.661     9.742       -         
N_438                                                                                                           Net              -            -       1.371     -           3         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I1           In      -         11.113      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.589     11.702      -         
port_id[0]                                                                                                      Net              -            -       1.371     -           7         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                         SB_LUT4          I0           In      -         13.073      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_x1[0]                                         SB_LUT4          O            Out     0.661     13.734      -         
half_arith_logical_6_x1[0]                                                                                      Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          I2           In      -         15.105      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_6_ns[0]                                         SB_LUT4          O            Out     0.558     15.663      -         
half_arith_logical_5[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          I3           In      -         17.034      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                              SB_LUT4          O            Out     0.465     17.499      -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         18.870      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     19.532      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          I1           In      -         20.903      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16_u[2]     SB_LUT4          O            Out     0.589     21.492      -         
carry_arith_logical_16[2]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          I0           In      -         22.863      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[3]                                        SB_LUT4          O            Out     0.661     23.525      -         
N_1192_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]                                            SB_DFF           D            In      -         25.032      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 25.187 is 7.711(30.6%) logic and 17.476(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 178MB peak: 226MB)


Finished timing report (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 178MB peak: 226MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             23 uses
SB_DFF          46 uses
SB_DFFE         256 uses
SB_DFFESR       9 uses
SB_DFFSR        9 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    3 uses
VCC             23 uses
SB_LUT4         694 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   322 (25%)

RAM/ROM usage summary
Block Rams : 12 of 16 (75%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 694 (54%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 694 = 694 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 37MB peak: 226MB)

Process took 0h:00m:16s realtime, 0h:00m:15s cputime
# Thu May 16 12:24:35 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 23 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 12:36:42 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=256, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Found RAM ram_s_rd_wr, depth=32, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=32, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@E: CD456 :"D:\workspace\icecube2\zipi8\src\stack.vhd":160:13:160:58|Can't store to target yet!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 12:36:42 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 12:36:42 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 12:40:57 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=256, width=8
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Synthesizing work.ram32m_behav.behavioral.
Post processing for work.ram32m_behav.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Found RAM ram_s_rd_wr, depth=32, width=8
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram.vhd":38:7:38:9|Synthesizing work.ram.behavioral.
Post processing for work.ram.behavioral
@N: CL134 :"D:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found RAM ram_s, depth=32, width=8
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":377:11:377:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":390:11:390:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":403:11:403:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":416:11:416:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:40:58 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:40:58 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:40:58 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 12:41:00 2019

###########################################################]
Pre-mapping Report

# Thu May 16 12:41:00 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 114MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 114MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 114MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri0 (in view: work.ram_8_5(behavioral)) on net ram_s_tri0 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri1 (in view: work.ram_8_5(behavioral)) on net ram_s_tri1 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri2 (in view: work.ram_8_5(behavioral)) on net ram_s_tri2 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri3 (in view: work.ram_8_5(behavioral)) on net ram_s_tri3 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri4 (in view: work.ram_8_5(behavioral)) on net ram_s_tri4 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri5 (in view: work.ram_8_5(behavioral)) on net ram_s_tri5 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri6 (in view: work.ram_8_5(behavioral)) on net ram_s_tri6 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri7 (in view: work.ram_8_5(behavioral)) on net ram_s_tri7 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri8 (in view: work.ram_8_5(behavioral)) on net ram_s_tri8 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri9 (in view: work.ram_8_5(behavioral)) on net ram_s_tri9 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     61.2 MHz      16.327        inferred     Autoconstr_clkgroup_0     122  
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Found inferred clock top|CLK_3P3_MHZ which controls 122 sequential elements including test_program.Ram2048x2_inst8. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 53MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 12:41:01 2019

###########################################################]
Map & Optimize Report

# Thu May 16 12:41:01 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri255 (in view: work.ram_8_5(behavioral)) on net ram_s_tri255 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri254 (in view: work.ram_8_5(behavioral)) on net ram_s_tri254 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri253 (in view: work.ram_8_5(behavioral)) on net ram_s_tri253 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri252 (in view: work.ram_8_5(behavioral)) on net ram_s_tri252 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri251 (in view: work.ram_8_5(behavioral)) on net ram_s_tri251 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri250 (in view: work.ram_8_5(behavioral)) on net ram_s_tri250 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri249 (in view: work.ram_8_5(behavioral)) on net ram_s_tri249 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri248 (in view: work.ram_8_5(behavioral)) on net ram_s_tri248 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri247 (in view: work.ram_8_5(behavioral)) on net ram_s_tri247 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.
@N: MO111 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Tristate driver ram_s_tri246 (in view: work.ram_8_5(behavioral)) on net ram_s_tri246 (in view: work.ram_8_5(behavioral)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.write_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.k_write_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.read_strobe is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":133:8:133:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":123:8:123:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":110:43:110:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 148MB)

@W: FX107 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM spm_with_output_reg_i.spm_ram.ram_s[7:0] (in view: work.zipi8(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Found startup values on RAM instance spm_with_output_reg_i.spm_ram.ram_s[7:0]
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|Unable to map RAM instance two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr[7:0] to RAM for technology specified. 
@W: FX703 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Unable to map RAM instance two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] to RAM for technology specified. 
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":58:11:58:21|RAM two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@N: MF135 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] (in view: work.zipi8(behavioral)) is 32 words by 8 bits.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[4] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[5] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[6] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[7] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[0] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[1] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram3_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram4_[2] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\workspace\icecube2\zipi8\src\ram.vhd":56:11:56:15|Removing instance processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr_ram4_[3] because it is equivalent to instance processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram4_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF794 |RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] required 256 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 148MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 160MB peak: 161MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.write_strobe (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.k_write_strobe (in view: work.top(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance processor_zipi8.decode4_strobes_enables_i.read_strobe (in view: work.top(behavioral)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 161MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 161MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 161MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 161MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 161MB)

@N: MF794 |RAM two_banks_of_16_gp_reg_i.sx_bank.ram_s[7:0] required 256 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 150MB peak: 161MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 183MB peak: 185MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -6.52ns		 813 /       322
   2		0h:00m:05s		    -6.52ns		 662 /       322
   3		0h:00m:05s		    -5.12ns		 662 /       322
   4		0h:00m:05s		    -5.12ns		 662 /       322

   5		0h:00m:08s		    -5.12ns		 698 /       322
   6		0h:00m:08s		    -5.12ns		 700 /       322


   7		0h:00m:08s		    -5.12ns		 699 /       322
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 198MB peak: 199MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 199MB peak: 200MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 344 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================= Non-Gated/Non-Generated Clocks ==========================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               344        processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[6]
===================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 166MB peak: 200MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 194MB peak: 200MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 195MB peak: 200MB)


Start final timing analysis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 194MB peak: 200MB)

@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 22.99ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 16 12:41:13 2019
#


Top view:               top
Requested Frequency:    43.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.056

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     43.5 MHz      37.0 MHz      22.987        27.043        -4.056     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  22.987      -4.056  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                                                                                            Starting                                                             Arrival           
Instance                                                                                                    Reference           Type             Pin          Net                Time        Slack 
                                                                                                            Clock                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[4]     0.920       -4.056
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram0_[6]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram0_6             0.796       -3.169
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram8_[6]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram8_6             0.796       -3.138
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram1_[6]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram1_6             0.796       -3.128
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram9_[6]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram9_6             0.796       -3.097
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram2_[6]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram2_6             0.796       -3.076
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram0_[7]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram0_7             0.796       -3.066
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram10_[6]     top|CLK_3P3_MHZ     SB_DFFE          Q            ram10_6            0.796       -3.045
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram3_[6]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram3_6             0.796       -3.035
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank.ram_s.two_banks_of_16_gp_reg_i.sx_bank.ram_s_ram8_[7]      top|CLK_3P3_MHZ     SB_DFFE          Q            ram8_7             0.796       -3.035
===================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                            Required           
Instance                                                                 Reference           Type          Pin     Net                       Time         Slack 
                                                                         Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF        D       N_1196_i                  22.832       -4.056
processor_zipi8.flags_i.arith_carry                                      top|CLK_3P3_MHZ     SB_DFF        D       carry_arith_logical_7     22.832       -3.953
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     top|CLK_3P3_MHZ     SB_DFF        D       N_1192_i                  22.832       -2.065
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     top|CLK_3P3_MHZ     SB_DFF        D       N_1195_i                  22.832       -2.065
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF        D       N_1194_i                  22.832       -2.003
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[2]     top|CLK_3P3_MHZ     SB_DFF        D       N_1191_i                  22.832       -1.952
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     top|CLK_3P3_MHZ     SB_DFF        D       N_1193_i                  22.832       -1.931
processor_zipi8.program_counter_i.pc[6]                                  top|CLK_3P3_MHZ     SB_DFFSR      D       pc_en[6]                  22.832       -1.890
processor_zipi8.program_counter_i.pc[10]                                 top|CLK_3P3_MHZ     SB_DFFSR      D       pc_en[10]                 22.832       -1.817
processor_zipi8.program_counter_i.pc_esr[11]                             top|CLK_3P3_MHZ     SB_DFFESR     D       N_1185_i                  22.832       -1.817
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      22.987
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.832

    - Propagation time:                      26.888
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.056

    Number of logic level(s):                12
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                      Pin          Pin               Arrival     No. of    
Name                                                                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                       SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                     Net              -            -       2.259     -           101       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_1[6]           SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_1[6]           SB_LUT4          O            Out     0.661     3.840       -         
N_332                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns_1[6]      SB_LUT4          I2           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns_1[6]      SB_LUT4          O            Out     0.558     5.769       -         
ramout_7_ns_1[6]                                                                   Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns[6]        SB_LUT4          I3           In      -         7.141       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns[6]        SB_LUT4          O            Out     0.465     7.606       -         
N_380                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns_1[6]     SB_LUT4          I1           In      -         8.977       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns_1[6]     SB_LUT4          O            Out     0.589     9.566       -         
ramout_31_ns_1[6]                                                                  Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns[6]       SB_LUT4          I3           In      -         10.937      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns[6]       SB_LUT4          O            Out     0.465     11.402      -         
sy[6]                                                                              Net              -            -       1.371     -           5         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_1[0]                     SB_LUT4          I2           In      -         12.773      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_1[0]                     SB_LUT4          O            Out     0.558     13.331      -         
port_id[6]                                                                         Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_2_0[6]             SB_LUT4          I0           In      -         14.702      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_2_0[6]             SB_LUT4          O            Out     0.661     15.364      -         
half_arith_logical_2_0[6]                                                          Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.g0_11                                 SB_LUT4          I1           In      -         16.735      -         
processor_zipi8.arith_and_logic_operations_i.g0_11                                 SB_LUT4          O            Out     0.589     17.324      -         
half_arith_logical_0_1[6]                                                          Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[7]         SB_LUT4          I0           In      -         18.695      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[7]         SB_LUT4          O            Out     0.661     19.356      -         
N_1793_0                                                                           Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]         SB_LUT4          I0           In      -         20.727      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]         SB_LUT4          O            Out     0.661     21.389      -         
carry_arith_logical_40_m2[6]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[7]         SB_LUT4          I0           In      -         22.760      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[7]         SB_LUT4          O            Out     0.661     23.421      -         
arith_logical_result_RNO_1[7]                                                      Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]           SB_LUT4          I1           In      -         24.792      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]           SB_LUT4          O            Out     0.589     25.381      -         
N_1196_i                                                                           Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]               SB_DFF           D            In      -         26.888      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 27.043 is 8.196(30.3%) logic and 18.847(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      22.987
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.832

    - Propagation time:                      26.857
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.025

    Number of logic level(s):                12
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                      Pin          Pin               Arrival     No. of    
Name                                                                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                       SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                     Net              -            -       2.259     -           101       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_8[6]           SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_8[6]           SB_LUT4          O            Out     0.661     3.840       -         
N_388                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[6]     SB_LUT4          I2           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns_1[6]     SB_LUT4          O            Out     0.558     5.769       -         
ramout_14_ns_1[6]                                                                  Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[6]       SB_LUT4          I3           In      -         7.141       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_14_ns[6]       SB_LUT4          O            Out     0.465     7.606       -         
N_436                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns_1[6]     SB_LUT4          I2           In      -         8.977       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns_1[6]     SB_LUT4          O            Out     0.558     9.535       -         
ramout_31_ns_1[6]                                                                  Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns[6]       SB_LUT4          I3           In      -         10.906      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns[6]       SB_LUT4          O            Out     0.465     11.371      -         
sy[6]                                                                              Net              -            -       1.371     -           5         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_1[0]                     SB_LUT4          I2           In      -         12.742      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_1[0]                     SB_LUT4          O            Out     0.558     13.300      -         
port_id[6]                                                                         Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_2_0[6]             SB_LUT4          I0           In      -         14.671      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_2_0[6]             SB_LUT4          O            Out     0.661     15.332      -         
half_arith_logical_2_0[6]                                                          Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.g0_11                                 SB_LUT4          I1           In      -         16.703      -         
processor_zipi8.arith_and_logic_operations_i.g0_11                                 SB_LUT4          O            Out     0.589     17.293      -         
half_arith_logical_0_1[6]                                                          Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[7]         SB_LUT4          I0           In      -         18.664      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[7]         SB_LUT4          O            Out     0.661     19.325      -         
N_1793_0                                                                           Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]         SB_LUT4          I0           In      -         20.696      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]         SB_LUT4          O            Out     0.661     21.358      -         
carry_arith_logical_40_m2[6]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[7]         SB_LUT4          I0           In      -         22.729      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[7]         SB_LUT4          O            Out     0.661     23.390      -         
arith_logical_result_RNO_1[7]                                                      Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]           SB_LUT4          I1           In      -         24.761      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]           SB_LUT4          O            Out     0.589     25.350      -         
N_1196_i                                                                           Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]               SB_DFF           D            In      -         26.857      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 27.012 is 8.165(30.2%) logic and 18.847(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      22.987
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.832

    - Propagation time:                      26.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.984

    Number of logic level(s):                12
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                      Pin          Pin               Arrival     No. of    
Name                                                                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                       SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                     Net              -            -       2.259     -           101       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_1[6]           SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_1[6]           SB_LUT4          O            Out     0.661     3.840       -         
N_332                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns_1[6]      SB_LUT4          I2           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns_1[6]      SB_LUT4          O            Out     0.558     5.769       -         
ramout_7_ns_1[6]                                                                   Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns[6]        SB_LUT4          I3           In      -         7.141       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns[6]        SB_LUT4          O            Out     0.465     7.606       -         
N_380                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns_1[6]     SB_LUT4          I1           In      -         8.977       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns_1[6]     SB_LUT4          O            Out     0.589     9.566       -         
ramout_31_ns_1[6]                                                                  Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0                    SB_LUT4          I3           In      -         10.937      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.g0                    SB_LUT4          O            Out     0.465     11.402      -         
sy_0[6]                                                                            Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.g1                                    SB_LUT4          I2           In      -         12.773      -         
processor_zipi8.arith_and_logic_operations_i.g1                                    SB_LUT4          O            Out     0.517     13.290      -         
port_id_0[6]                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0_16                                 SB_LUT4          I0           In      -         14.661      -         
processor_zipi8.arith_and_logic_operations_i.g0_16                                 SB_LUT4          O            Out     0.661     15.322      -         
half_arith_logical_2_2[6]                                                          Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0_11                                 SB_LUT4          I2           In      -         16.693      -         
processor_zipi8.arith_and_logic_operations_i.g0_11                                 SB_LUT4          O            Out     0.558     17.251      -         
half_arith_logical_0_1[6]                                                          Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[7]         SB_LUT4          I0           In      -         18.622      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[7]         SB_LUT4          O            Out     0.661     19.284      -         
N_1793_0                                                                           Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]         SB_LUT4          I0           In      -         20.655      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]         SB_LUT4          O            Out     0.661     21.316      -         
carry_arith_logical_40_m2[6]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[7]         SB_LUT4          I0           In      -         22.687      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[7]         SB_LUT4          O            Out     0.661     23.349      -         
arith_logical_result_RNO_1[7]                                                      Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]           SB_LUT4          I1           In      -         24.720      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]           SB_LUT4          O            Out     0.589     25.309      -         
N_1196_i                                                                           Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]               SB_DFF           D            In      -         26.816      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 26.971 is 8.124(30.1%) logic and 18.847(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      22.987
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.832

    - Propagation time:                      26.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.963

    Number of logic level(s):                12
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                      Pin          Pin               Arrival     No. of    
Name                                                                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                       SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                     Net              -            -       2.259     -           101       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_2[6]           SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_2[6]           SB_LUT4          O            Out     0.661     3.840       -         
N_340                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns_1[6]      SB_LUT4          I3           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns_1[6]      SB_LUT4          O            Out     0.465     5.676       -         
ramout_7_ns_1[6]                                                                   Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns[6]        SB_LUT4          I3           In      -         7.048       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns[6]        SB_LUT4          O            Out     0.465     7.513       -         
N_380                                                                              Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns_1[6]     SB_LUT4          I1           In      -         8.884       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns_1[6]     SB_LUT4          O            Out     0.589     9.473       -         
ramout_31_ns_1[6]                                                                  Net              -            -       1.371     -           2         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns[6]       SB_LUT4          I3           In      -         10.844      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns[6]       SB_LUT4          O            Out     0.465     11.309      -         
sy[6]                                                                              Net              -            -       1.371     -           5         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_1[0]                     SB_LUT4          I2           In      -         12.680      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_1[0]                     SB_LUT4          O            Out     0.558     13.238      -         
port_id[6]                                                                         Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_2_0[6]             SB_LUT4          I0           In      -         14.609      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_2_0[6]             SB_LUT4          O            Out     0.661     15.271      -         
half_arith_logical_2_0[6]                                                          Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.g0_11                                 SB_LUT4          I1           In      -         16.642      -         
processor_zipi8.arith_and_logic_operations_i.g0_11                                 SB_LUT4          O            Out     0.589     17.231      -         
half_arith_logical_0_1[6]                                                          Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[7]         SB_LUT4          I0           In      -         18.602      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[7]         SB_LUT4          O            Out     0.661     19.263      -         
N_1793_0                                                                           Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]         SB_LUT4          I0           In      -         20.634      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[7]         SB_LUT4          O            Out     0.661     21.296      -         
carry_arith_logical_40_m2[6]                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[7]         SB_LUT4          I0           In      -         22.667      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_1[7]         SB_LUT4          O            Out     0.661     23.328      -         
arith_logical_result_RNO_1[7]                                                      Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]           SB_LUT4          I1           In      -         24.699      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]           SB_LUT4          O            Out     0.589     25.288      -         
N_1196_i                                                                           Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]               SB_DFF           D            In      -         26.795      -         
=========================================================================================================================================================
Total path delay (propagation time + setup) of 26.950 is 8.103(30.1%) logic and 18.847(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      22.987
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.832

    - Propagation time:                      26.785
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.953

    Number of logic level(s):                12
    Starting point:                          test_program.Ram2048x2_inst2 / RDATA[0]
    Ending point:                            processor_zipi8.flags_i.arith_carry / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                    Pin          Pin               Arrival     No. of    
Name                                                                                                             Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst2                                                                                     SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[4]                                                                                                   Net              -            -       2.259     -           101       
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_3_am[7]                                      SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_3_am[7]                                      SB_LUT4          O            Out     0.661     3.840       -         
ramout_3_am[7]                                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns_1[7]                                    SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns_1[7]                                    SB_LUT4          O            Out     0.661     5.873       -         
ramout_7_ns_1[7]                                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns[7]                                      SB_LUT4          I3           In      -         7.244       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_7_ns[7]                                      SB_LUT4          O            Out     0.465     7.709       -         
N_381                                                                                                            Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns_1[7]                                   SB_LUT4          I1           In      -         9.080       -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns_1[7]                                   SB_LUT4          O            Out     0.589     9.669       -         
ramout_31_ns_1[7]                                                                                                Net              -            -       1.371     -           1         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns[7]                                     SB_LUT4          I3           In      -         11.040      -         
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank.ram_s_rd_wr.ramout_31_ns[7]                                     SB_LUT4          O            Out     0.465     11.505      -         
sy[7]                                                                                                            Net              -            -       1.371     -           2         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy[0]                                                     SB_LUT4          I2           In      -         12.876      -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy[0]                                                     SB_LUT4          O            Out     0.558     13.434      -         
port_id[7]                                                                                                       Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[7]                                             SB_LUT4          I0           In      -         14.805      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[7]                                             SB_LUT4          O            Out     0.661     15.467      -         
half_arith_logical_3[7]                                                                                          Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[7]                                               SB_LUT4          I2           In      -         16.838      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[7]                                               SB_LUT4          O            Out     0.558     17.396      -         
half_arith_logical_0[7]                                                                                          Net              -            -       1.371     -           5         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical7_process\.carry_arith_logical_46_m1[7]     SB_LUT4          I0           In      -         18.767      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical7_process\.carry_arith_logical_46_m1[7]     SB_LUT4          O            Out     0.661     19.429      -         
carry_arith_logical_46_m1[7]                                                                                     Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0_i_m2_1                                                           SB_LUT4          I1           In      -         20.799      -         
processor_zipi8.arith_and_logic_operations_i.g0_i_m2_1                                                           SB_LUT4          O            Out     0.558     21.358      -         
carry_arith_logical_46_d_ns_1_0_1[7]                                                                             Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.g0_9                                                                SB_LUT4          I1           In      -         22.729      -         
processor_zipi8.arith_and_logic_operations_i.g0_9                                                                SB_LUT4          O            Out     0.589     23.318      -         
g0_9                                                                                                             Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical7_process\.carry_arith_logical_46_mb[7]     SB_LUT4          I1           In      -         24.689      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical7_process\.carry_arith_logical_46_mb[7]     SB_LUT4          O            Out     0.589     25.278      -         
carry_arith_logical_7                                                                                            Net              -            -       1.507     -           1         
processor_zipi8.flags_i.arith_carry                                                                              SB_DFF           D            In      -         26.785      -         
=======================================================================================================================================================================================
Total path delay (propagation time + setup) of 26.940 is 8.093(30.0%) logic and 18.847(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 194MB peak: 200MB)


Finished timing report (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 194MB peak: 200MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             20 uses
SB_DFF          46 uses
SB_DFFE         256 uses
SB_DFFESR       9 uses
SB_DFFSR        9 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    2 uses
VCC             20 uses
SB_LUT4         700 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   322 (25%)

RAM/ROM usage summary
Block Rams : 11 of 16 (68%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 700 (54%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 700 = 700 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 35MB peak: 200MB)

Process took 0h:00m:11s realtime, 0h:00m:11s cputime
# Thu May 16 12:41:13 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 17 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 13:45:24 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Top entity is set to ram32m_behav.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CD415 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":157:10:157:10|Expecting keyword map
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\global.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:45:24 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:45:24 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 13:46:00 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Top entity is set to ram32m_behav.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CD255 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":158:12:158:12|No identifier "init_0" in scope
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\global.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:46:00 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:46:00 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 13:48:58 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Top entity is set to ram32m_behav.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CS187 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":158:82:158:82|Expecting ,
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\global.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:48:59 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:48:59 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 13:56:52 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Top entity is set to ram32m_behav.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CD214 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":175:2:175:5|Not a concurrent statement
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\global.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:56:53 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:56:53 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 13:58:13 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Top entity is set to ram32m_behav.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CD214 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":175:2:175:5|Not a concurrent statement
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\global.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:58:13 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:58:13 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 13:58:38 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Top entity is set to ram32m_behav.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CS187 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":184:3:184:7|Expecting ,
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\global.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:58:38 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:58:38 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 13:58:53 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Top entity is set to ram32m_behav.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CG103 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":186:2:186:2|Expecting expression
1 error parsing file D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
1 error parsing file D:\workspace\icecube2\zipi8\src\program_memory.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\global.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\zipi8.vhd
1 error parsing file D:\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:58:53 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:58:53 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 13:59:11 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Top entity is set to ram32m_behav.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\global.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":38:7:38:18|Synthesizing work.ram32m_behav.behavioral.
@E: CD722 :"D:\workspace\icecube2\zipi8\src\ram32m_behav.vhd":39:13:39:22|Generic data_width has not been given a value
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:59:11 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 13:59:11 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 14:00:05 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Unbound component ram mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Synthesizing work.ram_work_top_behavioral_0.syn_black_box.
Post processing for work.ram_work_top_behavioral_0.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Unbound component SB_RAM512x8 mapped to black box
@W: CD285 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":184:13:184:28|Port map width mismatch (9 => 8) on port WADDR of component SB_RAM512x8 
@W: CD285 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":180:13:180:28|Port map width mismatch (9 => 8) on port RADDR of component SB_RAM512x8 
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Synthesizing work.sb_ram512x8.syn_black_box.
@E: CD145 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":88:16:88:20|Formal, "raddr", and actual agree on type but not on size
@E: CD145 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":156:1:156:21|Formal, "raddr", and actual agree on type but not on size
@E: CD145 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":92:16:92:20|Formal, "waddr", and actual agree on type but not on size
@E: CD145 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":156:1:156:21|Formal, "waddr", and actual agree on type but not on size
@W: CD285 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":216:13:216:28|Port map width mismatch (9 => 8) on port WADDR of component SB_RAM512x8 
@W: CD285 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":212:13:212:28|Port map width mismatch (9 => 8) on port RADDR of component SB_RAM512x8 
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Synthesizing work.sb_ram512x8.syn_black_box.
@E: CD145 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":88:16:88:20|Formal, "raddr", and actual agree on type but not on size
@E: CD145 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":188:1:188:21|Formal, "raddr", and actual agree on type but not on size
@E: CD145 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":92:16:92:20|Formal, "waddr", and actual agree on type but not on size
@E: CD145 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":188:1:188:21|Formal, "waddr", and actual agree on type but not on size
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":377:11:377:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":390:11:390:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":403:11:403:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":416:11:416:24|OTHERS clause is not synthesized.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
8 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 14:00:05 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 14:00:05 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 14:01:30 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Unbound component ram mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Synthesizing work.ram_work_top_behavioral_0.syn_black_box.
Post processing for work.ram_work_top_behavioral_0.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Unbound component SB_RAM512x8 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Synthesizing work.sb_ram512x8.syn_black_box.
Post processing for work.sb_ram512x8.syn_black_box
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":377:11:377:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":390:11:390:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":403:11:403:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":416:11:416:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 14:01:30 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 14:01:30 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 14:01:30 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 14:01:32 2019

###########################################################]
Pre-mapping Report

# Thu May 16 14:01:32 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
System              1.0 MHz       1000.000      system       system_clkgroup           0    
top|CLK_3P3_MHZ     61.2 MHz      16.327        inferred     Autoconstr_clkgroup_0     99   
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Found inferred clock top|CLK_3P3_MHZ which controls 99 sequential elements including test_program.Ram2048x2_inst8. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 14:01:33 2019

###########################################################]
Map & Optimize Report

# Thu May 16 14:01:33 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":133:8:133:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":123:8:123:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":110:43:110:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 152MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 152MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 152MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 156MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.56ns		 261 /        74
   2		0h:00m:03s		    -4.56ns		 249 /        74
   3		0h:00m:03s		    -3.16ns		 249 /        74
   4		0h:00m:03s		    -3.16ns		 249 /        74

   5		0h:00m:08s		    -3.16ns		 282 /        74
   6		0h:00m:08s		    -1.76ns		 282 /        74
   7		0h:00m:08s		    -1.76ns		 289 /        74

@N: FX271 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|Replicating instance processor_zipi8.flags_i.carry_flag (in view: work.top(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   8		0h:00m:09s		    -1.76ns		 291 /        75
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 184MB peak: 185MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 184MB peak: 185MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 99 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               99         processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 156MB peak: 185MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 181MB peak: 185MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 182MB peak: 185MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 181MB peak: 185MB)

@W: MT246 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":69:3:69:9|Blackbox ram_work_top_behavioral_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 16.59ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 16 14:01:43 2019
#


Top view:               top
Requested Frequency:    60.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.929

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     60.3 MHz      51.2 MHz      16.595        19.523        -2.929     inferred     Autoconstr_clkgroup_0
System              1.0 MHz       1.0 MHz       1000.000      983.560       16.440     system       system_clkgroup      
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
System           top|CLK_3P3_MHZ  |  16.595      16.440  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK_3P3_MHZ  System           |  16.595      12.754  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  16.595      -2.929  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                              Arrival           
Instance                                                           Reference           Type             Pin          Net                 Time        Slack 
                                                                   Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[0]      0.920       -2.929
test_program.Ram2048x2_inst7                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       -2.898
test_program.Ram2048x2_inst6                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       -2.856
test_program.Ram2048x2_inst7                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       -2.836
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[0]     sy[0]               0.920       -2.825
test_program.Ram2048x2_inst8                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       -2.794
test_program.Ram2048x2_inst0                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[1]      0.920       -2.639
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[1]     sy[1]               0.920       -2.536
test_program.Ram2048x2_inst6                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       -1.103
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[0]     sx[0]               0.920       -0.803
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                            Required           
Instance                                                                 Reference           Type          Pin     Net                       Time         Slack 
                                                                         Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF        D       N_22_i                    16.440       -2.929
processor_zipi8.flags_i.arith_carry                                      top|CLK_3P3_MHZ     SB_DFF        D       carry_arith_logical_7     16.440       -2.743
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF        D       N_24_i                    16.440       -0.958
processor_zipi8.program_counter_i.pc[6]                                  top|CLK_3P3_MHZ     SB_DFFSR      D       pc_en[6]                  16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[7]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_9_i                     16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[8]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_10_i                    16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[9]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_11_i                    16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[10]                             top|CLK_3P3_MHZ     SB_DFFESR     D       N_12_i                    16.440       -0.958
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[2]     top|CLK_3P3_MHZ     SB_DFF        D       N_19_i                    16.440       -0.896
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     top|CLK_3P3_MHZ     SB_DFF        D       N_21_i                    16.440       -0.896
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.368
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.928

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst0 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[0]                                                                                                  Net              -            -       2.259     -           8         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.661     3.840       -         
port_id[0]                                                                                                      Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I2           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.558     5.769       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.141       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.802       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.173       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.731       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.102      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.764      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.135      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.796      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.167      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.829      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.200      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.861      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.368      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.523 is 6.160(31.6%) logic and 13.363(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.898

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                                 Net              -            -       2.259     -           26        
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          O            Out     0.661     3.840       -         
un31_half_arith_logical                                                                                         Net              -            -       1.371     -           12        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.661     5.873       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.244       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.569     7.812       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.183       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.517     9.700       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.071      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.733      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.104      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.765      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.136      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.798      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.169      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.830      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.337      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.492 is 6.129(31.4%) logic and 13.363(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.856

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst6 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst6                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[12]                                                                                                 Net              -            -       2.259     -           52        
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.589     3.768       -         
port_id[0]                                                                                                      Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I2           In      -         5.139       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.558     5.697       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.068       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.730       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.101       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.659       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.030      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.691      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.062      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.724      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.095      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.756      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.127      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.789      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.296      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.451 is 6.088(31.3%) logic and 13.363(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.275
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.835

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[1]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                    SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[15]                                                                                                 Net              -            -       2.259     -           31        
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          O            Out     0.558     3.737       -         
un31_half_arith_logical                                                                                         Net              -            -       1.371     -           12        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I0           In      -         5.108       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.569     5.676       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.048       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.709       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.080       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.638       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.009      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.671      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.042      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.703      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.074      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.736      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.107      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.768      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.275      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.430 is 6.067(31.2%) logic and 13.363(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.275
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.835

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                                 Net              -            -       2.259     -           26        
processor_zipi8.decode4alu_i.calc_arith_logical_sel_process\.un4_arith_logical_sel                              SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.calc_arith_logical_sel_process\.un4_arith_logical_sel                              SB_LUT4          O            Out     0.569     3.747       -         
un4_arith_logical_sel                                                                                           Net              -            -       1.371     -           12        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I1           In      -         5.118       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.558     5.676       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.048       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.709       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.080       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.638       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.009      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.671      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.042      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.703      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.074      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.736      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.107      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.768      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.275      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.430 is 6.067(31.2%) logic and 13.363(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                  Arrival           
Instance                                          Reference     Type                          Pin       Net                 Time        Slack 
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[0]     spm_ram_data[0]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[1]     spm_ram_data[1]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[2]     spm_ram_data[2]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[3]     spm_ram_data[3]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[4]     spm_ram_data[4]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[5]     spm_ram_data[5]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[6]     spm_ram_data[6]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[7]     spm_ram_data[7]     0.000       16.440
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                             Required           
Instance                                              Reference     Type       Pin     Net                 Time         Slack 
                                                      Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_data[0]     System        SB_DFF     D       spm_ram_data[0]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[1]     System        SB_DFF     D       spm_ram_data[1]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[2]     System        SB_DFF     D       spm_ram_data[2]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[3]     System        SB_DFF     D       spm_ram_data[3]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[4]     System        SB_DFF     D       spm_ram_data[4]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[5]     System        SB_DFF     D       spm_ram_data[5]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[6]     System        SB_DFF     D       spm_ram_data[6]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[7]     System        SB_DFF     D       spm_ram_data[7]     16.440       16.440
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 16.440

    Number of logic level(s):                0
    Starting point:                          processor_zipi8.spm_with_output_reg_i.spm_ram / DO[0]
    Ending point:                            processor_zipi8.spm_with_output_reg_i.spm_data[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                      Pin       Pin               Arrival     No. of    
Name                                                  Type                          Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram         ram_work_top_behavioral_0     DO[0]     Out     0.000     0.000       -         
spm_ram_data[0]                                       Net                           -         -       0.000     -           1         
processor_zipi8.spm_with_output_reg_i.spm_data[0]     SB_DFF                        D         In      -         0.000       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 0.155 is 0.155(100.0%) logic and 0.000(0.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 181MB peak: 185MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 181MB peak: 185MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             18 uses
SB_DFF          55 uses
SB_DFFESR       10 uses
SB_DFFSR        8 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     2 uses
VCC             18 uses
ram_work_top_behavioral_0  1 use
SB_LUT4         299 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   75 (5%)

RAM/ROM usage summary
Block Rams : 12 of 16 (75%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 299 (23%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 299 = 299 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 29MB peak: 185MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime
# Thu May 16 14:01:44 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 17 seconds
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "zipi8_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu May 16 14:03:08 2019


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f zipi8_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is QN84.
The -d option is iCE40LP1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP1K

### Package : QN84

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = zipi8_Implmnt/zipi8.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/workspace/icecube2/zipi8 (searchpath added)
VHDL library = work
VHDL design file = src/top.vhd
VHDL library = work
VHDL design file = src/arith_and_logic_operations.vhd
VHDL library = work
VHDL design file = src/decode4_pc_statck.vhd
VHDL library = work
VHDL design file = src/decode4_strobes_enables.vhd
VHDL library = work
VHDL design file = src/decode4alu.vhd
VHDL library = work
VHDL design file = src/flags.vhd
VHDL library = work
VHDL design file = src/mux_outputs_from_alu_spm_input_ports.vhd
VHDL library = work
VHDL design file = src/program_counter.vhd
VHDL library = work
VHDL design file = src/register_bank_control.vhd
VHDL library = work
VHDL design file = src/sel_of_2nd_op_to_alu_and_port_id.vhd
VHDL library = work
VHDL design file = src/sel_of_out_port_value.vhd
VHDL library = work
VHDL design file = src/shift_and_rotate_operations.vhd
VHDL library = work
VHDL design file = src/spm_with_output_reg.vhd
VHDL library = work
VHDL design file = src/stack.vhd
VHDL library = work
VHDL design file = src/state_machine.vhd
VHDL library = work
VHDL design file = src/two_banks_of_16_gp_reg.vhd
VHDL library = work
VHDL design file = src/x12_bit_program_address_generator.vhd
VHDL library = work
VHDL design file = src/zipi8.vhd
VHDL library = work
VHDL design file = src/program_memory.vhd
VHDL library = work
VHDL design file = src/global.vhd
-sdc option: SDC file input not used.
-vh2008

Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/workspace/icecube2/zipi8". VHDL-1504
Analyzing VHDL file src/top.vhd. VHDL-1481
INFO - synthesis: src/top.vhd(34): analyzing entity top. VHDL-1012
INFO - synthesis: src/top.vhd(42): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/arith_and_logic_operations.vhd. VHDL-1481
INFO - synthesis: src/arith_and_logic_operations.vhd(34): analyzing entity arith_and_logic_operations. VHDL-1012
INFO - synthesis: src/arith_and_logic_operations.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_pc_statck.vhd. VHDL-1481
INFO - synthesis: src/decode4_pc_statck.vhd(34): analyzing entity decode4_pc_statck. VHDL-1012
INFO - synthesis: src/decode4_pc_statck.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4_strobes_enables.vhd. VHDL-1481
INFO - synthesis: src/decode4_strobes_enables.vhd(34): analyzing entity decode4_strobes_enables. VHDL-1012
INFO - synthesis: src/decode4_strobes_enables.vhd(51): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/decode4alu.vhd. VHDL-1481
INFO - synthesis: src/decode4alu.vhd(34): analyzing entity decode4alu. VHDL-1012
INFO - synthesis: src/decode4alu.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/flags.vhd. VHDL-1481
INFO - synthesis: src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: src/flags.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/mux_outputs_from_alu_spm_input_ports.vhd. VHDL-1481
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(34): analyzing entity mux_outputs_from_alu_spm_input_ports. VHDL-1012
INFO - synthesis: src/mux_outputs_from_alu_spm_input_ports.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_counter.vhd. VHDL-1481
INFO - synthesis: src/program_counter.vhd(34): analyzing entity program_counter. VHDL-1012
INFO - synthesis: src/program_counter.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/register_bank_control.vhd. VHDL-1481
INFO - synthesis: src/register_bank_control.vhd(34): analyzing entity register_bank_control. VHDL-1012
INFO - synthesis: src/register_bank_control.vhd(49): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_2nd_op_to_alu_and_port_id.vhd. VHDL-1481
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(34): analyzing entity sel_of_2nd_op_to_alu_and_port_id. VHDL-1012
INFO - synthesis: src/sel_of_2nd_op_to_alu_and_port_id.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/sel_of_out_port_value.vhd. VHDL-1481
INFO - synthesis: src/sel_of_out_port_value.vhd(34): analyzing entity sel_of_out_port_value. VHDL-1012
INFO - synthesis: src/sel_of_out_port_value.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/shift_and_rotate_operations.vhd. VHDL-1481
INFO - synthesis: src/shift_and_rotate_operations.vhd(34): analyzing entity shift_and_rotate_operations. VHDL-1012
INFO - synthesis: src/shift_and_rotate_operations.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/spm_with_output_reg.vhd. VHDL-1481
INFO - synthesis: src/spm_with_output_reg.vhd(34): analyzing entity spm_with_output_reg. VHDL-1012
INFO - synthesis: src/spm_with_output_reg.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/stack.vhd. VHDL-1481
INFO - synthesis: src/stack.vhd(34): analyzing entity stack. VHDL-1012
INFO - synthesis: src/stack.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/state_machine.vhd. VHDL-1481
INFO - synthesis: src/state_machine.vhd(34): analyzing entity state_machine. VHDL-1012
INFO - synthesis: src/state_machine.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/two_banks_of_16_gp_reg.vhd. VHDL-1481
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(38): analyzing entity two_banks_of_16_gp_reg. VHDL-1012
INFO - synthesis: src/two_banks_of_16_gp_reg.vhd(50): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/x12_bit_program_address_generator.vhd. VHDL-1481
INFO - synthesis: src/x12_bit_program_address_generator.vhd(34): analyzing entity x12_bit_program_address_generator. VHDL-1012
INFO - synthesis: src/x12_bit_program_address_generator.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/zipi8.vhd. VHDL-1481
INFO - synthesis: src/zipi8.vhd(34): analyzing entity zipi8. VHDL-1012
INFO - synthesis: src/zipi8.vhd(53): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/program_memory.vhd. VHDL-1481
INFO - synthesis: src/program_memory.vhd(9): analyzing entity program_memory. VHDL-1012
INFO - synthesis: src/program_memory.vhd(21): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file src/global.vhd. VHDL-1481
INFO - synthesis: src/global.vhd(1): analyzing package global_zipi8. VHDL-1014
unit top is not yet analyzed. VHDL-1485
src/top.vhd(34): executing top(Behavioral)

WARNING - synthesis: src/top.vhd(40): replacing existing netlist top(Behavioral). VHDL-1205
Top module name (VHDL): top
Last elaborated design is top(Behavioral)
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Initial value found on net address[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net address[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net bram_enable will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx_addr4_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net run_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net internal_reset_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net t_state_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net t_state_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net interrupt_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net active_interrupt_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net loadstar_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net int_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net regbank_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net bank_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pop_stack will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net push_stack will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_mode[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_move_is_valid will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net returni_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net move_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_sel[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_carry_in will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_mux_sel_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_mux_sel_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net flag_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net register_enable_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net flag_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net register_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net k_write_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_enable_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net read_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net write_strobe_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net gnd will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strobe_type will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net lower_parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net upper_parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_carry_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net parity will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_flag_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net lower_zero will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net use_zero_flag_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net middle_zero_sel will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_middle_zero will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net upper_zero_sel will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net zero_flag_value will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pc_vector[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[11] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[10] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_memory[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_carry[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net data_out_ram_low[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net stack_pointer_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_pointer_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sx[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net sy_or_kk[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net out_port[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical_7 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net logical_carry_mask[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net half_arith_logical[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net arith_logical_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net carry_arith_logical[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_rotate_value[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net shift_in_bit will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net spm_ram_data[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net alu_result[0] will be ignored due to unrecognized driver type
WARNING - synthesis: src/state_machine.vhd(79): Register \processor_zipi8/state_machine_i/sync_sleep_118 is stuck at Zero. VDB-5013



WARNING - synthesis: Initial value found on instance \processor_zipi8/flags_i/shift_carry_423 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/t_state_i2 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/internal_reset_117 will be ignored.
WARNING - synthesis: Initial value found on instance \processor_zipi8/state_machine_i/run_116 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : zipi8_Implmnt/zipi8.scf

WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
WARNING - synthesis: Type "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" not supported
Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 74 of 1280 (5 % )
SB_DFF => 40
SB_DFFESR => 13
SB_DFFESS => 1
SB_DFFSR => 15
SB_DFFSS => 5
SB_GB_IO => 1
SB_IO => 2
SB_LUT4 => 244
SB_RAM2048x2 => 9
SB_RAM256x16 => 1
SB_RAM512x8 => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
ram => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_3P3_MHZ_c, loads : 68
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : test_program/instruction_12, loads : 34
  Net : processor_zipi8/state_machine_i/bram_enable, loads : 29
  Net : processor_zipi8/state_machine_i/internal_reset, loads : 24
  Net : processor_zipi8/decode4alu_i/arith_logical_sel_2, loads : 22
  Net : test_program/instruction_14, loads : 21
  Net : processor_zipi8/program_counter_i/address_0, loads : 19
  Net : test_program/instruction_15, loads : 19
  Net : processor_zipi8/program_counter_i/address_10, loads : 18
  Net : processor_zipi8/program_counter_i/address_9, loads : 18
  Net : processor_zipi8/program_counter_i/address_8, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_3P3_MHZ_c]           |    1.000 MHz|   43.796 MHz|    14  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 64.520  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.922  secs
--------------------------------------------------------------
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FLO2E20

# Thu May 16 14:07:52 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File D:\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Unbound component ram mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Synthesizing work.ram_work_top_behavioral_0.syn_black_box.
Post processing for work.ram_work_top_behavioral_0.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Unbound component SB_RAM512x8 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Synthesizing work.sb_ram512x8.syn_black_box.
Post processing for work.sb_ram512x8.syn_black_box
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":377:11:377:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":390:11:390:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":403:11:403:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\stack.vhd":416:11:416:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"D:\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"D:\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"D:\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 14:07:52 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 14:07:52 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 14:07:52 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"D:\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 14:07:54 2019

###########################################################]
Pre-mapping Report

# Thu May 16 14:07:54 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
System              1.0 MHz       1000.000      system       system_clkgroup           0    
top|CLK_3P3_MHZ     61.2 MHz      16.327        inferred     Autoconstr_clkgroup_0     99   
============================================================================================

@W: MT529 :"d:\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Found inferred clock top|CLK_3P3_MHZ which controls 99 sequential elements including test_program.Ram2048x2_inst8. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 14:07:55 2019

###########################################################]
Map & Optimize Report

# Thu May 16 14:07:55 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":133:8:133:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":123:8:123:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\stack.vhd":110:43:110:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"d:\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 152MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 152MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 152MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 149MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 156MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -4.56ns		 261 /        74
   2		0h:00m:03s		    -4.56ns		 249 /        74
   3		0h:00m:03s		    -3.16ns		 249 /        74
   4		0h:00m:04s		    -3.16ns		 249 /        74

   5		0h:00m:09s		    -3.16ns		 282 /        74
   6		0h:00m:09s		    -1.76ns		 282 /        74
   7		0h:00m:10s		    -1.76ns		 289 /        74

@N: FX271 :"d:\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|Replicating instance processor_zipi8.flags_i.carry_flag (in view: work.top(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   8		0h:00m:10s		    -1.76ns		 291 /        75
@N: FX1016 :"d:\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"d:\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 184MB peak: 185MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 184MB peak: 185MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 99 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               99         processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 156MB peak: 185MB)

Writing Analyst data base D:\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 181MB peak: 185MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 182MB peak: 185MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 181MB peak: 185MB)

@W: MT246 :"d:\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":69:3:69:9|Blackbox ram_work_top_behavioral_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 16.59ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 16 14:08:08 2019
#


Top view:               top
Requested Frequency:    60.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.929

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     60.3 MHz      51.2 MHz      16.595        19.523        -2.929     inferred     Autoconstr_clkgroup_0
System              1.0 MHz       1.0 MHz       1000.000      983.560       16.440     system       system_clkgroup      
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
System           top|CLK_3P3_MHZ  |  16.595      16.440  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK_3P3_MHZ  System           |  16.595      12.754  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  16.595      -2.929  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                              Arrival           
Instance                                                           Reference           Type             Pin          Net                 Time        Slack 
                                                                   Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[0]      0.920       -2.929
test_program.Ram2048x2_inst7                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       -2.898
test_program.Ram2048x2_inst6                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       -2.856
test_program.Ram2048x2_inst7                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       -2.836
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[0]     sy[0]               0.920       -2.825
test_program.Ram2048x2_inst8                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       -2.794
test_program.Ram2048x2_inst0                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[1]      0.920       -2.639
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[1]     sy[1]               0.920       -2.536
test_program.Ram2048x2_inst6                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       -1.103
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[0]     sx[0]               0.920       -0.803
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                            Required           
Instance                                                                 Reference           Type          Pin     Net                       Time         Slack 
                                                                         Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF        D       N_22_i                    16.440       -2.929
processor_zipi8.flags_i.arith_carry                                      top|CLK_3P3_MHZ     SB_DFF        D       carry_arith_logical_7     16.440       -2.743
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF        D       N_24_i                    16.440       -0.958
processor_zipi8.program_counter_i.pc[6]                                  top|CLK_3P3_MHZ     SB_DFFSR      D       pc_en[6]                  16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[7]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_9_i                     16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[8]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_10_i                    16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[9]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_11_i                    16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[10]                             top|CLK_3P3_MHZ     SB_DFFESR     D       N_12_i                    16.440       -0.958
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[2]     top|CLK_3P3_MHZ     SB_DFF        D       N_19_i                    16.440       -0.896
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     top|CLK_3P3_MHZ     SB_DFF        D       N_21_i                    16.440       -0.896
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.368
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.928

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst0 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[0]                                                                                                  Net              -            -       2.259     -           8         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.661     3.840       -         
port_id[0]                                                                                                      Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I2           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.558     5.769       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.141       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.802       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.173       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.731       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.102      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.764      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.135      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.796      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.167      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.829      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.200      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.861      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.368      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.523 is 6.160(31.6%) logic and 13.363(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.898

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                                 Net              -            -       2.259     -           26        
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          O            Out     0.661     3.840       -         
un31_half_arith_logical                                                                                         Net              -            -       1.371     -           12        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.661     5.873       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.244       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.569     7.812       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.183       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.517     9.700       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.071      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.733      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.104      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.765      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.136      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.798      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.169      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.830      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.337      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.492 is 6.129(31.4%) logic and 13.363(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.856

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst6 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst6                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[12]                                                                                                 Net              -            -       2.259     -           52        
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.589     3.768       -         
port_id[0]                                                                                                      Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I2           In      -         5.139       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.558     5.697       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.068       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.730       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.101       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.659       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.030      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.691      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.062      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.724      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.095      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.756      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.127      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.789      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.296      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.451 is 6.088(31.3%) logic and 13.363(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.275
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.835

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[1]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                    SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[15]                                                                                                 Net              -            -       2.259     -           31        
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          O            Out     0.558     3.737       -         
un31_half_arith_logical                                                                                         Net              -            -       1.371     -           12        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I0           In      -         5.108       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.569     5.676       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.048       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.709       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.080       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.638       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.009      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.671      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.042      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.703      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.074      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.736      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.107      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.768      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.275      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.430 is 6.067(31.2%) logic and 13.363(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.275
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.835

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                                 Net              -            -       2.259     -           26        
processor_zipi8.decode4alu_i.calc_arith_logical_sel_process\.un4_arith_logical_sel                              SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.calc_arith_logical_sel_process\.un4_arith_logical_sel                              SB_LUT4          O            Out     0.569     3.747       -         
un4_arith_logical_sel                                                                                           Net              -            -       1.371     -           12        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I1           In      -         5.118       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.558     5.676       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.048       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.709       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.080       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.638       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.009      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.671      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.042      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.703      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.074      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.736      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.107      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.768      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.275      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.430 is 6.067(31.2%) logic and 13.363(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                  Arrival           
Instance                                          Reference     Type                          Pin       Net                 Time        Slack 
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[0]     spm_ram_data[0]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[1]     spm_ram_data[1]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[2]     spm_ram_data[2]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[3]     spm_ram_data[3]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[4]     spm_ram_data[4]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[5]     spm_ram_data[5]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[6]     spm_ram_data[6]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[7]     spm_ram_data[7]     0.000       16.440
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                             Required           
Instance                                              Reference     Type       Pin     Net                 Time         Slack 
                                                      Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_data[0]     System        SB_DFF     D       spm_ram_data[0]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[1]     System        SB_DFF     D       spm_ram_data[1]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[2]     System        SB_DFF     D       spm_ram_data[2]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[3]     System        SB_DFF     D       spm_ram_data[3]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[4]     System        SB_DFF     D       spm_ram_data[4]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[5]     System        SB_DFF     D       spm_ram_data[5]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[6]     System        SB_DFF     D       spm_ram_data[6]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[7]     System        SB_DFF     D       spm_ram_data[7]     16.440       16.440
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 16.440

    Number of logic level(s):                0
    Starting point:                          processor_zipi8.spm_with_output_reg_i.spm_ram / DO[0]
    Ending point:                            processor_zipi8.spm_with_output_reg_i.spm_data[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                      Pin       Pin               Arrival     No. of    
Name                                                  Type                          Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram         ram_work_top_behavioral_0     DO[0]     Out     0.000     0.000       -         
spm_ram_data[0]                                       Net                           -         -       0.000     -           1         
processor_zipi8.spm_with_output_reg_i.spm_data[0]     SB_DFF                        D         In      -         0.000       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 0.155 is 0.155(100.0%) logic and 0.000(0.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 181MB peak: 185MB)


Finished timing report (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 181MB peak: 185MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             18 uses
SB_DFF          55 uses
SB_DFFESR       10 uses
SB_DFFSR        8 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     2 uses
VCC             18 uses
ram_work_top_behavioral_0  1 use
SB_LUT4         299 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   75 (5%)

RAM/ROM usage summary
Block Rams : 12 of 16 (75%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 299 (23%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 299 = 299 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 29MB peak: 185MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime
# Thu May 16 14:08:08 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: D:/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 19 seconds
3:29:38 PM
