	.cpu cortex-a7
	.arch armv7ve
	.fpu vfpv4

	.text

	.global loop1
loop1:
.BLOCK_0:
	SUB sp, sp, #36
	MOV VR_10, r1
	MOV VR_9, r0
	ADD VR_0, sp, #0
	ADD VR_1, sp, #4
	ADD VR_2, sp, #8
	ADD VR_3, sp, #12
	ADD VR_4, sp, #16
	ADD VR_5, sp, #20
	ADD VR_6, sp, #24
	ADD VR_7, sp, #28
	ADD VR_8, sp, #32
	STR VR_9, [VR_8]
	STR VR_10, [VR_7]
	MOV VR_11, #0
	STR VR_11, [VR_6]
	B .BLOCK_1
.BLOCK_1:
	LDR VR_12, [VR_6]
	LDR VR_13, [VR_8]
	CMP VR_12, VR_13
	BLT .BLOCK_4
	BGE .BLOCK_3
.BLOCK_2:
	MOV VR_14, #0
	STR VR_14, [VR_5]
	B .BLOCK_5
.BLOCK_3:
	ADD sp, sp, #36
	BX lr
.BLOCK_4:
	LDR VR_15, [VR_6]
	LDR VR_16, [VR_7]
	CMP VR_15, VR_16
	BLT .BLOCK_2
	BGE .BLOCK_3
.BLOCK_5:
	LDR VR_17, [VR_5]
	CMP VR_17, #2
	BLT .BLOCK_6
	BGE .BLOCK_7
.BLOCK_6:
	MOV VR_18, #0
	STR VR_18, [VR_4]
	B .BLOCK_8
.BLOCK_7:
	LDR VR_19, [VR_6]
	ADD VR_20, VR_19, #1
	STR VR_20, [VR_6]
	B .BLOCK_1
.BLOCK_8:
	LDR VR_21, [VR_4]
	CMP VR_21, #3
	BLT .BLOCK_9
	BGE .BLOCK_10
.BLOCK_9:
	MOV VR_22, #0
	STR VR_22, [VR_3]
	B .BLOCK_11
.BLOCK_10:
	LDR VR_23, [VR_5]
	ADD VR_24, VR_23, #1
	STR VR_24, [VR_5]
	B .BLOCK_5
.BLOCK_11:
	LDR VR_25, [VR_3]
	CMP VR_25, #4
	BLT .BLOCK_12
	BGE .BLOCK_13
.BLOCK_12:
	MOV VR_26, #0
	STR VR_26, [VR_2]
	B .BLOCK_14
.BLOCK_13:
	LDR VR_27, [VR_4]
	ADD VR_28, VR_27, #1
	STR VR_28, [VR_4]
	B .BLOCK_8
.BLOCK_14:
	LDR VR_29, [VR_2]
	CMP VR_29, #5
	BLT .BLOCK_15
	BGE .BLOCK_16
.BLOCK_15:
	MOV VR_30, #0
	STR VR_30, [VR_1]
	B .BLOCK_17
.BLOCK_16:
	LDR VR_31, [VR_3]
	ADD VR_32, VR_31, #1
	STR VR_32, [VR_3]
	B .BLOCK_11
.BLOCK_17:
	LDR VR_33, [VR_1]
	CMP VR_33, #6
	BLT .BLOCK_18
	BGE .BLOCK_19
.BLOCK_18:
	MOV VR_34, #0
	STR VR_34, [VR_0]
	B .BLOCK_20
.BLOCK_19:
	LDR VR_35, [VR_2]
	ADD VR_36, VR_35, #1
	STR VR_36, [VR_2]
	B .BLOCK_14
.BLOCK_20:
	LDR VR_37, [VR_0]
	CMP VR_37, #2
	BLT .BLOCK_21
	BGE .BLOCK_22
.BLOCK_21:
	LDR VR_38, [VR_6]
	MOVW VR_39, :lower16:arr1
	MOVT VR_39, :upper16:arr1
	MOV VR_41, #5760
	MLA VR_40, VR_38, VR_41, VR_39
	LDR VR_42, [VR_5]
	MOV VR_44, #2880
	MLA VR_43, VR_42, VR_44, VR_40
	LDR VR_45, [VR_4]
	MOV VR_47, #960
	MLA VR_46, VR_45, VR_47, VR_43
	LDR VR_48, [VR_3]
	MOV VR_50, #240
	MLA VR_49, VR_48, VR_50, VR_46
	LDR VR_51, [VR_2]
	MOV VR_53, #48
	MLA VR_52, VR_51, VR_53, VR_49
	LDR VR_54, [VR_1]
	ADD VR_55, VR_52, VR_54, LSL #3
	LDR VR_56, [VR_0]
	ADD VR_57, VR_55, VR_56, LSL #2
	LDR VR_58, [VR_6]
	LDR VR_59, [VR_5]
	ADD VR_60, VR_58, VR_59
	LDR VR_61, [VR_4]
	ADD VR_62, VR_60, VR_61
	LDR VR_63, [VR_3]
	ADD VR_64, VR_62, VR_63
	LDR VR_65, [VR_2]
	ADD VR_66, VR_64, VR_65
	LDR VR_67, [VR_1]
	ADD VR_68, VR_66, VR_67
	LDR VR_69, [VR_0]
	ADD VR_70, VR_68, VR_69
	LDR VR_71, [VR_8]
	ADD VR_72, VR_70, VR_71
	LDR VR_73, [VR_7]
	ADD VR_74, VR_72, VR_73
	STR VR_74, [VR_57]
	LDR VR_75, [VR_0]
	ADD VR_76, VR_75, #1
	STR VR_76, [VR_0]
	B .BLOCK_20
.BLOCK_22:
	LDR VR_77, [VR_1]
	ADD VR_78, VR_77, #1
	STR VR_78, [VR_1]
	B .BLOCK_17


	.global loop2
loop2:
.BLOCK_23:
	SUB sp, sp, #28
	ADD VR_0, sp, #0
	ADD VR_1, sp, #4
	ADD VR_2, sp, #8
	ADD VR_3, sp, #12
	ADD VR_4, sp, #16
	ADD VR_5, sp, #20
	ADD VR_6, sp, #24
	MOV VR_7, #0
	STR VR_7, [VR_6]
	B .BLOCK_24
.BLOCK_24:
	LDR VR_8, [VR_6]
	CMP VR_8, #10
	BLT .BLOCK_25
	BGE .BLOCK_26
.BLOCK_25:
	MOV VR_9, #0
	STR VR_9, [VR_5]
	B .BLOCK_27
.BLOCK_26:
	ADD sp, sp, #28
	BX lr
.BLOCK_27:
	LDR VR_10, [VR_5]
	CMP VR_10, #2
	BLT .BLOCK_28
	BGE .BLOCK_29
.BLOCK_28:
	MOV VR_11, #0
	STR VR_11, [VR_4]
	B .BLOCK_30
.BLOCK_29:
	LDR VR_12, [VR_6]
	ADD VR_13, VR_12, #1
	STR VR_13, [VR_6]
	B .BLOCK_24
.BLOCK_30:
	LDR VR_14, [VR_4]
	CMP VR_14, #3
	BLT .BLOCK_31
	BGE .BLOCK_32
.BLOCK_31:
	MOV VR_15, #0
	STR VR_15, [VR_3]
	B .BLOCK_33
.BLOCK_32:
	LDR VR_16, [VR_5]
	ADD VR_17, VR_16, #1
	STR VR_17, [VR_5]
	B .BLOCK_27
.BLOCK_33:
	LDR VR_18, [VR_3]
	CMP VR_18, #2
	BLT .BLOCK_34
	BGE .BLOCK_35
.BLOCK_34:
	MOV VR_19, #0
	STR VR_19, [VR_2]
	B .BLOCK_36
.BLOCK_35:
	LDR VR_20, [VR_4]
	ADD VR_21, VR_20, #1
	STR VR_21, [VR_4]
	B .BLOCK_30
.BLOCK_36:
	LDR VR_22, [VR_2]
	CMP VR_22, #4
	BLT .BLOCK_37
	BGE .BLOCK_38
.BLOCK_37:
	MOV VR_23, #0
	STR VR_23, [VR_1]
	B .BLOCK_39
.BLOCK_38:
	LDR VR_24, [VR_3]
	ADD VR_25, VR_24, #1
	STR VR_25, [VR_3]
	B .BLOCK_33
.BLOCK_39:
	LDR VR_26, [VR_1]
	CMP VR_26, #8
	BLT .BLOCK_40
	BGE .BLOCK_41
.BLOCK_40:
	MOV VR_27, #0
	STR VR_27, [VR_0]
	B .BLOCK_42
.BLOCK_41:
	LDR VR_28, [VR_2]
	ADD VR_29, VR_28, #1
	STR VR_29, [VR_2]
	B .BLOCK_36
.BLOCK_42:
	LDR VR_30, [VR_0]
	CMP VR_30, #7
	BLT .BLOCK_43
	BGE .BLOCK_44
.BLOCK_43:
	LDR VR_31, [VR_6]
	MOVW VR_32, :lower16:arr2
	MOVT VR_32, :upper16:arr2
	MOV VR_34, #10752
	MLA VR_33, VR_31, VR_34, VR_32
	LDR VR_35, [VR_5]
	MOV VR_37, #5376
	MLA VR_36, VR_35, VR_37, VR_33
	LDR VR_38, [VR_4]
	MOV VR_40, #1792
	MLA VR_39, VR_38, VR_40, VR_36
	LDR VR_41, [VR_3]
	MOV VR_43, #896
	MLA VR_42, VR_41, VR_43, VR_39
	LDR VR_44, [VR_2]
	MOV VR_46, #224
	MLA VR_45, VR_44, VR_46, VR_42
	LDR VR_47, [VR_1]
	MOV VR_49, #28
	MLA VR_48, VR_47, VR_49, VR_45
	LDR VR_50, [VR_0]
	ADD VR_51, VR_48, VR_50, LSL #2
	LDR VR_52, [VR_6]
	LDR VR_53, [VR_5]
	ADD VR_54, VR_52, VR_53
	LDR VR_55, [VR_3]
	ADD VR_56, VR_54, VR_55
	LDR VR_57, [VR_0]
	ADD VR_58, VR_56, VR_57
	STR VR_58, [VR_51]
	LDR VR_59, [VR_0]
	ADD VR_60, VR_59, #1
	STR VR_60, [VR_0]
	B .BLOCK_42
.BLOCK_44:
	LDR VR_61, [VR_1]
	ADD VR_62, VR_61, #1
	STR VR_62, [VR_1]
	B .BLOCK_39


	.global loop3
loop3:
.BLOCK_45:
	SUB sp, sp, #60
	MOV VR_24, #68
	LDR VR_23, [sp, VR_24]
	MOV VR_22, #64
	LDR VR_21, [sp, VR_22]
	MOV VR_20, #60
	LDR VR_19, [sp, VR_20]
	MOV VR_18, r3
	MOV VR_17, r2
	MOV VR_16, r1
	MOV VR_15, r0
	ADD VR_0, sp, #0
	ADD VR_1, sp, #4
	ADD VR_2, sp, #8
	ADD VR_3, sp, #12
	ADD VR_4, sp, #16
	ADD VR_5, sp, #20
	ADD VR_6, sp, #24
	ADD VR_7, sp, #28
	ADD VR_8, sp, #32
	ADD VR_9, sp, #36
	ADD VR_10, sp, #40
	ADD VR_11, sp, #44
	ADD VR_12, sp, #48
	ADD VR_13, sp, #52
	ADD VR_14, sp, #56
	STR VR_15, [VR_14]
	STR VR_16, [VR_13]
	STR VR_17, [VR_12]
	STR VR_18, [VR_11]
	STR VR_19, [VR_10]
	STR VR_21, [VR_9]
	STR VR_23, [VR_8]
	MOV VR_25, #0
	STR VR_25, [VR_0]
	MOV VR_26, #0
	STR VR_26, [VR_7]
	B .BLOCK_46
.BLOCK_46:
	LDR VR_27, [VR_7]
	CMP VR_27, #10
	BLT .BLOCK_47
	BGE .BLOCK_48
.BLOCK_47:
	MOV VR_28, #0
	STR VR_28, [VR_6]
	B .BLOCK_49
.BLOCK_48:
	LDR VR_29, [VR_0]
	MOV r0, VR_29
	ADD sp, sp, #60
	BX lr
.BLOCK_49:
	LDR VR_30, [VR_6]
	CMP VR_30, #100
	BLT .BLOCK_50
	BGE .BLOCK_51
.BLOCK_50:
	MOV VR_31, #0
	STR VR_31, [VR_5]
	B .BLOCK_52
.BLOCK_51:
	LDR VR_32, [VR_7]
	ADD VR_33, VR_32, #1
	STR VR_33, [VR_7]
	B .BLOCK_91
.BLOCK_52:
	LDR VR_34, [VR_5]
	CMP VR_34, #1000
	BLT .BLOCK_53
	BGE .BLOCK_54
.BLOCK_53:
	MOV VR_35, #0
	STR VR_35, [VR_4]
	B .BLOCK_55
.BLOCK_54:
	LDR VR_36, [VR_6]
	ADD VR_37, VR_36, #1
	STR VR_37, [VR_6]
	B .BLOCK_87
.BLOCK_55:
	LDR VR_38, [VR_4]
	MOVW VR_39, #10000
	CMP VR_38, VR_39
	BLT .BLOCK_56
	BGE .BLOCK_57
.BLOCK_56:
	MOV VR_40, #0
	STR VR_40, [VR_3]
	B .BLOCK_58
.BLOCK_57:
	LDR VR_41, [VR_5]
	ADD VR_42, VR_41, #1
	STR VR_42, [VR_5]
	B .BLOCK_83
.BLOCK_58:
	LDR VR_43, [VR_3]
	MOVW VR_44, #34464
	MOVT VR_44, #1
	CMP VR_43, VR_44
	BLT .BLOCK_59
	BGE .BLOCK_60
.BLOCK_59:
	MOV VR_45, #0
	STR VR_45, [VR_2]
	B .BLOCK_61
.BLOCK_60:
	LDR VR_46, [VR_4]
	ADD VR_47, VR_46, #1
	STR VR_47, [VR_4]
	B .BLOCK_79
.BLOCK_61:
	LDR VR_48, [VR_2]
	MOVW VR_49, #16960
	MOVT VR_49, #15
	CMP VR_48, VR_49
	BLT .BLOCK_62
	BGE .BLOCK_63
.BLOCK_62:
	MOV VR_50, #0
	STR VR_50, [VR_1]
	B .BLOCK_64
.BLOCK_63:
	LDR VR_51, [VR_3]
	ADD VR_52, VR_51, #1
	STR VR_52, [VR_3]
	B .BLOCK_75
.BLOCK_64:
	LDR VR_53, [VR_1]
	MOVW VR_54, #38528
	MOVT VR_54, #152
	CMP VR_53, VR_54
	BLT .BLOCK_65
	BGE .BLOCK_66
.BLOCK_65:
	LDR VR_55, [VR_0]
	MOVW VR_59, #19413
	MOVT VR_59, #41070
	SMMLA VR_57, VR_59, VR_55, VR_55
	MOV VR_58, VR_57, ASR #9
	SUB VR_56, VR_58, VR_55, ASR #31
	MOVW VR_61, #817
	MUL VR_60, VR_56, VR_61
	SUB VR_62, VR_55, VR_60
	LDR VR_63, [VR_7]
	MOVW VR_64, :lower16:arr1
	MOVT VR_64, :upper16:arr1
	MOV VR_66, #5760
	MLA VR_65, VR_63, VR_66, VR_64
	LDR VR_67, [VR_6]
	MOV VR_69, #2880
	MLA VR_68, VR_67, VR_69, VR_65
	LDR VR_70, [VR_5]
	MOV VR_72, #960
	MLA VR_71, VR_70, VR_72, VR_68
	LDR VR_73, [VR_4]
	MOV VR_75, #240
	MLA VR_74, VR_73, VR_75, VR_71
	LDR VR_76, [VR_3]
	MOV VR_78, #48
	MLA VR_77, VR_76, VR_78, VR_74
	LDR VR_79, [VR_2]
	ADD VR_80, VR_77, VR_79, LSL #3
	LDR VR_81, [VR_1]
	ADD VR_82, VR_80, VR_81, LSL #2
	LDR VR_83, [VR_82]
	ADD VR_84, VR_62, VR_83
	LDR VR_85, [VR_7]
	MOVW VR_86, :lower16:arr2
	MOVT VR_86, :upper16:arr2
	MOV VR_88, #10752
	MLA VR_87, VR_85, VR_88, VR_86
	LDR VR_89, [VR_6]
	MOV VR_91, #5376
	MLA VR_90, VR_89, VR_91, VR_87
	LDR VR_92, [VR_5]
	MOV VR_94, #1792
	MLA VR_93, VR_92, VR_94, VR_90
	LDR VR_95, [VR_4]
	MOV VR_97, #896
	MLA VR_96, VR_95, VR_97, VR_93
	LDR VR_98, [VR_3]
	MOV VR_100, #224
	MLA VR_99, VR_98, VR_100, VR_96
	LDR VR_101, [VR_2]
	MOV VR_103, #28
	MLA VR_102, VR_101, VR_103, VR_99
	LDR VR_104, [VR_1]
	ADD VR_105, VR_102, VR_104, LSL #2
	LDR VR_106, [VR_105]
	ADD VR_107, VR_84, VR_106
	STR VR_107, [VR_0]
	LDR VR_108, [VR_1]
	ADD VR_109, VR_108, #1
	STR VR_109, [VR_1]
	B .BLOCK_67
.BLOCK_66:
	LDR VR_110, [VR_2]
	ADD VR_111, VR_110, #1
	STR VR_111, [VR_2]
	B .BLOCK_71
.BLOCK_67:
	LDR VR_112, [VR_1]
	LDR VR_113, [VR_8]
	CMP VR_112, VR_113
	BGE .BLOCK_69
	BLT .BLOCK_68
.BLOCK_68:
	B .BLOCK_64
.BLOCK_69:
	B .BLOCK_66
.BLOCK_70:
	B .BLOCK_68
.BLOCK_71:
	LDR VR_114, [VR_2]
	LDR VR_115, [VR_9]
	CMP VR_114, VR_115
	BGE .BLOCK_73
	BLT .BLOCK_72
.BLOCK_72:
	B .BLOCK_61
.BLOCK_73:
	B .BLOCK_63
.BLOCK_74:
	B .BLOCK_72
.BLOCK_75:
	LDR VR_116, [VR_3]
	LDR VR_117, [VR_10]
	CMP VR_116, VR_117
	BGE .BLOCK_77
	BLT .BLOCK_76
.BLOCK_76:
	B .BLOCK_58
.BLOCK_77:
	B .BLOCK_60
.BLOCK_78:
	B .BLOCK_76
.BLOCK_79:
	LDR VR_118, [VR_4]
	LDR VR_119, [VR_11]
	CMP VR_118, VR_119
	BGE .BLOCK_81
	BLT .BLOCK_80
.BLOCK_80:
	B .BLOCK_55
.BLOCK_81:
	B .BLOCK_57
.BLOCK_82:
	B .BLOCK_80
.BLOCK_83:
	LDR VR_120, [VR_5]
	LDR VR_121, [VR_12]
	CMP VR_120, VR_121
	BGE .BLOCK_85
	BLT .BLOCK_84
.BLOCK_84:
	B .BLOCK_52
.BLOCK_85:
	B .BLOCK_54
.BLOCK_86:
	B .BLOCK_84
.BLOCK_87:
	LDR VR_122, [VR_6]
	LDR VR_123, [VR_13]
	CMP VR_122, VR_123
	BGE .BLOCK_89
	BLT .BLOCK_88
.BLOCK_88:
	B .BLOCK_49
.BLOCK_89:
	B .BLOCK_51
.BLOCK_90:
	B .BLOCK_88
.BLOCK_91:
	LDR VR_124, [VR_7]
	LDR VR_125, [VR_14]
	CMP VR_124, VR_125
	BGE .BLOCK_93
	BLT .BLOCK_92
.BLOCK_92:
	B .BLOCK_46
.BLOCK_93:
	B .BLOCK_48
.BLOCK_94:
	B .BLOCK_92
.BLOCK_95:
	MOV r0, #0
	ADD sp, sp, #60
	BX lr


	.global main
main:
.BLOCK_96:
	SUB sp, sp, #36
	ADD VR_0, sp, #0
	ADD VR_1, sp, #4
	ADD VR_2, sp, #8
	ADD VR_3, sp, #12
	ADD VR_4, sp, #16
	ADD VR_5, sp, #20
	ADD VR_6, sp, #24
	ADD VR_7, sp, #28
	ADD VR_8, sp, #32
	BL getint
	MOV VR_9, r0
	STR VR_9, [VR_8]
	BL getint
	MOV VR_10, r0
	STR VR_10, [VR_7]
	BL getint
	MOV VR_11, r0
	STR VR_11, [VR_6]
	BL getint
	MOV VR_12, r0
	STR VR_12, [VR_5]
	BL getint
	MOV VR_13, r0
	STR VR_13, [VR_4]
	BL getint
	MOV VR_14, r0
	STR VR_14, [VR_3]
	BL getint
	MOV VR_15, r0
	STR VR_15, [VR_2]
	BL getint
	MOV VR_16, r0
	STR VR_16, [VR_1]
	BL getint
	MOV VR_17, r0
	STR VR_17, [VR_0]
	LDR VR_18, [VR_8]
	LDR VR_19, [VR_7]
	MOV r1, VR_19
	MOV r0, VR_18
	BL loop1
	BL loop2
	LDR VR_20, [VR_6]
	LDR VR_21, [VR_5]
	LDR VR_22, [VR_4]
	LDR VR_23, [VR_3]
	LDR VR_24, [VR_2]
	LDR VR_25, [VR_1]
	LDR VR_26, [VR_0]
	STR VR_26, [sp, #-4]
	STR VR_25, [sp, #-8]
	STR VR_24, [sp, #-12]
	MOV r3, VR_23
	MOV r2, VR_22
	MOV r1, VR_21
	MOV r0, VR_20
	SUB sp, sp, #12
	BL loop3
	ADD sp, sp, #12
	MOV VR_27, r0
	MOV r0, VR_27
	ADD sp, sp, #36
	POP {pc}
.BLOCK_97:
	MOV r0, #0
	ADD sp, sp, #36
	POP {pc}


	.data
	.align 4
	.comm	arr1, 57600, 4
	.comm	arr2, 107520, 4


	.end
