{
  "module_name": "max77843-private.h",
  "hash_id": "984c5a47840c70591f74c326836694f0f1a4c8ef6fb54d92bc97a3ff7989edf8",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/max77843-private.h",
  "human_readable_source": " \n \n\n#ifndef __MAX77843_PRIVATE_H_\n#define __MAX77843_PRIVATE_H_\n\n#include <linux/i2c.h>\n#include <linux/regmap.h>\n\n#define I2C_ADDR_TOPSYS\t(0xCC >> 1)\n#define I2C_ADDR_CHG\t(0xD2 >> 1)\n#define I2C_ADDR_FG\t(0x6C >> 1)\n#define I2C_ADDR_MUIC\t(0x4A >> 1)\n\n \nenum max77843_sys_reg {\n\tMAX77843_SYS_REG_PMICID\t\t= 0x00,\n\tMAX77843_SYS_REG_PMICREV\t= 0x01,\n\tMAX77843_SYS_REG_MAINCTRL1\t= 0x02,\n\tMAX77843_SYS_REG_INTSRC\t\t= 0x22,\n\tMAX77843_SYS_REG_INTSRCMASK\t= 0x23,\n\tMAX77843_SYS_REG_SYSINTSRC\t= 0x24,\n\tMAX77843_SYS_REG_SYSINTMASK\t= 0x26,\n\tMAX77843_SYS_REG_TOPSYS_STAT\t= 0x28,\n\tMAX77843_SYS_REG_SAFEOUTCTRL\t= 0xC6,\n\n\tMAX77843_SYS_REG_END,\n};\n\nenum max77843_haptic_reg {\n\tMAX77843_HAP_REG_MCONFIG\t= 0x10,\n\n\tMAX77843_HAP_REG_END,\n};\n\nenum max77843_led_reg {\n\tMAX77843_LED_REG_LEDEN\t\t= 0x30,\n\tMAX77843_LED_REG_LED0BRT\t= 0x31,\n\tMAX77843_LED_REG_LED1BRT\t= 0x32,\n\tMAX77843_LED_REG_LED2BRT\t= 0x33,\n\tMAX77843_LED_REG_LED3BRT\t= 0x34,\n\tMAX77843_LED_REG_LEDBLNK\t= 0x38,\n\tMAX77843_LED_REG_LEDRAMP\t= 0x36,\n\n\tMAX77843_LED_REG_END,\n};\n\n \nenum max77843_charger_reg {\n\tMAX77843_CHG_REG_CHG_INT\t= 0xB0,\n\tMAX77843_CHG_REG_CHG_INT_MASK\t= 0xB1,\n\tMAX77843_CHG_REG_CHG_INT_OK\t= 0xB2,\n\tMAX77843_CHG_REG_CHG_DTLS_00\t= 0xB3,\n\tMAX77843_CHG_REG_CHG_DTLS_01\t= 0xB4,\n\tMAX77843_CHG_REG_CHG_DTLS_02\t= 0xB5,\n\tMAX77843_CHG_REG_CHG_CNFG_00\t= 0xB7,\n\tMAX77843_CHG_REG_CHG_CNFG_01\t= 0xB8,\n\tMAX77843_CHG_REG_CHG_CNFG_02\t= 0xB9,\n\tMAX77843_CHG_REG_CHG_CNFG_03\t= 0xBA,\n\tMAX77843_CHG_REG_CHG_CNFG_04\t= 0xBB,\n\tMAX77843_CHG_REG_CHG_CNFG_06\t= 0xBD,\n\tMAX77843_CHG_REG_CHG_CNFG_07\t= 0xBE,\n\tMAX77843_CHG_REG_CHG_CNFG_09\t= 0xC0,\n\tMAX77843_CHG_REG_CHG_CNFG_10\t= 0xC1,\n\tMAX77843_CHG_REG_CHG_CNFG_11\t= 0xC2,\n\tMAX77843_CHG_REG_CHG_CNFG_12\t= 0xC3,\n\n\tMAX77843_CHG_REG_END,\n};\n\n \nenum max77843_fuelgauge {\n\tMAX77843_FG_REG_STATUS\t\t= 0x00,\n\tMAX77843_FG_REG_VALRT_TH\t= 0x01,\n\tMAX77843_FG_REG_TALRT_TH\t= 0x02,\n\tMAX77843_FG_REG_SALRT_TH\t= 0x03,\n\tMAX77843_FG_RATE_AT_RATE\t= 0x04,\n\tMAX77843_FG_REG_REMCAP_REP\t= 0x05,\n\tMAX77843_FG_REG_SOCREP\t\t= 0x06,\n\tMAX77843_FG_REG_AGE\t\t= 0x07,\n\tMAX77843_FG_REG_TEMP\t\t= 0x08,\n\tMAX77843_FG_REG_VCELL\t\t= 0x09,\n\tMAX77843_FG_REG_CURRENT\t\t= 0x0A,\n\tMAX77843_FG_REG_AVG_CURRENT\t= 0x0B,\n\tMAX77843_FG_REG_SOCMIX\t\t= 0x0D,\n\tMAX77843_FG_REG_SOCAV\t\t= 0x0E,\n\tMAX77843_FG_REG_REMCAP_MIX\t= 0x0F,\n\tMAX77843_FG_REG_FULLCAP\t\t= 0x10,\n\tMAX77843_FG_REG_AVG_TEMP\t= 0x16,\n\tMAX77843_FG_REG_CYCLES\t\t= 0x17,\n\tMAX77843_FG_REG_AVG_VCELL\t= 0x19,\n\tMAX77843_FG_REG_CONFIG\t\t= 0x1D,\n\tMAX77843_FG_REG_REMCAP_AV\t= 0x1F,\n\tMAX77843_FG_REG_FULLCAP_NOM\t= 0x23,\n\tMAX77843_FG_REG_MISCCFG\t\t= 0x2B,\n\tMAX77843_FG_REG_RCOMP\t\t= 0x38,\n\tMAX77843_FG_REG_FSTAT\t\t= 0x3D,\n\tMAX77843_FG_REG_DQACC\t\t= 0x45,\n\tMAX77843_FG_REG_DPACC\t\t= 0x46,\n\tMAX77843_FG_REG_OCV\t\t= 0xEE,\n\tMAX77843_FG_REG_VFOCV\t\t= 0xFB,\n\tMAX77843_FG_SOCVF\t\t= 0xFF,\n\n\tMAX77843_FG_END,\n};\n\n \nenum max77843_muic_reg {\n\tMAX77843_MUIC_REG_ID\t\t= 0x00,\n\tMAX77843_MUIC_REG_INT1\t\t= 0x01,\n\tMAX77843_MUIC_REG_INT2\t\t= 0x02,\n\tMAX77843_MUIC_REG_INT3\t\t= 0x03,\n\tMAX77843_MUIC_REG_STATUS1\t= 0x04,\n\tMAX77843_MUIC_REG_STATUS2\t= 0x05,\n\tMAX77843_MUIC_REG_STATUS3\t= 0x06,\n\tMAX77843_MUIC_REG_INTMASK1\t= 0x07,\n\tMAX77843_MUIC_REG_INTMASK2\t= 0x08,\n\tMAX77843_MUIC_REG_INTMASK3\t= 0x09,\n\tMAX77843_MUIC_REG_CDETCTRL1\t= 0x0A,\n\tMAX77843_MUIC_REG_CDETCTRL2\t= 0x0B,\n\tMAX77843_MUIC_REG_CONTROL1\t= 0x0C,\n\tMAX77843_MUIC_REG_CONTROL2\t= 0x0D,\n\tMAX77843_MUIC_REG_CONTROL3\t= 0x0E,\n\tMAX77843_MUIC_REG_CONTROL4\t= 0x16,\n\tMAX77843_MUIC_REG_HVCONTROL1\t= 0x17,\n\tMAX77843_MUIC_REG_HVCONTROL2\t= 0x18,\n\n\tMAX77843_MUIC_REG_END,\n};\n\nenum max77843_irq {\n\t \n\tMAX77843_SYS_IRQ_SYSINTSRC_SYSUVLO_INT,\n\tMAX77843_SYS_IRQ_SYSINTSRC_SYSOVLO_INT,\n\tMAX77843_SYS_IRQ_SYSINTSRC_TSHDN_INT,\n\tMAX77843_SYS_IRQ_SYSINTSRC_TM_INT,\n\n\t \n\tMAX77843_CHG_IRQ_CHG_INT_BYP_I,\n\tMAX77843_CHG_IRQ_CHG_INT_BATP_I,\n\tMAX77843_CHG_IRQ_CHG_INT_BAT_I,\n\tMAX77843_CHG_IRQ_CHG_INT_CHG_I,\n\tMAX77843_CHG_IRQ_CHG_INT_WCIN_I,\n\tMAX77843_CHG_IRQ_CHG_INT_CHGIN_I,\n\tMAX77843_CHG_IRQ_CHG_INT_AICL_I,\n\n\tMAX77843_IRQ_NUM,\n};\n\nenum max77843_irq_muic {\n\t \n\tMAX77843_MUIC_IRQ_INT1_ADC,\n\tMAX77843_MUIC_IRQ_INT1_ADCERROR,\n\tMAX77843_MUIC_IRQ_INT1_ADC1K,\n\n\t \n\tMAX77843_MUIC_IRQ_INT2_CHGTYP,\n\tMAX77843_MUIC_IRQ_INT2_CHGDETRUN,\n\tMAX77843_MUIC_IRQ_INT2_DCDTMR,\n\tMAX77843_MUIC_IRQ_INT2_DXOVP,\n\tMAX77843_MUIC_IRQ_INT2_VBVOLT,\n\n\t \n\tMAX77843_MUIC_IRQ_INT3_VBADC,\n\tMAX77843_MUIC_IRQ_INT3_VDNMON,\n\tMAX77843_MUIC_IRQ_INT3_DNRES,\n\tMAX77843_MUIC_IRQ_INT3_MPNACK,\n\tMAX77843_MUIC_IRQ_INT3_MRXBUFOW,\n\tMAX77843_MUIC_IRQ_INT3_MRXTRF,\n\tMAX77843_MUIC_IRQ_INT3_MRXPERR,\n\tMAX77843_MUIC_IRQ_INT3_MRXRDY,\n\n\tMAX77843_MUIC_IRQ_NUM,\n};\n\n \n#define MAX77843_SYS_IRQ_SYSUVLO_INT\t\tBIT(0)\n#define MAX77843_SYS_IRQ_SYSOVLO_INT\t\tBIT(1)\n#define MAX77843_SYS_IRQ_TSHDN_INT\t\tBIT(2)\n#define MAX77843_SYS_IRQ_TM_INT\t\t\tBIT(3)\n\n \n#define MAINCTRL1_BIASEN_SHIFT\t\t\t7\n#define MAX77843_MAINCTRL1_BIASEN_MASK\t\tBIT(MAINCTRL1_BIASEN_SHIFT)\n\n \n#define MCONFIG_MODE_SHIFT\t\t\t7\n#define MCONFIG_MEN_SHIFT\t\t\t6\n#define MCONFIG_PDIV_SHIFT\t\t\t0\n\n#define MAX77843_MCONFIG_MODE_MASK\t\tBIT(MCONFIG_MODE_SHIFT)\n#define MAX77843_MCONFIG_MEN_MASK\t\tBIT(MCONFIG_MEN_SHIFT)\n#define MAX77843_MCONFIG_PDIV_MASK\t\t(0x3 << MCONFIG_PDIV_SHIFT)\n\n \n#define MAX77843_CHG_BYP_I\t\t\tBIT(0)\n#define MAX77843_CHG_BATP_I\t\t\tBIT(2)\n#define MAX77843_CHG_BAT_I\t\t\tBIT(3)\n#define MAX77843_CHG_CHG_I\t\t\tBIT(4)\n#define MAX77843_CHG_WCIN_I\t\t\tBIT(5)\n#define MAX77843_CHG_CHGIN_I\t\t\tBIT(6)\n#define MAX77843_CHG_AICL_I\t\t\tBIT(7)\n\n \n#define MAX77843_CHG_BYP_OK\t\t\tBIT(0)\n#define MAX77843_CHG_BATP_OK\t\t\tBIT(2)\n#define MAX77843_CHG_BAT_OK\t\t\tBIT(3)\n#define MAX77843_CHG_CHG_OK\t\t\tBIT(4)\n#define MAX77843_CHG_WCIN_OK\t\t\tBIT(5)\n#define MAX77843_CHG_CHGIN_OK\t\t\tBIT(6)\n#define MAX77843_CHG_AICL_OK\t\t\tBIT(7)\n\n \n#define MAX77843_CHG_BAT_DTLS\t\t\tBIT(0)\n\n \n#define MAX77843_CHG_DTLS_MASK\t\t\t0x0f\n#define MAX77843_CHG_PQ_MODE\t\t\t0x00\n#define MAX77843_CHG_CC_MODE\t\t\t0x01\n#define MAX77843_CHG_CV_MODE\t\t\t0x02\n#define MAX77843_CHG_TO_MODE\t\t\t0x03\n#define MAX77843_CHG_DO_MODE\t\t\t0x04\n#define MAX77843_CHG_HT_MODE\t\t\t0x05\n#define MAX77843_CHG_TF_MODE\t\t\t0x06\n#define MAX77843_CHG_TS_MODE\t\t\t0x07\n#define MAX77843_CHG_OFF_MODE\t\t\t0x08\n\n#define MAX77843_CHG_BAT_DTLS_MASK\t\t0xf0\n#define MAX77843_CHG_NO_BAT\t\t\t(0x00 << 4)\n#define MAX77843_CHG_LOW_VOLT_BAT\t\t(0x01 << 4)\n#define MAX77843_CHG_LONG_BAT_TIME\t\t(0x02 << 4)\n#define MAX77843_CHG_OK_BAT\t\t\t(0x03 << 4)\n#define MAX77843_CHG_OK_LOW_VOLT_BAT\t\t(0x04 << 4)\n#define MAX77843_CHG_OVER_VOLT_BAT\t\t(0x05 << 4)\n#define MAX77843_CHG_OVER_CURRENT_BAT\t\t(0x06 << 4)\n\n \n#define MAX77843_CHG_MODE_MASK\t\t\t0x0f\n#define MAX77843_CHG_DISABLE\t\t\t0x00\n#define MAX77843_CHG_ENABLE\t\t\t0x05\n#define MAX77843_CHG_MASK\t\t\t0x01\n#define MAX77843_CHG_OTG_MASK\t\t\t0x02\n#define MAX77843_CHG_BUCK_MASK\t\t\t0x04\n#define MAX77843_CHG_BOOST_MASK\t\t\t0x08\n\n \n#define MAX77843_CHG_RESTART_THRESHOLD_100\t0x00\n#define MAX77843_CHG_RESTART_THRESHOLD_150\t0x10\n#define MAX77843_CHG_RESTART_THRESHOLD_200\t0x20\n#define MAX77843_CHG_RESTART_THRESHOLD_DISABLE\t0x30\n\n \n#define MAX77843_CHG_FAST_CHG_CURRENT_MIN\t100000\n#define MAX77843_CHG_FAST_CHG_CURRENT_MAX\t3150000\n#define MAX77843_CHG_FAST_CHG_CURRENT_STEP\t50000\n#define MAX77843_CHG_FAST_CHG_CURRENT_MASK\t0x3f\n#define MAX77843_CHG_OTG_ILIMIT_500\t\t(0x00 << 6)\n#define MAX77843_CHG_OTG_ILIMIT_900\t\t(0x01 << 6)\n#define MAX77843_CHG_OTG_ILIMIT_1200\t\t(0x02 << 6)\n#define MAX77843_CHG_OTG_ILIMIT_1500\t\t(0x03 << 6)\n#define MAX77843_CHG_OTG_ILIMIT_MASK\t\t0xc0\n\n \n#define MAX77843_CHG_TOP_OFF_CURRENT_MIN\t125000\n#define MAX77843_CHG_TOP_OFF_CURRENT_MAX\t650000\n#define MAX77843_CHG_TOP_OFF_CURRENT_STEP\t75000\n#define MAX77843_CHG_TOP_OFF_CURRENT_MASK\t0x07\n\n \n#define MAX77843_CHG_WRITE_CAP_BLOCK\t\t0x10\n#define MAX77843_CHG_WRITE_CAP_UNBLOCK\t\t0x0C\n\n \n#define MAX77843_CHG_INPUT_CURRENT_LIMIT_MIN\t100000\n#define MAX77843_CHG_INPUT_CURRENT_LIMIT_MAX\t4000000\n#define MAX77843_CHG_INPUT_CURRENT_LIMIT_REF\t3367000\n#define MAX77843_CHG_INPUT_CURRENT_LIMIT_STEP\t33000\n\n#define MAX77843_MUIC_ADC\t\t\tBIT(0)\n#define MAX77843_MUIC_ADCERROR\t\t\tBIT(2)\n#define MAX77843_MUIC_ADC1K\t\t\tBIT(3)\n\n#define MAX77843_MUIC_CHGTYP\t\t\tBIT(0)\n#define MAX77843_MUIC_CHGDETRUN\t\t\tBIT(1)\n#define MAX77843_MUIC_DCDTMR\t\t\tBIT(2)\n#define MAX77843_MUIC_DXOVP\t\t\tBIT(3)\n#define MAX77843_MUIC_VBVOLT\t\t\tBIT(4)\n\n#define MAX77843_MUIC_VBADC\t\t\tBIT(0)\n#define MAX77843_MUIC_VDNMON\t\t\tBIT(1)\n#define MAX77843_MUIC_DNRES\t\t\tBIT(2)\n#define MAX77843_MUIC_MPNACK\t\t\tBIT(3)\n#define MAX77843_MUIC_MRXBUFOW\t\t\tBIT(4)\n#define MAX77843_MUIC_MRXTRF\t\t\tBIT(5)\n#define MAX77843_MUIC_MRXPERR\t\t\tBIT(6)\n#define MAX77843_MUIC_MRXRDY\t\t\tBIT(7)\n\n \n#define MAX77843_INTSRCMASK_CHGR\t\t0\n#define MAX77843_INTSRCMASK_SYS\t\t\t1\n#define MAX77843_INTSRCMASK_FG\t\t\t2\n#define MAX77843_INTSRCMASK_MUIC\t\t3\n\n#define MAX77843_INTSRCMASK_CHGR_MASK          BIT(MAX77843_INTSRCMASK_CHGR)\n#define MAX77843_INTSRCMASK_SYS_MASK           BIT(MAX77843_INTSRCMASK_SYS)\n#define MAX77843_INTSRCMASK_FG_MASK            BIT(MAX77843_INTSRCMASK_FG)\n#define MAX77843_INTSRCMASK_MUIC_MASK          BIT(MAX77843_INTSRCMASK_MUIC)\n\n#define MAX77843_INTSRC_MASK_MASK \\\n\t(MAX77843_INTSRCMASK_MUIC_MASK | MAX77843_INTSRCMASK_FG_MASK | \\\n\tMAX77843_INTSRCMASK_SYS_MASK | MAX77843_INTSRCMASK_CHGR_MASK)\n\n \n#define MAX77843_MUIC_STATUS1_ADC_SHIFT\t\t0\n#define MAX77843_MUIC_STATUS1_ADCERROR_SHIFT\t6\n#define MAX77843_MUIC_STATUS1_ADC1K_SHIFT\t7\n#define MAX77843_MUIC_STATUS2_CHGTYP_SHIFT\t0\n#define MAX77843_MUIC_STATUS2_CHGDETRUN_SHIFT\t3\n#define MAX77843_MUIC_STATUS2_DCDTMR_SHIFT\t4\n#define MAX77843_MUIC_STATUS2_DXOVP_SHIFT\t5\n#define MAX77843_MUIC_STATUS2_VBVOLT_SHIFT\t6\n#define MAX77843_MUIC_STATUS3_VBADC_SHIFT\t0\n#define MAX77843_MUIC_STATUS3_VDNMON_SHIFT\t4\n#define MAX77843_MUIC_STATUS3_DNRES_SHIFT\t5\n#define MAX77843_MUIC_STATUS3_MPNACK_SHIFT\t6\n\n#define MAX77843_MUIC_STATUS1_ADC_MASK\t\t(0x1f << MAX77843_MUIC_STATUS1_ADC_SHIFT)\n#define MAX77843_MUIC_STATUS1_ADCERROR_MASK\tBIT(MAX77843_MUIC_STATUS1_ADCERROR_SHIFT)\n#define MAX77843_MUIC_STATUS1_ADC1K_MASK\tBIT(MAX77843_MUIC_STATUS1_ADC1K_SHIFT)\n#define MAX77843_MUIC_STATUS2_CHGTYP_MASK\t(0x7 << MAX77843_MUIC_STATUS2_CHGTYP_SHIFT)\n#define MAX77843_MUIC_STATUS2_CHGDETRUN_MASK\tBIT(MAX77843_MUIC_STATUS2_CHGDETRUN_SHIFT)\n#define MAX77843_MUIC_STATUS2_DCDTMR_MASK\tBIT(MAX77843_MUIC_STATUS2_DCDTMR_SHIFT)\n#define MAX77843_MUIC_STATUS2_DXOVP_MASK\tBIT(MAX77843_MUIC_STATUS2_DXOVP_SHIFT)\n#define MAX77843_MUIC_STATUS2_VBVOLT_MASK\tBIT(MAX77843_MUIC_STATUS2_VBVOLT_SHIFT)\n#define MAX77843_MUIC_STATUS3_VBADC_MASK\t(0xf << MAX77843_MUIC_STATUS3_VBADC_SHIFT)\n#define MAX77843_MUIC_STATUS3_VDNMON_MASK\tBIT(MAX77843_MUIC_STATUS3_VDNMON_SHIFT)\n#define MAX77843_MUIC_STATUS3_DNRES_MASK\tBIT(MAX77843_MUIC_STATUS3_DNRES_SHIFT)\n#define MAX77843_MUIC_STATUS3_MPNACK_MASK\tBIT(MAX77843_MUIC_STATUS3_MPNACK_SHIFT)\n\n \n#define MAX77843_MUIC_CONTROL1_COMP1SW_SHIFT\t0\n#define MAX77843_MUIC_CONTROL1_COMP2SW_SHIFT\t3\n#define MAX77843_MUIC_CONTROL1_NOBCCOMP_SHIFT\t6\n#define MAX77843_MUIC_CONTROL1_IDBEN_SHIFT\t7\n#define MAX77843_MUIC_CONTROL2_LOWPWR_SHIFT\t0\n#define MAX77843_MUIC_CONTROL2_ADCEN_SHIFT\t1\n#define MAX77843_MUIC_CONTROL2_CPEN_SHIFT\t2\n#define MAX77843_MUIC_CONTROL2_ACC_DET_SHIFT\t5\n#define MAX77843_MUIC_CONTROL2_USBCPINT_SHIFT\t6\n#define MAX77843_MUIC_CONTROL2_RCPS_SHIFT\t7\n#define MAX77843_MUIC_CONTROL3_JIGSET_SHIFT\t0\n#define MAX77843_MUIC_CONTROL4_ADCDBSET_SHIFT\t0\n#define MAX77843_MUIC_CONTROL4_USBAUTO_SHIFT\t4\n#define MAX77843_MUIC_CONTROL4_FCTAUTO_SHIFT\t5\n#define MAX77843_MUIC_CONTROL4_ADCMODE_SHIFT\t6\n\n#define MAX77843_MUIC_CONTROL1_COMP1SW_MASK\t(0x7 << MAX77843_MUIC_CONTROL1_COMP1SW_SHIFT)\n#define MAX77843_MUIC_CONTROL1_COMP2SW_MASK\t(0x7 << MAX77843_MUIC_CONTROL1_COMP2SW_SHIFT)\n#define MAX77843_MUIC_CONTROL1_IDBEN_MASK\tBIT(MAX77843_MUIC_CONTROL1_IDBEN_SHIFT)\n#define MAX77843_MUIC_CONTROL1_NOBCCOMP_MASK\tBIT(MAX77843_MUIC_CONTROL1_NOBCCOMP_SHIFT)\n#define MAX77843_MUIC_CONTROL2_LOWPWR_MASK\tBIT(MAX77843_MUIC_CONTROL2_LOWPWR_SHIFT)\n#define MAX77843_MUIC_CONTROL2_ADCEN_MASK\tBIT(MAX77843_MUIC_CONTROL2_ADCEN_SHIFT)\n#define MAX77843_MUIC_CONTROL2_CPEN_MASK\tBIT(MAX77843_MUIC_CONTROL2_CPEN_SHIFT)\n#define MAX77843_MUIC_CONTROL2_ACC_DET_MASK\tBIT(MAX77843_MUIC_CONTROL2_ACC_DET_SHIFT)\n#define MAX77843_MUIC_CONTROL2_USBCPINT_MASK\tBIT(MAX77843_MUIC_CONTROL2_USBCPINT_SHIFT)\n#define MAX77843_MUIC_CONTROL2_RCPS_MASK\tBIT(MAX77843_MUIC_CONTROL2_RCPS_SHIFT)\n#define MAX77843_MUIC_CONTROL3_JIGSET_MASK\t(0x3 << MAX77843_MUIC_CONTROL3_JIGSET_SHIFT)\n#define MAX77843_MUIC_CONTROL4_ADCDBSET_MASK\t(0x3 << MAX77843_MUIC_CONTROL4_ADCDBSET_SHIFT)\n#define MAX77843_MUIC_CONTROL4_USBAUTO_MASK\tBIT(MAX77843_MUIC_CONTROL4_USBAUTO_SHIFT)\n#define MAX77843_MUIC_CONTROL4_FCTAUTO_MASK\tBIT(MAX77843_MUIC_CONTROL4_FCTAUTO_SHIFT)\n#define MAX77843_MUIC_CONTROL4_ADCMODE_MASK\t(0x3 << MAX77843_MUIC_CONTROL4_ADCMODE_SHIFT)\n\n \n#define COM_OPEN\t\t\t\t0\n#define COM_USB\t\t\t\t\t1\n#define COM_AUDIO\t\t\t\t2\n#define COM_UART\t\t\t\t3\n#define COM_AUX_USB\t\t\t\t4\n#define COM_AUX_UART\t\t\t\t5\n\n#define MAX77843_MUIC_CONTROL1_COM_SW \\\n\t((MAX77843_MUIC_CONTROL1_COMP1SW_MASK | \\\n\t MAX77843_MUIC_CONTROL1_COMP2SW_MASK))\n\n#define MAX77843_MUIC_CONTROL1_SW_OPEN \\\n\t((COM_OPEN << MAX77843_MUIC_CONTROL1_COMP1SW_SHIFT | \\\n\t COM_OPEN << MAX77843_MUIC_CONTROL1_COMP2SW_SHIFT))\n#define MAX77843_MUIC_CONTROL1_SW_USB \\\n\t((COM_USB << MAX77843_MUIC_CONTROL1_COMP1SW_SHIFT | \\\n\t COM_USB << MAX77843_MUIC_CONTROL1_COMP2SW_SHIFT))\n#define MAX77843_MUIC_CONTROL1_SW_AUDIO \\\n\t((COM_AUDIO << MAX77843_MUIC_CONTROL1_COMP1SW_SHIFT | \\\n\t COM_AUDIO << MAX77843_MUIC_CONTROL1_COMP2SW_SHIFT))\n#define MAX77843_MUIC_CONTROL1_SW_UART \\\n\t((COM_UART << MAX77843_MUIC_CONTROL1_COMP1SW_SHIFT | \\\n\t COM_UART << MAX77843_MUIC_CONTROL1_COMP2SW_SHIFT))\n#define MAX77843_MUIC_CONTROL1_SW_AUX_USB \\\n\t((COM_AUX_USB << MAX77843_MUIC_CONTROL1_COMP1SW_SHIFT | \\\n\t COM_AUX_USB << MAX77843_MUIC_CONTROL1_COMP2SW_SHIFT))\n#define MAX77843_MUIC_CONTROL1_SW_AUX_UART \\\n\t((COM_AUX_UART << MAX77843_MUIC_CONTROL1_COMP1SW_SHIFT | \\\n\t COM_AUX_UART << MAX77843_MUIC_CONTROL1_COMP2SW_SHIFT))\n\n#define MAX77843_DISABLE\t\t\t0\n#define MAX77843_ENABLE\t\t\t\t1\n\n#define CONTROL4_AUTO_DISABLE \\\n\t((MAX77843_DISABLE << MAX77843_MUIC_CONTROL4_USBAUTO_SHIFT) | \\\n\t(MAX77843_DISABLE << MAX77843_MUIC_CONTROL4_FCTAUTO_SHIFT))\n#define CONTROL4_AUTO_ENABLE \\\n\t((MAX77843_ENABLE << MAX77843_MUIC_CONTROL4_USBAUTO_SHIFT) | \\\n\t(MAX77843_ENABLE << MAX77843_MUIC_CONTROL4_FCTAUTO_SHIFT))\n\n \n#define SAFEOUTCTRL_SAFEOUT1_SHIFT\t\t0\n#define SAFEOUTCTRL_SAFEOUT2_SHIFT\t\t2\n#define SAFEOUTCTRL_ENSAFEOUT1_SHIFT\t\t6\n#define SAFEOUTCTRL_ENSAFEOUT2_SHIFT\t\t7\n\n#define MAX77843_REG_SAFEOUTCTRL_ENSAFEOUT1 \\\n\t\tBIT(SAFEOUTCTRL_ENSAFEOUT1_SHIFT)\n#define MAX77843_REG_SAFEOUTCTRL_ENSAFEOUT2 \\\n\t\tBIT(SAFEOUTCTRL_ENSAFEOUT2_SHIFT)\n#define MAX77843_REG_SAFEOUTCTRL_SAFEOUT1_MASK \\\n\t\t(0x3 << SAFEOUTCTRL_SAFEOUT1_SHIFT)\n#define MAX77843_REG_SAFEOUTCTRL_SAFEOUT2_MASK \\\n\t\t(0x3 << SAFEOUTCTRL_SAFEOUT2_SHIFT)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}