[
  {
    "year": "2022",
    "title": "An Automated Design Methodology for Ring Voltage-Controlled Oscillators in Nanometer CMOS Technologies",
    "link": "https://ieeexplore.ieee.org/abstract/document/10002363",
    "journal": "IEEE Access",
    "authors": ["D. Lee", "K. Park", "J. Han", "M.-S. Choo"]
  },
  {
    "year": "2021",
    "title": "A PVT Variation-Robust All-Digital Injection-Locked Clock Multiplier with Real-Time Offset Tracking using Time-Division Dual Calibration",
    "link": "https://ieeexplore.ieee.org/document/9386211",
    "journal": "IEEE Journal of Solid-State Circuits (JSSC)",
    "authors": [
      "M.-S. Choo",
      "S. Kim",
      "H.-G. Ko",
      "S.-Y. Cho",
      "K. Park",
      "J. Lee",
      "S. Shin",
      "H. Chi",
      "D.-K. Jeong"
    ]
  },
  {
    "year": "2021",
    "title": "A 4-20-Gb/s 1.87-pJ/b Continuous-Rate Digital CDR Circuit With Unlimited Frequency Acquisition Capability in 65-nm CMOS",
    "link": "https://ieeexplore.ieee.org/abstract/document/9239394",
    "journal": "IEEE Journal of Solid-State Circuits (JSSC)",
    "authors": [
      "K. Park",
      "K. Lee",
      "S.-Y. Choo",
      "J. Lee",
      "J. Hwang",
      "M.-S. Choo",
      "D.-K. Jeong"
    ]
  },
  {
    "year": "2020",
    "title": "Review of Injection-Locked Oscillators",
    "link": "https://koreascience.kr/article/JAKO202021262090393.page",
    "journal": "Journal of Semiconductor Engineering (JSE)",
    "authors": ["M.-S. Choo", "D.-K. Jeong"]
  },
  {
    "year": "2019",
    "title": "A 15-GHz, 17.8-mW, 213-fs Injection-Locked PLL With Maximized Injection Strength Using Adjustment of Phase Domain Response",
    "link": "https://koreascience.kr/article/JAKO202021262090393.page",
    "journal": "IEEE Transactions on Circuits and Systems-II: Express Briefs (TCAS-II)",
    "authors": [
      "M.-S. Choo",
      "Y. Song",
      "S.-Y. Cho",
      "H.-G. Ko",
      "K. Park",
      "D.-K. Jeong"
    ]
  },
  {
    "year": "2019",
    "title": "A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate Injection-Locked CDR With Path Mismatch Tracking Loop in a 28-nm CMOS Technology",
    "link": "https://koreascience.kr/article/JAKO202021262090393.page",
    "journal": "IEEE Transactions on Circuits and Systems-II: Express Briefs (TCAS-II)",
    "authors": [
      "M.-S. Choo",
      "K. Park",
      "H.-G. Ko",
      "S.-Y. Cho",
      "K. Lee",
      "D.-K. Jeong"
    ]
  },
  {
    "year": "2019",
    "title": "A Current-Mode Digital AOT 4-Phase Buck Voltage Regulator",
    "link": "https://ieeexplore.ieee.org/abstract/document/8771119",
    "journal": "IEEE Solid-State Circuits Letters (SSC-L)",
    "authors": ["M. Choi", "C.-H. Kye", "J. Oh", "M.-S. Choo", "D.-K. Jeong"]
  },
  {
    "year": "2019",
    "title": "A 4-to-20Gb/s 1.87 pJ/b referenceless digital CDR with unlimited frequency detection capability in 65nm CMOS",
    "link": "https://ieeexplore.ieee.org/abstract/document/8778157",
    "journal": "IEEE Symposium on VLSI Circuits (VLSIC)",
    "authors": [
      "K. Park",
      "K. Lee",
      "S.-Y. Cho",
      "J. Lee",
      "J. Hwang",
      "M.-S. Choo",
      "D.-K. Jeong"
    ]
  },
  {
    "year": "2019",
    "title": "A Synthesizable Digital AOT 4-Phase Buck Voltage Regulator for Digital Systems with 0.0054mm2 Controller and 80ns Recovery Time",
    "link": "https://ieeexplore.ieee.org/abstract/document/8662453",
    "journal": "IEEE International Solid-State Circuits Conference (ISSCC)",
    "authors": ["M. Choi", "C.-H. Kye", "J. Oh", "M.-S. Choo", "D.-K. Jeong"]
  },
  {
    "year": "2018",
    "title": "A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate All-Digital Injection-Locked Clock and Data Recovery with Maximum Timing-Margin Tracking Loop",
    "link": "https://ieeexplore.ieee.org/abstract/document/8579270",
    "journal": "IEEE Asian Solid-State Circuits Conference (A-SSCC) invited to JSSC",
    "authors": ["M.-S. Choo", "H.-G. Ko", "S.-Y. Cho", "K. Lee", "D.-K. Jeong"]
  },
  {
    "year": "2018",
    "title": "An optimum injection-timing tracking loop for 5-GHz, 1.13-mW/GHz RO-based injection-locked PLL with 152-fs integrated jitter",
    "link": "https://ieeexplore.ieee.org/abstract/document/8514813",
    "journal": "IEEE Transactions on Circuits and Systems-II: Express Briefs (TCAS-II)",
    "authors": ["M.-S. Choo", "H.-G. Ko", "S.-Y. Cho", "K. Lee", "D.-K. Jeong"]
  },
  {
    "year": "2018",
    "title": "A 2.5–5.6 GHz subharmonically injection-locked all-digital PLL with dual-edge complementary switched injection",
    "link": "https://ieeexplore.ieee.org/abstract/document/8292824",
    "journal": "IEEE Transactions on Circuits and Systems-I: Regular Links (TCAS-I)",
    "authors": [
      "S.-Y. Cho",
      "S. Kim",
      "M.-S. Choo",
      "H.-G. Ko",
      "J. Lee",
      "W. Bae",
      "D.-K. Jeong"
    ]
  },
  {
    "year": "2017",
    "title": "A 55.1 mW 1.62-to-8.1 Gb/s video interface receiver generating up to 680 MHz stream clock over 20 dB loss channel",
    "link": "https://ieeexplore.ieee.org/abstract/document/8022928",
    "journal": "IEEE Transactions on Circuits and Systems-II: Express Briefs (TCAS-II)",
    "authors": [
      "K. Park",
      "J. Lee",
      "K. Lee",
      "M.-S. Choo",
      "S. Jang",
      "S.-H. Chu",
      "S. Kim",
      "D.-K. Jeong"
    ]
  },
  {
    "year": "2017",
    "title": "A 2.5GHz injection-locked ADPLL with 197fsrms integrated jitter and −65dBc reference spur using time-division dual calibration",
    "link": "https://ieeexplore.ieee.org/abstract/document/7870477",
    "journal": "IEEE International Solid-State Circuits Conference (ISSCC)",
    "authors": [
      "S. Kim",
      "H.-G. Ko",
      "S.-Y. Cho",
      "J. Lee",
      "S. Shin",
      "M.-S. Choo",
      "H. Chi",
      "D.-K. Jeong"
    ]
  },
  {
    "year": "2016",
    "title": "A 285-fs rms Integrated Jitter Injection-Locked Ring PLL with Charge-Stored Complementary Switch Injection Technique",
    "link": "https://koreascience.kr/article/JAKO201607959403082.page",
    "journal": "Journal of Semiconductor Technology and Science (JSTS)",
    "authors": [
      "S. Kim",
      "S. Jang",
      "S.-Y. Cho",
      "M.-S. Choo",
      "G.-S. Jeong",
      "W. Bae",
      "D.-K. Jeong"
    ]
  },
  {
    "year": "2016",
    "title": "A theoretical analysis of phase shift in pulse injection-locked oscillators",
    "link": "https://ieeexplore.ieee.org/abstract/document/7538886",
    "journal": "IEEE International Symposium on Circuits and Systems (ISCAS)",
    "authors": [
      "J. Lee",
      "S. Kim",
      "M.-S. Choo",
      "S.-Y. Cho",
      "H.-G. Ko",
      "D.-K. Jeong"
    ]
  },
  {
    "year": "2015",
    "title": "A 5-GHz subharmonically injection-locked all-digital PLL with complementary switched injection",
    "link": "https://ieeexplore.ieee.org/abstract/document/7313908",
    "journal": "European Solid-State Circuits Conference (ESSCIRC)",
    "authors": [
      "S.-Y. Cho",
      "S. Kim",
      "M.-S. Choo",
      "J. Lee",
      "H.-G. Ko",
      "S. Jang",
      "S.-H. Chu",
      "W. Bae",
      "Y. Kim",
      "D.-K. Jeong"
    ]
  }
]
