Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cb1cced68c384c0da0b88741a502abb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_MIPS_behav xil_defaultlib.TB_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.INSTRUCTION_RAM(INIT_FILE="C:/Ar...
Compiling module xil_defaultlib.PC_SUM
Compiling module xil_defaultlib.IFETCH
Compiling module xil_defaultlib.ALU_CONTROL
Compiling module xil_defaultlib.CONTROL_SIGNALS
Compiling module xil_defaultlib.RW_REGISTERS(NB=5)
Compiling module xil_defaultlib.HAZARD_DETECTION_default
Compiling module xil_defaultlib.IDECODE_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FORWARDING_UNIT_default
Compiling module xil_defaultlib.MUX_FORWARDING
Compiling module xil_defaultlib.IEXECUTE_default
Compiling module xil_defaultlib.DATA_RAM_default
Compiling module xil_defaultlib.IMEMORY_default
Compiling module xil_defaultlib.MIPS_default
Compiling module xil_defaultlib.TB_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_MIPS_behav
