Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Mar 12 14:44:56 2018
| Host         : O205-27 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             115 |           33 |
| Yes          | No                    | Yes                    |               3 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | mpgInstance/p_0_in                 |                  |                1 |              2 |
|  clk_IBUF_BUFG | mpgInstance/E[0]                   | btn_IBUF[2]      |                1 |              3 |
|  clk_IBUF_BUFG | mpgInstance2/reg_file_reg[0][1][0] |                  |                2 |             14 |
|  clk_IBUF_BUFG | mpgInstance2/reg_file_reg[5][1][0] |                  |                4 |             14 |
|  clk_IBUF_BUFG | mpgInstance2/reg_file_reg[7][1][0] |                  |                5 |             14 |
|  clk_IBUF_BUFG | mpgInstance2/E[0]                  |                  |                4 |             14 |
|  clk_IBUF_BUFG | mpgInstance2/reg_file_reg[2][1][0] |                  |                3 |             14 |
|  clk_IBUF_BUFG | mpgInstance2/reg_file_reg[6][1][0] |                  |                4 |             14 |
|  clk_IBUF_BUFG | mpgInstance2/reg_file_reg[4][1][0] |                  |                3 |             14 |
|  clk_IBUF_BUFG | mpgInstance2/reg_file_reg[1][0][0] |                  |                7 |             15 |
|  clk_IBUF_BUFG |                                    |                  |               10 |             36 |
+----------------+------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 14     |                     7 |
| 15     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


