`timescale 1ns/1ps

module Pipelined_TestBench; 
     
   reg Clock; 
   integer i; 
 
   initial begin 
       Clock = 1; 
   end 
   //clock controls 
   always begin 
        Clock = ~Clock; 
        #25; 
  end 
   
   initial begin 
       
  // Instr Memory intialization 2104020
  pipelined.IM.regfile[0] = 32'h02104020;//add $t0, $t0, $s0
  pipelined.IM.regfile[4] = 32'hAD5F0002; //sw $ra, 2($t2)  
  pipelined.IM.regfile[8] = 32'h8CDA0002;//lw $t5, 2($t2) 
  pipelined.IM.regfile[12] = 32'h01244822;//sub $t1, $t1, $a0
  pipelined.IM.regfile[16] = 32'h01ED7025;//or $t6, $t7, $t5
  pipelined.IM.regfile[20] = 32'h02129824;//and $s3, $s0, $s2
  pipelined.IM.regfile[24] = 32'h00644827;//lw $t6,2($t2) 
  pipelined.IM.regfile[28] = 32'h00C5502A;//slt R10,R6,R5 
  pipelined.IM.regfile[32] = 32'h80000008;//j startloop 
  pipelined.IM.regfile[36] = 32'h2063FFFF;//loop: addi R3,R3,-1 
  pipelined.IM.regfile[40] = 32'h14E3FFFE;//startloop: bne R3,R7,-2 
  pipelined.IM.regfile[44] = 32'h01295818;//mult R11,R9,R9 
  pipelined.IM.regfile[48] = 32'h0166601A;//div R12,R11,R6 
  pipelined.IM.regfile[52] = 32'h34CE0002;//ori R14,R6,2 
  pipelined.IM.regfile[56] = 32'h11CC0000;//beq R14,R12, next 
  pipelined.IM.regfile[60] = 32'hADCE0002;//sw  
   
  // Data Memory intialization 
  pipelined.DM.regfile[0] = 32'd8; 
  pipelined.DM.regfile[1] = 32'd1; 
   
  pipelined.piperegs.regfile[0] = 0; 
 
  // Register File initialization 
  for (i = 0; i < 32; i = i + 1) 
    pipelined.piperegs.regfile[i] = 32'd0; 
 
 
  end 
  //Instantiate cpu 
   cpu pipelined(Clock); 
     
endmodule 