{"vcs1":{"timestamp_begin":1731046038.427418179, "rt":1.81, "ut":0.47, "st":0.27}}
{"vcselab":{"timestamp_begin":1731046040.318610383, "rt":1.07, "ut":0.27, "st":0.22}}
{"link":{"timestamp_begin":1731046041.462953513, "rt":0.39, "ut":0.16, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731046037.744319360}
{"VCS_COMP_START_TIME": 1731046037.744319360}
{"VCS_COMP_END_TIME": 1731046043.541046441}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330464}}
{"stitch_vcselab": {"peak_mem": 231552}}
