// Seed: 287779198
module module_0 (
    input uwire id_0,
    input wand  id_1,
    input tri1  id_2,
    input tri1  id_3,
    input wor   id_4
);
  tri0 id_6 = 1'b0;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1
    , id_11,
    output wor id_2,
    output wire id_3,
    input wand id_4,
    output uwire id_5,
    output wire id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri1 id_9
);
  id_12(
      1'h0
  ); module_0(
      id_8, id_4, id_8, id_8, id_1
  );
  wire id_13;
  nand (id_6, id_1, id_0, id_9, id_12, id_7, id_11, id_4, id_8);
  wire id_14;
endmodule
