RISCV CoRW1+fence.rw.rws
"Fence.rw.rwsRW Rfe"
Cycle=Rfe Fence.rw.rwsRW
Relax=
Safe=Rfe Fence.rw.rwsRW
Generator=diy7 (version 7.55)
Com=Rf
Orig=Fence.rw.rwsRW Rfe
{
uint64_t x; uint64_t 0:x5;

0:x6=x; 0:x7=1;
}
 P0          ;
 ld x5,0(x6) ;
 fence rw,rw ;
 sd x7,0(x6) ;
exists (not (0:x5=0 /\ x=1))
