Statistical Soft Error Rate (SSER) Analysis for Scaled CMOS Designs