Data_For_RDAFlowver5.0
	top levelÂp
dbg_hub
LinkDesign_Blackboxes†>
synthFileNamesJ
10DD:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhdG
11AD:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhdK
12ED:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhdI
13CD:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhdI
14CD:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhdF
20@D:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/ADDSUB_MACRO.vM
15GD:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhdH
21BD:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.vH
16BD:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhdK
22ED:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.vC
17=D:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/MACC_MACRO.vhdC
18=D:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/MULT_MACRO.vhdH
23BD:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.vG
19AD:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/ADDMACC_MACRO.vL
24FD:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.vJ
25DD:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.vD
30>D:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/MULT_MACRO.v
NumFileNames71J
26DD:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/EQ_COMPARE_MACRO.vJ
31DD:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/retarget/MULT18X18.vhd=
18D:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_VCOMP.vhdN
27HD:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.vK
32ED:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/retarget/MULT18X18S.vhd<
27D:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_VPKG.vhdI
28CD:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v@
33:D:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:
35D:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.vD
29>D:/Xilinx/Vivado/2021.2/data/verilog/src/unimacro/MACC_MACRO.vF
34@D:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv=
48D:/Xilinx/Vivado/2021.2/scripts/rt/data/internal_cells.vè
35àl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/ltlib_v1_0_vl_rfs.vó
40êl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_i2x.vh3
5.D:/Xilinx/Vivado/2021.2/scripts/rt/data/BUFT.vó
36êl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/ltlib_v1_0_0_ver.vhó
41êl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_icn.vhF
6AD:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhdö
37ìl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/ltlib_v1_0_0_lib_fn.vhú
42ïl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_ports.vhE
7@D:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/ADDMACC_MACRO.vhdè
38àl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/xsdbm_v3_0_vl_rfs.vû
43ól:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vhD
8?D:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhdñ
39èl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_in.vhñ
44èl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs.vhü
50òl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vhF
9AD:/Xilinx/Vivado/2021.2/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhdü
45òl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vhû
51ól:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vhõ
46îl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_core.vhö
52ìl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_id_map.vhö
47ìl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_ext.vhû
53ól:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh¢
48õl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vhá
54Äl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/synth/dbg_hub.vö
49ìl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_vec.vhö
60ìl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/numeric_std.vhdö
55ìl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhdï
61él:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/textio.vhdû
56ól:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/fifo_generator_v13_1_vhsyn_rfs.vhdó
62êl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/timing_p.vhd7
571D:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhdó
63êl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/timing_b.vhdó
58êl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/std_1164.vhdó
64êl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/prmtvs_p.vhdó
59êl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/standard.vhdó
70êl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_attr.vhdó
65êl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/prmtvs_b.vhdó
66êl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_arit.vhdó
67êl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_unsi.vhdó
68êl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_sign.vhdó
69êl:/FPGA/ICIG/project_1/project_1.runs/impl_1/.Xil/Vivado-2064-XS-WIN/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_misc.vhdY

synthStatsK
caseNotFullNoDefault

L11993
Mnullname
F38
O
next_state®-
ElaboratedNamesForRQSé-
DSP_RAML
11280385@ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT0_i} i
6819841^ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count0_i} ñ
33366019â {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp_i} Ê
9691137⁄ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O0_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O0_i__0} i
47644673] {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i} l
47611905` {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i__2} i
7303169^ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count0_i} K
11571201? {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iGOT_SYNC_i} d
6840321Y {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/cnt_is_zero_i} d
50221057X {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_i} c
50216961W {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count0_i} q
50810881e {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/fn_mult_drdy_return1_i} û
21991427ë {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg} K
3760129@ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/CORE_ID_SEL_i} ⁄
49123329Õ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rd_flush_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rd_flush_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_i__0} R
3321857G {inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg0_i} ^
47276033R {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr0_i} ñ
34299907â {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_i} K
3878913@ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/COMMAND_SEL_i} r
10227713f {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt0_i} g
47640577[ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd0_i} Q
3080193F {inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter0_i} 
blackBoxInfoá
synth_design
isIncremental0
Runtime0
Threads used2V
argsN-verilog_define default::[not_specified] -top  dbg_hub -part  xc7z010clg400-1 
resynthPerc0.00
Cputime0
blackBoxPerc	-nan(ind)
	directive ú
synth_design_metrics$
mismatchedAddSubOperatorWidths-1
lowMaxFanout-1
NumUnregisteredPorts0
caseNotFullNoDefault1
	smallSrls-1
srlsWithResetLogic-1
shallowRAMWithAttribute-1
hierMFO0
bigRAMs-1
NetsWithMixedFanouts-1
DSPsWithKeep0
RQS_Results