<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>boards/samr21-xpro/include/periph_conf.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6c8313236d9db5b969ca7d150fe527de.html">boards</a></li><li class="navelem"><a class="el" href="dir_d938920d19171b8cbe20b8a22100c551.html">samr21-xpro</a></li><li class="navelem"><a class="el" href="dir_bbcc5723465b8ac5df64638bddbd73c3.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">periph_conf.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="boards_2samr21-xpro_2include_2periph__conf_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2014-2015 Freie Universit√§t Berlin</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * directory for more details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifndef PERIPH_CONF_H</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define PERIPH_CONF_H</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;cpu.h&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;periph_cpu.h&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a8dc6f59497ff407016c464fb10f9ece8">   65</a></span>&#160;<span class="preprocessor">#define CLOCK_USE_PLL       (1)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#if CLOCK_USE_PLL</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* edit these values to adjust the PLL output frequency */</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a902a38d6dfe9bc80271132ace0d1ca69">   69</a></span>&#160;<span class="preprocessor">#define CLOCK_PLL_MUL       (47U)               </span><span class="comment">/* must be &gt;= 31 &amp; &lt;= 95 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#ad7c20feb5ba29cd3c6479fa74db3bbb0">   70</a></span>&#160;<span class="preprocessor">#define CLOCK_PLL_DIV       (1U)                </span><span class="comment">/* adjust to your needs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/* generate the actual used core clock frequency */</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#afc465f12242e68f6c3695caa3ba0a169">   72</a></span>&#160;<span class="preprocessor">#define CLOCK_CORECLOCK     (((CLOCK_PLL_MUL + 1) * 1000000U) / CLOCK_PLL_DIV)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* edit this value to your needs */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define CLOCK_DIV           (1U)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* generate the actual core clock frequency */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define CLOCK_CORECLOCK     (8000000 / CLOCK_DIV)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a6e2f66f5b6f5c835dd11f9766c4ed897">   85</a></span>&#160;<span class="preprocessor">#define TIMER_NUMOF         (2U)</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a242efc9e93fc24e15fac27ef4eda1e4e">   86</a></span>&#160;<span class="preprocessor">#define TIMER_0_EN          1</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a4d922dc42b85912157463e1593dda7b8">   87</a></span>&#160;<span class="preprocessor">#define TIMER_1_EN          1</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* Timer 0 configuration */</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a6e4d7b2d2746d21280020b8787e3787c">   90</a></span>&#160;<span class="preprocessor">#define TIMER_0_DEV         TC3-&gt;COUNT16</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a86e04a0428d7c23b92b137ae55f2eba9">   91</a></span>&#160;<span class="preprocessor">#define TIMER_0_CHANNELS    2</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#ab43cbb6f07f99fddc0e0f6a710160654">   92</a></span>&#160;<span class="preprocessor">#define TIMER_0_MAX_VALUE   (0xffff)</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a4c490d334538c05373718609ca5fe2d4">   93</a></span>&#160;<span class="preprocessor">#define TIMER_0_ISR         isr_tc3</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Timer 1 configuration */</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a1ca65f67d3affcb68183bcb342885cfb">   96</a></span>&#160;<span class="preprocessor">#define TIMER_1_DEV         TC4-&gt;COUNT32</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#aca8db51a6d02d9a5c27970c09333837a">   97</a></span>&#160;<span class="preprocessor">#define TIMER_1_CHANNELS    2</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#aa6d8d677919afc9f314ebd6191b15ff7">   98</a></span>&#160;<span class="preprocessor">#define TIMER_1_MAX_VALUE   (0xffffffff)</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#ab1f8037bcb60d4669f508c471f92bc17">   99</a></span>&#160;<span class="preprocessor">#define TIMER_1_ISR         isr_tc4</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structuart__conf__t.html">uart_conf_t</a> uart_config[] = {</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    {</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        .<a class="code" href="structuart__conf__t.html#afab3d71b95d125cfa6ea15ba64fc4aa7">dev</a>    = &amp;<a class="code" href="group___s_a_m_d21_e15_a__base.html#gae5473788457bad0e69ad9d7f22ed404f">SERCOM0</a>-&gt;USART,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        .rx_pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db">PA</a>,5),</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        .tx_pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db">PA</a>,4),</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        .mux    = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a58aca89cf09aaa1d2026ab1f32b05236">GPIO_MUX_D</a>,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        .rx_pad = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a021fb5a98f716e7efb8754e405c81199a274af0f75e2a10323280d40487559c64">UART_PAD_RX_1</a>,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        .tx_pad = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a9a4da11aea6791b96ad83a061b0f576dad17d929271f49a266d2dd337a6b4004a">UART_PAD_TX_0</a></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    },</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        .dev    = &amp;<a class="code" href="group___s_a_m_d21_g15_a__base.html#ga8785a316e608cb0a218f2a59655d6037">SERCOM5</a>-&gt;USART,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        .rx_pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db">PA</a>,23),</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        .tx_pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db">PA</a>,22),</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        .mux    = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a58aca89cf09aaa1d2026ab1f32b05236">GPIO_MUX_D</a>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        .rx_pad = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a021fb5a98f716e7efb8754e405c81199a274af0f75e2a10323280d40487559c64">UART_PAD_RX_1</a>,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        .tx_pad = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a9a4da11aea6791b96ad83a061b0f576dad17d929271f49a266d2dd337a6b4004a">UART_PAD_TX_0</a></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;};</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* interrupt function name mapping */</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a713e03d19734d793baee3d1cc25c2dbb">  126</a></span>&#160;<span class="preprocessor">#define UART_0_ISR          isr_sercom0</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#af9358264b5cbce69dddad098a8600aae">  127</a></span>&#160;<span class="preprocessor">#define UART_1_ISR          isr_sercom5</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a850405f2aaa352ad264346531f0e6230">  129</a></span>&#160;<span class="preprocessor">#define UART_NUMOF          (sizeof(uart_config) / sizeof(uart_config[0]))</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#ac0ac477af727daf8ed4f4157f37b4395">  136</a></span>&#160;<span class="preprocessor">#define PWM_0_EN            1</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#ab720cc8e2711232b8886c44d58fcb416">  137</a></span>&#160;<span class="preprocessor">#define PWM_1_EN            1</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a9ecd9e1800384fe3b73638f6dc152b4b">  138</a></span>&#160;<span class="preprocessor">#define PWM_MAX_CHANNELS    3</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* for compatibility with test application */</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a774868b97dd29807b3250ea3ba8f9c90">  140</a></span>&#160;<span class="preprocessor">#define PWM_0_CHANNELS      PWM_MAX_CHANNELS</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a3c2aa6cdd40fe7f74c0e64f749774ebd">  141</a></span>&#160;<span class="preprocessor">#define PWM_1_CHANNELS      PWM_MAX_CHANNELS</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* PWM device configuration */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structpwm__conf__t.html">pwm_conf_t</a> pwm_config[] = {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#if PWM_0_EN</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    {<a class="code" href="group___s_a_m_d21_e15_a__base.html#gadd92e1743edad42328471d8ed6d00a6d">TCC1</a>, {</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <span class="comment">/* GPIO pin, MUX value, TCC channel */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        { <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db">PA</a>, 6), <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a1753f05fa16af9774bae3839d7fd0258">GPIO_MUX_E</a>, 0 },</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        { <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db">PA</a>, 7), <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a1753f05fa16af9774bae3839d7fd0258">GPIO_MUX_E</a>, 1 },</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        { <a class="code" href="cc2538_2include_2periph__cpu_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>, (<a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a>)0, 2 }</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    }},</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#if PWM_1_EN</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    {<a class="code" href="group___s_a_m_d21_e15_a__base.html#ga99138b66570ac6a4b370ce5c3b52cd9f">TCC0</a>, {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="comment">/* GPIO pin, MUX value, TCC channel */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        { <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db">PA</a>, 16), <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0afa8534df31df91f936fec7ebb8144694">GPIO_MUX_F</a>, 0 },</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        { <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db">PA</a>, 18), <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0afa8534df31df91f936fec7ebb8144694">GPIO_MUX_F</a>, 2 },</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        { <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db">PA</a>, 19), <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0afa8534df31df91f936fec7ebb8144694">GPIO_MUX_F</a>, 3 }</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    }}</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;};</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/* number of devices that are actually defined */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a44adbd579bb180f3cfe8ec78932eb7a1">  164</a></span>&#160;<span class="preprocessor">#define PWM_NUMOF           (2U)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structspi__conf__t.html">spi_conf_t</a> spi_config[] = {</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    {</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        .<a class="code" href="structspi__conf__t.html#a77cbab30efba0c712888f7eaa9a8f29a">dev</a>      = &amp;<a class="code" href="group___s_a_m_d21_g15_a__base.html#gad48343faa88820b8f552aa1eaf66f00a">SERCOM4</a>-&gt;SPI,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        .miso_pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfaa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 19),</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        .mosi_pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa8b7dd81ba2f0d15957795457d92ce139">PB</a>, 30),</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        .clk_pin  = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfaa2c62b62b658ac45e83749e9e9c1cb46">PC</a>, 18),</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        .miso_mux = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0afa8534df31df91f936fec7ebb8144694">GPIO_MUX_F</a>,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        .mosi_mux = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0afa8534df31df91f936fec7ebb8144694">GPIO_MUX_F</a>,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        .clk_mux  = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0afa8534df31df91f936fec7ebb8144694">GPIO_MUX_F</a>,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        .miso_pad = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a5f3aefc5ac5917dd4a5c71ca3b624b29a92f167e36771c98d038232388b7e850c">SPI_PAD_MISO_0</a>,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        .mosi_pad = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#aecd093a68bc8af5fd8df392bc9e7d598a3dfa7950c9a6cb45530c07ae67f13581">SPI_PAD_MOSI_2_SCK_3</a></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    },</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    {</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        .dev      = &amp;<a class="code" href="group___s_a_m_d21_g15_a__base.html#ga8785a316e608cb0a218f2a59655d6037">SERCOM5</a>-&gt;SPI,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        .miso_pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa8b7dd81ba2f0d15957795457d92ce139">PB</a>, 2),</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        .mosi_pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa8b7dd81ba2f0d15957795457d92ce139">PB</a>, 22),</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        .clk_pin  = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa8b7dd81ba2f0d15957795457d92ce139">PB</a>, 23),</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        .miso_mux = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a58aca89cf09aaa1d2026ab1f32b05236">GPIO_MUX_D</a>,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        .mosi_mux = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a58aca89cf09aaa1d2026ab1f32b05236">GPIO_MUX_D</a>,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        .clk_mux  = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a58aca89cf09aaa1d2026ab1f32b05236">GPIO_MUX_D</a>,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        .miso_pad = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#a5f3aefc5ac5917dd4a5c71ca3b624b29a92f167e36771c98d038232388b7e850c">SPI_PAD_MISO_0</a>,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        .mosi_pad = <a class="code" href="sam0__common_2include_2periph__cpu__common_8h.html#aecd093a68bc8af5fd8df392bc9e7d598a3dfa7950c9a6cb45530c07ae67f13581">SPI_PAD_MOSI_2_SCK_3</a></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    }</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;};</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#ab35a2b79568128efef74adf1ba1910a8">  196</a></span>&#160;<span class="preprocessor">#define SPI_NUMOF           (sizeof(spi_config) / sizeof(spi_config[0]))</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#abce62e16a6e3b3205801fed93c51692d">  203</a></span>&#160;<span class="preprocessor">#define I2C_NUMOF          (1U)</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#adacc0bb8ba1485b3fead40ad1e344b9d">  204</a></span>&#160;<span class="preprocessor">#define I2C_0_EN            1</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a51e8bbe2833e9e2aa3f90cade61232b8">  205</a></span>&#160;<span class="preprocessor">#define I2C_1_EN            0</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#ab032a1e123a0c2f27325f71995208751">  206</a></span>&#160;<span class="preprocessor">#define I2C_2_EN            0</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a0d087cf8c9ce07cdc1dc23fed10b1797">  207</a></span>&#160;<span class="preprocessor">#define I2C_3_EN            0</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a7a0bc389843ed85946f608482ee17929">  208</a></span>&#160;<span class="preprocessor">#define I2C_IRQ_PRIO        1</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a001c05e38f0631311ff7ac4796e02219">  210</a></span>&#160;<span class="preprocessor">#define I2C_0_DEV           SERCOM3-&gt;I2CM</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a17a4a85e156a63bcc55231b914a69cf7">  211</a></span>&#160;<span class="preprocessor">#define I2C_0_IRQ           SERCOM3_IRQn</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a5655b75a493bbd17b560958d66369152">  212</a></span>&#160;<span class="preprocessor">#define I2C_0_ISR           isr_sercom3</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* I2C 0 GCLK */</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#af02b73db3edd11437eb5464dd2eb377b">  214</a></span>&#160;<span class="preprocessor">#define I2C_0_GCLK_ID       SERCOM3_GCLK_ID_CORE</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a02d6f47965c03100f25975422ca4a1ae">  215</a></span>&#160;<span class="preprocessor">#define I2C_0_GCLK_ID_SLOW  SERCOM3_GCLK_ID_SLOW</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/* I2C 0 pin configuration */</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a71e5fe5bb9ba37566d8819ec2dc19000">  217</a></span>&#160;<span class="preprocessor">#define I2C_0_SDA           GPIO_PIN(PA, 16)</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#ad9650056f3562edcba64ff2dbd0413a5">  218</a></span>&#160;<span class="preprocessor">#define I2C_0_SCL           GPIO_PIN(PA, 17)</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a5cda6b1c8472f9de087768a0463cab69">  219</a></span>&#160;<span class="preprocessor">#define I2C_0_MUX           GPIO_MUX_D</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a4201ed1203952946a7b53934fcc5dad6">  225</a></span>&#160;<span class="preprocessor">#define RTC_NUMOF           (1U)</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#acf6c2376af572a7de1e5cd5a2e916f9d">  226</a></span>&#160;<span class="preprocessor">#define RTC_DEV             RTC-&gt;MODE2</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#ac5c886cfa6263655176d9883cb30f3ab">  233</a></span>&#160;<span class="preprocessor">#define RTT_NUMOF           (1U)</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a7f1b3908490d3eb5fa9be2688b8b5c4d">  234</a></span>&#160;<span class="preprocessor">#define RTT_DEV             RTC-&gt;MODE0</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#af260dd94dbc8753c0514345c83e7398d">  235</a></span>&#160;<span class="preprocessor">#define RTT_IRQ             RTC_IRQn</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a79096369a15694b9330f70630e61c8c1">  236</a></span>&#160;<span class="preprocessor">#define RTT_IRQ_PRIO        10</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a4cf1b90e7fa30c5aa12e04408214a74d">  237</a></span>&#160;<span class="preprocessor">#define RTT_ISR             isr_rtc</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a57f384110fe2e8f4b3c4b9ba246517c6">  238</a></span>&#160;<span class="preprocessor">#define RTT_MAX_VALUE       (0xffffffff)</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#afec7c948b8c70db3c9394fc3dc145a99">  239</a></span>&#160;<span class="preprocessor">#define RTT_FREQUENCY       (32768U)    </span><span class="comment">/* in Hz. For changes see `rtt.c` */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="boards_2samr21-xpro_2include_2periph__conf_8h.html#a3f0af7252cb95181c6f860aafc58a187">  240</a></span>&#160;<span class="preprocessor">#define RTT_RUNSTDBY        (1)         </span><span class="comment">/* Keep RTT running in sleep states */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;}</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* PERIPH_CONF_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_ac86e130e5617ffe35f2aa1169d8a67c0a58aca89cf09aaa1d2026ab1f32b05236"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a58aca89cf09aaa1d2026ab1f32b05236">GPIO_MUX_D</a></div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00083">periph_cpu_common.h:83</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a5f3aefc5ac5917dd4a5c71ca3b624b29a92f167e36771c98d038232388b7e850c"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a5f3aefc5ac5917dd4a5c71ca3b624b29a92f167e36771c98d038232388b7e850c">SPI_PAD_MISO_0</a></div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00114">periph_cpu_common.h:114</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_ac86e130e5617ffe35f2aa1169d8a67c0a1753f05fa16af9774bae3839d7fd0258"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0a1753f05fa16af9774bae3839d7fd0258">GPIO_MUX_E</a></div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00084">periph_cpu_common.h:84</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__base_html_gae5473788457bad0e69ad9d7f22ed404f"><div class="ttname"><a href="group___s_a_m_d21_e15_a__base.html#gae5473788457bad0e69ad9d7f22ed404f">SERCOM0</a></div><div class="ttdeci">#define SERCOM0</div><div class="ttdoc">(SERCOM0) APB Base Address </div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00483">samd21e15a.h:483</a></div></div>
<div class="ttc" id="atmega328p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega328p_2include_2periph__cpu_8h_source.html#l00033">periph_cpu.h:33</a></div></div>
<div class="ttc" id="ezr32wg_2include_2periph__cpu_8h_html_a2ee507fea44084259042ff7bb45ecabfa8b7dd81ba2f0d15957795457d92ce139"><div class="ttname"><a href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfa8b7dd81ba2f0d15957795457d92ce139">PB</a></div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg_2include_2periph__cpu_8h_source.html#l00084">periph_cpu.h:84</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a021fb5a98f716e7efb8754e405c81199a274af0f75e2a10323280d40487559c64"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a021fb5a98f716e7efb8754e405c81199a274af0f75e2a10323280d40487559c64">UART_PAD_RX_1</a></div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00095">periph_cpu_common.h:95</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__base_html_ga99138b66570ac6a4b370ce5c3b52cd9f"><div class="ttname"><a href="group___s_a_m_d21_e15_a__base.html#ga99138b66570ac6a4b370ce5c3b52cd9f">TCC0</a></div><div class="ttdeci">#define TCC0</div><div class="ttdoc">(TCC0) APB Base Address </div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00500">samd21e15a.h:500</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_a9a4da11aea6791b96ad83a061b0f576dad17d929271f49a266d2dd337a6b4004a"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#a9a4da11aea6791b96ad83a061b0f576dad17d929271f49a266d2dd337a6b4004a">UART_PAD_TX_0</a></div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00104">periph_cpu_common.h:104</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_ac86e130e5617ffe35f2aa1169d8a67c0afa8534df31df91f936fec7ebb8144694"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0afa8534df31df91f936fec7ebb8144694">GPIO_MUX_F</a></div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00085">periph_cpu_common.h:85</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__base_html_gadd92e1743edad42328471d8ed6d00a6d"><div class="ttname"><a href="group___s_a_m_d21_e15_a__base.html#gadd92e1743edad42328471d8ed6d00a6d">TCC1</a></div><div class="ttdeci">#define TCC1</div><div class="ttdoc">(TCC1) APB Base Address </div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00501">samd21e15a.h:501</a></div></div>
<div class="ttc" id="structpwm__conf__t_html"><div class="ttname"><a href="structpwm__conf__t.html">pwm_conf_t</a></div><div class="ttdoc">PWM configuration structure. </div><div class="ttdef"><b>Definition:</b> <a href="kinetis__common_2include_2periph__cpu_8h_source.html#l00246">periph_cpu.h:246</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_ac86e130e5617ffe35f2aa1169d8a67c0"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#ac86e130e5617ffe35f2aa1169d8a67c0">gpio_mux_t</a></div><div class="ttdeci">gpio_mux_t</div><div class="ttdoc">Available MUX values for configuring a pin&amp;#39;s alternate function. </div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00079">periph_cpu_common.h:79</a></div></div>
<div class="ttc" id="group___s_a_m_d21_g15_a__base_html_ga8785a316e608cb0a218f2a59655d6037"><div class="ttname"><a href="group___s_a_m_d21_g15_a__base.html#ga8785a316e608cb0a218f2a59655d6037">SERCOM5</a></div><div class="ttdeci">#define SERCOM5</div><div class="ttdoc">(SERCOM5) APB Base Address </div><div class="ttdef"><b>Definition:</b> <a href="samd21g15a_8h_source.html#l00498">samd21g15a.h:498</a></div></div>
<div class="ttc" id="structuart__conf__t_html"><div class="ttname"><a href="structuart__conf__t.html">uart_conf_t</a></div><div class="ttdoc">UART device configuration. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg_2include_2periph__cpu_8h_source.html#l00123">periph_cpu.h:123</a></div></div>
<div class="ttc" id="sam0__common_2include_2periph__cpu__common_8h_html_aecd093a68bc8af5fd8df392bc9e7d598a3dfa7950c9a6cb45530c07ae67f13581"><div class="ttname"><a href="sam0__common_2include_2periph__cpu__common_8h.html#aecd093a68bc8af5fd8df392bc9e7d598a3dfa7950c9a6cb45530c07ae67f13581">SPI_PAD_MOSI_2_SCK_3</a></div><div class="ttdef"><b>Definition:</b> <a href="sam0__common_2include_2periph__cpu__common_8h_source.html#l00125">periph_cpu_common.h:125</a></div></div>
<div class="ttc" id="group___s_a_m_d21_g15_a__base_html_gad48343faa88820b8f552aa1eaf66f00a"><div class="ttname"><a href="group___s_a_m_d21_g15_a__base.html#gad48343faa88820b8f552aa1eaf66f00a">SERCOM4</a></div><div class="ttdeci">#define SERCOM4</div><div class="ttdoc">(SERCOM4) APB Base Address </div><div class="ttdef"><b>Definition:</b> <a href="samd21g15a_8h_source.html#l00497">samd21g15a.h:497</a></div></div>
<div class="ttc" id="structspi__conf__t_html_a77cbab30efba0c712888f7eaa9a8f29a"><div class="ttname"><a href="structspi__conf__t.html#a77cbab30efba0c712888f7eaa9a8f29a">spi_conf_t::dev</a></div><div class="ttdeci">cc2538_ssi_t * dev</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2include_2periph__cpu_8h_source.html#l00129">periph_cpu.h:129</a></div></div>
<div class="ttc" id="cc2538_2include_2periph__cpu_8h_html_a3969ce1e494a72d3c2925b10ddeb4604"><div class="ttname"><a href="cc2538_2include_2periph__cpu_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a></div><div class="ttdeci">#define GPIO_UNDEF</div><div class="ttdoc">Define a custom GPIO_UNDEF value. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2include_2periph__cpu_8h_source.html#l00054">periph_cpu.h:54</a></div></div>
<div class="ttc" id="structspi__conf__t_html"><div class="ttname"><a href="structspi__conf__t.html">spi_conf_t</a></div><div class="ttdoc">SPI configuration data structure. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2include_2periph__cpu_8h_source.html#l00128">periph_cpu.h:128</a></div></div>
<div class="ttc" id="structuart__conf__t_html_afab3d71b95d125cfa6ea15ba64fc4aa7"><div class="ttname"><a href="structuart__conf__t.html#afab3d71b95d125cfa6ea15ba64fc4aa7">uart_conf_t::dev</a></div><div class="ttdeci">USART_TypeDef * dev</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg_2include_2periph__cpu_8h_source.html#l00124">periph_cpu.h:124</a></div></div>
<div class="ttc" id="ezr32wg_2include_2periph__cpu_8h_html_a2ee507fea44084259042ff7bb45ecabfaa2c62b62b658ac45e83749e9e9c1cb46"><div class="ttname"><a href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfaa2c62b62b658ac45e83749e9e9c1cb46">PC</a></div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg_2include_2periph__cpu_8h_source.html#l00085">periph_cpu.h:85</a></div></div>
<div class="ttc" id="ezr32wg_2include_2periph__cpu_8h_html_a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db"><div class="ttname"><a href="ezr32wg_2include_2periph__cpu_8h.html#a2ee507fea44084259042ff7bb45ecabfae3d8a811f3bf7196f361be4104db68db">PA</a></div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg_2include_2periph__cpu_8h_source.html#l00083">periph_cpu.h:83</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:56:58 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
