\t (00:00:01) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:01)     Journal start - Wed Nov 22 10:31:09 2023
\t (00:00:01)         Host=LTSC-20211101AY User=Administrator Pid=11580 CPUs=8
\t (00:00:01) CmdLine= d:\cadence\cadence\spb_17.4\tools\bin\allegro.exe D:\Cadence_learn\Lib\Package\MARK1R0.dra
\t (00:00:01) 
   (00:00:01) Loading axlcore.cxt 
\t (00:00:01) Opening existing design...
\d (00:00:01) Design opened: D:/Cadence_learn/Lib/Package/MARK1R0.dra
\i (00:00:02) trapsize 276
\i (00:00:02) trapsize 283
\i (00:00:02) trapsize 276
\i (00:00:02) trapsize 281
\i (00:00:02) trapsize 281
\i (00:00:02) generaledit 
\i (00:00:09) zoom in 1 
\i (00:00:09) setwindow pcb
\i (00:00:09) zoom in 35.96 15.13
\i (00:00:09) trapsize 141
\i (00:00:11) zoom out 1 
\i (00:00:11) setwindow pcb
\i (00:00:11) zoom out -30.93 14.85
\i (00:00:11) trapsize 281
\i (00:00:12) zoom in 1 
\i (00:00:12) setwindow pcb
\i (00:00:12) zoom in -30.93 15.41
\i (00:00:12) trapsize 141
\i (00:00:13) zoom out 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom out -25.03 17.94
\i (00:00:13) trapsize 281
\i (00:00:14) zoom in 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in -18.84 16.25
\i (00:00:14) trapsize 141
\i (00:00:14) zoom in 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in -18.84 16.26
\i (00:00:14) trapsize 70
\i (00:00:14) zoom in 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in -18.83 16.26
\i (00:00:14) trapsize 35
\i (00:00:14) zoom out 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom out -19.32 16.54
\i (00:00:14) trapsize 70
\i (00:00:14) zoom out 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom out -19.33 16.55
\i (00:00:14) trapsize 141
\i (00:00:14) zoom out 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom out -19.32 17.10
\i (00:00:14) trapsize 281
\i (00:00:17) zoom in 1 
\i (00:00:17) setwindow pcb
\i (00:00:17) zoom in -9.77 15.98
\i (00:00:17) trapsize 141
\i (00:00:17) zoom in 1 
\i (00:00:17) setwindow pcb
\i (00:00:17) zoom in -9.77 15.98
\i (00:00:17) trapsize 70
\i (00:00:17) zoom out 1 
\i (00:00:17) setwindow pcb
\i (00:00:17) zoom out -12.44 16.97
\i (00:00:17) trapsize 141
\i (00:00:17) zoom out 1 
\i (00:00:18) setwindow pcb
\i (00:00:18) zoom out -13.28 17.81
\i (00:00:18) trapsize 281
\i (00:00:25) save_as 
\i (00:00:31) fillin "menu_cancel"
\i (00:00:31) generaledit 
\i (00:00:33) pick grid -87.47 104.93
\t (00:00:33) last pick:  -100.00 100.00
\i (00:00:34) zoom out 1 
\i (00:00:34) setwindow pcb
\i (00:00:34) zoom out -100.96 -1.86
\i (00:00:34) trapsize 562
\i (00:00:34) zoom out 1 
\i (00:00:34) setwindow pcb
\i (00:00:34) zoom out -364.82 -1.86
\i (00:00:34) trapsize 1035
\i (00:00:35) prepopup 150.27 44.74
\i (00:00:36) pick grid -46.31 -151.85
\t (00:00:36) last pick:  0.00 -200.00
\i (00:00:41) new 
\i (00:00:58) newdrawfillin "menu_cancel"
\i (00:00:58) generaledit 
\i (00:00:59) zoom in 1 
\i (00:00:59) setwindow pcb
\i (00:00:59) zoom in -17.34 9.56
\i (00:00:59) trapsize 517
\i (00:00:59) zoom in 1 
\i (00:00:59) setwindow pcb
\i (00:00:59) zoom in -348.43 9.56
\i (00:00:59) trapsize 259
\i (00:00:59) zoom in 1 
\i (00:00:59) setwindow pcb
\i (00:00:59) zoom in -346.37 9.57
\i (00:00:59) trapsize 129
\i (00:01:00) zoom out 1 
\i (00:01:00) setwindow pcb
\i (00:01:00) zoom out -396.80 9.05
\i (00:01:00) trapsize 259
\i (00:01:00) zoom out 1 
\i (00:01:00) setwindow pcb
\i (00:01:00) zoom out -396.81 9.05
\i (00:01:00) trapsize 517
\i (00:01:01) zoom in 1 
\i (00:01:01) setwindow pcb
\i (00:01:01) zoom in 140.96 34.92
\i (00:01:01) trapsize 259
\i (00:01:02) zoom in 1 
\i (00:01:02) setwindow pcb
\i (00:01:02) zoom in 49.39 25.61
\i (00:01:02) trapsize 129
\i (00:01:02) zoom in 1 
\i (00:01:02) setwindow pcb
\i (00:01:02) zoom in 43.70 24.58
\i (00:01:02) trapsize 65
\i (00:01:03) zoom out 1 
\i (00:01:03) setwindow pcb
\i (00:01:03) zoom out 32.58 23.81
\i (00:01:03) trapsize 129
\i (00:01:09) zoom out 1 
\i (00:01:09) setwindow pcb
\i (00:01:09) zoom out 28.45 9.32
\i (00:01:09) trapsize 259
\i (00:01:10) zoom in 1 
\i (00:01:10) setwindow pcb
\i (00:01:10) zoom in 9.31 -6.20
\i (00:01:10) trapsize 129
\i (00:01:11) zoom out 1 
\i (00:01:11) setwindow pcb
\i (00:01:11) zoom out 9.31 -5.94
\i (00:01:11) trapsize 259
\i (00:01:12) zoom in 1 
\i (00:01:12) setwindow pcb
\i (00:01:12) zoom in 24.32 -9.56
\i (00:01:12) trapsize 129
\i (00:01:20) zoom out 1 
\i (00:01:20) setwindow pcb
\i (00:01:20) zoom out -3.87 1.04
\i (00:01:20) trapsize 259
\i (00:01:21) zoom in 1 
\i (00:01:21) setwindow pcb
\i (00:01:21) zoom in 21.99 -7.23
\i (00:01:21) trapsize 129
\i (00:01:21) zoom in 1 
\i (00:01:21) setwindow pcb
\i (00:01:21) zoom in 21.99 -7.23
\i (00:01:21) trapsize 65
\i (00:01:22) zoom out 1 
\i (00:01:22) setwindow pcb
\i (00:01:22) zoom out 15.91 -5.81
\i (00:01:22) trapsize 129
\i (00:01:22) zoom out 1 
\i (00:01:22) setwindow pcb
\i (00:01:22) zoom out 15.91 -5.80
\i (00:01:22) trapsize 259
\i (00:01:22) zoom in 1 
\i (00:01:22) setwindow pcb
\i (00:01:22) zoom in -9.95 -4.77
\i (00:01:22) trapsize 129
\i (00:01:33) QtSignal CVPLayerGrid CVPBoxAllBottom clicked false
\i (00:01:34) QtSignal CVPLayerGrid CVPBoxAllBottom clicked true
\i (00:01:34) QtSignal CVPLayerGrid CVPBoxAllAll clicked false
\i (00:01:34) updateport CVPane
\i (00:01:37) QtSignal CVPLayerGrid CVPAll_LayersVia clicked false
\i (00:01:38) QtSignal CVPLayerGrid CVPAll_LayersVia clicked true
\i (00:02:05) save_as 
\i (00:02:12) fillin "menu_cancel"
\i (00:02:12) generaledit 
\i (00:03:27) define grid 
\t (00:03:27) Spacing fields allow simple equations to aid calculations; prefix with =
\i (00:03:30) setwindow form.grid
\i (00:03:30) FORM grid non_etch non_etch_x_grids 5 
\i (00:03:34) FORM grid non_etch non_etch_y_grids 5 
\i (00:03:36) FORM grid all_etch all_etch_x_grids 5 
\i (00:03:39) FORM grid all_etch all_etch_y_grids 5 
\i (00:03:39) FORM grid done  
\i (00:04:42) setwindow pcb
\i (00:04:42) zoom out 1 
\i (00:04:42) setwindow pcb
\i (00:04:42) zoom out 13.07 7.39
\i (00:04:42) trapsize 259
\i (00:04:42) zoom out 1 
\i (00:04:42) setwindow pcb
\i (00:04:42) zoom out 13.07 7.40
\i (00:04:42) trapsize 517
\i (00:04:43) zoom in 1 
\i (00:04:43) setwindow pcb
\i (00:04:43) zoom in -55.63 17.74
\i (00:04:43) trapsize 259
\i (00:04:43) zoom in 1 
\i (00:04:43) setwindow pcb
\i (00:04:43) zoom in -55.63 17.74
\i (00:04:43) trapsize 129
\i (00:04:44) zoom out 1 
\i (00:04:44) setwindow pcb
\i (00:04:44) zoom out -110.46 26.79
\i (00:04:44) trapsize 259
\i (00:04:44) zoom out 1 
\i (00:04:44) setwindow pcb
\i (00:04:44) zoom out -110.98 26.80
\i (00:04:44) trapsize 517
\i (00:04:45) zoom in 1 
\i (00:04:45) setwindow pcb
\i (00:04:45) zoom in 16.79 0.93
\i (00:04:45) trapsize 259
\i (00:04:45) zoom in 1 
\i (00:04:45) setwindow pcb
\i (00:04:45) zoom in 16.79 0.94
\i (00:04:45) trapsize 129
\i (00:04:51) exit 
\e (00:04:51) Do you want to save the changes you made to MARK1R0.dra?
\i (00:04:53) fillin no 
\t (00:04:53)     Journal end - Wed Nov 22 10:36:00 2023
