[INF:CM0023] Creating log file ../../build/regression/NonAnsiPort/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<206> s<205> l<1:1> el<1:0>
n<> u<2> t<Package> p<31> s<3> l<1:1> el<1:8>
n<pkg1> u<3> t<StringConst> p<31> s<29> l<1:9> el<1:13>
n<> u<4> t<Struct_keyword> p<5> l<2:13> el<2:19>
n<> u<5> t<Struct_union> p<24> c<4> s<6> l<2:13> el<2:19>
n<> u<6> t<Packed_keyword> p<24> s<23> l<2:20> el<2:26>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:9> el<3:14>
n<7> u<8> t<IntConst> p<9> l<3:16> el<3:17>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:16> el<3:17>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:16> el<3:17>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:16> el<3:17>
n<0> u<12> t<IntConst> p<13> l<3:18> el<3:19>
n<> u<13> t<Primary_literal> p<14> c<12> l<3:18> el<3:19>
n<> u<14> t<Constant_primary> p<15> c<13> l<3:18> el<3:19>
n<> u<15> t<Constant_expression> p<16> c<14> l<3:18> el<3:19>
n<> u<16> t<Constant_range> p<17> c<11> l<3:16> el<3:19>
n<> u<17> t<Packed_dimension> p<18> c<16> l<3:15> el<3:20>
n<> u<18> t<Data_type> p<19> c<7> l<3:9> el<3:20>
n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<3:9> el<3:20>
n<first> u<20> t<StringConst> p<21> l<3:21> el<3:26>
n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<3:21> el<3:26>
n<> u<22> t<List_of_variable_decl_assignments> p<23> c<21> l<3:21> el<3:26>
n<> u<23> t<Struct_union_member> p<24> c<19> l<3:9> el<3:27>
n<> u<24> t<Data_type> p<26> c<5> s<25> l<2:13> el<4:6>
n<struct1> u<25> t<StringConst> p<26> l<4:7> el<4:14>
n<> u<26> t<Type_declaration> p<27> c<24> l<2:5> el<4:15>
n<> u<27> t<Data_declaration> p<28> c<26> l<2:5> el<4:15>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<2:5> el<4:15>
n<> u<29> t<Package_item> p<31> c<28> s<30> l<2:5> el<4:15>
n<> u<30> t<Endpackage> p<31> l<5:1> el<5:11>
n<> u<31> t<Package_declaration> p<32> c<2> l<1:1> el<5:11>
n<> u<32> t<Description> p<205> c<31> s<63> l<1:1> el<5:11>
n<> u<33> t<Package> p<62> s<34> l<7:1> el<7:8>
n<pkg2> u<34> t<StringConst> p<62> s<60> l<7:9> el<7:13>
n<> u<35> t<Struct_keyword> p<36> l<8:13> el<8:19>
n<> u<36> t<Struct_union> p<55> c<35> s<37> l<8:13> el<8:19>
n<> u<37> t<Packed_keyword> p<55> s<54> l<8:20> el<8:26>
n<> u<38> t<IntVec_TypeLogic> p<49> s<48> l<9:9> el<9:14>
n<6> u<39> t<IntConst> p<40> l<9:16> el<9:17>
n<> u<40> t<Primary_literal> p<41> c<39> l<9:16> el<9:17>
n<> u<41> t<Constant_primary> p<42> c<40> l<9:16> el<9:17>
n<> u<42> t<Constant_expression> p<47> c<41> s<46> l<9:16> el<9:17>
n<0> u<43> t<IntConst> p<44> l<9:18> el<9:19>
n<> u<44> t<Primary_literal> p<45> c<43> l<9:18> el<9:19>
n<> u<45> t<Constant_primary> p<46> c<44> l<9:18> el<9:19>
n<> u<46> t<Constant_expression> p<47> c<45> l<9:18> el<9:19>
n<> u<47> t<Constant_range> p<48> c<42> l<9:16> el<9:19>
n<> u<48> t<Packed_dimension> p<49> c<47> l<9:15> el<9:20>
n<> u<49> t<Data_type> p<50> c<38> l<9:9> el<9:20>
n<> u<50> t<Data_type_or_void> p<54> c<49> s<53> l<9:9> el<9:20>
n<second> u<51> t<StringConst> p<52> l<9:21> el<9:27>
n<> u<52> t<Variable_decl_assignment> p<53> c<51> l<9:21> el<9:27>
n<> u<53> t<List_of_variable_decl_assignments> p<54> c<52> l<9:21> el<9:27>
n<> u<54> t<Struct_union_member> p<55> c<50> l<9:9> el<9:28>
n<> u<55> t<Data_type> p<57> c<36> s<56> l<8:13> el<10:6>
n<struct1> u<56> t<StringConst> p<57> l<10:7> el<10:14>
n<> u<57> t<Type_declaration> p<58> c<55> l<8:5> el<10:15>
n<> u<58> t<Data_declaration> p<59> c<57> l<8:5> el<10:15>
n<> u<59> t<Package_or_generate_item_declaration> p<60> c<58> l<8:5> el<10:15>
n<> u<60> t<Package_item> p<62> c<59> s<61> l<8:5> el<10:15>
n<> u<61> t<Endpackage> p<62> l<11:1> el<11:11>
n<> u<62> t<Package_declaration> p<63> c<33> l<7:1> el<11:11>
n<> u<63> t<Description> p<205> c<62> s<201> l<7:1> el<11:11>
n<> u<64> t<Module_keyword> p<85> s<65> l<13:1> el<13:7>
n<dut> u<65> t<StringConst> p<85> s<84> l<13:8> el<13:11>
n<var1> u<66> t<StringConst> p<69> s<68> l<13:12> el<13:16>
n<> u<67> t<Constant_bit_select> p<68> l<13:16> el<13:16>
n<> u<68> t<Constant_select> p<69> c<67> l<13:16> el<13:16>
n<> u<69> t<Port_reference> p<70> c<66> l<13:12> el<13:16>
n<> u<70> t<Port_expression> p<71> c<69> l<13:12> el<13:16>
n<> u<71> t<Port> p<84> c<70> s<77> l<13:12> el<13:16>
n<var2> u<72> t<StringConst> p<75> s<74> l<13:18> el<13:22>
n<> u<73> t<Constant_bit_select> p<74> l<13:22> el<13:22>
n<> u<74> t<Constant_select> p<75> c<73> l<13:22> el<13:22>
n<> u<75> t<Port_reference> p<76> c<72> l<13:18> el<13:22>
n<> u<76> t<Port_expression> p<77> c<75> l<13:18> el<13:22>
n<> u<77> t<Port> p<84> c<76> s<83> l<13:18> el<13:22>
n<var3> u<78> t<StringConst> p<81> s<80> l<13:24> el<13:28>
n<> u<79> t<Constant_bit_select> p<80> l<13:28> el<13:28>
n<> u<80> t<Constant_select> p<81> c<79> l<13:28> el<13:28>
n<> u<81> t<Port_reference> p<82> c<78> l<13:24> el<13:28>
n<> u<82> t<Port_expression> p<83> c<81> l<13:24> el<13:28>
n<> u<83> t<Port> p<84> c<82> l<13:24> el<13:28>
n<> u<84> t<List_of_ports> p<85> c<71> l<13:11> el<13:29>
n<> u<85> t<Module_nonansi_header> p<200> c<64> s<115> l<13:1> el<13:30>
n<> u<86> t<Struct_keyword> p<87> l<14:13> el<14:19>
n<> u<87> t<Struct_union> p<106> c<86> s<88> l<14:13> el<14:19>
n<> u<88> t<Packed_keyword> p<106> s<105> l<14:20> el<14:26>
n<> u<89> t<IntVec_TypeLogic> p<100> s<99> l<15:9> el<15:14>
n<5> u<90> t<IntConst> p<91> l<15:16> el<15:17>
n<> u<91> t<Primary_literal> p<92> c<90> l<15:16> el<15:17>
n<> u<92> t<Constant_primary> p<93> c<91> l<15:16> el<15:17>
n<> u<93> t<Constant_expression> p<98> c<92> s<97> l<15:16> el<15:17>
n<0> u<94> t<IntConst> p<95> l<15:18> el<15:19>
n<> u<95> t<Primary_literal> p<96> c<94> l<15:18> el<15:19>
n<> u<96> t<Constant_primary> p<97> c<95> l<15:18> el<15:19>
n<> u<97> t<Constant_expression> p<98> c<96> l<15:18> el<15:19>
n<> u<98> t<Constant_range> p<99> c<93> l<15:16> el<15:19>
n<> u<99> t<Packed_dimension> p<100> c<98> l<15:15> el<15:20>
n<> u<100> t<Data_type> p<101> c<89> l<15:9> el<15:20>
n<> u<101> t<Data_type_or_void> p<105> c<100> s<104> l<15:9> el<15:20>
n<third> u<102> t<StringConst> p<103> l<15:21> el<15:26>
n<> u<103> t<Variable_decl_assignment> p<104> c<102> l<15:21> el<15:26>
n<> u<104> t<List_of_variable_decl_assignments> p<105> c<103> l<15:21> el<15:26>
n<> u<105> t<Struct_union_member> p<106> c<101> l<15:9> el<15:27>
n<> u<106> t<Data_type> p<108> c<87> s<107> l<14:13> el<16:6>
n<struct2> u<107> t<StringConst> p<108> l<16:7> el<16:14>
n<> u<108> t<Type_declaration> p<109> c<106> l<14:5> el<16:15>
n<> u<109> t<Data_declaration> p<110> c<108> l<14:5> el<16:15>
n<> u<110> t<Package_or_generate_item_declaration> p<111> c<109> l<14:5> el<16:15>
n<> u<111> t<Module_or_generate_item_declaration> p<112> c<110> l<14:5> el<16:15>
n<> u<112> t<Module_common_item> p<113> c<111> l<14:5> el<16:15>
n<> u<113> t<Module_or_generate_item> p<114> c<112> l<14:5> el<16:15>
n<> u<114> t<Non_port_module_item> p<115> c<113> l<14:5> el<16:15>
n<> u<115> t<Module_item> p<200> c<114> s<127> l<14:5> el<16:15>
n<pkg1> u<116> t<StringConst> p<117> l<18:12> el<18:16>
n<> u<117> t<Class_type> p<118> c<116> l<18:12> el<18:16>
n<> u<118> t<Class_scope> p<120> c<117> s<119> l<18:12> el<18:18>
n<struct1> u<119> t<StringConst> p<120> l<18:18> el<18:25>
n<> u<120> t<Data_type> p<121> c<118> l<18:12> el<18:25>
n<> u<121> t<Data_type_or_implicit> p<122> c<120> l<18:12> el<18:25>
n<> u<122> t<Net_port_type> p<125> c<121> s<124> l<18:12> el<18:25>
n<var1> u<123> t<StringConst> p<124> l<18:26> el<18:30>
n<> u<124> t<List_of_port_identifiers> p<125> c<123> l<18:26> el<18:30>
n<> u<125> t<Output_declaration> p<126> c<122> l<18:5> el<18:30>
n<> u<126> t<Port_declaration> p<127> c<125> l<18:5> el<18:30>
n<> u<127> t<Module_item> p<200> c<126> s<139> l<18:5> el<18:31>
n<pkg2> u<128> t<StringConst> p<129> l<19:12> el<19:16>
n<> u<129> t<Class_type> p<130> c<128> l<19:12> el<19:16>
n<> u<130> t<Class_scope> p<132> c<129> s<131> l<19:12> el<19:18>
n<struct1> u<131> t<StringConst> p<132> l<19:18> el<19:25>
n<> u<132> t<Data_type> p<133> c<130> l<19:12> el<19:25>
n<> u<133> t<Data_type_or_implicit> p<134> c<132> l<19:12> el<19:25>
n<> u<134> t<Net_port_type> p<137> c<133> s<136> l<19:12> el<19:25>
n<var2> u<135> t<StringConst> p<136> l<19:26> el<19:30>
n<> u<136> t<List_of_port_identifiers> p<137> c<135> l<19:26> el<19:30>
n<> u<137> t<Output_declaration> p<138> c<134> l<19:5> el<19:30>
n<> u<138> t<Port_declaration> p<139> c<137> l<19:5> el<19:30>
n<> u<139> t<Module_item> p<200> c<138> s<148> l<19:5> el<19:31>
n<struct2> u<140> t<StringConst> p<141> l<20:12> el<20:19>
n<> u<141> t<Data_type> p<142> c<140> l<20:12> el<20:19>
n<> u<142> t<Data_type_or_implicit> p<143> c<141> l<20:12> el<20:19>
n<> u<143> t<Net_port_type> p<146> c<142> s<145> l<20:12> el<20:19>
n<var3> u<144> t<StringConst> p<145> l<20:20> el<20:24>
n<> u<145> t<List_of_port_identifiers> p<146> c<144> l<20:20> el<20:24>
n<> u<146> t<Output_declaration> p<147> c<143> l<20:5> el<20:24>
n<> u<147> t<Port_declaration> p<148> c<146> l<20:5> el<20:24>
n<> u<148> t<Module_item> p<200> c<147> s<165> l<20:5> el<20:25>
n<var1> u<149> t<StringConst> p<150> l<22:12> el<22:16>
n<> u<150> t<Ps_or_hierarchical_identifier> p<154> c<149> s<153> l<22:12> el<22:16>
n<first> u<151> t<StringConst> p<153> s<152> l<22:17> el<22:22>
n<> u<152> t<Constant_bit_select> p<153> l<22:23> el<22:23>
n<> u<153> t<Constant_select> p<154> c<151> l<22:16> el<22:22>
n<> u<154> t<Net_lvalue> p<159> c<150> s<158> l<22:12> el<22:22>
n<255> u<155> t<IntConst> p<156> l<22:25> el<22:28>
n<> u<156> t<Primary_literal> p<157> c<155> l<22:25> el<22:28>
n<> u<157> t<Primary> p<158> c<156> l<22:25> el<22:28>
n<> u<158> t<Expression> p<159> c<157> l<22:25> el<22:28>
n<> u<159> t<Net_assignment> p<160> c<154> l<22:12> el<22:28>
n<> u<160> t<List_of_net_assignments> p<161> c<159> l<22:12> el<22:28>
n<> u<161> t<Continuous_assign> p<162> c<160> l<22:5> el<22:29>
n<> u<162> t<Module_common_item> p<163> c<161> l<22:5> el<22:29>
n<> u<163> t<Module_or_generate_item> p<164> c<162> l<22:5> el<22:29>
n<> u<164> t<Non_port_module_item> p<165> c<163> l<22:5> el<22:29>
n<> u<165> t<Module_item> p<200> c<164> s<182> l<22:5> el<22:29>
n<var2> u<166> t<StringConst> p<167> l<23:12> el<23:16>
n<> u<167> t<Ps_or_hierarchical_identifier> p<171> c<166> s<170> l<23:12> el<23:16>
n<second> u<168> t<StringConst> p<170> s<169> l<23:17> el<23:23>
n<> u<169> t<Constant_bit_select> p<170> l<23:24> el<23:24>
n<> u<170> t<Constant_select> p<171> c<168> l<23:16> el<23:23>
n<> u<171> t<Net_lvalue> p<176> c<167> s<175> l<23:12> el<23:23>
n<127> u<172> t<IntConst> p<173> l<23:26> el<23:29>
n<> u<173> t<Primary_literal> p<174> c<172> l<23:26> el<23:29>
n<> u<174> t<Primary> p<175> c<173> l<23:26> el<23:29>
n<> u<175> t<Expression> p<176> c<174> l<23:26> el<23:29>
n<> u<176> t<Net_assignment> p<177> c<171> l<23:12> el<23:29>
n<> u<177> t<List_of_net_assignments> p<178> c<176> l<23:12> el<23:29>
n<> u<178> t<Continuous_assign> p<179> c<177> l<23:5> el<23:30>
n<> u<179> t<Module_common_item> p<180> c<178> l<23:5> el<23:30>
n<> u<180> t<Module_or_generate_item> p<181> c<179> l<23:5> el<23:30>
n<> u<181> t<Non_port_module_item> p<182> c<180> l<23:5> el<23:30>
n<> u<182> t<Module_item> p<200> c<181> s<199> l<23:5> el<23:30>
n<var3> u<183> t<StringConst> p<184> l<24:12> el<24:16>
n<> u<184> t<Ps_or_hierarchical_identifier> p<188> c<183> s<187> l<24:12> el<24:16>
n<third> u<185> t<StringConst> p<187> s<186> l<24:17> el<24:22>
n<> u<186> t<Constant_bit_select> p<187> l<24:23> el<24:23>
n<> u<187> t<Constant_select> p<188> c<185> l<24:16> el<24:22>
n<> u<188> t<Net_lvalue> p<193> c<184> s<192> l<24:12> el<24:22>
n<63> u<189> t<IntConst> p<190> l<24:25> el<24:27>
n<> u<190> t<Primary_literal> p<191> c<189> l<24:25> el<24:27>
n<> u<191> t<Primary> p<192> c<190> l<24:25> el<24:27>
n<> u<192> t<Expression> p<193> c<191> l<24:25> el<24:27>
n<> u<193> t<Net_assignment> p<194> c<188> l<24:12> el<24:27>
n<> u<194> t<List_of_net_assignments> p<195> c<193> l<24:12> el<24:27>
n<> u<195> t<Continuous_assign> p<196> c<194> l<24:5> el<24:28>
n<> u<196> t<Module_common_item> p<197> c<195> l<24:5> el<24:28>
n<> u<197> t<Module_or_generate_item> p<198> c<196> l<24:5> el<24:28>
n<> u<198> t<Non_port_module_item> p<199> c<197> l<24:5> el<24:28>
n<> u<199> t<Module_item> p<200> c<198> l<24:5> el<24:28>
n<> u<200> t<Module_declaration> p<201> c<85> l<13:1> el<25:10>
n<> u<201> t<Description> p<205> c<200> s<204> l<13:1> el<25:10>
n<> u<202> t<Package_or_generate_item_declaration> p<203> l<25:10> el<25:11>
n<> u<203> t<Package_item> p<204> c<202> l<25:10> el<25:11>
n<> u<204> t<Description> p<205> c<203> l<25:10> el<25:11>
n<> u<205> t<Source_text> p<206> c<32> l<1:1> el<25:11>
n<> u<206> t<Top_level_rule> c<1> l<1:1> el<26:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "pkg1".

[WRN:PA0205] dut.sv:7:1: No timescale set for "pkg2".

[WRN:PA0205] dut.sv:13:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "pkg1".

[INF:CP0301] dut.sv:7:1: Compile package "pkg2".

[INF:CP0303] dut.sv:13:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:13:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/NonAnsiPort/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/NonAnsiPort/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/NonAnsiPort/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|uhdmallPackages:
\_package: pkg1 (pkg1::) dut.sv:1:1: , endln:5:11, parent:work@dut
  |vpiName:pkg1
  |vpiFullName:pkg1::
  |vpiTypedef:
  \_struct_typespec: (pkg1::struct1), line:2:13, endln:2:19, parent:pkg1::
    |vpiName:pkg1::struct1
    |vpiInstance:
    \_package: pkg1 (pkg1::) dut.sv:1:1: , endln:5:11, parent:work@dut
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (first), line:3:21, endln:3:26, parent:pkg1::struct1
      |vpiName:first
      |vpiTypespec:
      \_logic_typespec: , line:3:9, endln:3:14
        |vpiInstance:
        \_package: (pkg1), file:
        |vpiRange:
        \_range: , line:3:16, endln:3:19, parent:pkg1::struct1
          |vpiLeftRange:
          \_constant: , line:3:16, endln:3:17
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:18, endln:3:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:20
  |vpiDefName:pkg1
|uhdmallPackages:
\_package: pkg2 (pkg2::) dut.sv:7:1: , endln:11:11, parent:work@dut
  |vpiName:pkg2
  |vpiFullName:pkg2::
  |vpiTypedef:
  \_struct_typespec: (pkg2::struct1), line:8:13, endln:8:19, parent:pkg2::
    |vpiName:pkg2::struct1
    |vpiInstance:
    \_package: pkg2 (pkg2::) dut.sv:7:1: , endln:11:11, parent:work@dut
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (second), line:9:21, endln:9:27, parent:pkg2::struct1
      |vpiName:second
      |vpiTypespec:
      \_logic_typespec: , line:9:9, endln:9:14
        |vpiInstance:
        \_package: (pkg2), file:
        |vpiRange:
        \_range: , line:9:16, endln:9:19, parent:pkg2::struct1
          |vpiLeftRange:
          \_constant: , line:9:16, endln:9:17
            |vpiDecompile:6
            |vpiSize:64
            |UINT:6
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:9:18, endln:9:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:9
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:9
      |vpiRefEndColumnNo:20
  |vpiDefName:pkg2
|uhdmtopPackages:
\_package: pkg1 (pkg1::) dut.sv:1:1: , endln:5:11, parent:work@dut
  |vpiName:pkg1
  |vpiFullName:pkg1::
  |vpiTypedef:
  \_struct_typespec: (pkg1::struct1), line:2:13, endln:2:19, parent:pkg1::
    |vpiName:pkg1::struct1
    |vpiInstance:
    \_package: pkg1 (pkg1::) dut.sv:1:1: , endln:5:11, parent:work@dut
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (first), line:3:21, endln:3:26, parent:pkg1::struct1
      |vpiName:first
      |vpiTypespec:
      \_logic_typespec: , line:3:9, endln:3:14
        |vpiInstance:
        \_package: pkg1 (pkg1::) dut.sv:1:1: , endln:5:11, parent:work@dut
        |vpiRange:
        \_range: , line:3:16, endln:3:19, parent:pkg1::struct1
          |vpiLeftRange:
          \_constant: , line:3:16, endln:3:17
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:18, endln:3:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:20
  |vpiDefName:pkg1
  |vpiTop:1
|uhdmtopPackages:
\_package: pkg2 (pkg2::) dut.sv:7:1: , endln:11:11, parent:work@dut
  |vpiName:pkg2
  |vpiFullName:pkg2::
  |vpiTypedef:
  \_struct_typespec: (pkg2::struct1), line:8:13, endln:8:19, parent:pkg2::
    |vpiName:pkg2::struct1
    |vpiInstance:
    \_package: pkg2 (pkg2::) dut.sv:7:1: , endln:11:11, parent:work@dut
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (second), line:9:21, endln:9:27, parent:pkg2::struct1
      |vpiName:second
      |vpiTypespec:
      \_logic_typespec: , line:9:9, endln:9:14
        |vpiInstance:
        \_package: pkg2 (pkg2::) dut.sv:7:1: , endln:11:11, parent:work@dut
        |vpiRange:
        \_range: , line:9:16, endln:9:19, parent:pkg2::struct1
          |vpiLeftRange:
          \_constant: , line:9:16, endln:9:17
            |vpiDecompile:6
            |vpiSize:64
            |UINT:6
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:9:18, endln:9:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:9
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:9
      |vpiRefEndColumnNo:20
  |vpiDefName:pkg2
  |vpiTop:1
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:13:1: , endln:25:10, parent:work@dut
  |vpiFullName:work@dut
  |vpiTypedef:
  \_struct_typespec: (struct2), line:14:13, endln:14:19, parent:work@dut
    |vpiName:struct2
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:13:1: , endln:25:10, parent:work@dut
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (third), line:15:21, endln:15:26, parent:struct2
      |vpiName:third
      |vpiTypespec:
      \_logic_typespec: , line:15:9, endln:15:14
        |vpiRange:
        \_range: , line:15:16, endln:15:19, parent:struct2
          |vpiLeftRange:
          \_constant: , line:15:16, endln:15:17
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:15:18, endln:15:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:15
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:15
      |vpiRefEndColumnNo:20
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.var1), line:13:12, endln:13:16, parent:work@dut
    |vpiName:var1
    |vpiFullName:work@dut.var1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.var2), line:13:18, endln:13:22, parent:work@dut
    |vpiName:var2
    |vpiFullName:work@dut.var2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.var3), line:13:24, endln:13:28, parent:work@dut
    |vpiName:var3
    |vpiFullName:work@dut.var3
  |vpiPort:
  \_port: (var1), line:13:12, endln:13:16, parent:work@dut
    |vpiName:var1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.var1), line:13:12, endln:13:16, parent:work@dut
  |vpiPort:
  \_port: (var2), line:13:18, endln:13:22, parent:work@dut
    |vpiName:var2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.var2), line:13:18, endln:13:22, parent:work@dut
  |vpiPort:
  \_port: (var3), line:13:24, endln:13:28, parent:work@dut
    |vpiName:var3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.var3), line:13:24, endln:13:28, parent:work@dut
  |vpiContAssign:
  \_cont_assign: , line:22:12, endln:22:28, parent:work@dut
    |vpiRhs:
    \_constant: , line:22:25, endln:22:28
      |vpiDecompile:255
      |vpiSize:64
      |UINT:255
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (var1.first), line:22:12, endln:22:22
      |vpiName:var1.first
      |vpiActual:
      \_ref_obj: (var1), parent:var1.first
        |vpiName:var1
      |vpiActual:
      \_ref_obj: (first)
        |vpiName:first
  |vpiContAssign:
  \_cont_assign: , line:23:12, endln:23:29, parent:work@dut
    |vpiRhs:
    \_constant: , line:23:26, endln:23:29
      |vpiDecompile:127
      |vpiSize:64
      |UINT:127
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (var2.second), line:23:12, endln:23:23
      |vpiName:var2.second
      |vpiActual:
      \_ref_obj: (var2), parent:var2.second
        |vpiName:var2
      |vpiActual:
      \_ref_obj: (second)
        |vpiName:second
  |vpiContAssign:
  \_cont_assign: , line:24:12, endln:24:27, parent:work@dut
    |vpiRhs:
    \_constant: , line:24:25, endln:24:27
      |vpiDecompile:63
      |vpiSize:64
      |UINT:63
      |vpiConstType:9
    |vpiLhs:
    \_hier_path: (var3.third), line:24:12, endln:24:22
      |vpiName:var3.third
      |vpiActual:
      \_ref_obj: (var3), parent:var3.third
        |vpiName:var3
      |vpiActual:
      \_ref_obj: (third)
        |vpiName:third
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:13:1: , endln:25:10
  |vpiName:work@dut
  |vpiTypedef:
  \_struct_typespec: (struct2), line:14:13, endln:14:19, parent:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@dut.var1), line:13:12, endln:13:16, parent:work@dut
    |vpiTypespec:
    \_struct_typespec: (pkg1::struct1), line:2:13, endln:2:19, parent:pkg1::
    |vpiName:var1
    |vpiFullName:work@dut.var1
    |vpiNetType:1
  |vpiNet:
  \_struct_net: (work@dut.var2), line:13:18, endln:13:22, parent:work@dut
    |vpiTypespec:
    \_struct_typespec: (pkg2::struct1), line:8:13, endln:8:19, parent:pkg2::
    |vpiName:var2
    |vpiFullName:work@dut.var2
    |vpiNetType:1
  |vpiNet:
  \_struct_net: (work@dut.var3), line:13:24, endln:13:28, parent:work@dut
    |vpiTypespec:
    \_struct_typespec: (struct2), line:14:13, endln:14:19, parent:work@dut
    |vpiName:var3
    |vpiFullName:work@dut.var3
  |vpiTopModule:1
  |vpiPort:
  \_port: (var1), line:13:12, endln:13:16, parent:work@dut
    |vpiName:var1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.var1), line:13:12, endln:13:16
      |vpiName:var1
      |vpiFullName:work@dut.var1
      |vpiActual:
      \_struct_net: (work@dut.var1), line:13:12, endln:13:16, parent:work@dut
    |vpiTypedef:
    \_struct_typespec: (pkg1::struct1), line:2:13, endln:2:19, parent:pkg1::
  |vpiPort:
  \_port: (var2), line:13:18, endln:13:22, parent:work@dut
    |vpiName:var2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.var2), line:13:18, endln:13:22
      |vpiName:var2
      |vpiFullName:work@dut.var2
      |vpiActual:
      \_struct_net: (work@dut.var2), line:13:18, endln:13:22, parent:work@dut
    |vpiTypedef:
    \_struct_typespec: (pkg2::struct1), line:8:13, endln:8:19, parent:pkg2::
  |vpiPort:
  \_port: (var3), line:13:24, endln:13:28, parent:work@dut
    |vpiName:var3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.var3), line:13:24, endln:13:28
      |vpiName:var3
      |vpiFullName:work@dut.var3
      |vpiActual:
      \_struct_net: (work@dut.var3), line:13:24, endln:13:28, parent:work@dut
    |vpiTypedef:
    \_struct_typespec: (struct2), line:14:13, endln:14:19, parent:work@dut
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/NonAnsiPort/dut.sv | ${SURELOG_DIR}/build/regression/NonAnsiPort/roundtrip/dut_000.sv | 7 | 25 | 

