initial
assume (= [$formal$sodor5_lb_unified_bmc.v:163$3_CHECK] #b0)
assume (= [$formal$sodor5_lb_unified_bmc.v:163$3_EN] #b0)
assume (= [coretop1.core.c.exe_inst_is_load] #b0)
assume (= [coretop1.core.c.exe_reg_illegal] #b0)
assume (= [coretop1.core.c.exe_reg_is_csr] #b0)
assume (= [coretop1.core.c.exe_reg_wbaddr] #b00000)
assume (= [coretop1.core.c.io_ctl_fencei_REG] #b0)
assume (= [coretop1.core.c.io_ctl_mem_exception_REG] #b0)
assume (= [coretop1.core.c.io_ctl_mem_exception_cause_REG] #b0)
assume (= [coretop1.core.c.io_ctl_mem_exception_cause_REG_1] #b0)
assume (= [coretop1.core.d.brjmp_offset] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.csr.io_status_cease_r] #b0)
assume (= [coretop1.core.d.csr.large_] #b0000000000000000000000000000000000000000000000000000000000)
assume (= [coretop1.core.d.csr.large_1] #b0000000000000000000000000000000000000000000000000000000000)
assume (= [coretop1.core.d.csr.reg_dcsr_cause] #b000)
assume (= [coretop1.core.d.csr.reg_dcsr_ebreakm] #b0)
assume (= [coretop1.core.d.csr.reg_dcsr_step] #b0)
assume (= [coretop1.core.d.csr.reg_debug] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[10]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[11]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[12]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[13]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[14]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[15]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[16]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[17]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[18]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[19]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[20]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[21]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[22]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[23]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[24]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[25]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[26]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[27]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[28]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[29]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[2]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[30]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[31]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[3]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[4]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[5]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[6]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[7]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[8]] #b0)
assume (= [coretop1.core.d.csr.reg_dpc_reg[9]] #b0)
assume (= [coretop1.core.d.csr.reg_dscratch] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.csr.reg_mcause] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.csr.reg_mcountinhibit_reg[0]] #b0)
assume (= [coretop1.core.d.csr.reg_mcountinhibit_reg[2]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[10]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[11]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[12]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[13]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[14]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[15]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[16]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[17]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[18]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[19]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[20]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[21]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[22]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[23]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[24]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[25]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[26]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[27]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[28]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[29]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[2]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[30]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[31]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[3]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[4]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[5]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[6]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[7]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[8]] #b0)
assume (= [coretop1.core.d.csr.reg_mepc_reg[9]] #b0)
assume (= [coretop1.core.d.csr.reg_mie_reg[11]] #b0)
assume (= [coretop1.core.d.csr.reg_mie_reg[3]] #b0)
assume (= [coretop1.core.d.csr.reg_mie_reg[7]] #b0)
assume (= [coretop1.core.d.csr.reg_mscratch] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.csr.reg_mstatus_mie] #b0)
assume (= [coretop1.core.d.csr.reg_mstatus_mpie] #b0)
assume (= [coretop1.core.d.csr.reg_mtval] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[0]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[10]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[11]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[12]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[13]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[14]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[15]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[16]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[17]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[18]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[19]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[20]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[21]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[22]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[23]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[24]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[25]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[26]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[27]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[28]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[29]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[2]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[30]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[31]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[3]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[4]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[5]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[6]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[7]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[8]] #b0)
assume (= [coretop1.core.d.csr.reg_mtvec_reg[9]] #b0)
assume (= [coretop1.core.d.csr.reg_singleStepped] #b0)
assume (= [coretop1.core.d.csr.reg_wfi] #b0)
assume (= [coretop1.core.d.csr.small_] #b000000)
assume (= [coretop1.core.d.csr.small_1] #b000000)
assume (= [coretop1.core.d.csr_io_tval_REG] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.dec_reg_inst] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.dec_reg_pc] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.dec_reg_valid] false)
assume (= [coretop1.core.d.exe_alu_op1] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.exe_reg_ctrl_alu_fun] #b0000)
assume (= [coretop1.core.d.exe_reg_ctrl_br_type] #b0000)
assume (= [coretop1.core.d.exe_reg_ctrl_csr_cmd] #b000)
assume (= [coretop1.core.d.exe_reg_ctrl_mem_fcn] #b0)
assume (= [coretop1.core.d.exe_reg_ctrl_mem_typ] #b000)
assume (= [coretop1.core.d.exe_reg_ctrl_mem_val] #b0)
assume (= [coretop1.core.d.exe_reg_ctrl_rf_wen] #b0)
assume (= [coretop1.core.d.exe_reg_ctrl_wb_sel] #b00)
assume (= [coretop1.core.d.exe_reg_inst_reg[0]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[11]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[12]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[13]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[14]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[15]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[16]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[17]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[18]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[19]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[1]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[20]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[21]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[22]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[23]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[24]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[25]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[26]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[27]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[28]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[29]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[2]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[30]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[31]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[3]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[4]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[5]] #b0)
assume (= [coretop1.core.d.exe_reg_inst_reg[6]] #b0)
assume (= [coretop1.core.d.exe_reg_pc] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.exe_reg_rs2_data] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.exe_reg_valid] #b0)
assume (= [coretop1.core.d.exe_reg_wbaddr_reg[0]] #b0)
assume (= [coretop1.core.d.exe_reg_wbaddr_reg[1]] #b0)
assume (= [coretop1.core.d.exe_reg_wbaddr_reg[2]] #b0)
assume (= [coretop1.core.d.exe_reg_wbaddr_reg[3]] #b0)
assume (= [coretop1.core.d.if_buffer_out.maybe_full] #b0)
assume (= [coretop1.core.d.if_buffer_out.ram_data[0]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.if_pc_buffer_out.maybe_full] #b0)
assume (= [coretop1.core.d.if_pc_buffer_out.ram[0]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.if_reg_killed] #b0)
assume (= [coretop1.core.d.if_reg_pc] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.lb_table_addr] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.lb_table_data] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.lb_table_valid] #b0)
assume (= [coretop1.core.d.mem_reg_alu_out] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.mem_reg_ctrl_csr_cmd] #b000)
assume (= [coretop1.core.d.mem_reg_ctrl_mem_fcn] false)
assume (= [coretop1.core.d.mem_reg_ctrl_mem_typ] #b000)
assume (= [coretop1.core.d.mem_reg_ctrl_mem_val] false)
assume (= [coretop1.core.d.mem_reg_ctrl_rf_wen] #b0)
assume (= [coretop1.core.d.mem_reg_ctrl_wb_sel] #b00)
assume (= [coretop1.core.d.mem_reg_inst] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.mem_reg_pc] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.mem_reg_rs2_data] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.mem_reg_valid] #b0)
assume (= [coretop1.core.d.mem_reg_wbaddr] #b00000)
assume (= [coretop1.core.d.mem_tval_inst_ma_REG] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.reg_interrupt_handled] #b0)
assume (= [coretop1.core.d.regfile.regfile[0]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[10]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[11]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[12]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[13]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[14]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[15]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[16]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[17]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[18]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[19]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[1]] #b01111111111111111111111111111111)
assume (= [coretop1.core.d.regfile.regfile[20]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[21]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[22]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[23]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[24]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[25]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[26]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[27]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[28]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[29]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[2]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[30]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[31]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[3]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[4]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[5]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[6]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[7]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[8]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.regfile.regfile[9]] #b00000000000000000000000000000000)
assume (= [coretop1.core.d.wb_reg_ctrl_rf_wen] #b1)
assume (= [coretop1.core.d.wb_reg_valid] #b0)
assume (= [coretop1.core.d.wb_reg_wbaddr] #b11111)
assume (= [coretop1.core.d.wb_reg_wbdata] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.cycle_counter] #b0000)
assume (= [coretop1.dmem.dmem_resp_bits_data] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.dmem_resp_valid] #b0)
assume (= [coretop1.dmem.mem[0]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[10]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[11]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[12]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[13]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[14]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[15]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[1]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[2]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[3]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[4]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[5]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[6]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[7]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[8]] #b00000000000000000000000000000000)
assume (= [coretop1.dmem.mem[9]] #b00000000000000000000000000000000)
assume (= [coretop2.core.c.exe_inst_is_load] #b0)
assume (= [coretop2.core.c.exe_reg_illegal] #b0)
assume (= [coretop2.core.c.exe_reg_is_csr] #b0)
assume (= [coretop2.core.c.exe_reg_wbaddr] #b00000)
assume (= [coretop2.core.c.io_ctl_fencei_REG] #b0)
assume (= [coretop2.core.c.io_ctl_mem_exception_REG] #b0)
assume (= [coretop2.core.c.io_ctl_mem_exception_cause_REG] #b0)
assume (= [coretop2.core.c.io_ctl_mem_exception_cause_REG_1] #b0)
assume (= [coretop2.core.d.brjmp_offset] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.csr.io_status_cease_r] #b0)
assume (= [coretop2.core.d.csr.large_] #b0000000000000000000000000000000000000000000000000000000000)
assume (= [coretop2.core.d.csr.large_1] #b0000000000000000000000000000000000000000000000000000000000)
assume (= [coretop2.core.d.csr.reg_dcsr_cause] #b000)
assume (= [coretop2.core.d.csr.reg_dcsr_ebreakm] #b0)
assume (= [coretop2.core.d.csr.reg_dcsr_step] #b0)
assume (= [coretop2.core.d.csr.reg_debug] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[10]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[11]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[12]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[13]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[14]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[15]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[16]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[17]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[18]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[19]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[20]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[21]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[22]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[23]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[24]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[25]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[26]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[27]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[28]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[29]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[2]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[30]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[31]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[3]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[4]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[5]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[6]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[7]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[8]] #b0)
assume (= [coretop2.core.d.csr.reg_dpc_reg[9]] #b0)
assume (= [coretop2.core.d.csr.reg_dscratch] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.csr.reg_mcause] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.csr.reg_mcountinhibit_reg[0]] #b0)
assume (= [coretop2.core.d.csr.reg_mcountinhibit_reg[2]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[10]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[11]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[12]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[13]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[14]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[15]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[16]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[17]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[18]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[19]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[20]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[21]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[22]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[23]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[24]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[25]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[26]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[27]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[28]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[29]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[2]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[30]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[31]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[3]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[4]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[5]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[6]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[7]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[8]] #b0)
assume (= [coretop2.core.d.csr.reg_mepc_reg[9]] #b0)
assume (= [coretop2.core.d.csr.reg_mie_reg[11]] #b0)
assume (= [coretop2.core.d.csr.reg_mie_reg[3]] #b0)
assume (= [coretop2.core.d.csr.reg_mie_reg[7]] #b0)
assume (= [coretop2.core.d.csr.reg_mscratch] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.csr.reg_mstatus_mie] #b0)
assume (= [coretop2.core.d.csr.reg_mstatus_mpie] #b0)
assume (= [coretop2.core.d.csr.reg_mtval] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[0]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[10]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[11]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[12]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[13]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[14]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[15]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[16]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[17]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[18]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[19]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[20]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[21]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[22]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[23]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[24]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[25]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[26]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[27]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[28]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[29]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[2]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[30]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[31]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[3]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[4]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[5]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[6]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[7]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[8]] #b0)
assume (= [coretop2.core.d.csr.reg_mtvec_reg[9]] #b0)
assume (= [coretop2.core.d.csr.reg_singleStepped] #b0)
assume (= [coretop2.core.d.csr.reg_wfi] #b0)
assume (= [coretop2.core.d.csr.small_] #b000000)
assume (= [coretop2.core.d.csr.small_1] #b000000)
assume (= [coretop2.core.d.csr_io_tval_REG] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.dec_reg_inst] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.dec_reg_pc] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.dec_reg_valid] false)
assume (= [coretop2.core.d.exe_alu_op1] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.exe_reg_ctrl_alu_fun] #b0000)
assume (= [coretop2.core.d.exe_reg_ctrl_br_type] #b0000)
assume (= [coretop2.core.d.exe_reg_ctrl_csr_cmd] #b000)
assume (= [coretop2.core.d.exe_reg_ctrl_mem_fcn] #b0)
assume (= [coretop2.core.d.exe_reg_ctrl_mem_typ] #b000)
assume (= [coretop2.core.d.exe_reg_ctrl_mem_val] #b0)
assume (= [coretop2.core.d.exe_reg_ctrl_rf_wen] #b0)
assume (= [coretop2.core.d.exe_reg_ctrl_wb_sel] #b00)
assume (= [coretop2.core.d.exe_reg_inst_reg[0]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[11]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[12]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[13]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[14]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[15]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[16]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[17]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[18]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[19]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[1]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[20]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[21]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[22]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[23]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[24]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[25]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[26]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[27]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[28]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[29]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[2]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[30]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[31]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[3]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[4]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[5]] #b0)
assume (= [coretop2.core.d.exe_reg_inst_reg[6]] #b0)
assume (= [coretop2.core.d.exe_reg_pc] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.exe_reg_rs2_data] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.exe_reg_valid] #b0)
assume (= [coretop2.core.d.exe_reg_wbaddr_reg[0]] #b0)
assume (= [coretop2.core.d.exe_reg_wbaddr_reg[1]] #b0)
assume (= [coretop2.core.d.exe_reg_wbaddr_reg[2]] #b0)
assume (= [coretop2.core.d.exe_reg_wbaddr_reg[3]] #b0)
assume (= [coretop2.core.d.if_buffer_out.maybe_full] #b0)
assume (= [coretop2.core.d.if_buffer_out.ram_data[0]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.if_pc_buffer_out.maybe_full] #b0)
assume (= [coretop2.core.d.if_pc_buffer_out.ram[0]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.if_reg_killed] #b0)
assume (= [coretop2.core.d.if_reg_pc] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.lb_table_addr] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.lb_table_data] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.lb_table_valid] #b0)
assume (= [coretop2.core.d.mem_reg_alu_out] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.mem_reg_ctrl_csr_cmd] #b000)
assume (= [coretop2.core.d.mem_reg_ctrl_mem_fcn] false)
assume (= [coretop2.core.d.mem_reg_ctrl_mem_typ] #b000)
assume (= [coretop2.core.d.mem_reg_ctrl_mem_val] false)
assume (= [coretop2.core.d.mem_reg_ctrl_rf_wen] #b0)
assume (= [coretop2.core.d.mem_reg_ctrl_wb_sel] #b00)
assume (= [coretop2.core.d.mem_reg_inst] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.mem_reg_pc] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.mem_reg_rs2_data] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.mem_reg_valid] #b0)
assume (= [coretop2.core.d.mem_reg_wbaddr] #b00000)
assume (= [coretop2.core.d.mem_tval_inst_ma_REG] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.reg_interrupt_handled] #b0)
assume (= [coretop2.core.d.regfile.regfile[0]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[10]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[11]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[12]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[13]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[14]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[15]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[16]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[17]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[18]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[19]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[1]] #b01000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[20]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[21]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[22]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[23]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[24]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[25]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[26]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[27]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[28]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[29]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[2]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[30]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[31]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[3]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[4]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[5]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[6]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[7]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[8]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.regfile.regfile[9]] #b00000000000000000000000000000000)
assume (= [coretop2.core.d.wb_reg_ctrl_rf_wen] #b1)
assume (= [coretop2.core.d.wb_reg_valid] #b0)
assume (= [coretop2.core.d.wb_reg_wbaddr] #b11111)
assume (= [coretop2.core.d.wb_reg_wbdata] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.cycle_counter] #b0000)
assume (= [coretop2.dmem.dmem_resp_bits_data] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.dmem_resp_valid] #b0)
assume (= [coretop2.dmem.mem[0]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[10]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[11]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[12]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[13]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[14]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[15]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[1]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[2]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[3]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[4]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[5]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[6]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[7]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[8]] #b00000000000000000000000000000000)
assume (= [coretop2.dmem.mem[9]] #b00000000000000000000000000000000)
assume (= [counter] #b0000)
assume (= [init] #b1)
assume (= [reset] #b1)

state 0
assume (= [clk] false)

state 1
assume (= [clk] false)

state 2
assume (= [clk] false)

state 3
assume (= [clk] false)

state 4
assume (= [clk] false)

state 5
assume (= [clk] false)

state 6
assume (= [clk] false)

state 7
assume (= [clk] false)

state 8
assume (= [clk] false)

state 9
assume (= [clk] false)

state 10
assume (= [clk] false)

state 11
assume (= [clk] false)

state 12
assume (= [clk] false)

state 13
assume (= [clk] false)

state 14
assume (= [clk] false)

state 15
assume (= [clk] false)
