v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/log/gqeJoin
Running Dispatch Server on port:37465
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo.compile_summary, at Wed Jan  4 02:22:38 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 02:22:38 2023
Running Rule Check Server on port:41039
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Wed Jan  4 02:22:40 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/gqeJoin/gqeJoin/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_166_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_166_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_195_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_195_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_253_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_253_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_257_13'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_257_13'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_231_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_231_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_236_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_236_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_240_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_240_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 149.29 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin/system_estimate_gqeJoin.xtxt
INFO: [v++ 60-586] Created gqeJoin.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 35m 23s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/logs/link
Running Dispatch Server on port:37485
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xclbin.link_summary, at Wed Jan  4 03:58:07 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 03:58:07 2023
Running Rule Check Server on port:36791
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link/v++_link_gqeJoin_guidance.html', at Wed Jan  4 03:58:11 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:58:31] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 03:58:35 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:58:38] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:58:55] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1665.172 ; gain = 0.000 ; free physical = 37490 ; free virtual = 139135
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:58:55] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A1 to HP1 for directive gqeJoin_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A2 to HP1 for directive gqeJoin_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A3 to HP1 for directive gqeJoin_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A4 to HP1 for directive gqeJoin_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A5 to HP1 for directive gqeJoin_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A6 to HP1 for directive gqeJoin_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A7 to HP1 for directive gqeJoin_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A8 to HP1 for directive gqeJoin_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tin_meta to HP1 for directive gqeJoin_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tout_meta to HP0 for directive gqeJoin_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C1 to HP0 for directive gqeJoin_1.buf_C1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C2 to HP0 for directive gqeJoin_1.buf_C2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C3 to HP0 for directive gqeJoin_1.buf_C3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C4 to HP0 for directive gqeJoin_1.buf_C4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C5 to HP0 for directive gqeJoin_1.buf_C5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C6 to HP0 for directive gqeJoin_1.buf_C6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C7 to HP0 for directive gqeJoin_1.buf_C7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C8 to HP0 for directive gqeJoin_1.buf_C8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_D to HP1 for directive gqeJoin_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf0 to HP2 for directive gqeJoin_1.htb_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf1 to HP2 for directive gqeJoin_1.htb_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf2 to HP2 for directive gqeJoin_1.htb_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf3 to HP2 for directive gqeJoin_1.htb_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf4 to HP2 for directive gqeJoin_1.htb_buf4:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf5 to HP2 for directive gqeJoin_1.htb_buf5:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf6 to HP2 for directive gqeJoin_1.htb_buf6:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf7 to HP2 for directive gqeJoin_1.htb_buf7:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf0 to HP3 for directive gqeJoin_1.stb_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf1 to HP3 for directive gqeJoin_1.stb_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf2 to HP3 for directive gqeJoin_1.stb_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf3 to HP3 for directive gqeJoin_1.stb_buf3:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf4 to HP3 for directive gqeJoin_1.stb_buf4:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf5 to HP3 for directive gqeJoin_1.stb_buf5:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf6 to HP3 for directive gqeJoin_1.stb_buf6:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf7 to HP3 for directive gqeJoin_1.stb_buf7:HP3
INFO: [SYSTEM_LINK 82-37] [03:59:05] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1665.172 ; gain = 0.000 ; free physical = 38267 ; free virtual = 139905
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:59:05] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:59:27] cf2bd finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1665.172 ; gain = 0.000 ; free physical = 36896 ; free virtual = 138539
INFO: [v++ 60-1441] [03:59:27] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:58 ; elapsed = 00:00:56 . Memory (MB): peak = 1581.668 ; gain = 0.000 ; free physical = 37004 ; free virtual = 138643
INFO: [v++ 60-1443] [03:59:27] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [v++ 60-1441] [03:59:53] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1581.668 ; gain = 0.000 ; free physical = 38240 ; free virtual = 139884
INFO: [v++ 60-1443] [03:59:53] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [v++ 60-1441] [03:59:57] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1581.668 ; gain = 0.000 ; free physical = 36740 ; free virtual = 138384
INFO: [v++ 60-1443] [03:59:57] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeJoin_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[04:00:29] Run vpl: Step create_project: Started
Creating Vivado project.
[04:00:41] Run vpl: Step create_project: Completed
[04:00:41] Run vpl: Step create_bd: Started
[04:01:00] Run vpl: Step create_bd: Completed
[04:01:00] Run vpl: Step update_bd: Started
[04:01:00] Run vpl: Step update_bd: Completed
[04:01:00] Run vpl: Step generate_target: Started
[04:02:16] Run vpl: Step generate_target: RUNNING...
[04:02:37] Run vpl: Step generate_target: Completed
[04:02:37] Run vpl: Step config_hw_runs: Started
[04:02:52] Run vpl: Step config_hw_runs: Completed
[04:02:52] Run vpl: Step synth: Started
[04:03:24] Block-level synthesis in progress, 0 of 68 jobs complete, 2 jobs running.
[04:03:54] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[04:04:24] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[04:04:55] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[04:05:25] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[04:05:56] Block-level synthesis in progress, 1 of 68 jobs complete, 7 jobs running.
[04:06:26] Block-level synthesis in progress, 1 of 68 jobs complete, 8 jobs running.
[04:06:57] Block-level synthesis in progress, 3 of 68 jobs complete, 7 jobs running.
[04:07:27] Block-level synthesis in progress, 4 of 68 jobs complete, 7 jobs running.
[04:07:57] Block-level synthesis in progress, 6 of 68 jobs complete, 7 jobs running.
[04:08:28] Block-level synthesis in progress, 9 of 68 jobs complete, 5 jobs running.
[04:08:58] Block-level synthesis in progress, 11 of 68 jobs complete, 6 jobs running.
[04:09:28] Block-level synthesis in progress, 14 of 68 jobs complete, 6 jobs running.
[04:09:59] Block-level synthesis in progress, 16 of 68 jobs complete, 6 jobs running.
[04:10:30] Block-level synthesis in progress, 17 of 68 jobs complete, 7 jobs running.
[04:11:00] Block-level synthesis in progress, 17 of 68 jobs complete, 8 jobs running.
[04:11:31] Block-level synthesis in progress, 18 of 68 jobs complete, 7 jobs running.
[04:12:01] Block-level synthesis in progress, 21 of 68 jobs complete, 5 jobs running.
[04:12:31] Block-level synthesis in progress, 21 of 68 jobs complete, 8 jobs running.
[04:13:02] Block-level synthesis in progress, 26 of 68 jobs complete, 3 jobs running.
[04:13:32] Block-level synthesis in progress, 27 of 68 jobs complete, 7 jobs running.
[04:14:02] Block-level synthesis in progress, 27 of 68 jobs complete, 8 jobs running.
[04:14:33] Block-level synthesis in progress, 28 of 68 jobs complete, 7 jobs running.
[04:15:04] Block-level synthesis in progress, 28 of 68 jobs complete, 8 jobs running.
[04:15:34] Block-level synthesis in progress, 28 of 68 jobs complete, 8 jobs running.
[04:16:04] Block-level synthesis in progress, 30 of 68 jobs complete, 6 jobs running.
[04:16:35] Block-level synthesis in progress, 32 of 68 jobs complete, 6 jobs running.
[04:17:05] Block-level synthesis in progress, 34 of 68 jobs complete, 6 jobs running.
[04:17:35] Block-level synthesis in progress, 37 of 68 jobs complete, 5 jobs running.
[04:18:06] Block-level synthesis in progress, 41 of 68 jobs complete, 6 jobs running.
[04:18:36] Block-level synthesis in progress, 45 of 68 jobs complete, 4 jobs running.
[04:19:07] Block-level synthesis in progress, 49 of 68 jobs complete, 5 jobs running.
[04:19:37] Block-level synthesis in progress, 52 of 68 jobs complete, 6 jobs running.
[04:20:08] Block-level synthesis in progress, 57 of 68 jobs complete, 4 jobs running.
[04:20:39] Block-level synthesis in progress, 57 of 68 jobs complete, 8 jobs running.
[04:21:09] Block-level synthesis in progress, 61 of 68 jobs complete, 6 jobs running.
[04:21:40] Block-level synthesis in progress, 64 of 68 jobs complete, 4 jobs running.
[04:22:11] Block-level synthesis in progress, 64 of 68 jobs complete, 4 jobs running.
[04:22:41] Block-level synthesis in progress, 64 of 68 jobs complete, 4 jobs running.
[04:23:11] Block-level synthesis in progress, 65 of 68 jobs complete, 3 jobs running.
[04:23:42] Block-level synthesis in progress, 66 of 68 jobs complete, 2 jobs running.
[04:24:12] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:24:43] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:25:14] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:25:44] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:26:14] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:26:45] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:27:16] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:27:46] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:28:17] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:28:48] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:29:18] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:29:48] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:30:19] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:30:49] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:31:19] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:31:50] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:32:20] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:32:51] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:33:22] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:33:52] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:34:23] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:34:53] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:35:24] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:35:54] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:36:25] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:36:55] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:37:25] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:37:56] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:38:26] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:38:57] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:39:28] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:39:58] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:40:29] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:40:59] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:41:29] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:42:00] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:42:30] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:43:01] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:43:31] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:44:02] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:44:33] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:45:03] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:45:34] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:46:04] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:46:34] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:47:05] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:47:36] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:48:07] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:48:37] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:49:07] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:49:38] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:50:08] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:50:38] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:51:09] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:51:40] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:52:10] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:52:41] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:53:11] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:53:42] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:54:13] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:54:43] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:55:14] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:55:44] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:56:15] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:56:45] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:57:16] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:57:47] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:58:18] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:58:48] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:59:19] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[04:59:50] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:00:20] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:00:51] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:01:21] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:01:52] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:02:22] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:02:53] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:03:23] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:03:54] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:04:25] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:04:55] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:05:26] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:05:57] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:06:27] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:06:58] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:07:28] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:07:59] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:08:29] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:09:00] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:09:30] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:10:01] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:10:31] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:11:02] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:11:32] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:12:03] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:12:33] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:13:04] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:13:34] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:14:05] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:14:35] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:15:06] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:15:36] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:16:07] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:16:38] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:17:08] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:17:38] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:18:09] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:18:39] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:19:10] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:19:40] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:20:11] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:20:41] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:21:12] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:21:42] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:22:12] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:22:43] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:23:14] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:23:44] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:24:15] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:24:46] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:25:16] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:25:47] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:26:17] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:26:47] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:27:18] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:27:49] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:28:20] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:28:51] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:29:21] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:29:52] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:30:23] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:30:53] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:31:24] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:31:54] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:32:25] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:32:55] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:33:26] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:33:57] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:34:27] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:34:58] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:35:28] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:35:59] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:36:29] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:37:00] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:37:30] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:38:01] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:38:31] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:39:01] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:39:32] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:40:03] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:40:34] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:41:05] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:41:35] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:42:06] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:42:36] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:43:07] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:43:37] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:44:08] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:44:39] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:45:09] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:45:40] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:46:11] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:46:41] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:47:11] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:47:42] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:48:12] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:48:43] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:49:14] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:49:44] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:50:14] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:50:45] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:51:16] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:51:46] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:52:16] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:52:47] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:53:18] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:53:48] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:54:19] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[05:54:49] Block-level synthesis in progress, 68 of 68 jobs complete, 0 jobs running.
[05:55:20] Top-level synthesis in progress.
[05:55:50] Top-level synthesis in progress.
[05:56:21] Top-level synthesis in progress.
[05:56:52] Top-level synthesis in progress.
[05:57:22] Top-level synthesis in progress.
[05:57:53] Top-level synthesis in progress.
[05:58:23] Top-level synthesis in progress.
[05:58:54] Top-level synthesis in progress.
[05:59:21] Run vpl: Step synth: Completed
[05:59:21] Run vpl: Step impl: Started
[06:16:11] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 02h 16m 09s 

[06:16:11] Starting logic optimization..
[06:18:44] Phase 1 Retarget
[06:19:14] Phase 2 Constant propagation
[06:20:14] Phase 3 Sweep
[06:20:44] Phase 4 BUFG optimization
[06:22:45] Phase 5 Shift Register Optimization
[06:22:45] Phase 6 Post Processing Netlist
[06:35:59] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 19m 48s 

[06:35:59] Starting logic placement..
[06:36:48] Run vpl: Step impl: Failed
[06:36:49] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 205112 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 251680 of such cell types but only 230400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 281219 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 2906 of such cell types but only 624 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 1408 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 1408 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMD64E over-utilized in Top Level Design (This design requires more RAMD64E cells than are available in the target device. This design requires 194880 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 532899 of such cell types but only 230400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [06:36:50] Run run_link: Step vpl: Failed
Time (s): cpu = 00:02:36 ; elapsed = 02:36:52 . Memory (MB): peak = 1581.668 ; gain = 0.000 ; free physical = 124846 ; free virtual = 223073
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.

//after reduce to 4k

v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/log/gqeJoin
Running Dispatch Server on port:46617
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo.compile_summary, at Wed Jan  4 21:48:04 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 21:48:04 2023
Running Rule Check Server on port:39287
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Wed Jan  4 21:48:07 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/gqeJoin/gqeJoin/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_166_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_166_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_195_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_195_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_253_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_253_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_257_13'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_257_13'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_231_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_231_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_236_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_236_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_240_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_240_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 149.29 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin/system_estimate_gqeJoin.xtxt
INFO: [v++ 60-586] Created gqeJoin.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 46m 12s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/logs/link
Running Dispatch Server on port:38115
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xclbin.link_summary, at Wed Jan  4 23:34:22 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 23:34:22 2023
Running Rule Check Server on port:38869
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link/v++_link_gqeJoin_guidance.html', at Wed Jan  4 23:34:25 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [23:34:46] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan  4 23:34:50 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [23:34:52] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [23:35:12] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1665.172 ; gain = 0.000 ; free physical = 120819 ; free virtual = 218630
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [23:35:12] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A1 to HP1 for directive gqeJoin_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A2 to HP1 for directive gqeJoin_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A3 to HP1 for directive gqeJoin_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A4 to HP1 for directive gqeJoin_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A5 to HP1 for directive gqeJoin_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A6 to HP1 for directive gqeJoin_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A7 to HP1 for directive gqeJoin_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A8 to HP1 for directive gqeJoin_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tin_meta to HP1 for directive gqeJoin_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tout_meta to HP0 for directive gqeJoin_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C1 to HP0 for directive gqeJoin_1.buf_C1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C2 to HP0 for directive gqeJoin_1.buf_C2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C3 to HP0 for directive gqeJoin_1.buf_C3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C4 to HP0 for directive gqeJoin_1.buf_C4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C5 to HP0 for directive gqeJoin_1.buf_C5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C6 to HP0 for directive gqeJoin_1.buf_C6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C7 to HP0 for directive gqeJoin_1.buf_C7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C8 to HP0 for directive gqeJoin_1.buf_C8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_D to HP1 for directive gqeJoin_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf0 to HP2 for directive gqeJoin_1.htb_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf1 to HP2 for directive gqeJoin_1.htb_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf2 to HP2 for directive gqeJoin_1.htb_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf3 to HP2 for directive gqeJoin_1.htb_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf4 to HP2 for directive gqeJoin_1.htb_buf4:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf5 to HP2 for directive gqeJoin_1.htb_buf5:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf6 to HP2 for directive gqeJoin_1.htb_buf6:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf7 to HP2 for directive gqeJoin_1.htb_buf7:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf0 to HP3 for directive gqeJoin_1.stb_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf1 to HP3 for directive gqeJoin_1.stb_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf2 to HP3 for directive gqeJoin_1.stb_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf3 to HP3 for directive gqeJoin_1.stb_buf3:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf4 to HP3 for directive gqeJoin_1.stb_buf4:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf5 to HP3 for directive gqeJoin_1.stb_buf5:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf6 to HP3 for directive gqeJoin_1.stb_buf6:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf7 to HP3 for directive gqeJoin_1.stb_buf7:HP3
INFO: [SYSTEM_LINK 82-37] [23:35:23] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1665.172 ; gain = 0.000 ; free physical = 120819 ; free virtual = 218631
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [23:35:23] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [23:35:43] cf2bd finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1665.172 ; gain = 0.000 ; free physical = 120814 ; free virtual = 218630
INFO: [v++ 60-1441] [23:35:43] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:59 ; elapsed = 00:00:57 . Memory (MB): peak = 1581.668 ; gain = 0.000 ; free physical = 120924 ; free virtual = 218735
INFO: [v++ 60-1443] [23:35:43] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [v++ 60-1441] [23:36:04] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1581.668 ; gain = 0.000 ; free physical = 120924 ; free virtual = 218736
INFO: [v++ 60-1443] [23:36:04] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [v++ 60-1441] [23:36:08] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1581.668 ; gain = 0.000 ; free physical = 120194 ; free virtual = 218006
INFO: [v++ 60-1443] [23:36:08] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeJoin_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[23:36:38] Run vpl: Step create_project: Started
Creating Vivado project.
[23:36:59] Run vpl: Step create_project: Completed
[23:36:59] Run vpl: Step create_bd: Started
[23:37:39] Run vpl: Step create_bd: Completed
[23:37:39] Run vpl: Step update_bd: Started
[23:37:40] Run vpl: Step update_bd: Completed
[23:37:40] Run vpl: Step generate_target: Started
[23:38:56] Run vpl: Step generate_target: RUNNING...
[23:40:11] Run vpl: Step generate_target: RUNNING...
[23:41:19] Run vpl: Step generate_target: Completed
[23:41:19] Run vpl: Step config_hw_runs: Started
[23:41:23] Run vpl: Step config_hw_runs: Completed
[23:41:23] Run vpl: Step synth: Started
[23:41:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:42:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:42:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:43:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:43:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:44:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:44:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:45:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:45:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:46:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:46:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:47:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:47:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:48:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:48:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:49:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:49:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:50:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:50:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:51:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:51:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:52:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:52:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:53:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:54:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:54:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:55:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:55:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:56:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:56:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:57:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:57:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:58:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:58:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:59:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:59:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:00:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:00:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:01:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:01:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:02:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:02:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:03:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:03:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:04:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:04:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:05:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:05:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:06:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:06:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:07:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:07:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:08:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:08:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:09:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:09:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:10:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:10:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:11:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:11:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:12:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:12:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:13:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:13:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:14:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:14:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:15:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:15:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:16:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:16:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:17:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:17:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:18:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:18:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:19:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:19:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:20:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:20:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:21:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:21:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:22:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:22:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:23:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:23:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:24:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:24:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:25:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:25:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:26:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:26:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:27:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:27:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:28:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:28:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:29:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:29:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:30:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:30:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:31:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:31:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:32:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:32:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:33:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:33:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:34:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:34:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:35:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:35:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:36:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:36:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:37:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:37:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:38:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:38:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:39:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:39:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:40:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:40:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:41:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:41:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:42:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:42:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:43:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:43:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:44:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:44:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:45:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:45:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:46:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:46:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:47:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:47:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:48:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:48:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:49:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:49:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:50:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:50:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:51:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:51:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:52:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:53:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:53:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:54:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:54:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:55:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:55:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:56:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:56:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:57:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:57:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:58:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:58:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:59:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:59:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:00:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:00:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:01:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:01:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:02:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:02:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:03:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:03:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:04:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:04:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:05:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:05:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:06:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:06:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:07:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:07:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:08:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:08:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:09:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:09:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:10:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:10:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:11:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:11:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:12:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:12:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:13:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:13:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:14:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:14:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:15:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:15:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:16:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:16:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:17:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:17:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:18:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:18:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:19:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:19:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:20:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:20:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:21:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:21:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[01:22:14] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[01:22:44] Top-level synthesis in progress.
[01:23:14] Top-level synthesis in progress.
[01:23:44] Top-level synthesis in progress.
[01:24:14] Top-level synthesis in progress.
[01:24:45] Top-level synthesis in progress.
[01:25:15] Top-level synthesis in progress.
[01:25:45] Top-level synthesis in progress.
[01:26:15] Top-level synthesis in progress.
[01:26:46] Top-level synthesis in progress.
[01:26:52] Run vpl: Step synth: Completed
[01:26:52] Run vpl: Step impl: Started
[01:39:31] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 02h 03m 19s 

[01:39:31] Starting logic optimization..
[01:42:03] Phase 1 Retarget
[01:42:33] Phase 2 Constant propagation
[01:43:34] Phase 3 Sweep
[01:44:04] Phase 4 BUFG optimization
[01:45:35] Phase 5 Shift Register Optimization
[01:46:05] Phase 6 Post Processing Netlist
[01:59:14] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 19m 42s 

[01:59:14] Starting logic placement..
[01:59:26] Run vpl: Step impl: Failed
[01:59:26] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 205112 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 251680 of such cell types but only 230400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 281219 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 2906 of such cell types but only 624 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 1408 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 1408 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMD64E over-utilized in Top Level Design (This design requires more RAMD64E cells than are available in the target device. This design requires 194880 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 532899 of such cell types but only 230400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [01:59:26] Run run_link: Step vpl: Failed
Time (s): cpu = 00:01:15 ; elapsed = 02:23:18 . Memory (MB): peak = 1581.668 ; gain = 0.000 ; free physical = 110408 ; free virtual = 210161
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.

//cancel partition and unroll
v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/log/gqeJoin
Running Dispatch Server on port:41089
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo.compile_summary, at Thu Jan  5 02:51:52 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jan  5 02:51:52 2023
Running Rule Check Server on port:37381
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Thu Jan  5 02:51:55 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/gqeJoin/gqeJoin/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_166_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_166_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_195_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_195_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_205_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_205_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_253_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_253_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_257_13'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_257_13'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_231_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_231_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_236_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_236_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_240_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_240_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_369_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_109_2'.
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_16_write_ln114', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:114) of variable 'tmp_2', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:97 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 10, loop 'VITIS_LOOP_109_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_137_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_137_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_336_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_336_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_2'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_MERGE4_1'
INFO: [v++ 204-61] Pipelining loop 'PRE_BUILD_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 27, loop 'PRE_BUILD_LOOP'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_543_1'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_543_1'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_2_write_ln114', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:114) of variable 'istrms_2_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:97 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_2_write_ln114', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:114) of variable 'istrms_2_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:97 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('vecs_V_load_4') on array 'vecs.V', /home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/write_out.hpp:386 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'vecs_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 149.29 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin/system_estimate_gqeJoin.xtxt
INFO: [v++ 60-586] Created gqeJoin.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 45m 44s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/logs/link
Running Dispatch Server on port:38077
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xclbin.link_summary, at Thu Jan  5 03:37:42 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jan  5 03:37:42 2023
Running Rule Check Server on port:35787
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link/v++_link_gqeJoin_guidance.html', at Thu Jan  5 03:37:43 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:37:55] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Jan  5 03:37:59 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:38:02] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:38:12] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1661.434 ; gain = 0.000 ; free physical = 135527 ; free virtual = 233583
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:38:12] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A1 to HP1 for directive gqeJoin_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A2 to HP1 for directive gqeJoin_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A3 to HP1 for directive gqeJoin_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A4 to HP1 for directive gqeJoin_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A5 to HP1 for directive gqeJoin_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A6 to HP1 for directive gqeJoin_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A7 to HP1 for directive gqeJoin_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A8 to HP1 for directive gqeJoin_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tin_meta to HP1 for directive gqeJoin_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tout_meta to HP0 for directive gqeJoin_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C1 to HP0 for directive gqeJoin_1.buf_C1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C2 to HP0 for directive gqeJoin_1.buf_C2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C3 to HP0 for directive gqeJoin_1.buf_C3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C4 to HP0 for directive gqeJoin_1.buf_C4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C5 to HP0 for directive gqeJoin_1.buf_C5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C6 to HP0 for directive gqeJoin_1.buf_C6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C7 to HP0 for directive gqeJoin_1.buf_C7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C8 to HP0 for directive gqeJoin_1.buf_C8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_D to HP1 for directive gqeJoin_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf0 to HP2 for directive gqeJoin_1.htb_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf1 to HP2 for directive gqeJoin_1.htb_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf2 to HP2 for directive gqeJoin_1.htb_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf3 to HP2 for directive gqeJoin_1.htb_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf4 to HP2 for directive gqeJoin_1.htb_buf4:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf5 to HP2 for directive gqeJoin_1.htb_buf5:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf6 to HP2 for directive gqeJoin_1.htb_buf6:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf7 to HP2 for directive gqeJoin_1.htb_buf7:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf0 to HP3 for directive gqeJoin_1.stb_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf1 to HP3 for directive gqeJoin_1.stb_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf2 to HP3 for directive gqeJoin_1.stb_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf3 to HP3 for directive gqeJoin_1.stb_buf3:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf4 to HP3 for directive gqeJoin_1.stb_buf4:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf5 to HP3 for directive gqeJoin_1.stb_buf5:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf6 to HP3 for directive gqeJoin_1.stb_buf6:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf7 to HP3 for directive gqeJoin_1.stb_buf7:HP3
INFO: [SYSTEM_LINK 82-37] [03:38:23] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1661.434 ; gain = 0.000 ; free physical = 135571 ; free virtual = 233627
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:38:23] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:38:40] cf2bd finished successfully
Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1661.434 ; gain = 0.000 ; free physical = 135565 ; free virtual = 233626
INFO: [v++ 60-1441] [03:38:40] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:49 ; elapsed = 00:00:45 . Memory (MB): peak = 1581.477 ; gain = 0.000 ; free physical = 135626 ; free virtual = 233682
INFO: [v++ 60-1443] [03:38:40] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [v++ 60-1441] [03:39:01] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1581.477 ; gain = 0.000 ; free physical = 135626 ; free virtual = 233683
INFO: [v++ 60-1443] [03:39:01] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [v++ 60-1441] [03:39:05] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1581.477 ; gain = 0.000 ; free physical = 135019 ; free virtual = 233076
INFO: [v++ 60-1443] [03:39:05] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeJoin_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[03:39:39] Run vpl: Step create_project: Started
Creating Vivado project.
[03:39:57] Run vpl: Step create_project: Completed
[03:39:57] Run vpl: Step create_bd: Started
[03:40:34] Run vpl: Step create_bd: Completed
[03:40:34] Run vpl: Step update_bd: Started
[03:40:35] Run vpl: Step update_bd: Completed
[03:40:35] Run vpl: Step generate_target: Started
[03:41:51] Run vpl: Step generate_target: RUNNING...
[03:43:06] Run vpl: Step generate_target: RUNNING...
[03:44:19] Run vpl: Step generate_target: Completed
[03:44:19] Run vpl: Step config_hw_runs: Started
[03:44:24] Run vpl: Step config_hw_runs: Completed
[03:44:24] Run vpl: Step synth: Started
[03:44:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:45:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:45:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:46:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:46:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:47:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:47:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:48:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:48:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:49:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:49:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:50:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:50:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:51:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:51:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:52:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:52:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:53:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:53:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:54:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:55:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:55:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:56:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:56:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:57:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:57:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:58:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:58:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:59:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[03:59:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:00:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:00:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:01:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:01:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:02:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:02:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:03:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:03:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:04:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:04:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:05:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:05:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:06:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:06:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:07:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:07:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:08:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:08:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:09:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:09:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:10:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:10:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:11:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:11:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:12:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:12:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:13:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:13:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:14:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:14:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:15:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:15:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:16:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:16:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:17:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:17:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:18:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:18:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:19:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:19:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:20:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:20:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:21:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:21:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:22:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:22:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:23:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:23:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:24:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:24:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:25:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:25:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:26:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:26:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:27:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:27:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:28:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:28:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:29:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:29:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:30:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:30:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:31:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:31:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:32:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:32:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:33:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:33:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:34:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:34:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:35:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:35:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:36:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:36:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:37:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:37:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:38:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:38:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:39:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:39:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:40:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:40:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:41:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:41:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:42:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:42:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:43:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:43:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:44:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:44:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:45:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:45:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:46:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:46:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:47:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:47:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:48:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:48:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:49:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:49:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:50:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:50:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:51:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:51:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:52:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:52:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:53:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:53:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:54:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:54:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:55:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:55:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:56:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:56:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:57:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:58:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:58:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:59:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[04:59:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:00:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:00:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:01:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:01:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:02:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:02:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:03:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:03:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:04:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:04:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:05:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:05:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:06:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:06:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:07:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:07:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:08:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:08:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:09:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:09:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:10:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:10:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:11:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:11:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:12:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:12:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:13:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:13:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:14:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:14:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:15:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:15:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:16:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:16:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:17:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:17:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:18:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:18:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:19:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:19:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:20:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:20:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:21:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:21:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:22:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:22:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:23:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:23:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:24:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:24:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[05:25:14] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[05:25:44] Top-level synthesis in progress.
[05:26:14] Top-level synthesis in progress.
[05:26:45] Top-level synthesis in progress.
[05:27:15] Top-level synthesis in progress.
[05:27:45] Top-level synthesis in progress.
[05:28:16] Top-level synthesis in progress.
[05:28:46] Top-level synthesis in progress.
[05:29:14] Run vpl: Step synth: Completed
[05:29:14] Run vpl: Step impl: Started
[05:40:20] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 02h 01m 10s 

[05:40:20] Starting logic optimization..
[05:41:51] Phase 1 Retarget
[05:42:21] Phase 2 Constant propagation
[05:42:52] Phase 3 Sweep
[05:43:22] Phase 4 BUFG optimization
[05:43:52] Phase 5 Shift Register Optimization
[05:44:23] Phase 6 Post Processing Netlist
[05:56:28] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 16m 07s 

[05:56:28] Starting logic placement..
[05:57:00] Run vpl: Step impl: Failed
[05:57:01] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 168248 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 233820 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 2941 of such cell types but only 624 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 1425 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 1425 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMD64E over-utilized in Top Level Design (This design requires more RAMD64E cells than are available in the target device. This design requires 157920 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 456384 of such cell types but only 230400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [05:57:02] Run run_link: Step vpl: Failed
Time (s): cpu = 00:01:11 ; elapsed = 02:17:57 . Memory (MB): peak = 1581.477 ; gain = 0.000 ; free physical = 125295 ; free virtual = 225076
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.

//depth -> 1/4
v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/log/gqeJoin
Running Dispatch Server on port:43103
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo.compile_summary, at Thu Jan  5 18:08:54 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jan  5 18:08:54 2023
Running Rule Check Server on port:37073
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Thu Jan  5 18:08:58 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/gqeJoin/gqeJoin/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_166_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_166_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_195_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_195_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_205_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_205_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_253_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_253_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_257_13'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_257_13'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_231_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_231_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_236_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_236_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_240_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_240_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_369_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_109_2'.
WARNING:   ('reg_i_V_addr_16_write_ln114', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:114) of variable 'tmp_2', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:97 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 10, loop 'VITIS_LOOP_109_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_137_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_137_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_336_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_336_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_81_2'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_784_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_784_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_MERGE4_1'
INFO: [v++ 204-61] Pipelining loop 'PRE_BUILD_LOOP'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 27, loop 'PRE_BUILD_LOOP'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_2_write_ln114', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:114) of variable 'istrms_2_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:97 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_2_write_ln114', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:114) of variable 'istrms_2_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:97 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('vecs_V_load_4') on array 'vecs.V', /home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/write_out.hpp:386 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'vecs_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 150.65 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin/system_estimate_gqeJoin.xtxt
INFO: [v++ 60-586] Created gqeJoin.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 29m 50s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/logs/link
Running Dispatch Server on port:41201
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xclbin.link_summary, at Thu Jan  5 18:38:48 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jan  5 18:38:48 2023
Running Rule Check Server on port:42545
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link/v++_link_gqeJoin_guidance.html', at Thu Jan  5 18:38:51 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [18:38:55] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Jan  5 18:39:00 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [18:39:02] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [18:39:23] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1661.434 ; gain = 0.000 ; free physical = 122207 ; free virtual = 220404
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [18:39:23] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A1 to HP1 for directive gqeJoin_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A2 to HP1 for directive gqeJoin_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A3 to HP1 for directive gqeJoin_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A4 to HP1 for directive gqeJoin_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A5 to HP1 for directive gqeJoin_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A6 to HP1 for directive gqeJoin_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A7 to HP1 for directive gqeJoin_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A8 to HP1 for directive gqeJoin_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tin_meta to HP1 for directive gqeJoin_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tout_meta to HP0 for directive gqeJoin_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C1 to HP0 for directive gqeJoin_1.buf_C1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C2 to HP0 for directive gqeJoin_1.buf_C2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C3 to HP0 for directive gqeJoin_1.buf_C3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C4 to HP0 for directive gqeJoin_1.buf_C4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C5 to HP0 for directive gqeJoin_1.buf_C5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C6 to HP0 for directive gqeJoin_1.buf_C6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C7 to HP0 for directive gqeJoin_1.buf_C7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C8 to HP0 for directive gqeJoin_1.buf_C8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_D to HP1 for directive gqeJoin_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf0 to HP2 for directive gqeJoin_1.htb_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf1 to HP2 for directive gqeJoin_1.htb_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf2 to HP2 for directive gqeJoin_1.htb_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf3 to HP2 for directive gqeJoin_1.htb_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf4 to HP2 for directive gqeJoin_1.htb_buf4:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf5 to HP2 for directive gqeJoin_1.htb_buf5:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf6 to HP2 for directive gqeJoin_1.htb_buf6:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf7 to HP2 for directive gqeJoin_1.htb_buf7:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf0 to HP3 for directive gqeJoin_1.stb_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf1 to HP3 for directive gqeJoin_1.stb_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf2 to HP3 for directive gqeJoin_1.stb_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf3 to HP3 for directive gqeJoin_1.stb_buf3:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf4 to HP3 for directive gqeJoin_1.stb_buf4:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf5 to HP3 for directive gqeJoin_1.stb_buf5:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf6 to HP3 for directive gqeJoin_1.stb_buf6:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf7 to HP3 for directive gqeJoin_1.stb_buf7:HP3
INFO: [SYSTEM_LINK 82-37] [18:39:33] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1661.434 ; gain = 0.000 ; free physical = 121668 ; free virtual = 220105
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [18:39:33] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [18:39:49] cf2bd finished successfully
Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1661.434 ; gain = 0.000 ; free physical = 121842 ; free virtual = 220039
INFO: [v++ 60-1441] [18:39:49] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 1581.000 ; gain = 0.000 ; free physical = 121902 ; free virtual = 220095
INFO: [v++ 60-1443] [18:39:49] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [v++ 60-1441] [18:40:10] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1581.000 ; gain = 0.000 ; free physical = 121358 ; free virtual = 219552
INFO: [v++ 60-1443] [18:40:10] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [v++ 60-1441] [18:40:15] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1581.000 ; gain = 0.000 ; free physical = 120509 ; free virtual = 218705
INFO: [v++ 60-1443] [18:40:15] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeJoin_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[18:40:47] Run vpl: Step create_project: Started
Creating Vivado project.
[18:40:57] Run vpl: Step create_project: Completed
[18:40:57] Run vpl: Step create_bd: Started
[18:41:19] Run vpl: Step create_bd: Completed
[18:41:19] Run vpl: Step update_bd: Started
[18:41:20] Run vpl: Step update_bd: Completed
[18:41:20] Run vpl: Step generate_target: Started
[18:42:36] Run vpl: Step generate_target: RUNNING...
[18:43:52] Run vpl: Step generate_target: RUNNING...
[18:45:07] Run vpl: Step generate_target: RUNNING...
[18:45:29] Run vpl: Step generate_target: Completed
[18:45:29] Run vpl: Step config_hw_runs: Started
[18:45:34] Run vpl: Step config_hw_runs: Completed
[18:45:34] Run vpl: Step synth: Started
[18:46:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:46:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:47:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:47:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:48:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:48:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:49:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:49:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:50:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:50:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:51:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:51:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:52:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:52:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:53:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:53:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:54:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:54:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:55:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:55:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:56:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:56:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:57:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:57:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:58:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:58:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:59:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[18:59:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:00:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:00:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:01:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:01:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:02:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:02:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:03:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:03:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:04:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:04:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:05:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:05:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:06:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:06:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:07:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:07:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:08:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:08:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:09:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:09:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:10:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:10:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:11:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:11:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:12:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:12:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:13:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:13:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:14:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:14:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:15:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:15:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:16:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:16:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:17:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:17:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:18:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:18:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:19:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:19:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:20:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:20:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:21:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:21:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:22:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:22:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:23:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:23:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:24:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:24:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:25:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:25:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:26:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:26:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:27:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:27:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:28:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:28:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:29:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:29:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:30:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:30:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:31:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:31:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:32:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:32:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:33:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:33:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:34:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:34:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:35:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:35:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:36:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:36:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:37:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:37:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:38:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:38:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:39:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:39:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:40:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:40:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:41:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:41:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:42:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:43:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:43:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:44:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:44:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:45:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:45:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:46:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:46:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:47:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:47:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:48:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:48:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:49:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:49:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:50:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:50:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:51:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:51:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:52:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:52:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:53:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:53:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:54:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:54:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:55:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:55:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:56:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:56:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:57:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:57:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:58:08] Top-level synthesis in progress.
[19:58:38] Top-level synthesis in progress.
[19:59:08] Top-level synthesis in progress.
[19:59:39] Top-level synthesis in progress.
[20:00:09] Top-level synthesis in progress.
[20:00:39] Top-level synthesis in progress.
[20:01:10] Top-level synthesis in progress.
[20:01:40] Run vpl: Step synth: Completed
[20:01:40] Run vpl: Step impl: Started
[20:12:16] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 31m 56s 

[20:12:16] Starting logic optimization..
[20:14:16] Phase 1 Retarget
[20:15:17] Phase 2 Constant propagation
[20:15:47] Phase 3 Sweep
[20:16:17] Phase 4 BUFG optimization
[20:17:47] Phase 5 Shift Register Optimization
[20:17:47] Phase 6 Post Processing Netlist
[20:29:25] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 17m 09s 

[20:29:25] Starting logic placement..
[20:29:48] Run vpl: Step impl: Failed
[20:29:48] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 112832 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 179140 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 2941 of such cell types but only 624 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 1425 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 1425 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 391506 of such cell types but only 230400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [20:29:49] Run run_link: Step vpl: Failed
Time (s): cpu = 00:00:57 ; elapsed = 01:49:34 . Memory (MB): peak = 1581.000 ; gain = 0.000 ; free physical = 100369 ; free virtual = 200380
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.

//BRAM -> URAM
v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/log/gqeJoin
Running Dispatch Server on port:42859
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo.compile_summary, at Thu Jan  5 21:09:43 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jan  5 21:09:43 2023
Running Rule Check Server on port:42993
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Thu Jan  5 21:09:46 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/gqeJoin/gqeJoin/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_166_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_166_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_195_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_195_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_205_8'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_205_8'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_253_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_253_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_257_13'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_257_13'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_231_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_231_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_236_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_236_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_240_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_240_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_369_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_109_2'.
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_16_write_ln114', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:114) of variable 'tmp_2', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:97 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 10, loop 'VITIS_LOOP_109_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_137_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_137_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_336_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_336_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_81_2'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_784_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_784_1'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE4_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_MERGE4_1'
INFO: [v++ 204-61] Pipelining loop 'PRE_BUILD_LOOP'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 27, loop 'PRE_BUILD_LOOP'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_2_write_ln114', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:114) of variable 'istrms_2_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:97 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_2_write_ln114', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:114) of variable 'istrms_2_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:97 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('vecs_V_load_4') on array 'vecs.V', /home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/write_out.hpp:386 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'vecs_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 150.65 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin/system_estimate_gqeJoin.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created gqeJoin.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 22m 5s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/logs/link
Running Dispatch Server on port:46535
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xclbin.link_summary, at Thu Jan  5 22:31:55 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jan  5 22:31:55 2023
Running Rule Check Server on port:33427
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link/v++_link_gqeJoin_guidance.html', at Thu Jan  5 22:31:59 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [22:32:11] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Jan  5 22:32:15 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [22:32:17] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [22:32:33] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1661.523 ; gain = 0.000 ; free physical = 133556 ; free virtual = 231735
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [22:32:33] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A1 to HP1 for directive gqeJoin_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A2 to HP1 for directive gqeJoin_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A3 to HP1 for directive gqeJoin_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A4 to HP1 for directive gqeJoin_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A5 to HP1 for directive gqeJoin_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A6 to HP1 for directive gqeJoin_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A7 to HP1 for directive gqeJoin_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A8 to HP1 for directive gqeJoin_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tin_meta to HP1 for directive gqeJoin_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tout_meta to HP0 for directive gqeJoin_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C1 to HP0 for directive gqeJoin_1.buf_C1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C2 to HP0 for directive gqeJoin_1.buf_C2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C3 to HP0 for directive gqeJoin_1.buf_C3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C4 to HP0 for directive gqeJoin_1.buf_C4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C5 to HP0 for directive gqeJoin_1.buf_C5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C6 to HP0 for directive gqeJoin_1.buf_C6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C7 to HP0 for directive gqeJoin_1.buf_C7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C8 to HP0 for directive gqeJoin_1.buf_C8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_D to HP1 for directive gqeJoin_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf0 to HP2 for directive gqeJoin_1.htb_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf1 to HP2 for directive gqeJoin_1.htb_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf2 to HP2 for directive gqeJoin_1.htb_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf3 to HP2 for directive gqeJoin_1.htb_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf4 to HP2 for directive gqeJoin_1.htb_buf4:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf5 to HP2 for directive gqeJoin_1.htb_buf5:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf6 to HP2 for directive gqeJoin_1.htb_buf6:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf7 to HP2 for directive gqeJoin_1.htb_buf7:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf0 to HP3 for directive gqeJoin_1.stb_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf1 to HP3 for directive gqeJoin_1.stb_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf2 to HP3 for directive gqeJoin_1.stb_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf3 to HP3 for directive gqeJoin_1.stb_buf3:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf4 to HP3 for directive gqeJoin_1.stb_buf4:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf5 to HP3 for directive gqeJoin_1.stb_buf5:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf6 to HP3 for directive gqeJoin_1.stb_buf6:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf7 to HP3 for directive gqeJoin_1.stb_buf7:HP3
INFO: [SYSTEM_LINK 82-37] [22:32:42] cfgen finished successfully
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1661.523 ; gain = 0.000 ; free physical = 133539 ; free virtual = 231727
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [22:32:42] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [22:33:02] cf2bd finished successfully
Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1661.523 ; gain = 0.000 ; free physical = 133537 ; free virtual = 231728
INFO: [v++ 60-1441] [22:33:02] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 1583.457 ; gain = 0.000 ; free physical = 133598 ; free virtual = 231784
INFO: [v++ 60-1443] [22:33:02] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [v++ 60-1441] [22:33:23] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1583.457 ; gain = 0.000 ; free physical = 133623 ; free virtual = 231810
INFO: [v++ 60-1443] [22:33:23] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [v++ 60-1441] [22:33:26] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1583.457 ; gain = 0.000 ; free physical = 132929 ; free virtual = 231116
INFO: [v++ 60-1443] [22:33:26] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeJoin_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[22:34:00] Run vpl: Step create_project: Started
Creating Vivado project.
[22:34:15] Run vpl: Step create_project: Completed
[22:34:15] Run vpl: Step create_bd: Started
[22:34:42] Run vpl: Step create_bd: Completed
[22:34:42] Run vpl: Step update_bd: Started
[22:34:43] Run vpl: Step update_bd: Completed
[22:34:43] Run vpl: Step generate_target: Started
[22:35:59] Run vpl: Step generate_target: RUNNING...
[22:37:14] Run vpl: Step generate_target: RUNNING...
[22:38:29] Run vpl: Step generate_target: RUNNING...
[22:39:23] Run vpl: Step generate_target: Completed
[22:39:23] Run vpl: Step config_hw_runs: Started
[22:39:29] Run vpl: Step config_hw_runs: Completed
[22:39:29] Run vpl: Step synth: Started
[22:40:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:40:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:41:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:41:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:42:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:42:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:43:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:43:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:44:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:44:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:45:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:45:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:46:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:46:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:47:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:47:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:48:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:48:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:49:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:49:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:50:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:50:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:51:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:51:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:52:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:52:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:53:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:53:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:54:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:54:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:55:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:55:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:56:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:56:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:57:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:57:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:58:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:58:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:59:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:59:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:00:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:00:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:01:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:01:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:02:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:02:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:03:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:03:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:04:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:04:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:05:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:05:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:06:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:06:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:07:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:07:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:08:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:08:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:09:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:09:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:10:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:10:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:11:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:11:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:12:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:12:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:13:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:13:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:14:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:14:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:15:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:15:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:16:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:16:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:17:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:17:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:18:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:18:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:19:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:19:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:20:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:20:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:21:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:21:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:22:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:22:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:23:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:23:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:24:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:24:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:25:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:25:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:26:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:26:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:27:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:27:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:28:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:28:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:29:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:29:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:30:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:30:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:31:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:31:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:32:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:32:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:33:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:33:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:34:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:34:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:35:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:35:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:36:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:36:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:37:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:37:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:38:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:38:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:39:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:39:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:40:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:40:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:41:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:41:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:42:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:42:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:43:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:44:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:44:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:45:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:45:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:46:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:46:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:47:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:47:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:48:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:48:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:49:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:49:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:50:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:50:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:51:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:51:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:52:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:52:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:53:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:53:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:54:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:54:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:55:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:55:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:56:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:56:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:57:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:57:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:58:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:58:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:59:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:59:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:00:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:00:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:01:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:01:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:02:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:02:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:03:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:03:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:04:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:04:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:05:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:05:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:06:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:06:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:07:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:07:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:08:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:08:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:09:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:09:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:10:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:10:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:11:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:11:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:12:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:12:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:13:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:13:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:14:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:14:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:15:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:15:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:16:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:16:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:17:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:17:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:18:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:18:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:19:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:19:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:20:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:20:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:21:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:21:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:22:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:22:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:23:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:23:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:24:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:24:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:25:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:25:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:26:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:26:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:27:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:27:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:28:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:28:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:29:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:29:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:30:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[00:30:54] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[00:31:25] Top-level synthesis in progress.
[00:31:55] Top-level synthesis in progress.
[00:32:25] Top-level synthesis in progress.
[00:32:56] Top-level synthesis in progress.
[00:33:26] Top-level synthesis in progress.
[00:33:56] Top-level synthesis in progress.
[00:34:18] Run vpl: Step synth: Completed
[00:34:18] Run vpl: Step impl: Started
[00:47:57] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 02h 14m 26s 

[00:47:57] Starting logic optimization..
[00:49:57] Phase 1 Retarget
[00:50:27] Phase 2 Constant propagation
[00:50:58] Phase 3 Sweep
[00:51:58] Phase 4 BUFG optimization
[00:52:58] Phase 5 Shift Register Optimization
[00:53:29] Phase 6 Post Processing Netlist
[01:05:07] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 17m 10s 

[01:05:07] Starting logic placement..
[01:05:25] Run vpl: Step impl: Failed
[01:05:25] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 112832 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 179140 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 2941 of such cell types but only 624 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 1425 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 1425 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 391506 of such cell types but only 230400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [01:05:26] Run run_link: Step vpl: Failed
Time (s): cpu = 00:01:14 ; elapsed = 02:32:00 . Memory (MB): peak = 1583.457 ; gain = 0.000 ; free physical = 123760 ; free virtual = 223732
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.

almost every variable -> URAM
v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/log/gqeJoin
Running Dispatch Server on port:34587
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo.compile_summary, at Fri Jan  6 02:49:39 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 02:49:39 2023
Running Rule Check Server on port:36109
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Fri Jan  6 02:49:42 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/gqeJoin/gqeJoin/vitis_hls.log :
ERROR: [v++ 207-1186] expected expression: /home/jiong/bsc-project/components/database/include/hw/xf_database/hash_join_v3.hpp:997:33
ERROR: [v++ 60-300] Failed to build kernel(ip) gqeJoin, see log for details: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/gqeJoin/gqeJoin/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 207-1186] expected expression: /home/jiong/bsc-project/components/database/include/hw/xf_database/hash_join_v3.hpp:997:33
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/log/gqeJoin
Running Dispatch Server on port:40589
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo.compile_summary, at Fri Jan  6 02:58:32 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 02:58:32 2023
Running Rule Check Server on port:36895
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Fri Jan  6 02:58:34 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

unset to origional
v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/log/gqeJoin
Running Dispatch Server on port:33867
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo.compile_summary, at Fri Jan  6 18:08:07 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 18:08:07 2023
Running Rule Check Server on port:41919
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Fri Jan  6 18:08:09 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/gqeJoin/gqeJoin/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_166_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_166_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_195_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_195_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_253_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_253_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_257_13'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_257_13'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_231_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_231_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_236_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_236_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_240_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_240_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('route_V_load_11') on array 'route.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'route_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_3_write_ln119', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:119) of variable 'istrms_3_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:98 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('route_V_load_18') on array 'route.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'route_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_25_write_ln119', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:119) of variable 'istrms_3_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:98 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('route_V_load_6') on array 'route.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'route_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_write_ln119', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:119) of variable 'istrms_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:98 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 149.29 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/report/gqeJoin/system_estimate_gqeJoin.xtxt
WARNING: [v++-17-1525]  
INFO: [v++ 60-586] Created gqeJoin.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 36m 21s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/logs/link
Running Dispatch Server on port:36667
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xclbin.link_summary, at Fri Jan  6 19:44:35 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 19:44:35 2023
Running Rule Check Server on port:40003
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link/v++_link_gqeJoin_guidance.html', at Fri Jan  6 19:44:38 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [19:44:59] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 19:45:03 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [19:45:06] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [19:45:24] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1665.172 ; gain = 0.000 ; free physical = 88250 ; free virtual = 188049
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [19:45:24] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A1 to HP1 for directive gqeJoin_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A2 to HP1 for directive gqeJoin_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A3 to HP1 for directive gqeJoin_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A4 to HP1 for directive gqeJoin_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A5 to HP1 for directive gqeJoin_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A6 to HP1 for directive gqeJoin_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A7 to HP1 for directive gqeJoin_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A8 to HP1 for directive gqeJoin_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tin_meta to HP1 for directive gqeJoin_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tout_meta to HP0 for directive gqeJoin_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C1 to HP0 for directive gqeJoin_1.buf_C1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C2 to HP0 for directive gqeJoin_1.buf_C2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C3 to HP0 for directive gqeJoin_1.buf_C3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C4 to HP0 for directive gqeJoin_1.buf_C4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C5 to HP0 for directive gqeJoin_1.buf_C5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C6 to HP0 for directive gqeJoin_1.buf_C6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C7 to HP0 for directive gqeJoin_1.buf_C7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C8 to HP0 for directive gqeJoin_1.buf_C8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_D to HP1 for directive gqeJoin_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf0 to HP2 for directive gqeJoin_1.htb_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf1 to HP2 for directive gqeJoin_1.htb_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf2 to HP2 for directive gqeJoin_1.htb_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf3 to HP2 for directive gqeJoin_1.htb_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf4 to HP2 for directive gqeJoin_1.htb_buf4:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf5 to HP2 for directive gqeJoin_1.htb_buf5:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf6 to HP2 for directive gqeJoin_1.htb_buf6:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf7 to HP2 for directive gqeJoin_1.htb_buf7:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf0 to HP3 for directive gqeJoin_1.stb_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf1 to HP3 for directive gqeJoin_1.stb_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf2 to HP3 for directive gqeJoin_1.stb_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf3 to HP3 for directive gqeJoin_1.stb_buf3:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf4 to HP3 for directive gqeJoin_1.stb_buf4:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf5 to HP3 for directive gqeJoin_1.stb_buf5:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf6 to HP3 for directive gqeJoin_1.stb_buf6:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf7 to HP3 for directive gqeJoin_1.stb_buf7:HP3
INFO: [SYSTEM_LINK 82-37] [19:45:33] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1665.172 ; gain = 0.000 ; free physical = 88250 ; free virtual = 188050
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [19:45:33] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [19:45:49] cf2bd finished successfully
Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1665.172 ; gain = 0.000 ; free physical = 88315 ; free virtual = 188109
INFO: [v++ 60-1441] [19:45:49] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 1581.672 ; gain = 0.000 ; free physical = 88430 ; free virtual = 188219
INFO: [v++ 60-1443] [19:45:49] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [v++ 60-1441] [19:46:10] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1581.672 ; gain = 0.000 ; free physical = 87804 ; free virtual = 187598
INFO: [v++ 60-1443] [19:46:10] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link
INFO: [v++ 60-1441] [19:46:15] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1581.672 ; gain = 0.000 ; free physical = 87252 ; free virtual = 186999
INFO: [v++ 60-1443] [19:46:15] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeJoin_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[19:46:48] Run vpl: Step create_project: Started
Creating Vivado project.
[19:47:05] Run vpl: Step create_project: Completed
[19:47:05] Run vpl: Step create_bd: Started
[19:47:41] Run vpl: Step create_bd: Completed
[19:47:41] Run vpl: Step update_bd: Started
[19:47:42] Run vpl: Step update_bd: Completed
[19:47:42] Run vpl: Step generate_target: Started
[19:48:57] Run vpl: Step generate_target: RUNNING...
[19:50:12] Run vpl: Step generate_target: RUNNING...
[19:51:27] Run vpl: Step generate_target: RUNNING...
[19:52:09] Run vpl: Step generate_target: Completed
[19:52:09] Run vpl: Step config_hw_runs: Started
[19:52:14] Run vpl: Step config_hw_runs: Completed
[19:52:14] Run vpl: Step synth: Started
[19:52:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:53:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:53:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:54:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:54:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:55:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:55:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:56:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:56:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:57:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:57:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:58:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:58:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:59:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[19:59:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:00:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:00:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:01:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:01:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:02:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:02:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:03:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:03:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:04:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:04:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:05:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:05:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:06:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:06:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:07:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:07:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:08:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:08:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:09:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:09:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:10:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:10:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:11:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:11:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:12:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:12:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:13:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:13:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:14:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:14:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:15:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:15:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:16:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:16:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:17:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:17:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:18:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:18:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:19:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:19:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:20:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:20:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:21:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:21:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:22:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:22:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:23:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:24:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:24:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:25:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:25:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:26:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:26:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:27:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:27:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:28:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:28:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:29:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:29:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:30:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:30:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:31:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:31:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:32:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:32:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:33:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:33:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:34:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:34:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:35:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:35:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:36:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:36:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:37:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:37:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:38:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:38:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:39:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:39:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:40:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:40:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:41:08] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:41:38] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:42:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:42:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:43:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:43:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:44:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:44:40] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:45:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:45:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:46:11] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:46:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:47:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:47:42] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:48:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:48:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:49:13] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:49:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:50:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:50:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:51:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:51:44] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:52:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:52:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:53:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:53:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:54:15] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:54:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:55:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:55:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:56:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:56:47] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:57:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:57:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:58:18] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:58:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:59:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[20:59:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:00:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:00:49] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:01:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:01:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:02:20] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:02:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:03:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:03:51] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:04:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:04:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:05:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:05:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:06:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:06:53] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:07:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:07:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:08:24] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:08:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:09:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:09:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:10:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:10:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:11:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:11:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:12:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:12:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:13:27] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:13:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:14:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:14:58] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:15:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:15:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:16:29] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:17:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:17:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:18:00] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:18:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:19:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:19:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:20:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:20:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:21:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:21:32] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:22:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:22:33] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:23:03] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:23:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:24:04] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:24:34] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:25:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:25:35] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:26:05] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:26:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:27:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:27:36] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:28:06] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:28:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:29:07] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:29:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[21:30:08] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[21:30:38] Top-level synthesis in progress.
[21:31:08] Top-level synthesis in progress.
[21:31:39] Top-level synthesis in progress.
[21:32:09] Top-level synthesis in progress.
[21:32:39] Top-level synthesis in progress.
[21:33:10] Top-level synthesis in progress.
[21:33:40] Top-level synthesis in progress.
[21:34:11] Run vpl: Step synth: Completed
[21:34:11] Run vpl: Step impl: Started
[21:51:54] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 02h 05m 34s 

[21:51:54] Starting logic optimization..
[21:54:26] Phase 1 Retarget
[21:55:26] Phase 2 Constant propagation
[21:55:57] Phase 3 Sweep
[21:56:58] Phase 4 BUFG optimization
[21:58:29] Phase 5 Shift Register Optimization
[21:58:29] Phase 6 Post Processing Netlist
[22:11:38] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 19m 43s 

[22:11:38] Starting logic placement..
[22:12:06] Run vpl: Step impl: Failed
[22:12:07] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 205570 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 248504 of such cell types but only 230400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 281677 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 2906 of such cell types but only 624 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 1408 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMB36E2 over-utilized in Top Level Design (This design requires more RAMB36E2 cells than are available in the target device. This design requires 1408 of such cell types but only 312 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: RAMD64E over-utilized in Top Level Design (This design requires more RAMD64E cells than are available in the target device. This design requires 194880 of such cell types but only 101760 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 530181 of such cell types but only 230400 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [22:12:08] Run run_link: Step vpl: Failed
Time (s): cpu = 00:01:25 ; elapsed = 02:25:53 . Memory (MB): peak = 1581.672 ; gain = 0.000 ; free physical = 79218 ; free virtual = 180618
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
