//==============================================================================
//
// The code is generated by Intel Compiler for SystemC, version 1.4.16
// see more information at https://github.com/intel/systemc-compiler
//
//==============================================================================

//==============================================================================
//
// Module: B_top ()
//
module B_top // "b_mod"
(
);


//------------------------------------------------------------------------------
// Child module instances

C c_mod
(

);

D d_mod
(

);

endmodule



//==============================================================================
//
// Module: C (test_virtual_cast.cpp:72:5)
//
module C // "b_mod.c_mod"
(
);

// Variables generated for SystemC signals

//------------------------------------------------------------------------------
// Method process: proc_func (test_virtual_cast.cpp:39:5) 

always_comb 
begin : proc_func     // test_virtual_cast.cpp:39:5
    logic signed [15:0] m;
    logic signed [7:0] m_1;
    // Call f() begin
    m = 2;
    // Call f() end
    // Call f() begin
    m = 2;
    // Call f() end
    // Call f() begin
    m_1 = 1;
    // Call f() end
end

endmodule



//==============================================================================
//
// Module: D (test_virtual_cast.cpp:73:5)
//
module D // "b_mod.d_mod"
(
);

// Variables generated for SystemC signals

//------------------------------------------------------------------------------
// Method process: proc_func (test_virtual_cast.cpp:39:5) 

always_comb 
begin : proc_func     // test_virtual_cast.cpp:39:5
    logic signed [15:0] m;
    logic signed [7:0] m_1;
    // Call f() begin
    m = 2;
    // Call f() end
    // Call f() begin
    m = 2;
    // Call f() end
    // Call f() begin
    m_1 = 1;
    // Call f() end
end

//------------------------------------------------------------------------------
// Method process: proc_func0 (test_virtual_cast.cpp:60:5) 

always_comb 
begin : proc_func0     // test_virtual_cast.cpp:60:5
    integer m;
    logic signed [15:0] m_1;
    logic signed [7:0] m_2;
    // Call f() begin
    m = 3;
    // Call f() end
    // Call f() begin
    m = 3;
    // Call f() end
    // Call f() begin
    m_1 = 2;
    // Call f() end
    // Call f() begin
    m_2 = 1;
    // Call f() end
end

endmodule


