{"componentChunkName":"component---src-templates-entry-js","path":"/notes/de/architecture/cpu","result":{"data":{"markdownRemark":{"frontmatter":{"title":"CPU"},"html":"<h3>Describing the CPU</h3>\n<ul>\n<li>A CPU is a piece of hardware</li>\n<li>It carries out instructions of a computer program</li>\n<li>\n<p>It does this by performing the following operations:</p>\n<ul>\n<li>Basic arithmetic</li>\n<li>Logical operations</li>\n<li>Control operations</li>\n<li>I/O operations</li>\n</ul>\n</li>\n<li>\n<p>A CPU is divided up into <span class=\"katex\"><span class=\"katex-mathml\"><math xmlns=\"http://www.w3.org/1998/Math/MathML\"><semantics><mrow><mn>3</mn></mrow><annotation encoding=\"application/x-tex\">3</annotation></semantics></math></span><span class=\"katex-html\" aria-hidden=\"true\"><span class=\"base\"><span class=\"strut\" style=\"height:0.64444em;vertical-align:0em;\"></span><span class=\"mord\">3</span></span></span></span> different parts:</p>\n<ul>\n<li>Control unit (CU)</li>\n<li>Arithmetic logic unit (ALU)</li>\n<li>Registers</li>\n</ul>\n</li>\n<li>A CPU can only understand instructions in machine code</li>\n<li>A CPU performs these calculations in binary code</li>\n</ul>\n<h3>Describing the CPU Cache and Registers</h3>\n<ul>\n<li>\n<p>Data is either stored in:</p>\n<ul>\n<li>Memory</li>\n<li>Storage</li>\n<li>Cache</li>\n<li>Registers</li>\n</ul>\n</li>\n<li>A CPU cache is used for storing data used by the CPU</li>\n<li>It reduces the average cost of reading and writing to memory</li>\n<li>A CPU register is used for providing storage to the CPU</li>\n<li>Reading from registers is even faster than reading from cache</li>\n<li>Some registers have specific hardware functions that are read-only or write-only</li>\n</ul>\n<h3>Describing the Control Unit</h3>\n<ul>\n<li>The control unit is used for controlling the flow of data within the CPU</li>\n<li>Input will come into the CPU via a bus</li>\n<li>Then, output exits the CPU via a bus</li>\n</ul>\n<h3>Summarizing the Architecture of the CPU</h3>\n<ul>\n<li><code class=\"language-text\">ALU:</code> Executes all calculation within the CPU</li>\n<li><code class=\"language-text\">CU:</code> Coordinates how data moves around the CPU</li>\n<li><code class=\"language-text\">Registers:</code> Allows the CPU to access data very quickly</li>\n</ul>\n<h3>Defining the Types of Registers</h3>\n<ul>\n<li>\n<p><code class=\"language-text\">Program Counter</code></p>\n<ul>\n<li>Stores an address of the next and previous instruction in the RAM</li>\n</ul>\n</li>\n<li>\n<p><code class=\"language-text\">Memory Address Register</code></p>\n<ul>\n<li>Stores an address of the current instruction in the RAM</li>\n</ul>\n</li>\n<li>\n<p><code class=\"language-text\">Memory Data Register</code></p>\n<ul>\n<li>Stores the data sent to and received from RAM</li>\n</ul>\n</li>\n<li>\n<p><code class=\"language-text\">Current Instruction Register</code></p>\n<ul>\n<li>Stores the actual instruction that is being decoded and executed</li>\n</ul>\n</li>\n<li>\n<p><code class=\"language-text\">Accumulator</code></p>\n<ul>\n<li>Stores results of calculations</li>\n</ul>\n</li>\n</ul>\n<h3>Decribing Components relevant to the CPU</h3>\n<ul>\n<li>\n<p><code class=\"language-text\">Address Bus</code></p>\n<ul>\n<li>Carries the address of the instruction or data</li>\n</ul>\n</li>\n<li>\n<p><code class=\"language-text\">Data Bus</code></p>\n<ul>\n<li>Carries data between the CPU and memory</li>\n</ul>\n</li>\n<li>\n<p><code class=\"language-text\">Control Bus</code></p>\n<ul>\n<li>Sends control signals</li>\n<li>These could be memory read or write signals</li>\n</ul>\n</li>\n</ul>\n<h3>References</h3>\n<ul>\n<li><a href=\"https://computersciencewiki.org/index.php/Architecture_of_the_central_processing_unit_(CPU)\" target=\"_blank\" rel=\"nofollow\">Architecture of Central Processing Units</a></li>\n<li><a href=\"http://people.cs.ksu.edu/~schmidt/300s05/Lectures/OSNotes/os.html\" target=\"_blank\" rel=\"nofollow\">Lecture about the Interaction between the CPU and OS</a></li>\n</ul>"}},"pageContext":{"slug":"de/architecture/cpu","previousSlug":"de/architecture/networkmodel","nextSlug":null,"previousTitle":"5-Layer Network Model","nextTitle":null}},"staticQueryHashes":[]}