$date
	Wed Sep 18 09:10:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module SHIFTREG_tb $end
$var wire 6 ! so [5:0] $end
$var reg 1 " clk $end
$var reg 1 # si $end
$scope module fxn $end
$var wire 1 " clk $end
$var wire 1 # si $end
$var wire 6 $ so [5:0] $end
$var reg 6 % shr [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
0#
0"
bx !
$end
#5
b0xxxxx !
b0xxxxx $
b0xxxxx %
1"
#10
0"
1#
#15
b10xxxx !
b10xxxx $
b10xxxx %
1"
#20
0"
0#
#25
b10xxx !
b10xxx $
b10xxx %
1"
#30
0"
1#
#35
b1010xx !
b1010xx $
b1010xx %
1"
#40
0"
0#
#45
b1010x !
b1010x $
b1010x %
1"
#50
0"
1#
#55
b101010 !
b101010 $
b101010 %
1"
#60
0"
0#
#65
b10101 !
b10101 $
b10101 %
1"
#70
0"
