-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_103_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_gmem0_0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_0_WREADY : IN STD_LOGIC;
    m_axi_gmem1_0_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_gmem1_0_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_RVALID : IN STD_LOGIC;
    m_axi_gmem1_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_0_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_gmem1_0_RLAST : IN STD_LOGIC;
    m_axi_gmem1_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem1_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_BVALID : IN STD_LOGIC;
    m_axi_gmem1_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln103 : IN STD_LOGIC_VECTOR (58 downto 0);
    sext_ln103_1 : IN STD_LOGIC_VECTOR (58 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_we0 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_we1 : OUT STD_LOGIC;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_103_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_C00 : STD_LOGIC_VECTOR (11 downto 0) := "110000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp2 : BOOLEAN;
    signal icmp_ln103_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem1_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0_grp2 : BOOLEAN;
    signal gmem0_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal p_2_reg_1007 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_2_reg_1007_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal e0_fu_707_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_reg_1016 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_fu_711_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_reg_1021 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_1_reg_1026 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_1_reg_1031 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_2_reg_1036 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_2_reg_1041 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_3_reg_1046 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_3_reg_1051 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_4_reg_1056 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_4_reg_1061 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_5_reg_1066 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_5_reg_1071 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_6_reg_1076 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_6_reg_1081 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_7_reg_1086 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_7_reg_1091 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_8_reg_1096 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_8_reg_1101 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_9_reg_1106 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_9_reg_1111 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_10_reg_1116 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_10_reg_1121 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_11_reg_1126 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_11_reg_1131 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_12_reg_1136 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_12_reg_1141 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_13_reg_1146 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_13_reg_1151 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_14_reg_1156 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_14_reg_1161 : STD_LOGIC_VECTOR (15 downto 0);
    signal e0_15_reg_1166 : STD_LOGIC_VECTOR (15 downto 0);
    signal e1_15_reg_1171 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln103_fu_955_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal p_fu_156 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln103_fu_684_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_p_2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_we0_local : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_we0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_we0_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_we1_local : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_we1_local : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce1_local : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2)) then 
                    ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    p_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln103_fu_678_p2 = ap_const_lv1_0))) then 
                    p_fu_156 <= add_ln103_fu_684_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    p_fu_156 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                p_2_reg_1007 <= ap_sig_allocacmp_p_2;
                p_2_reg_1007_pp0_iter1_reg <= p_2_reg_1007;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg))) then
                e0_10_reg_1116 <= m_axi_gmem0_0_RDATA(175 downto 160);
                e0_11_reg_1126 <= m_axi_gmem0_0_RDATA(191 downto 176);
                e0_12_reg_1136 <= m_axi_gmem0_0_RDATA(207 downto 192);
                e0_13_reg_1146 <= m_axi_gmem0_0_RDATA(223 downto 208);
                e0_14_reg_1156 <= m_axi_gmem0_0_RDATA(239 downto 224);
                e0_15_reg_1166 <= m_axi_gmem0_0_RDATA(255 downto 240);
                e0_1_reg_1026 <= m_axi_gmem0_0_RDATA(31 downto 16);
                e0_2_reg_1036 <= m_axi_gmem0_0_RDATA(47 downto 32);
                e0_3_reg_1046 <= m_axi_gmem0_0_RDATA(63 downto 48);
                e0_4_reg_1056 <= m_axi_gmem0_0_RDATA(79 downto 64);
                e0_5_reg_1066 <= m_axi_gmem0_0_RDATA(95 downto 80);
                e0_6_reg_1076 <= m_axi_gmem0_0_RDATA(111 downto 96);
                e0_7_reg_1086 <= m_axi_gmem0_0_RDATA(127 downto 112);
                e0_8_reg_1096 <= m_axi_gmem0_0_RDATA(143 downto 128);
                e0_9_reg_1106 <= m_axi_gmem0_0_RDATA(159 downto 144);
                e0_reg_1016 <= e0_fu_707_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg))) then
                e1_10_reg_1121 <= m_axi_gmem1_0_RDATA(175 downto 160);
                e1_11_reg_1131 <= m_axi_gmem1_0_RDATA(191 downto 176);
                e1_12_reg_1141 <= m_axi_gmem1_0_RDATA(207 downto 192);
                e1_13_reg_1151 <= m_axi_gmem1_0_RDATA(223 downto 208);
                e1_14_reg_1161 <= m_axi_gmem1_0_RDATA(239 downto 224);
                e1_15_reg_1171 <= m_axi_gmem1_0_RDATA(255 downto 240);
                e1_1_reg_1031 <= m_axi_gmem1_0_RDATA(31 downto 16);
                e1_2_reg_1041 <= m_axi_gmem1_0_RDATA(47 downto 32);
                e1_3_reg_1051 <= m_axi_gmem1_0_RDATA(63 downto 48);
                e1_4_reg_1061 <= m_axi_gmem1_0_RDATA(79 downto 64);
                e1_5_reg_1071 <= m_axi_gmem1_0_RDATA(95 downto 80);
                e1_6_reg_1081 <= m_axi_gmem1_0_RDATA(111 downto 96);
                e1_7_reg_1091 <= m_axi_gmem1_0_RDATA(127 downto 112);
                e1_8_reg_1101 <= m_axi_gmem1_0_RDATA(143 downto 128);
                e1_9_reg_1111 <= m_axi_gmem1_0_RDATA(159 downto 144);
                e1_reg_1021 <= e1_fu_711_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_d1 <= e1_9_reg_1111;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_d1 <= e1_8_reg_1101;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_d1 <= e1_7_reg_1091;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_d1 <= e1_6_reg_1081;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_d1 <= e1_5_reg_1071;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_d1 <= e1_4_reg_1061;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_d1 <= e1_3_reg_1051;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_d1 <= e1_2_reg_1041;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_d1 <= e1_1_reg_1031;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_d1 <= e1_reg_1021;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_we1 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_we1_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_we1_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_d0 <= e0_9_reg_1106;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_d0 <= e0_8_reg_1096;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_d0 <= e0_7_reg_1086;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_d0 <= e0_6_reg_1076;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_d0 <= e0_5_reg_1066;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_d0 <= e0_4_reg_1056;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_d0 <= e0_3_reg_1046;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_d0 <= e0_2_reg_1036;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_d0 <= e0_1_reg_1026;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_d0 <= e0_reg_1016;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_we0 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_we0_local;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_we0_local <= ap_const_logic_1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln103_fu_684_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_p_2) + unsigned(ap_const_lv12_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, m_axi_gmem1_0_RVALID, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (m_axi_gmem1_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem0_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg))));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((m_axi_gmem0_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage0_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage0_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp2 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (m_axi_gmem1_0_RVALID = ap_const_logic_0));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, m_axi_gmem1_0_RVALID, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (m_axi_gmem1_0_RVALID = ap_const_logic_0)) or ((m_axi_gmem0_0_RVALID = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg))));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp1 <= ((m_axi_gmem0_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage0_subdone_grp2_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage0_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp2 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (m_axi_gmem1_0_RVALID = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln103_fu_678_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln103_fu_678_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_p_2_assign_proc : process(ap_CS_fsm_pp0_stage0, p_fu_156, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_p_2 <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_p_2 <= p_fu_156;
        end if; 
    end process;

    e0_fu_707_p1 <= m_axi_gmem0_0_RDATA(16 - 1 downto 0);
    e1_fu_711_p1 <= m_axi_gmem1_0_RDATA(16 - 1 downto 0);

    gmem0_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg))) then 
            gmem0_blk_n_R <= m_axi_gmem0_0_RVALID;
        else 
            gmem0_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_gmem1_0_RVALID, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_pp0_stage0_grp2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg))) then 
            gmem1_blk_n_R <= m_axi_gmem1_0_RVALID;
        else 
            gmem1_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln103_fu_678_p2 <= "1" when (ap_sig_allocacmp_p_2 = ap_const_lv12_C00) else "0";
    m_axi_gmem0_0_ARADDR <= ap_const_lv64_0;
    m_axi_gmem0_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem0_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem0_0_ARID <= ap_const_lv1_0;
    m_axi_gmem0_0_ARLEN <= ap_const_lv32_0;
    m_axi_gmem0_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem0_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem0_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem0_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem0_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem0_0_ARUSER <= ap_const_lv1_0;
    m_axi_gmem0_0_ARVALID <= ap_const_logic_0;
    m_axi_gmem0_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem0_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem0_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem0_0_AWID <= ap_const_lv1_0;
    m_axi_gmem0_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem0_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem0_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem0_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem0_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem0_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem0_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem0_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem0_0_BREADY <= ap_const_logic_0;

    m_axi_gmem0_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg))) then 
            m_axi_gmem0_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem0_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_0_WDATA <= ap_const_lv256_lc_1;
    m_axi_gmem0_0_WID <= ap_const_lv1_0;
    m_axi_gmem0_0_WLAST <= ap_const_logic_0;
    m_axi_gmem0_0_WSTRB <= ap_const_lv32_0;
    m_axi_gmem0_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem0_0_WVALID <= ap_const_logic_0;
    m_axi_gmem1_0_ARADDR <= ap_const_lv64_0;
    m_axi_gmem1_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem1_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem1_0_ARID <= ap_const_lv1_0;
    m_axi_gmem1_0_ARLEN <= ap_const_lv32_0;
    m_axi_gmem1_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem1_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem1_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem1_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem1_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem1_0_ARUSER <= ap_const_lv1_0;
    m_axi_gmem1_0_ARVALID <= ap_const_logic_0;
    m_axi_gmem1_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_0_AWID <= ap_const_lv1_0;
    m_axi_gmem1_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_0_BREADY <= ap_const_logic_0;

    m_axi_gmem1_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_block_pp0_stage0_11001_grp2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg))) then 
            m_axi_gmem1_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem1_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_0_WDATA <= ap_const_lv256_lc_1;
    m_axi_gmem1_0_WID <= ap_const_lv1_0;
    m_axi_gmem1_0_WLAST <= ap_const_logic_0;
    m_axi_gmem1_0_WSTRB <= ap_const_lv32_0;
    m_axi_gmem1_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_0_WVALID <= ap_const_logic_0;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_d0 <= e0_10_reg_1116;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_d0 <= e0_11_reg_1126;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_d0 <= e0_12_reg_1136;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_d0 <= e0_13_reg_1146;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_d0 <= e0_14_reg_1156;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_d0 <= e0_15_reg_1166;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_we0 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_we0_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_we0_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_d1 <= e1_10_reg_1121;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_10_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_d1 <= e1_11_reg_1131;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_11_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_d1 <= e1_12_reg_1141;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_12_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_d1 <= e1_13_reg_1151;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_13_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_d1 <= e1_14_reg_1161;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_14_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_address1 <= zext_ln103_fu_955_p1(12 - 1 downto 0);
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_d1 <= e1_15_reg_1171;
    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_we1 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_we1_local;

    p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_we1_local <= ap_const_logic_1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE10buf1_banks_15_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln103_fu_955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_2_reg_1007_pp0_iter1_reg),64));
end behav;
