<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1451' type='void llvm::MachineInstr::copyImplicitOps(llvm::MachineFunction &amp; MF, const llvm::MachineInstr &amp; MI)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1449'>/// Copy implicit register operands from specified
  /// instruction to this instruction.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='299' u='c' c='_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1404' ll='1412' type='void llvm::MachineInstr::copyImplicitOps(llvm::MachineFunction &amp; MF, const llvm::MachineInstr &amp; MI)'/>
<doc f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1402'>/// copyImplicitOps - Copy implicit register operands from specified
/// instruction to this instruction.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixupVectorISel.cpp' l='211' u='c' c='_ZL16fixupGlobalSaddrRN4llvm17MachineBasicBlockERNS_15MachineFunctionERNS_19MachineRegisterInfoERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='1951' u='c' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt18MergeReturnIntoLDMERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='729' u='c' c='_ZNK4llvm20HexagonFrameLowering21insertEpilogueInBlockERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1326' u='c' c='_ZNK4llvm20HexagonFrameLowering24insertCSRRestoresInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1040' u='c' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
