// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_HH_
#define _dut_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_svd_alt.h"
#include "dut_XXT.h"
#include "dut_S.h"

namespace ap_rtl {

struct dut : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > strm_in_V_dout;
    sc_in< sc_logic > strm_in_V_empty_n;
    sc_out< sc_logic > strm_in_V_read;
    sc_out< sc_lv<32> > strm_out_V_din;
    sc_in< sc_logic > strm_out_V_full_n;
    sc_out< sc_logic > strm_out_V_write;


    // Module declarations
    dut(sc_module_name name);
    SC_HAS_PROCESS(dut);

    ~dut();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dut_XXT* XXT_U;
    dut_S* S_U;
    dut_S* U_U;
    dut_S* V_U;
    dut_svd_alt* grp_dut_svd_alt_fu_213;
    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_30;
    sc_signal< sc_logic > strm_in_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_51;
    sc_signal< sc_lv<1> > exitcond10_fu_239_p2;
    sc_signal< sc_logic > strm_out_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st10_fsm_9;
    sc_signal< bool > ap_sig_63;
    sc_signal< sc_logic > ap_sig_cseq_ST_st15_fsm_14;
    sc_signal< bool > ap_sig_70;
    sc_signal< sc_lv<20> > next_mul_fu_221_p2;
    sc_signal< sc_lv<20> > next_mul_reg_356;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_80;
    sc_signal< sc_lv<10> > i_6_fu_233_p2;
    sc_signal< sc_lv<10> > i_6_reg_364;
    sc_signal< sc_lv<10> > j_2_fu_245_p2;
    sc_signal< sc_lv<10> > j_2_reg_372;
    sc_signal< bool > ap_sig_88;
    sc_signal< sc_lv<20> > next_mul2_fu_266_p2;
    sc_signal< sc_lv<20> > next_mul2_reg_387;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_103;
    sc_signal< sc_lv<10> > i_7_fu_278_p2;
    sc_signal< sc_lv<10> > i_7_reg_395;
    sc_signal< sc_lv<10> > j_3_fu_290_p2;
    sc_signal< sc_lv<10> > j_3_reg_403;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_114;
    sc_signal< sc_lv<1> > exitcond8_fu_284_p2;
    sc_signal< sc_lv<20> > next_mul4_fu_311_p2;
    sc_signal< sc_lv<20> > next_mul4_reg_413;
    sc_signal< sc_logic > ap_sig_cseq_ST_st11_fsm_10;
    sc_signal< bool > ap_sig_128;
    sc_signal< sc_lv<10> > i_8_fu_323_p2;
    sc_signal< sc_lv<10> > i_8_reg_421;
    sc_signal< sc_lv<10> > j_4_fu_335_p2;
    sc_signal< sc_lv<10> > j_4_reg_429;
    sc_signal< sc_logic > ap_sig_cseq_ST_st12_fsm_11;
    sc_signal< bool > ap_sig_139;
    sc_signal< sc_lv<1> > exitcond_fu_329_p2;
    sc_signal< sc_lv<20> > XXT_address0;
    sc_signal< sc_logic > XXT_ce0;
    sc_signal< sc_logic > XXT_we0;
    sc_signal< sc_lv<32> > XXT_q0;
    sc_signal< sc_lv<20> > S_address0;
    sc_signal< sc_logic > S_ce0;
    sc_signal< sc_lv<32> > S_q0;
    sc_signal< sc_logic > S_ce1;
    sc_signal< sc_lv<32> > S_q1;
    sc_signal< sc_lv<20> > U_address0;
    sc_signal< sc_logic > U_ce0;
    sc_signal< sc_lv<32> > U_q0;
    sc_signal< sc_logic > U_ce1;
    sc_signal< sc_lv<32> > U_q1;
    sc_signal< sc_lv<32> > V_q0;
    sc_signal< sc_lv<32> > V_q1;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_ap_start;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_ap_done;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_ap_idle;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_ap_ready;
    sc_signal< sc_lv<20> > grp_dut_svd_alt_fu_213_A_address0;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_A_ce0;
    sc_signal< sc_lv<20> > grp_dut_svd_alt_fu_213_S_address0;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_S_ce0;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_S_we0;
    sc_signal< sc_lv<32> > grp_dut_svd_alt_fu_213_S_d0;
    sc_signal< sc_lv<20> > grp_dut_svd_alt_fu_213_S_address1;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_S_ce1;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_S_we1;
    sc_signal< sc_lv<32> > grp_dut_svd_alt_fu_213_S_d1;
    sc_signal< sc_lv<20> > grp_dut_svd_alt_fu_213_U_address0;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_U_ce0;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_U_we0;
    sc_signal< sc_lv<32> > grp_dut_svd_alt_fu_213_U_d0;
    sc_signal< sc_lv<20> > grp_dut_svd_alt_fu_213_U_address1;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_U_ce1;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_U_we1;
    sc_signal< sc_lv<32> > grp_dut_svd_alt_fu_213_U_d1;
    sc_signal< sc_lv<20> > grp_dut_svd_alt_fu_213_V_address0;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_V_ce0;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_V_we0;
    sc_signal< sc_lv<32> > grp_dut_svd_alt_fu_213_V_d0;
    sc_signal< sc_lv<20> > grp_dut_svd_alt_fu_213_V_address1;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_V_ce1;
    sc_signal< sc_logic > grp_dut_svd_alt_fu_213_V_we1;
    sc_signal< sc_lv<32> > grp_dut_svd_alt_fu_213_V_d1;
    sc_signal< sc_lv<10> > i_reg_111;
    sc_signal< sc_lv<20> > phi_mul_reg_122;
    sc_signal< sc_lv<10> > j_reg_134;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_256;
    sc_signal< sc_lv<1> > exitcond11_fu_227_p2;
    sc_signal< sc_lv<10> > i1_reg_145;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_268;
    sc_signal< sc_lv<20> > phi_mul1_reg_156;
    sc_signal< sc_lv<10> > j2_reg_168;
    sc_signal< sc_lv<1> > exitcond9_fu_272_p2;
    sc_signal< sc_lv<10> > i3_reg_179;
    sc_signal< sc_lv<20> > phi_mul3_reg_190;
    sc_signal< sc_lv<10> > j4_reg_202;
    sc_signal< sc_lv<1> > exitcond7_fu_317_p2;
    sc_signal< sc_logic > ap_reg_grp_dut_svd_alt_fu_213_ap_start;
    sc_signal< sc_lv<64> > tmp_127_cast_fu_261_p1;
    sc_signal< sc_lv<64> > tmp_129_cast_fu_306_p1;
    sc_signal< sc_lv<64> > tmp_131_cast_fu_351_p1;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_316;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_324;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_12;
    sc_signal< bool > ap_sig_333;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_13;
    sc_signal< bool > ap_sig_341;
    sc_signal< sc_lv<20> > tmp_86_cast_fu_251_p1;
    sc_signal< sc_lv<20> > tmp_s_fu_255_p2;
    sc_signal< sc_lv<20> > tmp_88_cast_fu_296_p1;
    sc_signal< sc_lv<20> > tmp_118_fu_300_p2;
    sc_signal< sc_lv<20> > tmp_89_cast_fu_341_p1;
    sc_signal< sc_lv<20> > tmp_119_fu_345_p2;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_st1_fsm_0;
    static const sc_lv<15> ap_ST_st2_fsm_1;
    static const sc_lv<15> ap_ST_st3_fsm_2;
    static const sc_lv<15> ap_ST_st4_fsm_3;
    static const sc_lv<15> ap_ST_st5_fsm_4;
    static const sc_lv<15> ap_ST_st6_fsm_5;
    static const sc_lv<15> ap_ST_st7_fsm_6;
    static const sc_lv<15> ap_ST_st8_fsm_7;
    static const sc_lv<15> ap_ST_st9_fsm_8;
    static const sc_lv<15> ap_ST_st10_fsm_9;
    static const sc_lv<15> ap_ST_st11_fsm_10;
    static const sc_lv<15> ap_ST_st12_fsm_11;
    static const sc_lv<15> ap_ST_st13_fsm_12;
    static const sc_lv<15> ap_ST_st14_fsm_13;
    static const sc_lv<15> ap_ST_st15_fsm_14;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<20> ap_const_lv20_310;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_S_address0();
    void thread_S_ce0();
    void thread_S_ce1();
    void thread_U_address0();
    void thread_U_ce0();
    void thread_U_ce1();
    void thread_XXT_address0();
    void thread_XXT_ce0();
    void thread_XXT_we0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_103();
    void thread_ap_sig_114();
    void thread_ap_sig_128();
    void thread_ap_sig_139();
    void thread_ap_sig_256();
    void thread_ap_sig_268();
    void thread_ap_sig_30();
    void thread_ap_sig_316();
    void thread_ap_sig_324();
    void thread_ap_sig_333();
    void thread_ap_sig_341();
    void thread_ap_sig_51();
    void thread_ap_sig_63();
    void thread_ap_sig_70();
    void thread_ap_sig_80();
    void thread_ap_sig_88();
    void thread_ap_sig_cseq_ST_st10_fsm_9();
    void thread_ap_sig_cseq_ST_st11_fsm_10();
    void thread_ap_sig_cseq_ST_st12_fsm_11();
    void thread_ap_sig_cseq_ST_st13_fsm_12();
    void thread_ap_sig_cseq_ST_st14_fsm_13();
    void thread_ap_sig_cseq_ST_st15_fsm_14();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_exitcond10_fu_239_p2();
    void thread_exitcond11_fu_227_p2();
    void thread_exitcond7_fu_317_p2();
    void thread_exitcond8_fu_284_p2();
    void thread_exitcond9_fu_272_p2();
    void thread_exitcond_fu_329_p2();
    void thread_grp_dut_svd_alt_fu_213_ap_start();
    void thread_i_6_fu_233_p2();
    void thread_i_7_fu_278_p2();
    void thread_i_8_fu_323_p2();
    void thread_j_2_fu_245_p2();
    void thread_j_3_fu_290_p2();
    void thread_j_4_fu_335_p2();
    void thread_next_mul2_fu_266_p2();
    void thread_next_mul4_fu_311_p2();
    void thread_next_mul_fu_221_p2();
    void thread_strm_in_V_blk_n();
    void thread_strm_in_V_read();
    void thread_strm_out_V_blk_n();
    void thread_strm_out_V_din();
    void thread_strm_out_V_write();
    void thread_tmp_118_fu_300_p2();
    void thread_tmp_119_fu_345_p2();
    void thread_tmp_127_cast_fu_261_p1();
    void thread_tmp_129_cast_fu_306_p1();
    void thread_tmp_131_cast_fu_351_p1();
    void thread_tmp_86_cast_fu_251_p1();
    void thread_tmp_88_cast_fu_296_p1();
    void thread_tmp_89_cast_fu_341_p1();
    void thread_tmp_s_fu_255_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
