========================================
DES Implementation Testbench
Target: Artix-7 xc7a100tcsg324-1
========================================

--- ENCRYPTION TESTS ---

Test 1: Grabbe example
  Key       : 0x133457799BBCDFF1
  Plaintext : 0x0123456789ABCDEF
  Expected  : 0x85E813540F0AB405
  Got       : 0x85E813540F0AB405
  PASS

Test 2: Zero ciphertext test
  Key       : 0x0E329232EA6D0D73
  Plaintext : 0x8787878787878787
  Expected  : 0x0000000000000000
  Got       : 0x0000000000000000
  PASS

Test 3: Classic FIPS vector
  Key       : 0xFEDCBA9876543210
  Plaintext : 0x0123456789ABCDEF
  Expected  : 0xED39D950FA74BCC4
  Got       : 0xED39D950FA74BCC4
  PASS

Test 4: Classic test vector
  Key       : 0xFEDCBA9876543210
  Plaintext : 0x0123456789ABCDEF
  Expected  : 0xED39D950FA74BCC4
  Got       : 0xED39D950FA74BCC4
  PASS

--- DECRYPTION TESTS ---

Test 1: Grabbe example
  Key       : 0x133457799BBCDFF1
  Ciphertext: 0x85E813540F0AB405
  Expected  : 0x0123456789ABCDEF
  Got       : 0x0123456789ABCDEF
  PASS

Test 2: Zero ciphertext test
  Key       : 0x0E329232EA6D0D73
  Ciphertext: 0x0000000000000000
  Expected  : 0x8787878787878787
  Got       : 0x8787878787878787
  PASS

Test 3: Classic FIPS vector
  Key       : 0xFEDCBA9876543210
  Ciphertext: 0xED39D950FA74BCC4
  Expected  : 0x0123456789ABCDEF
  Got       : 0x0123456789ABCDEF
  PASS

Test 4: Classic test vector
  Key       : 0xFEDCBA9876543210
  Ciphertext: 0xED39D950FA74BCC4
  Expected  : 0x0123456789ABCDEF
  Got       : 0x0123456789ABCDEF
  PASS

--- ROUND-TRIP TEST ---
  Original  : 0xDEADBEEFCAFEBABE
  Encrypted : 0x3D702272C7C1812B
  Decrypted : 0xDEADBEEFCAFEBABE
  Round-trip PASS

========================================
Results: 9/9 tests passed
*** ALL TESTS PASSED ***
========================================

C:\02_work\PDC\PDC_Project\des_crypto\des_crypto\hls\sim\verilog>set PATH= 

C:\02_work\PDC\PDC_Project\des_crypto\des_crypto\hls\sim\verilog>call C:/AMDDesignTools/2025.2/Vivado/bin/xelab xil_defaultlib.apatb_des_encrypt_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj des_encrypt.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_21 -L floating_point_v7_0_26 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./des_encrypt_subsystem  -s des_encrypt  
Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_des_encrypt_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj des_encrypt.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_21 -L floating_point_v7_0_26 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./des_encrypt_subsystem -s des_encrypt 
Multi-threading is on. Using 26 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/des_encrypt.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_des_encrypt_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/des_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/des_encrypt_des_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_encrypt_des_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/des_encrypt_generate_subkeys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_encrypt_generate_subkeys
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/des_encrypt_sparsemux_33_4_4_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_encrypt_sparsemux_33_4_4_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/des_encrypt_sparsemux_9_2_4_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_encrypt_sparsemux_9_2_4_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/svr/svr_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/svr/svr_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/des_encrypt_subsystem/des_encrypt_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.svr_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.des_encrypt_subsystem_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.des_encrypt_generate_subkeys
Compiling module xil_defaultlib.des_encrypt_sparsemux_33_4_4_1_1...
Compiling module xil_defaultlib.des_encrypt_sparsemux_9_2_4_1_1(...
Compiling module xil_defaultlib.des_encrypt_des_core
Compiling module xil_defaultlib.des_encrypt
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.svr_if(DATA_WIDTH=64)
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_des_encrypt_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot des_encrypt

****** xsim v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Fri Feb  6 16:32:45 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/des_encrypt/xsim_script.tcl
# xsim {des_encrypt} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=des_encrypt_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {des_encrypt.tcl}
Time resolution is 1 ps
source des_encrypt.tcl
## run all
UVM_INFO C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
----------------------------------------------------------------------------------------------------------------
Name                                               Type                                   Size  Value           
----------------------------------------------------------------------------------------------------------------
uvm_test_top                                       des_encrypt_test_lib                   -     @350            
  top_env                                          des_encrypt_env                        -     @361            
    des_encrypt_virtual_sqr                        des_encrypt_virtual_sequencer          -     @467            
      rsp_export                                   uvm_analysis_export                    -     @476            
      seq_item_export                              uvm_seq_item_pull_imp                  -     @594            
      arbitration_queue                            array                                  0     -               
      lock_queue                                   array                                  0     -               
      num_last_reqs                                integral                               32    'd1             
      num_last_rsps                                integral                               32    'd1             
    env_master_svr_key                             uvm_env                                -     @395            
      m_agt                                        uvm_agent                              -     @610            
        drv                                        uvm_driver #(REQ,RSP)                  -     @758            
          rsp_port                                 uvm_analysis_port                      -     @777            
          seq_item_port                            uvm_seq_item_pull_port                 -     @767            
        mon                                        uvm_monitor                            -     @787            
          item_collect_port                        uvm_analysis_port                      -     @798            
        sqr                                        uvm_sequencer                          -     @621            
          rsp_export                               uvm_analysis_export                    -     @630            
          seq_item_export                          uvm_seq_item_pull_imp                  -     @748            
          arbitration_queue                        array                                  0     -               
          lock_queue                               array                                  0     -               
          num_last_reqs                            integral                               32    'd1             
          num_last_rsps                            integral                               32    'd1             
    env_master_svr_plaintext                       uvm_env                                -     @382            
      m_agt                                        uvm_agent                              -     @816            
        drv                                        uvm_driver #(REQ,RSP)                  -     @964            
          rsp_port                                 uvm_analysis_port                      -     @983            
          seq_item_port                            uvm_seq_item_pull_port                 -     @973            
        mon                                        uvm_monitor                            -     @993            
          item_collect_port                        uvm_analysis_port                      -     @1004           
        sqr                                        uvm_sequencer                          -     @827            
          rsp_export                               uvm_analysis_export                    -     @836            
          seq_item_export                          uvm_seq_item_pull_imp                  -     @954            
          arbitration_queue                        array                                  0     -               
          lock_queue                               array                                  0     -               
          num_last_reqs                            integral                               32    'd1             
          num_last_rsps                            integral                               32    'd1             
    env_slave_svr_ciphertext                       uvm_env                                -     @405            
      s_agt                                        uvm_agent                              -     @1022           
        drv                                        uvm_driver #(REQ,RSP)                  -     @1170           
          rsp_port                                 uvm_analysis_port                      -     @1189           
          seq_item_port                            uvm_seq_item_pull_port                 -     @1179           
        mon                                        uvm_monitor                            -     @1199           
          item_collect_port                        uvm_analysis_port                      -     @1210           
        sqr                                        uvm_sequencer                          -     @1033           
          rsp_export                               uvm_analysis_export                    -     @1042           
          seq_item_export                          uvm_seq_item_pull_imp                  -     @1160           
          arbitration_queue                        array                                  0     -               
          lock_queue                               array                                  0     -               
          num_last_reqs                            integral                               32    'd1             
          num_last_rsps                            integral                               32    'd1             
    refm                                           des_encrypt_reference_model            -     @415            
      trans_num_idx                                integral                               32    'h0             
    subsys_mon                                     des_encrypt_subsystem_monitor          -     @428            
      scbd                                         des_encrypt_scoreboard                 -     @1232           
        refm                                       des_encrypt_reference_model            -     @415            
          trans_num_idx                            integral                               32    'h0             
        TVOUT_transaction_size_queue               da(integral)                           0     -               
        file_wr_port_ciphertext_ciphertext         <unknown>                              -     @1242           
          TV_FILE                                  string                                 0     ""              
          fp                                       integral                               32    'hxxxxxxxx      
          file_open                                integral                               32    'h0             
          write_file_done                          integral                               32    'h0             
          write_section_done                       integral                               32    'h0             
          TRANSACTION_NUM                          integral                               32    'h0             
          transaction_num_idx                      integral                               32    'h0             
          TRANSACTION_DEPTH                        integral                               32    'h0             
          TRANSACTION_DEPTH_queue                  da(integral)                           0     -               
          TRANSACTION_DEPTH_queue_for_depth_check  da(integral)                           0     -               
          transaction_depth_idx                    integral                               32    'h0             
          ap_done_num_idx                          integral                               32    'h0             
          is_binary                                integral                               32    'h0             
        write_file_done_ciphertext_ciphertext      integral                               32    'h0             
        write_section_done_ciphertext_ciphertext   integral                               32    'h0             
      svr_master_key_imp                           uvm_analysis_imp_svr_master_key        -     @447            
      svr_master_plaintext_imp                     uvm_analysis_imp_svr_master_plaintext  -     @437            
      svr_slave_ciphertext_imp                     uvm_analysis_imp_svr_slave_ciphertext  -     @457            
    env_master_svr_plaintext                       uvm_env                                -     @382            
    env_master_svr_key                             uvm_env                                -     @395            
    env_slave_svr_ciphertext                       uvm_env                                -     @405            
    refm                                           des_encrypt_reference_model            -     @415            
    des_encrypt_virtual_sqr                        des_encrypt_virtual_sequencer          -     @467            
    des_encrypt_cfg                                des_encrypt_config                     -     @375            
      port_plaintext_cfg                           svr_config                             -     @376            
        svr_type                                   svr_inst_type                          32    SVR_MASTER      
        prt_type                                   svr_protocol_type                      32    AP_NONE         
        is_active                                  svr_active_passive_enum                1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                   1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                      32    NORMAL          
        clatency                                   svr_latency                            -     @377            
          transfer_latency                         integral                               32    'h0             
      port_key_cfg                                 svr_config                             -     @378            
        svr_type                                   svr_inst_type                          32    SVR_MASTER      
        prt_type                                   svr_protocol_type                      32    AP_NONE         
        is_active                                  svr_active_passive_enum                1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                   1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                      32    NORMAL          
        clatency                                   svr_latency                            -     @379            
          transfer_latency                         integral                               32    'h0             
      port_ciphertext_cfg                          svr_config                             -     @380            
        svr_type                                   svr_inst_type                          32    SVR_SLAVE       
        prt_type                                   svr_protocol_type                      32    AP_VLD          
        is_active                                  svr_active_passive_enum                1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                   1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                      32    NORMAL          
        clatency                                   svr_latency                            -     @381            
          transfer_latency                         integral                               32    'h0             
      check_ena                                    integral                               32    'h0             
      cover_ena                                    integral                               32    'h0             
----------------------------------------------------------------------------------------------------------------

UVM_INFO C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "125000"
// RTL Simulation : 1 / 5 [100.00%] @ "325000"
// RTL Simulation : 2 / 5 [100.00%] @ "495000"
// RTL Simulation : 3 / 5 [100.00%] @ "665000"
// RTL Simulation : 4 / 5 [100.00%] @ "835000"
// RTL Simulation : 5 / 5 [100.00%] @ "1005000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1075 ns : File "C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
## quit
INFO: [Common 17-206] Exiting xsim at Fri Feb  6 16:32:49 2026...
========================================
DES Implementation Testbench
Target: Artix-7 xc7a100tcsg324-1
========================================

--- ENCRYPTION TESTS ---

Test 1: Grabbe example
  Key       : 0x133457799BBCDFF1
  Plaintext : 0x0123456789ABCDEF
  Expected  : 0x85E813540F0AB405
  Got       : 0x85E813540F0AB405
  PASS

Test 2: Zero ciphertext test
  Key       : 0x0E329232EA6D0D73
  Plaintext : 0x8787878787878787
  Expected  : 0x0000000000000000
  Got       : 0x0000000000000000
  PASS

Test 3: Classic FIPS vector
  Key       : 0xFEDCBA9876543210
  Plaintext : 0x0123456789ABCDEF
  Expected  : 0xED39D950FA74BCC4
  Got       : 0xED39D950FA74BCC4
  PASS

Test 4: Classic test vector
  Key       : 0xFEDCBA9876543210
  Plaintext : 0x0123456789ABCDEF
  Expected  : 0xED39D950FA74BCC4
  Got       : 0xED39D950FA74BCC4
  PASS

--- DECRYPTION TESTS ---

Test 1: Grabbe example
  Key       : 0x133457799BBCDFF1
  Ciphertext: 0x85E813540F0AB405
  Expected  : 0x0123456789ABCDEF
  Got       : 0x0123456789ABCDEF
  PASS

Test 2: Zero ciphertext test
  Key       : 0x0E329232EA6D0D73
  Ciphertext: 0x0000000000000000
  Expected  : 0x8787878787878787
  Got       : 0x8787878787878787
  PASS

Test 3: Classic FIPS vector
  Key       : 0xFEDCBA9876543210
  Ciphertext: 0xED39D950FA74BCC4
  Expected  : 0x0123456789ABCDEF
  Got       : 0x0123456789ABCDEF
  PASS

Test 4: Classic test vector
  Key       : 0xFEDCBA9876543210
  Ciphertext: 0xED39D950FA74BCC4
  Expected  : 0x0123456789ABCDEF
  Got       : 0x0123456789ABCDEF
  PASS

--- ROUND-TRIP TEST ---
  Original  : 0xDEADBEEFCAFEBABE
  Encrypted : 0x3D702272C7C1812B
  Decrypted : 0xDEADBEEFCAFEBABE
  Round-trip PASS

========================================
Results: 9/9 tests passed
*** ALL TESTS PASSED ***
========================================
