<stg><name>reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > ></name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="18" op_1_bw="17" op_2_bw="17" op_3_bw="17" op_4_bw="17" op_5_bw="17" op_6_bw="17" op_7_bw="17" op_8_bw="17" op_9_bw="17" op_10_bw="17" op_11_bw="17" op_12_bw="17" op_13_bw="5">
<![CDATA[
_ifconv:0  %p_Val2_s = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %x_0_V, i17* %x_1_V, i17* %x_2_V, i17* %x_3_V, i17* %x_4_V, i17* %x_5_V, i17* %x_6_V, i17* %x_7_V, i17* %x_8_V, i17* %x_9_V, i17* %x_10_V, i17* %x_11_V, i5 0)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="4" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="18" op_0_bw="18" op_1_bw="17" op_2_bw="17" op_3_bw="17" op_4_bw="17" op_5_bw="17" op_6_bw="17" op_7_bw="17" op_8_bw="17" op_9_bw="17" op_10_bw="17" op_11_bw="17" op_12_bw="17" op_13_bw="5">
<![CDATA[
_ifconv:1  %p_Val2_25 = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %x_0_V, i17* %x_1_V, i17* %x_2_V, i17* %x_3_V, i17* %x_4_V, i17* %x_5_V, i17* %x_6_V, i17* %x_7_V, i17* %x_8_V, i17* %x_9_V, i17* %x_10_V, i17* %x_11_V, i5 4)

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:2  %lhs_V = sext i18 %p_Val2_s to i19

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:3  %rhs_V = sext i18 %p_Val2_25 to i19

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:4  %ret_V = add nsw i19 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ifconv:5  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:6  %p_Val2_27 = add i18 %p_Val2_25, %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ifconv:7  %p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_27, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %xor_ln786 = xor i1 %p_Result_18, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %underflow = and i1 %p_Result_s, %xor_ln786

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %xor_ln340_29 = xor i1 %p_Result_s, %p_Result_18

]]></Node>
<StgValue><ssdm name="xor_ln340_29"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %xor_ln340 = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %or_ln340 = or i1 %p_Result_18, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:13  %select_ln340 = select i1 %xor_ln340_29, i18 131071, i18 %p_Val2_27

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:14  %select_ln388 = select i1 %underflow, i18 -131072, i18 %p_Val2_27

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:15  %p_Val2_38 = select i1 %or_ln340, i18 %select_ln340, i18 %select_ln388

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:16  %x_8_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_8_V)

]]></Node>
<StgValue><ssdm name="x_8_V_read"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:17  %p_Val2_28 = zext i17 %x_8_V_read to i18

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:18  %x_9_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_9_V)

]]></Node>
<StgValue><ssdm name="x_9_V_read"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:19  %p_Val2_29 = zext i17 %x_9_V_read to i18

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:20  %p_Val2_30 = add i18 %p_Val2_29, %p_Val2_28

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ifconv:21  %p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_30, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:22  %p_Val2_34 = select i1 %p_Result_19, i18 131071, i18 %p_Val2_30

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:23  %x_10_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_10_V)

]]></Node>
<StgValue><ssdm name="x_10_V_read"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:24  %p_Val2_31 = zext i17 %x_10_V_read to i18

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:25  %x_11_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_11_V)

]]></Node>
<StgValue><ssdm name="x_11_V_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="17">
<![CDATA[
_ifconv:26  %p_Val2_32 = zext i17 %x_11_V_read to i18

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:27  %p_Val2_33 = add i18 %p_Val2_32, %p_Val2_31

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ifconv:28  %p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_33, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:29  %p_Val2_35 = select i1 %p_Result_20, i18 131071, i18 %p_Val2_33

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:30  %lhs_V_3 = sext i18 %p_Val2_34 to i19

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:31  %rhs_V_3 = sext i18 %p_Val2_35 to i19

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:32  %ret_V_3 = add nsw i19 %lhs_V_3, %rhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ifconv:33  %p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_3, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:34  %p_Val2_37 = add i18 %p_Val2_35, %p_Val2_34

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ifconv:35  %p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_37, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %xor_ln786_12 = xor i1 %p_Result_22, true

]]></Node>
<StgValue><ssdm name="xor_ln786_12"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %underflow_3 = and i1 %p_Result_21, %xor_ln786_12

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %xor_ln340_30 = xor i1 %p_Result_21, %p_Result_22

]]></Node>
<StgValue><ssdm name="xor_ln340_30"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %xor_ln340_12 = xor i1 %p_Result_21, true

]]></Node>
<StgValue><ssdm name="xor_ln340_12"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %or_ln340_14 = or i1 %p_Result_22, %xor_ln340_12

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:41  %select_ln340_12 = select i1 %xor_ln340_30, i18 131071, i18 %p_Val2_37

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:42  %select_ln388_12 = select i1 %underflow_3, i18 -131072, i18 %p_Val2_37

]]></Node>
<StgValue><ssdm name="select_ln388_12"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:43  %p_Val2_39 = select i1 %or_ln340_14, i18 %select_ln340_12, i18 %select_ln388_12

]]></Node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:44  %lhs_V_4 = sext i18 %p_Val2_38 to i19

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="19" op_0_bw="18">
<![CDATA[
_ifconv:45  %rhs_V_4 = sext i18 %p_Val2_39 to i19

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:46  %ret_V_4 = add nsw i19 %lhs_V_4, %rhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ifconv:47  %p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_4, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:48  %p_Val2_41 = add i18 %p_Val2_39, %p_Val2_38

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ifconv:49  %p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_41, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %xor_ln786_13 = xor i1 %p_Result_24, true

]]></Node>
<StgValue><ssdm name="xor_ln786_13"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %underflow_4 = and i1 %p_Result_23, %xor_ln786_13

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %xor_ln340_31 = xor i1 %p_Result_23, %p_Result_24

]]></Node>
<StgValue><ssdm name="xor_ln340_31"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53  %xor_ln340_13 = xor i1 %p_Result_23, true

]]></Node>
<StgValue><ssdm name="xor_ln340_13"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:54  %or_ln340_15 = or i1 %p_Result_24, %xor_ln340_13

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:55  %select_ln340_13 = select i1 %xor_ln340_31, i18 131071, i18 %p_Val2_41

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:56  %select_ln388_13 = select i1 %underflow_4, i18 -131072, i18 %p_Val2_41

]]></Node>
<StgValue><ssdm name="select_ln388_13"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:57  %select_ln340_33 = select i1 %or_ln340_15, i18 %select_ln340_13, i18 %select_ln388_13

]]></Node>
<StgValue><ssdm name="select_ln340_33"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="18">
<![CDATA[
_ifconv:58  ret i18 %select_ln340_33

]]></Node>
<StgValue><ssdm name="ret_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
