{
    "micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adder_hard_block.v",
        "max_rss(MiB)": 66.1,
        "exec_time(ms)": 139,
        "elaboration_time(ms)": 49.4,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 49.7,
        "Pi": 5,
        "Po": 3,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Total Node": 8
    },
    "micro/adder_hard_block/k6_N10_40nm": {
        "test_name": "micro/adder_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "adder_hard_block.v",
        "max_rss(MiB)": 48.9,
        "exec_time(ms)": 56.7,
        "elaboration_time(ms)": 47,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 47.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/adder_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "micro/adder_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "adder_hard_block.v",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 137.3,
        "elaboration_time(ms)": 51.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 51.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/adder_hard_block/no_arch": {
        "test_name": "micro/adder_hard_block/no_arch",
        "verilog": "adder_hard_block.v",
        "max_rss(MiB)": 45.7,
        "exec_time(ms)": 51.9,
        "elaboration_time(ms)": 48.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 48.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 10,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_add_lpm.v",
        "max_rss(MiB)": 64.5,
        "exec_time(ms)": 121,
        "elaboration_time(ms)": 39.6,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.8,
        "Pi": 4,
        "Po": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_add_lpm.v",
        "max_rss(MiB)": 47.3,
        "exec_time(ms)": 50.3,
        "elaboration_time(ms)": 40.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 40.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_add_lpm.v",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 121.3,
        "elaboration_time(ms)": 35.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 35.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/no_arch": {
        "test_name": "micro/bm_add_lpm/no_arch",
        "verilog": "bm_add_lpm.v",
        "max_rss(MiB)": 44.3,
        "exec_time(ms)": 61.4,
        "elaboration_time(ms)": 58,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 58.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_and_log.v",
        "max_rss(MiB)": 78.2,
        "exec_time(ms)": 146.4,
        "elaboration_time(ms)": 56.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 56.6,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/k6_N10_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_and_log.v",
        "max_rss(MiB)": 60.8,
        "exec_time(ms)": 66.8,
        "elaboration_time(ms)": 55.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 56.1,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_and_log.v",
        "max_rss(MiB)": 77.5,
        "exec_time(ms)": 133.2,
        "elaboration_time(ms)": 48.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 48.4,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/no_arch": {
        "test_name": "micro/bm_and_log/no_arch",
        "verilog": "bm_and_log.v",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 62.6,
        "elaboration_time(ms)": 58.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 59.3,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_arithmetic_unused_bits.v",
        "max_rss(MiB)": 114.4,
        "exec_time(ms)": 323.7,
        "elaboration_time(ms)": 227.2,
        "optimization_time(ms)": 2.5,
        "techmap_time(ms)": 4.3,
        "synthesis_time(ms)": 234,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 88,
        "latch": 144,
        "Adder": 184,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 36,
        "Average Path": 4,
        "Estimated LUTs": 88,
        "Total Node": 421
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_arithmetic_unused_bits.v",
        "max_rss(MiB)": 137.4,
        "exec_time(ms)": 393.8,
        "elaboration_time(ms)": 221.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 140.2,
        "synthesis_time(ms)": 361.9,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3736,
        "latch": 144,
        "generic logic size": 6,
        "Longest Path": 65,
        "Average Path": 4,
        "Estimated LUTs": 3736,
        "Total Node": 3881
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_arithmetic_unused_bits.v",
        "max_rss(MiB)": 114.2,
        "exec_time(ms)": 298.7,
        "elaboration_time(ms)": 206.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 7.3,
        "synthesis_time(ms)": 214,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 352,
        "latch": 144,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 4,
        "Estimated LUTs": 352,
        "Total Node": 501
    },
    "micro/bm_arithmetic_unused_bits/no_arch": {
        "test_name": "micro/bm_arithmetic_unused_bits/no_arch",
        "verilog": "bm_arithmetic_unused_bits.v",
        "max_rss(MiB)": 135.9,
        "exec_time(ms)": 379.2,
        "elaboration_time(ms)": 211.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 144.3,
        "synthesis_time(ms)": 355.9,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3736,
        "latch": 144,
        "Longest Path": 65,
        "Average Path": 4,
        "Estimated LUTs": 3736,
        "Total Node": 3881
    },
    "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 94.8,
        "exec_time(ms)": 216.8,
        "elaboration_time(ms)": 126.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.8,
        "synthesis_time(ms)": 127.8,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "micro/bm_base_multiply/k6_N10_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 80.3,
        "exec_time(ms)": 146.4,
        "elaboration_time(ms)": 127.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8.3,
        "synthesis_time(ms)": 135.6,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "micro/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 93.9,
        "exec_time(ms)": 204.8,
        "elaboration_time(ms)": 129,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 129.8,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "micro/bm_base_multiply/no_arch": {
        "test_name": "micro/bm_base_multiply/no_arch",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 77.5,
        "exec_time(ms)": 141,
        "elaboration_time(ms)": 125,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 9.5,
        "synthesis_time(ms)": 134.5,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag1_log.v",
        "max_rss(MiB)": 66.6,
        "exec_time(ms)": 164.2,
        "elaboration_time(ms)": 75.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 75.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag1_log.v",
        "max_rss(MiB)": 49.2,
        "exec_time(ms)": 62.9,
        "elaboration_time(ms)": 53.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 53.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag1_log.v",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 133.2,
        "elaboration_time(ms)": 48.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 48.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag1_log_mod.v",
        "max_rss(MiB)": 69.6,
        "exec_time(ms)": 157,
        "elaboration_time(ms)": 79.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 79.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag1_log_mod.v",
        "max_rss(MiB)": 52.6,
        "exec_time(ms)": 100.4,
        "elaboration_time(ms)": 91,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 91.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag1_log_mod.v",
        "max_rss(MiB)": 69.1,
        "exec_time(ms)": 193.9,
        "elaboration_time(ms)": 104.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 105,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log_mod/no_arch": {
        "test_name": "micro/bm_dag1_log_mod/no_arch",
        "verilog": "bm_dag1_log_mod.v",
        "max_rss(MiB)": 49.2,
        "exec_time(ms)": 98.6,
        "elaboration_time(ms)": 95,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 95.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log/no_arch": {
        "test_name": "micro/bm_dag1_log/no_arch",
        "verilog": "bm_dag1_log.v",
        "max_rss(MiB)": 45.9,
        "exec_time(ms)": 52.2,
        "elaboration_time(ms)": 49.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 49.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag1_lpm.v",
        "max_rss(MiB)": 66.2,
        "exec_time(ms)": 114.5,
        "elaboration_time(ms)": 46.3,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 46.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag1_lpm.v",
        "max_rss(MiB)": 49,
        "exec_time(ms)": 54.9,
        "elaboration_time(ms)": 45.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 46.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag1_lpm.v",
        "max_rss(MiB)": 65.3,
        "exec_time(ms)": 128.7,
        "elaboration_time(ms)": 45.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 45.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/no_arch": {
        "test_name": "micro/bm_dag1_lpm/no_arch",
        "verilog": "bm_dag1_lpm.v",
        "max_rss(MiB)": 45.9,
        "exec_time(ms)": 61.3,
        "elaboration_time(ms)": 58.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 58.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag1_mod.v",
        "max_rss(MiB)": 69.9,
        "exec_time(ms)": 183,
        "elaboration_time(ms)": 91.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 92.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag1_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag1_mod.v",
        "max_rss(MiB)": 52.6,
        "exec_time(ms)": 102.9,
        "elaboration_time(ms)": 92.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 93.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag1_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag1_mod.v",
        "max_rss(MiB)": 69.2,
        "exec_time(ms)": 181,
        "elaboration_time(ms)": 89.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 90.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag1_mod/no_arch": {
        "test_name": "micro/bm_dag1_mod/no_arch",
        "verilog": "bm_dag1_mod.v",
        "max_rss(MiB)": 49.5,
        "exec_time(ms)": 107.5,
        "elaboration_time(ms)": 103.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 104.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag2_log.v",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 148.5,
        "elaboration_time(ms)": 55.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 55.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag2_log.v",
        "max_rss(MiB)": 49.3,
        "exec_time(ms)": 68.2,
        "elaboration_time(ms)": 57.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 57.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag2_log.v",
        "max_rss(MiB)": 65.6,
        "exec_time(ms)": 133.7,
        "elaboration_time(ms)": 45.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 45.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag2_log_mod.v",
        "max_rss(MiB)": 67.6,
        "exec_time(ms)": 147.5,
        "elaboration_time(ms)": 71.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 71.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag2_log_mod.v",
        "max_rss(MiB)": 50.4,
        "exec_time(ms)": 73.7,
        "elaboration_time(ms)": 63.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 64.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag2_log_mod.v",
        "max_rss(MiB)": 67.1,
        "exec_time(ms)": 143.3,
        "elaboration_time(ms)": 60.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 60.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/no_arch": {
        "test_name": "micro/bm_dag2_log_mod/no_arch",
        "verilog": "bm_dag2_log_mod.v",
        "max_rss(MiB)": 47.4,
        "exec_time(ms)": 72.6,
        "elaboration_time(ms)": 69.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 69.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log/no_arch": {
        "test_name": "micro/bm_dag2_log/no_arch",
        "verilog": "bm_dag2_log.v",
        "max_rss(MiB)": 46.3,
        "exec_time(ms)": 49.6,
        "elaboration_time(ms)": 46.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 46.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag2_lpm.v",
        "max_rss(MiB)": 66,
        "exec_time(ms)": 123.5,
        "elaboration_time(ms)": 36.3,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 36.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag2_lpm.v",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 81.8,
        "elaboration_time(ms)": 71.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 72.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag2_lpm.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 113.9,
        "elaboration_time(ms)": 36,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 36.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/no_arch": {
        "test_name": "micro/bm_dag2_lpm/no_arch",
        "verilog": "bm_dag2_lpm.v",
        "max_rss(MiB)": 45.7,
        "exec_time(ms)": 35.1,
        "elaboration_time(ms)": 31.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 32.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag2_mod.v",
        "max_rss(MiB)": 67.6,
        "exec_time(ms)": 160.6,
        "elaboration_time(ms)": 69.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 69.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag2_mod.v",
        "max_rss(MiB)": 50.4,
        "exec_time(ms)": 77.4,
        "elaboration_time(ms)": 67.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 67.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag2_mod.v",
        "max_rss(MiB)": 66.9,
        "exec_time(ms)": 159.9,
        "elaboration_time(ms)": 72.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 72.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/no_arch": {
        "test_name": "micro/bm_dag2_mod/no_arch",
        "verilog": "bm_dag2_mod.v",
        "max_rss(MiB)": 47.3,
        "exec_time(ms)": 73.3,
        "elaboration_time(ms)": 69.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 70.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_log.v",
        "max_rss(MiB)": 67.4,
        "exec_time(ms)": 139.8,
        "elaboration_time(ms)": 50.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 50.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_log.v",
        "max_rss(MiB)": 50.1,
        "exec_time(ms)": 62.3,
        "elaboration_time(ms)": 52.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 52.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_log.v",
        "max_rss(MiB)": 66.3,
        "exec_time(ms)": 127.2,
        "elaboration_time(ms)": 48.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 48.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_log_mod.v",
        "max_rss(MiB)": 70.7,
        "exec_time(ms)": 201.6,
        "elaboration_time(ms)": 112.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1,
        "synthesis_time(ms)": 113.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_log_mod.v",
        "max_rss(MiB)": 53.4,
        "exec_time(ms)": 121.8,
        "elaboration_time(ms)": 111.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 112.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_log_mod.v",
        "max_rss(MiB)": 69.9,
        "exec_time(ms)": 215.7,
        "elaboration_time(ms)": 141.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 142.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_log_mod/no_arch",
        "verilog": "bm_dag3_log_mod.v",
        "max_rss(MiB)": 51,
        "exec_time(ms)": 149.2,
        "elaboration_time(ms)": 144.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 146,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log/no_arch": {
        "test_name": "micro/bm_dag3_log/no_arch",
        "verilog": "bm_dag3_log.v",
        "max_rss(MiB)": 47.1,
        "exec_time(ms)": 50.9,
        "elaboration_time(ms)": 47.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 48.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm.v",
        "max_rss(MiB)": 66.3,
        "exec_time(ms)": 124.7,
        "elaboration_time(ms)": 45.8,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 46.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 21,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_lpm.v",
        "max_rss(MiB)": 49,
        "exec_time(ms)": 71.4,
        "elaboration_time(ms)": 60.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 61,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm.v",
        "max_rss(MiB)": 65.3,
        "exec_time(ms)": 135.6,
        "elaboration_time(ms)": 56.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 57.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_log.v",
        "max_rss(MiB)": 68.5,
        "exec_time(ms)": 142.6,
        "elaboration_time(ms)": 53.2,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 53.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 16,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_lpm_log.v",
        "max_rss(MiB)": 51.3,
        "exec_time(ms)": 77,
        "elaboration_time(ms)": 66.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 67.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 22,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_log.v",
        "max_rss(MiB)": 67.8,
        "exec_time(ms)": 133.4,
        "elaboration_time(ms)": 49.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 50.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 22,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_log_mod.v",
        "max_rss(MiB)": 71.5,
        "exec_time(ms)": 199.2,
        "elaboration_time(ms)": 108,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 109.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 37,
        "latch": 12,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 37,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_lpm_log_mod.v",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 121.2,
        "elaboration_time(ms)": 110.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 111.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 53
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_log_mod.v",
        "max_rss(MiB)": 70.5,
        "exec_time(ms)": 188.9,
        "elaboration_time(ms)": 111.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 112.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 53
    },
    "micro/bm_dag3_lpm_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log_mod/no_arch",
        "verilog": "bm_dag3_lpm_log_mod.v",
        "max_rss(MiB)": 51.5,
        "exec_time(ms)": 123,
        "elaboration_time(ms)": 118.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 119.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 53
    },
    "micro/bm_dag3_lpm_log/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log/no_arch",
        "verilog": "bm_dag3_lpm_log.v",
        "max_rss(MiB)": 48,
        "exec_time(ms)": 54,
        "elaboration_time(ms)": 50.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 50.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 22,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_mod.v",
        "max_rss(MiB)": 69.5,
        "exec_time(ms)": 214.7,
        "elaboration_time(ms)": 122.5,
        "optimization_time(ms)": 0.8,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 124,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 14,
        "Adder": 45,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 71
    },
    "micro/bm_dag3_lpm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_lpm_mod.v",
        "max_rss(MiB)": 52.5,
        "exec_time(ms)": 118.7,
        "elaboration_time(ms)": 107.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 108.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_mod.v",
        "max_rss(MiB)": 68.8,
        "exec_time(ms)": 186.8,
        "elaboration_time(ms)": 116.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 117.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_mod/no_arch",
        "verilog": "bm_dag3_lpm_mod.v",
        "max_rss(MiB)": 49.9,
        "exec_time(ms)": 118.1,
        "elaboration_time(ms)": 113.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.3,
        "synthesis_time(ms)": 114.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 14,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm/no_arch": {
        "test_name": "micro/bm_dag3_lpm/no_arch",
        "verilog": "bm_dag3_lpm.v",
        "max_rss(MiB)": 45.9,
        "exec_time(ms)": 44.8,
        "elaboration_time(ms)": 41.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 41.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_mod.v",
        "max_rss(MiB)": 70.1,
        "exec_time(ms)": 235.4,
        "elaboration_time(ms)": 149.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 150.8,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag3_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_mod.v",
        "max_rss(MiB)": 52.8,
        "exec_time(ms)": 146.9,
        "elaboration_time(ms)": 136.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1,
        "synthesis_time(ms)": 137.1,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag3_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_mod.v",
        "max_rss(MiB)": 69.2,
        "exec_time(ms)": 229.8,
        "elaboration_time(ms)": 144.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 145.3,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag3_mod/no_arch": {
        "test_name": "micro/bm_dag3_mod/no_arch",
        "verilog": "bm_dag3_mod.v",
        "max_rss(MiB)": 50.2,
        "exec_time(ms)": 138.8,
        "elaboration_time(ms)": 134.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 135.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag4_mod.v",
        "max_rss(MiB)": 69.9,
        "exec_time(ms)": 213.5,
        "elaboration_time(ms)": 123,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 123.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag4_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag4_mod.v",
        "max_rss(MiB)": 52.6,
        "exec_time(ms)": 106.8,
        "elaboration_time(ms)": 96.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 96.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag4_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag4_mod.v",
        "max_rss(MiB)": 68.9,
        "exec_time(ms)": 178.6,
        "elaboration_time(ms)": 92.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 93.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag4_mod/no_arch": {
        "test_name": "micro/bm_dag4_mod/no_arch",
        "verilog": "bm_dag4_mod.v",
        "max_rss(MiB)": 49.7,
        "exec_time(ms)": 119,
        "elaboration_time(ms)": 115.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 116,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_16_1_mux.v",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 165.7,
        "elaboration_time(ms)": 81.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 82.4,
        "Pi": 20,
        "Po": 1,
        "logic element": 29,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_16_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_16_1_mux.v",
        "max_rss(MiB)": 49.5,
        "exec_time(ms)": 106.4,
        "elaboration_time(ms)": 96,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 96.6,
        "Pi": 20,
        "Po": 1,
        "logic element": 29,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_16_1_mux.v",
        "max_rss(MiB)": 66,
        "exec_time(ms)": 154.8,
        "elaboration_time(ms)": 76,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 76.7,
        "Pi": 20,
        "Po": 1,
        "logic element": 29,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_16_1_mux/no_arch": {
        "test_name": "micro/bm_DL_16_1_mux/no_arch",
        "verilog": "bm_DL_16_1_mux.v",
        "max_rss(MiB)": 46.6,
        "exec_time(ms)": 82.3,
        "elaboration_time(ms)": 78.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 79.4,
        "Pi": 20,
        "Po": 1,
        "logic element": 29,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_2_1_mux.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 131.1,
        "elaboration_time(ms)": 42.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.2,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_2_1_mux.v",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 51.8,
        "elaboration_time(ms)": 43.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.6,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_2_1_mux.v",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 123.1,
        "elaboration_time(ms)": 36.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 36.3,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_1_mux/no_arch": {
        "test_name": "micro/bm_DL_2_1_mux/no_arch",
        "verilog": "bm_DL_2_1_mux.v",
        "max_rss(MiB)": 43.8,
        "exec_time(ms)": 61.7,
        "elaboration_time(ms)": 59.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 59.3,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_2_4_encoder.v",
        "max_rss(MiB)": 68.7,
        "exec_time(ms)": 143.3,
        "elaboration_time(ms)": 56.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 57,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_2_4_encoder.v",
        "max_rss(MiB)": 51,
        "exec_time(ms)": 82.4,
        "elaboration_time(ms)": 71.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 72.2,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_2_4_encoder.v",
        "max_rss(MiB)": 67.7,
        "exec_time(ms)": 136.1,
        "elaboration_time(ms)": 53.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 53.8,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/no_arch": {
        "test_name": "micro/bm_DL_2_4_encoder/no_arch",
        "verilog": "bm_DL_2_4_encoder.v",
        "max_rss(MiB)": 48.2,
        "exec_time(ms)": 64.7,
        "elaboration_time(ms)": 61.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 61.7,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_2_cascaded_flip_flops.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 132.7,
        "elaboration_time(ms)": 41.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_2_cascaded_flip_flops.v",
        "max_rss(MiB)": 47,
        "exec_time(ms)": 50.6,
        "elaboration_time(ms)": 40.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.7,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_2_cascaded_flip_flops.v",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 123.2,
        "elaboration_time(ms)": 34.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/no_arch": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/no_arch",
        "verilog": "bm_DL_2_cascaded_flip_flops.v",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 54.8,
        "elaboration_time(ms)": 51.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 52,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_4_16_encoder.v",
        "max_rss(MiB)": 70.8,
        "exec_time(ms)": 189.2,
        "elaboration_time(ms)": 99.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.6,
        "synthesis_time(ms)": 100.8,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_16_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_4_16_encoder.v",
        "max_rss(MiB)": 53.3,
        "exec_time(ms)": 109.5,
        "elaboration_time(ms)": 97.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2,
        "synthesis_time(ms)": 99.1,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_4_16_encoder.v",
        "max_rss(MiB)": 69.9,
        "exec_time(ms)": 193.6,
        "elaboration_time(ms)": 102.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.9,
        "synthesis_time(ms)": 104.6,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_16_encoder/no_arch": {
        "test_name": "micro/bm_DL_4_16_encoder/no_arch",
        "verilog": "bm_DL_4_16_encoder.v",
        "max_rss(MiB)": 50.3,
        "exec_time(ms)": 112.1,
        "elaboration_time(ms)": 106.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2,
        "synthesis_time(ms)": 108.5,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_4_1_mux.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 110.8,
        "elaboration_time(ms)": 34.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 34.3,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_4_1_mux.v",
        "max_rss(MiB)": 47,
        "exec_time(ms)": 38.4,
        "elaboration_time(ms)": 28.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 28.8,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_4_1_mux.v",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 134,
        "elaboration_time(ms)": 45.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.7,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_1_mux/no_arch": {
        "test_name": "micro/bm_DL_4_1_mux/no_arch",
        "verilog": "bm_DL_4_1_mux.v",
        "max_rss(MiB)": 43.9,
        "exec_time(ms)": 70.8,
        "elaboration_time(ms)": 67.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 67.9,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_4_bit_comparator.v",
        "max_rss(MiB)": 68.1,
        "exec_time(ms)": 144.7,
        "elaboration_time(ms)": 52.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 52.7,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_4_bit_comparator.v",
        "max_rss(MiB)": 50.8,
        "exec_time(ms)": 65.9,
        "elaboration_time(ms)": 55.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 55.9,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_4_bit_comparator.v",
        "max_rss(MiB)": 67.2,
        "exec_time(ms)": 126.2,
        "elaboration_time(ms)": 46.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 47,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_comparator/no_arch": {
        "test_name": "micro/bm_DL_4_bit_comparator/no_arch",
        "verilog": "bm_DL_4_bit_comparator.v",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 56.5,
        "elaboration_time(ms)": 52.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 53.1,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_4_bit_shift_register.v",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 150,
        "elaboration_time(ms)": 54.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 54.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_4_bit_shift_register.v",
        "max_rss(MiB)": 47.8,
        "exec_time(ms)": 68.3,
        "elaboration_time(ms)": 57.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 58.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_4_bit_shift_register.v",
        "max_rss(MiB)": 64.4,
        "exec_time(ms)": 141.7,
        "elaboration_time(ms)": 58.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 58.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_4_bit_shift_register/no_arch": {
        "test_name": "micro/bm_DL_4_bit_shift_register/no_arch",
        "verilog": "bm_DL_4_bit_shift_register.v",
        "max_rss(MiB)": 45,
        "exec_time(ms)": 61.8,
        "elaboration_time(ms)": 58.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 58.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_74381_ALU.v",
        "max_rss(MiB)": 79.2,
        "exec_time(ms)": 180.5,
        "elaboration_time(ms)": 93.9,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 1.3,
        "synthesis_time(ms)": 95.5,
        "Pi": 11,
        "Po": 4,
        "logic element": 87,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 87,
        "Total Node": 102
    },
    "micro/bm_DL_74381_ALU/k6_N10_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_74381_ALU.v",
        "max_rss(MiB)": 62.1,
        "exec_time(ms)": 105.1,
        "elaboration_time(ms)": 93.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 94.9,
        "Pi": 11,
        "Po": 4,
        "logic element": 108,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 108,
        "Total Node": 108
    },
    "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_74381_ALU.v",
        "max_rss(MiB)": 78.3,
        "exec_time(ms)": 166.6,
        "elaboration_time(ms)": 77.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1,
        "synthesis_time(ms)": 78.3,
        "Pi": 11,
        "Po": 4,
        "logic element": 108,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 108,
        "Total Node": 108
    },
    "micro/bm_DL_74381_ALU/no_arch": {
        "test_name": "micro/bm_DL_74381_ALU/no_arch",
        "verilog": "bm_DL_74381_ALU.v",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 98.6,
        "elaboration_time(ms)": 93.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2,
        "synthesis_time(ms)": 95.5,
        "Pi": 11,
        "Po": 4,
        "logic element": 108,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 108,
        "Total Node": 108
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_BCD_7_segment_without_x.v",
        "max_rss(MiB)": 76.7,
        "exec_time(ms)": 170.6,
        "elaboration_time(ms)": 74.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 75.6,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_BCD_7_segment_without_x.v",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 113.5,
        "elaboration_time(ms)": 102.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 103.4,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_BCD_7_segment_without_x.v",
        "max_rss(MiB)": 75.9,
        "exec_time(ms)": 176.4,
        "elaboration_time(ms)": 82.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 83.9,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_7_segment_without_x/no_arch": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/no_arch",
        "verilog": "bm_DL_BCD_7_segment_without_x.v",
        "max_rss(MiB)": 56.7,
        "exec_time(ms)": 103.4,
        "elaboration_time(ms)": 91.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.3,
        "synthesis_time(ms)": 93.1,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_BCD_adder.v",
        "max_rss(MiB)": 80.9,
        "exec_time(ms)": 214.7,
        "elaboration_time(ms)": 122.9,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 1,
        "synthesis_time(ms)": 124.4,
        "Pi": 9,
        "Po": 10,
        "logic element": 15,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 32
    },
    "micro/bm_DL_BCD_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_BCD_adder.v",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 89.6,
        "elaboration_time(ms)": 77.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.1,
        "synthesis_time(ms)": 79.5,
        "Pi": 9,
        "Po": 10,
        "logic element": 40,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 40
    },
    "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_BCD_adder.v",
        "max_rss(MiB)": 79.9,
        "exec_time(ms)": 163.3,
        "elaboration_time(ms)": 79.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.7,
        "synthesis_time(ms)": 81,
        "Pi": 9,
        "Po": 10,
        "logic element": 40,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 40
    },
    "micro/bm_DL_BCD_adder/no_arch": {
        "test_name": "micro/bm_DL_BCD_adder/no_arch",
        "verilog": "bm_DL_BCD_adder.v",
        "max_rss(MiB)": 60.7,
        "exec_time(ms)": 83.1,
        "elaboration_time(ms)": 78.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 79.7,
        "Pi": 9,
        "Po": 10,
        "logic element": 40,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 40
    },
    "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_behavioural_full_adder.v",
        "max_rss(MiB)": 65.3,
        "exec_time(ms)": 157.6,
        "elaboration_time(ms)": 52.6,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 52.9,
        "Pi": 3,
        "Po": 2,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_behavioural_full_adder.v",
        "max_rss(MiB)": 48,
        "exec_time(ms)": 62.6,
        "elaboration_time(ms)": 51.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 51.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_behavioural_full_adder.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 146.5,
        "elaboration_time(ms)": 49.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 49.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/no_arch": {
        "test_name": "micro/bm_DL_behavioural_full_adder/no_arch",
        "verilog": "bm_DL_behavioural_full_adder.v",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 57.9,
        "elaboration_time(ms)": 54,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 54.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_Dff_w_synch_reset.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 148,
        "elaboration_time(ms)": 48.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_Dff_w_synch_reset.v",
        "max_rss(MiB)": 47,
        "exec_time(ms)": 54.7,
        "elaboration_time(ms)": 43.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_Dff_w_synch_reset.v",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 123.7,
        "elaboration_time(ms)": 46.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_Dff_w_synch_reset/no_arch": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/no_arch",
        "verilog": "bm_DL_Dff_w_synch_reset.v",
        "max_rss(MiB)": 43.9,
        "exec_time(ms)": 53.6,
        "elaboration_time(ms)": 50.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 50.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_D_flipflop.v",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 153.5,
        "elaboration_time(ms)": 48.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/k6_N10_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_D_flipflop.v",
        "max_rss(MiB)": 46.6,
        "exec_time(ms)": 60.4,
        "elaboration_time(ms)": 49,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49.1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_D_flipflop.v",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 150.4,
        "elaboration_time(ms)": 46.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 47,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/no_arch": {
        "test_name": "micro/bm_DL_D_flipflop/no_arch",
        "verilog": "bm_DL_D_flipflop.v",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 51.8,
        "elaboration_time(ms)": 48.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.6,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_four_bit_adder_continuous_assign.v",
        "max_rss(MiB)": 66.4,
        "exec_time(ms)": 169.6,
        "elaboration_time(ms)": 76.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 77.6,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_four_bit_adder_continuous_assign.v",
        "max_rss(MiB)": 49.8,
        "exec_time(ms)": 79.9,
        "elaboration_time(ms)": 67.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 68.5,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_four_bit_adder_continuous_assign.v",
        "max_rss(MiB)": 65.7,
        "exec_time(ms)": 190.3,
        "elaboration_time(ms)": 97.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 98.9,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/no_arch": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/no_arch",
        "verilog": "bm_DL_four_bit_adder_continuous_assign.v",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 86,
        "elaboration_time(ms)": 80.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.6,
        "synthesis_time(ms)": 82.3,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff2.v",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 156,
        "elaboration_time(ms)": 51.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 52,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff2.v",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 50.9,
        "elaboration_time(ms)": 41.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff2.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 159.2,
        "elaboration_time(ms)": 55.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 55.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff2/no_arch",
        "verilog": "bm_DL_logic_w_Dff2.v",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 55.6,
        "elaboration_time(ms)": 52.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 52.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff.v",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 161.3,
        "elaboration_time(ms)": 58.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 58.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff.v",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 66,
        "elaboration_time(ms)": 54.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 54.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 169.2,
        "elaboration_time(ms)": 68.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 69,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff/no_arch",
        "verilog": "bm_DL_logic_w_Dff.v",
        "max_rss(MiB)": 44.8,
        "exec_time(ms)": 53.6,
        "elaboration_time(ms)": 50.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 50.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_structural_logic2.v",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 185.3,
        "elaboration_time(ms)": 60.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 61.1,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_structural_logic2.v",
        "max_rss(MiB)": 47.9,
        "exec_time(ms)": 71.2,
        "elaboration_time(ms)": 59.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 60,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_structural_logic2.v",
        "max_rss(MiB)": 64.4,
        "exec_time(ms)": 162.8,
        "elaboration_time(ms)": 50.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 51.1,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/no_arch": {
        "test_name": "micro/bm_DL_structural_logic2/no_arch",
        "verilog": "bm_DL_structural_logic2.v",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 70.3,
        "elaboration_time(ms)": 66.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 66.8,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_structural_logic.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 164.1,
        "elaboration_time(ms)": 45.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 45.3,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_structural_logic.v",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 60.9,
        "elaboration_time(ms)": 47.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 48,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_structural_logic.v",
        "max_rss(MiB)": 64.3,
        "exec_time(ms)": 139.1,
        "elaboration_time(ms)": 48.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 48.9,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/no_arch": {
        "test_name": "micro/bm_DL_structural_logic/no_arch",
        "verilog": "bm_DL_structural_logic.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 47.3,
        "elaboration_time(ms)": 43.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 44,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_expr_all_mod.v",
        "max_rss(MiB)": 117.5,
        "exec_time(ms)": 841.4,
        "elaboration_time(ms)": 701.9,
        "optimization_time(ms)": 2.1,
        "techmap_time(ms)": 20.7,
        "synthesis_time(ms)": 724.7,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1393,
        "latch": 427,
        "Adder": 131,
        "generic logic size": 4,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1553,
        "Total Node": 1952
    },
    "micro/bm_expr_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_expr_all_mod.v",
        "max_rss(MiB)": 102.6,
        "exec_time(ms)": 737.9,
        "elaboration_time(ms)": 688.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 23.7,
        "synthesis_time(ms)": 712.6,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1643,
        "latch": 427,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1739,
        "Total Node": 2071
    },
    "micro/bm_expr_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_expr_all_mod.v",
        "max_rss(MiB)": 117.1,
        "exec_time(ms)": 847.8,
        "elaboration_time(ms)": 707.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 24.3,
        "synthesis_time(ms)": 732.2,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1643,
        "latch": 427,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1739,
        "Total Node": 2071
    },
    "micro/bm_expr_all_mod/no_arch": {
        "test_name": "micro/bm_expr_all_mod/no_arch",
        "verilog": "bm_expr_all_mod.v",
        "max_rss(MiB)": 101.3,
        "exec_time(ms)": 727.3,
        "elaboration_time(ms)": 685.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 24.6,
        "synthesis_time(ms)": 709.7,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1643,
        "latch": 427,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1643,
        "Total Node": 2071
    },
    "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_functional_test.v",
        "max_rss(MiB)": 106.8,
        "exec_time(ms)": 433,
        "elaboration_time(ms)": 315.3,
        "optimization_time(ms)": 0.8,
        "techmap_time(ms)": 7.6,
        "synthesis_time(ms)": 323.7,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 393,
        "latch": 25,
        "Adder": 47,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 3,
        "Estimated LUTs": 427,
        "Total Node": 468
    },
    "micro/bm_functional_test/k6_N10_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_functional_test.v",
        "max_rss(MiB)": 90.3,
        "exec_time(ms)": 302.1,
        "elaboration_time(ms)": 273.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 14.8,
        "synthesis_time(ms)": 288.5,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 838,
        "latch": 25,
        "generic logic size": 6,
        "Longest Path": 43,
        "Average Path": 3,
        "Estimated LUTs": 869,
        "Total Node": 864
    },
    "micro/bm_functional_test/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_functional_test.v",
        "max_rss(MiB)": 106.3,
        "exec_time(ms)": 401.8,
        "elaboration_time(ms)": 302.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8.4,
        "synthesis_time(ms)": 311,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 472,
        "latch": 25,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 43,
        "Average Path": 3,
        "Estimated LUTs": 503,
        "Total Node": 500
    },
    "micro/bm_functional_test/no_arch": {
        "test_name": "micro/bm_functional_test/no_arch",
        "verilog": "bm_functional_test.v",
        "max_rss(MiB)": 88.4,
        "exec_time(ms)": 329.5,
        "elaboration_time(ms)": 302,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 18.5,
        "synthesis_time(ms)": 320.5,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 838,
        "latch": 25,
        "Longest Path": 43,
        "Average Path": 3,
        "Estimated LUTs": 838,
        "Total Node": 864
    },
    "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_if_collapse.v",
        "max_rss(MiB)": 71.7,
        "exec_time(ms)": 207.2,
        "elaboration_time(ms)": 97.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 97.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 37
    },
    "micro/bm_if_collapse/k6_N10_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_if_collapse.v",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 111.9,
        "elaboration_time(ms)": 100.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 100.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 37
    },
    "micro/bm_if_collapse/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_if_collapse.v",
        "max_rss(MiB)": 70.9,
        "exec_time(ms)": 199.4,
        "elaboration_time(ms)": 113.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 114.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 37
    },
    "micro/bm_if_collapse/no_arch": {
        "test_name": "micro/bm_if_collapse/no_arch",
        "verilog": "bm_if_collapse.v",
        "max_rss(MiB)": 51.7,
        "exec_time(ms)": 127.3,
        "elaboration_time(ms)": 123,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 123.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 37
    },
    "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_if_common.v",
        "max_rss(MiB)": 71.3,
        "exec_time(ms)": 196.8,
        "elaboration_time(ms)": 95.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 95.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 34
    },
    "micro/bm_if_common/k6_N10_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_if_common.v",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 121.1,
        "elaboration_time(ms)": 109.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 109.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 34
    },
    "micro/bm_if_common/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_if_common.v",
        "max_rss(MiB)": 70.6,
        "exec_time(ms)": 199.3,
        "elaboration_time(ms)": 101.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 101.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 34
    },
    "micro/bm_if_common/no_arch": {
        "test_name": "micro/bm_if_common/no_arch",
        "verilog": "bm_if_common.v",
        "max_rss(MiB)": 51.4,
        "exec_time(ms)": 97,
        "elaboration_time(ms)": 92.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 93.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 34
    },
    "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_if_reset.v",
        "max_rss(MiB)": 66.3,
        "exec_time(ms)": 184.5,
        "elaboration_time(ms)": 89.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 89.7,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_if_reset/k6_N10_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_if_reset.v",
        "max_rss(MiB)": 49.3,
        "exec_time(ms)": 114.2,
        "elaboration_time(ms)": 102.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 102.9,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_if_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_if_reset.v",
        "max_rss(MiB)": 65.6,
        "exec_time(ms)": 209.1,
        "elaboration_time(ms)": 111.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 111.2,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_if_reset/no_arch": {
        "test_name": "micro/bm_if_reset/no_arch",
        "verilog": "bm_if_reset.v",
        "max_rss(MiB)": 46,
        "exec_time(ms)": 98.4,
        "elaboration_time(ms)": 95.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 95.2,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_lpm_all.v",
        "max_rss(MiB)": 105.4,
        "exec_time(ms)": 369.4,
        "elaboration_time(ms)": 245,
        "optimization_time(ms)": 1.4,
        "techmap_time(ms)": 12.1,
        "synthesis_time(ms)": 258.5,
        "Pi": 64,
        "Po": 256,
        "logic element": 737,
        "Adder": 99,
        "generic logic size": 4,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 807,
        "Total Node": 836
    },
    "micro/bm_lpm_all/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_lpm_all.v",
        "max_rss(MiB)": 89.8,
        "exec_time(ms)": 251.8,
        "elaboration_time(ms)": 220.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 14,
        "synthesis_time(ms)": 234.6,
        "Pi": 64,
        "Po": 256,
        "logic element": 926,
        "generic logic size": 6,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 968,
        "Total Node": 926
    },
    "micro/bm_lpm_all/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_lpm_all.v",
        "max_rss(MiB)": 104.5,
        "exec_time(ms)": 363.9,
        "elaboration_time(ms)": 246.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 14,
        "synthesis_time(ms)": 260.5,
        "Pi": 64,
        "Po": 256,
        "logic element": 926,
        "generic logic size": 6,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 968,
        "Total Node": 926
    },
    "micro/bm_lpm_all/no_arch": {
        "test_name": "micro/bm_lpm_all/no_arch",
        "verilog": "bm_lpm_all.v",
        "max_rss(MiB)": 87.6,
        "exec_time(ms)": 259.3,
        "elaboration_time(ms)": 235,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 14.4,
        "synthesis_time(ms)": 249.4,
        "Pi": 64,
        "Po": 256,
        "logic element": 926,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 926,
        "Total Node": 926
    },
    "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_lpm_concat.v",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 168,
        "elaboration_time(ms)": 63.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 64.7,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_lpm_concat.v",
        "max_rss(MiB)": 45.6,
        "exec_time(ms)": 74.1,
        "elaboration_time(ms)": 61.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 62.6,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_lpm_concat.v",
        "max_rss(MiB)": 62.4,
        "exec_time(ms)": 145.5,
        "elaboration_time(ms)": 50.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.8,
        "synthesis_time(ms)": 51.4,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/no_arch": {
        "test_name": "micro/bm_lpm_concat/no_arch",
        "verilog": "bm_lpm_concat.v",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 64.9,
        "elaboration_time(ms)": 59.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 61.1,
        "Pi": 48,
        "Po": 228,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 101.8,
        "exec_time(ms)": 238.6,
        "elaboration_time(ms)": 143.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 144.6,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "latch": 70,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 74
    },
    "micro/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 92,
        "exec_time(ms)": 226.2,
        "elaboration_time(ms)": 173.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 30.9,
        "synthesis_time(ms)": 204.2,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1864,
        "latch": 70,
        "generic logic size": 6,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 1864,
        "Total Node": 1935
    },
    "micro/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 101.2,
        "exec_time(ms)": 245.6,
        "elaboration_time(ms)": 143.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.8,
        "synthesis_time(ms)": 144.7,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "latch": 70,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 74
    },
    "micro/bm_match1_str_arch/no_arch": {
        "test_name": "micro/bm_match1_str_arch/no_arch",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 89.9,
        "exec_time(ms)": 167.4,
        "elaboration_time(ms)": 117.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 34.8,
        "synthesis_time(ms)": 152.5,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1864,
        "latch": 70,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 1864,
        "Total Node": 1935
    },
    "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 96.9,
        "exec_time(ms)": 235.7,
        "elaboration_time(ms)": 141.2,
        "optimization_time(ms)": 0.7,
        "techmap_time(ms)": 2.3,
        "synthesis_time(ms)": 144.2,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "latch": 46,
        "Adder": 78,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 4,
        "Total Node": 129
    },
    "micro/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 83.4,
        "exec_time(ms)": 175.4,
        "elaboration_time(ms)": 141.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 16.8,
        "synthesis_time(ms)": 158,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1073,
        "latch": 46,
        "generic logic size": 6,
        "Longest Path": 31,
        "Average Path": 5,
        "Estimated LUTs": 1073,
        "Total Node": 1120
    },
    "micro/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 96.2,
        "exec_time(ms)": 233,
        "elaboration_time(ms)": 138.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.8,
        "synthesis_time(ms)": 142.4,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 141,
        "latch": 46,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 24,
        "Average Path": 4,
        "Estimated LUTs": 141,
        "Total Node": 192
    },
    "micro/bm_match2_str_arch/no_arch": {
        "test_name": "micro/bm_match2_str_arch/no_arch",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 80.7,
        "exec_time(ms)": 158.6,
        "elaboration_time(ms)": 135.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 15.6,
        "synthesis_time(ms)": 151.2,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1073,
        "latch": 46,
        "Longest Path": 31,
        "Average Path": 5,
        "Estimated LUTs": 1073,
        "Total Node": 1120
    },
    "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 92.9,
        "exec_time(ms)": 208.1,
        "elaboration_time(ms)": 102.2,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 103.5,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "latch": 46,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 3,
        "Total Node": 98
    },
    "micro/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 76.6,
        "exec_time(ms)": 123.9,
        "elaboration_time(ms)": 101.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.9,
        "synthesis_time(ms)": 106.2,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 321,
        "latch": 46,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 321,
        "Total Node": 368
    },
    "micro/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 92,
        "exec_time(ms)": 187.8,
        "elaboration_time(ms)": 86,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.7,
        "synthesis_time(ms)": 87.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 88,
        "latch": 46,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 3,
        "Estimated LUTs": 88,
        "Total Node": 136
    },
    "micro/bm_match3_str_arch/no_arch": {
        "test_name": "micro/bm_match3_str_arch/no_arch",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 74.2,
        "exec_time(ms)": 128.4,
        "elaboration_time(ms)": 117.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.1,
        "synthesis_time(ms)": 122.5,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 321,
        "latch": 46,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 321,
        "Total Node": 368
    },
    "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 103.8,
        "exec_time(ms)": 287.1,
        "elaboration_time(ms)": 183.3,
        "optimization_time(ms)": 0.6,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 185.7,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "latch": 53,
        "Adder": 41,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 3,
        "Total Node": 98
    },
    "micro/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 87.1,
        "exec_time(ms)": 219.1,
        "elaboration_time(ms)": 192,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 11.6,
        "synthesis_time(ms)": 203.7,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 697,
        "latch": 53,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 3,
        "Estimated LUTs": 697,
        "Total Node": 751
    },
    "micro/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 103,
        "exec_time(ms)": 283.3,
        "elaboration_time(ms)": 182.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.6,
        "synthesis_time(ms)": 185.5,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 76,
        "latch": 53,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 3,
        "Estimated LUTs": 76,
        "Total Node": 133
    },
    "micro/bm_match4_str_arch/no_arch": {
        "test_name": "micro/bm_match4_str_arch/no_arch",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 84.6,
        "exec_time(ms)": 176.1,
        "elaboration_time(ms)": 158.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 9.5,
        "synthesis_time(ms)": 168.3,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 697,
        "latch": 53,
        "Longest Path": 32,
        "Average Path": 3,
        "Estimated LUTs": 697,
        "Total Node": 751
    },
    "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 91.4,
        "exec_time(ms)": 215.7,
        "elaboration_time(ms)": 126.9,
        "optimization_time(ms)": 1,
        "techmap_time(ms)": 1.7,
        "synthesis_time(ms)": 129.5,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "latch": 46,
        "Adder": 106,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 4,
        "Total Node": 159
    },
    "micro/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 79.6,
        "exec_time(ms)": 166.5,
        "elaboration_time(ms)": 123.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 24.5,
        "synthesis_time(ms)": 148.1,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1592,
        "latch": 46,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 1592,
        "Total Node": 1639
    },
    "micro/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 90.7,
        "exec_time(ms)": 220.5,
        "elaboration_time(ms)": 115,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3,
        "synthesis_time(ms)": 118,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 194,
        "latch": 46,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 194,
        "Total Node": 247
    },
    "micro/bm_match5_str_arch/no_arch": {
        "test_name": "micro/bm_match5_str_arch/no_arch",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 77.1,
        "exec_time(ms)": 169.8,
        "elaboration_time(ms)": 133.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 23.6,
        "synthesis_time(ms)": 157.5,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1592,
        "latch": 46,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 1592,
        "Total Node": 1639
    },
    "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match6_str_arch.v",
        "max_rss(MiB)": 94,
        "exec_time(ms)": 209.5,
        "elaboration_time(ms)": 103.3,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 104.2,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "latch": 28,
        "Adder": 49,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 4,
        "Total Node": 80
    },
    "micro/bm_match6_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match6_str_arch.v",
        "max_rss(MiB)": 78.6,
        "exec_time(ms)": 132.5,
        "elaboration_time(ms)": 109.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8,
        "synthesis_time(ms)": 117.8,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 555,
        "latch": 28,
        "generic logic size": 6,
        "Longest Path": 29,
        "Average Path": 4,
        "Estimated LUTs": 555,
        "Total Node": 584
    },
    "micro/bm_match6_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match6_str_arch.v",
        "max_rss(MiB)": 93.2,
        "exec_time(ms)": 195.4,
        "elaboration_time(ms)": 102,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.6,
        "synthesis_time(ms)": 103.6,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 89,
        "latch": 28,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 22,
        "Average Path": 4,
        "Estimated LUTs": 89,
        "Total Node": 120
    },
    "micro/bm_match6_str_arch/no_arch": {
        "test_name": "micro/bm_match6_str_arch/no_arch",
        "verilog": "bm_match6_str_arch.v",
        "max_rss(MiB)": 76,
        "exec_time(ms)": 125.9,
        "elaboration_time(ms)": 110.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8.4,
        "synthesis_time(ms)": 118.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 555,
        "latch": 28,
        "Longest Path": 29,
        "Average Path": 4,
        "Estimated LUTs": 555,
        "Total Node": 584
    },
    "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_mod.v",
        "max_rss(MiB)": 87.7,
        "exec_time(ms)": 190.5,
        "elaboration_time(ms)": 86.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 86.6,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_mod.v",
        "max_rss(MiB)": 70.5,
        "exec_time(ms)": 96.3,
        "elaboration_time(ms)": 84.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 84.8,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_mod.v",
        "max_rss(MiB)": 87.1,
        "exec_time(ms)": 194.6,
        "elaboration_time(ms)": 95.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 95.9,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/no_arch": {
        "test_name": "micro/bm_mod/no_arch",
        "verilog": "bm_mod.v",
        "max_rss(MiB)": 67.6,
        "exec_time(ms)": 90.9,
        "elaboration_time(ms)": 87.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 87.4,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_my_D_latch1.v",
        "max_rss(MiB)": 63.9,
        "exec_time(ms)": 148.7,
        "elaboration_time(ms)": 47.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch1/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_my_D_latch1.v",
        "max_rss(MiB)": 46.7,
        "exec_time(ms)": 53.9,
        "elaboration_time(ms)": 42.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch1/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_my_D_latch1.v",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 140.1,
        "elaboration_time(ms)": 48.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch1/no_arch": {
        "test_name": "micro/bm_my_D_latch1/no_arch",
        "verilog": "bm_my_D_latch1.v",
        "max_rss(MiB)": 43.4,
        "exec_time(ms)": 62.9,
        "elaboration_time(ms)": 59.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 59.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_my_D_latch2.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 134,
        "elaboration_time(ms)": 43.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.5,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_my_D_latch2.v",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 56.3,
        "elaboration_time(ms)": 42.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.9,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_my_D_latch2.v",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 143,
        "elaboration_time(ms)": 41.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.6,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/no_arch": {
        "test_name": "micro/bm_my_D_latch2/no_arch",
        "verilog": "bm_my_D_latch2.v",
        "max_rss(MiB)": 39.8,
        "exec_time(ms)": 47.6,
        "elaboration_time(ms)": 44.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.3,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_stmt_all_mod.v",
        "max_rss(MiB)": 78.3,
        "exec_time(ms)": 244.7,
        "elaboration_time(ms)": 147.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 149,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 116,
        "Total Node": 123
    },
    "micro/bm_stmt_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_stmt_all_mod.v",
        "max_rss(MiB)": 61.1,
        "exec_time(ms)": 155.3,
        "elaboration_time(ms)": 142.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 144.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 114,
        "Total Node": 123
    },
    "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_stmt_all_mod.v",
        "max_rss(MiB)": 77.6,
        "exec_time(ms)": 218.4,
        "elaboration_time(ms)": 126.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 128,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 114,
        "Total Node": 123
    },
    "micro/bm_stmt_all_mod/no_arch": {
        "test_name": "micro/bm_stmt_all_mod/no_arch",
        "verilog": "bm_stmt_all_mod.v",
        "max_rss(MiB)": 58.6,
        "exec_time(ms)": 142.2,
        "elaboration_time(ms)": 136.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.9,
        "synthesis_time(ms)": 138.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 8,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 114,
        "Total Node": 123
    },
    "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_stmt_compare_padding.v",
        "max_rss(MiB)": 75.3,
        "exec_time(ms)": 227.8,
        "elaboration_time(ms)": 123.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1,
        "synthesis_time(ms)": 124.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 6,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 62
    },
    "micro/bm_stmt_compare_padding/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_stmt_compare_padding.v",
        "max_rss(MiB)": 58.3,
        "exec_time(ms)": 128.4,
        "elaboration_time(ms)": 117.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 118,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 6,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 62
    },
    "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_stmt_compare_padding.v",
        "max_rss(MiB)": 74.6,
        "exec_time(ms)": 211.5,
        "elaboration_time(ms)": 107.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1,
        "synthesis_time(ms)": 108.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 6,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 62
    },
    "micro/bm_stmt_compare_padding/no_arch": {
        "test_name": "micro/bm_stmt_compare_padding/no_arch",
        "verilog": "bm_stmt_compare_padding.v",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 116.5,
        "elaboration_time(ms)": 111.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 112.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 62
    },
    "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_tester.v",
        "max_rss(MiB)": 75.2,
        "exec_time(ms)": 194.1,
        "elaboration_time(ms)": 91,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.6,
        "synthesis_time(ms)": 92.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 110,
        "Total Node": 113
    },
    "micro/bm_tester/k6_N10_40nm": {
        "test_name": "micro/bm_tester/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_tester.v",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 158.8,
        "elaboration_time(ms)": 145.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.7,
        "synthesis_time(ms)": 147,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 108,
        "Total Node": 113
    },
    "micro/bm_tester/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_tester.v",
        "max_rss(MiB)": 74.2,
        "exec_time(ms)": 233,
        "elaboration_time(ms)": 110.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.7,
        "synthesis_time(ms)": 112.3,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 108,
        "Total Node": 113
    },
    "micro/bm_tester/no_arch": {
        "test_name": "micro/bm_tester/no_arch",
        "verilog": "bm_tester.v",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 110.8,
        "elaboration_time(ms)": 105.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 107,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 108,
        "Total Node": 113
    },
    "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "case_generate.v",
        "max_rss(MiB)": 60.7,
        "exec_time(ms)": 174.9,
        "elaboration_time(ms)": 76.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 77.2,
        "Po": 16,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/k6_N10_40nm": {
        "test_name": "micro/case_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "case_generate.v",
        "max_rss(MiB)": 43.2,
        "exec_time(ms)": 108.3,
        "elaboration_time(ms)": 97.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 97.7,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "case_generate.v",
        "max_rss(MiB)": 59.7,
        "exec_time(ms)": 177.5,
        "elaboration_time(ms)": 83.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 83.5,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/no_arch": {
        "test_name": "micro/case_generate/no_arch",
        "verilog": "case_generate.v",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 89.1,
        "elaboration_time(ms)": 86.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 86.2,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ff.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 161.5,
        "elaboration_time(ms)": 58,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 58,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/ff/k6_N10_40nm": {
        "test_name": "micro/ff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ff.v",
        "max_rss(MiB)": 46.8,
        "exec_time(ms)": 60.1,
        "elaboration_time(ms)": 49.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 49.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/ff/k6_N10_mem32K_40nm": {
        "test_name": "micro/ff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ff.v",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 143.4,
        "elaboration_time(ms)": 47.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 47.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/ff/no_arch": {
        "test_name": "micro/ff/no_arch",
        "verilog": "ff.v",
        "max_rss(MiB)": 43.8,
        "exec_time(ms)": 43.4,
        "elaboration_time(ms)": 40.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate.v",
        "max_rss(MiB)": 81.5,
        "exec_time(ms)": 189.2,
        "elaboration_time(ms)": 85.1,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 86,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 34,
        "latch": 16,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 34,
        "Total Node": 68
    },
    "micro/generate/k6_N10_40nm": {
        "test_name": "micro/generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate.v",
        "max_rss(MiB)": 64.4,
        "exec_time(ms)": 92.9,
        "elaboration_time(ms)": 79.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.3,
        "synthesis_time(ms)": 81,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 65,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 66,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 82
    },
    "micro/generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate.v",
        "max_rss(MiB)": 80.6,
        "exec_time(ms)": 175.9,
        "elaboration_time(ms)": 74.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 75,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 65,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 66,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 82
    },
    "micro/generate/no_arch": {
        "test_name": "micro/generate/no_arch",
        "verilog": "generate.v",
        "max_rss(MiB)": 61.5,
        "exec_time(ms)": 83.2,
        "elaboration_time(ms)": 78.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1,
        "synthesis_time(ms)": 79.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 65,
        "latch": 16,
        "Longest Path": 66,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 82
    },
    "micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "hard_adder_cin_propagation.v",
        "max_rss(MiB)": 69,
        "exec_time(ms)": 166.6,
        "elaboration_time(ms)": 61.3,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 61.9,
        "Pi": 8,
        "Po": 5,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Total Node": 6
    },
    "micro/hard_adder_cin_propagation/k6_N10_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "hard_adder_cin_propagation.v",
        "max_rss(MiB)": 51.3,
        "exec_time(ms)": 78.2,
        "elaboration_time(ms)": 66.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 67.2,
        "Pi": 8,
        "Po": 5,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "hard_adder_cin_propagation.v",
        "max_rss(MiB)": 68,
        "exec_time(ms)": 167.9,
        "elaboration_time(ms)": 66.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 67.5,
        "Pi": 8,
        "Po": 5,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/hard_adder_cin_propagation/no_arch": {
        "test_name": "micro/hard_adder_cin_propagation/no_arch",
        "verilog": "hard_adder_cin_propagation.v",
        "max_rss(MiB)": 48.3,
        "exec_time(ms)": 74.4,
        "elaboration_time(ms)": 70,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1,
        "synthesis_time(ms)": 71,
        "Pi": 8,
        "Po": 5,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "if_generate.v",
        "max_rss(MiB)": 60.7,
        "exec_time(ms)": 182,
        "elaboration_time(ms)": 79.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 80,
        "Po": 16,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/k6_N10_40nm": {
        "test_name": "micro/if_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "if_generate.v",
        "max_rss(MiB)": 43.4,
        "exec_time(ms)": 87.4,
        "elaboration_time(ms)": 75.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 75.8,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "if_generate.v",
        "max_rss(MiB)": 59.7,
        "exec_time(ms)": 166.7,
        "elaboration_time(ms)": 71.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 72,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/no_arch": {
        "test_name": "micro/if_generate/no_arch",
        "verilog": "if_generate.v",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 88.5,
        "elaboration_time(ms)": 85.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 85.3,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 172.8,
        "elaboration_time(ms)": 73.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 73.7,
        "Pi": 8,
        "Po": 8,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/multiply_hard_block/k6_N10_40nm": {
        "test_name": "micro/multiply_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "max_rss(MiB)": 48,
        "exec_time(ms)": 61.6,
        "elaboration_time(ms)": 52.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 53.3,
        "Pi": 8,
        "Po": 8,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "micro/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "max_rss(MiB)": 64.3,
        "exec_time(ms)": 154.8,
        "elaboration_time(ms)": 60.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 60.7,
        "Pi": 8,
        "Po": 8,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/multiply_hard_block/no_arch": {
        "test_name": "micro/multiply_hard_block/no_arch",
        "verilog": "multiply_hard_block.v",
        "max_rss(MiB)": 45.1,
        "exec_time(ms)": 62.5,
        "elaboration_time(ms)": 58.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 58.9,
        "Pi": 8,
        "Po": 8,
        "logic element": 18,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "parameter_2.v",
        "max_rss(MiB)": 79.2,
        "exec_time(ms)": 234.8,
        "elaboration_time(ms)": 130.8,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 132.5,
        "Pi": 4,
        "Po": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 2,
        "Total Node": 5
    },
    "micro/parameter_2/k6_N10_40nm": {
        "test_name": "micro/parameter_2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "parameter_2.v",
        "max_rss(MiB)": 62.2,
        "exec_time(ms)": 118.8,
        "elaboration_time(ms)": 104.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.3,
        "synthesis_time(ms)": 106.5,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter_2/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "parameter_2.v",
        "max_rss(MiB)": 78.4,
        "exec_time(ms)": 210.8,
        "elaboration_time(ms)": 108,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.2,
        "synthesis_time(ms)": 110.2,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter_2/no_arch": {
        "test_name": "micro/parameter_2/no_arch",
        "verilog": "parameter_2.v",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 112.9,
        "elaboration_time(ms)": 106.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.8,
        "synthesis_time(ms)": 109.6,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "parameter.v",
        "max_rss(MiB)": 79.3,
        "exec_time(ms)": 205.2,
        "elaboration_time(ms)": 99.6,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 101.3,
        "Pi": 4,
        "Po": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 2,
        "Total Node": 5
    },
    "micro/parameter/k6_N10_40nm": {
        "test_name": "micro/parameter/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "parameter.v",
        "max_rss(MiB)": 62.5,
        "exec_time(ms)": 133.4,
        "elaboration_time(ms)": 120.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.4,
        "synthesis_time(ms)": 123.1,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "parameter.v",
        "max_rss(MiB)": 78.7,
        "exec_time(ms)": 206.4,
        "elaboration_time(ms)": 104,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.3,
        "synthesis_time(ms)": 106.3,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter/no_arch": {
        "test_name": "micro/parameter/no_arch",
        "verilog": "parameter.v",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 124.2,
        "elaboration_time(ms)": 119.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.4,
        "synthesis_time(ms)": 121.8,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "param_override.v",
        "max_rss(MiB)": 89.4,
        "exec_time(ms)": 221.3,
        "elaboration_time(ms)": 113.8,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 1.4,
        "synthesis_time(ms)": 115.7,
        "Pi": 4,
        "Po": 24,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Total Node": 11
    },
    "micro/param_override/k6_N10_40nm": {
        "test_name": "micro/param_override/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "param_override.v",
        "max_rss(MiB)": 73.9,
        "exec_time(ms)": 135.9,
        "elaboration_time(ms)": 119.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.1,
        "synthesis_time(ms)": 124.8,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/param_override/k6_N10_mem32K_40nm": {
        "test_name": "micro/param_override/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "param_override.v",
        "max_rss(MiB)": 89,
        "exec_time(ms)": 163.7,
        "elaboration_time(ms)": 72.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.7,
        "synthesis_time(ms)": 74.5,
        "Pi": 4,
        "Po": 24,
        "logic element": 14,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 15
    },
    "micro/param_override/no_arch": {
        "test_name": "micro/param_override/no_arch",
        "verilog": "param_override.v",
        "max_rss(MiB)": 71.3,
        "exec_time(ms)": 94.2,
        "elaboration_time(ms)": 88.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3,
        "synthesis_time(ms)": 91.2,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "Longest Path": 10,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
