INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/ALU_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/CU_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProcessor
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PcOut_InstAddr' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instr' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'OpCode' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rs1' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rs2' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:63]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:65]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData2' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:66]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'WriteData' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:67]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ImmData' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:68]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Mux_Alu' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'AluResult' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadMemData' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:71]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:72]
WARNING: [VRFC 10-3028] 'Branch' was previously declared with a range [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:72]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUOp' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:75]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operation' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:76]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'branch_dec' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:78]
WARNING: [VRFC 10-3028] 'branch_dec' was previously declared with a range [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'element1' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:83]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'element2' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:84]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'element3' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:85]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'element4' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:86]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'element5' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:87]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'element6' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:88]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch_exmem_out' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:113]
WARNING: [VRFC 10-3028] 'Branch_exmem_out' was previously declared with a range [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:113]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Zero_exmem_out' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:119]
WARNING: [VRFC 10-3028] 'Zero_exmem_out' was previously declared with a range [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:119]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'MemtoReg_memwb_out' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:121]
WARNING: [VRFC 10-3028] 'MemtoReg_memwb_out' was previously declared with a range [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:121]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWrite_memwb_out' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:122]
WARNING: [VRFC 10-3028] 'RegWrite_memwb_out' was previously declared with a range [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:122]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Result_memwb_out' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:123]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd_memwb_out' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:125]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fwda' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:130]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fwdb' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:131]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'alu1' is not allowed [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:132]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg_mux, assumed default net type wire [C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/FINALPROCESSOR.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.srcs/sim_1/new/FinalProcessorTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProcessorTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mk07218/Desktop/Task3_HazardDetection/Lab_11.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
