
---------- Begin Simulation Statistics ----------
final_tick                               1450183600500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61727                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702636                       # Number of bytes of host memory used
host_op_rate                                    61892                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25372.84                       # Real time elapsed on the host
host_tick_rate                               57154947                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566183452                       # Number of instructions simulated
sim_ops                                    1570387224                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.450184                       # Number of seconds simulated
sim_ticks                                1450183600500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.317931                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              191122092                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           224011636                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12597116                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        292275957                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          30178820                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       30768873                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          590053                       # Number of indirect misses.
system.cpu0.branchPred.lookups              378964461                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276168                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100290                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8175517                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343025483                       # Number of branches committed
system.cpu0.commit.bw_lim_events             50695384                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309792                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      162124836                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408181988                       # Number of instructions committed
system.cpu0.commit.committedOps            1410285573                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2492820692                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.565739                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.407589                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1857953675     74.53%     74.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    366957705     14.72%     89.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     90888362      3.65%     92.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     77700072      3.12%     96.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31704042      1.27%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8541053      0.34%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5296370      0.21%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3084029      0.12%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     50695384      2.03%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2492820692                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29098037                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363643875                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423704992                       # Number of loads committed
system.cpu0.commit.membars                    4203753                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203759      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798537305     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621994      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425805274     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165444483     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410285573                       # Class of committed instruction
system.cpu0.commit.refs                     591249785                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408181988                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410285573                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.052004                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.052004                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            552398490                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4433428                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           187712527                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1592733924                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               841138882                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1107540068                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8191880                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15076648                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9342142                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  378964461                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                281501308                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1660687958                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4534898                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1625090388                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 178                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          254                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25227040                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131148                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         845309472                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         221300912                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.562394                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2518611462                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.646068                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878384                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1345734010     53.43%     53.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               876089919     34.78%     88.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               184386270      7.32%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                86419828      3.43%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12270201      0.49%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10384388      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1221304      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2102304      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3238      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2518611462                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      370983216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8306732                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               362105713                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537062                       # Inst execution rate
system.cpu0.iew.exec_refs                   678092158                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 199986885                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              411738909                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            477065111                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106290                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4805970                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           205107439                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1572347966                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            478105273                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8041165                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1551890109                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1621921                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17935724                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8191880                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22372900                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1019911                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        35703305                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        34206                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17122                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8459657                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     53360119                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     37562636                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17122                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       545523                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7761209                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                680429472                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1537657073                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.848064                       # average fanout of values written-back
system.cpu0.iew.wb_producers                577047963                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.532136                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1537792183                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1916262583                       # number of integer regfile reads
system.cpu0.int_regfile_writes              989877416                       # number of integer regfile writes
system.cpu0.ipc                              0.487329                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.487329                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205662      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            859951070     55.13%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12625049      0.81%     56.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673755      0.24%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           481424600     30.86%     87.30% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          198051088     12.70%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1559931275                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5472032                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003508                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 987852     18.05%     18.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2754      0.05%     18.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 985485     18.01%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     36.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2792997     51.04%     87.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               702940     12.85%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1561197590                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5644349537                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1537657022                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1734427032                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1566037604                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1559931275                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310362                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      162062317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           403600                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           570                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     37218757                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2518611462                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.619362                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.848000                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1403770409     55.74%     55.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          773513687     30.71%     86.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          274763794     10.91%     97.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43756367      1.74%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14885891      0.59%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2897772      0.12%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3901507      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             796847      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             325188      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2518611462                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.539844                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         22350581                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11721685                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           477065111                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          205107439                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2889594678                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12111582                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              449777210                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911010805                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              16068789                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               850876106                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              32599163                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                34650                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1963748595                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1587639989                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1026960650                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1105936908                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              54464514                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8191880                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            103659435                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               115949785                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1963748551                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        169923                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5920                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 36223039                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5911                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4014511589                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3170664330                       # The number of ROB writes
system.cpu0.timesIdled                       26693439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.094947                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               24955516                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30773207                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2879395                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33228858                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2164854                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2179322                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14468                       # Number of indirect misses.
system.cpu1.branchPred.lookups               42098370                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148188                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100007                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1948025                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34312163                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6319623                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300706                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18510482                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158001464                       # Number of instructions committed
system.cpu1.commit.committedOps             160101651                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    575217248                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.278332                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.078885                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    511023222     88.84%     88.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     32432971      5.64%     94.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12440467      2.16%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5942891      1.03%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3070696      0.53%     98.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2380571      0.41%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1031199      0.18%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       575608      0.10%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6319623      1.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    575217248                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3695447                       # Number of function calls committed.
system.cpu1.commit.int_insts                152794764                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38886176                       # Number of loads committed
system.cpu1.commit.membars                    4200137                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200137      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98338583     61.42%     64.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40986183     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15784402      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160101651                       # Class of committed instruction
system.cpu1.commit.refs                      56770597                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158001464                       # Number of Instructions Simulated
system.cpu1.committedOps                    160101651                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.695288                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.695288                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            438517529                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               947690                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23491612                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             185983807                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                42020678                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 90766482                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1949436                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2350128                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5740035                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   42098370                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 33275567                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    531137112                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               778856                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     192786431                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5761612                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072103                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          44976241                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27120370                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.330192                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         578994160                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.336597                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.761783                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               450253042     77.76%     77.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86827407     15.00%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                26402465      4.56%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10347345      1.79%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2302064      0.40%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2166899      0.37%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694490      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     207      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     241      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           578994160                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        4866819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2022943                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                37175020                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.296619                       # Inst execution rate
system.cpu1.iew.exec_refs                    61472952                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18484554                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              344870404                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             43758881                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100681                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1773435                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            19066151                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          178567415                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             42988398                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1630804                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            173184492                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1252518                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9416546                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1949436                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13406789                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       113041                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1550385                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29289                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1891                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3647                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4872705                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1181730                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1891                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       417664                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1605279                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 95669698                       # num instructions consuming a value
system.cpu1.iew.wb_count                    171737766                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812696                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 77750362                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.294142                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     171816911                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               218673807                       # number of integer regfile reads
system.cpu1.int_regfile_writes              115960342                       # number of integer regfile writes
system.cpu1.ipc                              0.270615                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.270615                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200239      2.40%      2.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            107591728     61.55%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265409      0.15%     64.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527029      0.30%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            45760214     26.18%     90.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16470665      9.42%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             174815296                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4242632                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024269                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 734435     17.31%     17.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5116      0.12%     17.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 447477     10.55%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2410922     56.83%     84.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               644678     15.20%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             174857673                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         933137797                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    171737754                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        197034771                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 172266468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                174815296                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300947                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18465763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           270441                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           241                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8136659                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    578994160                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.301929                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.786596                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          469856418     81.15%     81.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           72105373     12.45%     93.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22675680      3.92%     97.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5746156      0.99%     98.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5675185      0.98%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1076287      0.19%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1164724      0.20%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             505120      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             189217      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      578994160                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.299413                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15119575                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2882382                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            43758881                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           19066151                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       583860979                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2316492453                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              373759922                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107555213                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15555543                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                45912997                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6043095                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                49083                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            232378907                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             183369890                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          124050937                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 91398071                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              43696064                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1949436                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             65955107                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16495724                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       232378895                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18627                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               636                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 31169633                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           636                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   747509472                       # The number of ROB reads
system.cpu1.rob.rob_writes                  361038634                       # The number of ROB writes
system.cpu1.timesIdled                         518970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6416744                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                25717                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6927671                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              19148997                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15859777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      31642385                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2761509                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       439361                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     78669751                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12605199                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    157339025                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       13044560                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11400309                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5334136                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10448364                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              377                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            273                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4458747                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4458743                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11400312                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           176                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     47501437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               47501437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1356364032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1356364032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15859885                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15859885    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15859885                       # Request fanout histogram
system.membus.respLayer1.occupancy        83414709459                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         57271544100                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       865113500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   921668488.836415                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       487000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2209741000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1444127806000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6055794500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    249828251                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       249828251                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    249828251                       # number of overall hits
system.cpu0.icache.overall_hits::total      249828251                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31673056                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31673056                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31673056                       # number of overall misses
system.cpu0.icache.overall_misses::total     31673056                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 535473640498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 535473640498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 535473640498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 535473640498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    281501307                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    281501307                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    281501307                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    281501307                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.112515                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.112515                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.112515                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.112515                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16906.282756                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16906.282756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16906.282756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16906.282756                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2782                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.191489                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29570045                       # number of writebacks
system.cpu0.icache.writebacks::total         29570045                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2102978                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2102978                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2102978                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2102978                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29570078                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29570078                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29570078                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29570078                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 485670074498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 485670074498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 485670074498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 485670074498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.105044                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.105044                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.105044                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.105044                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16424.375834                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16424.375834                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16424.375834                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16424.375834                       # average overall mshr miss latency
system.cpu0.icache.replacements              29570045                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    249828251                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      249828251                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31673056                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31673056                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 535473640498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 535473640498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    281501307                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    281501307                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.112515                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.112515                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16906.282756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16906.282756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2102978                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2102978                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29570078                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29570078                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 485670074498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 485670074498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.105044                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.105044                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16424.375834                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16424.375834                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          279398121                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29570045                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.448688                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999959                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        592572691                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       592572691                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    515375010                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       515375010                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    515375010                       # number of overall hits
system.cpu0.dcache.overall_hits::total      515375010                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     82331863                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      82331863                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     82331863                       # number of overall misses
system.cpu0.dcache.overall_misses::total     82331863                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2823811073354                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2823811073354                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2823811073354                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2823811073354                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    597706873                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    597706873                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    597706873                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    597706873                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.137746                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.137746                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.137746                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.137746                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34297.912988                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34297.912988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34297.912988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34297.912988                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     29256147                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       127444                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2400819                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1718                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    12.185903                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.181607                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     45021917                       # number of writebacks
system.cpu0.dcache.writebacks::total         45021917                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38225066                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38225066                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38225066                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38225066                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     44106797                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     44106797                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     44106797                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     44106797                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1026175968168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1026175968168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1026175968168                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1026175968168                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073793                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073793                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073793                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073793                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23265.710457                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23265.710457                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23265.710457                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23265.710457                       # average overall mshr miss latency
system.cpu0.dcache.replacements              45021917                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    381900844                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      381900844                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     50365409                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     50365409                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1547574041500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1547574041500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    432266253                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    432266253                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.116515                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.116515                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30726.922946                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30726.922946                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17038126                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17038126                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     33327283                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     33327283                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 734121320500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 734121320500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.077099                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.077099                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22027.637852                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22027.637852                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    133474166                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     133474166                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     31966454                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     31966454                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1276237031854                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1276237031854                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165440620                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165440620                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.193220                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.193220                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39924.260347                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39924.260347                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     21186940                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     21186940                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10779514                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10779514                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 292054647668                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 292054647668                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065156                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065156                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27093.489342                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27093.489342                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2166                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2166                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1773                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1773                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11342500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11342500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.450114                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.450114                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6397.349126                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6397.349126                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1765                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1765                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       403000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       403000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002031                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002031                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        50375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        50375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3722                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3722                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       753500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       753500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3882                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3882                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.041216                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.041216                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4709.375000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4709.375000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       593500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       593500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.041216                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.041216                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3709.375000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3709.375000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184309                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184309                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       915981                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       915981                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92772296500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92772296500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100290                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100290                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436121                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436121                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101281.900498                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101281.900498                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       915981                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       915981                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91856315500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91856315500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436121                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436121                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100281.900498                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100281.900498                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999531                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          561588274                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         45022483                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.473507                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999531                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1244652483                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1244652483                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27809711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            38030039                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              645873                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              666630                       # number of demand (read+write) hits
system.l2.demand_hits::total                 67152253                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27809711                       # number of overall hits
system.l2.overall_hits::.cpu0.data           38030039                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             645873                       # number of overall hits
system.l2.overall_hits::.cpu1.data             666630                       # number of overall hits
system.l2.overall_hits::total                67152253                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1760366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6991471                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5019                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2759029                       # number of demand (read+write) misses
system.l2.demand_misses::total               11515885                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1760366                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6991471                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5019                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2759029                       # number of overall misses
system.l2.overall_misses::total              11515885                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 141712696000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 615252559496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    444506500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 298080550999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1055490312995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 141712696000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 615252559496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    444506500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 298080550999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1055490312995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29570077                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        45021510                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          650892                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3425659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             78668138                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29570077                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       45021510                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         650892                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3425659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            78668138                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.059532                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.155292                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.007711                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.805401                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.146386                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.059532                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.155292                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.007711                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.805401                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.146386                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80501.836550                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88000.445042                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88564.753935                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108038.208732                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91655.162673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80501.836550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88000.445042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88564.753935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108038.208732                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91655.162673                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               8455                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       114                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      74.166667                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3668195                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5334136                       # number of writebacks
system.l2.writebacks::total                   5334136                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         175164                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          71629                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              246816                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        175164                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         71629                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             246816                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1760353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6816307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2687400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11269069                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1760353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6816307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2687400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4760120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16029189                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 124108600500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 535919090997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    393971000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 266068232001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 926489894498                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 124108600500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 535919090997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    393971000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 266068232001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 364745467916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1291235362414                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.059532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.151401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.007696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.784491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.143248                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.059532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.151401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.007696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.784491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.203757                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70502.109804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78623.085932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78652.625275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99005.816775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82215.300527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70502.109804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78623.085932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78652.625275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99005.816775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76625.267413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80555.252197                       # average overall mshr miss latency
system.l2.replacements                       28259449                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14114967                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14114967                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14114967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14114967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     63700155                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         63700155                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     63700155                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     63700155                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4760120                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4760120                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 364745467916                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 364745467916                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76625.267413                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76625.267413                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 96                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       546000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       149000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       695000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.976190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.979592                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6658.536585                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10642.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7239.583333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1656000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       280500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1936500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.976190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.979592                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20195.121951                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20035.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20171.875000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       140500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       218500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19863.636364                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8721682                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           242303                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8963985                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2975517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1651160                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4626677                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 269409121997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 180741455000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  450150576997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11697199                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1893463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13590662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.254379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.872032                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.340431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90541.953549                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109463.319727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97294.575998                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       127267                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        43403                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           170670                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2848250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1607757                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4456007                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 231806101498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 160697094501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 392503195999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.243498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.849109                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.327873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 81385.447730                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99951.108595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88084.061807                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27809711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        645873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28455584                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1760366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5019                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1765385                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 141712696000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    444506500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 142157202500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29570077                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       650892                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30220969                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.059532                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.007711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.058416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80501.836550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88564.753935                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80524.759472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1760353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5009                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1765362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 124108600500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    393971000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 124502571500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.059532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.007696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.058415                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70502.109804                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78652.625275                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70525.235901                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29308357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       424327                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29732684                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      4015954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1107869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5123823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 345843437499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 117339095999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 463182533498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     33324311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1532196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      34856507                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.120511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.723060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.146998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86117.380204                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105914.233541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90397.840343                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        47897                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        28226                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        76123                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3968057                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1079643                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5047700                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 304112989499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 105371137500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 409484126999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.119074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.704638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.144814                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76640.277471                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97598.129660                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81122.912812                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           40                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           38                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                78                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          149                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          109                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             258                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3016999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3348000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6364999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          189                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          147                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           336                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.788360                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.741497                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.767857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20248.315436                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 30715.596330                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24670.538760                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           43                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           83                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          109                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          175                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2106500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1300499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3406999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.576720                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.448980                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.520833                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19325.688073                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19704.530303                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19468.565714                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999930                       # Cycle average of tags in use
system.l2.tags.total_refs                   160826451                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  28259609                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.691036                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.949316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.852321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.851448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.109625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.085567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.151654                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.467958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.185179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.283620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1280129321                       # Number of tag accesses
system.l2.tags.data_accesses               1280129321                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     112662528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     436355712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        320576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     172058368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    293582144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1014979328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    112662528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       320576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     112983104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    341384704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       341384704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1760352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6818058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2688412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4587221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15859052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5334136                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5334136                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         77688458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        300896874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           221059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        118645920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    202444810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             699897122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     77688458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       221059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         77909517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      235407919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            235407919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      235407919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        77688458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       300896874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          221059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       118645920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    202444810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            935305041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4633918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1760352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6085194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2663668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4538639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005445551750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       283369                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       283370                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31772895                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4362605                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15859055                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5334136                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15859055                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5334136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 806193                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                700218                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            602752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            600826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            603465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            647763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2197830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2154088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            673081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            625600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            636726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            624598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           628403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           822721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           931889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1623075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           601075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1078967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            276240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            278077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            276321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            276512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            279367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            279021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            281256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            283479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            292095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            288747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           288461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           377318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           275496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           277996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           277097                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 406324445523                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                75264295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            688565551773                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26993.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45743.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10338175                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2515310                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15859055                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5334136                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7331481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2555148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1533049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1284746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  977204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  439463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  275444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  204211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  145390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   98778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  67800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  51770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  34726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  22957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  33955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 115375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 216970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 257860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 278392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 286019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 289266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 291306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 294713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 300161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 311925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 301479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 302617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 298875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 289136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 285792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 285811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6833263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.384855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.286108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.388430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4366189     63.90%     63.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1049709     15.36%     79.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       459036      6.72%     85.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       230997      3.38%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       209248      3.06%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        64821      0.95%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        44748      0.65%     94.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        69510      1.02%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       339005      4.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6833263                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       283370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.120863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.475260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    424.506939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       283365    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::204800-212991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        283370                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       283369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.352823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.329204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.921720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           241580     85.25%     85.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4080      1.44%     86.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            23819      8.41%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9300      3.28%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3143      1.11%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1042      0.37%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              297      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               76      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               25      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        283369                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              963382976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                51596352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               296569280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1014979520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            341384704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       664.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    699.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    235.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1450183587000                       # Total gap between requests
system.mem_ctrls.avgGap                      68426.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    112662528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    389452416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       320576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    170474752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    290472704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    296569280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 77688458.179471746087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 268553868.534800052643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 221058.905844384513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 117553909.685106799006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 200300640.484315007925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204504643.341538071632                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1760352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6818058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5009                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2688412                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4587224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5334136                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  51736326865                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 261675605470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    183486021                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 154801017887                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 220169115530                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 35324810603422                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29389.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38379.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36631.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57580.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47996.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6622405.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23265839940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12366068220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         49604821560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12546875520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     114476085360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     630798216090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25672005120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       868729911810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        599.048225                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  60530187591                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  48424740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1341228672909                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25523700720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13566161070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         57872591700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11642025060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     114476085360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     636146525520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21168165600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       880395255030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.092271                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48616666540                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  48424740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1353142193960                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     14473667475                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   68587242859.834595                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     95.00%     95.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 540876549000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   292290202500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1157893398000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32612260                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32612260                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32612260                       # number of overall hits
system.cpu1.icache.overall_hits::total       32612260                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       663307                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        663307                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       663307                       # number of overall misses
system.cpu1.icache.overall_misses::total       663307                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   9681352000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9681352000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   9681352000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9681352000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     33275567                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     33275567                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     33275567                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     33275567                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.019934                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019934                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.019934                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019934                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14595.582438                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14595.582438                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14595.582438                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14595.582438                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          274                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       650860                       # number of writebacks
system.cpu1.icache.writebacks::total           650860                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12415                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12415                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12415                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12415                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       650892                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       650892                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       650892                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       650892                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   8909287500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8909287500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   8909287500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8909287500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019561                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019561                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019561                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019561                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13687.812264                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13687.812264                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13687.812264                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13687.812264                       # average overall mshr miss latency
system.cpu1.icache.replacements                650860                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32612260                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32612260                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       663307                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       663307                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   9681352000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9681352000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     33275567                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     33275567                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.019934                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019934                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14595.582438                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14595.582438                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12415                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12415                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       650892                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       650892                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   8909287500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8909287500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019561                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019561                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13687.812264                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13687.812264                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.234805                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           32568543                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           650860                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            50.039245                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        359826500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.234805                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.976088                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.976088                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         67202026                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        67202026                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43241344                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43241344                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43241344                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43241344                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13551421                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13551421                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13551421                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13551421                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1302592760684                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1302592760684                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1302592760684                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1302592760684                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56792765                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56792765                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56792765                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56792765                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.238612                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.238612                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.238612                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.238612                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 96122.226642                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96122.226642                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 96122.226642                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96122.226642                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7875816                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       126504                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           130036                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1477                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.566428                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.649289                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3425575                       # number of writebacks
system.cpu1.dcache.writebacks::total          3425575                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10902458                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10902458                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10902458                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10902458                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2648963                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2648963                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2648963                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2648963                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 236415744886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 236415744886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 236415744886                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 236415744886                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046643                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046643                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046643                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046643                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89248.413393                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89248.413393                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89248.413393                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89248.413393                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3425575                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33747713                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33747713                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7261098                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7261098                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 570427911000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 570427911000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     41008811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     41008811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.177062                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.177062                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78559.456297                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78559.456297                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5728578                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5728578                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1532520                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1532520                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 125089205000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 125089205000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81623.212095                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81623.212095                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      9493631                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9493631                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6290323                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6290323                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 732164849684                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 732164849684                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15783954                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15783954                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.398526                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.398526                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116395.429882                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116395.429882                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5173880                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5173880                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1116443                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1116443                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 111326539886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 111326539886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070733                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070733                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99715.381695                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99715.381695                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6653000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6653000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.309623                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.309623                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44952.702703                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44952.702703                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          346                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          346                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       657500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       657500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247826                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247826                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5767.543860                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5767.543860                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       544500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       544500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247826                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247826                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4776.315789                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4776.315789                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322390                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322390                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777617                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777617                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76893077000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76893077000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100007                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100007                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370293                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370293                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98882.968094                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98882.968094                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777617                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777617                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76115460000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76115460000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370293                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370293                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97882.968094                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97882.968094                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.358635                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           47989739                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3426443                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.005702                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        359838000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.358635                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.948707                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948707                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121213894                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121213894                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1450183600500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          65078250                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19449103                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64553430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22925313                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8021858                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              89                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             378                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            651                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13591372                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13591371                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30220970                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     34857281                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          336                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          336                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88710199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    135066691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1952644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10278144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             236007678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3784967744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5762781888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     83312128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    438482048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10069543808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        36283424                       # Total snoops (count)
system.tol2bus.snoopTraffic                 341485504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        114951928                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.141335                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.359170                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               99144603     86.25%     86.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15367964     13.37%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 439361      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          114951928                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       157337917992                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       67543060781                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45018611842                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5143473245                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         977662345                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           133599                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1673819281000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1191964                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708744                       # Number of bytes of host memory used
host_op_rate                                  1195313                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1367.93                       # Real time elapsed on the host
host_tick_rate                              163484349                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1630526669                       # Number of instructions simulated
sim_ops                                    1635107632                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.223636                       # Number of seconds simulated
sim_ticks                                223635680500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            82.093176                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5182323                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6312733                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           860900                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7745478                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            402072                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         456726                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           54654                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9610826                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        32820                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        106379                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           591971                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6348300                       # Number of branches committed
system.cpu0.commit.bw_lim_events               646953                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         711573                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8173123                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27423652                       # Number of instructions committed
system.cpu0.commit.committedOps              27683898                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    113568275                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.243764                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.899554                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     99499516     87.61%     87.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9003468      7.93%     95.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1758388      1.55%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1682050      1.48%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       409293      0.36%     98.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       219326      0.19%     99.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       236889      0.21%     99.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       112392      0.10%     99.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       646953      0.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    113568275                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3206                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              836048                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26845765                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5520491                       # Number of loads committed
system.cpu0.commit.membars                     424573                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       425281      1.54%      1.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16755308     60.52%     62.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         183378      0.66%     62.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           76468      0.28%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           472      0.00%     63.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1417      0.01%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           236      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          270      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5626344     20.32%     83.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4613913     16.67%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          526      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          269      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27683898                       # Class of committed instruction
system.cpu0.commit.refs                      10241052                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27423652                       # Number of Instructions Simulated
system.cpu0.committedOps                     27683898                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.152960                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.152960                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             61723575                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               271644                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4612244                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              38039273                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31749526                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 20491037                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                612550                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               576353                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               511798                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9610826                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4658767                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     76710476                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               337465                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          803                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      43368299                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          668                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1763122                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.042985                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          37494806                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5584395                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.193969                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         115088486                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.382362                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.866601                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                86401611     75.07%     75.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21138703     18.37%     93.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3390563      2.95%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2010026      1.75%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1476103      1.28%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  331980      0.29%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   95726      0.08%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   33248      0.03%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  210526      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           115088486                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2748                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2000                       # number of floating regfile writes
system.cpu0.idleCycles                      108495449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              642268                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7104172                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.148790                       # Inst execution rate
system.cpu0.iew.exec_refs                    13037446                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4986740                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                2000938                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8323425                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            393916                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           193159                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5227148                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           35776956                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8050706                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           408211                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             33267102                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 14146                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6999305                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                612550                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7001457                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       186017                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           94816                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         2100                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          671                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          108                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2802934                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       506597                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           671                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       238605                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        403663                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18328756                       # num instructions consuming a value
system.cpu0.iew.wb_count                     32076135                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.745996                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13673176                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.143464                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      32150503                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                43290772                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20492356                       # number of integer regfile writes
system.cpu0.ipc                              0.122655                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.122655                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           445464      1.32%      1.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19641784     58.33%     59.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              254142      0.75%     60.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                76539      0.23%     60.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     60.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                472      0.00%     60.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1417      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              5      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                236      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               270      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8337559     24.76%     85.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4916586     14.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            545      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           275      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              33675312                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3272                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6512                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3217                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3266                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     181380                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005386                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  23332     12.86%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    91      0.05%     12.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    138      0.08%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                119099     65.66%     78.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                38686     21.33%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               29      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              33407956                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         182680453                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     32072918                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         43867415                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  34785608                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 33675312                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             991348                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8093133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            66474                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        279775                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4364654                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    115088486                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.292604                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.716852                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           92639506     80.49%     80.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           15463780     13.44%     93.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4157745      3.61%     97.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1919034      1.67%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             601642      0.52%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             167713      0.15%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              95089      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              28543      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              15434      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      115088486                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.150616                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           631748                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          153696                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8323425                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5227148                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  23676                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2411                       # number of misc regfile writes
system.cpu0.numCycles                       223583935                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   223687504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                9140129                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16923132                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                137835                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                32581376                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5090416                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10277                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47499772                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              36543651                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23701717                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 20115897                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7518175                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                612550                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12882172                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6778645                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2757                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        47497015                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      39756362                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            282133                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2642215                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        287679                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   148602700                       # The number of ROB reads
system.cpu0.rob.rob_writes                   73239115                       # The number of ROB writes
system.cpu0.timesIdled                        1274306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                20065                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            70.541872                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5350189                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7584416                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           620148                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7476219                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            853926                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         955233                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          101307                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9678109                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       110561                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         76623                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           444096                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8476835                       # Number of branches committed
system.cpu1.commit.bw_lim_events               687445                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         414251                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2189208                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36919565                       # Number of instructions committed
system.cpu1.commit.committedOps              37036510                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     93068755                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.397948                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.068435                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     73556636     79.03%     79.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12071355     12.97%     92.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3268276      3.51%     95.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2081555      2.24%     97.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       752969      0.81%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       319208      0.34%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       242715      0.26%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        88596      0.10%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       687445      0.74%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     93068755                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     79283                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1495844                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36469556                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6471162                       # Number of loads committed
system.cpu1.commit.membars                     190410                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       208695      0.56%      0.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        23964338     64.70%     65.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         208741      0.56%     65.83% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           67388      0.18%     66.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         12190      0.03%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         36570      0.10%     66.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          6095      0.02%     66.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         6095      0.02%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6535563     17.65%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5972502     16.13%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        12222      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         6111      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         37036510                       # Class of committed instruction
system.cpu1.commit.refs                      12526398                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36919565                       # Number of Instructions Simulated
system.cpu1.committedOps                     37036510                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.229184                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.229184                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             16089341                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               177163                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5185338                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40308612                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                52620403                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24294059                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                488000                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               231585                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               205911                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9678109                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5589022                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     37894783                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               321660                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         6280                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      41987396                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 611                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          137                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1328146                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.031855                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55131830                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6204115                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.138199                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          93697714                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.450685                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.909928                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                65249576     69.64%     69.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21395118     22.83%     92.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3728172      3.98%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1601034      1.71%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  973218      1.04%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  301516      0.32%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  167978      0.18%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   83588      0.09%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  197514      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            93697714                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    67063                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   48792                       # number of floating regfile writes
system.cpu1.idleCycles                      210120191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              468130                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8769346                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.128005                       # Inst execution rate
system.cpu1.iew.exec_refs                    13406599                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6136989                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 297950                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7063667                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            256999                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           239302                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6212301                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           39222020                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7269610                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           320267                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             38890204                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  1360                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1493880                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                488000                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1496164                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        83743                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          314113                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1693                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          525                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       592505                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       157065                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           525                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       192005                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        276125                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 16149120                       # num instructions consuming a value
system.cpu1.iew.wb_count                     38284416                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.777388                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12554126                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.126011                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      38343167                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                50809400                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24207539                       # number of integer regfile writes
system.cpu1.ipc                              0.121519                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.121519                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           252171      0.64%      0.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             25096523     64.00%     64.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              212655      0.54%     65.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                67526      0.17%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              12190      0.03%     65.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              36570      0.09%     65.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               6095      0.02%     65.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              6095      0.02%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7423311     18.93%     84.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6078997     15.50%     99.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          12225      0.03%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          6113      0.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              39210471                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  79288                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             158576                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        79283                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             79293                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     269341                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006869                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  10548      3.92%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   191      0.07%      3.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3284      1.22%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      5.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                176650     65.59%     70.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                78668     29.21%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39148353                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         172269617                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     38205133                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41328759                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  38762986                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 39210471                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             459034                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2185510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            40196                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         44783                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       823423                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     93697714                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.418478                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.827725                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           67274998     71.80%     71.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18695026     19.95%     91.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4540493      4.85%     96.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1985411      2.12%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             755704      0.81%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             287672      0.31%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             105100      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40030      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              13280      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       93697714                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.129059                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           172672                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           80433                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7063667                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6212301                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 134875                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 60950                       # number of misc regfile writes
system.cpu1.numCycles                       303817905                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   143365551                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1841022                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23234939                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 24115                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                53142710                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                666874                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  187                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51568527                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39775877                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           25139118                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 23970853                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7614824                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                488000                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8409089                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1904179                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            67063                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51501464                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5846040                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            155599                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1040275                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        155610                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   131200362                       # The number of ROB reads
system.cpu1.rob.rob_writes                   79080587                       # The number of ROB writes
system.cpu1.timesIdled                        2272828                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued           787652                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                31090                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              873561                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1456627                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4789921                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9014668                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       733801                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       407220                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5936800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3929254                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11898233                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4336474                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4218104                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1070164                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3164567                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            96804                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          48409                       # Transaction distribution
system.membus.trans_dist::ReadExReq            414982                       # Transaction distribution
system.membus.trans_dist::ReadExResp           412269                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4218101                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1637                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13645041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13645041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    364834624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               364834624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           116910                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4779933                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4779933    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4779933                       # Request fanout histogram
system.membus.respLayer1.occupancy        24601374696                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14424197378                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   223635680500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   223635680500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13150                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6575                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17010956.577947                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4485408.974887                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6575    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     77566000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6575                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   111788641000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 111847039500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3316779                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3316779                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3316779                       # number of overall hits
system.cpu0.icache.overall_hits::total        3316779                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1341988                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1341988                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1341988                       # number of overall misses
system.cpu0.icache.overall_misses::total      1341988                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  85752070488                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  85752070488                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  85752070488                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  85752070488                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4658767                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4658767                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4658767                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4658767                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.288056                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.288056                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.288056                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.288056                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63899.282622                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63899.282622                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63899.282622                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63899.282622                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        27139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              683                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.734993                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1231379                       # number of writebacks
system.cpu0.icache.writebacks::total          1231379                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       110534                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       110534                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       110534                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       110534                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1231454                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1231454                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1231454                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1231454                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  78249611491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  78249611491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  78249611491                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  78249611491                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.264330                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.264330                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.264330                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.264330                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63542.455903                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63542.455903                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63542.455903                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63542.455903                       # average overall mshr miss latency
system.cpu0.icache.replacements               1231379                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3316779                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3316779                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1341988                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1341988                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  85752070488                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  85752070488                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4658767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4658767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.288056                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.288056                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63899.282622                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63899.282622                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       110534                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       110534                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1231454                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1231454                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  78249611491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  78249611491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.264330                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.264330                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63542.455903                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63542.455903                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999284                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4548440                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1231486                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.693457                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999284                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10548988                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10548988                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7522285                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7522285                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7522285                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7522285                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4072226                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4072226                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4072226                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4072226                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 295834044231                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 295834044231                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 295834044231                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 295834044231                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11594511                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11594511                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11594511                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11594511                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.351220                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.351220                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.351220                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.351220                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72646.764750                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72646.764750                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72646.764750                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72646.764750                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17799056                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1349                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           255365                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    69.700452                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    96.357143                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1387264                       # number of writebacks
system.cpu0.dcache.writebacks::total          1387264                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2569328                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2569328                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2569328                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2569328                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1502898                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1502898                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1502898                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1502898                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 110306217444                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 110306217444                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 110306217444                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 110306217444                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.129622                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.129622                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.129622                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.129622                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73395.677846                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73395.677846                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73395.677846                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73395.677846                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1387263                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5191387                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5191387                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1948790                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1948790                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 141757409500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 141757409500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7140177                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7140177                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.272933                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.272933                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 72741.244311                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72741.244311                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       882211                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       882211                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1066579                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1066579                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  78347696500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  78347696500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149377                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 73457.002716                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73457.002716                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2330898                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2330898                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2123436                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2123436                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 154076634731                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 154076634731                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4454334                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4454334                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.476712                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.476712                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72560.055839                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72560.055839                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1687117                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1687117                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       436319                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       436319                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  31958520944                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  31958520944                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.097954                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.097954                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 73245.769595                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73245.769595                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       154408                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       154408                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        21977                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        21977                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    933620000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    933620000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       176385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       176385                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.124597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.124597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42481.685398                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42481.685398                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        18512                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        18512                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3465                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3465                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     30040500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     30040500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019645                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019645                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8669.696970                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8669.696970                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       138677                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       138677                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        20874                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        20874                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    150100000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    150100000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       159551                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       159551                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.130830                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.130830                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7190.763629                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7190.763629                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        20782                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        20782                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    129336000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    129336000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.130253                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.130253                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6223.462612                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6223.462612                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       548500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       548500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       530500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       530500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        74668                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          74668                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31711                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31711                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    532950491                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    532950491                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       106379                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       106379                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.298095                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.298095                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16806.486424                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16806.486424                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31709                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31709                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    501213491                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    501213491                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.298076                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.298076                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15806.663439                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15806.663439                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.565397                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9468423                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1480195                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.396740                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.565397                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.986419                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986419                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25553815                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25553815                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              369455                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              301293                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              523308                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              249181                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1443237                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             369455                       # number of overall hits
system.l2.overall_hits::.cpu0.data             301293                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             523308                       # number of overall hits
system.l2.overall_hits::.cpu1.data             249181                       # number of overall hits
system.l2.overall_hits::total                 1443237                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            861966                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1078943                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1639664                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            729407                       # number of demand (read+write) misses
system.l2.demand_misses::total                4309980                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           861966                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1078943                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1639664                       # number of overall misses
system.l2.overall_misses::.cpu1.data           729407                       # number of overall misses
system.l2.overall_misses::total               4309980                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  72138256500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 104095990995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 131455055500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  65636401996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     373325704991                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  72138256500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 104095990995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 131455055500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  65636401996                       # number of overall miss cycles
system.l2.overall_miss_latency::total    373325704991                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1231421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1380236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2162972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          978588                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5753217                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1231421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1380236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2162972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         978588                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5753217                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.699977                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.781709                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.758061                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.745367                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.749143                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.699977                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.781709                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.758061                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.745367                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.749143                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83690.373518                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96479.601791                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80171.947118                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 89985.977645                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86618.894981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83690.373518                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96479.601791                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80171.947118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 89985.977645                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86618.894981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1038                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        15                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      69.200000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    345827                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1070163                       # number of writebacks
system.l2.writebacks::total                   1070163                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           3454                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          84436                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1049                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          88488                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              177427                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          3454                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         84436                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1049                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         88488                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             177427                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       858512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       994507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1638615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       640919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4132553                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       858512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       994507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1638615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       640919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       501990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4634543                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  63350935564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  86424510062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 115008577034                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  51277247515                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 316061270175                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  63350935564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  86424510062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 115008577034                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  51277247515                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  59435295909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 375496566084                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.697172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.720534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.757576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.654943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.718303                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.697172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.720534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.757576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.654943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.805557                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73791.555114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86901.861990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70186.454435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80005.815891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76480.875182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73791.555114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86901.861990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70186.454435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80005.815891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 118399.362356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81021.271371                       # average overall mshr miss latency
system.l2.replacements                        8545905                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1270869                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1270869                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1270870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1270870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      3984832                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3984832                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      3984836                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3984836                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       501990                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         501990                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  59435295909                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  59435295909                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 118399.362356                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 118399.362356                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1516                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             478                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1994                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         16300                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6039                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              22339                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     42251000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     26447000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     68698000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        17816                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         6517                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24333                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.914908                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.926653                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.918054                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2592.085890                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4379.367445                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3075.249564                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        16294                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6038                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         22332                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    330034498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    120167999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    450202497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.914571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.926500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.917766                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20254.971032                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19901.954124                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20159.524315                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           231                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           235                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                466                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         2229                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         6200                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             8429                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2645500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     14842500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     17488000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2460                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         6435                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           8895                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.906098                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.963481                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.947611                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1186.855092                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2393.951613                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2074.741962                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         2216                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         6198                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         8414                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     45212984                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    124813977                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    170026961                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.900813                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.963170                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.945925                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20402.971119                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20137.782672                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20207.625505                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           104486                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           127779                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                232265                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         291272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         283134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              574406                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  29847286997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  27804265496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   57651552493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       395758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       410913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            806671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.735985                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.689036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.712070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102472.214964                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98201.789598                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100367.253289                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        81806                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        82509                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           164315                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       209466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       200625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         410091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20159092999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  18169591501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38328684500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.529278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.488242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.508375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96240.406553                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90564.942061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93463.851926                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        369455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        523308                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             892763                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       861966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1639664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2501630                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  72138256500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 131455055500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 203593312000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1231421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2162972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3394393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.699977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.758061                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.736989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83690.373518                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80171.947118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81384.262261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         3454                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1049                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4503                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       858512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1638615                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2497127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  63350935564                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 115008577034                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 178359512598                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.697172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.757576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.735662                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73791.555114                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70186.454435                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71425.887669                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       196807                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       121402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            318209                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       787671                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       446273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1233944                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  74248703998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  37832136500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 112080840498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       984478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       567675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1552153                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.800090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.786142                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.794989                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94263.599901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84773.527639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90831.383351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2630                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5979                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         8609                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       785041                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       440294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1225335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  66265417063                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  33107656014                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  99373073077                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.797419                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.775609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.789442                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84410.135347                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75194.429209                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81098.697970                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1261                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           77                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1338                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1500                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          139                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1639                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu1.data       160500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       160500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2761                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          216                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2977                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.543281                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.643519                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.550554                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1154.676259                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total    97.925564                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1500                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          137                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1637                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     28813000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2621000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     31434000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.543281                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.634259                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.549882                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19208.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19131.386861                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19202.199145                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997157                       # Cycle average of tags in use
system.l2.tags.total_refs                    11336364                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8547309                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.326308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.074319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.546418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.265901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        9.532139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.350969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     2.227410                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.626161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.102288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.051030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.148940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.036734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.034803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999956                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  96908309                       # Number of tag accesses
system.l2.tags.data_accesses                 96908309                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      54944832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      63709056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     104871360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      41101760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     31716864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          296343872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     54944832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    104871360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     159816192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     68490496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        68490496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         858513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         995454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1638615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         642215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       495576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4630373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1070164                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1070164                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        245689024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        284878763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        468938408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        183788919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    141823809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1325118923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    245689024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    468938408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        714627432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      306259251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            306259251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      306259251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       245689024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       284878763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       468938408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       183788919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    141823809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1631378174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1011003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    858506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    898106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1638614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    537076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    493323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000357830750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        62347                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        62346                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8766954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             953910                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4630370                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1070168                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4630370                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1070168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 204745                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 59165                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             79980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             76157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            471297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            196949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            287216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            942158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            218800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            433943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            139812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            271242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           163354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           395881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           231944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           233610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           160546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           122739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             83351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             53705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             52269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             51013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             62437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            50565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           146704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           131591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            46551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            44711                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 107476704765                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22128140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            190457229765                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24285.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43035.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3005624                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  806337                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4630370                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1070168                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2419781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  975141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  366588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  166105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   94640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   64092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   54713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   48448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   42189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   37658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  33122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  30546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  26181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  23067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  19727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  40715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  45425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  53529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  74116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  75145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  75437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  73836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1624663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.164429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.223722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.414259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       813101     50.05%     50.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       412669     25.40%     75.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       125116      7.70%     83.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74909      4.61%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        42923      2.64%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32953      2.03%     92.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13620      0.84%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10257      0.63%     93.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        99115      6.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1624663                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        62346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      70.983255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.364519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.956963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          27764     44.53%     44.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          9953     15.96%     60.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          7941     12.74%     73.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         5174      8.30%     81.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         2814      4.51%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         2955      4.74%     90.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2753      4.42%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         1690      2.71%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          750      1.20%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          324      0.52%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          168      0.27%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           43      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           15      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         62346                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        62347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.215824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.202309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.692494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            56060     89.92%     89.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1068      1.71%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3700      5.93%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1186      1.90%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              257      0.41%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               57      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         62347                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              283240192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13103680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64703744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               296343680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68490752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1266.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       289.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1325.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    306.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  223635603500                       # Total gap between requests
system.mem_ctrls.avgGap                      39230.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     54944384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     57478784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    104871296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     34372864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     31572864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64703744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 245687020.412648350000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 257019737.957244277000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 468938121.884356498718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 153700267.878318279982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 141179904.429427593946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 289326568.351421892643                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       858513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       995454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1638615                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       642215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       495573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1070168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  27818184212                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46038957223                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  47374083462                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25682780094                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  43543224774                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5553256941547                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32402.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46249.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28911.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39990.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     87864.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5189145.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5130918240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2727159105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12274573920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3014335980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17653690080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      98973997440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2529576960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       142304251725.000031                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        636.321769                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5740569509                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7467720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 210427390991                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6469175580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3438440775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19324410000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2263094460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17653690080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     100888760250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        917145120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       150954716265.000031                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        675.002826                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1524399515                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7467720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 214643560985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              24336                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        12169                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5894717.396664                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12187059.186361                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        12169    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    740138000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          12169                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   151902864500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  71732816000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3331447                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3331447                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3331447                       # number of overall hits
system.cpu1.icache.overall_hits::total        3331447                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2257574                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2257574                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2257574                       # number of overall misses
system.cpu1.icache.overall_misses::total      2257574                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 148835298987                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 148835298987                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 148835298987                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 148835298987                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5589021                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5589021                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5589021                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5589021                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.403930                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.403930                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.403930                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.403930                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65927.096515                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65927.096515                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65927.096515                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65927.096515                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       399430                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             3572                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   111.822508                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2162969                       # number of writebacks
system.cpu1.icache.writebacks::total          2162969                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        94598                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        94598                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        94598                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        94598                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2162976                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2162976                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2162976                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2162976                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 140803913488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 140803913488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 140803913488                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 140803913488                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.387004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.387004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.387004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.387004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65097.307362                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65097.307362                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65097.307362                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65097.307362                       # average overall mshr miss latency
system.cpu1.icache.replacements               2162969                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3331447                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3331447                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2257574                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2257574                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 148835298987                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 148835298987                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5589021                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5589021                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.403930                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.403930                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65927.096515                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65927.096515                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        94598                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        94598                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2162976                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2162976                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 140803913488                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 140803913488                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.387004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.387004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65097.307362                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65097.307362                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999852                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6189032                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2163008                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.861308                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999852                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999995                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13341018                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13341018                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8763538                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8763538                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8763538                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8763538                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3597581                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3597581                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3597581                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3597581                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 234313317218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 234313317218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 234313317218                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 234313317218                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12361119                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12361119                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12361119                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12361119                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.291040                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.291040                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.291040                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.291040                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65130.796838                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65130.796838                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65130.796838                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65130.796838                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10358055                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          398                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           136557                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.851513                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    39.800000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1002444                       # number of writebacks
system.cpu1.dcache.writebacks::total          1002444                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2496326                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2496326                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2496326                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2496326                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1101255                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1101255                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1101255                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1101255                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  71004213352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  71004213352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  71004213352                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  71004213352                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089090                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089090                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089090                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089090                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 64475.723926                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 64475.723926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 64475.723926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 64475.723926                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1002444                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5213344                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5213344                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1254645                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1254645                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  72802123500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  72802123500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6467989                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6467989                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.193978                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.193978                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 58026.073909                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58026.073909                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       601955                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       601955                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       652690                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       652690                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  40412604000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  40412604000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.100911                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.100911                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 61916.995817                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 61916.995817                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3550194                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3550194                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2342936                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2342936                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 161511193718                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 161511193718                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5893130                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5893130                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.397571                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.397571                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68935.384372                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68935.384372                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1894371                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1894371                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       448565                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       448565                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  30591609352                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  30591609352                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.076117                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.076117                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 68198.832615                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68198.832615                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        76890                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        76890                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        28720                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        28720                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    780921000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    780921000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       105610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       105610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.271944                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.271944                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27190.842618                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27190.842618                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        25234                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        25234                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3486                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3486                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     32845500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     32845500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.033008                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.033008                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9422.117040                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9422.117040                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        55646                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        55646                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        28353                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        28353                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    292898500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    292898500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        83999                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        83999                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.337540                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.337540                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10330.423588                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10330.423588                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        28345                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        28345                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    264779500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    264779500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.337444                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.337444                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9341.312401                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9341.312401                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      5404500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      5404500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      5178500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      5178500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        48871                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          48871                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        27752                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        27752                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    136134498                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    136134498                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        76623                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        76623                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.362189                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.362189                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4905.394134                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4905.394134                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            9                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            9                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        27743                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        27743                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    108222000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    108222000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.362071                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.362071                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3900.875897                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3900.875897                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.526755                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10121059                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1092168                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.266943                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.526755                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.985211                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985211                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26346839                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26346839                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 223635680500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5120643                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2341033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4513173                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7475747                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           888474                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           98542                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         48883                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         147425                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          244                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          244                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           842866                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          842867                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3394429                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1726213                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2977                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2977                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3694253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4349413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6488917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3155039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17687622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    157619200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    177120000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    276860224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126785408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              738384832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9759117                       # Total snoops (count)
system.tol2bus.snoopTraffic                  81964736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15548552                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.361971                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.532286                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10327643     66.42%     66.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4813688     30.96%     97.38% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 407221      2.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15548552                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11733413491                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2258606495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1849594660                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1673825742                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3245419584                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
