Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9fc41e3ab5c8441e9ebd94e944e4fad9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 32 into temp is out of bounds [C:/Projects/NSDC/Week 1/ALU/ALU.srcs/sources_1/new/ALU.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
