

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
5f50f4a99376f06d6117c4587fc14674  /root/ispass2009-benchmarks/bin/release/RAY
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=rayTracing.cu
self exe links to: /root/ispass2009-benchmarks/bin/release/RAY
Running md5sum using "md5sum /root/ispass2009-benchmarks/bin/release/RAY "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /root/ispass2009-benchmarks/bin/release/RAY > _cuobjdump_complete_output_LcUijF"
Parsing file _cuobjdump_complete_output_LcUijF
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: rayTracing.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: rayTracing.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x40ad70, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating constant region for "MView" from 0x100 to 0x130 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cnode" from 0x180 to 0x220 (global memory space) 2
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmi6float3S__param_0" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmi6float3S__param_1" from 0x18 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmi6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmi6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Zmi6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmi6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmi6float3S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z9normalize6float3_param_0" from 0xc to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z9normalize6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9normalize6float3'...
GPGPU-Sim PTX: reconvergence points for _Z9normalize6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9normalize6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9normalize6float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_0" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_1" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "_Z18intersectionSphere5Rayon6float3f_param_2" from 0x28 to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b8 (_1.ptx:122) @%p3 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d8 (_1.ptx:129) @%p4 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_0" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_1" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "_Z16intersectionPlan5Rayon6float3S0__param_2" from 0x28 to 0x34
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2c0 (_1.ptx:185) @%p1 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10getNormale6float3S__param_0" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z10getNormale6float3S__param_1" from 0x18 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z11getNormaleP6float3_param_0" from 0xc to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float3_param_0" from 0xc to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float3_param_1" from 0x3c to 0x48
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float3'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float4_param_0" from 0x10 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3mul10matrice3x46float4_param_1" from 0x40 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z14rgbaFloatToInt6float4_param_0" from 0x4 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_1" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_2" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "_Z12notShadowRayP4Node6float3S1_f_param_3" from 0x24 to 0x28
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c8 (_1.ptx:471) @%p2 bra BB9_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x810 (_1.ptx:486) @%p3 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x868 (_1.ptx:505) bra.uni BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8d8 (_1.ptx:529) @%p6 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8f8 (_1.ptx:536) @%p7 bra BB9_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x928 (_1.ptx:545) bra.uni BB9_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:551) mov.f32 %f26, %f78;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x948 (_1.ptx:554) @%p8 bra BB9_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x988 (_1.ptx:563) @%p9 bra BB9_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x998 (_1.ptx:567) bra.uni BB9_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (_1.ptx:573) mov.f32 %f27, %f77;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9d0 (_1.ptx:581) @%p12 bra BB9_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d8 (_1.ptx:584) selp.u32 %r14, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z15float2int_pow20f_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "_Z15float2int_pow50f_param_0" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot12" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd18 (_1.ptx:737) @%p10 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @ 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xfb0 (_1.ptx:851) @%p12 bra BB12_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xff8 (_1.ptx:866) @%p13 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1050 (_1.ptx:885) bra.uni BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x10c0 (_1.ptx:909) @%p16 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x10e0 (_1.ptx:916) @%p17 bra BB12_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1110 (_1.ptx:925) bra.uni BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:932) setp.lt.f32 %p18, %f694, 0f461C4000;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1160 (_1.ptx:942) @%p21 bra BB12_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x11a8 (_1.ptx:957) @%p22 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1200 (_1.ptx:976) bra.uni BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1270 (_1.ptx:1000) @%p25 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1290 (_1.ptx:1007) @%p26 bra BB12_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x12c0 (_1.ptx:1016) bra.uni BB12_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d0 (_1.ptx:1023) setp.lt.f32 %p27, %f695, %f68;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1310 (_1.ptx:1033) @%p30 bra BB12_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1358 (_1.ptx:1048) @%p31 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x13b0 (_1.ptx:1067) bra.uni BB12_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1420 (_1.ptx:1091) @%p34 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1440 (_1.ptx:1098) @%p35 bra BB12_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1470 (_1.ptx:1107) bra.uni BB12_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1114) setp.lt.f32 %p36, %f696, %f83;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x14c0 (_1.ptx:1124) @%p39 bra BB12_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1508 (_1.ptx:1139) @%p40 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1560 (_1.ptx:1158) bra.uni BB12_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x15d0 (_1.ptx:1182) @%p43 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x15f0 (_1.ptx:1189) @%p44 bra BB12_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1620 (_1.ptx:1198) bra.uni BB12_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1630 (_1.ptx:1205) setp.lt.f32 %p45, %f697, %f98;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1670 (_1.ptx:1214) @%p50 bra BB12_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f8 (_1.ptx:1857) add.s32 %r130, %r130, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1678 (_1.ptx:1215) bra.uni BB12_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f8 (_1.ptx:1857) add.s32 %r130, %r130, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x17b0 (_1.ptx:1267) @%p51 bra BB12_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1830 (_1.ptx:1293) mov.f32 %f139, %f706;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x17d8 (_1.ptx:1275) bra.uni BB12_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1830 (_1.ptx:1293) mov.f32 %f139, %f706;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1868 (_1.ptx:1301) @%p52 bra BB12_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c0 (_1.ptx:1318) mov.f32 %f148, %f705;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1888 (_1.ptx:1306) bra.uni BB12_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c0 (_1.ptx:1318) mov.f32 %f148, %f705;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1930 (_1.ptx:1334) @%p53 bra BB12_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_1.ptx:1828) add.f32 %f531, %f137, %f137;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1998 (_1.ptx:1355) @%p54 bra BB12_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x19e0 (_1.ptx:1370) @%p55 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1a38 (_1.ptx:1389) bra.uni BB12_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1aa8 (_1.ptx:1413) @%p58 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1420) @%p59 bra BB12_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1429) bra.uni BB12_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b08 (_1.ptx:1435) mov.f32 %f169, %f709;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1b18 (_1.ptx:1438) @%p60 bra BB12_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1b58 (_1.ptx:1447) @%p61 bra BB12_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1b68 (_1.ptx:1451) bra.uni BB12_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b78 (_1.ptx:1457) mov.f32 %f170, %f708;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1ba0 (_1.ptx:1465) @%p64 bra BB12_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba8 (_1.ptx:1468) setp.neu.f32 %p65, %f170, 0f00000000;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1bb0 (_1.ptx:1469) @%p65 bra BB12_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_1.ptx:1828) add.f32 %f531, %f137, %f137;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1cd0 (_1.ptx:1516) @%p66 bra BB12_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1ce8 (_1.ptx:1522) @%p67 bra BB12_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1d00 (_1.ptx:1528) @%p68 bra BB12_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1d10 (_1.ptx:1532) @%p69 bra BB12_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1d20 (_1.ptx:1537) @%p70 bra BB12_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1d50 (_1.ptx:1549) @%p71 bra BB12_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1d68 (_1.ptx:1554) @%p72 bra BB12_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1d80 (_1.ptx:1559) @%p73 bra BB12_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1d98 (_1.ptx:1565) @%p74 bra BB12_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x20d8 (_1.ptx:1740) @%p81 bra BB12_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f0 (_1.ptx:1749) mov.b32 %r87, %f710;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x20e0 (_1.ptx:1741) bra.uni BB12_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f0 (_1.ptx:1749) mov.b32 %r87, %f710;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2120 (_1.ptx:1757) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2138 (_1.ptx:1763) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2170 (_1.ptx:1776) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2190 (_1.ptx:1783) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x21a0 (_1.ptx:1788) @%p83 bra BB12_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x21c8 (_1.ptx:1796) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x21d8 (_1.ptx:1800) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x21f0 (_1.ptx:1806) bra.uni BB12_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1812) mov.f32 %f187, %f711;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2318 (_1.ptx:1863) @%p87 bra BB12_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2320 (_1.ptx:1865) add.s32 %r94, %r132, -1;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2330 (_1.ptx:1868) @%p88 bra BB12_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (_1.ptx:1893) ld.local.v4.f32 {%f571, %f572, %f573, %f574}, [%rl3];
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x23b0 (_1.ptx:1889) @%p89 bra BB12_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (_1.ptx:1893) ld.local.v4.f32 {%f571, %f572, %f573, %f574}, [%rl3];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_1" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_2" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_ZN4dim3C1Ejjj_param_3" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_ZN4dim3C1Ejjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4dim3C1Ejjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4dim3C1Ejjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4dim3C1Ejjj'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Z3zIZo"
Running: cat _ptx_Z3zIZo | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_fnU9F8
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_fnU9F8 --output-file  /dev/null 2> _ptx_Z3zIZoinfo"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=43, lmem=0, smem=0, cmem=324
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Z3zIZo _ptx2_fnU9F8 _ptx_Z3zIZoinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647740; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647780; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x647780
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x647780
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x647780
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 160 bytes  to  symbol cnode+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x647740
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x647740
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x647740
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 48 bytes  to  symbol MView+0 @0x100 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x40ad70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6renderPjP4Nodejjff' to stream 0, gridDim= (16,32,1) blockDim = (16,8,1) 
kernel '_Z6renderPjP4Nodejjff' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 9600 (ipc=19.2) sim_rate=9600 (inst/sec) elapsed = 0:0:00:01 / Fri Mar 19 13:47:51 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(12,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(1,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(6,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(14,3,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 688864 (ipc=196.8) sim_rate=344432 (inst/sec) elapsed = 0:0:00:02 / Fri Mar 19 13:47:53 2021
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(13,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(3,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(13,1,0) tid=(15,5,0)
GPGPU-Sim PTX: WARNING (_1.ptx:936) ** reading undefined register '%r129' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(8,1,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1319744 (ipc=240.0) sim_rate=439914 (inst/sec) elapsed = 0:0:00:03 / Fri Mar 19 13:47:54 2021
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(10,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(11,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(15,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(8,2,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1952000 (ipc=244.0) sim_rate=488000 (inst/sec) elapsed = 0:0:00:04 / Fri Mar 19 13:47:55 2021
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(11,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(5,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(5,3,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2592000 (ipc=259.2) sim_rate=518400 (inst/sec) elapsed = 0:0:00:05 / Fri Mar 19 13:47:56 2021
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(11,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(9,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(9,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(10,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(10,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(7,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(10,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 3402203 (ipc=272.2) sim_rate=567033 (inst/sec) elapsed = 0:0:00:06 / Fri Mar 19 13:47:57 2021
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,1,0) tid=(10,2,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,4,0) tid=(15,6,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(10,0,0) tid=(15,4,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(6,1,0) tid=(15,2,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(3,2,0) tid=(15,4,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(9,4,0) tid=(10,1,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(12,1,0) tid=(15,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,0,0) tid=(3,5,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,2,0) tid=(11,7,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(6,0,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 4385163 (ipc=313.2) sim_rate=626451 (inst/sec) elapsed = 0:0:00:07 / Fri Mar 19 13:47:58 2021
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(11,1,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(15,2,0) tid=(11,3,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(8,1,0) tid=(11,3,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(14,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,3,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 4803051 (ipc=300.2) sim_rate=600381 (inst/sec) elapsed = 0:0:00:08 / Fri Mar 19 13:47:59 2021
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(7,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(4,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(8,4,0) tid=(11,5,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(15,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(14,0,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 5387275 (ipc=307.8) sim_rate=598586 (inst/sec) elapsed = 0:0:00:09 / Fri Mar 19 13:48:00 2021
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(7,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(3,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(10,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(13,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(1,1,0) tid=(11,7,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(7,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(0,2,0) tid=(11,7,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(14,2,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 6209131 (ipc=310.5) sim_rate=620913 (inst/sec) elapsed = 0:0:00:10 / Fri Mar 19 13:48:01 2021
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(5,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(14,1,0) tid=(11,7,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,4,0) tid=(11,3,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(10,4,0) tid=(11,3,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(4,3,0) tid=(11,3,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(1,4,0) tid=(11,7,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(2,1,0) tid=(14,3,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 6979356 (ipc=317.2) sim_rate=634486 (inst/sec) elapsed = 0:0:00:11 / Fri Mar 19 13:48:02 2021
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(12,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(13,1,0) tid=(0,3,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(9,0,0) tid=(12,3,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(4,2,0) tid=(14,4,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(10,1,0) tid=(13,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(7,2,0) tid=(10,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23678,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23679,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23702,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(23703,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23772,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23773,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23841,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(23842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23865,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(23866,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23867,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23868,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23884,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23885,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23895,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23896,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23907,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(23908,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (23911,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(23912,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23939,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(23940,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23965,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(23966,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23966,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(23967,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23970,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23971,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(5,1,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23994,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23994,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23995,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(23995,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 7635791 (ipc=318.2) sim_rate=636315 (inst/sec) elapsed = 0:0:00:12 / Fri Mar 19 13:48:03 2021
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24000,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24001,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (24002,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(24003,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24004,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24005,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24088,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(24089,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24090,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24091,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24092,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24093,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24096,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(24097,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24103,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(24104,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24112,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(24113,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24128,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(24129,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24154,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(24155,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24158,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24159,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24163,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(24164,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (24165,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(24166,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24169,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24170,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24179,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(24180,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24187,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24188,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24193,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(24194,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24199,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(24200,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(24200,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24202,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24203,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24206,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(24207,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24215,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(24216,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(15,4,0) tid=(15,4,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(11,4,0) tid=(11,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(14,6,0) tid=(13,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(10,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(10,0,0) tid=(4,5,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(9,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 8233353 (ipc=322.9) sim_rate=633334 (inst/sec) elapsed = 0:0:00:13 / Fri Mar 19 13:48:04 2021
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(9,6,0) tid=(0,3,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(13,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(8,2,0) tid=(13,2,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(7,1,0) tid=(6,1,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(12,4,0) tid=(0,1,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(11,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(12,5,0) tid=(14,4,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 8971496 (ipc=332.3) sim_rate=640821 (inst/sec) elapsed = 0:0:00:14 / Fri Mar 19 13:48:05 2021
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(8,3,0) tid=(3,1,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(8,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(12,6,0) tid=(12,3,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(0,7,0) tid=(14,4,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28532,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(28533,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28768,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28769,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(2,5,0) tid=(12,4,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 9702672 (ipc=334.6) sim_rate=646844 (inst/sec) elapsed = 0:0:00:15 / Fri Mar 19 13:48:06 2021
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(1,7,0) tid=(3,4,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(2,7,0) tid=(3,6,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(2,6,0) tid=(13,2,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(5,0,0) tid=(3,4,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(8,3,0) tid=(10,2,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(7,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 10294616 (ipc=337.5) sim_rate=643413 (inst/sec) elapsed = 0:0:00:16 / Fri Mar 19 13:48:07 2021
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(8,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(9,0,0) tid=(9,7,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(0,5,0) tid=(14,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(5,0,0) tid=(15,2,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(5,0,0) tid=(0,7,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(3,5,0) tid=(4,2,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(8,2,0) tid=(0,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(7,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 11067680 (ipc=345.9) sim_rate=651040 (inst/sec) elapsed = 0:0:00:17 / Fri Mar 19 13:48:08 2021
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(8,6,0) tid=(1,4,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(10,5,0) tid=(10,1,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(7,3,0) tid=(12,1,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(14,6,0) tid=(14,6,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(5,5,0) tid=(13,4,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(6,2,0) tid=(14,5,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(11,4,0) tid=(11,6,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(7,2,0) tid=(9,2,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(8,5,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 11941121 (ipc=351.2) sim_rate=663395 (inst/sec) elapsed = 0:0:00:18 / Fri Mar 19 13:48:09 2021
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(5,0,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (34129,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(34130,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(9,3,0) tid=(5,1,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(7,1,0) tid=(9,6,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(4,5,0) tid=(12,3,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,6,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35036,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(35037,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(5,5,0) tid=(13,3,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(12,6,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 12568432 (ipc=354.0) sim_rate=661496 (inst/sec) elapsed = 0:0:00:19 / Fri Mar 19 13:48:10 2021
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(3,7,0) tid=(10,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1,7,0) tid=(13,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(12,6,0) tid=(10,7,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(3,7,0) tid=(4,7,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(7,2,0) tid=(4,7,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(12,6,0) tid=(11,3,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(5,7,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 13304765 (ipc=354.8) sim_rate=665238 (inst/sec) elapsed = 0:0:00:20 / Fri Mar 19 13:48:11 2021
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1,5,0) tid=(3,7,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(3,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37887,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37888,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (37920,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(37921,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (37928,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(37929,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37973,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37974,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (37982,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(37983,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38022,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(38023,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,1,0) tid=(6,5,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(12,5,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (38444,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(38445,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38473,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(38474,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38506,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38507,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38520,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(38521,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38529,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(38530,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38561,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(38562,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (38586,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(38587,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (38599,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(38600,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38632,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38633,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38714,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(38715,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38721,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(38722,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(10,7,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38794,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(38795,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (38797,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(38798,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (38799,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(38800,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(8,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 13813171 (ipc=354.2) sim_rate=657770 (inst/sec) elapsed = 0:0:00:21 / Fri Mar 19 13:48:12 2021
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(6,8,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39309,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(39310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39341,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(39342,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39368,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(39369,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39487,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(39488,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39537,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39538,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39553,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(39554,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39567,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(39568,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(5,8,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39625,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(39626,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39690,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(39691,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39696,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(39697,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39714,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(39715,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39720,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39721,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39728,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39729,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39782,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(39783,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39803,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(39804,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39849,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(39850,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (39861,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(39862,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39887,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39888,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (39895,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(39896,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(10,7,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39911,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39912,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39919,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(39920,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(15,7,0) tid=(9,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(0,8,0) tid=(14,7,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 14340153 (ipc=354.1) sim_rate=651825 (inst/sec) elapsed = 0:0:00:22 / Fri Mar 19 13:48:13 2021
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(5,7,0) tid=(9,2,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(3,9,0) tid=(9,2,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(8,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(9,8,0) tid=(2,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(9,9,0) tid=(1,1,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(4,7,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 14976235 (ipc=356.6) sim_rate=651140 (inst/sec) elapsed = 0:0:00:23 / Fri Mar 19 13:48:14 2021
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(10,7,0) tid=(13,3,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(3,9,0) tid=(11,5,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(6,9,0) tid=(1,6,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(3,8,0) tid=(13,3,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(7,9,0) tid=(2,6,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(3,8,0) tid=(15,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(9,2,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (43667,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(43668,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (43699,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(43700,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(15,8,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 15686127 (ipc=356.5) sim_rate=653588 (inst/sec) elapsed = 0:0:00:24 / Fri Mar 19 13:48:15 2021
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(7,4,0) tid=(12,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (44348,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(44349,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(8,6,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (44689,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(44690,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(11,8,0) tid=(6,7,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(8,5,0) tid=(6,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(13,8,0) tid=(15,6,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(9,9,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 16244447 (ipc=357.0) sim_rate=649777 (inst/sec) elapsed = 0:0:00:25 / Fri Mar 19 13:48:16 2021
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(10,7,0) tid=(6,7,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(10,8,0) tid=(8,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(14,9,0) tid=(4,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(2,8,0) tid=(1,3,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(4,7,0) tid=(8,2,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(12,8,0) tid=(0,4,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(7,7,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 16972432 (ipc=361.1) sim_rate=652785 (inst/sec) elapsed = 0:0:00:26 / Fri Mar 19 13:48:17 2021
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(4,9,0) tid=(10,6,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(5,7,0) tid=(12,1,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(10,9,0) tid=(7,2,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(15,8,0) tid=(9,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(9,9,0) tid=(15,2,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(10,7,0) tid=(2,3,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1,8,0) tid=(13,1,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(14,9,0) tid=(11,3,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(7,4,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 17772156 (ipc=362.7) sim_rate=658228 (inst/sec) elapsed = 0:0:00:27 / Fri Mar 19 13:48:18 2021
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(6,8,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (49227,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(49228,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (49450,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(49451,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (49471,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(49472,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(7,8,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (49515,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(49516,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(7,9,0) tid=(2,4,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(15,9,0) tid=(2,7,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(8,5,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (50293,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(50294,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 18327976 (ipc=362.9) sim_rate=654570 (inst/sec) elapsed = 0:0:00:28 / Fri Mar 19 13:48:19 2021
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(12,8,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (50549,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(50550,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(7,9,0) tid=(11,5,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(12,8,0) tid=(5,7,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(15,8,0) tid=(15,1,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(0,8,0) tid=(4,5,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(8,8,0) tid=(7,1,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(8,5,0) tid=(14,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (52463,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(52464,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 19016466 (ipc=362.2) sim_rate=655740 (inst/sec) elapsed = 0:0:00:29 / Fri Mar 19 13:48:20 2021
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(8,8,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (52747,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(52748,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (52839,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(52840,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(6,0,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (53021,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(53022,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (53029,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(53030,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (53055,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(53056,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (53080,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(53081,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (53087,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(53088,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (53099,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(53100,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (53127,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(53128,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (53135,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(53136,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(6,9,0) tid=(15,2,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(15,10,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (53464,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(53465,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (53487,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(53488,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (53586,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(53587,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (53617,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(53618,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (53751,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(53752,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,8,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (53821,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(53822,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (53833,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(53834,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 19490001 (ipc=360.9) sim_rate=649666 (inst/sec) elapsed = 0:0:00:30 / Fri Mar 19 13:48:21 2021
GPGPU-Sim uArch: Shader 2 finished CTA #0 (54017,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(54018,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (54025,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(54026,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (54034,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(54035,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(10,11,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (54073,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(54074,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (54129,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(54130,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (54134,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(54135,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (54141,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(54142,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (54158,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(54159,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (54172,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(54173,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (54188,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(54189,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (54200,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(54201,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (54250,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(54251,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (54268,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(54269,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (54337,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(54338,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(6,1,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (54353,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(54354,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (54399,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(54400,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (54413,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(54414,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (54447,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(54448,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (54620,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(54621,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(8,1,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (54660,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(54661,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (54673,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (54673,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(54674,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(54674,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (54727,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(54728,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (54749,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(54750,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (54770,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(54771,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (54778,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(54779,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (54803,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(54804,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (54837,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(54838,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (54851,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(54852,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(7,10,0) tid=(13,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(0,12,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (55332,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(55333,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(4,12,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (55387,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(55388,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 20059056 (ipc=361.4) sim_rate=647066 (inst/sec) elapsed = 0:0:00:31 / Fri Mar 19 13:48:22 2021
GPGPU-Sim uArch: Shader 10 finished CTA #2 (55541,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(55542,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1,12,0) tid=(6,7,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(6,13,0) tid=(3,1,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(5,10,0) tid=(11,7,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(2,10,0) tid=(7,1,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(3,10,0) tid=(10,4,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(7,12,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (56897,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(56898,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (56928,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(56929,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(4,13,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 20700860 (ipc=363.2) sim_rate=646901 (inst/sec) elapsed = 0:0:00:32 / Fri Mar 19 13:48:23 2021
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(1,10,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (57242,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(57243,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(5,11,0) tid=(14,3,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(11,0,0) tid=(8,5,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(2,11,0) tid=(15,4,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(8,10,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (58237,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(58238,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(10,11,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 21291440 (ipc=364.0) sim_rate=645195 (inst/sec) elapsed = 0:0:00:33 / Fri Mar 19 13:48:24 2021
GPGPU-Sim uArch: Shader 12 finished CTA #0 (58585,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(58586,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (58592,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(58593,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(3,11,0) tid=(4,1,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(4,11,0) tid=(6,5,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(9,13,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (59203,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(59204,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (59220,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(59221,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (59249,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(59250,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(4,10,0) tid=(0,2,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(11,13,0) tid=(11,2,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(4,12,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 21920335 (ipc=365.3) sim_rate=644715 (inst/sec) elapsed = 0:0:00:34 / Fri Mar 19 13:48:25 2021
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(10,11,0) tid=(8,7,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(9,10,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (60272,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(60273,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(15,10,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (60527,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(60528,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(7,12,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (60760,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(60761,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1,13,0) tid=(3,5,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(12,11,0) tid=(9,2,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(12,10,0) tid=(6,1,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(5,12,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 22626608 (ipc=367.9) sim_rate=646474 (inst/sec) elapsed = 0:0:00:35 / Fri Mar 19 13:48:26 2021
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(5,14,0) tid=(11,7,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(14,12,0) tid=(12,5,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(9,11,0) tid=(10,7,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(8,10,0) tid=(3,1,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(6,12,0) tid=(12,3,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(7,12,0) tid=(6,5,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(14,12,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (62864,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(62865,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (62898,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(62899,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(4,10,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 23390405 (ipc=371.3) sim_rate=649733 (inst/sec) elapsed = 0:0:00:36 / Fri Mar 19 13:48:27 2021
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(4,11,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (63159,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(63160,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(14,12,0) tid=(12,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63508,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(63509,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (63581,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(63582,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (63590,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(63591,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(6,11,0) tid=(11,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(1,13,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (63866,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(63867,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(6,13,0) tid=(6,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(14,12,0) tid=(4,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(7,13,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 24059289 (ipc=373.0) sim_rate=650251 (inst/sec) elapsed = 0:0:00:37 / Fri Mar 19 13:48:28 2021
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(4,13,0) tid=(2,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(5,13,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (64917,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(64918,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(14,13,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (65195,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(65196,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (65227,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(65228,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (65246,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(65247,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (65290,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(65291,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(5,11,0) tid=(8,2,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(13,13,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (65650,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(65651,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(14,14,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (65881,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(65882,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (65917,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(65918,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 24722994 (ipc=374.6) sim_rate=650605 (inst/sec) elapsed = 0:0:00:38 / Fri Mar 19 13:48:29 2021
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(3,12,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (66127,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(66128,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (66184,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(66185,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (66195,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(66196,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(13,10,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (66310,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(66311,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (66334,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(66335,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (66342,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(66343,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (66350,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(66351,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(5,15,0) tid=(8,7,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(0,13,0) tid=(14,7,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(12,11,0) tid=(11,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(0,13,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (67182,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(67183,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(14,14,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 25382128 (ipc=376.0) sim_rate=650823 (inst/sec) elapsed = 0:0:00:39 / Fri Mar 19 13:48:30 2021
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(10,13,0) tid=(14,7,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(1,13,0) tid=(13,2,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(0,14,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (68059,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(68060,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (68065,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(68066,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (68090,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(68091,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (68109,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(68110,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (68137,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(68138,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(1,14,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (68321,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(68322,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (68338,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(68339,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (68398,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(68399,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (68444,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(68445,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (68552,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(68553,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(15,14,0) tid=(2,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (68579,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(68580,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (68591,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(68592,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (68608,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(68609,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (68687,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(68688,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(15,14,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (68910,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(68911,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (68928,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(68929,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 25968533 (ipc=376.4) sim_rate=649213 (inst/sec) elapsed = 0:0:00:40 / Fri Mar 19 13:48:31 2021
GPGPU-Sim uArch: Shader 1 finished CTA #0 (69010,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(69011,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (69030,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(69031,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(13,11,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (69078,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(69079,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (69100,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(69101,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (69211,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(69212,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (69258,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(69259,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(11,15,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (69314,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(69315,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (69474,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(69475,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(2,13,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (69574,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(69575,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (69582,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(69583,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (69590,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(69591,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(14,14,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (69932,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(69933,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(8,17,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (69967,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(69968,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (69999,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(70000,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 26400153 (ipc=377.1) sim_rate=643906 (inst/sec) elapsed = 0:0:00:41 / Fri Mar 19 13:48:32 2021
GPGPU-Sim uArch: Shader 13 finished CTA #1 (70028,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(70029,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (70036,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(70037,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (70044,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(70045,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(15,16,0) tid=(6,7,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(5,17,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (70451,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(70452,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(5,14,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (70756,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(70757,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (70773,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(70774,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,17,0) tid=(12,6,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(15,17,0) tid=(0,5,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(11,16,0) tid=(1,1,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(7,16,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 27083436 (ipc=378.8) sim_rate=644843 (inst/sec) elapsed = 0:0:00:42 / Fri Mar 19 13:48:33 2021
GPGPU-Sim uArch: Shader 5 finished CTA #0 (71676,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(71677,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(3,16,0) tid=(2,0,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(3,17,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (72016,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(72017,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(6,17,0) tid=(13,7,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(12,17,0) tid=(10,3,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(14,17,0) tid=(4,5,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(3,15,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 27717314 (ipc=379.7) sim_rate=644588 (inst/sec) elapsed = 0:0:00:43 / Fri Mar 19 13:48:34 2021
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(8,15,0) tid=(12,1,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(11,15,0) tid=(14,6,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(7,16,0) tid=(0,1,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(13,14,0) tid=(11,6,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(3,14,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (73974,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(73975,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (74020,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(74021,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(8,14,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (74190,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(74191,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(11,17,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 28413030 (ipc=381.4) sim_rate=645750 (inst/sec) elapsed = 0:0:00:44 / Fri Mar 19 13:48:35 2021
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(15,15,0) tid=(3,6,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(11,14,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (74771,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(74772,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(12,15,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (74948,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(74949,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (74979,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(74980,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(15,15,0) tid=(7,7,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(3,15,0) tid=(0,6,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(13,14,0) tid=(3,1,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(0,17,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (75821,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(75822,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(12,17,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 29094133 (ipc=382.8) sim_rate=646536 (inst/sec) elapsed = 0:0:00:45 / Fri Mar 19 13:48:36 2021
GPGPU-Sim uArch: Shader 8 finished CTA #2 (76050,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(76051,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(1,16,0) tid=(9,7,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(10,15,0) tid=(1,7,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(10,16,0) tid=(1,5,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(13,15,0) tid=(5,0,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(0,17,0) tid=(11,6,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(4,16,0) tid=(2,4,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(4,16,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 29787762 (ipc=384.4) sim_rate=647560 (inst/sec) elapsed = 0:0:00:46 / Fri Mar 19 13:48:37 2021
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(6,17,0) tid=(12,2,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(11,17,0) tid=(14,5,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(12,17,0) tid=(9,0,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(1,17,0) tid=(5,7,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(5,16,0) tid=(10,6,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(4,17,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (78867,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(78868,0)
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 30426708 (ipc=385.1) sim_rate=647376 (inst/sec) elapsed = 0:0:00:47 / Fri Mar 19 13:48:38 2021
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(15,16,0) tid=(0,3,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(7,15,0) tid=(5,1,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(7,16,0) tid=(12,7,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(12,16,0) tid=(15,7,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(7,17,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (80045,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(80046,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(6,16,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (80248,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(80249,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(15,16,0) tid=(0,7,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(10,18,0) tid=(0,6,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(0,17,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 31249116 (ipc=385.8) sim_rate=651023 (inst/sec) elapsed = 0:0:00:48 / Fri Mar 19 13:48:39 2021
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(1,17,0) tid=(1,6,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(4,15,0) tid=(7,5,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(2,18,0) tid=(14,5,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(4,17,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (82025,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(82026,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(3,17,0) tid=(14,5,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(6,17,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 31863635 (ipc=386.2) sim_rate=650278 (inst/sec) elapsed = 0:0:00:49 / Fri Mar 19 13:48:40 2021
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(7,17,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (82588,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(82589,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (82633,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(82634,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(2,17,0) tid=(4,0,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(11,14,0) tid=(4,1,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(7,15,0) tid=(15,4,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(4,18,0) tid=(6,7,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(15,16,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 32467739 (ipc=386.5) sim_rate=649354 (inst/sec) elapsed = 0:0:00:50 / Fri Mar 19 13:48:41 2021
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(4,16,0) tid=(12,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (84223,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(84224,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(11,18,0) tid=(15,3,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(1,17,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (84547,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(84548,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (84561,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(84562,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(0,18,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (84820,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(84821,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(15,17,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (85191,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(85192,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(13,17,0) tid=(10,2,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(7,15,0) tid=(4,6,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(14,17,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 33235009 (ipc=386.5) sim_rate=651666 (inst/sec) elapsed = 0:0:00:51 / Fri Mar 19 13:48:42 2021
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(2,19,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (86103,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(86104,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(12,17,0) tid=(0,3,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(11,18,0) tid=(12,0,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(4,15,0) tid=(11,5,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(4,18,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (86978,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(86979,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(9,15,0) tid=(7,6,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(5,19,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (87472,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(87473,0)
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 33854814 (ipc=386.9) sim_rate=651054 (inst/sec) elapsed = 0:0:00:52 / Fri Mar 19 13:48:43 2021
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(7,17,0) tid=(7,4,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(7,19,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (87991,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(87992,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(6,19,0) tid=(5,2,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(4,16,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (88658,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(88659,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(10,15,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 34373231 (ipc=386.2) sim_rate=648551 (inst/sec) elapsed = 0:0:00:53 / Fri Mar 19 13:48:44 2021
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(10,15,0) tid=(8,7,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(0,19,0) tid=(15,1,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(11,17,0) tid=(9,2,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(11,16,0) tid=(0,3,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(7,19,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (90151,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(90152,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (90182,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(90183,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (90325,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(90326,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(10,19,0) tid=(12,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (90388,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(90389,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(8,18,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (90782,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(90783,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (90790,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(90791,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (90830,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(90831,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(12,14,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 35114702 (ipc=385.9) sim_rate=650272 (inst/sec) elapsed = 0:0:00:54 / Fri Mar 19 13:48:45 2021
GPGPU-Sim uArch: Shader 3 finished CTA #2 (91028,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(91029,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (91183,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(91184,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(9,17,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (91240,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(91241,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (91274,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(91275,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(12,17,0) tid=(13,4,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(6,19,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (91832,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(91833,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(2,19,0) tid=(2,5,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(4,19,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 35638958 (ipc=385.3) sim_rate=647981 (inst/sec) elapsed = 0:0:00:55 / Fri Mar 19 13:48:46 2021
GPGPU-Sim uArch: Shader 5 finished CTA #1 (92516,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(92517,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (92568,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(92569,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(3,19,0) tid=(15,3,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(4,20,0) tid=(8,5,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(13,16,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (93273,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(93274,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (93289,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(93290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (93324,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(93325,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (93377,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(93378,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(3,19,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (93553,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(93554,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (93592,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(93593,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(9,20,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 36121447 (ipc=384.3) sim_rate=645025 (inst/sec) elapsed = 0:0:00:56 / Fri Mar 19 13:48:47 2021
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(7,19,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (94076,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(94077,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (94101,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(94102,0)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(15,19,0) tid=(5,7,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(7,19,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (94832,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(94833,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (94849,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(94850,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (94867,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(94868,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(7,18,0) tid=(5,4,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(8,19,0) tid=(1,2,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(15,19,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 36670459 (ipc=384.0) sim_rate=643341 (inst/sec) elapsed = 0:0:00:57 / Fri Mar 19 13:48:48 2021
GPGPU-Sim uArch: Shader 6 finished CTA #4 (95503,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(95504,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (95529,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(95530,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (95538,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(95539,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (95592,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(95593,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (95610,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(95611,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(15,19,0) tid=(6,1,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(6,20,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (96127,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(96128,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (96144,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(96145,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (96216,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(96217,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(13,20,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (96484,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(96485,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(10,21,0) tid=(6,6,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(1,21,0) tid=(12,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (96920,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(96921,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 37196852 (ipc=383.5) sim_rate=641325 (inst/sec) elapsed = 0:0:00:58 / Fri Mar 19 13:48:49 2021
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(12,14,0) tid=(5,6,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(11,21,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (97498,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(97499,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(4,19,0) tid=(3,6,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(6,18,0) tid=(6,1,0)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(14,21,0) tid=(5,3,0)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(5,20,0) tid=(15,3,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(4,19,0) tid=(14,1,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(6,20,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 37954922 (ipc=383.4) sim_rate=643303 (inst/sec) elapsed = 0:0:00:59 / Fri Mar 19 13:48:50 2021
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(10,18,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (99140,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(99141,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (99223,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(99224,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (99270,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(99271,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(2,22,0) tid=(6,1,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(1,20,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (99970,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(99971,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(6,20,0) tid=(10,2,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(13,21,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 38448384 (ipc=382.6) sim_rate=640806 (inst/sec) elapsed = 0:0:01:00 / Fri Mar 19 13:48:51 2021
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(15,19,0) tid=(5,0,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(3,21,0) tid=(13,5,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(14,19,0) tid=(10,5,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(11,20,0) tid=(14,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (101498,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(101499,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(9,21,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (101646,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(101647,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(5,17,0) tid=(8,0,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(12,20,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (102159,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(102160,0)
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(4,22,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 39176700 (ipc=382.2) sim_rate=642240 (inst/sec) elapsed = 0:0:01:01 / Fri Mar 19 13:48:52 2021
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(15,20,0) tid=(14,4,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(7,21,0) tid=(14,2,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(8,20,0) tid=(4,4,0)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(10,21,0) tid=(12,0,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(5,20,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (103947,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(103948,0)
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 39713542 (ipc=381.9) sim_rate=640541 (inst/sec) elapsed = 0:0:01:02 / Fri Mar 19 13:48:53 2021
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(14,21,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (104324,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(104325,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(13,21,0) tid=(7,7,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(6,18,0) tid=(13,2,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(7,17,0) tid=(14,5,0)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(14,21,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (105513,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(105514,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(13,21,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (105625,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(105626,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (105668,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(105669,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (105676,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(105677,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (105769,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(105770,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (105785,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(105786,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(0,21,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 40328937 (ipc=380.5) sim_rate=640141 (inst/sec) elapsed = 0:0:01:03 / Fri Mar 19 13:48:54 2021
GPGPU-Sim uArch: Shader 10 finished CTA #1 (106212,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(106213,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (106267,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(106268,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (106283,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(106284,0)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(7,21,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (106295,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(106296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (106299,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(106300,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(8,22,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (106863,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(106864,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(2,23,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (107236,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(107237,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(11,22,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (107478,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(107479,0)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 40778617 (ipc=379.3) sim_rate=637165 (inst/sec) elapsed = 0:0:01:04 / Fri Mar 19 13:48:55 2021
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(9,22,0) tid=(15,2,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(4,21,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (108118,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(108119,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (108199,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(108200,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (108207,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(108208,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (108225,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(108226,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(3,23,0) tid=(5,2,0)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(11,22,0) tid=(11,6,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(9,22,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (108967,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(108968,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (108982,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(108983,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (108999,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(109000,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (109295,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(109296,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(5,19,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (109337,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(109338,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (109465,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(109466,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (109481,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(109482,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 41329314 (ipc=377.4) sim_rate=635835 (inst/sec) elapsed = 0:0:01:05 / Fri Mar 19 13:48:56 2021
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(4,22,0) tid=(7,2,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(12,23,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (110250,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(110251,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(11,21,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (110546,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(110547,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(2,24,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 41761584 (ipc=376.2) sim_rate=632751 (inst/sec) elapsed = 0:0:01:06 / Fri Mar 19 13:48:57 2021
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(5,22,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (111083,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(111084,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (111092,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(111093,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (111140,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(111141,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (111183,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(111184,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (111253,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(111254,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(2,22,0) tid=(0,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (111552,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(111553,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (111638,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(111639,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (111676,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(111677,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (111758,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(111759,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (111801,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(111802,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (111813,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(111814,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(11,23,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (111863,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(111864,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (111935,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(111936,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (111945,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(111946,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (111991,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(111992,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(13,24,0) tid=(7,1,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(5,24,0) tid=(12,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (112743,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(112744,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (112911,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(112912,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(12,24,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (112986,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(112987,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 42284790 (ipc=374.2) sim_rate=631116 (inst/sec) elapsed = 0:0:01:07 / Fri Mar 19 13:48:58 2021
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(4,22,0) tid=(0,0,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(14,23,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (113658,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(113659,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (113683,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(113684,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(9,22,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (113992,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(113993,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (114010,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(114011,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (114034,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(114035,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114058,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(114059,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (114066,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(114067,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(9,22,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (114334,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(114335,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (114342,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(114343,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (114350,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(114351,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 42722023 (ipc=373.1) sim_rate=628265 (inst/sec) elapsed = 0:0:01:08 / Fri Mar 19 13:48:59 2021
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(6,19,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (114799,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(114800,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (114808,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(114809,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(2,24,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (115009,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(115010,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(8,25,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (115352,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(115353,0)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(15,25,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (115652,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(115653,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (115716,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(115717,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (115809,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(115810,0)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(15,24,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (115852,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(115853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (115862,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(115863,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (115996,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(115997,0)
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 43183382 (ipc=372.3) sim_rate=625846 (inst/sec) elapsed = 0:0:01:09 / Fri Mar 19 13:49:00 2021
GPGPU-Sim uArch: Shader 12 finished CTA #0 (116011,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(116012,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(12,24,0) tid=(14,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (116208,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(116209,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(11,26,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (116479,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(116480,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (116525,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(116526,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (116682,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(116683,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (116693,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(116694,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(9,25,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (116756,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(116757,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (116776,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(116777,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (116787,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(116788,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (116833,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(116834,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (116841,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(116842,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (116843,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(116844,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (116849,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (116849,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(116850,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(116850,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (116857,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(116858,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (116897,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(116898,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (116916,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(116917,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(6,26,0) tid=(6,2,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(8,26,0) tid=(15,7,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(8,27,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (117771,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(117772,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (117778,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(117779,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (117784,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(117785,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (117786,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(117787,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (117832,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(117833,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(2,27,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 43858258 (ipc=371.7) sim_rate=626546 (inst/sec) elapsed = 0:0:01:10 / Fri Mar 19 13:49:01 2021
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118061,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(118062,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (118080,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(118081,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (118108,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(118109,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (118143,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(118144,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (118148,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(118149,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(4,27,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (118151,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(118152,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(4,26,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (118494,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(118495,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (118513,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(118514,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(12,26,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (118735,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(118736,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (118743,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(118744,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(1,28,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (118982,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(118983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (118992,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(118993,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 44240550 (ipc=371.8) sim_rate=623106 (inst/sec) elapsed = 0:0:01:11 / Fri Mar 19 13:49:02 2021
GPGPU-Sim uArch: Shader 1 finished CTA #0 (119037,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(119038,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (119042,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(119043,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(5,28,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (119284,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(119285,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (119293,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(119294,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (119300,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(119301,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (119395,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(119396,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (119403,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(119404,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(10,25,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (119419,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(119420,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (119463,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(119464,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(14,28,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (119797,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(119798,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (119805,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(119806,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (119858,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(119859,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (119866,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(119867,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (119890,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(119891,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(13,27,0) tid=(13,4,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(2,29,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (120242,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(120243,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (120294,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(120295,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (120306,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(120307,0)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(3,27,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 44835536 (ipc=372.1) sim_rate=622715 (inst/sec) elapsed = 0:0:01:12 / Fri Mar 19 13:49:03 2021
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(2,29,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (120688,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(120689,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (120712,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(120713,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (120742,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(120743,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (120802,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(120803,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (120879,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(120880,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(1,29,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (120906,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(120907,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (120939,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(120940,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (120996,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(120997,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (121049,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(121050,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (121057,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(121058,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (121059,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(121060,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (121067,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(121068,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (121105,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(121106,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (121116,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(121117,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (121125,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(121126,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(15,27,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (121142,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(121143,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (121144,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(121145,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (121186,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(121187,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (121218,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(121219,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (121234,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(121235,0)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(13,29,0) tid=(10,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (121404,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(121405,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (121450,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(121451,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (121455,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(121456,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (121505,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(121506,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (121600,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(121601,0)
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(8,27,0) tid=(15,4,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(14,28,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 45435533 (ipc=372.4) sim_rate=622404 (inst/sec) elapsed = 0:0:01:13 / Fri Mar 19 13:49:04 2021
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(6,27,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (122151,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(122152,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(0,30,0) tid=(1,3,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(9,30,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (122526,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(122527,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (122589,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(122590,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (122597,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(122598,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (122604,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(122605,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (122644,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(122645,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (122649,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(122650,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (122665,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(122666,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (122668,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(122669,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (122697,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(122698,0)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(14,28,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (122752,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (122764,0), 3 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(5,29,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 45879688 (ipc=373.0) sim_rate=619995 (inst/sec) elapsed = 0:0:01:14 / Fri Mar 19 13:49:05 2021
GPGPU-Sim uArch: Shader 5 finished CTA #2 (123038,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (123064,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (123074,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (123128,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (123170,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (123175,0), 1 CTAs running
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(7,29,0) tid=(14,2,0)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(6,30,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (123655,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (123673,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (123687,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (123727,0), 1 CTAs running
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(8,28,0) tid=(0,2,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(8,31,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (124123,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (124168,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (124242,0), 4 CTAs running
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(9,30,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (124300,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (124302,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (124312,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (124407,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (124415,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (124447,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (124497,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 46412814 (ipc=372.8) sim_rate=618837 (inst/sec) elapsed = 0:0:01:15 / Fri Mar 19 13:49:06 2021
GPGPU-Sim uArch: Shader 6 finished CTA #3 (124526,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (124624,0), 4 CTAs running
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(3,30,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (124632,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (124677,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (124690,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (124698,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (124736,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (124774,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (124782,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (124799,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (125047,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (125055,0), 1 CTAs running
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(2,30,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (125113,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (125160,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (125568,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (125576,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (125600,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (125608,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (125618,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(2,30,0) tid=(6,4,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(14,30,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (126333,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 46765582 (ipc=369.7) sim_rate=615336 (inst/sec) elapsed = 0:0:01:16 / Fri Mar 19 13:49:07 2021
GPGPU-Sim uArch: Shader 10 finished CTA #1 (126550,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (126574,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (126582,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (126706,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (126720,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (126775,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (126821,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (126931,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (126939,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (126947,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (126949,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (126955,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (126965,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (126974,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (126981,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (126989,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (127046,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (127054,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (127106,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (127123,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (127130,0), 1 CTAs running
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(11,31,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (127634,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (127889,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (127984,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (127992,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (128011,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (128016,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (128283,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (128291,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (128331,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (128339,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (128371,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (129239,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: GPU detected kernel '_Z6renderPjP4Nodejjff' finished on shader 0.
kernel_name = _Z6renderPjP4Nodejjff 
kernel_launch_uid = 1 
gpu_sim_cycle = 129240
gpu_sim_insn = 46866782
gpu_ipc =     362.6337
gpu_tot_sim_cycle = 129240
gpu_tot_sim_insn = 46866782
gpu_tot_ipc =     362.6337
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10835
gpu_stall_icnt2sh    = 10925
gpu_total_sim_rate=616668

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1086048
	L1I_total_cache_misses = 115930
	L1I_total_cache_miss_rate = 0.1067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 112223
L1D_cache:
	L1D_cache_core[0]: Access = 3536, Miss = 1362, Miss_rate = 0.385, Pending_hits = 37, Reservation_fails = 3350
	L1D_cache_core[1]: Access = 3657, Miss = 1591, Miss_rate = 0.435, Pending_hits = 58, Reservation_fails = 3100
	L1D_cache_core[2]: Access = 3778, Miss = 1552, Miss_rate = 0.411, Pending_hits = 78, Reservation_fails = 3664
	L1D_cache_core[3]: Access = 3845, Miss = 1707, Miss_rate = 0.444, Pending_hits = 61, Reservation_fails = 3727
	L1D_cache_core[4]: Access = 3678, Miss = 1443, Miss_rate = 0.392, Pending_hits = 45, Reservation_fails = 3274
	L1D_cache_core[5]: Access = 3434, Miss = 1385, Miss_rate = 0.403, Pending_hits = 41, Reservation_fails = 2731
	L1D_cache_core[6]: Access = 3641, Miss = 1493, Miss_rate = 0.410, Pending_hits = 30, Reservation_fails = 3253
	L1D_cache_core[7]: Access = 3276, Miss = 1381, Miss_rate = 0.422, Pending_hits = 40, Reservation_fails = 2617
	L1D_cache_core[8]: Access = 3691, Miss = 1602, Miss_rate = 0.434, Pending_hits = 33, Reservation_fails = 3481
	L1D_cache_core[9]: Access = 3601, Miss = 1460, Miss_rate = 0.405, Pending_hits = 72, Reservation_fails = 2589
	L1D_cache_core[10]: Access = 3619, Miss = 1537, Miss_rate = 0.425, Pending_hits = 62, Reservation_fails = 2686
	L1D_cache_core[11]: Access = 3534, Miss = 1400, Miss_rate = 0.396, Pending_hits = 36, Reservation_fails = 2279
	L1D_cache_core[12]: Access = 3502, Miss = 1391, Miss_rate = 0.397, Pending_hits = 50, Reservation_fails = 2453
	L1D_cache_core[13]: Access = 3686, Miss = 1559, Miss_rate = 0.423, Pending_hits = 60, Reservation_fails = 3016
	L1D_cache_core[14]: Access = 3620, Miss = 1597, Miss_rate = 0.441, Pending_hits = 57, Reservation_fails = 2618
	L1D_total_cache_accesses = 54098
	L1D_total_cache_misses = 22460
	L1D_total_cache_miss_rate = 0.4152
	L1D_total_cache_pending_hits = 760
	L1D_total_cache_reservation_fails = 44838
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 121980
	L1C_total_cache_misses = 2001
	L1C_total_cache_miss_rate = 0.0164
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 8858
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5434
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7302
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 232
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 5816
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 411
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119979
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2001
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 8858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14806
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 20008
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 8452
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 24187
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 970118
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 115930
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 112223
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
5529, 6090, 6357, 6149, 5705, 5696, 5734, 5750, 6402, 6588, 5751, 5247, 5727, 5700, 5154, 5733, 4640, 5240, 6271, 6335, 
gpgpu_n_tot_thrd_icount = 56382912
gpgpu_n_tot_w_icount = 1761966
gpgpu_n_stall_shd_mem = 64349
gpgpu_n_mem_read_local = 5816
gpgpu_n_mem_write_local = 8452
gpgpu_n_mem_read_global = 3566
gpgpu_n_mem_write_global = 12789
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 75
gpgpu_n_load_insn  = 365898
gpgpu_n_store_insn = 892172
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 2147259
gpgpu_n_param_mem_insn = 1317341
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 11342
gpgpu_stall_shd_mem[c_mem][bk_conf] = 11342
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 53007
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:228324	W0_Idle:779144	W0_Scoreboard:1033438	W1:39446	W2:26763	W3:17364	W4:19019	W5:19348	W6:15778	W7:19607	W8:16661	W9:15879	W10:17663	W11:11114	W12:9456	W13:14349	W14:9276	W15:9720	W16:16334	W17:10050	W18:8647	W19:7341	W20:9689	W21:7379	W22:7110	W23:8405	W24:6654	W25:7059	W26:9262	W27:9839	W28:9536	W29:9195	W30:10284	W31:10761	W32:1352978
traffic_breakdown_coretomem[CONST_ACC_R] = 600 {8:75,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28528 {8:3566,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 589824 {72:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 110032 {8:13754,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 625192 {136:4597,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 46528 {8:5816,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 1141216 {40:82,72:6,136:8364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 5400 {72:75,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 484976 {136:3566,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 1870544 {136:13754,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 790976 {136:5816,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 67616 {8:8452,}
maxmrqlatency = 667 
maxdqlatency = 0 
maxmflatency = 1661 
averagemflatency = 237 
max_icnt2mem_latency = 867 
max_icnt2sh_latency = 129239 
mrq_lat_table:5857 	358 	566 	1084 	1171 	975 	877 	478 	144 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18252 	6157 	1588 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23050 	8072 	7257 	4697 	825 	413 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5509 	3087 	779 	82 	0 	0 	0 	620 	1480 	0 	300 	1584 	3878 	8782 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	214 	9 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        52        48        40        40        32        32        43        27        53        54        74        29        48        48        35         8 
dram[1]:        24        48        40        40        32        32        43        57        53        54        70        52        48        48        52        23 
dram[2]:        38        48        40        40        32        33        45        35        49        86        67        68        48        48        23        40 
dram[3]:        52        48        40        40        32        32        52        32        82        55        63        65        58        48        21        51 
dram[4]:        52        48        40        40        32        32        45        26        46        82        70        67        76        51        18        41 
dram[5]:        52        48        40        40        32        32        33        39        85        81        43        41        52        69        15        81 
maximum service time to same row:
dram[0]:     53094     26283     18365     18403     56594     43372     48138     27856     35055     25851     31697     25965     45898     46223    106047     39660 
dram[1]:     60184     62264     66696     63808     54201     37353     42803     36238     27856     25887     33400     26071     51741     51750    107755     31769 
dram[2]:     55255     78350     54469     18143     47499     49490     44344     45297     34749     41266     25384     27268     46634     46340    113329     44683 
dram[3]:     61122     60347     18669     18173     49228     50179     44315     42721     45454     30650     36544     33561     46673     46365    115437     43174 
dram[4]:     60085     78566     84958     17784     43918     75889     67630     46200     29995     38141     24931     24909     45372     45066     55236     54528 
dram[5]:     73540     77490     18801     17742     62712     76260     62332     46143     37069     29538     25325     25760     46281     51439     51974     57188 
average row accesses per activate:
dram[0]:  5.388889  5.444445 25.666666 29.333334  7.166667  6.214286  9.529411  7.125000  9.111111 10.733334 14.777778  9.785714 38.750000 15.000000 22.000000 18.666666 
dram[1]:  5.388889  7.461538 14.666667 17.000000  7.545455  5.937500  8.380953  5.088235  9.055555 13.083333 14.444445 11.500000 11.384615 11.769231 20.000000 12.444445 
dram[2]:  6.500000 11.125000 16.600000 27.000000  5.500000  8.272727  9.117647  9.529411 18.750000 13.909091 17.285715 11.909091 11.615385 16.222221 53.000000  9.250000 
dram[3]: 11.714286  8.090909 26.666666 25.333334  7.900000  7.083333 16.100000 10.714286 35.250000 10.133333 20.166666 17.428572 24.333334 13.900000 50.500000 11.777778 
dram[4]:  8.727273 13.333333 13.833333 26.333334  7.071429  7.454545 14.333333  8.473684 14.090909 14.700000 11.230769 11.727273 21.285715 16.888889 12.777778 11.666667 
dram[5]:  9.111111 12.833333 26.666666 26.000000  7.900000  9.875000 10.533334  9.117647 21.142857 24.166666 13.300000  9.769231 23.000000 24.666666 15.428572 14.571428 
average row locality = 11518/991 = 11.622603
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        58        60        57        61        55        61        75        74        83        85        71        82        76        70        50        57 
dram[1]:        60        62        63        62        55        62        80        74        82        87        74        82        76        72        60        62 
dram[2]:        55        57        60        58        52        57        74        72        79        79        68        72        72        67        53        55 
dram[3]:        52        56        60        56        50        57        73        68        75        81        68        69        67        65        51        53 
dram[4]:        57        50        60        59        60        54        74        75        82        80        81        73        70        74        57        52 
dram[5]:        49        48        59        58        55        54        74        74        79        80        77        72        67        70        52        49 
total reads: 6294
bank skew: 87/48 = 1.81
chip skew: 1113/1001 = 1.11
number of total write accesses:
dram[0]:        39        38        20        27        31        26        87        97        81        76        62        55        79        80        60        55 
dram[1]:        37        35        25        23        28        33        96        99        81        70        56        56        72        81        60        50 
dram[2]:        36        32        23        23        25        34        81        90        71        74        53        59        79        79        53        56 
dram[3]:        30        33        20        20        29        28        88        82        66        71        53        53        79        74        50        53 
dram[4]:        39        30        23        20        39        28        98        86        73        67        65        56        79        78        58        53 
dram[5]:        33        29        21        20        24        25        84        81        69        65        56        55        71        78        56        53 
total reads: 5224
bank skew: 99/20 = 4.95
chip skew: 913/820 = 1.11
average mf latency per bank:
dram[0]:        487       403       594       608       623       556       743       592       437       456       463       451       526       547       407       386
dram[1]:        663       380       562       601       598       517       646       565       436       487       487       437       575       538       395       396
dram[2]:        506       477       630       668       705       665       691       700       488       492       502       466       542       555       409       392
dram[3]:        517       517       644       687       708       610       707       682       512       487       493       495       558       576       428       409
dram[4]:        449       453       645       723       574       678       682       642       505       502       447       477       551       557       386       399
dram[5]:        448       449       627       647       629       670       626       653       506       490       471       473       584       538       410       408
maximum mf latency per bank:
dram[0]:        828      1016       882       848       824       808      1112      1234       713       888       887       731       872       928       796       369
dram[1]:        899       976       955       812      1082       937      1377       913       960       739       988       612       993       860       585       344
dram[2]:        938       921      1165       972      1247      1661      1265      1440       938      1034       825      1040       918       978       649       413
dram[3]:       1101      1033      1003       953      1316      1105      1333      1255      1048       827      1363       991       981       967       554       352
dram[4]:        949      1041       832      1067       958      1177      1498      1209      1188      1213      1008      1015       962      1110       617       386
dram[5]:        922       921       760       778       980       896      1187       898       752       818      1015       752       977       847       933       352
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170596 n_nop=166824 n_act=190 n_pre=174 n_req=1988 n_rd=2150 n_write=1258 bw_util=0.03995
n_activity=20981 dram_eff=0.3249
bk0: 116a 167732i bk1: 120a 167915i bk2: 114a 168731i bk3: 122a 168287i bk4: 110a 169038i bk5: 122a 168362i bk6: 150a 166142i bk7: 148a 166155i bk8: 166a 168010i bk9: 170a 168011i bk10: 142a 169014i bk11: 164a 168851i bk12: 152a 167808i bk13: 140a 167754i bk14: 100a 169520i bk15: 114a 169513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.39301
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170596 n_nop=166692 n_act=216 n_pre=200 n_req=2015 n_rd=2226 n_write=1262 bw_util=0.04089
n_activity=22239 dram_eff=0.3137
bk0: 120a 167826i bk1: 124a 168156i bk2: 126a 168895i bk3: 124a 168783i bk4: 110a 169068i bk5: 124a 168546i bk6: 160a 166321i bk7: 148a 166022i bk8: 164a 168090i bk9: 174a 168137i bk10: 148a 168866i bk11: 164a 168978i bk12: 152a 167595i bk13: 144a 167674i bk14: 120a 169402i bk15: 124a 169496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.377066
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170596 n_nop=167052 n_act=162 n_pre=146 n_req=1898 n_rd=2060 n_write=1176 bw_util=0.03794
n_activity=19870 dram_eff=0.3257
bk0: 110a 167760i bk1: 114a 168329i bk2: 120a 168652i bk3: 116a 168545i bk4: 104a 168863i bk5: 114a 168564i bk6: 148a 166176i bk7: 144a 166217i bk8: 158a 168226i bk9: 158a 168326i bk10: 136a 169028i bk11: 144a 168966i bk12: 144a 167497i bk13: 134a 167532i bk14: 106a 169616i bk15: 110a 169387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.396569
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170596 n_nop=167234 n_act=129 n_pre=113 n_req=1830 n_rd=2002 n_write=1118 bw_util=0.03658
n_activity=18741 dram_eff=0.333
bk0: 104a 168003i bk1: 112a 168053i bk2: 120a 168749i bk3: 112a 168871i bk4: 100a 168983i bk5: 114a 168708i bk6: 146a 166239i bk7: 136a 166722i bk8: 150a 168500i bk9: 162a 168000i bk10: 136a 169302i bk11: 138a 169107i bk12: 134a 167573i bk13: 130a 167870i bk14: 102a 169502i bk15: 106a 169619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.366199
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170596 n_nop=166962 n_act=161 n_pre=145 n_req=1950 n_rd=2116 n_write=1212 bw_util=0.03902
n_activity=20643 dram_eff=0.3224
bk0: 114a 168062i bk1: 100a 168509i bk2: 120a 168665i bk3: 118a 168526i bk4: 120a 168647i bk5: 108a 168552i bk6: 148a 166045i bk7: 150a 166302i bk8: 164a 168078i bk9: 160a 168299i bk10: 162a 168762i bk11: 146a 169139i bk12: 140a 167692i bk13: 148a 167962i bk14: 114a 169422i bk15: 104a 169528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.415186
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170596 n_nop=167211 n_act=133 n_pre=117 n_req=1837 n_rd=2034 n_write=1101 bw_util=0.03675
n_activity=19473 dram_eff=0.322
bk0: 98a 167994i bk1: 96a 168237i bk2: 118a 168665i bk3: 116a 168840i bk4: 110a 168867i bk5: 108a 168504i bk6: 148a 166253i bk7: 148a 166569i bk8: 158a 168422i bk9: 160a 168283i bk10: 154a 168896i bk11: 144a 168944i bk12: 134a 167559i bk13: 140a 167529i bk14: 104a 169461i bk15: 98a 169588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.365261

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4121, Miss = 525, Miss_rate = 0.127, Pending_hits = 146, Reservation_fails = 732
L2_cache_bank[1]: Access = 3849, Miss = 550, Miss_rate = 0.143, Pending_hits = 115, Reservation_fails = 397
L2_cache_bank[2]: Access = 3639, Miss = 550, Miss_rate = 0.151, Pending_hits = 120, Reservation_fails = 1080
L2_cache_bank[3]: Access = 3760, Miss = 563, Miss_rate = 0.150, Pending_hits = 112, Reservation_fails = 412
L2_cache_bank[4]: Access = 3509, Miss = 513, Miss_rate = 0.146, Pending_hits = 112, Reservation_fails = 824
L2_cache_bank[5]: Access = 3763, Miss = 517, Miss_rate = 0.137, Pending_hits = 133, Reservation_fails = 405
L2_cache_bank[6]: Access = 3593, Miss = 496, Miss_rate = 0.138, Pending_hits = 112, Reservation_fails = 419
L2_cache_bank[7]: Access = 3522, Miss = 505, Miss_rate = 0.143, Pending_hits = 107, Reservation_fails = 321
L2_cache_bank[8]: Access = 3492, Miss = 541, Miss_rate = 0.155, Pending_hits = 137, Reservation_fails = 245
L2_cache_bank[9]: Access = 4061, Miss = 517, Miss_rate = 0.127, Pending_hits = 115, Reservation_fails = 388
L2_cache_bank[10]: Access = 3423, Miss = 512, Miss_rate = 0.150, Pending_hits = 105, Reservation_fails = 290
L2_cache_bank[11]: Access = 3720, Miss = 505, Miss_rate = 0.136, Pending_hits = 113, Reservation_fails = 400
L2_total_cache_accesses = 44452
L2_total_cache_misses = 6294
L2_total_cache_miss_rate = 0.1416
L2_total_cache_pending_hits = 1427
L2_total_cache_reservation_fails = 5913
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3566
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 3158
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 2657
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 59
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 361
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4871
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1273
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6952
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 1500
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 141
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 4559
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13566
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 47
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5403
L2_cache_data_port_util = 0.088
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=132549
icnt_total_pkts_simt_to_mem=112774
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9652
	minimum = 6
	maximum = 600
Network latency average = 11.5072
	minimum = 6
	maximum = 554
Slowest packet = 1551
Flit latency average = 10.0018
	minimum = 6
	maximum = 550
Slowest flit = 5448
Fragmentation average = 0.0410523
	minimum = 0
	maximum = 507
Injected packet rate average = 0.0241603
	minimum = 0.0203265 (at node 4)
	maximum = 0.0287372 (at node 15)
Accepted packet rate average = 0.0241603
	minimum = 0.0183225 (at node 0)
	maximum = 0.0318864 (at node 15)
Injected flit rate average = 0.0703036
	minimum = 0.0523986 (at node 0)
	maximum = 0.101857 (at node 15)
Accepted flit rate average= 0.0703036
	minimum = 0.0578691 (at node 4)
	maximum = 0.0786908 (at node 11)
Injected packet length average = 2.90988
Accepted packet length average = 2.90988
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.9652 (1 samples)
	minimum = 6 (1 samples)
	maximum = 600 (1 samples)
Network latency average = 11.5072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 554 (1 samples)
Flit latency average = 10.0018 (1 samples)
	minimum = 6 (1 samples)
	maximum = 550 (1 samples)
Fragmentation average = 0.0410523 (1 samples)
	minimum = 0 (1 samples)
	maximum = 507 (1 samples)
Injected packet rate average = 0.0241603 (1 samples)
	minimum = 0.0203265 (1 samples)
	maximum = 0.0287372 (1 samples)
Accepted packet rate average = 0.0241603 (1 samples)
	minimum = 0.0183225 (1 samples)
	maximum = 0.0318864 (1 samples)
Injected flit rate average = 0.0703036 (1 samples)
	minimum = 0.0523986 (1 samples)
	maximum = 0.101857 (1 samples)
Accepted flit rate average = 0.0703036 (1 samples)
	minimum = 0.0578691 (1 samples)
	maximum = 0.0786908 (1 samples)
Injected packet size average = 2.90988 (1 samples)
Accepted packet size average = 2.90988 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 16 sec (76 sec)
gpgpu_simulation_rate = 616668 (inst/sec)
gpgpu_simulation_rate = 1700 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

checksum=75ef40cb5b8e
Kernel Time: 75867.492188 
