## References

[Anderson, S.F., Earle, J.G., Goldschmidt, R.E., Powers, D.M., 1967. The IBM System/360 Model 91: Floating-point execution unit. IBM J. Research and Development 11, 34–53. Reprinted in Swartzlander [1990]. `Good description of an early high-performance floating-point unit that used` _a pipelined Wallace tree multiplier and iterative division._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0010)

[Bell, C.G., Newell, A., 1971. Computer Structures: Readings and Examples. McGraw-Hill, New York.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0015) [Birman, M., Samuels, A., Chu, G., Chuk, T., Hu, L., McLeod, J., Barnes, J., 1990. Developing the](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0020) [WRL3170/3171 SPARC floating-point coprocessors. IEEE Micro 10 (1), 55–64. `These chips have`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0020) [_the same floating-point core as the Weitek 3364, and this paper has a fairly detailed description of_](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0020)

[_that floating-point design._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0020)

[Brent, R.P., Kung, H.T., 1982. A regular layout for parallel adders. IEEE Trans. on Computers](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0025) [C-31, 260–264. `This is the paper that popularized CLAs in VLSI.`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0025)

[Burgess, N., Williams, T., 1995. Choices of operand truncation in the SRT division algorithm. IEEE](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0030) [Trans. on Computers 44, 7. `Analyzes how many bits of divisor and remainder need to be examined`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0030) [_in SRT division._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0030)

[Burks, A.W., Goldstine, H.H., von Neumann, J., 1946. Preliminary discussion of the logical design of](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0035) [an electronic computing instrument. In: Aspray, W., Burks, A. (Eds.), Papers of John von Neumann.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0035) [Report to the U.S. Army Ordnance Department, p. 1; also appears. MIT Press, Cambridge, Mass,](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0035)

[pp. 97–146. Tomash Publishers, Los Angeles, 1987.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0035)

[Cody, W.J., Coonen, J.T., Gay, D.M., Hanson, K., Hough, D., Kahan, W., Karpinski, R., Palmer, J.,](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0040) [Ris, F.N., Stevenson, D., 1984. A proposed radix- and word-length-independent standard for](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0040) [floating-point arithmetic. IEEE Micro 4 (4), 86–100. `Contains a draft of the 854 standard, which`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0040) `[is more general than 754. The significance of this article is that it contains commentary on the stan-](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0040) [dard, most of which is equally relevant to 754. However, be aware that there are some differences](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0040)` [_between this draft and the final standard._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0040)

[Coonen, J., 1984. Contributions to a proposed standard for binary floating point arithmetic. Ph.D. thesis.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0045) [University of California–Berkeley. `The only detailed discussion of how rounding modes can be used`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0045) [_to implement efficient binary decimal conversion._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0045)

[Darley, H.M., et al., 1989. Floating point/integer processor with divide and square root functions. U.S.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0050) [Patent. 4 (878,190) October 31, 1989. `Pretty readable as patents go. Gives a high-level view of the TI`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0050) [_8847 chip, but doesn_’_t have all the details of the division algorithm._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0050)

[Demmel, J.W., Li, X., 1994. Faster numerical algorithms via exception handling. IEEE Trans. on](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0055) [Computers 43 (8), 983–992. `A good discussion of how the features unique to IEEE floating point`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0055) [_can improve the performance of an important software library._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0055)

[Freiman, C.V., 1961. Statistical analysis of certain binary division algorithms. Proc. IRE 49 (1), 91–103.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0060)

[_Contains an analysis of the performance of shifting-over-zeros SRT division algorithm._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0060)

[Goldberg, D., 1991. What every computer scientist should know about floating-point arithmetic.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0065) [Computing Surveys 23 (1), 5–48. `Contains an in-depth tutorial on the IEEE standard from the soft-`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0065) [_ware point of view._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0065)

[Goldberg, I.B., 1967. 27 bits are not enough for 8-digit accuracy. Comm. ACM 10 (2), 105–106. `This`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0070) [_paper proposes using hidden bits and gradual underflow._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0070)

[Gosling, J.B., 1980. Design of Arithmetic Units for Digital Computers. Springer-Verlag, New York.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0075)

[_A concise, well-written book, although it focuses on MSI designs._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0075)

[Hamacher, V.C., Vranesic, Z.G., Zaky, S.G., 1984. Computer Organization, 2nd ed. McGraw-Hill, New](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0080) [York. `Introductory computer architecture book with a good chapter on computer arithmetic.`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0080)

[Hwang, K., 1979. Computer Arithmetic: Principles, Architecture, and Design. Wiley, New York. `This`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0085) [_book contains the widest range of topics of the computer arithmetic books._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0085)

[IEEE, 1985. IEEE standard for binary floating-point arithmetic. SIGPLAN Notices 22 (2), 9–25. `IEEE`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0090) [_754 is reprinted here._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0090)

[Kahan, W., 1968. 7094-II system support for numerical analysis. SHARE Secretarial Distribution. SSD-](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0095)

[159. `This system had many features that were incorporated into the IEEE floating-point standard.`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0095)

[Kahaner, D.K., 1988. Benchmarks for ‘real’ programs. SIAM News.(November).. `The benchmark pre-`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0100) [_sented in this article turns out to cause many underflows._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0100)

[Knuth, D., 1981. 2nd ed. The Art of Computer Programming.Vol. II. Addison-Wesley, Reading, Mass.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0105)

[_Has a section on the distribution of floating-point numbers._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0105)

[Kogge, P., 1981. The Architecture of Pipelined Computers. McGraw-Hill, New York. `Has a brief dis-`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0110) [_cussion of pipelined multipliers._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0110)

[Kohn, L., Fu, S.-W., 1989. A 1,000,000 transistor microprocessor. In: IEEE Int’l. Solid-State Circuits](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0115) [Conf. Digest of Technical Papers, pp. 54–55. `There are several articles about the i860, but this one`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0115) [_contains the most details about its floating-point algorithms._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0115)

[Koren, I., 1989. Computer Arithmetic Algorithms. Prentice Hall, Englewood Cliffs, N.J..](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0120) [Leighton, F.T., 1992. Introduction to Parallel Algorithms and Architectures: Arrays. Trees, Hypercubes,](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0125)

[Morgan Kaufmann, San Francisco. `This is an excellent book, with emphasis on the complexity anal-`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0125) [_ysis of algorithms. Section 1.2.1 has a nice discussion of carry-lookahead addition on a tree._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0125)

[Magenheimer, D.J., Peters, L., Pettis, K.W., Zuras, D., 1988. Integer multiplication and division on the](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0130) [HP Precision architecture. IEEE Trans. on Computers 37 (8), 980–990. `Gives rationale for the`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0130) [_integer- and divide-step instructions in the Precision architecture._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0130)

[Markstein, P.W., 1990. Computation of elementary functions on the IBM RISC System/6000 processor.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0135) [IBM J. of Research and Development 34 (1), 111–119. `Explains how to use fused muliply-add to`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0135) [_compute correctly rounded division and square root._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0135)

[Mead, C., Conway, L., 1980. Introduction to VLSI Systems. Addison-Wesley, Reading, Mass.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0140)

[Montoye, R.K., Hokenek, E., Runyon, S.L., 1990. Design of the IBM RISC System/6000 floating-point](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0145) [execution. IBM J. of Research and Development 34 (1), 59–70. `Describes one implementation of`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0145) [_fused multiply-add._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0145)

[Ngai, T.-F., Irwin, M.J., 1985. Regular, area-time efficient carry-lookahead adders. In: Proc. Seventh](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0150) [IEEE Symposium on Computer Arithmetic, pp. 9–15. `Describes a CLA like that of Figure J.17,`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0150) [_where the bits flow up and then come back down._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0150)

[Patterson, D.A., Hennessy, J.L., 2009. Computer Organization and Design: The Hardware/Software](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0155) [Interface, 4th Edition Morgan Kaufmann, San Francisco. `Chapter 3 is a gentler introduction to`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0155) [_the first third of this appendix._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0155)

[Peng, V., Samudrala, S., Gavrielov, M., 1987. On the implementation of shifters, multipliers, and](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0160) [dividers in VLSI floating point units. In: Proc. Eighth IEEE Symposium on Computer Arithmetic,](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0160)

[pp. 95–102. `Highly recommended survey of different techniques actually used in VLSI designs.`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0160)

[Rowen, C., Johnson, M., Ries, P., 1988. The MIPS R3010 floating-point coprocessor. IEEE Micro](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0165) [53–62 (June).](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0165)

[Santoro, M.R., Bewick, G., Horowitz, M.A., 1989. Rounding algorithms for IEEE multipliers. In: Proc.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0170) [Ninth IEEE Symposium on Computer Arithmetic, pp. 176–183. `A very readable discussion of how to`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0170) [_efficiently implement rounding for floating-point multiplication._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0170)

[Scott, N.R., 1985. Computer Number Systems and Arithmetic. Prentice Hall, Englewood Cliffs, N.J.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0175) [Swartzlander, E. (Ed.), 1990. Computer Arithmetic. IEEE Computer Society Press, Los Alamitos, Calif.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0180)

[_A collection of historical papers in two volumes._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0180)

[Takagi, N., Yasuura, H., Yajima, S., 1985. High-speed VLSI multiplication algorithm with a redundant](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0185) [binary addition tree. IEEE Trans. on Computers C-34 (9), 789–796. `A discussion of the binary tree`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0185) [_signed multiplier that was the basis for the design used in the TI 8847._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0185)

[Taylor, G.S., 1981. Compatible hardware for division and square root. In: Proc. Fifth IEEE Symposium](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0190) [on Computer Arithmetic, May 18–19, 1981. Ann Arbor, Mich, pp. 127–134. `Good discussion of a`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0190) [_radix-4 SRT division algorithm._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0190)

[Taylor, G.S., 1985. Radix 16 SRT dividers with overlapped quotient selection stages. In: Proc. Seventh](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0195) [IEEE Symposium on Computer Arithmetic, June 4–6, 1985, pp. 64–71 Urbana, Ill.. `Describes a very`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0195) [_sophisticated high-radix division algorithm._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0195)

[Weste, N., Eshraghian, K., 1993. Principles of CMOS VLSI Design: A Systems Perspective, 2nd ed.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0200) [Addison-Wesley, Reading, Mass. `This textbook has a section on the layouts of various kinds of`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0200) [_adders._](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0200)

[Williams, T.E., Horowitz, M., Alverson, R.L., Yang, T.S., 1987. A self-timed chip for division.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0205) [In: Advanced Research in VLSI, Proc. 1987 Stanford Conf. MIT Press, Cambridge, Mass. `Describes`](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0205) `[a divider that tries to get the speed of a combinational design without using the area that would be](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0205) [required by one.](http://refhub.elsevier.com/B978-0-12-811905-1.09970-3/rf0205)`
