

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Wed Apr 20 15:58:04 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.51|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3668|  3668|  3668|  3668|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_dct_1d2_fu_169  |dct_1d2  |  209|  209|  209|  209|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop           |  1688|  1688|       211|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop   |   144|   144|        18|          -|          -|     8|    no    |
        | + Xpose_Row_Inner_Loop  |    16|    16|         2|          -|          -|     8|    no    |
        |- Col_DCT_Loop           |  1688|  1688|       211|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop   |   144|   144|        18|          -|          -|     8|    no    |
        | + Xpose_Col_Inner_Loop  |    16|    16|         2|          -|          -|     8|    no    |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    218|    118|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      1|    330|    170|
|Memory           |        3|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    281|
|Register         |        -|      -|     88|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        3|      1|    636|    569|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        2|      1|      1|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------+---------+---------+-------+-----+-----+
    |grp_dct_1d2_fu_169  |dct_1d2  |        0|      1|  330|  170|
    +--------------------+---------+---------+-------+-----+-----+
    |Total               |         |        0|      1|  330|  170|
    +--------------------+---------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |row_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |col_inbuf_U   |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                   |        3|  0|   0|   192|   48|     3|         3072|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+----+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+----+----+------------+------------+
    |i_4_fu_190_p2     |     +    |      0|  17|   9|           4|           1|
    |i_5_fu_278_p2     |     +    |      0|  17|   9|           4|           1|
    |i_6_fu_266_p2     |     +    |      0|  17|   9|           4|           1|
    |i_7_fu_354_p2     |     +    |      0|  17|   9|           4|           1|
    |j_2_fu_218_p2     |     +    |      0|  17|   9|           4|           1|
    |j_3_fu_306_p2     |     +    |      0|  17|   9|           4|           1|
    |tmp_10_fu_250_p2  |     +    |      0|  29|  13|           8|           8|
    |tmp_12_fu_316_p2  |     +    |      0|  29|  13|           8|           8|
    |tmp_14_fu_338_p2  |     +    |      0|  29|  13|           8|           8|
    |tmp_6_fu_240_p2   |     +    |      0|  29|  13|           8|           8|
    |tmp_1_fu_300_p2   |   icmp   |      0|   0|   2|           4|           5|
    |tmp_2_fu_348_p2   |   icmp   |      0|   0|   2|           4|           5|
    |tmp_8_fu_212_p2   |   icmp   |      0|   0|   2|           4|           5|
    |tmp_9_fu_272_p2   |   icmp   |      0|   0|   2|           4|           5|
    |tmp_fu_184_p2     |   icmp   |      0|   0|   2|           4|           5|
    |tmp_s_fu_260_p2   |   icmp   |      0|   0|   2|           4|           5|
    +------------------+----------+-------+----+----+------------+------------+
    |Total             |          |      0| 218| 118|          80|          68|
    +------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  65|         12|    1|         12|
    |col_inbuf_address0         |  15|          3|    6|         18|
    |col_inbuf_ce0              |  15|          3|    1|          3|
    |col_outbuf_address0        |  15|          3|    6|         18|
    |col_outbuf_ce0             |  15|          3|    1|          3|
    |col_outbuf_we0             |   9|          2|    1|          2|
    |grp_dct_1d2_fu_169_i_2     |  15|          3|    4|         12|
    |grp_dct_1d2_fu_169_i_21    |  15|          3|    4|         12|
    |grp_dct_1d2_fu_169_src_q0  |  15|          3|   16|         48|
    |i_1_reg_124                |   9|          2|    4|          8|
    |i_2_reg_135                |   9|          2|    4|          8|
    |i_3_reg_158                |   9|          2|    4|          8|
    |i_reg_101                  |   9|          2|    4|          8|
    |in_block_ce0               |   9|          2|    1|          2|
    |j_1_reg_147                |   9|          2|    4|          8|
    |j_reg_113                  |   9|          2|    4|          8|
    |row_outbuf_address0        |  15|          3|    6|         18|
    |row_outbuf_ce0             |  15|          3|    1|          3|
    |row_outbuf_we0             |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 281|         57|   73|        201|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  11|   0|   11|          0|
    |ap_reg_grp_dct_1d2_fu_169_ap_start  |   1|   0|    1|          0|
    |col_inbuf_addr_reg_391              |   6|   0|    6|          0|
    |i_1_reg_124                         |   4|   0|    4|          0|
    |i_2_reg_135                         |   4|   0|    4|          0|
    |i_3_reg_158                         |   4|   0|    4|          0|
    |i_4_reg_363                         |   4|   0|    4|          0|
    |i_5_reg_407                         |   4|   0|    4|          0|
    |i_6_reg_399                         |   4|   0|    4|          0|
    |i_7_reg_443                         |   4|   0|    4|          0|
    |i_reg_101                           |   4|   0|    4|          0|
    |j_1_cast2_cast_reg_412              |   4|   0|    8|          4|
    |j_1_reg_147                         |   4|   0|    4|          0|
    |j_2_reg_381                         |   4|   0|    4|          0|
    |j_3_reg_425                         |   4|   0|    4|          0|
    |j_cast5_cast_reg_368                |   4|   0|    8|          4|
    |j_reg_113                           |   4|   0|    4|          0|
    |out_block_addr_reg_430              |   6|   0|    6|          0|
    |tmp_14_cast_reg_417                 |   4|   0|    8|          4|
    |tmp_6_cast_reg_373                  |   4|   0|    8|          4|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  88|   0|  104|         16|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

