{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1566155376753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1566155376755 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PIANO2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"PIANO2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1566155376833 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566155376937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566155376937 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1566155377285 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1566155377590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1566155377590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1566155377590 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1566155377590 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 4804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566155377604 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 4806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566155377604 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 4808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566155377604 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 4810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566155377604 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 4812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1566155377604 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1566155377604 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1566155377608 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1566155377745 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 77 " "No exact pin location assignment(s) for 7 pins of 77 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1566155378361 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1566155379015 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1566155379015 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1566155379015 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1566155379015 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PIANO2.sdc " "Synopsys Design Constraints File file not found: 'PIANO2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1566155379031 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_10Hz " "Node: CLOCK_DIV_50:inst320\|CLOCK_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|altsyncram_igo2:altsyncram1\|q_a\[0\] CLOCK_DIV_50:inst320\|CLOCK_10Hz " "Register RAMMELO:inst85\|altsyncram:altsyncram_component\|altsyncram_d2q3:auto_generated\|altsyncram_igo2:altsyncram1\|q_a\[0\] is being clocked by CLOCK_DIV_50:inst320\|CLOCK_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155379041 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155379041 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Node: CLOCK_DIV_50:inst320\|CLOCK_100Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register registro_sostenimiento_1_vhdl:inst5\|temp CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Register registro_sostenimiento_1_vhdl:inst5\|temp is being clocked by CLOCK_DIV_50:inst320\|CLOCK_100Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155379041 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155379041 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_100Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|CLOCK_100Hz clock_50 " "Register CLOCK_DIV_50:inst320\|CLOCK_100Hz is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155379041 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155379041 "|piano_ordenado_final2|clock_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_1Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_1Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_100hz_int CLOCK_DIV_50:inst320\|clock_1Khz_int " "Register CLOCK_DIV_50:inst320\|clock_100hz_int is being clocked by CLOCK_DIV_50:inst320\|clock_1Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155379041 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155379041 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_1Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_10Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_10Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_1Khz_int CLOCK_DIV_50:inst320\|clock_10Khz_int " "Register CLOCK_DIV_50:inst320\|clock_1Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_10Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155379041 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155379041 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_10Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_100Khz_int " "Node: CLOCK_DIV_50:inst320\|clock_100Khz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_10Khz_int CLOCK_DIV_50:inst320\|clock_100Khz_int " "Register CLOCK_DIV_50:inst320\|clock_10Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_100Khz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155379041 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155379041 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_100Khz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_1Mhz_int " "Node: CLOCK_DIV_50:inst320\|clock_1Mhz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_100Khz_int CLOCK_DIV_50:inst320\|clock_1Mhz_int " "Register CLOCK_DIV_50:inst320\|clock_100Khz_int is being clocked by CLOCK_DIV_50:inst320\|clock_1Mhz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155379042 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155379042 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_1Mhz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_10KHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_10KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register registro_sostenimiento_1_vhdl:inst298\|temp CLOCK_DIV_50:inst320\|CLOCK_10KHz " "Register registro_sostenimiento_1_vhdl:inst298\|temp is being clocked by CLOCK_DIV_50:inst320\|CLOCK_10KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155379042 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155379042 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_10KHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_1MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk05Hz:inst192\|temporal CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Register clk05Hz:inst192\|temporal is being clocked by CLOCK_DIV_50:inst320\|CLOCK_1MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155379042 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155379042 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_1MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|clock_100hz_int " "Node: CLOCK_DIV_50:inst320\|clock_100hz_int was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_DIV_50:inst320\|clock_10hz_int CLOCK_DIV_50:inst320\|clock_100hz_int " "Register CLOCK_DIV_50:inst320\|clock_10hz_int is being clocked by CLOCK_DIV_50:inst320\|clock_100hz_int" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155379042 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155379042 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|clock_100hz_int"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Node: CLOCK_DIV_50:inst320\|CLOCK_1KHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Cont:inst125\|count\[0\] CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Register Cont:inst125\|count\[0\] is being clocked by CLOCK_DIV_50:inst320\|CLOCK_1KHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1566155379042 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1566155379042 "|piano_ordenado_final2|CLOCK_DIV_50:inst320|CLOCK_1KHz"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1566155379060 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1566155379060 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1566155379060 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1566155379060 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1566155379061 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1566155379061 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1566155379061 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1566155379061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379325 ""}  } { { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1488 576 752 1504 "clock_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 4759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379325 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379325 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 3730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379325 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|CLOCK_1MHz  " "Automatically promoted node CLOCK_DIV_50:inst320\|CLOCK_1MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379325 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379325 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|CLOCK_100Hz  " "Automatically promoted node CLOCK_DIV_50:inst320\|CLOCK_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379325 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379325 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst16\|Q  " "Automatically promoted node mux2_1:inst16\|Q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379325 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379325 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|CLOCK_10KHz  " "Automatically promoted node CLOCK_DIV_50:inst320\|CLOCK_10KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379326 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_100hz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_100hz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379326 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|CLOCK_100Hz " "Destination node CLOCK_DIV_50:inst320\|CLOCK_100Hz" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155379326 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|clock_100hz_int~0 " "Destination node CLOCK_DIV_50:inst320\|clock_100hz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 2862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155379326 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1566155379326 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_100Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_100Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379326 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|clock_100Khz_int~0 " "Destination node CLOCK_DIV_50:inst320\|clock_100Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 3255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155379326 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1566155379326 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_10Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_10Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379326 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|CLOCK_10KHz " "Destination node CLOCK_DIV_50:inst320\|CLOCK_10KHz" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155379326 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|clock_10Khz_int~0 " "Destination node CLOCK_DIV_50:inst320\|clock_10Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 2937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155379326 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1566155379326 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_1Khz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_1Khz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|CLOCK_1KHz " "Destination node CLOCK_DIV_50:inst320\|CLOCK_1KHz" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155379327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|clock_1Khz_int~0 " "Destination node CLOCK_DIV_50:inst320\|clock_1Khz_int~0" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 2923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155379327 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1566155379327 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|clock_1Mhz_int  " "Automatically promoted node CLOCK_DIV_50:inst320\|clock_1Mhz_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK_DIV_50:inst320\|CLOCK_1MHz " "Destination node CLOCK_DIV_50:inst320\|CLOCK_1MHz" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155379327 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1566155379327 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DIV_50:inst320\|CLOCK_1KHz  " "Automatically promoted node CLOCK_DIV_50:inst320\|CLOCK_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379327 ""}  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/CLOCK_DIV_50.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 4714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155379327 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1566155379327 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MSS_PIANO:inst48\|y.Tf  " "Automatically promoted node MSS_PIANO:inst48\|y.Tf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSS_PIANO:inst48\|WideOr8 " "Destination node MSS_PIANO:inst48\|WideOr8" {  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/MSS_PIANO.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155379328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSS_PIANO:inst48\|Selector2~1 " "Destination node MSS_PIANO:inst48\|Selector2~1" {  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/MSS_PIANO.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155379328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSS_PIANO:inst48\|Selector3~0 " "Destination node MSS_PIANO:inst48\|Selector3~0" {  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/MSS_PIANO.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155379328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MSS_PIANO:inst48\|rt_60 " "Destination node MSS_PIANO:inst48\|rt_60" {  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/MSS_PIANO.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1566155379328 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1566155379328 ""}  } { { "MSS_PIANO.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/MSS_PIANO.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst2\|Q~1  " "Automatically promoted node mux2_1:inst2\|Q~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379328 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst20\|Q~1  " "Automatically promoted node mux2_1:inst20\|Q~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379328 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst74\|Q~1  " "Automatically promoted node mux2_1:inst74\|Q~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379328 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst78\|Q~1  " "Automatically promoted node mux2_1:inst78\|Q~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379329 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst47\|Q~1  " "Automatically promoted node mux2_1:inst47\|Q~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379329 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux2_1:inst75\|Q~1  " "Automatically promoted node mux2_1:inst75\|Q~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1566155379329 ""}  } { { "mux2_1.vhd" "" { Text "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/mux2_1.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 1830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566155379329 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1566155380004 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566155380011 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566155380012 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566155380020 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566155380031 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1566155380045 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1566155380045 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1566155380053 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1566155380176 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1566155380182 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1566155380182 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1566155380203 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1566155380203 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1566155380203 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1566155380203 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1566155380203 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 11 7 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155380204 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 14 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155380204 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155380204 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 15 5 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155380204 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 14 4 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155380204 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155380204 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 20 4 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155380204 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 14 10 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1566155380204 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1566155380204 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1566155380204 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566155380440 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1566155380460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1566155382429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566155383318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1566155383375 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1566155384703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566155384703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1566155385480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1566155387898 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1566155387898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1566155388163 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1566155388163 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1566155388163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566155388167 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.85 " "Total time spent on timing analysis during the Fitter is 0.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1566155388501 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566155388543 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566155389145 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566155389148 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566155389992 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566155391051 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1566155391769 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 Cyclone IV E " "34 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVTTL R8 " "Pin clock_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { clock_50 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1488 576 752 1504 "clock_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "no 2.5 V A4 " "Pin no uses I/O standard 2.5 V at A4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { no } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "no" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4008 904 1080 4024 "no" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fa 3.3-V LVTTL B4 " "Pin fa uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { fa } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fa" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4352 920 1096 4368 "fa" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "re 3.3-V LVTTL D8 " "Pin re uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { re } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "re" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4176 912 1088 4192 "re" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "la 3.3-V LVTTL F8 " "Pin la uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { la } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "la" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4528 896 1072 4544 "la" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "do 3.3-V LVTTL E9 " "Pin do uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { do } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "do" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4088 928 1104 4104 "do" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mi 3.3-V LVTTL A2 " "Pin mi uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { mi } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mi" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4264 912 1088 4280 "mi" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sol 3.3-V LVTTL A8 " "Pin sol uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { sol } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sol" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4448 896 1072 4464 "sol" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "si 3.3-V LVTTL E7 " "Pin si uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { si } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "si" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 4624 912 1088 4640 "si" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_adc_ch\[1\] 2.5 V T8 " "Pin i_adc_ch\[1\] uses I/O standard 2.5 V at T8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { i_adc_ch[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_adc_ch\[1\]" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1240 672 848 1256 "i_adc_ch" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_adc_ch\[2\] 2.5 V B9 " "Pin i_adc_ch\[2\] uses I/O standard 2.5 V at B9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { i_adc_ch[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_adc_ch\[2\]" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1240 672 848 1256 "i_adc_ch" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_adc_ch\[0\] 2.5 V M1 " "Pin i_adc_ch\[0\] uses I/O standard 2.5 V at M1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { i_adc_ch[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_adc_ch\[0\]" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1240 672 848 1256 "i_adc_ch" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA0 3.3-V LVTTL T12 " "Pin CA0 uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA0 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA0" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5384 2848 3024 5400 "CA0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA1 3.3-V LVTTL R12 " "Pin CA1 uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA1 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA1" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5632 2856 3032 5648 "CA1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA2 3.3-V LVTTL T13 " "Pin CA2 uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA2 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA2" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5728 2800 2976 5744 "CA2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA3 3.3-V LVTTL T14 " "Pin CA3 uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA3 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA3" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5848 2808 2984 5864 "CA3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA4 3.3-V LVTTL T15 " "Pin CA4 uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA4 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA4" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5960 2824 3000 5976 "CA4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA5 3.3-V LVTTL R9 " "Pin CA5 uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA5 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA5" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 6064 2824 3000 6080 "CA5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA6 3.3-V LVTTL T9 " "Pin CA6 uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA6 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA6" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 6160 2824 3000 6176 "CA6" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CA7 3.3-V LVTTL T11 " "Pin CA7 uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CA7 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CA7" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5504 2800 2976 5520 "CA7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_MELODIA 3.3-V LVTTL E10 " "Pin B_MELODIA uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B_MELODIA } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_MELODIA" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5856 320 496 5872 "B_MELODIA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_PRACTICA 3.3-V LVTTL E11 " "Pin B_PRACTICA uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B_PRACTICA } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_PRACTICA" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5632 320 496 5648 "B_PRACTICA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B2 3.3-V LVTTL C3 " "Pin B2 uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B2 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 2784 568 744 2800 "B2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWT1 2.5 V A7 " "Pin SWT1 uses I/O standard 2.5 V at A7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SWT1 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWT1" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3656 -344 -168 3672 "SWT1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWT3 2.5 V E6 " "Pin SWT3 uses I/O standard 2.5 V at E6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SWT3 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWT3" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3792 -360 -184 3808 "SWT3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWT2 2.5 V C6 " "Pin SWT2 uses I/O standard 2.5 V at C6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SWT2 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWT2" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 3720 -336 -160 3736 "SWT2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1 3.3-V LVTTL D3 " "Pin B1 uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B1 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 2720 544 720 2736 "B1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_conv_ena 2.5 V M15 " "Pin i_conv_ena uses I/O standard 2.5 V at M15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { i_conv_ena } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_conv_ena" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1216 752 928 1232 "i_conv_ena" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_REGRESAR 3.3-V LVTTL D9 " "Pin B_REGRESAR uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B_REGRESAR } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_REGRESAR" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5736 312 488 5752 "B_REGRESAR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL B11 " "Pin RESET uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5408 296 472 5424 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GUARDAR 3.3-V LVTTL A3 " "Pin GUARDAR uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GUARDAR } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GUARDAR" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5968 288 464 5984 "GUARDAR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "START 3.3-V LVTTL C11 " "Pin START uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { START } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "START" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 5528 288 464 5544 "START" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_REPRODUCIR 3.3-V LVTTL C9 " "Pin B_REPRODUCIR uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { B_REPRODUCIR } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_REPRODUCIR" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 6072 296 472 6088 "B_REPRODUCIR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_DOUT 3.3-V LVTTL A9 " "Pin ADC_DOUT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ADC_DOUT } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } } { "piano_ordenado_final2.bdf" "" { Schematic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/piano_ordenado_final2.bdf" { { 1256 832 1008 1272 "ADC_DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1566155391797 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1566155391797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/output_files/PIANO2.fit.smsg " "Generated suppressed messages file C:/Users/marve/Downloads/Final_3/Final_3/PROYECTO_FINAL/output_files/PIANO2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1566155392076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5353 " "Peak virtual memory: 5353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566155393356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 18 14:09:53 2019 " "Processing ended: Sun Aug 18 14:09:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566155393356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566155393356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566155393356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1566155393356 ""}
