0.6
2019.1
May 24 2019
15:06:07
D:/FPGA/verilog/number/number.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/FPGA/verilog/number/number.srcs/sources_1/new/number_top.v,1718970672,verilog,,,,number_top,,,,,,,,
