<stg><name>sqrt_fixed<17, 9></name>


<trans_list>

<trans id="296" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:1  %x_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:3  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %x_V_read, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:4  %tmp_s = sext i8 %tmp_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:5  %x_l_I_V = zext i9 %tmp_s to i12

]]></Node>
<StgValue><ssdm name="x_l_I_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="16">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:6  %tmp = trunc i16 %x_V_read to i8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="3" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:9  %p_Result_s_29 = call i12 @llvm.part.set.i12.i3(i12 %x_l_I_V, i3 0, i32 8, i32 10)

]]></Node>
<StgValue><ssdm name="p_Result_s_29"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:10  %p_0523_1 = select i1 %tmp_2, i5 -16, i5 0

]]></Node>
<StgValue><ssdm name="p_0523_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:11  %p_0469_2 = select i1 %tmp_2, i12 %p_Result_s_29, i12 %x_l_I_V

]]></Node>
<StgValue><ssdm name="p_0469_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:12  %p_Result_25_1 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %p_0523_1, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="p_Result_25_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:13  %tmp_4 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %p_Result_25_1, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:14  %p_Result_28_1 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_0469_2, i32 6, i32 9)

]]></Node>
<StgValue><ssdm name="p_Result_28_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="3">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:15  %tmp_8_1_cast = zext i3 %tmp_4 to i4

]]></Node>
<StgValue><ssdm name="tmp_8_1_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:16  %tmp_9_1 = icmp ult i4 %p_Result_28_1, %tmp_8_1_cast

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:17  %loc_V_1 = sub i4 %p_Result_28_1, %tmp_8_1_cast

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:18  %p_Result_30_1 = call i12 @llvm.part.set.i12.i4(i12 %p_0469_2, i4 %loc_V_1, i32 6, i32 9)

]]></Node>
<StgValue><ssdm name="p_Result_30_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:19  %tmp_8 = call i5 @_ssdm_op_BitSet.i5.i5.i32.i1(i5 %p_0523_1, i32 3, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:20  %p_0523_1_1 = select i1 %tmp_9_1, i5 %p_0523_1, i5 %tmp_8

]]></Node>
<StgValue><ssdm name="p_0523_1_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:21  %p_0469_2_1 = select i1 %tmp_9_1, i12 %p_0469_2, i12 %p_Result_30_1

]]></Node>
<StgValue><ssdm name="p_0469_2_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:22  %p_Result_25_2 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %p_0523_1_1, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="p_Result_25_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:23  %tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %p_Result_25_2, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:24  %p_Result_28_2 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_0469_2_1, i32 4, i32 8)

]]></Node>
<StgValue><ssdm name="p_Result_28_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="4">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:25  %tmp_8_2_cast = zext i4 %tmp_5 to i5

]]></Node>
<StgValue><ssdm name="tmp_8_2_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:26  %tmp_9_2 = icmp ult i5 %p_Result_28_2, %tmp_8_2_cast

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:27  %loc_V_2 = sub i5 %p_Result_28_2, %tmp_8_2_cast

]]></Node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="5" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:28  %p_Result_30_2 = call i12 @llvm.part.set.i12.i5(i12 %p_0469_2_1, i5 %loc_V_2, i32 4, i32 8)

]]></Node>
<StgValue><ssdm name="p_Result_30_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:29  %tmp_11 = call i5 @_ssdm_op_BitSet.i5.i5.i32.i1(i5 %p_0523_1_1, i32 2, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:30  %p_0523_1_2 = select i1 %tmp_9_2, i5 %p_0523_1_1, i5 %tmp_11

]]></Node>
<StgValue><ssdm name="p_0523_1_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:31  %p_0469_2_2 = select i1 %tmp_9_2, i12 %p_0469_2_1, i12 %p_Result_30_2

]]></Node>
<StgValue><ssdm name="p_0469_2_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:32  %p_Result_25_3 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %p_0523_1_2, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="p_Result_25_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:33  %tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_Result_25_3, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:34  %p_Result_28_3 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %p_0469_2_2, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_28_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:35  %tmp_8_3_cast = zext i5 %tmp_6 to i6

]]></Node>
<StgValue><ssdm name="tmp_8_3_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:36  %tmp_9_3 = icmp ult i6 %p_Result_28_3, %tmp_8_3_cast

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:37  %loc_V_3 = sub i6 %p_Result_28_3, %tmp_8_3_cast

]]></Node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="6" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:38  %p_Result_30_3 = call i12 @llvm.part.set.i12.i6(i12 %p_0469_2_2, i6 %loc_V_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_30_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:39  %tmp_12 = call i5 @_ssdm_op_BitSet.i5.i5.i32.i1(i5 %p_0523_1_2, i32 1, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:40  %p_0523_1_3 = select i1 %tmp_9_3, i5 %p_0523_1_2, i5 %tmp_12

]]></Node>
<StgValue><ssdm name="p_0523_1_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:41  %p_0469_2_3 = select i1 %tmp_9_3, i12 %p_0469_2_2, i12 %p_Result_30_3

]]></Node>
<StgValue><ssdm name="p_0469_2_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:42  %tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %p_0523_1_3, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:43  %tmp_15 = trunc i12 %p_0469_2_3 to i7

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="6">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:44  %tmp_8_4_cast = zext i6 %tmp_7 to i7

]]></Node>
<StgValue><ssdm name="tmp_8_4_cast"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:45  %tmp_9_4 = icmp ult i7 %tmp_15, %tmp_8_4_cast

]]></Node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:46  %loc_V_4 = sub i7 %tmp_15, %tmp_8_4_cast

]]></Node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:57  %tmp_18 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %x_V_read, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:58  %icmp = icmp eq i2 %tmp_18, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:63  %tmp_20 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %x_V_read, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:64  %icmp1 = icmp ne i2 %tmp_20, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7  %x_l_FH_V = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp, i1 false)

]]></Node>
<StgValue><ssdm name="x_l_FH_V"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="7" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:47  %p_Result_30_4 = call i12 @llvm.part.set.i12.i7(i12 %p_0469_2_3, i7 %loc_V_4, i32 0, i32 6)

]]></Node>
<StgValue><ssdm name="p_Result_30_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:48  %tmp_16 = call i5 @_ssdm_op_BitSet.i5.i5.i32.i1(i5 %p_0523_1_3, i32 0, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:49  %p_0523_1_4 = select i1 %tmp_9_4, i5 %p_0523_1_3, i5 %tmp_16

]]></Node>
<StgValue><ssdm name="p_0523_1_4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:50  %p_0469_2_4 = select i1 %tmp_9_4, i12 %p_0469_2_3, i12 %p_Result_30_4

]]></Node>
<StgValue><ssdm name="p_0469_2_4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:51  %mul_I_V = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 0, i5 %p_0523_1_4)

]]></Node>
<StgValue><ssdm name="mul_I_V"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:52  %tmp_12_cast = zext i12 %p_0469_2_4 to i13

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="10">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:53  %tmp_13_cast1 = zext i10 %mul_I_V to i12

]]></Node>
<StgValue><ssdm name="tmp_13_cast1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="10">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:54  %tmp_13_cast = zext i10 %mul_I_V to i13

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:55  %tmp_3 = icmp ugt i12 %p_0469_2_4, %tmp_13_cast1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:56  %tmp_10 = icmp eq i13 %tmp_12_cast, %tmp_13_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:59  %x_l_FH_V_2 = add i9 %x_l_FH_V, -128

]]></Node>
<StgValue><ssdm name="x_l_FH_V_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:60  %x_l_I_V_2 = add i12 %p_0469_2_4, -1

]]></Node>
<StgValue><ssdm name="x_l_I_V_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:61  %x_l_I_V_5 = select i1 %icmp, i12 %x_l_I_V_2, i12 %p_0469_2_4

]]></Node>
<StgValue><ssdm name="x_l_I_V_5"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:62  %x_l_I_V_6 = sub i12 %x_l_I_V_5, %tmp_13_cast1

]]></Node>
<StgValue><ssdm name="x_l_I_V_6"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:65  %tmp13 = and i1 %tmp_10, %icmp1

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:66  %sel_tmp2 = or i1 %tmp13, %tmp_3

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:67  %p_01340_2 = select i1 %sel_tmp2, i9 -256, i9 0

]]></Node>
<StgValue><ssdm name="p_01340_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:68  %p_01163_2 = select i1 %sel_tmp2, i9 %x_l_FH_V_2, i9 %x_l_FH_V

]]></Node>
<StgValue><ssdm name="p_01163_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:69  %p_0469_5 = select i1 %sel_tmp2, i12 %x_l_I_V_6, i12 %p_0469_2_4

]]></Node>
<StgValue><ssdm name="p_0469_5"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:70  %p_Result_34_1 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %p_01340_2, i32 7, i32 8)

]]></Node>
<StgValue><ssdm name="p_Result_34_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:71  %tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %p_0523_1_4, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:72  %mul_I_V_1 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 0, i4 %tmp_14)

]]></Node>
<StgValue><ssdm name="mul_I_V_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:73  %tmp_22 = trunc i5 %p_0523_1_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="2" op_3_bw="6">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:74  %mul_FH_V_1 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i2.i6(i1 %tmp_22, i2 %p_Result_34_1, i6 -32)

]]></Node>
<StgValue><ssdm name="mul_FH_V_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:75  %tmp_12_1_cast = zext i12 %p_0469_5 to i13

]]></Node>
<StgValue><ssdm name="tmp_12_1_cast"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="10">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:76  %tmp_13_1_cast1 = zext i10 %mul_I_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_13_1_cast1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="10">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:77  %tmp_13_1_cast = zext i10 %mul_I_V_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_13_1_cast"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:78  %tmp_14_1 = icmp ugt i12 %p_0469_5, %tmp_13_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:79  %tmp_17_1 = icmp eq i13 %tmp_12_1_cast, %tmp_13_1_cast

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:80  %tmp_22_1 = icmp ult i9 %p_01163_2, %mul_FH_V_1

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:81  %x_l_FH_V_2_1 = sub i9 %p_01163_2, %mul_FH_V_1

]]></Node>
<StgValue><ssdm name="x_l_FH_V_2_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:82  %x_l_I_V_2_1 = add i12 %p_0469_5, -1

]]></Node>
<StgValue><ssdm name="x_l_I_V_2_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:83  %x_l_I_V_5_1 = select i1 %tmp_22_1, i12 %x_l_I_V_2_1, i12 %p_0469_5

]]></Node>
<StgValue><ssdm name="x_l_I_V_5_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:84  %x_l_I_V_6_1 = sub i12 %x_l_I_V_5_1, %tmp_13_1_cast1

]]></Node>
<StgValue><ssdm name="x_l_I_V_6_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:86  %ult = icmp ult i9 %p_01163_2, %mul_FH_V_1

]]></Node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:87  %rev = xor i1 %ult, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:88  %tmp14 = and i1 %tmp_17_1, %rev

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:89  %sel_tmp3 = or i1 %tmp14, %tmp_14_1

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:91  %p_01163_2_1 = select i1 %sel_tmp3, i9 %x_l_FH_V_2_1, i9 %p_01163_2

]]></Node>
<StgValue><ssdm name="p_01163_2_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:92  %p_0469_5_1 = select i1 %sel_tmp3, i12 %x_l_I_V_6_1, i12 %p_0469_5

]]></Node>
<StgValue><ssdm name="p_0469_5_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:94  %tmp_17 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %p_0523_1_4, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:96  %tmp_25 = trunc i5 %p_0523_1_4 to i2

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:117  %tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %p_0523_1_4, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:119  %tmp_27 = trunc i5 %p_0523_1_4 to i3

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:140  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_0523_1_4, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:142  %tmp_34 = trunc i5 %p_0523_1_4 to i4

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:85  %tmp_23 = call i9 @_ssdm_op_BitSet.i9.i9.i32.i1(i9 %p_01340_2, i32 7, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:90  %p_01340_2_1 = select i1 %sel_tmp3, i9 %tmp_23, i9 %p_01340_2

]]></Node>
<StgValue><ssdm name="p_01340_2_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:93  %p_Result_34_2 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %p_01340_2_1, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="p_Result_34_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:95  %mul_I_V_2 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 0, i3 %tmp_17)

]]></Node>
<StgValue><ssdm name="mul_I_V_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="3" op_3_bw="4">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:97  %mul_FH_V_2 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i3.i4(i2 %tmp_25, i3 %p_Result_34_2, i4 -8)

]]></Node>
<StgValue><ssdm name="mul_FH_V_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:98  %tmp_12_2_cast = zext i12 %p_0469_5_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_12_2_cast"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="10">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:99  %tmp_13_2_cast1 = zext i10 %mul_I_V_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_13_2_cast1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="10">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:100  %tmp_13_2_cast = zext i10 %mul_I_V_2 to i13

]]></Node>
<StgValue><ssdm name="tmp_13_2_cast"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:101  %tmp_14_2 = icmp ugt i12 %p_0469_5_1, %tmp_13_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:102  %tmp_17_2 = icmp eq i13 %tmp_12_2_cast, %tmp_13_2_cast

]]></Node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:103  %tmp_22_2 = icmp ult i9 %p_01163_2_1, %mul_FH_V_2

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:104  %x_l_FH_V_2_2 = sub i9 %p_01163_2_1, %mul_FH_V_2

]]></Node>
<StgValue><ssdm name="x_l_FH_V_2_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:105  %x_l_I_V_2_2 = add i12 %p_0469_5_1, -1

]]></Node>
<StgValue><ssdm name="x_l_I_V_2_2"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:106  %x_l_I_V_5_2 = select i1 %tmp_22_2, i12 %x_l_I_V_2_2, i12 %p_0469_5_1

]]></Node>
<StgValue><ssdm name="x_l_I_V_5_2"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:107  %x_l_I_V_6_2 = sub i12 %x_l_I_V_5_2, %tmp_13_2_cast1

]]></Node>
<StgValue><ssdm name="x_l_I_V_6_2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:108  %tmp_26 = call i9 @_ssdm_op_BitSet.i9.i9.i32.i1(i9 %p_01340_2_1, i32 6, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:109  %ult1 = icmp ult i9 %p_01163_2_1, %mul_FH_V_2

]]></Node>
<StgValue><ssdm name="ult1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:110  %rev1 = xor i1 %ult1, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:111  %tmp15 = and i1 %tmp_17_2, %rev1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:112  %sel_tmp5 = or i1 %tmp15, %tmp_14_2

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:113  %p_01340_2_2 = select i1 %sel_tmp5, i9 %tmp_26, i9 %p_01340_2_1

]]></Node>
<StgValue><ssdm name="p_01340_2_2"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:114  %p_01163_2_2 = select i1 %sel_tmp5, i9 %x_l_FH_V_2_2, i9 %p_01163_2_1

]]></Node>
<StgValue><ssdm name="p_01163_2_2"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:115  %p_0469_5_2 = select i1 %sel_tmp5, i12 %x_l_I_V_6_2, i12 %p_0469_5_1

]]></Node>
<StgValue><ssdm name="p_0469_5_2"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:116  %p_Result_34_3 = call i4 @_ssdm_op_PartSelect.i4.i9.i32.i32(i9 %p_01340_2_2, i32 5, i32 8)

]]></Node>
<StgValue><ssdm name="p_Result_34_3"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:118  %mul_I_V_3 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 0, i2 %tmp_24)

]]></Node>
<StgValue><ssdm name="mul_I_V_3"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="4" op_3_bw="2">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:120  %mul_FH_V_3 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2(i3 %tmp_27, i4 %p_Result_34_3, i2 -2)

]]></Node>
<StgValue><ssdm name="mul_FH_V_3"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:121  %tmp_12_3_cast = zext i12 %p_0469_5_2 to i13

]]></Node>
<StgValue><ssdm name="tmp_12_3_cast"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="10">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:122  %tmp_13_3_cast1 = zext i10 %mul_I_V_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_13_3_cast1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="10">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:123  %tmp_13_3_cast = zext i10 %mul_I_V_3 to i13

]]></Node>
<StgValue><ssdm name="tmp_13_3_cast"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:124  %tmp_14_3 = icmp ugt i12 %p_0469_5_2, %tmp_13_3_cast1

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:125  %tmp_17_3 = icmp eq i13 %tmp_12_3_cast, %tmp_13_3_cast

]]></Node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:126  %tmp_22_3 = icmp ult i9 %p_01163_2_2, %mul_FH_V_3

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:127  %x_l_FH_V_2_3 = sub i9 %p_01163_2_2, %mul_FH_V_3

]]></Node>
<StgValue><ssdm name="x_l_FH_V_2_3"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:128  %x_l_I_V_2_3 = add i12 %p_0469_5_2, -1

]]></Node>
<StgValue><ssdm name="x_l_I_V_2_3"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:129  %x_l_I_V_5_3 = select i1 %tmp_22_3, i12 %x_l_I_V_2_3, i12 %p_0469_5_2

]]></Node>
<StgValue><ssdm name="x_l_I_V_5_3"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:130  %x_l_I_V_6_3 = sub i12 %x_l_I_V_5_3, %tmp_13_3_cast1

]]></Node>
<StgValue><ssdm name="x_l_I_V_6_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:132  %ult2 = icmp ult i9 %p_01163_2_2, %mul_FH_V_3

]]></Node>
<StgValue><ssdm name="ult2"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:133  %rev2 = xor i1 %ult2, true

]]></Node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:134  %tmp16 = and i1 %tmp_17_3, %rev2

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:135  %sel_tmp7 = or i1 %tmp16, %tmp_14_3

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:137  %p_01163_2_3 = select i1 %sel_tmp7, i9 %x_l_FH_V_2_3, i9 %p_01163_2_2

]]></Node>
<StgValue><ssdm name="p_01163_2_3"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:138  %p_0469_5_3 = select i1 %sel_tmp7, i12 %x_l_I_V_6_3, i12 %p_0469_5_2

]]></Node>
<StgValue><ssdm name="p_0469_5_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:131  %tmp_28 = call i9 @_ssdm_op_BitSet.i9.i9.i32.i1(i9 %p_01340_2_2, i32 5, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:136  %p_01340_2_3 = select i1 %sel_tmp7, i9 %tmp_28, i9 %p_01340_2_2

]]></Node>
<StgValue><ssdm name="p_01340_2_3"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:139  %p_Result_34_4 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %p_01340_2_3, i32 4, i32 8)

]]></Node>
<StgValue><ssdm name="p_Result_34_4"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:141  %mul_I_V_4 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 0, i1 %tmp_32)

]]></Node>
<StgValue><ssdm name="mul_I_V_4"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:143  %mul_FH_V_4 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_34, i5 %p_Result_34_4)

]]></Node>
<StgValue><ssdm name="mul_FH_V_4"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:144  %tmp_12_4_cast = zext i12 %p_0469_5_3 to i13

]]></Node>
<StgValue><ssdm name="tmp_12_4_cast"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="10">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:145  %tmp_13_4_cast1 = zext i10 %mul_I_V_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_13_4_cast1"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="10">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:146  %tmp_13_4_cast = zext i10 %mul_I_V_4 to i13

]]></Node>
<StgValue><ssdm name="tmp_13_4_cast"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:147  %tmp_14_4 = icmp ugt i12 %p_0469_5_3, %tmp_13_4_cast1

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:148  %tmp_17_4 = icmp eq i13 %tmp_12_4_cast, %tmp_13_4_cast

]]></Node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:149  %tmp_18_4 = icmp ugt i9 %p_01163_2_3, %mul_FH_V_4

]]></Node>
<StgValue><ssdm name="tmp_18_4"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:150  %or_cond_4 = and i1 %tmp_17_4, %tmp_18_4

]]></Node>
<StgValue><ssdm name="or_cond_4"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:151  %ult3 = icmp ult i9 %mul_FH_V_4, %p_01163_2_3

]]></Node>
<StgValue><ssdm name="ult3"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:152  %rev3 = xor i1 %ult3, true

]]></Node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:153  %tmp_26_4 = xor i9 %mul_FH_V_4, -1

]]></Node>
<StgValue><ssdm name="tmp_26_4"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:154  %x_l_FH_V_2_4 = add i9 %p_01163_2_3, %tmp_26_4

]]></Node>
<StgValue><ssdm name="x_l_FH_V_2_4"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:155  %x_l_I_V_2_4 = add i12 %p_0469_5_3, -1

]]></Node>
<StgValue><ssdm name="x_l_I_V_2_4"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:156  %x_l_I_V_5_4 = select i1 %rev3, i12 %x_l_I_V_2_4, i12 %p_0469_5_3

]]></Node>
<StgValue><ssdm name="x_l_I_V_5_4"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:157  %x_l_I_V_6_4 = sub i12 %x_l_I_V_5_4, %tmp_13_4_cast1

]]></Node>
<StgValue><ssdm name="x_l_I_V_6_4"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:158  %tmp_35 = call i9 @_ssdm_op_BitSet.i9.i9.i32.i1(i9 %p_01340_2_3, i32 4, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:159  %sel_tmp8 = or i1 %tmp_14_4, %or_cond_4

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:160  %p_01340_2_4 = select i1 %sel_tmp8, i9 %tmp_35, i9 %p_01340_2_3

]]></Node>
<StgValue><ssdm name="p_01340_2_4"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:161  %p_01150_2_4 = select i1 %sel_tmp8, i9 -256, i9 0

]]></Node>
<StgValue><ssdm name="p_01150_2_4"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:162  %p_01163_2_4 = select i1 %sel_tmp8, i9 %x_l_FH_V_2_4, i9 %p_01163_2_3

]]></Node>
<StgValue><ssdm name="p_01163_2_4"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:163  %p_0469_5_4 = select i1 %sel_tmp8, i12 %x_l_I_V_6_4, i12 %p_0469_5_3

]]></Node>
<StgValue><ssdm name="p_0469_5_4"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:164  %tmp_9 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %p_01340_2_4, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:165  %tmp_29 = call i4 @_ssdm_op_PartSelect.i4.i9.i32.i32(i9 %p_01340_2_4, i32 5, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:166  %mul_FH_V_5 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %p_0523_1_4, i4 %tmp_29)

]]></Node>
<StgValue><ssdm name="mul_FH_V_5"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:167  %mul_FL_V_5 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %tmp_9, i7 -64)

]]></Node>
<StgValue><ssdm name="mul_FL_V_5"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:168  %tmp_14_5 = icmp ne i12 %p_0469_5_4, 0

]]></Node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:169  %tmp_17_5 = icmp eq i12 %p_0469_5_4, 0

]]></Node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:170  %tmp_18_5 = icmp ugt i9 %p_01163_2_4, %mul_FH_V_5

]]></Node>
<StgValue><ssdm name="tmp_18_5"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:171  %or_cond_5 = and i1 %tmp_17_5, %tmp_18_5

]]></Node>
<StgValue><ssdm name="or_cond_5"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:172  %notrhs_5 = icmp ne i9 %p_01163_2_4, %mul_FH_V_5

]]></Node>
<StgValue><ssdm name="notrhs_5"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:173  %tmp_19_5 = icmp ult i9 %p_01150_2_4, %mul_FL_V_5

]]></Node>
<StgValue><ssdm name="tmp_19_5"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:174  %tmp17 = or i1 %tmp_14_5, %tmp_19_5

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:175  %or_cond1_5 = or i1 %tmp17, %notrhs_5

]]></Node>
<StgValue><ssdm name="or_cond1_5"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:176  %x_l_FL_V_5 = sub i9 %p_01150_2_4, %mul_FL_V_5

]]></Node>
<StgValue><ssdm name="x_l_FL_V_5"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:187  %sel_tmp9 = xor i1 %or_cond1_5, true

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:188  %tmp23 = or i1 %or_cond_5, %sel_tmp9

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:189  %sel_tmp = or i1 %tmp23, %tmp_14_5

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:191  %p_01150_2_5 = select i1 %sel_tmp, i9 %x_l_FL_V_5, i9 %p_01150_2_4

]]></Node>
<StgValue><ssdm name="p_01150_2_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="187" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:177  %tmp_22_5 = icmp ult i9 %p_01163_2_4, %mul_FH_V_5

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:178  %tmp_23_5 = icmp eq i9 %p_01163_2_4, %mul_FH_V_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:179  %or_cond2_5 = and i1 %tmp_23_5, %tmp_19_5

]]></Node>
<StgValue><ssdm name="or_cond2_5"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:180  %or_cond3_5 = or i1 %tmp_22_5, %or_cond2_5

]]></Node>
<StgValue><ssdm name="or_cond3_5"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:181  %p_neg_5 = select i1 %tmp_19_5, i9 -1, i9 0

]]></Node>
<StgValue><ssdm name="p_neg_5"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:182  %tmp_26_5 = sub i9 %p_neg_5, %mul_FH_V_5

]]></Node>
<StgValue><ssdm name="tmp_26_5"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:183  %x_l_FH_V_2_5 = add i9 %tmp_26_5, %p_01163_2_4

]]></Node>
<StgValue><ssdm name="x_l_FH_V_2_5"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:184  %x_l_I_V_2_5 = add i12 %p_0469_5_4, -1

]]></Node>
<StgValue><ssdm name="x_l_I_V_2_5"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:185  %x_l_I_V_5_5 = select i1 %or_cond3_5, i12 %x_l_I_V_2_5, i12 %p_0469_5_4

]]></Node>
<StgValue><ssdm name="x_l_I_V_5_5"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:186  %tmp_36 = call i9 @_ssdm_op_BitSet.i9.i9.i32.i1(i9 %p_01340_2_4, i32 3, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:190  %p_01340_2_5 = select i1 %sel_tmp, i9 %tmp_36, i9 %p_01340_2_4

]]></Node>
<StgValue><ssdm name="p_01340_2_5"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:192  %p_01163_2_5 = select i1 %sel_tmp, i9 %x_l_FH_V_2_5, i9 %p_01163_2_4

]]></Node>
<StgValue><ssdm name="p_01163_2_5"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:193  %p_0469_5_5 = select i1 %sel_tmp, i12 %x_l_I_V_5_5, i12 %p_0469_5_4

]]></Node>
<StgValue><ssdm name="p_0469_5_5"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:194  %tmp_13 = call i4 @_ssdm_op_PartSelect.i4.i9.i32.i32(i9 %p_01340_2_5, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:195  %tmp_30 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %p_01340_2_5, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="5" op_3_bw="3">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:196  %mul_FH_V_6 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i5.i3(i1 false, i5 %p_0523_1_4, i3 %tmp_30)

]]></Node>
<StgValue><ssdm name="mul_FH_V_6"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:197  %mul_FL_V_6 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_13, i5 -16)

]]></Node>
<StgValue><ssdm name="mul_FL_V_6"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:198  %tmp_14_6 = icmp ne i12 %p_0469_5_5, 0

]]></Node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:199  %tmp_17_6 = icmp eq i12 %p_0469_5_5, 0

]]></Node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:200  %tmp_18_6 = icmp ugt i9 %p_01163_2_5, %mul_FH_V_6

]]></Node>
<StgValue><ssdm name="tmp_18_6"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:201  %or_cond_6 = and i1 %tmp_17_6, %tmp_18_6

]]></Node>
<StgValue><ssdm name="or_cond_6"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:202  %notrhs_6 = icmp ne i9 %p_01163_2_5, %mul_FH_V_6

]]></Node>
<StgValue><ssdm name="notrhs_6"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:203  %tmp_19_6 = icmp ult i9 %p_01150_2_5, %mul_FL_V_6

]]></Node>
<StgValue><ssdm name="tmp_19_6"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:204  %tmp24 = or i1 %tmp_14_6, %tmp_19_6

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:205  %or_cond1_6 = or i1 %tmp24, %notrhs_6

]]></Node>
<StgValue><ssdm name="or_cond1_6"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:206  %x_l_FL_V_6 = sub i9 %p_01150_2_5, %mul_FL_V_6

]]></Node>
<StgValue><ssdm name="x_l_FL_V_6"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:207  %tmp_22_6 = icmp ult i9 %p_01163_2_5, %mul_FH_V_6

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:208  %tmp_23_6 = icmp eq i9 %p_01163_2_5, %mul_FH_V_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:209  %or_cond2_6 = and i1 %tmp_23_6, %tmp_19_6

]]></Node>
<StgValue><ssdm name="or_cond2_6"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:210  %or_cond3_6 = or i1 %tmp_22_6, %or_cond2_6

]]></Node>
<StgValue><ssdm name="or_cond3_6"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:211  %p_neg_6 = select i1 %tmp_19_6, i9 -1, i9 0

]]></Node>
<StgValue><ssdm name="p_neg_6"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:212  %tmp_26_6 = sub i9 %p_neg_6, %mul_FH_V_6

]]></Node>
<StgValue><ssdm name="tmp_26_6"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:213  %x_l_FH_V_2_6 = add i9 %tmp_26_6, %p_01163_2_5

]]></Node>
<StgValue><ssdm name="x_l_FH_V_2_6"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:214  %x_l_I_V_2_6 = add i12 %p_0469_5_5, -1

]]></Node>
<StgValue><ssdm name="x_l_I_V_2_6"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:215  %x_l_I_V_5_6 = select i1 %or_cond3_6, i12 %x_l_I_V_2_6, i12 %p_0469_5_5

]]></Node>
<StgValue><ssdm name="x_l_I_V_5_6"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:217  %sel_tmp1 = xor i1 %or_cond1_6, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:218  %tmp25 = or i1 %or_cond_6, %sel_tmp1

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:219  %sel_tmp4 = or i1 %tmp25, %tmp_14_6

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:221  %p_01150_2_6 = select i1 %sel_tmp4, i9 %x_l_FL_V_6, i9 %p_01150_2_5

]]></Node>
<StgValue><ssdm name="p_01150_2_6"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:222  %p_01163_2_6 = select i1 %sel_tmp4, i9 %x_l_FH_V_2_6, i9 %p_01163_2_5

]]></Node>
<StgValue><ssdm name="p_01163_2_6"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:223  %p_0469_5_6 = select i1 %sel_tmp4, i12 %x_l_I_V_5_6, i12 %p_0469_5_5

]]></Node>
<StgValue><ssdm name="p_0469_5_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sel_tmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:216  %tmp_37 = call i9 @_ssdm_op_BitSet.i9.i9.i32.i1(i9 %p_01340_2_5, i32 2, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:220  %p_01340_2_6 = select i1 %sel_tmp4, i9 %tmp_37, i9 %p_01340_2_5

]]></Node>
<StgValue><ssdm name="p_01340_2_6"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:224  %tmp_19 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %p_01340_2_6, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:225  %tmp_31 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %p_01340_2_6, i32 7, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="5" op_3_bw="2">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:226  %mul_FH_V_7 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i5.i2(i2 0, i5 %p_0523_1_4, i2 %tmp_31)

]]></Node>
<StgValue><ssdm name="mul_FH_V_7"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:227  %mul_FL_V_7 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_19, i3 -4)

]]></Node>
<StgValue><ssdm name="mul_FL_V_7"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:228  %tmp_14_7 = icmp ne i12 %p_0469_5_6, 0

]]></Node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:229  %tmp_17_7 = icmp eq i12 %p_0469_5_6, 0

]]></Node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:230  %tmp_18_7 = icmp ugt i9 %p_01163_2_6, %mul_FH_V_7

]]></Node>
<StgValue><ssdm name="tmp_18_7"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:231  %or_cond_7 = and i1 %tmp_17_7, %tmp_18_7

]]></Node>
<StgValue><ssdm name="or_cond_7"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:232  %notrhs_7 = icmp ne i9 %p_01163_2_6, %mul_FH_V_7

]]></Node>
<StgValue><ssdm name="notrhs_7"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:233  %tmp_19_7 = icmp ult i9 %p_01150_2_6, %mul_FL_V_7

]]></Node>
<StgValue><ssdm name="tmp_19_7"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:234  %tmp26 = or i1 %tmp_14_7, %tmp_19_7

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:235  %or_cond1_7 = or i1 %tmp26, %notrhs_7

]]></Node>
<StgValue><ssdm name="or_cond1_7"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:236  %x_l_FL_V_7 = sub i9 %p_01150_2_6, %mul_FL_V_7

]]></Node>
<StgValue><ssdm name="x_l_FL_V_7"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:237  %tmp_22_7 = icmp ult i9 %p_01163_2_6, %mul_FH_V_7

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:238  %tmp_23_7 = icmp eq i9 %p_01163_2_6, %mul_FH_V_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:239  %or_cond2_7 = and i1 %tmp_23_7, %tmp_19_7

]]></Node>
<StgValue><ssdm name="or_cond2_7"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:240  %or_cond3_7 = or i1 %tmp_22_7, %or_cond2_7

]]></Node>
<StgValue><ssdm name="or_cond3_7"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:241  %p_neg_7 = select i1 %tmp_19_7, i9 -1, i9 0

]]></Node>
<StgValue><ssdm name="p_neg_7"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:242  %tmp_26_7 = sub i9 %p_neg_7, %mul_FH_V_7

]]></Node>
<StgValue><ssdm name="tmp_26_7"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:243  %x_l_FH_V_2_7 = add i9 %tmp_26_7, %p_01163_2_6

]]></Node>
<StgValue><ssdm name="x_l_FH_V_2_7"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:244  %x_l_I_V_2_7 = add i12 %p_0469_5_6, -1

]]></Node>
<StgValue><ssdm name="x_l_I_V_2_7"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:245  %x_l_I_V_5_7 = select i1 %or_cond3_7, i12 %x_l_I_V_2_7, i12 %p_0469_5_6

]]></Node>
<StgValue><ssdm name="x_l_I_V_5_7"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:246  %tmp_38 = call i9 @_ssdm_op_BitSet.i9.i9.i32.i1(i9 %p_01340_2_6, i32 1, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:247  %sel_tmp6 = xor i1 %or_cond1_7, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:248  %tmp27 = or i1 %or_cond_7, %sel_tmp6

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:249  %sel_tmp10 = or i1 %tmp27, %tmp_14_7

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:250  %p_01340_2_7 = select i1 %sel_tmp10, i9 %tmp_38, i9 %p_01340_2_6

]]></Node>
<StgValue><ssdm name="p_01340_2_7"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:251  %p_01150_2_7 = select i1 %sel_tmp10, i9 %x_l_FL_V_7, i9 %p_01150_2_6

]]></Node>
<StgValue><ssdm name="p_01150_2_7"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:252  %p_01163_2_7 = select i1 %sel_tmp10, i9 %x_l_FH_V_2_7, i9 %p_01163_2_6

]]></Node>
<StgValue><ssdm name="p_01163_2_7"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:253  %p_0469_5_7 = select i1 %sel_tmp10, i12 %x_l_I_V_5_7, i12 %p_0469_5_6

]]></Node>
<StgValue><ssdm name="p_0469_5_7"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:254  %tmp_39 = trunc i9 %p_01340_2_7 to i8

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:255  %mul_FL_V_8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_39, i1 true)

]]></Node>
<StgValue><ssdm name="mul_FL_V_8"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:256  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_01340_2_7, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="5" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:257  %mul_FH_V_8 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i5.i1(i3 0, i5 %p_0523_1_4, i1 %tmp_40)

]]></Node>
<StgValue><ssdm name="mul_FH_V_8"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:258  %tmp_14_8 = icmp ne i12 %p_0469_5_7, 0

]]></Node>
<StgValue><ssdm name="tmp_14_8"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:259  %tmp_17_8 = icmp eq i12 %p_0469_5_7, 0

]]></Node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:260  %tmp_18_8 = icmp ugt i9 %p_01163_2_7, %mul_FH_V_8

]]></Node>
<StgValue><ssdm name="tmp_18_8"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:262  %notrhs_8 = icmp ne i9 %p_01163_2_7, %mul_FH_V_8

]]></Node>
<StgValue><ssdm name="notrhs_8"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:263  %tmp_19_8 = icmp ult i9 %p_01150_2_7, %mul_FL_V_8

]]></Node>
<StgValue><ssdm name="tmp_19_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:2  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:261  %or_cond_8 = and i1 %tmp_17_8, %tmp_18_8

]]></Node>
<StgValue><ssdm name="or_cond_8"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:264  %tmp28 = or i1 %tmp_14_8, %tmp_19_8

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:265  %or_cond1_8 = or i1 %tmp28, %notrhs_8

]]></Node>
<StgValue><ssdm name="or_cond1_8"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:266  %tmp_41 = call i9 @_ssdm_op_BitSet.i9.i9.i32.i1(i9 %p_01340_2_7, i32 0, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:267  %sel_tmp11 = xor i1 %or_cond1_8, true

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:268  %tmp29 = or i1 %or_cond_8, %sel_tmp11

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:269  %sel_tmp12 = or i1 %tmp29, %tmp_14_8

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:270  %p_01340_2_8 = select i1 %sel_tmp12, i9 %tmp_41, i9 %p_01340_2_7

]]></Node>
<StgValue><ssdm name="p_01340_2_8"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:271  %tmp_21 = zext i9 %p_01340_2_8 to i10

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:272  %res_FH_l_V = add i10 %tmp_21, 1

]]></Node>
<StgValue><ssdm name="res_FH_l_V"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:273  %res_FH_V = add i9 %p_01340_2_8, 1

]]></Node>
<StgValue><ssdm name="res_FH_V"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:274  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %res_FH_l_V, i32 9)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:275  %res_I_V = add i5 %p_0523_1_4, 1

]]></Node>
<StgValue><ssdm name="res_I_V"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:276  %p_Val2_s = select i1 %p_Result_1, i5 %res_I_V, i5 %p_0523_1_4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:277  %tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %res_FH_V, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:278  %r_V = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %p_Val2_s, i8 %tmp_33)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:279  %agg_result_V = select i1 %p_Result_s, i13 0, i13 %r_V

]]></Node>
<StgValue><ssdm name="agg_result_V"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="13">
<![CDATA[
_ZN9ap_ufixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:280  ret i13 %agg_result_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
