$hdl_spec = {
   -vlog_files => [
   '/p/tech/n6/tech-prerelease/v1.0.1_pre.1/tcbn06_bwph240l11p57cpd_base_lvt_c191206_lib/verilog/tcbn06_bwph240l11p57cpd_base_lvt_c191206_100a/tcbn06_bwph240l11p57cpd_base_lvt_c191206.v',
  '/p/tech/n6/tech-prerelease/v1.0.1_pre.1/tcbn06_bwph240l8p57cpd_base_lvt_c191206_lib/verilog/tcbn06_bwph240l8p57cpd_base_lvt_c191206_100a/tcbn06_bwph240l8p57cpd_base_lvt_c191206.v',
  '/p/tech/n6/tech-prerelease/v1.0.1_pre.1/tcbn06_bwph240l11p57cpd_base_svt_c191206_lib/verilog/tcbn06_bwph240l11p57cpd_base_svt_c191206_100a/tcbn06_bwph240l11p57cpd_base_svt_c191206.v',
  '/p/tech/n6/tech-prerelease/v1.0.1_pre.1/tcbn06_bwph240l8p57cpd_base_svt_c191206_lib/verilog/tcbn06_bwph240l8p57cpd_base_svt_c191206_100a/tcbn06_bwph240l8p57cpd_base_svt_c191206.v',
  '/p/tech/n6/tech-prerelease/v1.0.1_pre.1/tcbn06_bwph240l11p57cpd_base_lvt_c191231_lib/verilog/tcbn06_bwph240l11p57cpd_base_lvt_c191231_100a/tcbn06_bwph240l11p57cpd_base_lvt_c191231.v',
  '/p/tech/n6/tech-prerelease/v1.0.1_pre.1/tcbn06_bwph240l8p57cpd_base_lvt_c191231_lib/verilog/tcbn06_bwph240l8p57cpd_base_lvt_c191231_100a/tcbn06_bwph240l8p57cpd_base_lvt_c191231.v',
  '/p/tech/n6/tech-prerelease/v1.0.1_pre.1/tcbn06_bwph240l11p57cpd_base_svt_c191231_lib/verilog/tcbn06_bwph240l11p57cpd_base_svt_c191231_100a/tcbn06_bwph240l11p57cpd_base_svt_c191231.v',
  '/p/tech/n6/tech-prerelease/v1.0.1_pre.1/tcbn06_bwph240l8p57cpd_base_svt_c191231_lib/verilog/tcbn06_bwph240l8p57cpd_base_svt_c191231_100a/tcbn06_bwph240l8p57cpd_base_svt_c191231.v',
  '/p/tech/n6/tech-prerelease/v1.0.1_pre.1/tcbn06_bwph240l8p57cpd_syn_lvt_c191230_lib/verilog/tcbn06_bwph240l8p57cpd_syn_lvt_c191230_100a/tcbn06_bwph240l8p57cpd_syn_lvt_c191230.v',
  '/p/tech/n6/tech-prerelease/v1.0.1_pre.1/tcbn06_bwph240l8p57cpd_syn_svt_c191230_lib/verilog/tcbn06_bwph240l8p57cpd_syn_svt_c191230_100a/tcbn06_bwph240l8p57cpd_syn_svt_c191230.v',
],
   -vlog_incdirs => [ ],
   -vlog_lib_dirs => [ ],
   -vlog_lib_files => [ ],
   -vlog_opts => [ "+define+DC" ],
};

