ARM GAS  /tmp/ccRITsfU.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"gpio.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/gpio.c"
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_GPIO_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB144:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
ARM GAS  /tmp/ccRITsfU.s 			page 2


  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  28              		.loc 1 43 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 56
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 28
  35              		.cfi_offset 4, -28
  36              		.cfi_offset 5, -24
  37              		.cfi_offset 6, -20
  38              		.cfi_offset 7, -16
  39              		.cfi_offset 8, -12
  40              		.cfi_offset 9, -8
  41              		.cfi_offset 14, -4
  42 0004 8FB0     		sub	sp, sp, #60
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 88
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 45 3 view .LVU1
  46              		.loc 1 45 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0994     		str	r4, [sp, #36]
  49 000a 0A94     		str	r4, [sp, #40]
  50 000c 0B94     		str	r4, [sp, #44]
  51 000e 0C94     		str	r4, [sp, #48]
  52 0010 0D94     		str	r4, [sp, #52]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  53              		.loc 1 48 3 is_stmt 1 view .LVU3
  54              	.LBB2:
  55              		.loc 1 48 3 view .LVU4
  56              		.loc 1 48 3 view .LVU5
  57 0012 5D4B     		ldr	r3, .L3
  58 0014 D3F84021 		ldr	r2, [r3, #320]
  59 0018 42F00402 		orr	r2, r2, #4
  60 001c C3F84021 		str	r2, [r3, #320]
  61              		.loc 1 48 3 view .LVU6
  62 0020 D3F84021 		ldr	r2, [r3, #320]
  63 0024 02F00402 		and	r2, r2, #4
  64 0028 0192     		str	r2, [sp, #4]
  65              		.loc 1 48 3 view .LVU7
  66 002a 019A     		ldr	r2, [sp, #4]
  67              	.LBE2:
ARM GAS  /tmp/ccRITsfU.s 			page 3


  68              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  69              		.loc 1 49 3 view .LVU9
  70              	.LBB3:
  71              		.loc 1 49 3 view .LVU10
  72              		.loc 1 49 3 view .LVU11
  73 002c D3F84021 		ldr	r2, [r3, #320]
  74 0030 42F02002 		orr	r2, r2, #32
  75 0034 C3F84021 		str	r2, [r3, #320]
  76              		.loc 1 49 3 view .LVU12
  77 0038 D3F84021 		ldr	r2, [r3, #320]
  78 003c 02F02002 		and	r2, r2, #32
  79 0040 0292     		str	r2, [sp, #8]
  80              		.loc 1 49 3 view .LVU13
  81 0042 029A     		ldr	r2, [sp, #8]
  82              	.LBE3:
  83              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  84              		.loc 1 50 3 view .LVU15
  85              	.LBB4:
  86              		.loc 1 50 3 view .LVU16
  87              		.loc 1 50 3 view .LVU17
  88 0044 D3F84021 		ldr	r2, [r3, #320]
  89 0048 42F08002 		orr	r2, r2, #128
  90 004c C3F84021 		str	r2, [r3, #320]
  91              		.loc 1 50 3 view .LVU18
  92 0050 D3F84021 		ldr	r2, [r3, #320]
  93 0054 02F08002 		and	r2, r2, #128
  94 0058 0392     		str	r2, [sp, #12]
  95              		.loc 1 50 3 view .LVU19
  96 005a 039A     		ldr	r2, [sp, #12]
  97              	.LBE4:
  98              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  99              		.loc 1 51 3 view .LVU21
 100              	.LBB5:
 101              		.loc 1 51 3 view .LVU22
 102              		.loc 1 51 3 view .LVU23
 103 005c D3F84021 		ldr	r2, [r3, #320]
 104 0060 42F00102 		orr	r2, r2, #1
 105 0064 C3F84021 		str	r2, [r3, #320]
 106              		.loc 1 51 3 view .LVU24
 107 0068 D3F84021 		ldr	r2, [r3, #320]
 108 006c 02F00102 		and	r2, r2, #1
 109 0070 0492     		str	r2, [sp, #16]
 110              		.loc 1 51 3 view .LVU25
 111 0072 049A     		ldr	r2, [sp, #16]
 112              	.LBE5:
 113              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 114              		.loc 1 52 3 view .LVU27
 115              	.LBB6:
 116              		.loc 1 52 3 view .LVU28
 117              		.loc 1 52 3 view .LVU29
 118 0074 D3F84021 		ldr	r2, [r3, #320]
 119 0078 42F00202 		orr	r2, r2, #2
 120 007c C3F84021 		str	r2, [r3, #320]
ARM GAS  /tmp/ccRITsfU.s 			page 4


 121              		.loc 1 52 3 view .LVU30
 122 0080 D3F84021 		ldr	r2, [r3, #320]
 123 0084 02F00202 		and	r2, r2, #2
 124 0088 0592     		str	r2, [sp, #20]
 125              		.loc 1 52 3 view .LVU31
 126 008a 059A     		ldr	r2, [sp, #20]
 127              	.LBE6:
 128              		.loc 1 52 3 view .LVU32
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 129              		.loc 1 53 3 view .LVU33
 130              	.LBB7:
 131              		.loc 1 53 3 view .LVU34
 132              		.loc 1 53 3 view .LVU35
 133 008c D3F84021 		ldr	r2, [r3, #320]
 134 0090 42F00802 		orr	r2, r2, #8
 135 0094 C3F84021 		str	r2, [r3, #320]
 136              		.loc 1 53 3 view .LVU36
 137 0098 D3F84021 		ldr	r2, [r3, #320]
 138 009c 02F00802 		and	r2, r2, #8
 139 00a0 0692     		str	r2, [sp, #24]
 140              		.loc 1 53 3 view .LVU37
 141 00a2 069A     		ldr	r2, [sp, #24]
 142              	.LBE7:
 143              		.loc 1 53 3 view .LVU38
  54:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 144              		.loc 1 54 3 view .LVU39
 145              	.LBB8:
 146              		.loc 1 54 3 view .LVU40
 147              		.loc 1 54 3 view .LVU41
 148 00a4 D3F84021 		ldr	r2, [r3, #320]
 149 00a8 42F04002 		orr	r2, r2, #64
 150 00ac C3F84021 		str	r2, [r3, #320]
 151              		.loc 1 54 3 view .LVU42
 152 00b0 D3F84021 		ldr	r2, [r3, #320]
 153 00b4 02F04002 		and	r2, r2, #64
 154 00b8 0792     		str	r2, [sp, #28]
 155              		.loc 1 54 3 view .LVU43
 156 00ba 079A     		ldr	r2, [sp, #28]
 157              	.LBE8:
 158              		.loc 1 54 3 view .LVU44
  55:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 159              		.loc 1 55 3 view .LVU45
 160              	.LBB9:
 161              		.loc 1 55 3 view .LVU46
 162              		.loc 1 55 3 view .LVU47
 163 00bc D3F84021 		ldr	r2, [r3, #320]
 164 00c0 42F01002 		orr	r2, r2, #16
 165 00c4 C3F84021 		str	r2, [r3, #320]
 166              		.loc 1 55 3 view .LVU48
 167 00c8 D3F84031 		ldr	r3, [r3, #320]
 168 00cc 03F01003 		and	r3, r3, #16
 169 00d0 0893     		str	r3, [sp, #32]
 170              		.loc 1 55 3 view .LVU49
 171 00d2 089B     		ldr	r3, [sp, #32]
 172              	.LBE9:
 173              		.loc 1 55 3 view .LVU50
  56:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccRITsfU.s 			page 5


  57:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  58:Core/Src/gpio.c ****   HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 174              		.loc 1 58 3 view .LVU51
 175 00d4 DFF8C090 		ldr	r9, .L3+16
 176 00d8 2246     		mov	r2, r4
 177 00da 4FF48061 		mov	r1, #1024
 178 00de 4846     		mov	r0, r9
 179 00e0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 180              	.LVL0:
  59:Core/Src/gpio.c **** 
  60:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  61:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, LD1_Pin|LCD_RST_Pin|LCD_D_C_Pin|LD3_Pin
 181              		.loc 1 61 3 view .LVU52
 182 00e4 DFF8B480 		ldr	r8, .L3+20
 183 00e8 2246     		mov	r2, r4
 184 00ea 4FF20101 		movw	r1, #61441
 185 00ee 4046     		mov	r0, r8
 186 00f0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 187              	.LVL1:
  62:Core/Src/gpio.c ****                           |CARD_CS_Pin, GPIO_PIN_RESET);
  63:Core/Src/gpio.c **** 
  64:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  65:Core/Src/gpio.c ****   HAL_GPIO_WritePin(BACK_LITE_GPIO_Port, BACK_LITE_Pin, GPIO_PIN_RESET);
 188              		.loc 1 65 3 view .LVU53
 189 00f4 254E     		ldr	r6, .L3+4
 190 00f6 2246     		mov	r2, r4
 191 00f8 4021     		movs	r1, #64
 192 00fa 3046     		mov	r0, r6
 193 00fc FFF7FEFF 		bl	HAL_GPIO_WritePin
 194              	.LVL2:
  66:Core/Src/gpio.c **** 
  67:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  68:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 195              		.loc 1 68 3 view .LVU54
 196 0100 234F     		ldr	r7, .L3+8
 197 0102 2246     		mov	r2, r4
 198 0104 0221     		movs	r1, #2
 199 0106 3846     		mov	r0, r7
 200 0108 FFF7FEFF 		bl	HAL_GPIO_WritePin
 201              	.LVL3:
  69:Core/Src/gpio.c **** 
  70:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = B1_Pin;
 202              		.loc 1 71 3 view .LVU55
 203              		.loc 1 71 23 is_stmt 0 view .LVU56
 204 010c 4FF40053 		mov	r3, #8192
 205 0110 0993     		str	r3, [sp, #36]
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 206              		.loc 1 72 3 is_stmt 1 view .LVU57
 207              		.loc 1 72 24 is_stmt 0 view .LVU58
 208 0112 0A94     		str	r4, [sp, #40]
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 209              		.loc 1 73 3 is_stmt 1 view .LVU59
 210              		.loc 1 73 24 is_stmt 0 view .LVU60
 211 0114 0B94     		str	r4, [sp, #44]
  74:Core/Src/gpio.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 212              		.loc 1 74 3 is_stmt 1 view .LVU61
ARM GAS  /tmp/ccRITsfU.s 			page 6


 213 0116 09A9     		add	r1, sp, #36
 214 0118 3046     		mov	r0, r6
 215 011a FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL4:
  75:Core/Src/gpio.c **** 
  76:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  77:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 217              		.loc 1 77 3 view .LVU62
 218              		.loc 1 77 23 is_stmt 0 view .LVU63
 219 011e 4FF48063 		mov	r3, #1024
 220 0122 0993     		str	r3, [sp, #36]
  78:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 221              		.loc 1 78 3 is_stmt 1 view .LVU64
 222              		.loc 1 78 24 is_stmt 0 view .LVU65
 223 0124 0125     		movs	r5, #1
 224 0126 0A95     		str	r5, [sp, #40]
  79:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 79 3 is_stmt 1 view .LVU66
 226              		.loc 1 79 24 is_stmt 0 view .LVU67
 227 0128 0B94     		str	r4, [sp, #44]
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 228              		.loc 1 80 3 is_stmt 1 view .LVU68
 229              		.loc 1 80 25 is_stmt 0 view .LVU69
 230 012a 0C94     		str	r4, [sp, #48]
  81:Core/Src/gpio.c ****   HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 231              		.loc 1 81 3 is_stmt 1 view .LVU70
 232 012c 09A9     		add	r1, sp, #36
 233 012e 4846     		mov	r0, r9
 234 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 235              	.LVL5:
  82:Core/Src/gpio.c **** 
  83:Core/Src/gpio.c ****   /*Configure GPIO pins : PBPin PBPin PBPin PBPin
  84:Core/Src/gpio.c ****                            PBPin */
  85:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD1_Pin|LCD_RST_Pin|LCD_D_C_Pin|LD3_Pin
 236              		.loc 1 85 3 view .LVU71
 237              		.loc 1 85 23 is_stmt 0 view .LVU72
 238 0134 4FF20103 		movw	r3, #61441
 239 0138 0993     		str	r3, [sp, #36]
  86:Core/Src/gpio.c ****                           |CARD_CS_Pin;
  87:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 240              		.loc 1 87 3 is_stmt 1 view .LVU73
 241              		.loc 1 87 24 is_stmt 0 view .LVU74
 242 013a 0A95     		str	r5, [sp, #40]
  88:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 243              		.loc 1 88 3 is_stmt 1 view .LVU75
 244              		.loc 1 88 24 is_stmt 0 view .LVU76
 245 013c 0B94     		str	r4, [sp, #44]
  89:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 246              		.loc 1 89 3 is_stmt 1 view .LVU77
 247              		.loc 1 89 25 is_stmt 0 view .LVU78
 248 013e 0C94     		str	r4, [sp, #48]
  90:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 249              		.loc 1 90 3 is_stmt 1 view .LVU79
 250 0140 09A9     		add	r1, sp, #36
 251 0142 4046     		mov	r0, r8
 252 0144 FFF7FEFF 		bl	HAL_GPIO_Init
 253              	.LVL6:
ARM GAS  /tmp/ccRITsfU.s 			page 7


  91:Core/Src/gpio.c **** 
  92:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  93:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 254              		.loc 1 93 3 view .LVU80
 255              		.loc 1 93 23 is_stmt 0 view .LVU81
 256 0148 8023     		movs	r3, #128
 257 014a 0993     		str	r3, [sp, #36]
  94:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 258              		.loc 1 94 3 is_stmt 1 view .LVU82
 259              		.loc 1 94 24 is_stmt 0 view .LVU83
 260 014c 4FF48813 		mov	r3, #1114112
 261 0150 0A93     		str	r3, [sp, #40]
  95:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 262              		.loc 1 95 3 is_stmt 1 view .LVU84
 263              		.loc 1 95 24 is_stmt 0 view .LVU85
 264 0152 0B94     		str	r4, [sp, #44]
  96:Core/Src/gpio.c ****   HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 265              		.loc 1 96 3 is_stmt 1 view .LVU86
 266 0154 09A9     		add	r1, sp, #36
 267 0156 0F48     		ldr	r0, .L3+12
 268 0158 FFF7FEFF 		bl	HAL_GPIO_Init
 269              	.LVL7:
  97:Core/Src/gpio.c **** 
  98:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  99:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = BACK_LITE_Pin;
 270              		.loc 1 99 3 view .LVU87
 271              		.loc 1 99 23 is_stmt 0 view .LVU88
 272 015c 4023     		movs	r3, #64
 273 015e 0993     		str	r3, [sp, #36]
 100:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 274              		.loc 1 100 3 is_stmt 1 view .LVU89
 275              		.loc 1 100 24 is_stmt 0 view .LVU90
 276 0160 0A95     		str	r5, [sp, #40]
 101:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 277              		.loc 1 101 3 is_stmt 1 view .LVU91
 278              		.loc 1 101 24 is_stmt 0 view .LVU92
 279 0162 0B94     		str	r4, [sp, #44]
 102:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 280              		.loc 1 102 3 is_stmt 1 view .LVU93
 281              		.loc 1 102 25 is_stmt 0 view .LVU94
 282 0164 0C94     		str	r4, [sp, #48]
 103:Core/Src/gpio.c ****   HAL_GPIO_Init(BACK_LITE_GPIO_Port, &GPIO_InitStruct);
 283              		.loc 1 103 3 is_stmt 1 view .LVU95
 284 0166 09A9     		add	r1, sp, #36
 285 0168 3046     		mov	r0, r6
 286 016a FFF7FEFF 		bl	HAL_GPIO_Init
 287              	.LVL8:
 104:Core/Src/gpio.c **** 
 105:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
 106:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 288              		.loc 1 106 3 view .LVU96
 289              		.loc 1 106 23 is_stmt 0 view .LVU97
 290 016e 0223     		movs	r3, #2
 291 0170 0993     		str	r3, [sp, #36]
 107:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 292              		.loc 1 107 3 is_stmt 1 view .LVU98
 293              		.loc 1 107 24 is_stmt 0 view .LVU99
ARM GAS  /tmp/ccRITsfU.s 			page 8


 294 0172 0A95     		str	r5, [sp, #40]
 108:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 295              		.loc 1 108 3 is_stmt 1 view .LVU100
 296              		.loc 1 108 24 is_stmt 0 view .LVU101
 297 0174 0B94     		str	r4, [sp, #44]
 109:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 298              		.loc 1 109 3 is_stmt 1 view .LVU102
 299              		.loc 1 109 25 is_stmt 0 view .LVU103
 300 0176 0C94     		str	r4, [sp, #48]
 110:Core/Src/gpio.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 301              		.loc 1 110 3 is_stmt 1 view .LVU104
 302 0178 09A9     		add	r1, sp, #36
 303 017a 3846     		mov	r0, r7
 304 017c FFF7FEFF 		bl	HAL_GPIO_Init
 305              	.LVL9:
 111:Core/Src/gpio.c **** 
 112:Core/Src/gpio.c **** }
 306              		.loc 1 112 1 is_stmt 0 view .LVU105
 307 0180 0FB0     		add	sp, sp, #60
 308              	.LCFI2:
 309              		.cfi_def_cfa_offset 28
 310              		@ sp needed
 311 0182 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 312              	.L4:
 313 0186 00BF     		.align	2
 314              	.L3:
 315 0188 00440258 		.word	1476543488
 316 018c 00080258 		.word	1476528128
 317 0190 00100258 		.word	1476530176
 318 0194 00180258 		.word	1476532224
 319 0198 00140258 		.word	1476531200
 320 019c 00040258 		.word	1476527104
 321              		.cfi_endproc
 322              	.LFE144:
 324              		.text
 325              	.Letext0:
 326              		.file 2 "/home/jack/ece331/Downloads/arm-gnu-toolchain-12.2.rel1-aarch64-arm-none-eabi/arm-none-ea
 327              		.file 3 "/home/jack/ece331/Downloads/arm-gnu-toolchain-12.2.rel1-aarch64-arm-none-eabi/arm-none-ea
 328              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7a3xxq.h"
 329              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
ARM GAS  /tmp/ccRITsfU.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccRITsfU.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccRITsfU.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccRITsfU.s:315    .text.MX_GPIO_Init:0000000000000188 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
