Simulator report for Cau5
Thu Oct 19 01:34:59 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 123 nodes    ;
; Simulation Coverage         ;      92.68 % ;
; Total Number of Transitions ; 2660         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; Option                                                                                     ; Setting                                       ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                    ; Timing        ;
; Start time                                                                                 ; 0 ns                                          ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                           ;               ;
; Vector input source                                                                        ; D:/Homework/CE213/Lab/Lab03/Cau5/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                            ; On            ;
; Check outputs                                                                              ; Off                                           ; Off           ;
; Report simulation coverage                                                                 ; On                                            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                            ; On            ;
; Display missing 1-value coverage report                                                    ; On                                            ; On            ;
; Display missing 0-value coverage report                                                    ; On                                            ; On            ;
; Detect setup and hold time violations                                                      ; Off                                           ; Off           ;
; Detect glitches                                                                            ; Off                                           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                           ; Off           ;
; Generate Signal Activity File                                                              ; Off                                           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                           ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                          ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      92.68 % ;
; Total nodes checked                                 ; 123          ;
; Total output ports checked                          ; 123          ;
; Total output ports with complete 1/0-value coverage ; 114          ;
; Total output ports with no 1/0-value coverage       ; 9            ;
; Total output ports with no 1-value coverage         ; 9            ;
; Total output ports with no 0-value coverage         ; 9            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                  ; Output Port Name                                                                                                                           ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Cau5_test|CLOCK_50HZ                                                                                                                      ; |Cau5_test|CLOCK_50HZ                                                                                                                      ; out              ;
; |Cau5_test|hex0[0]                                                                                                                         ; |Cau5_test|hex0[0]                                                                                                                         ; pin_out          ;
; |Cau5_test|hex0[1]                                                                                                                         ; |Cau5_test|hex0[1]                                                                                                                         ; pin_out          ;
; |Cau5_test|hex0[2]                                                                                                                         ; |Cau5_test|hex0[2]                                                                                                                         ; pin_out          ;
; |Cau5_test|hex0[3]                                                                                                                         ; |Cau5_test|hex0[3]                                                                                                                         ; pin_out          ;
; |Cau5_test|hex0[4]                                                                                                                         ; |Cau5_test|hex0[4]                                                                                                                         ; pin_out          ;
; |Cau5_test|hex0[5]                                                                                                                         ; |Cau5_test|hex0[5]                                                                                                                         ; pin_out          ;
; |Cau5_test|hex0[6]                                                                                                                         ; |Cau5_test|hex0[6]                                                                                                                         ; pin_out          ;
; |Cau5_test|hex1[0]                                                                                                                         ; |Cau5_test|hex1[0]                                                                                                                         ; pin_out          ;
; |Cau5_test|hex1[1]                                                                                                                         ; |Cau5_test|hex1[1]                                                                                                                         ; pin_out          ;
; |Cau5_test|hex1[2]                                                                                                                         ; |Cau5_test|hex1[2]                                                                                                                         ; pin_out          ;
; |Cau5_test|hex1[3]                                                                                                                         ; |Cau5_test|hex1[3]                                                                                                                         ; pin_out          ;
; |Cau5_test|hex1[4]                                                                                                                         ; |Cau5_test|hex1[4]                                                                                                                         ; pin_out          ;
; |Cau5_test|hex1[5]                                                                                                                         ; |Cau5_test|hex1[5]                                                                                                                         ; pin_out          ;
; |Cau5_test|hex1[6]                                                                                                                         ; |Cau5_test|hex1[6]                                                                                                                         ; pin_out          ;
; |Cau5_test|COUNT[0]                                                                                                                        ; |Cau5_test|COUNT[0]                                                                                                                        ; pin_out          ;
; |Cau5_test|COUNT[1]                                                                                                                        ; |Cau5_test|COUNT[1]                                                                                                                        ; pin_out          ;
; |Cau5_test|COUNT[2]                                                                                                                        ; |Cau5_test|COUNT[2]                                                                                                                        ; pin_out          ;
; |Cau5_test|COUNT[3]                                                                                                                        ; |Cau5_test|COUNT[3]                                                                                                                        ; pin_out          ;
; |Cau5_test|COUNT[4]                                                                                                                        ; |Cau5_test|COUNT[4]                                                                                                                        ; pin_out          ;
; |Cau5_test|decoder:DECODER|WideOr0                                                                                                         ; |Cau5_test|decoder:DECODER|WideOr0                                                                                                         ; out0             ;
; |Cau5_test|decoder:DECODER|WideOr1                                                                                                         ; |Cau5_test|decoder:DECODER|WideOr1                                                                                                         ; out0             ;
; |Cau5_test|decoder:DECODER|WideOr2                                                                                                         ; |Cau5_test|decoder:DECODER|WideOr2                                                                                                         ; out0             ;
; |Cau5_test|decoder:DECODER|WideOr3                                                                                                         ; |Cau5_test|decoder:DECODER|WideOr3                                                                                                         ; out0             ;
; |Cau5_test|decoder:DECODER|WideOr4                                                                                                         ; |Cau5_test|decoder:DECODER|WideOr4                                                                                                         ; out0             ;
; |Cau5_test|decoder:DECODER|WideOr5                                                                                                         ; |Cau5_test|decoder:DECODER|WideOr5                                                                                                         ; out0             ;
; |Cau5_test|decoder:DECODER|WideOr6                                                                                                         ; |Cau5_test|decoder:DECODER|WideOr6                                                                                                         ; out0             ;
; |Cau5_test|decoder:DECODER|WideOr7                                                                                                         ; |Cau5_test|decoder:DECODER|WideOr7                                                                                                         ; out0             ;
; |Cau5_test|counter:COUNTER|count[0]                                                                                                        ; |Cau5_test|counter:COUNTER|count[0]                                                                                                        ; regout           ;
; |Cau5_test|counter:COUNTER|count~0                                                                                                         ; |Cau5_test|counter:COUNTER|count~0                                                                                                         ; out              ;
; |Cau5_test|counter:COUNTER|count~1                                                                                                         ; |Cau5_test|counter:COUNTER|count~1                                                                                                         ; out              ;
; |Cau5_test|counter:COUNTER|count~2                                                                                                         ; |Cau5_test|counter:COUNTER|count~2                                                                                                         ; out              ;
; |Cau5_test|counter:COUNTER|count~3                                                                                                         ; |Cau5_test|counter:COUNTER|count~3                                                                                                         ; out              ;
; |Cau5_test|counter:COUNTER|count~4                                                                                                         ; |Cau5_test|counter:COUNTER|count~4                                                                                                         ; out              ;
; |Cau5_test|counter:COUNTER|count[4]                                                                                                        ; |Cau5_test|counter:COUNTER|count[4]                                                                                                        ; regout           ;
; |Cau5_test|counter:COUNTER|count[3]                                                                                                        ; |Cau5_test|counter:COUNTER|count[3]                                                                                                        ; regout           ;
; |Cau5_test|counter:COUNTER|count[2]                                                                                                        ; |Cau5_test|counter:COUNTER|count[2]                                                                                                        ; regout           ;
; |Cau5_test|counter:COUNTER|count[1]                                                                                                        ; |Cau5_test|counter:COUNTER|count[1]                                                                                                        ; regout           ;
; |Cau5_test|decoder:DECODER|Decoder0~0                                                                                                      ; |Cau5_test|decoder:DECODER|Decoder0~0                                                                                                      ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~1                                                                                                      ; |Cau5_test|decoder:DECODER|Decoder0~1                                                                                                      ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~2                                                                                                      ; |Cau5_test|decoder:DECODER|Decoder0~2                                                                                                      ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~3                                                                                                      ; |Cau5_test|decoder:DECODER|Decoder0~3                                                                                                      ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~4                                                                                                      ; |Cau5_test|decoder:DECODER|Decoder0~4                                                                                                      ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~5                                                                                                      ; |Cau5_test|decoder:DECODER|Decoder0~5                                                                                                      ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~6                                                                                                      ; |Cau5_test|decoder:DECODER|Decoder0~6                                                                                                      ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~7                                                                                                      ; |Cau5_test|decoder:DECODER|Decoder0~7                                                                                                      ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~8                                                                                                      ; |Cau5_test|decoder:DECODER|Decoder0~8                                                                                                      ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~9                                                                                                      ; |Cau5_test|decoder:DECODER|Decoder0~9                                                                                                      ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~13                                                                                                     ; |Cau5_test|decoder:DECODER|Decoder0~13                                                                                                     ; out              ;
; |Cau5_test|decoder:DECODER|Decoder1~0                                                                                                      ; |Cau5_test|decoder:DECODER|Decoder1~0                                                                                                      ; out0             ;
; |Cau5_test|decoder:DECODER|Decoder1~1                                                                                                      ; |Cau5_test|decoder:DECODER|Decoder1~1                                                                                                      ; out0             ;
; |Cau5_test|decoder:DECODER|Decoder1~2                                                                                                      ; |Cau5_test|decoder:DECODER|Decoder1~2                                                                                                      ; out0             ;
; |Cau5_test|counter:COUNTER|Add0~0                                                                                                          ; |Cau5_test|counter:COUNTER|Add0~0                                                                                                          ; out0             ;
; |Cau5_test|counter:COUNTER|Add0~1                                                                                                          ; |Cau5_test|counter:COUNTER|Add0~1                                                                                                          ; out0             ;
; |Cau5_test|counter:COUNTER|Add0~2                                                                                                          ; |Cau5_test|counter:COUNTER|Add0~2                                                                                                          ; out0             ;
; |Cau5_test|counter:COUNTER|Add0~3                                                                                                          ; |Cau5_test|counter:COUNTER|Add0~3                                                                                                          ; out0             ;
; |Cau5_test|counter:COUNTER|Add0~4                                                                                                          ; |Cau5_test|counter:COUNTER|Add0~4                                                                                                          ; out0             ;
; |Cau5_test|counter:COUNTER|Add0~5                                                                                                          ; |Cau5_test|counter:COUNTER|Add0~5                                                                                                          ; out0             ;
; |Cau5_test|counter:COUNTER|Add0~6                                                                                                          ; |Cau5_test|counter:COUNTER|Add0~6                                                                                                          ; out0             ;
; |Cau5_test|counter:COUNTER|Equal0~0                                                                                                        ; |Cau5_test|counter:COUNTER|Equal0~0                                                                                                        ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]~11 ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]~11 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[17]~12 ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[17]~12 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[16]~13 ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[16]~13 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]~14 ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]~14 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[17]~17 ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[17]~17 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[16]~18 ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[16]~18 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]    ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]    ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[17]    ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[17]    ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[16]    ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[16]    ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]    ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]    ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[23]~1  ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[23]~1  ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[22]~2  ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[22]~2  ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[21]~3  ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[21]~3  ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[20]~4  ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[20]~4  ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[23]~6  ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[23]~6  ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[22]~7  ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[22]~7  ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[21]~8  ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[21]~8  ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[20]~9  ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[20]~9  ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[23]    ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[23]    ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[22]    ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[22]    ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[21]    ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[21]    ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[20]    ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[20]    ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]~11 ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]~11 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[17]~12 ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[17]~12 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[16]~13 ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[16]~13 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]~14 ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]~14 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[17]~17 ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[17]~17 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[16]~18 ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[16]~18 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]    ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]    ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[17]    ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[17]    ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[16]    ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[16]    ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]    ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]    ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~0          ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~0          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~1          ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~1          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~2          ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~2          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~3          ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~3          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~4          ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~4          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~0          ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~0          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~1          ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~1          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~2          ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~2          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~3          ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~3          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~4          ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~4          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~0          ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~0          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~1          ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~1          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~2          ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~2          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~3          ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~3          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~4          ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_2~4          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~0          ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~0          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~1          ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~1          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~2          ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~2          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~3          ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~3          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~4          ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~4          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~5          ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~5          ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~6          ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|op_3~6          ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                  ; Output Port Name                                                                                                                           ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Cau5_test|RESET                                                                                                                           ; |Cau5_test|RESET                                                                                                                           ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~10                                                                                                     ; |Cau5_test|decoder:DECODER|Decoder0~10                                                                                                     ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~11                                                                                                     ; |Cau5_test|decoder:DECODER|Decoder0~11                                                                                                     ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~12                                                                                                     ; |Cau5_test|decoder:DECODER|Decoder0~12                                                                                                     ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~14                                                                                                     ; |Cau5_test|decoder:DECODER|Decoder0~14                                                                                                     ; out              ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]~16 ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]~16 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]~19 ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]~19 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]~16 ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]~16 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]~19 ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]~19 ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                  ; Output Port Name                                                                                                                           ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Cau5_test|RESET                                                                                                                           ; |Cau5_test|RESET                                                                                                                           ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~10                                                                                                     ; |Cau5_test|decoder:DECODER|Decoder0~10                                                                                                     ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~11                                                                                                     ; |Cau5_test|decoder:DECODER|Decoder0~11                                                                                                     ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~12                                                                                                     ; |Cau5_test|decoder:DECODER|Decoder0~12                                                                                                     ; out              ;
; |Cau5_test|decoder:DECODER|Decoder0~14                                                                                                     ; |Cau5_test|decoder:DECODER|Decoder0~14                                                                                                     ; out              ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]~16 ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]~16 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]~19 ; |Cau5_test|counter:COUNTER|lpm_divide:Div0|lpm_divide_ucm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]~19 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]~16 ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[18]~16 ; out0             ;
; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]~19 ; |Cau5_test|counter:COUNTER|lpm_divide:Mod0|lpm_divide_15m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_ive:divider|StageOut[15]~19 ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 19 01:34:59 2023
Info: Command: quartus_sim --simulation_results_format=VWF Cau5 -c Cau5
Info (324025): Using vector source file "D:/Homework/CE213/Lab/Lab03/Cau5/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      92.68 %
Info (328052): Number of transitions in simulation is 2660
Info (324045): Vector file Cau5.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4447 megabytes
    Info: Processing ended: Thu Oct 19 01:34:59 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


