// DERIVED FILE smc_fpga_idl_rtl.vh - DO NOT EDIT
// CREATED BY IDL 2.30e 

// RTL VERILOG HEADER FILE OF INSTRUMENT SMC_FPGA
// HEADER FORMAT- m1

//     INCLUDING MODULES:
//             smc_fpga_idl_rtl.v

`define SMC_FPGA_SMC_MON_BC_FAN1_STATE__MASK    1'h1
`define SMC_FPGA_SMC_MON_BC_FAN1_STATE_rstb SMC_MON_BC_FAN1_STATE_rstb
`define SMC_FPGA_SMC_MON_BC_FAN0_STATE__MASK    1'h1
`define SMC_FPGA_SMC_MON_BC_FAN0_STATE_rstb SMC_MON_BC_FAN0_STATE_rstb
`define SMC_FPGA_SMC_MON_PDU_JAG_48V_LVL_ON__MASK    1'h1
`define SMC_FPGA_SMC_MON_PDU_JAG_48V_LVL_ON_rstb SMC_MON_PDU_JAG_48V_LVL_ON_rstb
`define SMC_FPGA_SMC_MON_PDU_JAG_THERMAL_FAULT__MASK    1'h1
`define SMC_FPGA_SMC_MON_PDU_JAG_THERMAL_FAULT_rstb SMC_MON_PDU_JAG_THERMAL_FAULT_rstb
`define SMC_FPGA_SMC_MON_PDU_JAG_48V_GOOD__MASK    1'h1
`define SMC_FPGA_SMC_MON_PDU_JAG_48V_GOOD_rstb SMC_MON_PDU_JAG_48V_GOOD_rstb
`define SMC_FPGA_SMC_CNTRL_JAG_48VDC_ON__MASK    1'h1
`define SMC_FPGA_SMC_CNTRL_JAG_48VDC_ON_wstb SMC_CNTRL_JAG_48VDC_ON_wstb
`define SMC_FPGA_SMC_CNTRL_JAG_48VDC_ON_rstb SMC_CNTRL_JAG_48VDC_ON_rstb
`define SMC_FPGA_SMC_CNTRL_JAG_48VDC_ON_ON          1'h1
`define SMC_FPGA_SMC_CNTRL_JAG_48VDC_ON_OFF          1'h0
`define SMC_FPGA_SMC_MON_PDU_K1__MASK    1'h1
`define SMC_FPGA_SMC_MON_PDU_K1_rstb SMC_MON_PDU_K1_rstb
`define SMC_FPGA_SMC_MON_PDU_K1_CLR             1'h0
`define SMC_FPGA_SMC_CNTRL_JAG_SWITCHED_AC__MASK    1'h1
`define SMC_FPGA_SMC_CNTRL_JAG_SWITCHED_AC_wstb SMC_CNTRL_JAG_SWITCHED_AC_wstb
`define SMC_FPGA_SMC_CNTRL_JAG_SWITCHED_AC_rstb SMC_CNTRL_JAG_SWITCHED_AC_rstb
`define SMC_FPGA_SMC_CNTRL_JAG_SWITCHED_AC_ON          1'h1
`define SMC_FPGA_SMC_CNTRL_JAG_SWITCHED_AC_OFF          1'h0
`define SMC_FPGA_SMC_MON_BC_AC_ON__MASK    1'h1
`define SMC_FPGA_SMC_MON_BC_AC_ON_rstb SMC_MON_BC_AC_ON_rstb
`define SMC_FPGA_SMC_MON_BC_PHASE_LOSS__MASK    1'h1
`define SMC_FPGA_SMC_MON_BC_PHASE_LOSS_rstb SMC_MON_BC_PHASE_LOSS_rstb
`define SMC_FPGA_SMC_MON_BC_OVR_TMP__MASK    1'h1
`define SMC_FPGA_SMC_MON_BC_OVR_TMP_rstb SMC_MON_BC_OVR_TMP_rstb
`define SMC_FPGA_SMC_MON_BC_AC_PWR_FAULT__MASK    1'h1
`define SMC_FPGA_SMC_MON_BC_AC_PWR_FAULT_rstb SMC_MON_BC_AC_PWR_FAULT_rstb
`define SMC_FPGA_SMC_MON_BC_OUTPUT_FAULT__MASK    1'h1
`define SMC_FPGA_SMC_MON_BC_OUTPUT_FAULT_rstb SMC_MON_BC_OUTPUT_FAULT_rstb
`define SMC_FPGA_SMC_MON_DC90_48V_ON__MASK    1'h1
`define SMC_FPGA_SMC_MON_DC90_48V_ON_rstb SMC_MON_DC90_48V_ON_rstb
`define SMC_FPGA_SMC_MON_DC90_OVR_TMP__MASK    1'h1
`define SMC_FPGA_SMC_MON_DC90_OVR_TMP_rstb SMC_MON_DC90_OVR_TMP_rstb
`define SMC_FPGA_SMC_MON_DC90_AC_PWR_FAULT__MASK    1'h1
`define SMC_FPGA_SMC_MON_DC90_AC_PWR_FAULT_rstb SMC_MON_DC90_AC_PWR_FAULT_rstb
`define SMC_FPGA_SMC_MON_DC90_OUTPUT_FAULT__MASK    1'h1
`define SMC_FPGA_SMC_MON_DC90_OUTPUT_FAULT_rstb SMC_MON_DC90_OUTPUT_FAULT_rstb
`define SMC_FPGA_B_SMC_CNTRL_BC_SWITCHED_AC__MASK    1'h1
`define SMC_FPGA_B_SMC_CNTRL_BC_SWITCHED_AC_wstb B_SMC_CNTRL_BC_SWITCHED_AC_wstb
`define SMC_FPGA_B_SMC_CNTRL_BC_SWITCHED_AC_rstb B_SMC_CNTRL_BC_SWITCHED_AC_rstb
`define SMC_FPGA_B_SMC_CNTRL_BC_SWITCHED_AC_ON          1'h1
`define SMC_FPGA_B_SMC_CNTRL_BC_SWITCHED_AC_OFF          1'h0
`define SMC_FPGA_B_CNTRL_BC_48VDC_DC90__MASK    1'h1
`define SMC_FPGA_B_CNTRL_BC_48VDC_DC90_wstb B_CNTRL_BC_48VDC_DC90_wstb
`define SMC_FPGA_B_CNTRL_BC_48VDC_DC90_rstb B_CNTRL_BC_48VDC_DC90_rstb
`define SMC_FPGA_B_CNTRL_BC_48VDC_DC90_ON          1'h1
`define SMC_FPGA_B_CNTRL_BC_48VDC_DC90_OFF          1'h0
`define SMC_FPGA_B_CNTRL_BC_48VDC__MASK    1'h1
`define SMC_FPGA_B_CNTRL_BC_48VDC_wstb B_CNTRL_BC_48VDC_wstb
`define SMC_FPGA_B_CNTRL_BC_48VDC_rstb B_CNTRL_BC_48VDC_rstb
`define SMC_FPGA_B_CNTRL_BC_48VDC_ON            1'h1
`define SMC_FPGA_B_CNTRL_BC_48VDC_OFF           1'h0
`define SMC_FPGA_BC_TACH0_LOCK_OUT__MASK    1'h1
`define SMC_FPGA_BC_TACH0_LOCK_OUT_rstb BC_TACH0_LOCK_OUT_rstb
`define SMC_FPGA_BC_TACH1_LOCK_OUT__MASK    1'h1
`define SMC_FPGA_BC_TACH1_LOCK_OUT_rstb BC_TACH1_LOCK_OUT_rstb
`define SMC_FPGA_GEN_FREQ_LOCK_OUT__MASK    1'h1
`define SMC_FPGA_GEN_FREQ_LOCK_OUT_rstb GEN_FREQ_LOCK_OUT_rstb
`define SMC_FPGA_MAIN_LOCK_OUT__MASK    1'h1
`define SMC_FPGA_MAIN_LOCK_OUT_rstb MAIN_LOCK_OUT_rstb
`define SMC_FPGA_I2_LOCK_OUT__MASK    1'h1
`define SMC_FPGA_I2_LOCK_OUT_rstb I2_LOCK_OUT_rstb
`define SMC_FPGA_I1_LOCK_OUT__MASK    1'h1
`define SMC_FPGA_I1_LOCK_OUT_rstb I1_LOCK_OUT_rstb
`define SMC_FPGA_V0_LOCK_OUT__MASK    1'h1
`define SMC_FPGA_V0_LOCK_OUT_rstb V0_LOCK_OUT_rstb
`define SMC_FPGA_MAINT_MON__MASK    2'h3
`define SMC_FPGA_MAINT_MON_rstb MAINT_MON_rstb
`define SMC_FPGA_ID_REV__MASK    8'hff
`define SMC_FPGA_ID_REV_rstb ID_REV_rstb
`define SMC_FPGA_BC_TACH1_CTL__MASK    1'h1
`define SMC_FPGA_BC_TACH1_CTL  BC_TACH1_CTL
`define SMC_FPGA_BC_TACH0_CTL__MASK    1'h1
`define SMC_FPGA_BC_TACH0_CTL  BC_TACH0_CTL
`define SMC_FPGA_BC_TACH1_CTR_HI__MASK    8'hff
`define SMC_FPGA_BC_TACH1_CTR_HI_rstb BC_TACH1_CTR_HI_rstb
`define SMC_FPGA_BC_TACH1_CTR_LO__MASK    8'hff
`define SMC_FPGA_BC_TACH1_CTR_LO_rstb BC_TACH1_CTR_LO_rstb
`define SMC_FPGA_BC_TACH0_CTR_HI__MASK    8'hff
`define SMC_FPGA_BC_TACH0_CTR_HI_rstb BC_TACH0_CTR_HI_rstb
`define SMC_FPGA_BC_TACH0_CTR_LO__MASK    8'hff
`define SMC_FPGA_BC_TACH0_CTR_LO_rstb BC_TACH0_CTR_LO_rstb
`define SMC_FPGA_GEN_FREQ_CTR_HI__MASK    8'hff
`define SMC_FPGA_GEN_FREQ_CTR_HI_rstb GEN_FREQ_CTR_HI_rstb
`define SMC_FPGA_GEN_FREQ_CTR_MID__MASK    8'hff
`define SMC_FPGA_GEN_FREQ_CTR_MID_rstb GEN_FREQ_CTR_MID_rstb
`define SMC_FPGA_GEN_FREQ_CTR_LO__MASK    8'hff
`define SMC_FPGA_GEN_FREQ_CTR_LO_rstb GEN_FREQ_CTR_LO_rstb
`define SMC_FPGA_MAIN_BLOWER_HI__MASK    8'hff
`define SMC_FPGA_MAIN_BLOWER_HI_rstb MAIN_BLOWER_HI_rstb
`define SMC_FPGA_MAIN_BLOWER_LO__MASK    8'hff
`define SMC_FPGA_MAIN_BLOWER_LO_rstb MAIN_BLOWER_LO_rstb
`define SMC_FPGA_I2_HI__MASK    8'hff
`define SMC_FPGA_I2_HI_rstb I2_HI_rstb
`define SMC_FPGA_I2_LO__MASK    8'hff
`define SMC_FPGA_I2_LO_rstb I2_LO_rstb
`define SMC_FPGA_I1_HI__MASK    8'hff
`define SMC_FPGA_I1_HI_rstb I1_HI_rstb
`define SMC_FPGA_I1_LO__MASK    8'hff
`define SMC_FPGA_I1_LO_rstb I1_LO_rstb
`define SMC_FPGA_V0_HI__MASK    8'hff
`define SMC_FPGA_V0_HI_rstb V0_HI_rstb
`define SMC_FPGA_V0_LO__MASK    8'hff
`define SMC_FPGA_V0_LO_rstb V0_LO_rstb
`define SMC_FPGA_GEN_FREQ_CTR_MUX__MASK    5'h1f
`define SMC_FPGA_GEN_FREQ_CTR_MUX  GEN_FREQ_CTR_MUX
`define SMC_FPGA_GEN_FREQ_CTR_MUX_wstb GEN_FREQ_CTR_MUX_wstb
`define SMC_FPGA_GEN_FREQ_CTR_MUX_SC_FAN         5'h10
`define SMC_FPGA_GEN_FREQ_CTR_MUX_PDU_V1         5'h11
`define SMC_FPGA_GEN_FREQ_CTR_MUX_PDU_V2         5'h12
`define SMC_FPGA_GEN_FREQ_CTR_MUX_PDU_K1_ON         5'h13
`define SMC_FPGA_GEN_FREQ_CTR_MUX_SPU_FAN         5'h14
`define SMC_FPGA_GEN_FREQ_CTR_MUX_PDU_VAB         5'h15
`define SMC_FPGA_GEN_FREQ_CTR_MUX_PDU_VAC         5'h16
`define SMC_FPGA_GEN_FREQ_CTR_MUX_PDU_VBC         5'h17
`define SMC_FPGA_GEN_FREQ_CTR_MUX_PDU_FREQ         5'h18
`define SMC_FPGA_GEN_FREQ_CTR_MUX_PDU_48V_ON         5'h19
`define SMC_FPGA_GEN_FREQ_CTR_MUX_SMC_SPR2_FAN_IN_MON         5'h1a
`define SMC_FPGA_GEN_FREQ_CTR_MUX_FPGA_48V_ON         5'h00
`define SMC_FPGA_GEN_FREQ_CTR_MUX_FPGA_K1_ON         5'h01
`define SMC_FPGA_GEN_FREQ_CTR_MUX_BC_FAN0_TACH         5'h02
`define SMC_FPGA_GEN_FREQ_CTR_MUX_BC_FAN1_TACH         5'h03
`define SMC_FPGA_GEN_FREQ_CTR_MUX_FPGA_AUX2         5'h04
`define SMC_FPGA_GEN_FREQ_CTR_MUX_FPGA_AUX3         5'h05
`define SMC_FPGA_CTR_CTL__MASK    1'h1
`define SMC_FPGA_CTR_CTL  CTR_CTL
`define SMC_FPGA_CTR_CTL_ENABLE                 1'h1
`define SMC_FPGA_CTR_CTL_DISABLE                1'h0
`define SMC_FPGA_CLR_LOCK_OUT__MASK    1'h1
`define SMC_FPGA_CLR_LOCK_OUT  CLR_LOCK_OUT
`define SMC_FPGA_CLR_LOCK_OUT_CLR               1'h1
`define SMC_FPGA_CLR_LOCK_OUT_NORMAL            1'h0
`define SMC_FPGA_CLR_REGS__MASK    1'h1
`define SMC_FPGA_CLR_REGS  CLR_REGS
`define SMC_FPGA_CLR_REGS_CLR                   1'h1
`define SMC_FPGA_CLR_REGS_COUNT                 1'h0
`define SMC_FPGA_CLR_CTRS__MASK    1'h1
`define SMC_FPGA_CLR_CTRS  CLR_CTRS
`define SMC_FPGA_CLR_CTRS_CLR                   1'h1
`define SMC_FPGA_CLR_CTRS_COUNT                 1'h0
`define SMC_FPGA_CLR_MAINT_REG__MASK    1'h1
`define SMC_FPGA_CLR_MAINT_REG  CLR_MAINT_REG
`define SMC_FPGA_CLR_MAINT_REG_CLR              1'h1
`define SMC_FPGA_CLR_MAINT_REG_NORMAL           1'h0
`define SMC_FPGA_AUX_3_CTL__MASK    2'h3
`define SMC_FPGA_AUX_3_CTL  AUX_3_CTL
`define SMC_FPGA_AUX_3_CTL_ON                   2'h1
`define SMC_FPGA_AUX_3_CTL_OFF                  2'h0
`define SMC_FPGA_AUX_3_CTL_LOW                  2'h3
`define SMC_FPGA_AUX_2_CTL__MASK    2'h3
`define SMC_FPGA_AUX_2_CTL  AUX_2_CTL
`define SMC_FPGA_AUX_2_CTL_ON                   2'h1
`define SMC_FPGA_AUX_2_CTL_OFF                  2'h0
`define SMC_FPGA_AUX_2_CTL_LOW                  2'h3
`define SMC_FPGA_AUX_1_CTL__MASK    2'h3
`define SMC_FPGA_AUX_1_CTL  AUX_1_CTL
`define SMC_FPGA_AUX_1_CTL_ON                   2'h1
`define SMC_FPGA_AUX_1_CTL_OFF                  2'h0
`define SMC_FPGA_AUX_1_CTL_LOW                  2'h3
`define SMC_FPGA_AUX_0_CTL__MASK    2'h3
`define SMC_FPGA_AUX_0_CTL  AUX_0_CTL
`define SMC_FPGA_AUX_0_CTL_ON                   2'h1
`define SMC_FPGA_AUX_0_CTL_OFF                  2'h0
`define SMC_FPGA_AUX_0_CTL_LOW                  2'h3
`define SMC_FPGA_AUX_FAN_CTL__MASK    2'h3
`define SMC_FPGA_AUX_FAN_CTL  AUX_FAN_CTL
`define SMC_FPGA_AUX_FAN_CTL_ON                 2'h1
`define SMC_FPGA_AUX_FAN_CTL_OFF                2'h0
`define SMC_FPGA_AUX_FAN_CTL_LOW                2'h3
`define SMC_FPGA_B_DC90_48V_Enable__MASK    1'h1
`define SMC_FPGA_B_DC90_48V_Enable  B_DC90_48V_Enable
`define SMC_FPGA_B_DC90_48V_Enable_ENABLE          1'h1
`define SMC_FPGA_B_DC90_48V_Enable_DISABLE          1'h0
`define SMC_FPGA_K1_ENABLE__MASK    1'h1
`define SMC_FPGA_K1_ENABLE  K1_ENABLE
`define SMC_FPGA_K1_ENABLE_ENABLE               1'h1
`define SMC_FPGA_K1_ENABLE_DISABLE              1'h0
`define SMC_FPGA_V48_ENABLE__MASK    1'h1
`define SMC_FPGA_V48_ENABLE  V48_ENABLE
`define SMC_FPGA_V48_ENABLE_ENABLE              1'h1
`define SMC_FPGA_V48_ENABLE_DISABLE             1'h0
`define SMC_FPGA_K1_ON__MASK    1'h1
`define SMC_FPGA_K1_ON_wstb K1_ON_wstb
`define SMC_FPGA_K1_ON_rstb K1_ON_rstb
`define SMC_FPGA_K1_ON_ON                       1'h1
`define SMC_FPGA_K1_ON_OFF                      1'h0
`define SMC_FPGA_V48_ON__MASK    1'h1
`define SMC_FPGA_V48_ON_wstb V48_ON_wstb
`define SMC_FPGA_V48_ON_rstb V48_ON_rstb
`define SMC_FPGA_V48_ON_ON                      1'h1
`define SMC_FPGA_V48_ON_OFF                     1'h0
