#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000215e9d3eeb0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000215e9d7c6a0_0 .net "PC", 31 0, v00000215e9d76820_0;  1 drivers
v00000215e9d7cf60_0 .var "clk", 0 0;
v00000215e9d7c740_0 .net "clkout", 0 0, L_00000215e9d7e730;  1 drivers
v00000215e9d7daa0_0 .net "cycles_consumed", 31 0, v00000215e9d78e70_0;  1 drivers
v00000215e9d7c600_0 .var "rst", 0 0;
S_00000215e9d3f1d0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000215e9d3eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000215e9d55d80 .param/l "RType" 0 4 2, C4<000000>;
P_00000215e9d55db8 .param/l "add" 0 4 5, C4<100000>;
P_00000215e9d55df0 .param/l "addi" 0 4 8, C4<001000>;
P_00000215e9d55e28 .param/l "addu" 0 4 5, C4<100001>;
P_00000215e9d55e60 .param/l "and_" 0 4 5, C4<100100>;
P_00000215e9d55e98 .param/l "andi" 0 4 8, C4<001100>;
P_00000215e9d55ed0 .param/l "beq" 0 4 10, C4<000100>;
P_00000215e9d55f08 .param/l "bne" 0 4 10, C4<000101>;
P_00000215e9d55f40 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_00000215e9d55f78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000215e9d55fb0 .param/l "j" 0 4 12, C4<000010>;
P_00000215e9d55fe8 .param/l "jal" 0 4 12, C4<000011>;
P_00000215e9d56020 .param/l "jr" 0 4 6, C4<001000>;
P_00000215e9d56058 .param/l "lw" 0 4 8, C4<100011>;
P_00000215e9d56090 .param/l "nor_" 0 4 5, C4<100111>;
P_00000215e9d560c8 .param/l "or_" 0 4 5, C4<100101>;
P_00000215e9d56100 .param/l "ori" 0 4 8, C4<001101>;
P_00000215e9d56138 .param/l "sgt" 0 4 6, C4<101011>;
P_00000215e9d56170 .param/l "sll" 0 4 6, C4<000000>;
P_00000215e9d561a8 .param/l "slt" 0 4 5, C4<101010>;
P_00000215e9d561e0 .param/l "slti" 0 4 8, C4<101010>;
P_00000215e9d56218 .param/l "srl" 0 4 6, C4<000010>;
P_00000215e9d56250 .param/l "sub" 0 4 5, C4<100010>;
P_00000215e9d56288 .param/l "subu" 0 4 5, C4<100011>;
P_00000215e9d562c0 .param/l "sw" 0 4 8, C4<101011>;
P_00000215e9d562f8 .param/l "xor_" 0 4 5, C4<100110>;
P_00000215e9d56330 .param/l "xori" 0 4 8, C4<001110>;
L_00000215e9d23ef0 .functor NOT 1, v00000215e9d7c600_0, C4<0>, C4<0>, C4<0>;
L_00000215e9d7e9d0 .functor NOT 1, v00000215e9d7c600_0, C4<0>, C4<0>, C4<0>;
L_00000215e9d7dfc0 .functor NOT 1, v00000215e9d7c600_0, C4<0>, C4<0>, C4<0>;
L_00000215e9d7dd90 .functor NOT 1, v00000215e9d7c600_0, C4<0>, C4<0>, C4<0>;
L_00000215e9d7e880 .functor NOT 1, v00000215e9d7c600_0, C4<0>, C4<0>, C4<0>;
L_00000215e9d7e490 .functor NOT 1, v00000215e9d7c600_0, C4<0>, C4<0>, C4<0>;
L_00000215e9d7e8f0 .functor NOT 1, v00000215e9d7c600_0, C4<0>, C4<0>, C4<0>;
L_00000215e9d7e1f0 .functor NOT 1, v00000215e9d7c600_0, C4<0>, C4<0>, C4<0>;
L_00000215e9d7e730 .functor OR 1, v00000215e9d7cf60_0, v00000215e9d42d30_0, C4<0>, C4<0>;
L_00000215e9d7e7a0 .functor OR 1, L_00000215e9d7cec0, L_00000215e9d7d960, C4<0>, C4<0>;
L_00000215e9d7eab0 .functor AND 1, L_00000215e9d7cba0, L_00000215e9d7c420, C4<1>, C4<1>;
L_00000215e9d7e180 .functor NOT 1, v00000215e9d7c600_0, C4<0>, C4<0>, C4<0>;
L_00000215e9d7e030 .functor OR 1, L_00000215e9e18010, L_00000215e9e17cf0, C4<0>, C4<0>;
L_00000215e9d7e0a0 .functor OR 1, L_00000215e9d7e030, L_00000215e9e16cb0, C4<0>, C4<0>;
L_00000215e9d7e570 .functor OR 1, L_00000215e9e179d0, L_00000215e9e16fd0, C4<0>, C4<0>;
L_00000215e9d7e500 .functor AND 1, L_00000215e9e174d0, L_00000215e9d7e570, C4<1>, C4<1>;
L_00000215e9d7eb20 .functor OR 1, L_00000215e9e17110, L_00000215e9e17a70, C4<0>, C4<0>;
L_00000215e9d7e110 .functor AND 1, L_00000215e9e18830, L_00000215e9d7eb20, C4<1>, C4<1>;
L_00000215e9d7eb90 .functor NOT 1, L_00000215e9d7e730, C4<0>, C4<0>, C4<0>;
v00000215e9d77e00_0 .net "ALUOp", 3 0, v00000215e9d42510_0;  1 drivers
v00000215e9d78260_0 .net "ALUResult", 31 0, v00000215e9d74950_0;  1 drivers
v00000215e9d77a40_0 .net "ALUSrc", 0 0, v00000215e9d41f70_0;  1 drivers
v00000215e9d78120_0 .net "ALUin2", 31 0, L_00000215e9e172f0;  1 drivers
v00000215e9d77360_0 .net "MemReadEn", 0 0, v00000215e9d41c50_0;  1 drivers
v00000215e9d76e60_0 .net "MemWriteEn", 0 0, v00000215e9d430f0_0;  1 drivers
v00000215e9d77180_0 .net "MemtoReg", 0 0, v00000215e9d42c90_0;  1 drivers
v00000215e9d76960_0 .net "PC", 31 0, v00000215e9d76820_0;  alias, 1 drivers
v00000215e9d76a00_0 .net "PCPlus1", 31 0, L_00000215e9d7c880;  1 drivers
v00000215e9d77720_0 .net "PCsrc", 1 0, v00000215e9d758f0_0;  1 drivers
v00000215e9d77ea0_0 .net "RegDst", 0 0, v00000215e9d43190_0;  1 drivers
v00000215e9d76aa0_0 .net "RegWriteEn", 0 0, v00000215e9d41cf0_0;  1 drivers
v00000215e9d76be0_0 .net "WriteRegister", 4 0, L_00000215e9e183d0;  1 drivers
v00000215e9d77ae0_0 .net *"_ivl_0", 0 0, L_00000215e9d23ef0;  1 drivers
L_00000215e9dbac80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000215e9d77cc0_0 .net/2u *"_ivl_10", 4 0, L_00000215e9dbac80;  1 drivers
L_00000215e9dbb070 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9d765a0_0 .net *"_ivl_101", 15 0, L_00000215e9dbb070;  1 drivers
v00000215e9d76c80_0 .net *"_ivl_102", 31 0, L_00000215e9d7ca60;  1 drivers
L_00000215e9dbb0b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9d77540_0 .net *"_ivl_105", 25 0, L_00000215e9dbb0b8;  1 drivers
L_00000215e9dbb100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9d76dc0_0 .net/2u *"_ivl_106", 31 0, L_00000215e9dbb100;  1 drivers
v00000215e9d76d20_0 .net *"_ivl_108", 0 0, L_00000215e9d7cba0;  1 drivers
L_00000215e9dbb148 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000215e9d76f00_0 .net/2u *"_ivl_110", 5 0, L_00000215e9dbb148;  1 drivers
v00000215e9d76fa0_0 .net *"_ivl_112", 0 0, L_00000215e9d7c420;  1 drivers
v00000215e9d76640_0 .net *"_ivl_115", 0 0, L_00000215e9d7eab0;  1 drivers
v00000215e9d77fe0_0 .net *"_ivl_116", 47 0, L_00000215e9d7c4c0;  1 drivers
L_00000215e9dbb190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9d766e0_0 .net *"_ivl_119", 15 0, L_00000215e9dbb190;  1 drivers
L_00000215e9dbacc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000215e9d77040_0 .net/2u *"_ivl_12", 5 0, L_00000215e9dbacc8;  1 drivers
v00000215e9d770e0_0 .net *"_ivl_120", 47 0, L_00000215e9d7c560;  1 drivers
L_00000215e9dbb1d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9d77680_0 .net *"_ivl_123", 15 0, L_00000215e9dbb1d8;  1 drivers
v00000215e9d777c0_0 .net *"_ivl_125", 0 0, L_00000215e9d7db40;  1 drivers
v00000215e9d77220_0 .net *"_ivl_126", 31 0, L_00000215e9d7cb00;  1 drivers
v00000215e9d772c0_0 .net *"_ivl_128", 47 0, L_00000215e9d7cc40;  1 drivers
v00000215e9d77400_0 .net *"_ivl_130", 47 0, L_00000215e9d7d0a0;  1 drivers
v00000215e9d78300_0 .net *"_ivl_132", 47 0, L_00000215e9d7cce0;  1 drivers
v00000215e9d77b80_0 .net *"_ivl_134", 47 0, L_00000215e9d7cd80;  1 drivers
L_00000215e9dbb220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215e9d781c0_0 .net/2u *"_ivl_138", 1 0, L_00000215e9dbb220;  1 drivers
v00000215e9d775e0_0 .net *"_ivl_14", 0 0, L_00000215e9d7c1a0;  1 drivers
v00000215e9d76460_0 .net *"_ivl_140", 0 0, L_00000215e9d7d1e0;  1 drivers
L_00000215e9dbb268 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000215e9d78080_0 .net/2u *"_ivl_142", 1 0, L_00000215e9dbb268;  1 drivers
v00000215e9d77c20_0 .net *"_ivl_144", 0 0, L_00000215e9d7bd40;  1 drivers
L_00000215e9dbb2b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000215e9d77f40_0 .net/2u *"_ivl_146", 1 0, L_00000215e9dbb2b0;  1 drivers
v00000215e9d77860_0 .net *"_ivl_148", 0 0, L_00000215e9e177f0;  1 drivers
L_00000215e9dbb2f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000215e9d77900_0 .net/2u *"_ivl_150", 31 0, L_00000215e9dbb2f8;  1 drivers
L_00000215e9dbb340 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000215e9d76500_0 .net/2u *"_ivl_152", 31 0, L_00000215e9dbb340;  1 drivers
v00000215e9d77d60_0 .net *"_ivl_154", 31 0, L_00000215e9e18330;  1 drivers
v00000215e9d779a0_0 .net *"_ivl_156", 31 0, L_00000215e9e17930;  1 drivers
L_00000215e9dbad10 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000215e9db9850_0 .net/2u *"_ivl_16", 4 0, L_00000215e9dbad10;  1 drivers
v00000215e9db9ad0_0 .net *"_ivl_160", 0 0, L_00000215e9d7e180;  1 drivers
L_00000215e9dbb3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9db9350_0 .net/2u *"_ivl_162", 31 0, L_00000215e9dbb3d0;  1 drivers
L_00000215e9dbb4a8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000215e9db9a30_0 .net/2u *"_ivl_166", 5 0, L_00000215e9dbb4a8;  1 drivers
v00000215e9db9490_0 .net *"_ivl_168", 0 0, L_00000215e9e18010;  1 drivers
L_00000215e9dbb4f0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000215e9db9d50_0 .net/2u *"_ivl_170", 5 0, L_00000215e9dbb4f0;  1 drivers
v00000215e9dba7f0_0 .net *"_ivl_172", 0 0, L_00000215e9e17cf0;  1 drivers
v00000215e9db9b70_0 .net *"_ivl_175", 0 0, L_00000215e9d7e030;  1 drivers
L_00000215e9dbb538 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000215e9dba430_0 .net/2u *"_ivl_176", 5 0, L_00000215e9dbb538;  1 drivers
v00000215e9db9c10_0 .net *"_ivl_178", 0 0, L_00000215e9e16cb0;  1 drivers
v00000215e9db92b0_0 .net *"_ivl_181", 0 0, L_00000215e9d7e0a0;  1 drivers
L_00000215e9dbb580 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9db93f0_0 .net/2u *"_ivl_182", 15 0, L_00000215e9dbb580;  1 drivers
v00000215e9db8db0_0 .net *"_ivl_184", 31 0, L_00000215e9e18470;  1 drivers
v00000215e9db9cb0_0 .net *"_ivl_187", 0 0, L_00000215e9e18510;  1 drivers
v00000215e9db8ef0_0 .net *"_ivl_188", 15 0, L_00000215e9e16d50;  1 drivers
v00000215e9db95d0_0 .net *"_ivl_19", 4 0, L_00000215e9d7d000;  1 drivers
v00000215e9dba250_0 .net *"_ivl_190", 31 0, L_00000215e9e185b0;  1 drivers
v00000215e9db9710_0 .net *"_ivl_194", 31 0, L_00000215e9e18a10;  1 drivers
L_00000215e9dbb5c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9db9df0_0 .net *"_ivl_197", 25 0, L_00000215e9dbb5c8;  1 drivers
L_00000215e9dbb610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9dba2f0_0 .net/2u *"_ivl_198", 31 0, L_00000215e9dbb610;  1 drivers
L_00000215e9dbac38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000215e9dba390_0 .net/2u *"_ivl_2", 5 0, L_00000215e9dbac38;  1 drivers
v00000215e9db90d0_0 .net *"_ivl_20", 4 0, L_00000215e9d7bde0;  1 drivers
v00000215e9db97b0_0 .net *"_ivl_200", 0 0, L_00000215e9e174d0;  1 drivers
L_00000215e9dbb658 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000215e9db9e90_0 .net/2u *"_ivl_202", 5 0, L_00000215e9dbb658;  1 drivers
v00000215e9db9670_0 .net *"_ivl_204", 0 0, L_00000215e9e179d0;  1 drivers
L_00000215e9dbb6a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000215e9db9fd0_0 .net/2u *"_ivl_206", 5 0, L_00000215e9dbb6a0;  1 drivers
v00000215e9db9530_0 .net *"_ivl_208", 0 0, L_00000215e9e16fd0;  1 drivers
v00000215e9db8e50_0 .net *"_ivl_211", 0 0, L_00000215e9d7e570;  1 drivers
v00000215e9db8f90_0 .net *"_ivl_213", 0 0, L_00000215e9d7e500;  1 drivers
L_00000215e9dbb6e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000215e9db98f0_0 .net/2u *"_ivl_214", 5 0, L_00000215e9dbb6e8;  1 drivers
v00000215e9db9990_0 .net *"_ivl_216", 0 0, L_00000215e9e17e30;  1 drivers
L_00000215e9dbb730 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000215e9db9f30_0 .net/2u *"_ivl_218", 31 0, L_00000215e9dbb730;  1 drivers
v00000215e9dba4d0_0 .net *"_ivl_220", 31 0, L_00000215e9e17c50;  1 drivers
v00000215e9dbaa70_0 .net *"_ivl_224", 31 0, L_00000215e9e18790;  1 drivers
L_00000215e9dbb778 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9dba070_0 .net *"_ivl_227", 25 0, L_00000215e9dbb778;  1 drivers
L_00000215e9dbb7c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9dba570_0 .net/2u *"_ivl_228", 31 0, L_00000215e9dbb7c0;  1 drivers
v00000215e9dba110_0 .net *"_ivl_230", 0 0, L_00000215e9e18830;  1 drivers
L_00000215e9dbb808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000215e9dba1b0_0 .net/2u *"_ivl_232", 5 0, L_00000215e9dbb808;  1 drivers
v00000215e9db9030_0 .net *"_ivl_234", 0 0, L_00000215e9e17110;  1 drivers
L_00000215e9dbb850 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000215e9db9170_0 .net/2u *"_ivl_236", 5 0, L_00000215e9dbb850;  1 drivers
v00000215e9dba890_0 .net *"_ivl_238", 0 0, L_00000215e9e17a70;  1 drivers
v00000215e9dba610_0 .net *"_ivl_24", 0 0, L_00000215e9d7dfc0;  1 drivers
v00000215e9dbab10_0 .net *"_ivl_241", 0 0, L_00000215e9d7eb20;  1 drivers
v00000215e9dba9d0_0 .net *"_ivl_243", 0 0, L_00000215e9d7e110;  1 drivers
L_00000215e9dbb898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000215e9dba6b0_0 .net/2u *"_ivl_244", 5 0, L_00000215e9dbb898;  1 drivers
v00000215e9dba750_0 .net *"_ivl_246", 0 0, L_00000215e9e188d0;  1 drivers
v00000215e9dba930_0 .net *"_ivl_248", 31 0, L_00000215e9e17d90;  1 drivers
L_00000215e9dbad58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000215e9db8c70_0 .net/2u *"_ivl_26", 4 0, L_00000215e9dbad58;  1 drivers
v00000215e9db9210_0 .net *"_ivl_29", 4 0, L_00000215e9d7d640;  1 drivers
v00000215e9db8d10_0 .net *"_ivl_32", 0 0, L_00000215e9d7dd90;  1 drivers
L_00000215e9dbada0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000215e9d786f0_0 .net/2u *"_ivl_34", 4 0, L_00000215e9dbada0;  1 drivers
v00000215e9d79e10_0 .net *"_ivl_37", 4 0, L_00000215e9d7c920;  1 drivers
v00000215e9d79eb0_0 .net *"_ivl_40", 0 0, L_00000215e9d7e880;  1 drivers
L_00000215e9dbade8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9d785b0_0 .net/2u *"_ivl_42", 15 0, L_00000215e9dbade8;  1 drivers
v00000215e9d78790_0 .net *"_ivl_45", 15 0, L_00000215e9d7d6e0;  1 drivers
v00000215e9d78fb0_0 .net *"_ivl_48", 0 0, L_00000215e9d7e490;  1 drivers
v00000215e9d78d30_0 .net *"_ivl_5", 5 0, L_00000215e9d7d320;  1 drivers
L_00000215e9dbae30 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9d78830_0 .net/2u *"_ivl_50", 36 0, L_00000215e9dbae30;  1 drivers
L_00000215e9dbae78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9d788d0_0 .net/2u *"_ivl_52", 31 0, L_00000215e9dbae78;  1 drivers
v00000215e9d79cd0_0 .net *"_ivl_55", 4 0, L_00000215e9d7c240;  1 drivers
v00000215e9d79370_0 .net *"_ivl_56", 36 0, L_00000215e9d7c7e0;  1 drivers
v00000215e9d79b90_0 .net *"_ivl_58", 36 0, L_00000215e9d7c060;  1 drivers
v00000215e9d79f50_0 .net *"_ivl_62", 0 0, L_00000215e9d7e8f0;  1 drivers
L_00000215e9dbaec0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000215e9d78970_0 .net/2u *"_ivl_64", 5 0, L_00000215e9dbaec0;  1 drivers
v00000215e9d78f10_0 .net *"_ivl_67", 5 0, L_00000215e9d7d820;  1 drivers
v00000215e9d79690_0 .net *"_ivl_70", 0 0, L_00000215e9d7e1f0;  1 drivers
L_00000215e9dbaf08 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9d797d0_0 .net/2u *"_ivl_72", 57 0, L_00000215e9dbaf08;  1 drivers
L_00000215e9dbaf50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9d78a10_0 .net/2u *"_ivl_74", 31 0, L_00000215e9dbaf50;  1 drivers
v00000215e9d78dd0_0 .net *"_ivl_77", 25 0, L_00000215e9d7d8c0;  1 drivers
v00000215e9d790f0_0 .net *"_ivl_78", 57 0, L_00000215e9d7bca0;  1 drivers
v00000215e9d7a310_0 .net *"_ivl_8", 0 0, L_00000215e9d7e9d0;  1 drivers
v00000215e9d79c30_0 .net *"_ivl_80", 57 0, L_00000215e9d7be80;  1 drivers
L_00000215e9dbaf98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000215e9d79190_0 .net/2u *"_ivl_84", 31 0, L_00000215e9dbaf98;  1 drivers
L_00000215e9dbafe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000215e9d799b0_0 .net/2u *"_ivl_88", 5 0, L_00000215e9dbafe0;  1 drivers
v00000215e9d78470_0 .net *"_ivl_90", 0 0, L_00000215e9d7cec0;  1 drivers
L_00000215e9dbb028 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000215e9d79ff0_0 .net/2u *"_ivl_92", 5 0, L_00000215e9dbb028;  1 drivers
v00000215e9d79d70_0 .net *"_ivl_94", 0 0, L_00000215e9d7d960;  1 drivers
v00000215e9d7a090_0 .net *"_ivl_97", 0 0, L_00000215e9d7e7a0;  1 drivers
v00000215e9d79a50_0 .net *"_ivl_98", 47 0, L_00000215e9d7da00;  1 drivers
v00000215e9d79910_0 .net "adderResult", 31 0, L_00000215e9d7d140;  1 drivers
v00000215e9d7a130_0 .net "address", 31 0, L_00000215e9d7c9c0;  1 drivers
v00000215e9d79230_0 .net "clk", 0 0, L_00000215e9d7e730;  alias, 1 drivers
v00000215e9d78e70_0 .var "cycles_consumed", 31 0;
o00000215e9d81048 .functor BUFZ 1, C4<z>; HiZ drive
v00000215e9d7a1d0_0 .net "excep_flag", 0 0, o00000215e9d81048;  0 drivers
v00000215e9d792d0_0 .net "extImm", 31 0, L_00000215e9e186f0;  1 drivers
v00000215e9d79410_0 .net "funct", 5 0, L_00000215e9d7c380;  1 drivers
v00000215e9d78bf0_0 .net "hlt", 0 0, v00000215e9d42d30_0;  1 drivers
v00000215e9d79730_0 .net "imm", 15 0, L_00000215e9d7d780;  1 drivers
v00000215e9d794b0_0 .net "immediate", 31 0, L_00000215e9e17070;  1 drivers
v00000215e9d795f0_0 .net "input_clk", 0 0, v00000215e9d7cf60_0;  1 drivers
v00000215e9d78b50_0 .net "instruction", 31 0, L_00000215e9e17b10;  1 drivers
v00000215e9d79550_0 .net "memoryReadData", 31 0, v00000215e9d74ef0_0;  1 drivers
v00000215e9d79870_0 .net "nextPC", 31 0, L_00000215e9e18290;  1 drivers
v00000215e9d78c90_0 .net "opcode", 5 0, L_00000215e9d7d500;  1 drivers
v00000215e9d79af0_0 .net "rd", 4 0, L_00000215e9d7d5a0;  1 drivers
v00000215e9d7a270_0 .net "readData1", 31 0, L_00000215e9d7e2d0;  1 drivers
v00000215e9d79050_0 .net "readData1_w", 31 0, L_00000215e9e18970;  1 drivers
v00000215e9d78510_0 .net "readData2", 31 0, L_00000215e9d7dee0;  1 drivers
v00000215e9d78650_0 .net "rs", 4 0, L_00000215e9d7bfc0;  1 drivers
v00000215e9d78ab0_0 .net "rst", 0 0, v00000215e9d7c600_0;  1 drivers
v00000215e9d7d460_0 .net "rt", 4 0, L_00000215e9d7bf20;  1 drivers
v00000215e9d7ce20_0 .net "shamt", 31 0, L_00000215e9d7c2e0;  1 drivers
v00000215e9d7d280_0 .net "wire_instruction", 31 0, L_00000215e9d7ea40;  1 drivers
v00000215e9d7d3c0_0 .net "writeData", 31 0, L_00000215e9e17390;  1 drivers
v00000215e9d7c100_0 .net "zero", 0 0, L_00000215e9e17610;  1 drivers
L_00000215e9d7d320 .part L_00000215e9e17b10, 26, 6;
L_00000215e9d7d500 .functor MUXZ 6, L_00000215e9d7d320, L_00000215e9dbac38, L_00000215e9d23ef0, C4<>;
L_00000215e9d7c1a0 .cmp/eq 6, L_00000215e9d7d500, L_00000215e9dbacc8;
L_00000215e9d7d000 .part L_00000215e9e17b10, 11, 5;
L_00000215e9d7bde0 .functor MUXZ 5, L_00000215e9d7d000, L_00000215e9dbad10, L_00000215e9d7c1a0, C4<>;
L_00000215e9d7d5a0 .functor MUXZ 5, L_00000215e9d7bde0, L_00000215e9dbac80, L_00000215e9d7e9d0, C4<>;
L_00000215e9d7d640 .part L_00000215e9e17b10, 21, 5;
L_00000215e9d7bfc0 .functor MUXZ 5, L_00000215e9d7d640, L_00000215e9dbad58, L_00000215e9d7dfc0, C4<>;
L_00000215e9d7c920 .part L_00000215e9e17b10, 16, 5;
L_00000215e9d7bf20 .functor MUXZ 5, L_00000215e9d7c920, L_00000215e9dbada0, L_00000215e9d7dd90, C4<>;
L_00000215e9d7d6e0 .part L_00000215e9e17b10, 0, 16;
L_00000215e9d7d780 .functor MUXZ 16, L_00000215e9d7d6e0, L_00000215e9dbade8, L_00000215e9d7e880, C4<>;
L_00000215e9d7c240 .part L_00000215e9e17b10, 6, 5;
L_00000215e9d7c7e0 .concat [ 5 32 0 0], L_00000215e9d7c240, L_00000215e9dbae78;
L_00000215e9d7c060 .functor MUXZ 37, L_00000215e9d7c7e0, L_00000215e9dbae30, L_00000215e9d7e490, C4<>;
L_00000215e9d7c2e0 .part L_00000215e9d7c060, 0, 32;
L_00000215e9d7d820 .part L_00000215e9e17b10, 0, 6;
L_00000215e9d7c380 .functor MUXZ 6, L_00000215e9d7d820, L_00000215e9dbaec0, L_00000215e9d7e8f0, C4<>;
L_00000215e9d7d8c0 .part L_00000215e9e17b10, 0, 26;
L_00000215e9d7bca0 .concat [ 26 32 0 0], L_00000215e9d7d8c0, L_00000215e9dbaf50;
L_00000215e9d7be80 .functor MUXZ 58, L_00000215e9d7bca0, L_00000215e9dbaf08, L_00000215e9d7e1f0, C4<>;
L_00000215e9d7c9c0 .part L_00000215e9d7be80, 0, 32;
L_00000215e9d7c880 .arith/sum 32, v00000215e9d76820_0, L_00000215e9dbaf98;
L_00000215e9d7cec0 .cmp/eq 6, L_00000215e9d7d500, L_00000215e9dbafe0;
L_00000215e9d7d960 .cmp/eq 6, L_00000215e9d7d500, L_00000215e9dbb028;
L_00000215e9d7da00 .concat [ 32 16 0 0], L_00000215e9d7c9c0, L_00000215e9dbb070;
L_00000215e9d7ca60 .concat [ 6 26 0 0], L_00000215e9d7d500, L_00000215e9dbb0b8;
L_00000215e9d7cba0 .cmp/eq 32, L_00000215e9d7ca60, L_00000215e9dbb100;
L_00000215e9d7c420 .cmp/eq 6, L_00000215e9d7c380, L_00000215e9dbb148;
L_00000215e9d7c4c0 .concat [ 32 16 0 0], L_00000215e9d7e2d0, L_00000215e9dbb190;
L_00000215e9d7c560 .concat [ 32 16 0 0], v00000215e9d76820_0, L_00000215e9dbb1d8;
L_00000215e9d7db40 .part L_00000215e9d7d780, 15, 1;
LS_00000215e9d7cb00_0_0 .concat [ 1 1 1 1], L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40;
LS_00000215e9d7cb00_0_4 .concat [ 1 1 1 1], L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40;
LS_00000215e9d7cb00_0_8 .concat [ 1 1 1 1], L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40;
LS_00000215e9d7cb00_0_12 .concat [ 1 1 1 1], L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40;
LS_00000215e9d7cb00_0_16 .concat [ 1 1 1 1], L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40;
LS_00000215e9d7cb00_0_20 .concat [ 1 1 1 1], L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40;
LS_00000215e9d7cb00_0_24 .concat [ 1 1 1 1], L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40;
LS_00000215e9d7cb00_0_28 .concat [ 1 1 1 1], L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40, L_00000215e9d7db40;
LS_00000215e9d7cb00_1_0 .concat [ 4 4 4 4], LS_00000215e9d7cb00_0_0, LS_00000215e9d7cb00_0_4, LS_00000215e9d7cb00_0_8, LS_00000215e9d7cb00_0_12;
LS_00000215e9d7cb00_1_4 .concat [ 4 4 4 4], LS_00000215e9d7cb00_0_16, LS_00000215e9d7cb00_0_20, LS_00000215e9d7cb00_0_24, LS_00000215e9d7cb00_0_28;
L_00000215e9d7cb00 .concat [ 16 16 0 0], LS_00000215e9d7cb00_1_0, LS_00000215e9d7cb00_1_4;
L_00000215e9d7cc40 .concat [ 16 32 0 0], L_00000215e9d7d780, L_00000215e9d7cb00;
L_00000215e9d7d0a0 .arith/sum 48, L_00000215e9d7c560, L_00000215e9d7cc40;
L_00000215e9d7cce0 .functor MUXZ 48, L_00000215e9d7d0a0, L_00000215e9d7c4c0, L_00000215e9d7eab0, C4<>;
L_00000215e9d7cd80 .functor MUXZ 48, L_00000215e9d7cce0, L_00000215e9d7da00, L_00000215e9d7e7a0, C4<>;
L_00000215e9d7d140 .part L_00000215e9d7cd80, 0, 32;
L_00000215e9d7d1e0 .cmp/eq 2, v00000215e9d758f0_0, L_00000215e9dbb220;
L_00000215e9d7bd40 .cmp/eq 2, v00000215e9d758f0_0, L_00000215e9dbb268;
L_00000215e9e177f0 .cmp/eq 2, v00000215e9d758f0_0, L_00000215e9dbb2b0;
L_00000215e9e18330 .functor MUXZ 32, L_00000215e9dbb340, L_00000215e9dbb2f8, L_00000215e9e177f0, C4<>;
L_00000215e9e17930 .functor MUXZ 32, L_00000215e9e18330, L_00000215e9d7d140, L_00000215e9d7bd40, C4<>;
L_00000215e9e18290 .functor MUXZ 32, L_00000215e9e17930, L_00000215e9d7c880, L_00000215e9d7d1e0, C4<>;
L_00000215e9e17b10 .functor MUXZ 32, L_00000215e9d7ea40, L_00000215e9dbb3d0, L_00000215e9d7e180, C4<>;
L_00000215e9e18010 .cmp/eq 6, L_00000215e9d7d500, L_00000215e9dbb4a8;
L_00000215e9e17cf0 .cmp/eq 6, L_00000215e9d7d500, L_00000215e9dbb4f0;
L_00000215e9e16cb0 .cmp/eq 6, L_00000215e9d7d500, L_00000215e9dbb538;
L_00000215e9e18470 .concat [ 16 16 0 0], L_00000215e9d7d780, L_00000215e9dbb580;
L_00000215e9e18510 .part L_00000215e9d7d780, 15, 1;
LS_00000215e9e16d50_0_0 .concat [ 1 1 1 1], L_00000215e9e18510, L_00000215e9e18510, L_00000215e9e18510, L_00000215e9e18510;
LS_00000215e9e16d50_0_4 .concat [ 1 1 1 1], L_00000215e9e18510, L_00000215e9e18510, L_00000215e9e18510, L_00000215e9e18510;
LS_00000215e9e16d50_0_8 .concat [ 1 1 1 1], L_00000215e9e18510, L_00000215e9e18510, L_00000215e9e18510, L_00000215e9e18510;
LS_00000215e9e16d50_0_12 .concat [ 1 1 1 1], L_00000215e9e18510, L_00000215e9e18510, L_00000215e9e18510, L_00000215e9e18510;
L_00000215e9e16d50 .concat [ 4 4 4 4], LS_00000215e9e16d50_0_0, LS_00000215e9e16d50_0_4, LS_00000215e9e16d50_0_8, LS_00000215e9e16d50_0_12;
L_00000215e9e185b0 .concat [ 16 16 0 0], L_00000215e9d7d780, L_00000215e9e16d50;
L_00000215e9e186f0 .functor MUXZ 32, L_00000215e9e185b0, L_00000215e9e18470, L_00000215e9d7e0a0, C4<>;
L_00000215e9e18a10 .concat [ 6 26 0 0], L_00000215e9d7d500, L_00000215e9dbb5c8;
L_00000215e9e174d0 .cmp/eq 32, L_00000215e9e18a10, L_00000215e9dbb610;
L_00000215e9e179d0 .cmp/eq 6, L_00000215e9d7c380, L_00000215e9dbb658;
L_00000215e9e16fd0 .cmp/eq 6, L_00000215e9d7c380, L_00000215e9dbb6a0;
L_00000215e9e17e30 .cmp/eq 6, L_00000215e9d7d500, L_00000215e9dbb6e8;
L_00000215e9e17c50 .functor MUXZ 32, L_00000215e9e186f0, L_00000215e9dbb730, L_00000215e9e17e30, C4<>;
L_00000215e9e17070 .functor MUXZ 32, L_00000215e9e17c50, L_00000215e9d7c2e0, L_00000215e9d7e500, C4<>;
L_00000215e9e18790 .concat [ 6 26 0 0], L_00000215e9d7d500, L_00000215e9dbb778;
L_00000215e9e18830 .cmp/eq 32, L_00000215e9e18790, L_00000215e9dbb7c0;
L_00000215e9e17110 .cmp/eq 6, L_00000215e9d7c380, L_00000215e9dbb808;
L_00000215e9e17a70 .cmp/eq 6, L_00000215e9d7c380, L_00000215e9dbb850;
L_00000215e9e188d0 .cmp/eq 6, L_00000215e9d7d500, L_00000215e9dbb898;
L_00000215e9e17d90 .functor MUXZ 32, L_00000215e9d7e2d0, v00000215e9d76820_0, L_00000215e9e188d0, C4<>;
L_00000215e9e18970 .functor MUXZ 32, L_00000215e9e17d90, L_00000215e9d7dee0, L_00000215e9d7e110, C4<>;
S_00000215e9d3f360 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_00000215e9d3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000215e9d3cfb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000215e9d7de00 .functor NOT 1, v00000215e9d41f70_0, C4<0>, C4<0>, C4<0>;
v00000215e9d437d0_0 .net *"_ivl_0", 0 0, L_00000215e9d7de00;  1 drivers
v00000215e9d41bb0_0 .net "in1", 31 0, L_00000215e9d7dee0;  alias, 1 drivers
v00000215e9d43550_0 .net "in2", 31 0, L_00000215e9e17070;  alias, 1 drivers
v00000215e9d43870_0 .net "out", 31 0, L_00000215e9e172f0;  alias, 1 drivers
v00000215e9d43910_0 .net "s", 0 0, v00000215e9d41f70_0;  alias, 1 drivers
L_00000215e9e172f0 .functor MUXZ 32, L_00000215e9e17070, L_00000215e9d7dee0, L_00000215e9d7de00, C4<>;
S_00000215e9ce20e0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_00000215e9d3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000215e9db0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000215e9db00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000215e9db0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000215e9db0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000215e9db0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000215e9db01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000215e9db01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000215e9db0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000215e9db0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000215e9db0288 .param/l "j" 0 4 12, C4<000010>;
P_00000215e9db02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000215e9db02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000215e9db0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000215e9db0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000215e9db03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000215e9db03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000215e9db0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000215e9db0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000215e9db0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000215e9db04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000215e9db04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000215e9db0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000215e9db0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000215e9db0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000215e9db05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000215e9db0608 .param/l "xori" 0 4 8, C4<001110>;
v00000215e9d42510_0 .var "ALUOp", 3 0;
v00000215e9d41f70_0 .var "ALUSrc", 0 0;
v00000215e9d41c50_0 .var "MemReadEn", 0 0;
v00000215e9d430f0_0 .var "MemWriteEn", 0 0;
v00000215e9d42c90_0 .var "MemtoReg", 0 0;
v00000215e9d43190_0 .var "RegDst", 0 0;
v00000215e9d41cf0_0 .var "RegWriteEn", 0 0;
v00000215e9d41d90_0 .net "funct", 5 0, L_00000215e9d7c380;  alias, 1 drivers
v00000215e9d42d30_0 .var "hlt", 0 0;
v00000215e9d42790_0 .net "opcode", 5 0, L_00000215e9d7d500;  alias, 1 drivers
v00000215e9d41ed0_0 .net "rst", 0 0, v00000215e9d7c600_0;  alias, 1 drivers
E_00000215e9d3ccf0 .event anyedge, v00000215e9d41ed0_0, v00000215e9d42790_0, v00000215e9d41d90_0;
S_00000215e9ce2330 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_00000215e9d3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000215e9d3cff0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000215e9d7ea40 .functor BUFZ 32, L_00000215e9e171b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000215e9d42dd0_0 .net "Data_Out", 31 0, L_00000215e9d7ea40;  alias, 1 drivers
v00000215e9d42fb0 .array "InstMem", 0 1023, 31 0;
v00000215e9d420b0_0 .net *"_ivl_0", 31 0, L_00000215e9e171b0;  1 drivers
v00000215e9d42150_0 .net *"_ivl_3", 9 0, L_00000215e9e18650;  1 drivers
v00000215e9d421f0_0 .net *"_ivl_4", 11 0, L_00000215e9e16f30;  1 drivers
L_00000215e9dbb388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215e9d22050_0 .net *"_ivl_7", 1 0, L_00000215e9dbb388;  1 drivers
v00000215e9d22550_0 .net "addr", 31 0, v00000215e9d76820_0;  alias, 1 drivers
v00000215e9d748b0_0 .var/i "i", 31 0;
L_00000215e9e171b0 .array/port v00000215e9d42fb0, L_00000215e9e16f30;
L_00000215e9e18650 .part v00000215e9d76820_0, 0, 10;
L_00000215e9e16f30 .concat [ 10 2 0 0], L_00000215e9e18650, L_00000215e9dbb388;
S_00000215e9c929c0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_00000215e9d3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000215e9d7e2d0 .functor BUFZ 32, L_00000215e9e17430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000215e9d7dee0 .functor BUFZ 32, L_00000215e9e16e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000215e9d75350_0 .net *"_ivl_0", 31 0, L_00000215e9e17430;  1 drivers
v00000215e9d74f90_0 .net *"_ivl_10", 6 0, L_00000215e9e17f70;  1 drivers
L_00000215e9dbb460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215e9d75fd0_0 .net *"_ivl_13", 1 0, L_00000215e9dbb460;  1 drivers
v00000215e9d752b0_0 .net *"_ivl_2", 6 0, L_00000215e9e17890;  1 drivers
L_00000215e9dbb418 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000215e9d753f0_0 .net *"_ivl_5", 1 0, L_00000215e9dbb418;  1 drivers
v00000215e9d75b70_0 .net *"_ivl_8", 31 0, L_00000215e9e16e90;  1 drivers
v00000215e9d74630_0 .net "clk", 0 0, L_00000215e9d7e730;  alias, 1 drivers
v00000215e9d75c10_0 .var/i "i", 31 0;
v00000215e9d74a90_0 .net "readData1", 31 0, L_00000215e9d7e2d0;  alias, 1 drivers
v00000215e9d74b30_0 .net "readData2", 31 0, L_00000215e9d7dee0;  alias, 1 drivers
v00000215e9d746d0_0 .net "readRegister1", 4 0, L_00000215e9d7bfc0;  alias, 1 drivers
v00000215e9d74e50_0 .net "readRegister2", 4 0, L_00000215e9d7bf20;  alias, 1 drivers
v00000215e9d75990 .array "registers", 31 0, 31 0;
v00000215e9d76070_0 .net "rst", 0 0, v00000215e9d7c600_0;  alias, 1 drivers
v00000215e9d75f30_0 .net "we", 0 0, v00000215e9d41cf0_0;  alias, 1 drivers
v00000215e9d75530_0 .net "writeData", 31 0, L_00000215e9e17390;  alias, 1 drivers
v00000215e9d76110_0 .net "writeRegister", 4 0, L_00000215e9e183d0;  alias, 1 drivers
E_00000215e9d3d4f0/0 .event negedge, v00000215e9d41ed0_0;
E_00000215e9d3d4f0/1 .event posedge, v00000215e9d74630_0;
E_00000215e9d3d4f0 .event/or E_00000215e9d3d4f0/0, E_00000215e9d3d4f0/1;
L_00000215e9e17430 .array/port v00000215e9d75990, L_00000215e9e17890;
L_00000215e9e17890 .concat [ 5 2 0 0], L_00000215e9d7bfc0, L_00000215e9dbb418;
L_00000215e9e16e90 .array/port v00000215e9d75990, L_00000215e9e17f70;
L_00000215e9e17f70 .concat [ 5 2 0 0], L_00000215e9d7bf20, L_00000215e9dbb460;
S_00000215e9c92b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000215e9c929c0;
 .timescale 0 0;
v00000215e9d74db0_0 .var/i "i", 31 0;
S_00000215e9ce17a0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_00000215e9d3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000215e9d3d530 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000215e9d7e260 .functor NOT 1, v00000215e9d43190_0, C4<0>, C4<0>, C4<0>;
v00000215e9d74770_0 .net *"_ivl_0", 0 0, L_00000215e9d7e260;  1 drivers
v00000215e9d75490_0 .net "in1", 4 0, L_00000215e9d7bf20;  alias, 1 drivers
v00000215e9d761b0_0 .net "in2", 4 0, L_00000215e9d7d5a0;  alias, 1 drivers
v00000215e9d755d0_0 .net "out", 4 0, L_00000215e9e183d0;  alias, 1 drivers
v00000215e9d75670_0 .net "s", 0 0, v00000215e9d43190_0;  alias, 1 drivers
L_00000215e9e183d0 .functor MUXZ 5, L_00000215e9d7d5a0, L_00000215e9d7bf20, L_00000215e9d7e260, C4<>;
S_00000215e9ce1930 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_00000215e9d3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000215e9d3d5b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000215e9d7e960 .functor NOT 1, v00000215e9d42c90_0, C4<0>, C4<0>, C4<0>;
v00000215e9d75710_0 .net *"_ivl_0", 0 0, L_00000215e9d7e960;  1 drivers
v00000215e9d757b0_0 .net "in1", 31 0, v00000215e9d74950_0;  alias, 1 drivers
v00000215e9d74810_0 .net "in2", 31 0, v00000215e9d74ef0_0;  alias, 1 drivers
v00000215e9d75cb0_0 .net "out", 31 0, L_00000215e9e17390;  alias, 1 drivers
v00000215e9d750d0_0 .net "s", 0 0, v00000215e9d42c90_0;  alias, 1 drivers
L_00000215e9e17390 .functor MUXZ 32, v00000215e9d74ef0_0, v00000215e9d74950_0, L_00000215e9d7e960, C4<>;
S_00000215e9ccb7e0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_00000215e9d3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000215e9ccb970 .param/l "ADD" 0 9 12, C4<0000>;
P_00000215e9ccb9a8 .param/l "AND" 0 9 12, C4<0010>;
P_00000215e9ccb9e0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000215e9ccba18 .param/l "OR" 0 9 12, C4<0011>;
P_00000215e9ccba50 .param/l "SGT" 0 9 12, C4<0111>;
P_00000215e9ccba88 .param/l "SLL" 0 9 12, C4<1000>;
P_00000215e9ccbac0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000215e9ccbaf8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000215e9ccbb30 .param/l "SUB" 0 9 12, C4<0001>;
P_00000215e9ccbb68 .param/l "XOR" 0 9 12, C4<0100>;
P_00000215e9ccbba0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000215e9ccbbd8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000215e9dbb8e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000215e9d762f0_0 .net/2u *"_ivl_0", 31 0, L_00000215e9dbb8e0;  1 drivers
v00000215e9d74450_0 .net "opSel", 3 0, v00000215e9d42510_0;  alias, 1 drivers
v00000215e9d75d50_0 .net "operand1", 31 0, L_00000215e9e18970;  alias, 1 drivers
v00000215e9d75850_0 .net "operand2", 31 0, L_00000215e9e172f0;  alias, 1 drivers
v00000215e9d74950_0 .var "result", 31 0;
v00000215e9d76250_0 .net "zero", 0 0, L_00000215e9e17610;  alias, 1 drivers
E_00000215e9d3d6f0 .event anyedge, v00000215e9d42510_0, v00000215e9d75d50_0, v00000215e9d43870_0;
L_00000215e9e17610 .cmp/eq 32, v00000215e9d74950_0, L_00000215e9dbb8e0;
S_00000215e9d0dde0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_00000215e9d3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000215e9db0650 .param/l "RType" 0 4 2, C4<000000>;
P_00000215e9db0688 .param/l "add" 0 4 5, C4<100000>;
P_00000215e9db06c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000215e9db06f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000215e9db0730 .param/l "and_" 0 4 5, C4<100100>;
P_00000215e9db0768 .param/l "andi" 0 4 8, C4<001100>;
P_00000215e9db07a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000215e9db07d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000215e9db0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000215e9db0848 .param/l "j" 0 4 12, C4<000010>;
P_00000215e9db0880 .param/l "jal" 0 4 12, C4<000011>;
P_00000215e9db08b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000215e9db08f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000215e9db0928 .param/l "nor_" 0 4 5, C4<100111>;
P_00000215e9db0960 .param/l "or_" 0 4 5, C4<100101>;
P_00000215e9db0998 .param/l "ori" 0 4 8, C4<001101>;
P_00000215e9db09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000215e9db0a08 .param/l "sll" 0 4 6, C4<000000>;
P_00000215e9db0a40 .param/l "slt" 0 4 5, C4<101010>;
P_00000215e9db0a78 .param/l "slti" 0 4 8, C4<101010>;
P_00000215e9db0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_00000215e9db0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_00000215e9db0b20 .param/l "subu" 0 4 5, C4<100011>;
P_00000215e9db0b58 .param/l "sw" 0 4 8, C4<101011>;
P_00000215e9db0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000215e9db0bc8 .param/l "xori" 0 4 8, C4<001110>;
v00000215e9d758f0_0 .var "PCsrc", 1 0;
v00000215e9d75df0_0 .net "excep_flag", 0 0, o00000215e9d81048;  alias, 0 drivers
v00000215e9d75e90_0 .net "funct", 5 0, L_00000215e9d7c380;  alias, 1 drivers
v00000215e9d75a30_0 .net "opcode", 5 0, L_00000215e9d7d500;  alias, 1 drivers
v00000215e9d74bd0_0 .net "operand1", 31 0, L_00000215e9d7e2d0;  alias, 1 drivers
v00000215e9d744f0_0 .net "operand2", 31 0, L_00000215e9e172f0;  alias, 1 drivers
v00000215e9d75210_0 .net "rst", 0 0, v00000215e9d7c600_0;  alias, 1 drivers
E_00000215e9d3e030/0 .event anyedge, v00000215e9d41ed0_0, v00000215e9d75df0_0, v00000215e9d42790_0, v00000215e9d74a90_0;
E_00000215e9d3e030/1 .event anyedge, v00000215e9d43870_0, v00000215e9d41d90_0;
E_00000215e9d3e030 .event/or E_00000215e9d3e030/0, E_00000215e9d3e030/1;
S_00000215e9d0df70 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_00000215e9d3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000215e9d749f0 .array "DataMem", 0 1023, 31 0;
v00000215e9d74c70_0 .net "address", 31 0, v00000215e9d74950_0;  alias, 1 drivers
v00000215e9d75ad0_0 .net "clock", 0 0, L_00000215e9d7eb90;  1 drivers
v00000215e9d75170_0 .net "data", 31 0, L_00000215e9d7dee0;  alias, 1 drivers
v00000215e9d74d10_0 .var/i "i", 31 0;
v00000215e9d74ef0_0 .var "q", 31 0;
v00000215e9d75030_0 .net "rden", 0 0, v00000215e9d41c50_0;  alias, 1 drivers
v00000215e9d76780_0 .net "wren", 0 0, v00000215e9d430f0_0;  alias, 1 drivers
E_00000215e9d3e1b0 .event posedge, v00000215e9d75ad0_0;
S_00000215e9cf9bf0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_00000215e9d3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000215e9d3e470 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000215e9d76b40_0 .net "PCin", 31 0, L_00000215e9e18290;  alias, 1 drivers
v00000215e9d76820_0 .var "PCout", 31 0;
v00000215e9d774a0_0 .net "clk", 0 0, L_00000215e9d7e730;  alias, 1 drivers
v00000215e9d768c0_0 .net "rst", 0 0, v00000215e9d7c600_0;  alias, 1 drivers
    .scope S_00000215e9d0dde0;
T_0 ;
    %wait E_00000215e9d3e030;
    %load/vec4 v00000215e9d75210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000215e9d758f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000215e9d75df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000215e9d758f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000215e9d75a30_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000215e9d74bd0_0;
    %load/vec4 v00000215e9d744f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000215e9d75a30_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000215e9d74bd0_0;
    %load/vec4 v00000215e9d744f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000215e9d75a30_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000215e9d75a30_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000215e9d75a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000215e9d75e90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000215e9d758f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000215e9d758f0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000215e9cf9bf0;
T_1 ;
    %wait E_00000215e9d3d4f0;
    %load/vec4 v00000215e9d768c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000215e9d76820_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000215e9d76b40_0;
    %assign/vec4 v00000215e9d76820_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000215e9ce2330;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000215e9d748b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000215e9d748b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000215e9d748b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d42fb0, 0, 4;
    %load/vec4 v00000215e9d748b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000215e9d748b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d42fb0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d42fb0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d42fb0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d42fb0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d42fb0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d42fb0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d42fb0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d42fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d42fb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d42fb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d42fb0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d42fb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d42fb0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000215e9ce20e0;
T_3 ;
    %wait E_00000215e9d3ccf0;
    %load/vec4 v00000215e9d41ed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000215e9d42d30_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000215e9d41f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000215e9d41cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000215e9d430f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000215e9d42c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000215e9d41c50_0, 0;
    %assign/vec4 v00000215e9d43190_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000215e9d42d30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000215e9d42510_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000215e9d41f70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215e9d41cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215e9d430f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215e9d42c90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000215e9d41c50_0, 0, 1;
    %store/vec4 v00000215e9d43190_0, 0, 1;
    %load/vec4 v00000215e9d42790_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d42d30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d43190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41cf0_0, 0;
    %load/vec4 v00000215e9d41d90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41f70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41f70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d43190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41f70_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000215e9d43190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41f70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41f70_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41f70_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41f70_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41f70_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d42c90_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d430f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000215e9d41f70_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000215e9d42510_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000215e9c929c0;
T_4 ;
    %wait E_00000215e9d3d4f0;
    %fork t_1, S_00000215e9c92b50;
    %jmp t_0;
    .scope S_00000215e9c92b50;
t_1 ;
    %load/vec4 v00000215e9d76070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000215e9d74db0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000215e9d74db0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000215e9d74db0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d75990, 0, 4;
    %load/vec4 v00000215e9d74db0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000215e9d74db0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000215e9d75f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000215e9d75530_0;
    %load/vec4 v00000215e9d76110_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d75990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d75990, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000215e9c929c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000215e9c929c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000215e9d75c10_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000215e9d75c10_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000215e9d75c10_0;
    %ix/getv/s 4, v00000215e9d75c10_0;
    %load/vec4a v00000215e9d75990, 4;
    %ix/getv/s 4, v00000215e9d75c10_0;
    %load/vec4a v00000215e9d75990, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000215e9d75c10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000215e9d75c10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000215e9ccb7e0;
T_6 ;
    %wait E_00000215e9d3d6f0;
    %load/vec4 v00000215e9d74450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000215e9d74950_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000215e9d75d50_0;
    %load/vec4 v00000215e9d75850_0;
    %add;
    %assign/vec4 v00000215e9d74950_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000215e9d75d50_0;
    %load/vec4 v00000215e9d75850_0;
    %sub;
    %assign/vec4 v00000215e9d74950_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000215e9d75d50_0;
    %load/vec4 v00000215e9d75850_0;
    %and;
    %assign/vec4 v00000215e9d74950_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000215e9d75d50_0;
    %load/vec4 v00000215e9d75850_0;
    %or;
    %assign/vec4 v00000215e9d74950_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000215e9d75d50_0;
    %load/vec4 v00000215e9d75850_0;
    %xor;
    %assign/vec4 v00000215e9d74950_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000215e9d75d50_0;
    %load/vec4 v00000215e9d75850_0;
    %or;
    %inv;
    %assign/vec4 v00000215e9d74950_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000215e9d75d50_0;
    %load/vec4 v00000215e9d75850_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000215e9d74950_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000215e9d75850_0;
    %load/vec4 v00000215e9d75d50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000215e9d74950_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000215e9d75d50_0;
    %ix/getv 4, v00000215e9d75850_0;
    %shiftl 4;
    %assign/vec4 v00000215e9d74950_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000215e9d75d50_0;
    %ix/getv 4, v00000215e9d75850_0;
    %shiftr 4;
    %assign/vec4 v00000215e9d74950_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000215e9d0df70;
T_7 ;
    %wait E_00000215e9d3e1b0;
    %load/vec4 v00000215e9d75030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000215e9d74c70_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000215e9d749f0, 4;
    %assign/vec4 v00000215e9d74ef0_0, 0;
T_7.0 ;
    %load/vec4 v00000215e9d76780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000215e9d75170_0;
    %ix/getv 3, v00000215e9d74c70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000215e9d749f0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000215e9d0df70;
T_8 ;
    %end;
    .thread T_8;
    .scope S_00000215e9d0df70;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000215e9d74d10_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000215e9d74d10_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000215e9d74d10_0;
    %load/vec4a v00000215e9d749f0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v00000215e9d74d10_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000215e9d74d10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000215e9d74d10_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000215e9d3f1d0;
T_10 ;
    %wait E_00000215e9d3d4f0;
    %load/vec4 v00000215e9d78ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000215e9d78e70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000215e9d78e70_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000215e9d78e70_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000215e9d3eeb0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215e9d7cf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215e9d7c600_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000215e9d3eeb0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000215e9d7cf60_0;
    %inv;
    %assign/vec4 v00000215e9d7cf60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000215e9d3eeb0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000215e9d7c600_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000215e9d7c600_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000215e9d7daa0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
