<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3041" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3041{left:786px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t2_3041{left:829px;bottom:68px;letter-spacing:-0.08px;}
#t3_3041{left:786px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3041{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_3041{left:70px;bottom:1088px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_3041{left:162px;bottom:1088px;letter-spacing:-0.12px;}
#t7_3041{left:732px;bottom:1088px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t8_3041{left:803px;bottom:1088px;letter-spacing:-0.14px;}
#t9_3041{left:70px;bottom:1072px;letter-spacing:-0.14px;word-spacing:0.02px;}
#ta_3041{left:162px;bottom:1072px;letter-spacing:-0.12px;}
#tb_3041{left:474px;bottom:1072px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tc_3041{left:803px;bottom:1072px;letter-spacing:-0.16px;}
#td_3041{left:70px;bottom:1057px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_3041{left:162px;bottom:1057px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tf_3041{left:750px;bottom:1057px;letter-spacing:-0.07px;word-spacing:0.01px;}
#tg_3041{left:804px;bottom:1057px;letter-spacing:-0.18px;}
#th_3041{left:70px;bottom:1042px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ti_3041{left:162px;bottom:1042px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_3041{left:738px;bottom:1042px;letter-spacing:-0.06px;}
#tk_3041{left:803px;bottom:1042px;letter-spacing:-0.15px;}
#tl_3041{left:70px;bottom:1027px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tm_3041{left:162px;bottom:1027px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tn_3041{left:498px;bottom:1027px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#to_3041{left:803px;bottom:1027px;letter-spacing:-0.16px;}
#tp_3041{left:70px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tq_3041{left:162px;bottom:1011px;letter-spacing:-0.12px;}
#tr_3041{left:546px;bottom:1011px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#ts_3041{left:803px;bottom:1011px;letter-spacing:-0.15px;}
#tt_3041{left:70px;bottom:996px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tu_3041{left:162px;bottom:996px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_3041{left:492px;bottom:996px;letter-spacing:-0.05px;}
#tw_3041{left:803px;bottom:996px;letter-spacing:-0.15px;}
#tx_3041{left:70px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.02px;}
#ty_3041{left:162px;bottom:981px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_3041{left:414px;bottom:981px;letter-spacing:-0.06px;}
#t10_3041{left:803px;bottom:981px;letter-spacing:-0.16px;}
#t11_3041{left:70px;bottom:965px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t12_3041{left:162px;bottom:965px;letter-spacing:-0.12px;}
#t13_3041{left:372px;bottom:965px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t14_3041{left:803px;bottom:965px;letter-spacing:-0.16px;}
#t15_3041{left:70px;bottom:950px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t16_3041{left:162px;bottom:950px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_3041{left:432px;bottom:950px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t18_3041{left:803px;bottom:950px;letter-spacing:-0.16px;}
#t19_3041{left:70px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1a_3041{left:162px;bottom:935px;letter-spacing:-0.12px;}
#t1b_3041{left:540px;bottom:935px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1c_3041{left:803px;bottom:935px;letter-spacing:-0.15px;}
#t1d_3041{left:70px;bottom:920px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1e_3041{left:162px;bottom:920px;letter-spacing:-0.12px;}
#t1f_3041{left:510px;bottom:920px;letter-spacing:-0.06px;}
#t1g_3041{left:803px;bottom:920px;letter-spacing:-0.16px;}
#t1h_3041{left:70px;bottom:904px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1i_3041{left:162px;bottom:904px;letter-spacing:-0.12px;}
#t1j_3041{left:366px;bottom:904px;letter-spacing:-0.06px;}
#t1k_3041{left:803px;bottom:904px;letter-spacing:-0.16px;}
#t1l_3041{left:70px;bottom:889px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_3041{left:162px;bottom:889px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_3041{left:474px;bottom:889px;letter-spacing:-0.06px;}
#t1o_3041{left:803px;bottom:889px;letter-spacing:-0.16px;}
#t1p_3041{left:70px;bottom:874px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1q_3041{left:162px;bottom:874px;letter-spacing:-0.12px;}
#t1r_3041{left:534px;bottom:874px;letter-spacing:-0.05px;}
#t1s_3041{left:803px;bottom:874px;letter-spacing:-0.16px;}
#t1t_3041{left:70px;bottom:859px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1u_3041{left:162px;bottom:859px;letter-spacing:-0.12px;}
#t1v_3041{left:366px;bottom:859px;letter-spacing:-0.06px;}
#t1w_3041{left:803px;bottom:859px;letter-spacing:-0.16px;}
#t1x_3041{left:70px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1y_3041{left:162px;bottom:843px;letter-spacing:-0.12px;}
#t1z_3041{left:498px;bottom:843px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t20_3041{left:803px;bottom:843px;letter-spacing:-0.16px;}
#t21_3041{left:70px;bottom:828px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_3041{left:162px;bottom:828px;letter-spacing:-0.13px;}
#t23_3041{left:468px;bottom:828px;letter-spacing:-0.06px;}
#t24_3041{left:803px;bottom:828px;letter-spacing:-0.16px;}
#t25_3041{left:70px;bottom:813px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t26_3041{left:162px;bottom:813px;letter-spacing:-0.12px;}
#t27_3041{left:522px;bottom:813px;letter-spacing:-0.06px;}
#t28_3041{left:803px;bottom:813px;letter-spacing:-0.16px;}
#t29_3041{left:70px;bottom:797px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t2a_3041{left:162px;bottom:797px;letter-spacing:-0.13px;}
#t2b_3041{left:444px;bottom:797px;letter-spacing:-0.06px;}
#t2c_3041{left:803px;bottom:797px;letter-spacing:-0.16px;}
#t2d_3041{left:70px;bottom:782px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t2e_3041{left:162px;bottom:782px;letter-spacing:-0.12px;}
#t2f_3041{left:630px;bottom:782px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2g_3041{left:803px;bottom:782px;letter-spacing:-0.15px;}
#t2h_3041{left:70px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2i_3041{left:162px;bottom:767px;letter-spacing:-0.12px;}
#t2j_3041{left:522px;bottom:767px;letter-spacing:-0.06px;}
#t2k_3041{left:803px;bottom:767px;letter-spacing:-0.16px;}
#t2l_3041{left:70px;bottom:752px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2m_3041{left:162px;bottom:752px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2n_3041{left:492px;bottom:752px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2o_3041{left:803px;bottom:752px;letter-spacing:-0.16px;}
#t2p_3041{left:70px;bottom:736px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2q_3041{left:162px;bottom:736px;letter-spacing:-0.13px;}
#t2r_3041{left:468px;bottom:736px;letter-spacing:-0.06px;}
#t2s_3041{left:803px;bottom:736px;letter-spacing:-0.16px;}
#t2t_3041{left:70px;bottom:721px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2u_3041{left:162px;bottom:721px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2v_3041{left:516px;bottom:721px;letter-spacing:-0.05px;}
#t2w_3041{left:803px;bottom:721px;letter-spacing:-0.16px;}
#t2x_3041{left:70px;bottom:706px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2y_3041{left:162px;bottom:706px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2z_3041{left:654px;bottom:706px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t30_3041{left:803px;bottom:706px;letter-spacing:-0.15px;}
#t31_3041{left:70px;bottom:690px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t32_3041{left:162px;bottom:690px;letter-spacing:-0.13px;}
#t33_3041{left:648px;bottom:690px;letter-spacing:-0.06px;}
#t34_3041{left:803px;bottom:690px;letter-spacing:-0.15px;}
#t35_3041{left:70px;bottom:675px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t36_3041{left:162px;bottom:675px;letter-spacing:-0.13px;}
#t37_3041{left:366px;bottom:675px;letter-spacing:-0.05px;}
#t38_3041{left:803px;bottom:675px;letter-spacing:-0.16px;}
#t39_3041{left:70px;bottom:660px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3a_3041{left:162px;bottom:660px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3b_3041{left:432px;bottom:660px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3c_3041{left:803px;bottom:660px;letter-spacing:-0.16px;}
#t3d_3041{left:70px;bottom:645px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3e_3041{left:162px;bottom:645px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3f_3041{left:444px;bottom:645px;letter-spacing:-0.06px;}
#t3g_3041{left:803px;bottom:645px;letter-spacing:-0.16px;}
#t3h_3041{left:70px;bottom:629px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3i_3041{left:162px;bottom:629px;letter-spacing:-0.13px;}
#t3j_3041{left:414px;bottom:629px;letter-spacing:-0.06px;}
#t3k_3041{left:803px;bottom:629px;letter-spacing:-0.16px;}
#t3l_3041{left:70px;bottom:614px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3m_3041{left:162px;bottom:614px;letter-spacing:-0.11px;}
#t3n_3041{left:510px;bottom:614px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3o_3041{left:803px;bottom:614px;letter-spacing:-0.16px;}
#t3p_3041{left:70px;bottom:599px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t3q_3041{left:162px;bottom:599px;letter-spacing:-0.12px;}
#t3r_3041{left:516px;bottom:599px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3s_3041{left:803px;bottom:599px;letter-spacing:-0.16px;}
#t3t_3041{left:70px;bottom:584px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3u_3041{left:162px;bottom:584px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3v_3041{left:570px;bottom:584px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3w_3041{left:803px;bottom:584px;letter-spacing:-0.16px;}
#t3x_3041{left:70px;bottom:568px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3y_3041{left:162px;bottom:568px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3z_3041{left:534px;bottom:568px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t40_3041{left:803px;bottom:568px;letter-spacing:-0.16px;}
#t41_3041{left:70px;bottom:553px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t42_3041{left:162px;bottom:553px;letter-spacing:-0.11px;}
#t43_3041{left:564px;bottom:553px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t44_3041{left:803px;bottom:553px;letter-spacing:-0.15px;}
#t45_3041{left:70px;bottom:538px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t46_3041{left:162px;bottom:538px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t47_3041{left:576px;bottom:538px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t48_3041{left:803px;bottom:538px;letter-spacing:-0.15px;}
#t49_3041{left:70px;bottom:522px;letter-spacing:-0.12px;}
#t4a_3041{left:162px;bottom:522px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4b_3041{left:558px;bottom:522px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4c_3041{left:795px;bottom:522px;letter-spacing:-0.17px;}
#t4d_3041{left:70px;bottom:507px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4e_3041{left:162px;bottom:507px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4f_3041{left:504px;bottom:507px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4g_3041{left:795px;bottom:507px;letter-spacing:-0.17px;}
#t4h_3041{left:70px;bottom:492px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4i_3041{left:162px;bottom:492px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4j_3041{left:348px;bottom:492px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4k_3041{left:795px;bottom:492px;letter-spacing:-0.17px;}
#t4l_3041{left:70px;bottom:477px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4m_3041{left:162px;bottom:477px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t4n_3041{left:162px;bottom:461px;letter-spacing:-0.12px;}
#t4o_3041{left:270px;bottom:461px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4p_3041{left:795px;bottom:461px;letter-spacing:-0.17px;}
#t4q_3041{left:70px;bottom:446px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4r_3041{left:162px;bottom:446px;letter-spacing:-0.12px;}
#t4s_3041{left:252px;bottom:446px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4t_3041{left:795px;bottom:446px;letter-spacing:-0.17px;}
#t4u_3041{left:70px;bottom:431px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4v_3041{left:162px;bottom:431px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4w_3041{left:330px;bottom:431px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4x_3041{left:795px;bottom:431px;letter-spacing:-0.17px;}
#t4y_3041{left:70px;bottom:415px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4z_3041{left:162px;bottom:415px;letter-spacing:-0.11px;}
#t50_3041{left:690px;bottom:415px;letter-spacing:-0.06px;}
#t51_3041{left:795px;bottom:415px;letter-spacing:-0.13px;}
#t52_3041{left:70px;bottom:400px;letter-spacing:-0.12px;}
#t53_3041{left:162px;bottom:400px;letter-spacing:-0.11px;}
#t54_3041{left:708px;bottom:400px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t55_3041{left:795px;bottom:400px;letter-spacing:-0.16px;}
#t56_3041{left:70px;bottom:385px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t57_3041{left:162px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t58_3041{left:384px;bottom:385px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t59_3041{left:795px;bottom:385px;letter-spacing:-0.17px;}
#t5a_3041{left:70px;bottom:370px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5b_3041{left:162px;bottom:370px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5c_3041{left:258px;bottom:370px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5d_3041{left:795px;bottom:370px;letter-spacing:-0.17px;}
#t5e_3041{left:70px;bottom:354px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5f_3041{left:162px;bottom:354px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5g_3041{left:318px;bottom:354px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5h_3041{left:795px;bottom:354px;letter-spacing:-0.17px;}
#t5i_3041{left:70px;bottom:339px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5j_3041{left:162px;bottom:339px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5k_3041{left:372px;bottom:339px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5l_3041{left:795px;bottom:339px;letter-spacing:-0.17px;}
#t5m_3041{left:70px;bottom:324px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5n_3041{left:162px;bottom:324px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5o_3041{left:366px;bottom:324px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5p_3041{left:795px;bottom:324px;letter-spacing:-0.17px;}
#t5q_3041{left:70px;bottom:309px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5r_3041{left:162px;bottom:309px;letter-spacing:-0.18px;}
#t5s_3041{left:198px;bottom:309px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5t_3041{left:795px;bottom:309px;letter-spacing:-0.18px;}
#t5u_3041{left:70px;bottom:293px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5v_3041{left:162px;bottom:293px;letter-spacing:-0.15px;}
#t5w_3041{left:192px;bottom:293px;letter-spacing:-0.06px;}
#t5x_3041{left:795px;bottom:293px;letter-spacing:-0.18px;}
#t5y_3041{left:70px;bottom:278px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t5z_3041{left:162px;bottom:278px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t60_3041{left:336px;bottom:278px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t61_3041{left:795px;bottom:278px;letter-spacing:-0.17px;}
#t62_3041{left:70px;bottom:263px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t63_3041{left:162px;bottom:263px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t64_3041{left:306px;bottom:263px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t65_3041{left:795px;bottom:263px;letter-spacing:-0.17px;}
#t66_3041{left:70px;bottom:247px;letter-spacing:-0.13px;}
#t67_3041{left:162px;bottom:247px;letter-spacing:-0.13px;}
#t68_3041{left:306px;bottom:247px;letter-spacing:-0.06px;}
#t69_3041{left:795px;bottom:247px;letter-spacing:-0.17px;}
#t6a_3041{left:70px;bottom:232px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6b_3041{left:162px;bottom:232px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6c_3041{left:648px;bottom:232px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6d_3041{left:795px;bottom:232px;letter-spacing:-0.12px;}
#t6e_3041{left:70px;bottom:217px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6f_3041{left:162px;bottom:217px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6g_3041{left:432px;bottom:217px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6h_3041{left:811px;bottom:217px;letter-spacing:-0.17px;}
#t6i_3041{left:70px;bottom:202px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6j_3041{left:162px;bottom:202px;letter-spacing:-0.12px;}
#t6k_3041{left:546px;bottom:202px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6l_3041{left:803px;bottom:202px;letter-spacing:-0.15px;}
#t6m_3041{left:70px;bottom:186px;letter-spacing:-0.12px;}
#t6n_3041{left:162px;bottom:186px;letter-spacing:-0.12px;}
#t6o_3041{left:474px;bottom:186px;letter-spacing:-0.06px;}
#t6p_3041{left:811px;bottom:186px;letter-spacing:-0.17px;}
#t6q_3041{left:70px;bottom:171px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6r_3041{left:162px;bottom:171px;letter-spacing:-0.12px;}
#t6s_3041{left:570px;bottom:171px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6t_3041{left:811px;bottom:171px;letter-spacing:-0.17px;}
#t6u_3041{left:70px;bottom:156px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6v_3041{left:162px;bottom:156px;letter-spacing:-0.12px;}
#t6w_3041{left:342px;bottom:156px;letter-spacing:-0.06px;}
#t6x_3041{left:803px;bottom:156px;letter-spacing:-0.16px;}
#t6y_3041{left:70px;bottom:140px;letter-spacing:-0.12px;}
#t6z_3041{left:162px;bottom:140px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t70_3041{left:162px;bottom:125px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t71_3041{left:282px;bottom:125px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t72_3041{left:803px;bottom:125px;letter-spacing:-0.16px;}
#t73_3041{left:70px;bottom:110px;letter-spacing:-0.12px;}
#t74_3041{left:162px;bottom:110px;letter-spacing:-0.12px;}
#t75_3041{left:738px;bottom:110px;letter-spacing:-0.06px;}
#t76_3041{left:803px;bottom:110px;letter-spacing:-0.14px;}

.s1_3041{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3041{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_3041{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3041{font-size:12px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3041" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3041Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3041" style="-webkit-user-select: none;"><object width="935" height="1210" data="3041/3041.svg" type="image/svg+xml" id="pdf3041" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3041" class="t s1_3041">Vol. 3A </span><span id="t2_3041" class="t s2_3041">xlvii </span>
<span id="t3_3041" class="t s3_3041">CONTENTS </span>
<span id="t4_3041" class="t s4_3041">PAGE </span>
<span id="t5_3041" class="t s2_3041">Table 20-47. </span><span id="t6_3041" class="t s2_3041">MSR_OFFCORE_RSP_x Request_Type Definition (Processors Based on Ice Lake Microarchitecture) </span><span id="t7_3041" class="t s2_3041">. . . . . . . . . . . . </span><span id="t8_3041" class="t s2_3041">20-67 </span>
<span id="t9_3041" class="t s2_3041">Table 20-46. </span><span id="ta_3041" class="t s2_3041">Core PMU Summary of the Ice Lake Microarchitecture </span><span id="tb_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tc_3041" class="t s2_3041">20-67 </span>
<span id="td_3041" class="t s2_3041">Table 20-48. </span><span id="te_3041" class="t s2_3041">MSR_OFFCORE_RSP_x Supplier Info Field Definition (Processors Based on Ice Lake Microarchitecture) </span><span id="tf_3041" class="t s2_3041">. . . . . . . . . </span><span id="tg_3041" class="t s2_3041">20-68 </span>
<span id="th_3041" class="t s2_3041">Table 20-49. </span><span id="ti_3041" class="t s2_3041">MSR_OFFCORE_RSP_x Snoop Info Field Definition (Processors Based on Ice Lake Microarchitecture)</span><span id="tj_3041" class="t s2_3041">. . . . . . . . . . . </span><span id="tk_3041" class="t s2_3041">20-69 </span>
<span id="tl_3041" class="t s2_3041">Table 20-50. </span><span id="tm_3041" class="t s2_3041">Core PMU Summary of the Golden Cove Microarchitecture </span><span id="tn_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="to_3041" class="t s2_3041">20-71 </span>
<span id="tp_3041" class="t s2_3041">Table 20-51. </span><span id="tq_3041" class="t s2_3041">Special Performance Monitoring Events with Counter Restrictions </span><span id="tr_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ts_3041" class="t s2_3041">20-72 </span>
<span id="tt_3041" class="t s2_3041">Table 20-52. </span><span id="tu_3041" class="t s2_3041">Core PMU Summary of the Gracemont Microarchitecture </span><span id="tv_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tw_3041" class="t s2_3041">20-73 </span>
<span id="tx_3041" class="t s2_3041">Table 20-53. </span><span id="ty_3041" class="t s2_3041">E-core PEBS Memory Access Info Encoding </span><span id="tz_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t10_3041" class="t s2_3041">20-73 </span>
<span id="t11_3041" class="t s2_3041">Table 20-54. </span><span id="t12_3041" class="t s2_3041">E-core PEBS Data Source Encodings </span><span id="t13_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t14_3041" class="t s2_3041">20-74 </span>
<span id="t15_3041" class="t s2_3041">Table 20-55. </span><span id="t16_3041" class="t s2_3041">MSR_OFFCORE_RSPx Request Type Definition</span><span id="t17_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t18_3041" class="t s2_3041">20-75 </span>
<span id="t19_3041" class="t s2_3041">Table 20-56. </span><span id="t1a_3041" class="t s2_3041">PEBS Performance Events for Knights Landing Microarchitecture </span><span id="t1b_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1c_3041" class="t s2_3041">20-77 </span>
<span id="t1d_3041" class="t s2_3041">Table 20-57. </span><span id="t1e_3041" class="t s2_3041">PEBS Record Format for Knights Landing Microarchitecture </span><span id="t1f_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1g_3041" class="t s2_3041">20-77 </span>
<span id="t1h_3041" class="t s2_3041">Table 20-58. </span><span id="t1i_3041" class="t s2_3041">OffCore Response Event Encoding </span><span id="t1j_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1k_3041" class="t s2_3041">20-78 </span>
<span id="t1l_3041" class="t s2_3041">Table 20-59. </span><span id="t1m_3041" class="t s2_3041">Bit fields of the MSR_OFFCORE_RESP [0, 1] Registers </span><span id="t1n_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1o_3041" class="t s2_3041">20-78 </span>
<span id="t1p_3041" class="t s2_3041">Table 20-60. </span><span id="t1q_3041" class="t s2_3041">PEBS Performance Events for the Silvermont Microarchitecture </span><span id="t1r_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1s_3041" class="t s2_3041">20-81 </span>
<span id="t1t_3041" class="t s2_3041">Table 20-62. </span><span id="t1u_3041" class="t s2_3041">OffCore Response Event Encoding </span><span id="t1v_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1w_3041" class="t s2_3041">20-82 </span>
<span id="t1x_3041" class="t s2_3041">Table 20-61. </span><span id="t1y_3041" class="t s2_3041">PEBS Record Format for the Silvermont Microarchitecture</span><span id="t1z_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t20_3041" class="t s2_3041">20-82 </span>
<span id="t21_3041" class="t s2_3041">Table 20-63. </span><span id="t22_3041" class="t s2_3041">MSR_OFFCORE_RSPx Request_Type Field Definition </span><span id="t23_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t24_3041" class="t s2_3041">20-83 </span>
<span id="t25_3041" class="t s2_3041">Table 20-64. </span><span id="t26_3041" class="t s2_3041">MSR_OFFCORE_RSP_x Response Supplier Info Field Definition </span><span id="t27_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t28_3041" class="t s2_3041">20-84 </span>
<span id="t29_3041" class="t s2_3041">Table 20-65. </span><span id="t2a_3041" class="t s2_3041">MSR_OFFCORE_RSPx Snoop Info Field Definition</span><span id="t2b_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2c_3041" class="t s2_3041">20-84 </span>
<span id="t2d_3041" class="t s2_3041">Table 20-66. </span><span id="t2e_3041" class="t s2_3041">Core PMU Comparison Between the Goldmont and Silvermont Microarchitectures</span><span id="t2f_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2g_3041" class="t s2_3041">20-85 </span>
<span id="t2h_3041" class="t s2_3041">Table 20-67. </span><span id="t2i_3041" class="t s2_3041">Precise Events Supported by the Goldmont Microarchitecture </span><span id="t2j_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2k_3041" class="t s2_3041">20-87 </span>
<span id="t2l_3041" class="t s2_3041">Table 20-68. </span><span id="t2m_3041" class="t s2_3041">PEBS Record Format for the Goldmont Microarchitecture </span><span id="t2n_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2o_3041" class="t s2_3041">20-88 </span>
<span id="t2p_3041" class="t s2_3041">Table 20-69. </span><span id="t2q_3041" class="t s2_3041">MSR_OFFCORE_RSPx Request_Type Field Definition </span><span id="t2r_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2s_3041" class="t s2_3041">20-89 </span>
<span id="t2t_3041" class="t s2_3041">Table 20-70. </span><span id="t2u_3041" class="t s2_3041">MSR_OFFCORE_RSPx For L2 Miss and Outstanding Requests </span><span id="t2v_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2w_3041" class="t s2_3041">20-90 </span>
<span id="t2x_3041" class="t s2_3041">Table 20-71. </span><span id="t2y_3041" class="t s2_3041">Core PMU Comparison Between the Goldmont Plus and Goldmont Microarchitectures </span><span id="t2z_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t30_3041" class="t s2_3041">20-91 </span>
<span id="t31_3041" class="t s2_3041">Table 20-72. </span><span id="t32_3041" class="t s2_3041">Core PMU Comparison Between the Tremont and Goldmont Plus Microarchitectures </span><span id="t33_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t34_3041" class="t s2_3041">20-92 </span>
<span id="t35_3041" class="t s2_3041">Table 20-73. </span><span id="t36_3041" class="t s2_3041">New Fields in IA32_PEBS_ENABLE </span><span id="t37_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t38_3041" class="t s2_3041">20-93 </span>
<span id="t39_3041" class="t s2_3041">Table 20-74. </span><span id="t3a_3041" class="t s2_3041">MSR_OFFCORE_RSPx Request Type Definition</span><span id="t3b_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3c_3041" class="t s2_3041">20-94 </span>
<span id="t3d_3041" class="t s2_3041">Table 20-75. </span><span id="t3e_3041" class="t s2_3041">MSR_OFFCORE_RSPx Response Type Definition </span><span id="t3f_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3g_3041" class="t s2_3041">20-95 </span>
<span id="t3h_3041" class="t s2_3041">Table 20-76. </span><span id="t3i_3041" class="t s2_3041">MSR_OFFCORE_RSPx Snoop Info Definition </span><span id="t3j_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3k_3041" class="t s2_3041">20-95 </span>
<span id="t3l_3041" class="t s2_3041">Table 20-77. </span><span id="t3m_3041" class="t s2_3041">Core Specificity Encoding within a Non-Architectural Umask </span><span id="t3n_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3o_3041" class="t s2_3041">20-96 </span>
<span id="t3p_3041" class="t s2_3041">Table 20-78. </span><span id="t3q_3041" class="t s2_3041">Agent Specificity Encoding within a Non-Architectural Umask </span><span id="t3r_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3s_3041" class="t s2_3041">20-97 </span>
<span id="t3t_3041" class="t s2_3041">Table 20-79. </span><span id="t3u_3041" class="t s2_3041">HW Prefetch Qualification Encoding within a Non-Architectural Umask </span><span id="t3v_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3w_3041" class="t s2_3041">20-97 </span>
<span id="t3x_3041" class="t s2_3041">Table 20-80. </span><span id="t3y_3041" class="t s2_3041">MESI Qualification Definitions within a Non-Architectural Umask </span><span id="t3z_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t40_3041" class="t s2_3041">20-97 </span>
<span id="t41_3041" class="t s2_3041">Table 20-81. </span><span id="t42_3041" class="t s2_3041">Bus Snoop Qualification Definitions within a Non-Architectural Umask</span><span id="t43_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t44_3041" class="t s2_3041">20-98 </span>
<span id="t45_3041" class="t s2_3041">Table 20-82. </span><span id="t46_3041" class="t s2_3041">Snoop Type Qualification Definitions within a Non-Architectural Umask </span><span id="t47_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t48_3041" class="t s2_3041">20-98 </span>
<span id="t49_3041" class="t s2_3041">Table 20-83. </span><span id="t4a_3041" class="t s2_3041">At-Retirement Performance Events for Intel Core Microarchitecture </span><span id="t4b_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4c_3041" class="t s2_3041">20-101 </span>
<span id="t4d_3041" class="t s2_3041">Table 20-84. </span><span id="t4e_3041" class="t s2_3041">PEBS Performance Events for Intel Core Microarchitecture </span><span id="t4f_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4g_3041" class="t s2_3041">20-102 </span>
<span id="t4h_3041" class="t s2_3041">Table 20-85. </span><span id="t4i_3041" class="t s2_3041">Requirements to Program PEBS </span><span id="t4j_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4k_3041" class="t s2_3041">20-103 </span>
<span id="t4l_3041" class="t s2_3041">Table 20-86. </span><span id="t4m_3041" class="t s2_3041">Performance Counter MSRs and Associated CCCR and ESCR MSRs (Processors Based on Intel NetBurst </span>
<span id="t4n_3041" class="t s2_3041">Microarchitecture) </span><span id="t4o_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4p_3041" class="t s2_3041">20-104 </span>
<span id="t4q_3041" class="t s2_3041">Table 20-87. </span><span id="t4r_3041" class="t s2_3041">Event Example </span><span id="t4s_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4t_3041" class="t s2_3041">20-111 </span>
<span id="t4u_3041" class="t s2_3041">Table 20-88. </span><span id="t4v_3041" class="t s2_3041">CCR Names and Bit Positions </span><span id="t4w_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4x_3041" class="t s2_3041">20-115 </span>
<span id="t4y_3041" class="t s2_3041">Table 20-89. </span><span id="t4z_3041" class="t s2_3041">Effect of Logical Processor and CPL Qualification for Logical-Processor-Specific (TS) Events </span><span id="t50_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . </span><span id="t51_3041" class="t s2_3041">20-123 </span>
<span id="t52_3041" class="t s2_3041">Table 20-90. </span><span id="t53_3041" class="t s2_3041">Effect of Logical Processor and CPL Qualification for Non-logical-Processor-specific (TI) Events </span><span id="t54_3041" class="t s2_3041">. . . . . . . . . . . . . . . </span><span id="t55_3041" class="t s2_3041">20-124 </span>
<span id="t56_3041" class="t s2_3041">Table 20-91. </span><span id="t57_3041" class="t s2_3041">Nominal Core Crystal Clock Frequency </span><span id="t58_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t59_3041" class="t s2_3041">20-140 </span>
<span id="t5a_3041" class="t s2_3041">Table 20-92. </span><span id="t5b_3041" class="t s2_3041">Basic Info Group </span><span id="t5c_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5d_3041" class="t s2_3041">20-146 </span>
<span id="t5e_3041" class="t s2_3041">Table 20-93. </span><span id="t5f_3041" class="t s2_3041">Memory Access Info Group </span><span id="t5g_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5h_3041" class="t s2_3041">20-147 </span>
<span id="t5i_3041" class="t s2_3041">Table 20-94. </span><span id="t5j_3041" class="t s2_3041">Updated Memory Access Info Group </span><span id="t5k_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5l_3041" class="t s2_3041">20-148 </span>
<span id="t5m_3041" class="t s2_3041">Table 20-95. </span><span id="t5n_3041" class="t s2_3041">GPRs in Ice Lake Microarchitecture </span><span id="t5o_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5p_3041" class="t s2_3041">20-149 </span>
<span id="t5q_3041" class="t s2_3041">Table 20-96. </span><span id="t5r_3041" class="t s2_3041">XMMs </span><span id="t5s_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5t_3041" class="t s2_3041">20-149 </span>
<span id="t5u_3041" class="t s2_3041">Table 20-97. </span><span id="t5v_3041" class="t s2_3041">LBRs </span><span id="t5w_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5x_3041" class="t s2_3041">20-150 </span>
<span id="t5y_3041" class="t s2_3041">Table 20-98. </span><span id="t5z_3041" class="t s2_3041">MSR_PEBS_CFG Programming</span><span id="t60_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t61_3041" class="t s2_3041">20-151 </span>
<span id="t62_3041" class="t s2_3041">Table 20-99. </span><span id="t63_3041" class="t s2_3041">PEBS Record Example 1 </span><span id="t64_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t65_3041" class="t s2_3041">20-151 </span>
<span id="t66_3041" class="t s2_3041">Table 20-100. </span><span id="t67_3041" class="t s2_3041">PEBS Record Example 2 </span><span id="t68_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t69_3041" class="t s2_3041">20-152 </span>
<span id="t6a_3041" class="t s2_3041">Table 20-101. </span><span id="t6b_3041" class="t s2_3041">Data Source Encoding for Memory Accesses (Ice Lake and Later Microarchitectures) </span><span id="t6c_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6d_3041" class="t s2_3041">20-155 </span>
<span id="t6e_3041" class="t s2_3041">Table 21-1. </span><span id="t6f_3041" class="t s2_3041">Real-Address Mode Exceptions and Interrupts </span><span id="t6g_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6h_3041" class="t s2_3041">21-6 </span>
<span id="t6i_3041" class="t s2_3041">Table 21-2. </span><span id="t6j_3041" class="t s2_3041">Software Interrupt Handling Methods While in Virtual-8086 Mode </span><span id="t6k_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6l_3041" class="t s2_3041">21-17 </span>
<span id="t6m_3041" class="t s2_3041">Table 22-1. </span><span id="t6n_3041" class="t s2_3041">Characteristics of 16-Bit and 32-Bit Program Modules </span><span id="t6o_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6p_3041" class="t s2_3041">22-1 </span>
<span id="t6q_3041" class="t s2_3041">Table 23-1. </span><span id="t6r_3041" class="t s2_3041">New Instruction in the Pentium Processor and Later IA-32 Processors </span><span id="t6s_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6t_3041" class="t s2_3041">23-4 </span>
<span id="t6u_3041" class="t s2_3041">Table 23-3. </span><span id="t6v_3041" class="t s2_3041">EM and MP Flag Interpretation </span><span id="t6w_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6x_3041" class="t s2_3041">23-17 </span>
<span id="t6y_3041" class="t s2_3041">Table 23-2. </span><span id="t6z_3041" class="t s2_3041">Recommended Values of the EM, MP, and NE Flags for Intel486 SX Microprocessor/Intel 487 SX Math </span>
<span id="t70_3041" class="t s2_3041">Coprocessor System </span><span id="t71_3041" class="t s2_3041">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t72_3041" class="t s2_3041">23-17 </span>
<span id="t73_3041" class="t s2_3041">Table 23-4. </span><span id="t74_3041" class="t s2_3041">Exception Conditions for Legacy SIMD/MMX Instructions with FP Exception and 16-Byte Alignment </span><span id="t75_3041" class="t s2_3041">. . . . . . . . . . . </span><span id="t76_3041" class="t s2_3041">23-22 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
