#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Dec 20 09:51:25 2025
# Process ID: 3264830
# Current directory: /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation
# Command line: vivado -mode batch -source run_vivado.tcl
# Log file: /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado.log
# Journal file: /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado.jou
# Running On        :Toothless
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :AMD Ryzen 5 7600X 6-Core Processor
# CPU Frequency     :3000.000 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :32695 MB
# Swap memory       :2147 MB
# Total Virtual     :34842 MB
# Available Virtual :28031 MB
#-----------------------------------------------------------
source run_vivado.tcl
# set proj_name gru_proj
# set proj_dir ./vivado_proj
# set part_name xcu250-figd2104-2L-e
# set top_module top_level
# set tb_module gru_tb
# if { [file exists $proj_dir] } {
#     file delete -force $proj_dir
# }
# create_project $proj_name $proj_dir -part $part_name
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/top_level.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/tanh.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/mult.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/sigmoid.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_cell_parallel.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv
# add_files -fileset sim_1 /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_tb.sv
# read_xdc /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/constraints.xdc
# foreach sv_file [glob -nocomplain /home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/*.sv] {
#     if {[file tail $sv_file] ne "gru_tb.sv"} {
#         set_property file_type {SystemVerilog} [get_files $sv_file]
#     }
# }
# set_property top $top_module [current_fileset]
# update_compile_order -fileset sources_1
# set_property top $tb_module [get_filesets sim_1]
# update_compile_order -fileset sim_1
# set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
# launch_simulation -mode behavioral
Command: launch_simulation  -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gru_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado_proj/gru_proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'gru_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado_proj/gru_proj.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gru_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_cell_parallel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_cell_parallel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_hidden_state_element
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_new_gate_element
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_reset_gate_element
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_update_gate_element
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado_proj/gru_proj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado_proj/gru_proj.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gru_tb_behav xil_defaultlib.gru_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gru_tb_behav xil_defaultlib.gru_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_cell_parallel.sv" Line 5. Module gru_cell_parallel(DATA_WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 5. Module gru_reset_gate_element(D=64,H=16,INT_BITS=10,FRAC_BITS=1,DATA_WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 5. Module gru_update_gate_element(D=64,H=16,INT_BITS=10,FRAC_BITS=1,DATA_WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 5. Module gru_new_gate_element(D=64,H=16,INT_BITS=10,FRAC_BITS=1,DATA_WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 5. Module gru_hidden_state_element(INT_BITS=10,FRAC_BITS=1,DATA_WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_cell_parallel.sv" Line 5. Module gru_cell_parallel(DATA_WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv" Line 5. Module gru_reset_gate_element(D=64,H=16,INT_BITS=10,FRAC_BITS=1,DATA_WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv" Line 5. Module gru_update_gate_element(D=64,H=16,INT_BITS=10,FRAC_BITS=1,DATA_WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv" Line 5. Module gru_new_gate_element(D=64,H=16,INT_BITS=10,FRAC_BITS=1,DATA_WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv" Line 5. Module gru_hidden_state_element(INT_BITS=10,FRAC_BITS=1,DATA_WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult(INT_WIDTH=10,FRAC_WIDTH=1)
Compiling module xil_defaultlib.sigmoid(INT_WIDTH=10,FRAC_WIDTH=...
Compiling module xil_defaultlib.gru_reset_gate_element(D=64,H=16...
Compiling module xil_defaultlib.gru_update_gate_element(D=64,H=1...
Compiling module xil_defaultlib.tanh(INT_WIDTH=10,FRAC_WIDTH=1)
Compiling module xil_defaultlib.gru_new_gate_element(D=64,H=16,I...
Compiling module xil_defaultlib.gru_hidden_state_element(INT_BIT...
Compiling module xil_defaultlib.gru_cell_parallel(DATA_WIDTH=11)
Compiling module xil_defaultlib.gru_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gru_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado_proj/gru_proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gru_tb_behav -key {Behavioral:sim_1:Functional:gru_tb} -tclbatch {gru_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source gru_tb.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gru_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1474.977 ; gain = 61.324 ; free physical = 19100 ; free virtual = 26339
# run 5000us

==========================================================
Simulation Complete
==========================================================
Test Vectors:   100
Total Cycles:   8400
Average Cycles: 84.00
==========================================================
Output file:    output_d64_h16_dw11_fb1_np1.txt
Cycles file:    cycles_d64_h16_dw11_fb1_np1.txt
==========================================================
$finish called at time : 93145 ns : File "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_tb.sv" Line 16325
# close_sim -force
INFO: [Simtcl 6-16] Simulation closed
# after 500
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Sat Dec 20 09:51:37 2025...
