VERILOG_SOURCES += $(SPINALROOT)/Pinsec.v ../common/mt48lc16m16a2.v ../common/PinsecTester_tb.v
TOPLEVEL=PinsecTester_tb
include ../../common/Makefile.sim