Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Oct 26 15:05:12 2023
| Host         : brienne running 64-bit major release  (build 9200)
| Command      : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
| Design       : main
| Device       : xc7vx690tffg1761-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 22
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 22         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on USB_UART_TX relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on GPIO_19 relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[0] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[1] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[2] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[3] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[4] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[5] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[6] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED[7] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on PLL_SYNC relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on SPI_CSB[0] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on SPI_CSB[1] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on SPI_CSB[2] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on SPI_CSB[3] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on SPI_CSB[4] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on SPI_CSB[5] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on SPI_CSB[6] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on SPI_CSB[7] relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on SPI_MOSI relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on SPI_SCK relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on USB_UART_RX relative to the rising and/or falling clock edge(s) of sysclk_p.
Related violations: <none>


