
                                 PrimeTime (R)

              Version S-2021.06-SP5-2 for linux64 - Sep 20, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Information: current_design won't return any data before link (DES-071)
Loading verilog file '/home1/std251_4/ASIC_final/syn/out/mapped/m_fir13_filter.v'
Loading db file '/tools/dk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Linking design fir13_filter...
Information: 279 (94.90%) library cells are unused in library saed32rvt_ss0p95v125c..... (LNK-045)
Information: total 279 library cells are unused (LNK-046)

Reading SDC version 2.1...
# fir_fast.sdc
#################################
# Fast Clock (333MHz = 3ns)
#################################
create_clock -name clk -period 2.91 [get_ports clk]
# Generator delay: 0.7ns
set_clock_latency -source 0.5 [get_clocks clk]
# Network delay (ideal): 0.3ns
set_clock_latency -max 0.5 [get_clocks clk]
# Uncertainty = jitter + margin + skew
set_clock_uncertainty -setup 0.15 [get_clocks clk]
# Transition constraint (drive strength hint)
set_clock_transition 0.2 [get_clocks clk]
set_input_delay -max 0.15 -clock clk [get_ports n_rst]
set_input_delay -min 0.05 -clock clk [get_ports n_rst]
# Input delay example
set_input_delay -max 1.75 -clock clk [get_ports x_in]
set_input_delay -min 0.05 -clock clk [get_ports x_in]
# Output delay example
set_output_delay -max 1.16 -clock clk [get_ports y_out]
# Load (capacitance)
set_driving_cell -library saed32rvt_ss0p95v125c -lib_cell INVX0_RVT [get_ports x_in]
# #AND2X1_RVT/A1 capacitance 0.472084
# #MAX_INPUT_LOAD = 0.472084 * 5 = 2.36042
# #OUTPUT_LOAD = 2.36042 * 3 = 7.08126
set_max_capacitance 2.36 [get_ports x_in]
set_load -max 7.08 [all_outputs]
Information: Building multi voltage information for entire design. (MV-022)
****************************************
Report : analysis_coverage
Design : fir13_filter
Version: S-2021.06-SP5-2
Date   : Mon Jun 16 18:22:27 2025
****************************************

Type of Check         Total              Met         Violated         Untested
--------------------------------------------------------------------------------
setup                   155       155 (100%)         0 (  0%)         0 (  0%)
hold                    155        10 (  6%)       145 ( 94%)         0 (  0%)
recovery                155       155 (100%)         0 (  0%)         0 (  0%)
removal                 155         0 (  0%)       155 (100%)         0 (  0%)
min_pulse_width         465       310 ( 67%)         0 (  0%)       155 ( 33%)
out_setup                 8         8 (100%)         0 (  0%)         0 (  0%)
out_hold                  8         0 (  0%)         0 (  0%)         8 (100%)
--------------------------------------------------------------------------------
All Checks             1101       638 ( 58%)       300 ( 27%)       163 ( 15%)

****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : fir13_filter
Version: S-2021.06-SP5-2
Date   : Mon Jun 16 18:22:27 2025
****************************************


  Startpoint: x1_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_0_reg_14_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  x1_reg_0_/CLK (DFFARX1_RVT)              0.00       1.00 r
  x1_reg_0_/Q (DFFARX1_RVT)                0.22       1.22 r
  U133/Y (NAND2X0_RVT)                     0.05       1.27 f
  U79/Y (INVX0_RVT)                        0.04       1.31 r
  intadd_8_U8/CO (FADDX1_RVT)              0.09       1.40 r
  intadd_8_U7/S (FADDX1_RVT)               0.18       1.57 f
  U80/Y (INVX0_RVT)                        0.05       1.63 r
  U174/Y (AO22X1_RVT)                      0.08       1.71 r
  U175/Y (INVX0_RVT)                       0.02       1.73 f
  U176/Y (AO22X1_RVT)                      0.06       1.79 f
  U191/S (FADDX1_RVT)                      0.15       1.93 r
  intadd_15_U5/S (FADDX1_RVT)              0.15       2.08 f
  intadd_18_U3/S (FADDX1_RVT)              0.16       2.24 r
  intadd_0_U9/CO (FADDX1_RVT)              0.11       2.35 r
  intadd_0_U8/CO (FADDX1_RVT)              0.10       2.45 r
  intadd_0_U7/CO (FADDX1_RVT)              0.10       2.54 r
  intadd_0_U6/CO (FADDX1_RVT)              0.10       2.64 r
  intadd_0_U5/CO (FADDX1_RVT)              0.10       2.74 r
  intadd_0_U4/CO (FADDX1_RVT)              0.10       2.83 r
  intadd_0_U3/CO (FADDX1_RVT)              0.10       2.93 r
  intadd_0_U2/CO (FADDX1_RVT)              0.09       3.01 r
  U104/Y (INVX0_RVT)                       0.04       3.05 f
  intadd_17_U2/S (FADDX1_RVT)              0.14       3.20 r
  s2_0_reg_14_/D (DFFARX1_RVT)             0.00       3.20 r
  data arrival time                                   3.20

  clock clk (rise edge)                    2.91       2.91
  clock network delay (ideal)              0.50       3.41
  clock reconvergence pessimism            0.00       3.41
  clock uncertainty                       -0.15       3.26
  s2_0_reg_14_/CLK (DFFARX1_RVT)                      3.26 r
  library setup time                      -0.06       3.20
  data required time                                  3.20
  ---------------------------------------------------------------
  data required time                                  3.20
  data arrival time                                  -3.20
  ---------------------------------------------------------------
  slack (MET)                                         0.01


Saving netlist information.....
Saving miscellaneous application information.....
Saving timing information.....
Saving variable information.....
Information: At least 1 MB of free disk space in pt_tmp_dir will be required to restore this session.  (SR-044)
Saving mcmm design data.....
Information: pl global not defined, therefore no spef file found
Suppressed Messages Summary:
Id          Severity      Occurrences   Suppressed
-------------------------------------------------------------------------------
ENV-003     Information             2            2
Total 1 type of message is suppressed

Timing updates: 1 (0 implicit, 1 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 3154.19 MB
CPU usage for this session: 3 seconds 
Elapsed time for this session: 3 seconds
Diagnostics summary: 5 informationals

Thank you for using pt_shell!
