// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Thu Dec 14 22:33:31 2023
// Host        : DESKTOP-EAORN2I running 64-bit major release  (build 9200)
// Command     : write_verilog E:/Project/IDEA/SystolicArray/st_array.v
// Design      : Sparse
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* STRUCTURAL_NETLIST = "yes" *)
module Sparse
   (clk,
    Vector_A,
    Vector_B,
    rst,
    out_Final);
  input clk;
  input [127:0]Vector_A;
  input [127:0]Vector_B;
  input rst;
  output [24:0]out_Final;

  wire \<const0> ;
  wire [127:0]Vector_A;
  wire [127:0]Vector_A_IBUF;
  wire [127:0]Vector_B;
  wire [127:0]Vector_B_IBUF;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [24:0]out_Final;
  wire [23:0]out_Final_OBUF;
  wire rst;
  wire rst_IBUF;

  GND GND
       (.G(\<const0> ));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[0]_inst 
       (.I(Vector_A[0]),
        .O(Vector_A_IBUF[0]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[100]_inst 
       (.I(Vector_A[100]),
        .O(Vector_A_IBUF[100]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[101]_inst 
       (.I(Vector_A[101]),
        .O(Vector_A_IBUF[101]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[102]_inst 
       (.I(Vector_A[102]),
        .O(Vector_A_IBUF[102]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[103]_inst 
       (.I(Vector_A[103]),
        .O(Vector_A_IBUF[103]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[104]_inst 
       (.I(Vector_A[104]),
        .O(Vector_A_IBUF[104]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[105]_inst 
       (.I(Vector_A[105]),
        .O(Vector_A_IBUF[105]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[106]_inst 
       (.I(Vector_A[106]),
        .O(Vector_A_IBUF[106]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[107]_inst 
       (.I(Vector_A[107]),
        .O(Vector_A_IBUF[107]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[108]_inst 
       (.I(Vector_A[108]),
        .O(Vector_A_IBUF[108]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[109]_inst 
       (.I(Vector_A[109]),
        .O(Vector_A_IBUF[109]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[10]_inst 
       (.I(Vector_A[10]),
        .O(Vector_A_IBUF[10]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[110]_inst 
       (.I(Vector_A[110]),
        .O(Vector_A_IBUF[110]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[111]_inst 
       (.I(Vector_A[111]),
        .O(Vector_A_IBUF[111]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[112]_inst 
       (.I(Vector_A[112]),
        .O(Vector_A_IBUF[112]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[113]_inst 
       (.I(Vector_A[113]),
        .O(Vector_A_IBUF[113]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[114]_inst 
       (.I(Vector_A[114]),
        .O(Vector_A_IBUF[114]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[115]_inst 
       (.I(Vector_A[115]),
        .O(Vector_A_IBUF[115]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[116]_inst 
       (.I(Vector_A[116]),
        .O(Vector_A_IBUF[116]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[117]_inst 
       (.I(Vector_A[117]),
        .O(Vector_A_IBUF[117]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[118]_inst 
       (.I(Vector_A[118]),
        .O(Vector_A_IBUF[118]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[119]_inst 
       (.I(Vector_A[119]),
        .O(Vector_A_IBUF[119]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[11]_inst 
       (.I(Vector_A[11]),
        .O(Vector_A_IBUF[11]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[120]_inst 
       (.I(Vector_A[120]),
        .O(Vector_A_IBUF[120]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[121]_inst 
       (.I(Vector_A[121]),
        .O(Vector_A_IBUF[121]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[122]_inst 
       (.I(Vector_A[122]),
        .O(Vector_A_IBUF[122]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[123]_inst 
       (.I(Vector_A[123]),
        .O(Vector_A_IBUF[123]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[124]_inst 
       (.I(Vector_A[124]),
        .O(Vector_A_IBUF[124]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[125]_inst 
       (.I(Vector_A[125]),
        .O(Vector_A_IBUF[125]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[126]_inst 
       (.I(Vector_A[126]),
        .O(Vector_A_IBUF[126]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[127]_inst 
       (.I(Vector_A[127]),
        .O(Vector_A_IBUF[127]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[12]_inst 
       (.I(Vector_A[12]),
        .O(Vector_A_IBUF[12]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[13]_inst 
       (.I(Vector_A[13]),
        .O(Vector_A_IBUF[13]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[14]_inst 
       (.I(Vector_A[14]),
        .O(Vector_A_IBUF[14]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[15]_inst 
       (.I(Vector_A[15]),
        .O(Vector_A_IBUF[15]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[16]_inst 
       (.I(Vector_A[16]),
        .O(Vector_A_IBUF[16]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[17]_inst 
       (.I(Vector_A[17]),
        .O(Vector_A_IBUF[17]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[18]_inst 
       (.I(Vector_A[18]),
        .O(Vector_A_IBUF[18]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[19]_inst 
       (.I(Vector_A[19]),
        .O(Vector_A_IBUF[19]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[1]_inst 
       (.I(Vector_A[1]),
        .O(Vector_A_IBUF[1]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[20]_inst 
       (.I(Vector_A[20]),
        .O(Vector_A_IBUF[20]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[21]_inst 
       (.I(Vector_A[21]),
        .O(Vector_A_IBUF[21]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[22]_inst 
       (.I(Vector_A[22]),
        .O(Vector_A_IBUF[22]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[23]_inst 
       (.I(Vector_A[23]),
        .O(Vector_A_IBUF[23]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[24]_inst 
       (.I(Vector_A[24]),
        .O(Vector_A_IBUF[24]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[25]_inst 
       (.I(Vector_A[25]),
        .O(Vector_A_IBUF[25]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[26]_inst 
       (.I(Vector_A[26]),
        .O(Vector_A_IBUF[26]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[27]_inst 
       (.I(Vector_A[27]),
        .O(Vector_A_IBUF[27]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[28]_inst 
       (.I(Vector_A[28]),
        .O(Vector_A_IBUF[28]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[29]_inst 
       (.I(Vector_A[29]),
        .O(Vector_A_IBUF[29]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[2]_inst 
       (.I(Vector_A[2]),
        .O(Vector_A_IBUF[2]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[30]_inst 
       (.I(Vector_A[30]),
        .O(Vector_A_IBUF[30]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[31]_inst 
       (.I(Vector_A[31]),
        .O(Vector_A_IBUF[31]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[32]_inst 
       (.I(Vector_A[32]),
        .O(Vector_A_IBUF[32]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[33]_inst 
       (.I(Vector_A[33]),
        .O(Vector_A_IBUF[33]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[34]_inst 
       (.I(Vector_A[34]),
        .O(Vector_A_IBUF[34]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[35]_inst 
       (.I(Vector_A[35]),
        .O(Vector_A_IBUF[35]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[36]_inst 
       (.I(Vector_A[36]),
        .O(Vector_A_IBUF[36]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[37]_inst 
       (.I(Vector_A[37]),
        .O(Vector_A_IBUF[37]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[38]_inst 
       (.I(Vector_A[38]),
        .O(Vector_A_IBUF[38]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[39]_inst 
       (.I(Vector_A[39]),
        .O(Vector_A_IBUF[39]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[3]_inst 
       (.I(Vector_A[3]),
        .O(Vector_A_IBUF[3]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[40]_inst 
       (.I(Vector_A[40]),
        .O(Vector_A_IBUF[40]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[41]_inst 
       (.I(Vector_A[41]),
        .O(Vector_A_IBUF[41]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[42]_inst 
       (.I(Vector_A[42]),
        .O(Vector_A_IBUF[42]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[43]_inst 
       (.I(Vector_A[43]),
        .O(Vector_A_IBUF[43]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[44]_inst 
       (.I(Vector_A[44]),
        .O(Vector_A_IBUF[44]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[45]_inst 
       (.I(Vector_A[45]),
        .O(Vector_A_IBUF[45]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[46]_inst 
       (.I(Vector_A[46]),
        .O(Vector_A_IBUF[46]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[47]_inst 
       (.I(Vector_A[47]),
        .O(Vector_A_IBUF[47]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[48]_inst 
       (.I(Vector_A[48]),
        .O(Vector_A_IBUF[48]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[49]_inst 
       (.I(Vector_A[49]),
        .O(Vector_A_IBUF[49]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[4]_inst 
       (.I(Vector_A[4]),
        .O(Vector_A_IBUF[4]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[50]_inst 
       (.I(Vector_A[50]),
        .O(Vector_A_IBUF[50]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[51]_inst 
       (.I(Vector_A[51]),
        .O(Vector_A_IBUF[51]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[52]_inst 
       (.I(Vector_A[52]),
        .O(Vector_A_IBUF[52]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[53]_inst 
       (.I(Vector_A[53]),
        .O(Vector_A_IBUF[53]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[54]_inst 
       (.I(Vector_A[54]),
        .O(Vector_A_IBUF[54]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[55]_inst 
       (.I(Vector_A[55]),
        .O(Vector_A_IBUF[55]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[56]_inst 
       (.I(Vector_A[56]),
        .O(Vector_A_IBUF[56]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[57]_inst 
       (.I(Vector_A[57]),
        .O(Vector_A_IBUF[57]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[58]_inst 
       (.I(Vector_A[58]),
        .O(Vector_A_IBUF[58]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[59]_inst 
       (.I(Vector_A[59]),
        .O(Vector_A_IBUF[59]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[5]_inst 
       (.I(Vector_A[5]),
        .O(Vector_A_IBUF[5]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[60]_inst 
       (.I(Vector_A[60]),
        .O(Vector_A_IBUF[60]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[61]_inst 
       (.I(Vector_A[61]),
        .O(Vector_A_IBUF[61]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[62]_inst 
       (.I(Vector_A[62]),
        .O(Vector_A_IBUF[62]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[63]_inst 
       (.I(Vector_A[63]),
        .O(Vector_A_IBUF[63]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[64]_inst 
       (.I(Vector_A[64]),
        .O(Vector_A_IBUF[64]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[65]_inst 
       (.I(Vector_A[65]),
        .O(Vector_A_IBUF[65]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[66]_inst 
       (.I(Vector_A[66]),
        .O(Vector_A_IBUF[66]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[67]_inst 
       (.I(Vector_A[67]),
        .O(Vector_A_IBUF[67]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[68]_inst 
       (.I(Vector_A[68]),
        .O(Vector_A_IBUF[68]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[69]_inst 
       (.I(Vector_A[69]),
        .O(Vector_A_IBUF[69]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[6]_inst 
       (.I(Vector_A[6]),
        .O(Vector_A_IBUF[6]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[70]_inst 
       (.I(Vector_A[70]),
        .O(Vector_A_IBUF[70]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[71]_inst 
       (.I(Vector_A[71]),
        .O(Vector_A_IBUF[71]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[72]_inst 
       (.I(Vector_A[72]),
        .O(Vector_A_IBUF[72]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[73]_inst 
       (.I(Vector_A[73]),
        .O(Vector_A_IBUF[73]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[74]_inst 
       (.I(Vector_A[74]),
        .O(Vector_A_IBUF[74]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[75]_inst 
       (.I(Vector_A[75]),
        .O(Vector_A_IBUF[75]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[76]_inst 
       (.I(Vector_A[76]),
        .O(Vector_A_IBUF[76]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[77]_inst 
       (.I(Vector_A[77]),
        .O(Vector_A_IBUF[77]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[78]_inst 
       (.I(Vector_A[78]),
        .O(Vector_A_IBUF[78]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[79]_inst 
       (.I(Vector_A[79]),
        .O(Vector_A_IBUF[79]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[7]_inst 
       (.I(Vector_A[7]),
        .O(Vector_A_IBUF[7]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[80]_inst 
       (.I(Vector_A[80]),
        .O(Vector_A_IBUF[80]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[81]_inst 
       (.I(Vector_A[81]),
        .O(Vector_A_IBUF[81]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[82]_inst 
       (.I(Vector_A[82]),
        .O(Vector_A_IBUF[82]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[83]_inst 
       (.I(Vector_A[83]),
        .O(Vector_A_IBUF[83]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[84]_inst 
       (.I(Vector_A[84]),
        .O(Vector_A_IBUF[84]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[85]_inst 
       (.I(Vector_A[85]),
        .O(Vector_A_IBUF[85]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[86]_inst 
       (.I(Vector_A[86]),
        .O(Vector_A_IBUF[86]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[87]_inst 
       (.I(Vector_A[87]),
        .O(Vector_A_IBUF[87]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[88]_inst 
       (.I(Vector_A[88]),
        .O(Vector_A_IBUF[88]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[89]_inst 
       (.I(Vector_A[89]),
        .O(Vector_A_IBUF[89]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[8]_inst 
       (.I(Vector_A[8]),
        .O(Vector_A_IBUF[8]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[90]_inst 
       (.I(Vector_A[90]),
        .O(Vector_A_IBUF[90]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[91]_inst 
       (.I(Vector_A[91]),
        .O(Vector_A_IBUF[91]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[92]_inst 
       (.I(Vector_A[92]),
        .O(Vector_A_IBUF[92]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[93]_inst 
       (.I(Vector_A[93]),
        .O(Vector_A_IBUF[93]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[94]_inst 
       (.I(Vector_A[94]),
        .O(Vector_A_IBUF[94]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[95]_inst 
       (.I(Vector_A[95]),
        .O(Vector_A_IBUF[95]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[96]_inst 
       (.I(Vector_A[96]),
        .O(Vector_A_IBUF[96]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[97]_inst 
       (.I(Vector_A[97]),
        .O(Vector_A_IBUF[97]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[98]_inst 
       (.I(Vector_A[98]),
        .O(Vector_A_IBUF[98]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[99]_inst 
       (.I(Vector_A[99]),
        .O(Vector_A_IBUF[99]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_A_IBUF[9]_inst 
       (.I(Vector_A[9]),
        .O(Vector_A_IBUF[9]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[0]_inst 
       (.I(Vector_B[0]),
        .O(Vector_B_IBUF[0]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[100]_inst 
       (.I(Vector_B[100]),
        .O(Vector_B_IBUF[100]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[101]_inst 
       (.I(Vector_B[101]),
        .O(Vector_B_IBUF[101]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[102]_inst 
       (.I(Vector_B[102]),
        .O(Vector_B_IBUF[102]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[103]_inst 
       (.I(Vector_B[103]),
        .O(Vector_B_IBUF[103]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[104]_inst 
       (.I(Vector_B[104]),
        .O(Vector_B_IBUF[104]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[105]_inst 
       (.I(Vector_B[105]),
        .O(Vector_B_IBUF[105]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[106]_inst 
       (.I(Vector_B[106]),
        .O(Vector_B_IBUF[106]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[107]_inst 
       (.I(Vector_B[107]),
        .O(Vector_B_IBUF[107]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[108]_inst 
       (.I(Vector_B[108]),
        .O(Vector_B_IBUF[108]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[109]_inst 
       (.I(Vector_B[109]),
        .O(Vector_B_IBUF[109]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[10]_inst 
       (.I(Vector_B[10]),
        .O(Vector_B_IBUF[10]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[110]_inst 
       (.I(Vector_B[110]),
        .O(Vector_B_IBUF[110]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[111]_inst 
       (.I(Vector_B[111]),
        .O(Vector_B_IBUF[111]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[112]_inst 
       (.I(Vector_B[112]),
        .O(Vector_B_IBUF[112]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[113]_inst 
       (.I(Vector_B[113]),
        .O(Vector_B_IBUF[113]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[114]_inst 
       (.I(Vector_B[114]),
        .O(Vector_B_IBUF[114]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[115]_inst 
       (.I(Vector_B[115]),
        .O(Vector_B_IBUF[115]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[116]_inst 
       (.I(Vector_B[116]),
        .O(Vector_B_IBUF[116]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[117]_inst 
       (.I(Vector_B[117]),
        .O(Vector_B_IBUF[117]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[118]_inst 
       (.I(Vector_B[118]),
        .O(Vector_B_IBUF[118]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[119]_inst 
       (.I(Vector_B[119]),
        .O(Vector_B_IBUF[119]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[11]_inst 
       (.I(Vector_B[11]),
        .O(Vector_B_IBUF[11]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[120]_inst 
       (.I(Vector_B[120]),
        .O(Vector_B_IBUF[120]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[121]_inst 
       (.I(Vector_B[121]),
        .O(Vector_B_IBUF[121]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[122]_inst 
       (.I(Vector_B[122]),
        .O(Vector_B_IBUF[122]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[123]_inst 
       (.I(Vector_B[123]),
        .O(Vector_B_IBUF[123]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[124]_inst 
       (.I(Vector_B[124]),
        .O(Vector_B_IBUF[124]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[125]_inst 
       (.I(Vector_B[125]),
        .O(Vector_B_IBUF[125]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[126]_inst 
       (.I(Vector_B[126]),
        .O(Vector_B_IBUF[126]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[127]_inst 
       (.I(Vector_B[127]),
        .O(Vector_B_IBUF[127]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[12]_inst 
       (.I(Vector_B[12]),
        .O(Vector_B_IBUF[12]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[13]_inst 
       (.I(Vector_B[13]),
        .O(Vector_B_IBUF[13]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[14]_inst 
       (.I(Vector_B[14]),
        .O(Vector_B_IBUF[14]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[15]_inst 
       (.I(Vector_B[15]),
        .O(Vector_B_IBUF[15]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[16]_inst 
       (.I(Vector_B[16]),
        .O(Vector_B_IBUF[16]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[17]_inst 
       (.I(Vector_B[17]),
        .O(Vector_B_IBUF[17]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[18]_inst 
       (.I(Vector_B[18]),
        .O(Vector_B_IBUF[18]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[19]_inst 
       (.I(Vector_B[19]),
        .O(Vector_B_IBUF[19]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[1]_inst 
       (.I(Vector_B[1]),
        .O(Vector_B_IBUF[1]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[20]_inst 
       (.I(Vector_B[20]),
        .O(Vector_B_IBUF[20]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[21]_inst 
       (.I(Vector_B[21]),
        .O(Vector_B_IBUF[21]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[22]_inst 
       (.I(Vector_B[22]),
        .O(Vector_B_IBUF[22]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[23]_inst 
       (.I(Vector_B[23]),
        .O(Vector_B_IBUF[23]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[24]_inst 
       (.I(Vector_B[24]),
        .O(Vector_B_IBUF[24]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[25]_inst 
       (.I(Vector_B[25]),
        .O(Vector_B_IBUF[25]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[26]_inst 
       (.I(Vector_B[26]),
        .O(Vector_B_IBUF[26]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[27]_inst 
       (.I(Vector_B[27]),
        .O(Vector_B_IBUF[27]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[28]_inst 
       (.I(Vector_B[28]),
        .O(Vector_B_IBUF[28]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[29]_inst 
       (.I(Vector_B[29]),
        .O(Vector_B_IBUF[29]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[2]_inst 
       (.I(Vector_B[2]),
        .O(Vector_B_IBUF[2]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[30]_inst 
       (.I(Vector_B[30]),
        .O(Vector_B_IBUF[30]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[31]_inst 
       (.I(Vector_B[31]),
        .O(Vector_B_IBUF[31]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[32]_inst 
       (.I(Vector_B[32]),
        .O(Vector_B_IBUF[32]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[33]_inst 
       (.I(Vector_B[33]),
        .O(Vector_B_IBUF[33]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[34]_inst 
       (.I(Vector_B[34]),
        .O(Vector_B_IBUF[34]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[35]_inst 
       (.I(Vector_B[35]),
        .O(Vector_B_IBUF[35]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[36]_inst 
       (.I(Vector_B[36]),
        .O(Vector_B_IBUF[36]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[37]_inst 
       (.I(Vector_B[37]),
        .O(Vector_B_IBUF[37]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[38]_inst 
       (.I(Vector_B[38]),
        .O(Vector_B_IBUF[38]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[39]_inst 
       (.I(Vector_B[39]),
        .O(Vector_B_IBUF[39]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[3]_inst 
       (.I(Vector_B[3]),
        .O(Vector_B_IBUF[3]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[40]_inst 
       (.I(Vector_B[40]),
        .O(Vector_B_IBUF[40]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[41]_inst 
       (.I(Vector_B[41]),
        .O(Vector_B_IBUF[41]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[42]_inst 
       (.I(Vector_B[42]),
        .O(Vector_B_IBUF[42]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[43]_inst 
       (.I(Vector_B[43]),
        .O(Vector_B_IBUF[43]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[44]_inst 
       (.I(Vector_B[44]),
        .O(Vector_B_IBUF[44]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[45]_inst 
       (.I(Vector_B[45]),
        .O(Vector_B_IBUF[45]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[46]_inst 
       (.I(Vector_B[46]),
        .O(Vector_B_IBUF[46]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[47]_inst 
       (.I(Vector_B[47]),
        .O(Vector_B_IBUF[47]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[48]_inst 
       (.I(Vector_B[48]),
        .O(Vector_B_IBUF[48]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[49]_inst 
       (.I(Vector_B[49]),
        .O(Vector_B_IBUF[49]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[4]_inst 
       (.I(Vector_B[4]),
        .O(Vector_B_IBUF[4]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[50]_inst 
       (.I(Vector_B[50]),
        .O(Vector_B_IBUF[50]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[51]_inst 
       (.I(Vector_B[51]),
        .O(Vector_B_IBUF[51]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[52]_inst 
       (.I(Vector_B[52]),
        .O(Vector_B_IBUF[52]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[53]_inst 
       (.I(Vector_B[53]),
        .O(Vector_B_IBUF[53]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[54]_inst 
       (.I(Vector_B[54]),
        .O(Vector_B_IBUF[54]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[55]_inst 
       (.I(Vector_B[55]),
        .O(Vector_B_IBUF[55]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[56]_inst 
       (.I(Vector_B[56]),
        .O(Vector_B_IBUF[56]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[57]_inst 
       (.I(Vector_B[57]),
        .O(Vector_B_IBUF[57]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[58]_inst 
       (.I(Vector_B[58]),
        .O(Vector_B_IBUF[58]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[59]_inst 
       (.I(Vector_B[59]),
        .O(Vector_B_IBUF[59]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[5]_inst 
       (.I(Vector_B[5]),
        .O(Vector_B_IBUF[5]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[60]_inst 
       (.I(Vector_B[60]),
        .O(Vector_B_IBUF[60]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[61]_inst 
       (.I(Vector_B[61]),
        .O(Vector_B_IBUF[61]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[62]_inst 
       (.I(Vector_B[62]),
        .O(Vector_B_IBUF[62]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[63]_inst 
       (.I(Vector_B[63]),
        .O(Vector_B_IBUF[63]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[64]_inst 
       (.I(Vector_B[64]),
        .O(Vector_B_IBUF[64]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[65]_inst 
       (.I(Vector_B[65]),
        .O(Vector_B_IBUF[65]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[66]_inst 
       (.I(Vector_B[66]),
        .O(Vector_B_IBUF[66]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[67]_inst 
       (.I(Vector_B[67]),
        .O(Vector_B_IBUF[67]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[68]_inst 
       (.I(Vector_B[68]),
        .O(Vector_B_IBUF[68]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[69]_inst 
       (.I(Vector_B[69]),
        .O(Vector_B_IBUF[69]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[6]_inst 
       (.I(Vector_B[6]),
        .O(Vector_B_IBUF[6]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[70]_inst 
       (.I(Vector_B[70]),
        .O(Vector_B_IBUF[70]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[71]_inst 
       (.I(Vector_B[71]),
        .O(Vector_B_IBUF[71]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[72]_inst 
       (.I(Vector_B[72]),
        .O(Vector_B_IBUF[72]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[73]_inst 
       (.I(Vector_B[73]),
        .O(Vector_B_IBUF[73]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[74]_inst 
       (.I(Vector_B[74]),
        .O(Vector_B_IBUF[74]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[75]_inst 
       (.I(Vector_B[75]),
        .O(Vector_B_IBUF[75]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[76]_inst 
       (.I(Vector_B[76]),
        .O(Vector_B_IBUF[76]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[77]_inst 
       (.I(Vector_B[77]),
        .O(Vector_B_IBUF[77]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[78]_inst 
       (.I(Vector_B[78]),
        .O(Vector_B_IBUF[78]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[79]_inst 
       (.I(Vector_B[79]),
        .O(Vector_B_IBUF[79]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[7]_inst 
       (.I(Vector_B[7]),
        .O(Vector_B_IBUF[7]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[80]_inst 
       (.I(Vector_B[80]),
        .O(Vector_B_IBUF[80]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[81]_inst 
       (.I(Vector_B[81]),
        .O(Vector_B_IBUF[81]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[82]_inst 
       (.I(Vector_B[82]),
        .O(Vector_B_IBUF[82]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[83]_inst 
       (.I(Vector_B[83]),
        .O(Vector_B_IBUF[83]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[84]_inst 
       (.I(Vector_B[84]),
        .O(Vector_B_IBUF[84]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[85]_inst 
       (.I(Vector_B[85]),
        .O(Vector_B_IBUF[85]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[86]_inst 
       (.I(Vector_B[86]),
        .O(Vector_B_IBUF[86]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[87]_inst 
       (.I(Vector_B[87]),
        .O(Vector_B_IBUF[87]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[88]_inst 
       (.I(Vector_B[88]),
        .O(Vector_B_IBUF[88]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[89]_inst 
       (.I(Vector_B[89]),
        .O(Vector_B_IBUF[89]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[8]_inst 
       (.I(Vector_B[8]),
        .O(Vector_B_IBUF[8]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[90]_inst 
       (.I(Vector_B[90]),
        .O(Vector_B_IBUF[90]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[91]_inst 
       (.I(Vector_B[91]),
        .O(Vector_B_IBUF[91]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[92]_inst 
       (.I(Vector_B[92]),
        .O(Vector_B_IBUF[92]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[93]_inst 
       (.I(Vector_B[93]),
        .O(Vector_B_IBUF[93]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[94]_inst 
       (.I(Vector_B[94]),
        .O(Vector_B_IBUF[94]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[95]_inst 
       (.I(Vector_B[95]),
        .O(Vector_B_IBUF[95]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[96]_inst 
       (.I(Vector_B[96]),
        .O(Vector_B_IBUF[96]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[97]_inst 
       (.I(Vector_B[97]),
        .O(Vector_B_IBUF[97]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[98]_inst 
       (.I(Vector_B[98]),
        .O(Vector_B_IBUF[98]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[99]_inst 
       (.I(Vector_B[99]),
        .O(Vector_B_IBUF[99]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    \Vector_B_IBUF[9]_inst 
       (.I(Vector_B[9]),
        .O(Vector_B_IBUF[9]));
  calculation cal
       (.A({Vector_A_IBUF[120],Vector_A_IBUF[112],Vector_A_IBUF[104],Vector_A_IBUF[96],Vector_A_IBUF[88],Vector_A_IBUF[80],Vector_A_IBUF[72],Vector_A_IBUF[64],Vector_A_IBUF[56],Vector_A_IBUF[48],Vector_A_IBUF[40],Vector_A_IBUF[32],Vector_A_IBUF[24],Vector_A_IBUF[16],Vector_A_IBUF[8],Vector_A_IBUF[0],Vector_A_IBUF[121],Vector_A_IBUF[113],Vector_A_IBUF[105],Vector_A_IBUF[97],Vector_A_IBUF[89],Vector_A_IBUF[81],Vector_A_IBUF[73],Vector_A_IBUF[65],Vector_A_IBUF[57],Vector_A_IBUF[49],Vector_A_IBUF[41],Vector_A_IBUF[33],Vector_A_IBUF[25],Vector_A_IBUF[17],Vector_A_IBUF[9],Vector_A_IBUF[1],Vector_A_IBUF[122],Vector_A_IBUF[114],Vector_A_IBUF[106],Vector_A_IBUF[98],Vector_A_IBUF[90],Vector_A_IBUF[82],Vector_A_IBUF[74],Vector_A_IBUF[66],Vector_A_IBUF[58],Vector_A_IBUF[50],Vector_A_IBUF[42],Vector_A_IBUF[34],Vector_A_IBUF[26],Vector_A_IBUF[18],Vector_A_IBUF[10],Vector_A_IBUF[2],Vector_A_IBUF[123],Vector_A_IBUF[115],Vector_A_IBUF[107],Vector_A_IBUF[99],Vector_A_IBUF[91],Vector_A_IBUF[83],Vector_A_IBUF[75],Vector_A_IBUF[67],Vector_A_IBUF[59],Vector_A_IBUF[51],Vector_A_IBUF[43],Vector_A_IBUF[35],Vector_A_IBUF[27],Vector_A_IBUF[19],Vector_A_IBUF[11],Vector_A_IBUF[3],Vector_A_IBUF[124],Vector_A_IBUF[116],Vector_A_IBUF[108],Vector_A_IBUF[100],Vector_A_IBUF[92],Vector_A_IBUF[84],Vector_A_IBUF[76],Vector_A_IBUF[68],Vector_A_IBUF[60],Vector_A_IBUF[52],Vector_A_IBUF[44],Vector_A_IBUF[36],Vector_A_IBUF[28],Vector_A_IBUF[20],Vector_A_IBUF[12],Vector_A_IBUF[4],Vector_A_IBUF[125],Vector_A_IBUF[117],Vector_A_IBUF[109],Vector_A_IBUF[101],Vector_A_IBUF[93],Vector_A_IBUF[85],Vector_A_IBUF[77],Vector_A_IBUF[69],Vector_A_IBUF[61],Vector_A_IBUF[53],Vector_A_IBUF[45],Vector_A_IBUF[37],Vector_A_IBUF[29],Vector_A_IBUF[21],Vector_A_IBUF[13],Vector_A_IBUF[5],Vector_A_IBUF[126],Vector_A_IBUF[118],Vector_A_IBUF[110],Vector_A_IBUF[102],Vector_A_IBUF[94],Vector_A_IBUF[86],Vector_A_IBUF[78],Vector_A_IBUF[70],Vector_A_IBUF[62],Vector_A_IBUF[54],Vector_A_IBUF[46],Vector_A_IBUF[38],Vector_A_IBUF[30],Vector_A_IBUF[22],Vector_A_IBUF[14],Vector_A_IBUF[6],Vector_A_IBUF[127],Vector_A_IBUF[119],Vector_A_IBUF[111],Vector_A_IBUF[103],Vector_A_IBUF[95],Vector_A_IBUF[87],Vector_A_IBUF[79],Vector_A_IBUF[71],Vector_A_IBUF[63],Vector_A_IBUF[55],Vector_A_IBUF[47],Vector_A_IBUF[39],Vector_A_IBUF[31],Vector_A_IBUF[23],Vector_A_IBUF[15],Vector_A_IBUF[7]}),
        .B({Vector_B_IBUF[120],Vector_B_IBUF[112],Vector_B_IBUF[104],Vector_B_IBUF[96],Vector_B_IBUF[88],Vector_B_IBUF[80],Vector_B_IBUF[72],Vector_B_IBUF[64],Vector_B_IBUF[56],Vector_B_IBUF[48],Vector_B_IBUF[40],Vector_B_IBUF[32],Vector_B_IBUF[24],Vector_B_IBUF[16],Vector_B_IBUF[8],Vector_B_IBUF[0],Vector_B_IBUF[121],Vector_B_IBUF[113],Vector_B_IBUF[105],Vector_B_IBUF[97],Vector_B_IBUF[89],Vector_B_IBUF[81],Vector_B_IBUF[73],Vector_B_IBUF[65],Vector_B_IBUF[57],Vector_B_IBUF[49],Vector_B_IBUF[41],Vector_B_IBUF[33],Vector_B_IBUF[25],Vector_B_IBUF[17],Vector_B_IBUF[9],Vector_B_IBUF[1],Vector_B_IBUF[122],Vector_B_IBUF[114],Vector_B_IBUF[106],Vector_B_IBUF[98],Vector_B_IBUF[90],Vector_B_IBUF[82],Vector_B_IBUF[74],Vector_B_IBUF[66],Vector_B_IBUF[58],Vector_B_IBUF[50],Vector_B_IBUF[42],Vector_B_IBUF[34],Vector_B_IBUF[26],Vector_B_IBUF[18],Vector_B_IBUF[10],Vector_B_IBUF[2],Vector_B_IBUF[123],Vector_B_IBUF[115],Vector_B_IBUF[107],Vector_B_IBUF[99],Vector_B_IBUF[91],Vector_B_IBUF[83],Vector_B_IBUF[75],Vector_B_IBUF[67],Vector_B_IBUF[59],Vector_B_IBUF[51],Vector_B_IBUF[43],Vector_B_IBUF[35],Vector_B_IBUF[27],Vector_B_IBUF[19],Vector_B_IBUF[11],Vector_B_IBUF[3],Vector_B_IBUF[124],Vector_B_IBUF[116],Vector_B_IBUF[108],Vector_B_IBUF[100],Vector_B_IBUF[92],Vector_B_IBUF[84],Vector_B_IBUF[76],Vector_B_IBUF[68],Vector_B_IBUF[60],Vector_B_IBUF[52],Vector_B_IBUF[44],Vector_B_IBUF[36],Vector_B_IBUF[28],Vector_B_IBUF[20],Vector_B_IBUF[12],Vector_B_IBUF[4],Vector_B_IBUF[125],Vector_B_IBUF[117],Vector_B_IBUF[109],Vector_B_IBUF[101],Vector_B_IBUF[93],Vector_B_IBUF[85],Vector_B_IBUF[77],Vector_B_IBUF[69],Vector_B_IBUF[61],Vector_B_IBUF[53],Vector_B_IBUF[45],Vector_B_IBUF[37],Vector_B_IBUF[29],Vector_B_IBUF[21],Vector_B_IBUF[13],Vector_B_IBUF[5],Vector_B_IBUF[126],Vector_B_IBUF[118],Vector_B_IBUF[110],Vector_B_IBUF[102],Vector_B_IBUF[94],Vector_B_IBUF[86],Vector_B_IBUF[78],Vector_B_IBUF[70],Vector_B_IBUF[62],Vector_B_IBUF[54],Vector_B_IBUF[46],Vector_B_IBUF[38],Vector_B_IBUF[30],Vector_B_IBUF[22],Vector_B_IBUF[14],Vector_B_IBUF[6],Vector_B_IBUF[127],Vector_B_IBUF[119],Vector_B_IBUF[111],Vector_B_IBUF[103],Vector_B_IBUF[95],Vector_B_IBUF[87],Vector_B_IBUF[79],Vector_B_IBUF[71],Vector_B_IBUF[63],Vector_B_IBUF[55],Vector_B_IBUF[47],Vector_B_IBUF[39],Vector_B_IBUF[31],Vector_B_IBUF[23],Vector_B_IBUF[15],Vector_B_IBUF[7]}),
        .clk(clk_IBUF_BUFG),
        .reg_out_O(out_Final_OBUF),
        .rst_IBUF(rst_IBUF));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF #(
    .CCIO_EN("TRUE")) 
    clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  OBUF \out_Final_OBUF[0]_inst 
       (.I(out_Final_OBUF[0]),
        .O(out_Final[0]));
  OBUF \out_Final_OBUF[10]_inst 
       (.I(out_Final_OBUF[10]),
        .O(out_Final[10]));
  OBUF \out_Final_OBUF[11]_inst 
       (.I(out_Final_OBUF[11]),
        .O(out_Final[11]));
  OBUF \out_Final_OBUF[12]_inst 
       (.I(out_Final_OBUF[12]),
        .O(out_Final[12]));
  OBUF \out_Final_OBUF[13]_inst 
       (.I(out_Final_OBUF[13]),
        .O(out_Final[13]));
  OBUF \out_Final_OBUF[14]_inst 
       (.I(out_Final_OBUF[14]),
        .O(out_Final[14]));
  OBUF \out_Final_OBUF[15]_inst 
       (.I(out_Final_OBUF[15]),
        .O(out_Final[15]));
  OBUF \out_Final_OBUF[16]_inst 
       (.I(out_Final_OBUF[16]),
        .O(out_Final[16]));
  OBUF \out_Final_OBUF[17]_inst 
       (.I(out_Final_OBUF[17]),
        .O(out_Final[17]));
  OBUF \out_Final_OBUF[18]_inst 
       (.I(out_Final_OBUF[18]),
        .O(out_Final[18]));
  OBUF \out_Final_OBUF[19]_inst 
       (.I(out_Final_OBUF[19]),
        .O(out_Final[19]));
  OBUF \out_Final_OBUF[1]_inst 
       (.I(out_Final_OBUF[1]),
        .O(out_Final[1]));
  OBUF \out_Final_OBUF[20]_inst 
       (.I(out_Final_OBUF[20]),
        .O(out_Final[20]));
  OBUF \out_Final_OBUF[21]_inst 
       (.I(out_Final_OBUF[21]),
        .O(out_Final[21]));
  OBUF \out_Final_OBUF[22]_inst 
       (.I(out_Final_OBUF[22]),
        .O(out_Final[22]));
  OBUF \out_Final_OBUF[23]_inst 
       (.I(out_Final_OBUF[23]),
        .O(out_Final[23]));
  OBUF \out_Final_OBUF[24]_inst 
       (.I(\<const0> ),
        .O(out_Final[24]));
  OBUF \out_Final_OBUF[2]_inst 
       (.I(out_Final_OBUF[2]),
        .O(out_Final[2]));
  OBUF \out_Final_OBUF[3]_inst 
       (.I(out_Final_OBUF[3]),
        .O(out_Final[3]));
  OBUF \out_Final_OBUF[4]_inst 
       (.I(out_Final_OBUF[4]),
        .O(out_Final[4]));
  OBUF \out_Final_OBUF[5]_inst 
       (.I(out_Final_OBUF[5]),
        .O(out_Final[5]));
  OBUF \out_Final_OBUF[6]_inst 
       (.I(out_Final_OBUF[6]),
        .O(out_Final[6]));
  OBUF \out_Final_OBUF[7]_inst 
       (.I(out_Final_OBUF[7]),
        .O(out_Final[7]));
  OBUF \out_Final_OBUF[8]_inst 
       (.I(out_Final_OBUF[8]),
        .O(out_Final[8]));
  OBUF \out_Final_OBUF[9]_inst 
       (.I(out_Final_OBUF[9]),
        .O(out_Final[9]));
  IBUF #(
    .CCIO_EN("TRUE")) 
    rst_IBUF_inst
       (.I(rst),
        .O(rst_IBUF));
endmodule

module bitsAddTree
   (O,
    \out_Final_OBUF[23]_inst_i_106_0 ,
    result,
    \out_Final_OBUF[23]_inst_i_106_1 ,
    data,
    \out_Final_OBUF[23]_inst_i_486_0 ,
    \out_Final_OBUF[23]_inst_i_106_2 ,
    \out_Final_OBUF[23]_inst_i_20 ,
    \out_Final_OBUF[23]_inst_i_20_0 ,
    \out_Final_OBUF[23]_inst_i_482 ,
    \out_Final_OBUF[23]_inst_i_499_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_218_0 ,
    \out_Final_OBUF[23]_inst_i_486_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_106_3 ,
    \out_Final_OBUF[23]_inst_i_487_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[23]_inst_i_106_0 ;
  output [7:0]result;
  output [1:0]\out_Final_OBUF[23]_inst_i_106_1 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_486_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_106_2 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_20 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_20_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_482 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_499_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_218_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_486_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_106_3 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_487_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [1:0]\out_Final_OBUF[23]_inst_i_106_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_106_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_106_2 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_106_3 ;
  wire \out_Final_OBUF[23]_inst_i_106_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_106_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_106_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_106_n_3 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_20 ;
  wire \out_Final_OBUF[23]_inst_i_208_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_208_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_208_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_208_n_3 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_20_0 ;
  wire \out_Final_OBUF[23]_inst_i_212_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_213_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_214_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_215_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_216_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_217_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_218_0 ;
  wire \out_Final_OBUF[23]_inst_i_218_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_219_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_480_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_481_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_482 ;
  wire \out_Final_OBUF[23]_inst_i_484_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_485_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_486_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_486_1 ;
  wire \out_Final_OBUF[23]_inst_i_486_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_487_0 ;
  wire \out_Final_OBUF[23]_inst_i_487_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_496_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_496_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_497_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_498_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_498_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_498_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_498_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_498_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_498_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_498_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_498_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_499_0 ;
  wire \out_Final_OBUF[23]_inst_i_499_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_499_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_499_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_499_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_499_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_499_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_499_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_500_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_678_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_682_n_0 ;
  wire [7:0]result;
  wire [18:18]\sum[0]_8 ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_496_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[23]_inst_i_104 
       (.CI(\out_Final_OBUF[23]_inst_i_106_n_0 ),
        .CO(\sum[0]_8 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_106 
       (.CI(\out_Final_OBUF[23]_inst_i_208_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_106_n_0 ,\out_Final_OBUF[23]_inst_i_106_n_1 ,\out_Final_OBUF[23]_inst_i_106_n_2 ,\out_Final_OBUF[23]_inst_i_106_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_212_n_0 ,\out_Final_OBUF[23]_inst_i_213_n_0 ,\out_Final_OBUF[23]_inst_i_214_n_0 ,\out_Final_OBUF[23]_inst_i_215_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_216_n_0 ,\out_Final_OBUF[23]_inst_i_217_n_0 ,\out_Final_OBUF[23]_inst_i_218_n_0 ,\out_Final_OBUF[23]_inst_i_219_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_208 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_208_n_0 ,\out_Final_OBUF[23]_inst_i_208_n_1 ,\out_Final_OBUF[23]_inst_i_208_n_2 ,\out_Final_OBUF[23]_inst_i_208_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_480_n_0 ,\out_Final_OBUF[23]_inst_i_481_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[23]_inst_i_484_n_0 ,\out_Final_OBUF[23]_inst_i_485_n_0 ,\out_Final_OBUF[23]_inst_i_486_n_0 ,\out_Final_OBUF[23]_inst_i_487_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_212 
       (.I0(\out_Final_OBUF[23]_inst_i_106_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_496_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_496_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_106_2 [1]),
        .O(\out_Final_OBUF[23]_inst_i_212_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_213 
       (.I0(\out_Final_OBUF[23]_inst_i_496_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_106_2 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_106_2 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_497_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_498_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_213_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_214 
       (.I0(\out_Final_OBUF[23]_inst_i_106_3 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_497_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_498_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_106_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_499_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_498_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_214_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_215 
       (.I0(\out_Final_OBUF[23]_inst_i_106_3 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_498_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_499_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_499_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_498_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_215_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_216 
       (.I0(\out_Final_OBUF[23]_inst_i_496_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_106_2 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_106_2 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_496_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_216_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_217 
       (.I0(\out_Final_OBUF[23]_inst_i_213_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_106_2 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_496_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_496_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_106_2 [1]),
        .O(\out_Final_OBUF[23]_inst_i_217_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_218 
       (.I0(\out_Final_OBUF[23]_inst_i_214_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_106_2 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_496_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_498_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_497_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_106_2 [0]),
        .O(\out_Final_OBUF[23]_inst_i_218_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_219 
       (.I0(\out_Final_OBUF[23]_inst_i_215_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_500_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_106_3 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_498_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_499_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_219_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_36 
       (.I0(\sum[0]_8 ),
        .I1(\out_Final_OBUF[23]_inst_i_20_0 [1]),
        .I2(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_106_1 [1]));
  LUT5 #(
    .INIT(32'h00E8E800)) 
    \out_Final_OBUF[23]_inst_i_37 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_20 ),
        .I2(\out_Final_OBUF[23]_inst_i_20_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_20_0 [1]),
        .I4(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_106_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_38 
       (.I0(\sum[0]_8 ),
        .I1(\out_Final_OBUF[23]_inst_i_20_0 [1]),
        .I2(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_106_0 [1]));
  LUT6 #(
    .INIT(64'h00FF17E817E8FF00)) 
    \out_Final_OBUF[23]_inst_i_39 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_20 ),
        .I2(\out_Final_OBUF[23]_inst_i_20_0 [0]),
        .I3(\sum[0]_8 ),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_20_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_106_0 [0]));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_480 
       (.I0(\out_Final_OBUF[23]_inst_i_106_3 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_498_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_499_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_499_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_498_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_480_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_481 
       (.I0(\out_Final_OBUF[23]_inst_i_498_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_499_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_486_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_481_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_484 
       (.I0(\out_Final_OBUF[23]_inst_i_480_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_498_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_499_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_106_3 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_498_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_499_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_484_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_485 
       (.I0(\out_Final_OBUF[23]_inst_i_481_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_498_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_499_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_106_3 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_498_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_499_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_485_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_486 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_499_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_498_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_486_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_486_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_487 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_486_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_678_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_487_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_496 
       (.CI(\out_Final_OBUF[23]_inst_i_498_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_496_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_496_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_496_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_218_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_497 
       (.CI(\out_Final_OBUF[23]_inst_i_499_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_497_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_498 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_498_n_0 ,\out_Final_OBUF[23]_inst_i_498_n_1 ,\out_Final_OBUF[23]_inst_i_498_n_2 ,\out_Final_OBUF[23]_inst_i_498_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_486_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_498_n_4 ,\out_Final_OBUF[23]_inst_i_498_n_5 ,\out_Final_OBUF[23]_inst_i_498_n_6 ,\out_Final_OBUF[23]_inst_i_498_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_218_0 [1:0],\out_Final_OBUF[23]_inst_i_486_0 [2],\out_Final_OBUF[23]_inst_i_486_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_499 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_499_n_0 ,\out_Final_OBUF[23]_inst_i_499_n_1 ,\out_Final_OBUF[23]_inst_i_499_n_2 ,\out_Final_OBUF[23]_inst_i_499_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_482 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_499_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_499_n_4 ,\out_Final_OBUF[23]_inst_i_499_n_5 ,\out_Final_OBUF[23]_inst_i_499_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_482 [2],S[1],\out_Final_OBUF[23]_inst_i_682_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_500 
       (.I0(\out_Final_OBUF[23]_inst_i_106_2 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_498_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_497_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_500_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_678 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_499_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_487_0 ),
        .O(\out_Final_OBUF[23]_inst_i_678_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_682 
       (.I0(\out_Final_OBUF[23]_inst_i_482 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_499_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_682_n_0 ));
endmodule

module bitsAddTree2
   (\sum_b[0]_72 ,
    \data_reg[1] ,
    DI,
    \out_Final_OBUF[15]_inst_i_33_0 ,
    \out_Final_OBUF[19]_inst_i_33_0 ,
    \out_Final_OBUF[19]_inst_i_16_0 ,
    S,
    \out_Final_OBUF[15]_inst_i_73_0 ,
    \out_Final_OBUF[23]_inst_i_95_0 ,
    \out_Final_OBUF[23]_inst_i_34_0 ,
    \out_Final_OBUF[23]_inst_i_17_0 ,
    \out_Final_OBUF[23]_inst_i_17_1 ,
    result,
    \out_Final_OBUF[23]_inst_i_34_1 ,
    \out_Final_OBUF[23]_inst_i_34_2 ,
    \out_Final_OBUF[23]_inst_i_34_3 ,
    \out_Final_OBUF[23]_inst_i_95_1 ,
    \out_Final_OBUF[15]_inst_i_73_1 ,
    \out_Final_OBUF[15]_inst_i_73_2 ,
    \out_Final_OBUF[15]_inst_i_73_3 ,
    \out_Final_OBUF[15]_inst_i_73_4 ,
    \out_Final_OBUF[15]_inst_i_73_5 ,
    data,
    \out_Final_OBUF[15]_inst_i_73_6 ,
    \out_Final_OBUF[15]_inst_i_73_7 ,
    \out_Final_OBUF[11]_inst_i_16_0 ,
    \out_Final_OBUF[11]_inst_i_16_1 ,
    \out_Final_OBUF[19]_inst_i_33_1 ,
    \out_Final_OBUF[19]_inst_i_33_2 ,
    \out_Final_OBUF[19]_inst_i_33_3 ,
    \out_Final_OBUF[19]_inst_i_33_4 ,
    \out_Final_OBUF[15]_inst_i_33_1 ,
    \out_Final_OBUF[7]_inst_i_16_0 ,
    \out_Final_OBUF[7]_inst_i_16_1 ,
    \out_Final_OBUF[7]_inst_i_16_2 ,
    \out_Final_OBUF[7]_inst_i_16_3 ,
    \out_Final_OBUF[7]_inst_i_16_4 ,
    \out_Final_OBUF[7]_inst_i_16_5 ,
    \out_Final_OBUF[7]_inst_i_16_6 ,
    \out_Final_OBUF[7]_inst_i_16_7 ,
    \out_Final_OBUF[7]_inst_i_16_8 ,
    \out_Final_OBUF[7]_inst_i_16_9 ,
    \out_Final_OBUF[7]_inst_i_16_10 ,
    \out_Final_OBUF[15]_inst_i_33_2 ,
    \out_Final_OBUF[15]_inst_i_33_3 ,
    \out_Final_OBUF[15]_inst_i_33_4 ,
    \out_Final_OBUF[19]_inst_i_33_5 ,
    \out_Final_OBUF[19]_inst_i_33_6 ,
    \out_Final_OBUF[19]_inst_i_33_7 ,
    \out_Final_OBUF[23]_inst_i_95_2 ,
    \out_Final_OBUF[23]_inst_i_95_3 ,
    \out_Final_OBUF[23]_inst_i_95_4 ,
    \out_Final_OBUF[23]_inst_i_34_4 ,
    \out_Final_OBUF[23]_inst_i_34_5 ,
    \out_Final_OBUF[23]_inst_i_34_6 ,
    \out_Final_OBUF[15]_inst_i_73_8 ,
    \out_Final_OBUF[3]_inst_i_1 ,
    \out_Final_OBUF[3]_inst_i_1_0 ,
    \out_Final_OBUF[3]_inst_i_1_1 ,
    \out_Final_OBUF[3]_inst_i_1_2 );
  output [19:0]\sum_b[0]_72 ;
  output [0:0]\data_reg[1] ;
  input [2:0]DI;
  input [3:0]\out_Final_OBUF[15]_inst_i_33_0 ;
  input [3:0]\out_Final_OBUF[19]_inst_i_33_0 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_16_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[15]_inst_i_73_0 ;
  input [3:0]\out_Final_OBUF[23]_inst_i_95_0 ;
  input [3:0]\out_Final_OBUF[23]_inst_i_34_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_17_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_17_1 ;
  input [7:0]result;
  input [7:0]\out_Final_OBUF[23]_inst_i_34_1 ;
  input [8:0]\out_Final_OBUF[23]_inst_i_34_2 ;
  input [8:0]\out_Final_OBUF[23]_inst_i_34_3 ;
  input \out_Final_OBUF[23]_inst_i_95_1 ;
  input \out_Final_OBUF[15]_inst_i_73_1 ;
  input \out_Final_OBUF[15]_inst_i_73_2 ;
  input \out_Final_OBUF[15]_inst_i_73_3 ;
  input \out_Final_OBUF[15]_inst_i_73_4 ;
  input \out_Final_OBUF[15]_inst_i_73_5 ;
  input [0:0]data;
  input [1:0]\out_Final_OBUF[15]_inst_i_73_6 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_73_7 ;
  input [1:0]\out_Final_OBUF[11]_inst_i_16_0 ;
  input [0:0]\out_Final_OBUF[11]_inst_i_16_1 ;
  input [7:0]\out_Final_OBUF[19]_inst_i_33_1 ;
  input [7:0]\out_Final_OBUF[19]_inst_i_33_2 ;
  input [8:0]\out_Final_OBUF[19]_inst_i_33_3 ;
  input [8:0]\out_Final_OBUF[19]_inst_i_33_4 ;
  input \out_Final_OBUF[15]_inst_i_33_1 ;
  input \out_Final_OBUF[7]_inst_i_16_0 ;
  input \out_Final_OBUF[7]_inst_i_16_1 ;
  input \out_Final_OBUF[7]_inst_i_16_2 ;
  input \out_Final_OBUF[7]_inst_i_16_3 ;
  input \out_Final_OBUF[7]_inst_i_16_4 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_16_5 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_16_6 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_16_7 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_16_8 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_16_9 ;
  input \out_Final_OBUF[7]_inst_i_16_10 ;
  input \out_Final_OBUF[15]_inst_i_33_2 ;
  input \out_Final_OBUF[15]_inst_i_33_3 ;
  input \out_Final_OBUF[15]_inst_i_33_4 ;
  input \out_Final_OBUF[19]_inst_i_33_5 ;
  input \out_Final_OBUF[19]_inst_i_33_6 ;
  input \out_Final_OBUF[19]_inst_i_33_7 ;
  input \out_Final_OBUF[23]_inst_i_95_2 ;
  input \out_Final_OBUF[23]_inst_i_95_3 ;
  input \out_Final_OBUF[23]_inst_i_95_4 ;
  input \out_Final_OBUF[23]_inst_i_34_4 ;
  input \out_Final_OBUF[23]_inst_i_34_5 ;
  input \out_Final_OBUF[23]_inst_i_34_6 ;
  input \out_Final_OBUF[15]_inst_i_73_8 ;
  input [0:0]\out_Final_OBUF[3]_inst_i_1 ;
  input [0:0]\out_Final_OBUF[3]_inst_i_1_0 ;
  input [0:0]\out_Final_OBUF[3]_inst_i_1_1 ;
  input \out_Final_OBUF[3]_inst_i_1_2 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]DI;
  wire [1:0]S;
  wire [0:0]data;
  wire [0:0]\data_reg[1] ;
  wire [1:0]\out_Final_OBUF[11]_inst_i_16_0 ;
  wire [0:0]\out_Final_OBUF[11]_inst_i_16_1 ;
  wire \out_Final_OBUF[11]_inst_i_16_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_16_n_1 ;
  wire \out_Final_OBUF[11]_inst_i_16_n_2 ;
  wire \out_Final_OBUF[11]_inst_i_16_n_3 ;
  wire \out_Final_OBUF[11]_inst_i_30_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_31_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_32_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_33_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_112_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_114_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_115_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_116_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_117_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_16_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_16_n_1 ;
  wire \out_Final_OBUF[15]_inst_i_16_n_2 ;
  wire \out_Final_OBUF[15]_inst_i_16_n_3 ;
  wire [3:0]\out_Final_OBUF[15]_inst_i_33_0 ;
  wire \out_Final_OBUF[15]_inst_i_33_1 ;
  wire \out_Final_OBUF[15]_inst_i_33_2 ;
  wire \out_Final_OBUF[15]_inst_i_33_3 ;
  wire \out_Final_OBUF[15]_inst_i_33_4 ;
  wire \out_Final_OBUF[15]_inst_i_33_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_33_n_1 ;
  wire \out_Final_OBUF[15]_inst_i_33_n_2 ;
  wire \out_Final_OBUF[15]_inst_i_33_n_3 ;
  wire \out_Final_OBUF[15]_inst_i_34_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_35_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_36_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_37_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_69_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_70_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_71_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_72_n_0 ;
  wire [2:0]\out_Final_OBUF[15]_inst_i_73_0 ;
  wire \out_Final_OBUF[15]_inst_i_73_1 ;
  wire \out_Final_OBUF[15]_inst_i_73_2 ;
  wire \out_Final_OBUF[15]_inst_i_73_3 ;
  wire \out_Final_OBUF[15]_inst_i_73_4 ;
  wire \out_Final_OBUF[15]_inst_i_73_5 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_73_6 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_73_7 ;
  wire \out_Final_OBUF[15]_inst_i_73_8 ;
  wire \out_Final_OBUF[15]_inst_i_73_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_73_n_1 ;
  wire \out_Final_OBUF[15]_inst_i_73_n_2 ;
  wire \out_Final_OBUF[15]_inst_i_73_n_3 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_16_0 ;
  wire \out_Final_OBUF[19]_inst_i_16_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_16_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_16_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_16_n_3 ;
  wire [3:0]\out_Final_OBUF[19]_inst_i_33_0 ;
  wire [7:0]\out_Final_OBUF[19]_inst_i_33_1 ;
  wire [7:0]\out_Final_OBUF[19]_inst_i_33_2 ;
  wire [8:0]\out_Final_OBUF[19]_inst_i_33_3 ;
  wire [8:0]\out_Final_OBUF[19]_inst_i_33_4 ;
  wire \out_Final_OBUF[19]_inst_i_33_5 ;
  wire \out_Final_OBUF[19]_inst_i_33_6 ;
  wire \out_Final_OBUF[19]_inst_i_33_7 ;
  wire \out_Final_OBUF[19]_inst_i_33_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_33_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_33_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_33_n_3 ;
  wire \out_Final_OBUF[19]_inst_i_34_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_35_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_36_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_37_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_66_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_67_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_68_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_69_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_100_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_101_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_102_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_103_n_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_17_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_17_1 ;
  wire \out_Final_OBUF[23]_inst_i_17_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_17_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_17_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_17_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_199_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_200_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_201_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_202_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_20_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_20_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_33_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_33_n_3 ;
  wire [3:0]\out_Final_OBUF[23]_inst_i_34_0 ;
  wire [7:0]\out_Final_OBUF[23]_inst_i_34_1 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_34_2 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_34_3 ;
  wire \out_Final_OBUF[23]_inst_i_34_4 ;
  wire \out_Final_OBUF[23]_inst_i_34_5 ;
  wire \out_Final_OBUF[23]_inst_i_34_6 ;
  wire \out_Final_OBUF[23]_inst_i_34_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_34_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_34_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_34_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_35_n_0 ;
  wire [3:0]\out_Final_OBUF[23]_inst_i_95_0 ;
  wire \out_Final_OBUF[23]_inst_i_95_1 ;
  wire \out_Final_OBUF[23]_inst_i_95_2 ;
  wire \out_Final_OBUF[23]_inst_i_95_3 ;
  wire \out_Final_OBUF[23]_inst_i_95_4 ;
  wire \out_Final_OBUF[23]_inst_i_95_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_95_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_95_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_95_n_3 ;
  wire [0:0]\out_Final_OBUF[3]_inst_i_1 ;
  wire [0:0]\out_Final_OBUF[3]_inst_i_1_0 ;
  wire [0:0]\out_Final_OBUF[3]_inst_i_1_1 ;
  wire \out_Final_OBUF[3]_inst_i_1_2 ;
  wire \out_Final_OBUF[7]_inst_i_16_0 ;
  wire \out_Final_OBUF[7]_inst_i_16_1 ;
  wire \out_Final_OBUF[7]_inst_i_16_10 ;
  wire \out_Final_OBUF[7]_inst_i_16_2 ;
  wire \out_Final_OBUF[7]_inst_i_16_3 ;
  wire \out_Final_OBUF[7]_inst_i_16_4 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_16_5 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_16_6 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_16_7 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_16_8 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_16_9 ;
  wire \out_Final_OBUF[7]_inst_i_16_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_16_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_16_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_16_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_45_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_46_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_47_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_48_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_49_n_0 ;
  wire [7:0]result;
  wire [19:0]\sum_b[0]_72 ;
  wire [15:4]\temp[4] ;
  wire [19:6]\temp[5] ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_20_CO_UNCONNECTED ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_33_CO_UNCONNECTED ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_8_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[11]_inst_i_16 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[11]_inst_i_16_n_0 ,\out_Final_OBUF[11]_inst_i_16_n_1 ,\out_Final_OBUF[11]_inst_i_16_n_2 ,\out_Final_OBUF[11]_inst_i_16_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\temp[4] [7:4]),
        .O(\sum_b[0]_72 [5:2]),
        .S({\out_Final_OBUF[11]_inst_i_30_n_0 ,\out_Final_OBUF[11]_inst_i_31_n_0 ,\out_Final_OBUF[11]_inst_i_32_n_0 ,\out_Final_OBUF[11]_inst_i_33_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[11]_inst_i_30 
       (.I0(\temp[4] [7]),
        .I1(\temp[5] [7]),
        .O(\out_Final_OBUF[11]_inst_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[11]_inst_i_31 
       (.I0(\temp[4] [6]),
        .I1(\temp[5] [6]),
        .O(\out_Final_OBUF[11]_inst_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[11]_inst_i_32 
       (.I0(\temp[4] [5]),
        .I1(\out_Final_OBUF[11]_inst_i_16_0 [1]),
        .I2(\out_Final_OBUF[11]_inst_i_16_1 ),
        .I3(\out_Final_OBUF[15]_inst_i_73_6 [0]),
        .O(\out_Final_OBUF[11]_inst_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[11]_inst_i_33 
       (.I0(\temp[4] [4]),
        .I1(\out_Final_OBUF[11]_inst_i_16_0 [0]),
        .O(\out_Final_OBUF[11]_inst_i_33_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \out_Final_OBUF[15]_inst_i_112 
       (.I0(\out_Final_OBUF[15]_inst_i_73_8 ),
        .I1(\out_Final_OBUF[15]_inst_i_73_6 [1]),
        .I2(data),
        .I3(\out_Final_OBUF[15]_inst_i_73_7 ),
        .O(\out_Final_OBUF[15]_inst_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[15]_inst_i_114 
       (.I0(\out_Final_OBUF[15]_inst_i_73_0 [2]),
        .I1(result[0]),
        .I2(\out_Final_OBUF[15]_inst_i_73_1 ),
        .I3(\out_Final_OBUF[23]_inst_i_34_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_34_3 [2]),
        .I5(\out_Final_OBUF[15]_inst_i_73_2 ),
        .O(\out_Final_OBUF[15]_inst_i_114_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[15]_inst_i_115 
       (.I0(\out_Final_OBUF[15]_inst_i_73_0 [1]),
        .I1(\out_Final_OBUF[15]_inst_i_73_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_34_3 [1]),
        .I3(\out_Final_OBUF[15]_inst_i_73_4 ),
        .O(\out_Final_OBUF[15]_inst_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[15]_inst_i_116 
       (.I0(\out_Final_OBUF[15]_inst_i_112_n_0 ),
        .I1(\out_Final_OBUF[15]_inst_i_73_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_34_3 [0]),
        .I3(data),
        .I4(\out_Final_OBUF[15]_inst_i_73_6 [1]),
        .I5(\out_Final_OBUF[15]_inst_i_73_7 ),
        .O(\out_Final_OBUF[15]_inst_i_116_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \out_Final_OBUF[15]_inst_i_117 
       (.I0(\out_Final_OBUF[15]_inst_i_73_8 ),
        .I1(\out_Final_OBUF[15]_inst_i_73_6 [1]),
        .I2(data),
        .I3(\out_Final_OBUF[15]_inst_i_73_7 ),
        .I4(\out_Final_OBUF[15]_inst_i_73_0 [0]),
        .O(\out_Final_OBUF[15]_inst_i_117_n_0 ));
  CARRY4 \out_Final_OBUF[15]_inst_i_16 
       (.CI(\out_Final_OBUF[11]_inst_i_16_n_0 ),
        .CO({\out_Final_OBUF[15]_inst_i_16_n_0 ,\out_Final_OBUF[15]_inst_i_16_n_1 ,\out_Final_OBUF[15]_inst_i_16_n_2 ,\out_Final_OBUF[15]_inst_i_16_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\temp[4] [11:8]),
        .O(\sum_b[0]_72 [9:6]),
        .S({\out_Final_OBUF[15]_inst_i_34_n_0 ,\out_Final_OBUF[15]_inst_i_35_n_0 ,\out_Final_OBUF[15]_inst_i_36_n_0 ,\out_Final_OBUF[15]_inst_i_37_n_0 }));
  CARRY4 \out_Final_OBUF[15]_inst_i_33 
       (.CI(\out_Final_OBUF[7]_inst_i_16_n_0 ),
        .CO({\out_Final_OBUF[15]_inst_i_33_n_0 ,\out_Final_OBUF[15]_inst_i_33_n_1 ,\out_Final_OBUF[15]_inst_i_33_n_2 ,\out_Final_OBUF[15]_inst_i_33_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[15]_inst_i_33_0 ),
        .O(\temp[4] [9:6]),
        .S({\out_Final_OBUF[15]_inst_i_69_n_0 ,\out_Final_OBUF[15]_inst_i_70_n_0 ,\out_Final_OBUF[15]_inst_i_71_n_0 ,\out_Final_OBUF[15]_inst_i_72_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_34 
       (.I0(\temp[4] [11]),
        .I1(\temp[5] [11]),
        .O(\out_Final_OBUF[15]_inst_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_35 
       (.I0(\temp[4] [10]),
        .I1(\temp[5] [10]),
        .O(\out_Final_OBUF[15]_inst_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_36 
       (.I0(\temp[4] [9]),
        .I1(\temp[5] [9]),
        .O(\out_Final_OBUF[15]_inst_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_37 
       (.I0(\temp[4] [8]),
        .I1(\temp[5] [8]),
        .O(\out_Final_OBUF[15]_inst_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_69 
       (.I0(\out_Final_OBUF[15]_inst_i_33_0 [3]),
        .I1(\out_Final_OBUF[15]_inst_i_33_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_33_4 [6]),
        .I3(\out_Final_OBUF[19]_inst_i_33_2 [2]),
        .I4(\out_Final_OBUF[19]_inst_i_33_1 [3]),
        .I5(\out_Final_OBUF[19]_inst_i_33_3 [3]),
        .O(\out_Final_OBUF[15]_inst_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_70 
       (.I0(\out_Final_OBUF[15]_inst_i_33_0 [2]),
        .I1(\out_Final_OBUF[15]_inst_i_33_3 ),
        .I2(\out_Final_OBUF[19]_inst_i_33_4 [5]),
        .I3(\out_Final_OBUF[19]_inst_i_33_2 [1]),
        .I4(\out_Final_OBUF[19]_inst_i_33_1 [2]),
        .I5(\out_Final_OBUF[19]_inst_i_33_3 [2]),
        .O(\out_Final_OBUF[15]_inst_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_71 
       (.I0(\out_Final_OBUF[15]_inst_i_33_0 [1]),
        .I1(\out_Final_OBUF[15]_inst_i_33_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_33_4 [4]),
        .I3(\out_Final_OBUF[19]_inst_i_33_2 [0]),
        .I4(\out_Final_OBUF[19]_inst_i_33_1 [1]),
        .I5(\out_Final_OBUF[19]_inst_i_33_3 [1]),
        .O(\out_Final_OBUF[15]_inst_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[15]_inst_i_72 
       (.I0(\out_Final_OBUF[15]_inst_i_33_0 [0]),
        .I1(\out_Final_OBUF[19]_inst_i_33_1 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_33_2 [0]),
        .I3(\out_Final_OBUF[19]_inst_i_33_3 [1]),
        .I4(\out_Final_OBUF[19]_inst_i_33_4 [3]),
        .I5(\out_Final_OBUF[15]_inst_i_33_1 ),
        .O(\out_Final_OBUF[15]_inst_i_72_n_0 ));
  CARRY4 \out_Final_OBUF[15]_inst_i_73 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[15]_inst_i_73_n_0 ,\out_Final_OBUF[15]_inst_i_73_n_1 ,\out_Final_OBUF[15]_inst_i_73_n_2 ,\out_Final_OBUF[15]_inst_i_73_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[15]_inst_i_73_0 [2:1],\out_Final_OBUF[15]_inst_i_112_n_0 ,\out_Final_OBUF[15]_inst_i_73_0 [0]}),
        .O(\temp[5] [9:6]),
        .S({\out_Final_OBUF[15]_inst_i_114_n_0 ,\out_Final_OBUF[15]_inst_i_115_n_0 ,\out_Final_OBUF[15]_inst_i_116_n_0 ,\out_Final_OBUF[15]_inst_i_117_n_0 }));
  CARRY4 \out_Final_OBUF[19]_inst_i_16 
       (.CI(\out_Final_OBUF[15]_inst_i_16_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_16_n_0 ,\out_Final_OBUF[19]_inst_i_16_n_1 ,\out_Final_OBUF[19]_inst_i_16_n_2 ,\out_Final_OBUF[19]_inst_i_16_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\temp[4] [15:12]),
        .O(\sum_b[0]_72 [13:10]),
        .S({\out_Final_OBUF[19]_inst_i_34_n_0 ,\out_Final_OBUF[19]_inst_i_35_n_0 ,\out_Final_OBUF[19]_inst_i_36_n_0 ,\out_Final_OBUF[19]_inst_i_37_n_0 }));
  CARRY4 \out_Final_OBUF[19]_inst_i_33 
       (.CI(\out_Final_OBUF[15]_inst_i_33_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_33_n_0 ,\out_Final_OBUF[19]_inst_i_33_n_1 ,\out_Final_OBUF[19]_inst_i_33_n_2 ,\out_Final_OBUF[19]_inst_i_33_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[19]_inst_i_33_0 ),
        .O(\temp[4] [13:10]),
        .S({\out_Final_OBUF[19]_inst_i_66_n_0 ,\out_Final_OBUF[19]_inst_i_67_n_0 ,\out_Final_OBUF[19]_inst_i_68_n_0 ,\out_Final_OBUF[19]_inst_i_69_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_34 
       (.I0(\temp[4] [15]),
        .I1(\temp[5] [15]),
        .O(\out_Final_OBUF[19]_inst_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_35 
       (.I0(\temp[4] [14]),
        .I1(\temp[5] [14]),
        .O(\out_Final_OBUF[19]_inst_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_36 
       (.I0(\temp[4] [13]),
        .I1(\temp[5] [13]),
        .O(\out_Final_OBUF[19]_inst_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_37 
       (.I0(\temp[4] [12]),
        .I1(\temp[5] [12]),
        .O(\out_Final_OBUF[19]_inst_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_66 
       (.I0(\out_Final_OBUF[19]_inst_i_33_0 [3]),
        .I1(\out_Final_OBUF[19]_inst_i_33_3 [8]),
        .I2(\out_Final_OBUF[19]_inst_i_33_2 [7]),
        .I3(\out_Final_OBUF[19]_inst_i_33_2 [6]),
        .I4(\out_Final_OBUF[19]_inst_i_33_1 [7]),
        .I5(\out_Final_OBUF[19]_inst_i_33_3 [7]),
        .O(\out_Final_OBUF[19]_inst_i_66_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \out_Final_OBUF[19]_inst_i_67 
       (.I0(\out_Final_OBUF[19]_inst_i_33_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_33_7 ),
        .I2(\out_Final_OBUF[19]_inst_i_33_2 [5]),
        .I3(\out_Final_OBUF[19]_inst_i_33_1 [6]),
        .I4(\out_Final_OBUF[19]_inst_i_33_3 [6]),
        .O(\out_Final_OBUF[19]_inst_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_68 
       (.I0(\out_Final_OBUF[19]_inst_i_33_0 [1]),
        .I1(\out_Final_OBUF[19]_inst_i_33_6 ),
        .I2(\out_Final_OBUF[19]_inst_i_33_4 [8]),
        .I3(\out_Final_OBUF[19]_inst_i_33_2 [4]),
        .I4(\out_Final_OBUF[19]_inst_i_33_1 [5]),
        .I5(\out_Final_OBUF[19]_inst_i_33_3 [5]),
        .O(\out_Final_OBUF[19]_inst_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_69 
       (.I0(\out_Final_OBUF[19]_inst_i_33_0 [0]),
        .I1(\out_Final_OBUF[19]_inst_i_33_5 ),
        .I2(\out_Final_OBUF[19]_inst_i_33_4 [7]),
        .I3(\out_Final_OBUF[19]_inst_i_33_2 [3]),
        .I4(\out_Final_OBUF[19]_inst_i_33_1 [4]),
        .I5(\out_Final_OBUF[19]_inst_i_33_3 [4]),
        .O(\out_Final_OBUF[19]_inst_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_100 
       (.I0(\out_Final_OBUF[23]_inst_i_34_0 [3]),
        .I1(\out_Final_OBUF[23]_inst_i_34_2 [8]),
        .I2(\out_Final_OBUF[23]_inst_i_34_1 [7]),
        .I3(\out_Final_OBUF[23]_inst_i_34_1 [6]),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_34_2 [7]),
        .O(\out_Final_OBUF[23]_inst_i_100_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \out_Final_OBUF[23]_inst_i_101 
       (.I0(\out_Final_OBUF[23]_inst_i_34_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_34_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_34_1 [5]),
        .I3(result[6]),
        .I4(\out_Final_OBUF[23]_inst_i_34_2 [6]),
        .O(\out_Final_OBUF[23]_inst_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_102 
       (.I0(\out_Final_OBUF[23]_inst_i_34_0 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_34_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_34_3 [8]),
        .I3(\out_Final_OBUF[23]_inst_i_34_1 [4]),
        .I4(result[5]),
        .I5(\out_Final_OBUF[23]_inst_i_34_2 [5]),
        .O(\out_Final_OBUF[23]_inst_i_102_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_103 
       (.I0(\out_Final_OBUF[23]_inst_i_34_0 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_34_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_34_3 [7]),
        .I3(\out_Final_OBUF[23]_inst_i_34_1 [3]),
        .I4(result[4]),
        .I5(\out_Final_OBUF[23]_inst_i_34_2 [4]),
        .O(\out_Final_OBUF[23]_inst_i_103_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_17 
       (.CI(\out_Final_OBUF[19]_inst_i_16_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_17_n_0 ,\out_Final_OBUF[23]_inst_i_17_n_1 ,\out_Final_OBUF[23]_inst_i_17_n_2 ,\out_Final_OBUF[23]_inst_i_17_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_33_n_1 }),
        .O(\sum_b[0]_72 [17:14]),
        .S({\temp[5] [19:17],\out_Final_OBUF[23]_inst_i_35_n_0 }));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_199 
       (.I0(\out_Final_OBUF[23]_inst_i_95_0 [3]),
        .I1(\out_Final_OBUF[23]_inst_i_95_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_34_3 [6]),
        .I3(\out_Final_OBUF[23]_inst_i_34_1 [2]),
        .I4(result[3]),
        .I5(\out_Final_OBUF[23]_inst_i_34_2 [3]),
        .O(\out_Final_OBUF[23]_inst_i_199_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_20 
       (.CI(\out_Final_OBUF[23]_inst_i_34_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_20_n_1 ,\NLW_out_Final_OBUF[23]_inst_i_20_CO_UNCONNECTED [1],\out_Final_OBUF[23]_inst_i_20_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_17_0 }),
        .O(\temp[5] [19:18]),
        .S({\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_17_1 }));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_200 
       (.I0(\out_Final_OBUF[23]_inst_i_95_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_95_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_34_3 [5]),
        .I3(\out_Final_OBUF[23]_inst_i_34_1 [1]),
        .I4(result[2]),
        .I5(\out_Final_OBUF[23]_inst_i_34_2 [2]),
        .O(\out_Final_OBUF[23]_inst_i_200_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_201 
       (.I0(\out_Final_OBUF[23]_inst_i_95_0 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_95_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_34_3 [4]),
        .I3(\out_Final_OBUF[23]_inst_i_34_1 [0]),
        .I4(result[1]),
        .I5(\out_Final_OBUF[23]_inst_i_34_2 [1]),
        .O(\out_Final_OBUF[23]_inst_i_201_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[23]_inst_i_202 
       (.I0(\out_Final_OBUF[23]_inst_i_95_0 [0]),
        .I1(result[1]),
        .I2(\out_Final_OBUF[23]_inst_i_34_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_34_2 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_34_3 [3]),
        .I5(\out_Final_OBUF[23]_inst_i_95_1 ),
        .O(\out_Final_OBUF[23]_inst_i_202_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_33 
       (.CI(\out_Final_OBUF[19]_inst_i_33_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_33_n_1 ,\NLW_out_Final_OBUF[23]_inst_i_33_CO_UNCONNECTED [1],\out_Final_OBUF[23]_inst_i_33_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\out_Final_OBUF[19]_inst_i_16_0 }),
        .O(\temp[4] [15:14]),
        .S({\<const0> ,\<const1> ,S}));
  CARRY4 \out_Final_OBUF[23]_inst_i_34 
       (.CI(\out_Final_OBUF[23]_inst_i_95_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_34_n_0 ,\out_Final_OBUF[23]_inst_i_34_n_1 ,\out_Final_OBUF[23]_inst_i_34_n_2 ,\out_Final_OBUF[23]_inst_i_34_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[23]_inst_i_34_0 ),
        .O(\temp[5] [17:14]),
        .S({\out_Final_OBUF[23]_inst_i_100_n_0 ,\out_Final_OBUF[23]_inst_i_101_n_0 ,\out_Final_OBUF[23]_inst_i_102_n_0 ,\out_Final_OBUF[23]_inst_i_103_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_35 
       (.I0(\out_Final_OBUF[23]_inst_i_33_n_1 ),
        .I1(\temp[5] [16]),
        .O(\out_Final_OBUF[23]_inst_i_35_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_8 
       (.CI(\out_Final_OBUF[23]_inst_i_17_n_0 ),
        .CO({\sum_b[0]_72 [19],\NLW_out_Final_OBUF[23]_inst_i_8_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\sum_b[0]_72 [18]),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_20_n_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_95 
       (.CI(\out_Final_OBUF[15]_inst_i_73_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_95_n_0 ,\out_Final_OBUF[23]_inst_i_95_n_1 ,\out_Final_OBUF[23]_inst_i_95_n_2 ,\out_Final_OBUF[23]_inst_i_95_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[23]_inst_i_95_0 ),
        .O(\temp[5] [13:10]),
        .S({\out_Final_OBUF[23]_inst_i_199_n_0 ,\out_Final_OBUF[23]_inst_i_200_n_0 ,\out_Final_OBUF[23]_inst_i_201_n_0 ,\out_Final_OBUF[23]_inst_i_202_n_0 }));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[3]_inst_i_2 
       (.I0(\sum_b[0]_72 [0]),
        .I1(\out_Final_OBUF[3]_inst_i_1 ),
        .I2(\out_Final_OBUF[3]_inst_i_1_0 ),
        .I3(\out_Final_OBUF[3]_inst_i_1_1 ),
        .I4(\out_Final_OBUF[3]_inst_i_1_2 ),
        .O(\data_reg[1] ));
  CARRY4 \out_Final_OBUF[7]_inst_i_16 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_16_n_0 ,\out_Final_OBUF[7]_inst_i_16_n_1 ,\out_Final_OBUF[7]_inst_i_16_n_2 ,\out_Final_OBUF[7]_inst_i_16_n_3 }),
        .CYINIT(\<const0> ),
        .DI({DI,\out_Final_OBUF[7]_inst_i_45_n_0 }),
        .O({\temp[4] [5:4],\sum_b[0]_72 [1:0]}),
        .S({\out_Final_OBUF[7]_inst_i_46_n_0 ,\out_Final_OBUF[7]_inst_i_47_n_0 ,\out_Final_OBUF[7]_inst_i_48_n_0 ,\out_Final_OBUF[7]_inst_i_49_n_0 }));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_45 
       (.I0(\out_Final_OBUF[7]_inst_i_16_6 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_16_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_16_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_16_10 ),
        .O(\out_Final_OBUF[7]_inst_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[7]_inst_i_46 
       (.I0(DI[2]),
        .I1(\out_Final_OBUF[19]_inst_i_33_1 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_16_0 ),
        .I3(\out_Final_OBUF[19]_inst_i_33_3 [0]),
        .I4(\out_Final_OBUF[19]_inst_i_33_4 [2]),
        .I5(\out_Final_OBUF[7]_inst_i_16_1 ),
        .O(\out_Final_OBUF[7]_inst_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_47 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[7]_inst_i_16_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_33_4 [1]),
        .I3(\out_Final_OBUF[7]_inst_i_16_3 ),
        .O(\out_Final_OBUF[7]_inst_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_48 
       (.I0(DI[0]),
        .I1(\out_Final_OBUF[7]_inst_i_16_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_33_4 [0]),
        .I3(\out_Final_OBUF[7]_inst_i_16_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_16_6 [1]),
        .I5(\out_Final_OBUF[7]_inst_i_16_7 ),
        .O(\out_Final_OBUF[7]_inst_i_48_n_0 ));
  LUT4 #(
    .INIT(16'hA66A)) 
    \out_Final_OBUF[7]_inst_i_49 
       (.I0(\out_Final_OBUF[7]_inst_i_45_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_16_6 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_16_8 ),
        .I3(\out_Final_OBUF[7]_inst_i_16_9 ),
        .O(\out_Final_OBUF[7]_inst_i_49_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree2" *) 
module bitsAddTree2_16
   (\sum_b[2]_218 ,
    \out_Final_OBUF[11]_inst_i_15 ,
    \out_Final_OBUF[7]_inst_i_14 ,
    \out_Final_OBUF[11]_inst_i_14 ,
    \out_Final_OBUF[11]_inst_i_14_0 ,
    \out_Final_OBUF[11]_inst_i_14_1 ,
    \out_Final_OBUF[15]_inst_i_15 ,
    \out_Final_OBUF[11]_inst_i_14_2 ,
    \out_Final_OBUF[15]_inst_i_14 ,
    \out_Final_OBUF[15]_inst_i_14_0 ,
    \out_Final_OBUF[15]_inst_i_14_1 ,
    \out_Final_OBUF[19]_inst_i_15 ,
    \out_Final_OBUF[15]_inst_i_14_2 ,
    \out_Final_OBUF[19]_inst_i_14 ,
    \out_Final_OBUF[19]_inst_i_14_0 ,
    \out_Final_OBUF[19]_inst_i_14_1 ,
    \out_Final_OBUF[23]_inst_i_16 ,
    \out_Final_OBUF[19]_inst_i_14_2 ,
    \out_Final_OBUF[23]_inst_i_15 ,
    \out_Final_OBUF[23]_inst_i_15_0 ,
    \out_Final_OBUF[23]_inst_i_15_1 ,
    \out_Final_OBUF[23]_inst_i_12 ,
    \out_Final_OBUF[23]_inst_i_15_2 ,
    \out_Final_OBUF[23]_inst_i_11 ,
    \out_Final_OBUF[23]_inst_i_11_0 ,
    DI,
    \out_Final_OBUF[15]_inst_i_18_0 ,
    \out_Final_OBUF[19]_inst_i_18_0 ,
    \out_Final_OBUF[19]_inst_i_13_0 ,
    S,
    \out_Final_OBUF[15]_inst_i_46_0 ,
    \out_Final_OBUF[23]_inst_i_56_0 ,
    \out_Final_OBUF[23]_inst_i_25_0 ,
    \out_Final_OBUF[23]_inst_i_14_0 ,
    \out_Final_OBUF[23]_inst_i_14_1 ,
    result,
    \out_Final_OBUF[23]_inst_i_25_1 ,
    \out_Final_OBUF[23]_inst_i_25_2 ,
    \out_Final_OBUF[23]_inst_i_25_3 ,
    \out_Final_OBUF[23]_inst_i_56_1 ,
    \out_Final_OBUF[15]_inst_i_46_1 ,
    \out_Final_OBUF[15]_inst_i_46_2 ,
    \out_Final_OBUF[15]_inst_i_46_3 ,
    \out_Final_OBUF[15]_inst_i_46_4 ,
    \out_Final_OBUF[15]_inst_i_46_5 ,
    data,
    \out_Final_OBUF[15]_inst_i_46_6 ,
    \out_Final_OBUF[15]_inst_i_46_7 ,
    \out_Final_OBUF[11]_inst_i_13_0 ,
    \out_Final_OBUF[11]_inst_i_13_1 ,
    \out_Final_OBUF[19]_inst_i_18_1 ,
    \out_Final_OBUF[19]_inst_i_18_2 ,
    \out_Final_OBUF[19]_inst_i_18_3 ,
    \out_Final_OBUF[19]_inst_i_18_4 ,
    \out_Final_OBUF[15]_inst_i_18_1 ,
    \out_Final_OBUF[7]_inst_i_13_0 ,
    \out_Final_OBUF[7]_inst_i_13_1 ,
    \out_Final_OBUF[7]_inst_i_13_2 ,
    \out_Final_OBUF[7]_inst_i_13_3 ,
    \out_Final_OBUF[7]_inst_i_13_4 ,
    \out_Final_OBUF[7]_inst_i_13_5 ,
    \out_Final_OBUF[7]_inst_i_13_6 ,
    \out_Final_OBUF[7]_inst_i_13_7 ,
    \out_Final_OBUF[7]_inst_i_13_8 ,
    \out_Final_OBUF[7]_inst_i_13_9 ,
    \out_Final_OBUF[7]_inst_i_13_10 ,
    \out_Final_OBUF[15]_inst_i_18_2 ,
    \out_Final_OBUF[15]_inst_i_18_3 ,
    \out_Final_OBUF[15]_inst_i_18_4 ,
    \out_Final_OBUF[19]_inst_i_18_5 ,
    \out_Final_OBUF[19]_inst_i_18_6 ,
    \out_Final_OBUF[19]_inst_i_18_7 ,
    \out_Final_OBUF[23]_inst_i_56_2 ,
    \out_Final_OBUF[23]_inst_i_56_3 ,
    \out_Final_OBUF[23]_inst_i_56_4 ,
    \out_Final_OBUF[23]_inst_i_25_4 ,
    \out_Final_OBUF[23]_inst_i_25_5 ,
    \out_Final_OBUF[23]_inst_i_25_6 ,
    \out_Final_OBUF[15]_inst_i_46_8 ,
    \sum_b[0]_72 ,
    \out_Final_OBUF[23]_inst_i_6 ,
    \out_Final_OBUF[23]_inst_i_6_0 );
  output [19:0]\sum_b[2]_218 ;
  output [3:0]\out_Final_OBUF[11]_inst_i_15 ;
  output \out_Final_OBUF[7]_inst_i_14 ;
  output \out_Final_OBUF[11]_inst_i_14 ;
  output \out_Final_OBUF[11]_inst_i_14_0 ;
  output \out_Final_OBUF[11]_inst_i_14_1 ;
  output [3:0]\out_Final_OBUF[15]_inst_i_15 ;
  output \out_Final_OBUF[11]_inst_i_14_2 ;
  output \out_Final_OBUF[15]_inst_i_14 ;
  output \out_Final_OBUF[15]_inst_i_14_0 ;
  output \out_Final_OBUF[15]_inst_i_14_1 ;
  output [3:0]\out_Final_OBUF[19]_inst_i_15 ;
  output \out_Final_OBUF[15]_inst_i_14_2 ;
  output \out_Final_OBUF[19]_inst_i_14 ;
  output \out_Final_OBUF[19]_inst_i_14_0 ;
  output \out_Final_OBUF[19]_inst_i_14_1 ;
  output [3:0]\out_Final_OBUF[23]_inst_i_16 ;
  output \out_Final_OBUF[19]_inst_i_14_2 ;
  output \out_Final_OBUF[23]_inst_i_15 ;
  output \out_Final_OBUF[23]_inst_i_15_0 ;
  output \out_Final_OBUF[23]_inst_i_15_1 ;
  output [2:0]\out_Final_OBUF[23]_inst_i_12 ;
  output \out_Final_OBUF[23]_inst_i_15_2 ;
  output \out_Final_OBUF[23]_inst_i_11 ;
  output \out_Final_OBUF[23]_inst_i_11_0 ;
  input [2:0]DI;
  input [3:0]\out_Final_OBUF[15]_inst_i_18_0 ;
  input [3:0]\out_Final_OBUF[19]_inst_i_18_0 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_13_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[15]_inst_i_46_0 ;
  input [3:0]\out_Final_OBUF[23]_inst_i_56_0 ;
  input [3:0]\out_Final_OBUF[23]_inst_i_25_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_14_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_14_1 ;
  input [7:0]result;
  input [7:0]\out_Final_OBUF[23]_inst_i_25_1 ;
  input [8:0]\out_Final_OBUF[23]_inst_i_25_2 ;
  input [8:0]\out_Final_OBUF[23]_inst_i_25_3 ;
  input \out_Final_OBUF[23]_inst_i_56_1 ;
  input \out_Final_OBUF[15]_inst_i_46_1 ;
  input \out_Final_OBUF[15]_inst_i_46_2 ;
  input \out_Final_OBUF[15]_inst_i_46_3 ;
  input \out_Final_OBUF[15]_inst_i_46_4 ;
  input \out_Final_OBUF[15]_inst_i_46_5 ;
  input [0:0]data;
  input [1:0]\out_Final_OBUF[15]_inst_i_46_6 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_46_7 ;
  input [1:0]\out_Final_OBUF[11]_inst_i_13_0 ;
  input [0:0]\out_Final_OBUF[11]_inst_i_13_1 ;
  input [7:0]\out_Final_OBUF[19]_inst_i_18_1 ;
  input [7:0]\out_Final_OBUF[19]_inst_i_18_2 ;
  input [8:0]\out_Final_OBUF[19]_inst_i_18_3 ;
  input [8:0]\out_Final_OBUF[19]_inst_i_18_4 ;
  input \out_Final_OBUF[15]_inst_i_18_1 ;
  input \out_Final_OBUF[7]_inst_i_13_0 ;
  input \out_Final_OBUF[7]_inst_i_13_1 ;
  input \out_Final_OBUF[7]_inst_i_13_2 ;
  input \out_Final_OBUF[7]_inst_i_13_3 ;
  input \out_Final_OBUF[7]_inst_i_13_4 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_13_5 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_13_6 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_13_7 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_13_8 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_13_9 ;
  input \out_Final_OBUF[7]_inst_i_13_10 ;
  input \out_Final_OBUF[15]_inst_i_18_2 ;
  input \out_Final_OBUF[15]_inst_i_18_3 ;
  input \out_Final_OBUF[15]_inst_i_18_4 ;
  input \out_Final_OBUF[19]_inst_i_18_5 ;
  input \out_Final_OBUF[19]_inst_i_18_6 ;
  input \out_Final_OBUF[19]_inst_i_18_7 ;
  input \out_Final_OBUF[23]_inst_i_56_2 ;
  input \out_Final_OBUF[23]_inst_i_56_3 ;
  input \out_Final_OBUF[23]_inst_i_56_4 ;
  input \out_Final_OBUF[23]_inst_i_25_4 ;
  input \out_Final_OBUF[23]_inst_i_25_5 ;
  input \out_Final_OBUF[23]_inst_i_25_6 ;
  input \out_Final_OBUF[15]_inst_i_46_8 ;
  input [18:0]\sum_b[0]_72 ;
  input [19:0]\out_Final_OBUF[23]_inst_i_6 ;
  input [19:0]\out_Final_OBUF[23]_inst_i_6_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]DI;
  wire [1:0]S;
  wire [0:0]data;
  wire [1:0]\out_Final_OBUF[11]_inst_i_13_0 ;
  wire [0:0]\out_Final_OBUF[11]_inst_i_13_1 ;
  wire \out_Final_OBUF[11]_inst_i_13_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_13_n_1 ;
  wire \out_Final_OBUF[11]_inst_i_13_n_2 ;
  wire \out_Final_OBUF[11]_inst_i_13_n_3 ;
  wire \out_Final_OBUF[11]_inst_i_14 ;
  wire \out_Final_OBUF[11]_inst_i_14_0 ;
  wire \out_Final_OBUF[11]_inst_i_14_1 ;
  wire \out_Final_OBUF[11]_inst_i_14_2 ;
  wire [3:0]\out_Final_OBUF[11]_inst_i_15 ;
  wire \out_Final_OBUF[11]_inst_i_18_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_19_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_20_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_21_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_13_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_13_n_1 ;
  wire \out_Final_OBUF[15]_inst_i_13_n_2 ;
  wire \out_Final_OBUF[15]_inst_i_13_n_3 ;
  wire \out_Final_OBUF[15]_inst_i_14 ;
  wire \out_Final_OBUF[15]_inst_i_14_0 ;
  wire \out_Final_OBUF[15]_inst_i_14_1 ;
  wire \out_Final_OBUF[15]_inst_i_14_2 ;
  wire [3:0]\out_Final_OBUF[15]_inst_i_15 ;
  wire [3:0]\out_Final_OBUF[15]_inst_i_18_0 ;
  wire \out_Final_OBUF[15]_inst_i_18_1 ;
  wire \out_Final_OBUF[15]_inst_i_18_2 ;
  wire \out_Final_OBUF[15]_inst_i_18_3 ;
  wire \out_Final_OBUF[15]_inst_i_18_4 ;
  wire \out_Final_OBUF[15]_inst_i_18_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_18_n_1 ;
  wire \out_Final_OBUF[15]_inst_i_18_n_2 ;
  wire \out_Final_OBUF[15]_inst_i_18_n_3 ;
  wire \out_Final_OBUF[15]_inst_i_19_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_20_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_21_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_22_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_42_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_43_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_44_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_45_n_0 ;
  wire [2:0]\out_Final_OBUF[15]_inst_i_46_0 ;
  wire \out_Final_OBUF[15]_inst_i_46_1 ;
  wire \out_Final_OBUF[15]_inst_i_46_2 ;
  wire \out_Final_OBUF[15]_inst_i_46_3 ;
  wire \out_Final_OBUF[15]_inst_i_46_4 ;
  wire \out_Final_OBUF[15]_inst_i_46_5 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_46_6 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_46_7 ;
  wire \out_Final_OBUF[15]_inst_i_46_8 ;
  wire \out_Final_OBUF[15]_inst_i_46_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_46_n_1 ;
  wire \out_Final_OBUF[15]_inst_i_46_n_2 ;
  wire \out_Final_OBUF[15]_inst_i_46_n_3 ;
  wire \out_Final_OBUF[15]_inst_i_79_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_81_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_82_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_83_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_84_n_0 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_13_0 ;
  wire \out_Final_OBUF[19]_inst_i_13_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_13_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_13_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_13_n_3 ;
  wire \out_Final_OBUF[19]_inst_i_14 ;
  wire \out_Final_OBUF[19]_inst_i_14_0 ;
  wire \out_Final_OBUF[19]_inst_i_14_1 ;
  wire \out_Final_OBUF[19]_inst_i_14_2 ;
  wire [3:0]\out_Final_OBUF[19]_inst_i_15 ;
  wire [3:0]\out_Final_OBUF[19]_inst_i_18_0 ;
  wire [7:0]\out_Final_OBUF[19]_inst_i_18_1 ;
  wire [7:0]\out_Final_OBUF[19]_inst_i_18_2 ;
  wire [8:0]\out_Final_OBUF[19]_inst_i_18_3 ;
  wire [8:0]\out_Final_OBUF[19]_inst_i_18_4 ;
  wire \out_Final_OBUF[19]_inst_i_18_5 ;
  wire \out_Final_OBUF[19]_inst_i_18_6 ;
  wire \out_Final_OBUF[19]_inst_i_18_7 ;
  wire \out_Final_OBUF[19]_inst_i_18_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_18_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_18_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_18_n_3 ;
  wire \out_Final_OBUF[19]_inst_i_19_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_20_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_21_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_22_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_42_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_43_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_44_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_45_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_11 ;
  wire \out_Final_OBUF[23]_inst_i_11_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_12 ;
  wire \out_Final_OBUF[23]_inst_i_133_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_134_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_135_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_136_n_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_14_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_14_1 ;
  wire \out_Final_OBUF[23]_inst_i_14_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_14_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_14_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_14_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_15 ;
  wire \out_Final_OBUF[23]_inst_i_15_0 ;
  wire \out_Final_OBUF[23]_inst_i_15_1 ;
  wire \out_Final_OBUF[23]_inst_i_15_2 ;
  wire [3:0]\out_Final_OBUF[23]_inst_i_16 ;
  wire \out_Final_OBUF[23]_inst_i_21_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_21_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_24_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_24_n_3 ;
  wire [3:0]\out_Final_OBUF[23]_inst_i_25_0 ;
  wire [7:0]\out_Final_OBUF[23]_inst_i_25_1 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_25_2 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_25_3 ;
  wire \out_Final_OBUF[23]_inst_i_25_4 ;
  wire \out_Final_OBUF[23]_inst_i_25_5 ;
  wire \out_Final_OBUF[23]_inst_i_25_6 ;
  wire \out_Final_OBUF[23]_inst_i_25_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_25_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_25_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_25_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_26_n_0 ;
  wire [3:0]\out_Final_OBUF[23]_inst_i_56_0 ;
  wire \out_Final_OBUF[23]_inst_i_56_1 ;
  wire \out_Final_OBUF[23]_inst_i_56_2 ;
  wire \out_Final_OBUF[23]_inst_i_56_3 ;
  wire \out_Final_OBUF[23]_inst_i_56_4 ;
  wire \out_Final_OBUF[23]_inst_i_56_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_56_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_56_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_56_n_3 ;
  wire [19:0]\out_Final_OBUF[23]_inst_i_6 ;
  wire \out_Final_OBUF[23]_inst_i_61_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_62_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_63_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_64_n_0 ;
  wire [19:0]\out_Final_OBUF[23]_inst_i_6_0 ;
  wire \out_Final_OBUF[7]_inst_i_13_0 ;
  wire \out_Final_OBUF[7]_inst_i_13_1 ;
  wire \out_Final_OBUF[7]_inst_i_13_10 ;
  wire \out_Final_OBUF[7]_inst_i_13_2 ;
  wire \out_Final_OBUF[7]_inst_i_13_3 ;
  wire \out_Final_OBUF[7]_inst_i_13_4 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_13_5 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_13_6 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_13_7 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_13_8 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_13_9 ;
  wire \out_Final_OBUF[7]_inst_i_13_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_13_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_13_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_13_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_14 ;
  wire \out_Final_OBUF[7]_inst_i_21_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_22_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_23_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_24_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_25_n_0 ;
  wire [7:0]result;
  wire [18:0]\sum_b[0]_72 ;
  wire [19:0]\sum_b[2]_218 ;
  wire [15:4]\temp[4]__1 ;
  wire [19:6]\temp[5]__1 ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_21_CO_UNCONNECTED ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_24_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[11]_inst_i_10 
       (.I0(\sum_b[2]_218 [8]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [8]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [8]),
        .O(\out_Final_OBUF[15]_inst_i_14_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[11]_inst_i_11 
       (.I0(\sum_b[2]_218 [7]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [7]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [7]),
        .O(\out_Final_OBUF[15]_inst_i_14_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[11]_inst_i_12 
       (.I0(\sum_b[2]_218 [6]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [6]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [6]),
        .O(\out_Final_OBUF[15]_inst_i_14 ));
  CARRY4 \out_Final_OBUF[11]_inst_i_13 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[11]_inst_i_13_n_0 ,\out_Final_OBUF[11]_inst_i_13_n_1 ,\out_Final_OBUF[11]_inst_i_13_n_2 ,\out_Final_OBUF[11]_inst_i_13_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\temp[4]__1 [7:4]),
        .O(\sum_b[2]_218 [5:2]),
        .S({\out_Final_OBUF[11]_inst_i_18_n_0 ,\out_Final_OBUF[11]_inst_i_19_n_0 ,\out_Final_OBUF[11]_inst_i_20_n_0 ,\out_Final_OBUF[11]_inst_i_21_n_0 }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[11]_inst_i_17 
       (.I0(\sum_b[2]_218 [5]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [5]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [5]),
        .O(\out_Final_OBUF[11]_inst_i_14_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[11]_inst_i_18 
       (.I0(\temp[4]__1 [7]),
        .I1(\temp[5]__1 [7]),
        .O(\out_Final_OBUF[11]_inst_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[11]_inst_i_19 
       (.I0(\temp[4]__1 [6]),
        .I1(\temp[5]__1 [6]),
        .O(\out_Final_OBUF[11]_inst_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[11]_inst_i_2 
       (.I0(\sum_b[0]_72 [7]),
        .I1(\out_Final_OBUF[15]_inst_i_14_1 ),
        .I2(\sum_b[2]_218 [7]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [7]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [7]),
        .O(\out_Final_OBUF[15]_inst_i_15 [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[11]_inst_i_20 
       (.I0(\temp[4]__1 [5]),
        .I1(\out_Final_OBUF[11]_inst_i_13_0 [1]),
        .I2(\out_Final_OBUF[11]_inst_i_13_1 ),
        .I3(\out_Final_OBUF[15]_inst_i_46_6 [0]),
        .O(\out_Final_OBUF[11]_inst_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[11]_inst_i_21 
       (.I0(\temp[4]__1 [4]),
        .I1(\out_Final_OBUF[11]_inst_i_13_0 [0]),
        .O(\out_Final_OBUF[11]_inst_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[11]_inst_i_3 
       (.I0(\sum_b[0]_72 [6]),
        .I1(\out_Final_OBUF[15]_inst_i_14_0 ),
        .I2(\sum_b[2]_218 [6]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [6]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [6]),
        .O(\out_Final_OBUF[15]_inst_i_15 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[11]_inst_i_4 
       (.I0(\sum_b[0]_72 [5]),
        .I1(\out_Final_OBUF[15]_inst_i_14 ),
        .I2(\sum_b[2]_218 [5]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [5]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [5]),
        .O(\out_Final_OBUF[15]_inst_i_15 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[11]_inst_i_5 
       (.I0(\sum_b[0]_72 [4]),
        .I1(\out_Final_OBUF[11]_inst_i_14_2 ),
        .I2(\sum_b[2]_218 [4]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [4]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [4]),
        .O(\out_Final_OBUF[15]_inst_i_15 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[15]_inst_i_10 
       (.I0(\sum_b[2]_218 [12]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [12]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [12]),
        .O(\out_Final_OBUF[19]_inst_i_14_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[15]_inst_i_11 
       (.I0(\sum_b[2]_218 [11]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [11]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [11]),
        .O(\out_Final_OBUF[19]_inst_i_14_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[15]_inst_i_12 
       (.I0(\sum_b[2]_218 [10]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [10]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [10]),
        .O(\out_Final_OBUF[19]_inst_i_14 ));
  CARRY4 \out_Final_OBUF[15]_inst_i_13 
       (.CI(\out_Final_OBUF[11]_inst_i_13_n_0 ),
        .CO({\out_Final_OBUF[15]_inst_i_13_n_0 ,\out_Final_OBUF[15]_inst_i_13_n_1 ,\out_Final_OBUF[15]_inst_i_13_n_2 ,\out_Final_OBUF[15]_inst_i_13_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\temp[4]__1 [11:8]),
        .O(\sum_b[2]_218 [9:6]),
        .S({\out_Final_OBUF[15]_inst_i_19_n_0 ,\out_Final_OBUF[15]_inst_i_20_n_0 ,\out_Final_OBUF[15]_inst_i_21_n_0 ,\out_Final_OBUF[15]_inst_i_22_n_0 }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[15]_inst_i_17 
       (.I0(\sum_b[2]_218 [9]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [9]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [9]),
        .O(\out_Final_OBUF[15]_inst_i_14_2 ));
  CARRY4 \out_Final_OBUF[15]_inst_i_18 
       (.CI(\out_Final_OBUF[7]_inst_i_13_n_0 ),
        .CO({\out_Final_OBUF[15]_inst_i_18_n_0 ,\out_Final_OBUF[15]_inst_i_18_n_1 ,\out_Final_OBUF[15]_inst_i_18_n_2 ,\out_Final_OBUF[15]_inst_i_18_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[15]_inst_i_18_0 ),
        .O(\temp[4]__1 [9:6]),
        .S({\out_Final_OBUF[15]_inst_i_42_n_0 ,\out_Final_OBUF[15]_inst_i_43_n_0 ,\out_Final_OBUF[15]_inst_i_44_n_0 ,\out_Final_OBUF[15]_inst_i_45_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_19 
       (.I0(\temp[4]__1 [11]),
        .I1(\temp[5]__1 [11]),
        .O(\out_Final_OBUF[15]_inst_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[15]_inst_i_2 
       (.I0(\sum_b[0]_72 [11]),
        .I1(\out_Final_OBUF[19]_inst_i_14_1 ),
        .I2(\sum_b[2]_218 [11]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [11]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [11]),
        .O(\out_Final_OBUF[19]_inst_i_15 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_20 
       (.I0(\temp[4]__1 [10]),
        .I1(\temp[5]__1 [10]),
        .O(\out_Final_OBUF[15]_inst_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_21 
       (.I0(\temp[4]__1 [9]),
        .I1(\temp[5]__1 [9]),
        .O(\out_Final_OBUF[15]_inst_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_22 
       (.I0(\temp[4]__1 [8]),
        .I1(\temp[5]__1 [8]),
        .O(\out_Final_OBUF[15]_inst_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[15]_inst_i_3 
       (.I0(\sum_b[0]_72 [10]),
        .I1(\out_Final_OBUF[19]_inst_i_14_0 ),
        .I2(\sum_b[2]_218 [10]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [10]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [10]),
        .O(\out_Final_OBUF[19]_inst_i_15 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[15]_inst_i_4 
       (.I0(\sum_b[0]_72 [9]),
        .I1(\out_Final_OBUF[19]_inst_i_14 ),
        .I2(\sum_b[2]_218 [9]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [9]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [9]),
        .O(\out_Final_OBUF[19]_inst_i_15 [1]));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_42 
       (.I0(\out_Final_OBUF[15]_inst_i_18_0 [3]),
        .I1(\out_Final_OBUF[15]_inst_i_18_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_18_4 [6]),
        .I3(\out_Final_OBUF[19]_inst_i_18_2 [2]),
        .I4(\out_Final_OBUF[19]_inst_i_18_1 [3]),
        .I5(\out_Final_OBUF[19]_inst_i_18_3 [3]),
        .O(\out_Final_OBUF[15]_inst_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_43 
       (.I0(\out_Final_OBUF[15]_inst_i_18_0 [2]),
        .I1(\out_Final_OBUF[15]_inst_i_18_3 ),
        .I2(\out_Final_OBUF[19]_inst_i_18_4 [5]),
        .I3(\out_Final_OBUF[19]_inst_i_18_2 [1]),
        .I4(\out_Final_OBUF[19]_inst_i_18_1 [2]),
        .I5(\out_Final_OBUF[19]_inst_i_18_3 [2]),
        .O(\out_Final_OBUF[15]_inst_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_44 
       (.I0(\out_Final_OBUF[15]_inst_i_18_0 [1]),
        .I1(\out_Final_OBUF[15]_inst_i_18_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_18_4 [4]),
        .I3(\out_Final_OBUF[19]_inst_i_18_2 [0]),
        .I4(\out_Final_OBUF[19]_inst_i_18_1 [1]),
        .I5(\out_Final_OBUF[19]_inst_i_18_3 [1]),
        .O(\out_Final_OBUF[15]_inst_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[15]_inst_i_45 
       (.I0(\out_Final_OBUF[15]_inst_i_18_0 [0]),
        .I1(\out_Final_OBUF[19]_inst_i_18_1 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_18_2 [0]),
        .I3(\out_Final_OBUF[19]_inst_i_18_3 [1]),
        .I4(\out_Final_OBUF[19]_inst_i_18_4 [3]),
        .I5(\out_Final_OBUF[15]_inst_i_18_1 ),
        .O(\out_Final_OBUF[15]_inst_i_45_n_0 ));
  CARRY4 \out_Final_OBUF[15]_inst_i_46 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[15]_inst_i_46_n_0 ,\out_Final_OBUF[15]_inst_i_46_n_1 ,\out_Final_OBUF[15]_inst_i_46_n_2 ,\out_Final_OBUF[15]_inst_i_46_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[15]_inst_i_46_0 [2:1],\out_Final_OBUF[15]_inst_i_79_n_0 ,\out_Final_OBUF[15]_inst_i_46_0 [0]}),
        .O(\temp[5]__1 [9:6]),
        .S({\out_Final_OBUF[15]_inst_i_81_n_0 ,\out_Final_OBUF[15]_inst_i_82_n_0 ,\out_Final_OBUF[15]_inst_i_83_n_0 ,\out_Final_OBUF[15]_inst_i_84_n_0 }));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[15]_inst_i_5 
       (.I0(\sum_b[0]_72 [8]),
        .I1(\out_Final_OBUF[15]_inst_i_14_2 ),
        .I2(\sum_b[2]_218 [8]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [8]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [8]),
        .O(\out_Final_OBUF[19]_inst_i_15 [0]));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \out_Final_OBUF[15]_inst_i_79 
       (.I0(\out_Final_OBUF[15]_inst_i_46_8 ),
        .I1(\out_Final_OBUF[15]_inst_i_46_6 [1]),
        .I2(data),
        .I3(\out_Final_OBUF[15]_inst_i_46_7 ),
        .O(\out_Final_OBUF[15]_inst_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[15]_inst_i_81 
       (.I0(\out_Final_OBUF[15]_inst_i_46_0 [2]),
        .I1(result[0]),
        .I2(\out_Final_OBUF[15]_inst_i_46_1 ),
        .I3(\out_Final_OBUF[23]_inst_i_25_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_25_3 [2]),
        .I5(\out_Final_OBUF[15]_inst_i_46_2 ),
        .O(\out_Final_OBUF[15]_inst_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[15]_inst_i_82 
       (.I0(\out_Final_OBUF[15]_inst_i_46_0 [1]),
        .I1(\out_Final_OBUF[15]_inst_i_46_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_25_3 [1]),
        .I3(\out_Final_OBUF[15]_inst_i_46_4 ),
        .O(\out_Final_OBUF[15]_inst_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[15]_inst_i_83 
       (.I0(\out_Final_OBUF[15]_inst_i_79_n_0 ),
        .I1(\out_Final_OBUF[15]_inst_i_46_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_25_3 [0]),
        .I3(data),
        .I4(\out_Final_OBUF[15]_inst_i_46_6 [1]),
        .I5(\out_Final_OBUF[15]_inst_i_46_7 ),
        .O(\out_Final_OBUF[15]_inst_i_83_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \out_Final_OBUF[15]_inst_i_84 
       (.I0(\out_Final_OBUF[15]_inst_i_46_8 ),
        .I1(\out_Final_OBUF[15]_inst_i_46_6 [1]),
        .I2(data),
        .I3(\out_Final_OBUF[15]_inst_i_46_7 ),
        .I4(\out_Final_OBUF[15]_inst_i_46_0 [0]),
        .O(\out_Final_OBUF[15]_inst_i_84_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_10 
       (.I0(\sum_b[2]_218 [16]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [16]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [16]),
        .O(\out_Final_OBUF[23]_inst_i_15_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_11 
       (.I0(\sum_b[2]_218 [15]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [15]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [15]),
        .O(\out_Final_OBUF[23]_inst_i_15_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_12 
       (.I0(\sum_b[2]_218 [14]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [14]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [14]),
        .O(\out_Final_OBUF[23]_inst_i_15 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_13 
       (.CI(\out_Final_OBUF[15]_inst_i_13_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_13_n_0 ,\out_Final_OBUF[19]_inst_i_13_n_1 ,\out_Final_OBUF[19]_inst_i_13_n_2 ,\out_Final_OBUF[19]_inst_i_13_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\temp[4]__1 [15:12]),
        .O(\sum_b[2]_218 [13:10]),
        .S({\out_Final_OBUF[19]_inst_i_19_n_0 ,\out_Final_OBUF[19]_inst_i_20_n_0 ,\out_Final_OBUF[19]_inst_i_21_n_0 ,\out_Final_OBUF[19]_inst_i_22_n_0 }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_17 
       (.I0(\sum_b[2]_218 [13]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [13]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [13]),
        .O(\out_Final_OBUF[19]_inst_i_14_2 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_18 
       (.CI(\out_Final_OBUF[15]_inst_i_18_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_18_n_0 ,\out_Final_OBUF[19]_inst_i_18_n_1 ,\out_Final_OBUF[19]_inst_i_18_n_2 ,\out_Final_OBUF[19]_inst_i_18_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[19]_inst_i_18_0 ),
        .O(\temp[4]__1 [13:10]),
        .S({\out_Final_OBUF[19]_inst_i_42_n_0 ,\out_Final_OBUF[19]_inst_i_43_n_0 ,\out_Final_OBUF[19]_inst_i_44_n_0 ,\out_Final_OBUF[19]_inst_i_45_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_19 
       (.I0(\temp[4]__1 [15]),
        .I1(\temp[5]__1 [15]),
        .O(\out_Final_OBUF[19]_inst_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_2 
       (.I0(\sum_b[0]_72 [15]),
        .I1(\out_Final_OBUF[23]_inst_i_15_1 ),
        .I2(\sum_b[2]_218 [15]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [15]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [15]),
        .O(\out_Final_OBUF[23]_inst_i_16 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_20 
       (.I0(\temp[4]__1 [14]),
        .I1(\temp[5]__1 [14]),
        .O(\out_Final_OBUF[19]_inst_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_21 
       (.I0(\temp[4]__1 [13]),
        .I1(\temp[5]__1 [13]),
        .O(\out_Final_OBUF[19]_inst_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_22 
       (.I0(\temp[4]__1 [12]),
        .I1(\temp[5]__1 [12]),
        .O(\out_Final_OBUF[19]_inst_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_3 
       (.I0(\sum_b[0]_72 [14]),
        .I1(\out_Final_OBUF[23]_inst_i_15_0 ),
        .I2(\sum_b[2]_218 [14]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [14]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [14]),
        .O(\out_Final_OBUF[23]_inst_i_16 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_4 
       (.I0(\sum_b[0]_72 [13]),
        .I1(\out_Final_OBUF[23]_inst_i_15 ),
        .I2(\sum_b[2]_218 [13]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [13]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [13]),
        .O(\out_Final_OBUF[23]_inst_i_16 [1]));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_42 
       (.I0(\out_Final_OBUF[19]_inst_i_18_0 [3]),
        .I1(\out_Final_OBUF[19]_inst_i_18_3 [8]),
        .I2(\out_Final_OBUF[19]_inst_i_18_2 [7]),
        .I3(\out_Final_OBUF[19]_inst_i_18_2 [6]),
        .I4(\out_Final_OBUF[19]_inst_i_18_1 [7]),
        .I5(\out_Final_OBUF[19]_inst_i_18_3 [7]),
        .O(\out_Final_OBUF[19]_inst_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \out_Final_OBUF[19]_inst_i_43 
       (.I0(\out_Final_OBUF[19]_inst_i_18_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_18_7 ),
        .I2(\out_Final_OBUF[19]_inst_i_18_2 [5]),
        .I3(\out_Final_OBUF[19]_inst_i_18_1 [6]),
        .I4(\out_Final_OBUF[19]_inst_i_18_3 [6]),
        .O(\out_Final_OBUF[19]_inst_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_44 
       (.I0(\out_Final_OBUF[19]_inst_i_18_0 [1]),
        .I1(\out_Final_OBUF[19]_inst_i_18_6 ),
        .I2(\out_Final_OBUF[19]_inst_i_18_4 [8]),
        .I3(\out_Final_OBUF[19]_inst_i_18_2 [4]),
        .I4(\out_Final_OBUF[19]_inst_i_18_1 [5]),
        .I5(\out_Final_OBUF[19]_inst_i_18_3 [5]),
        .O(\out_Final_OBUF[19]_inst_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_45 
       (.I0(\out_Final_OBUF[19]_inst_i_18_0 [0]),
        .I1(\out_Final_OBUF[19]_inst_i_18_5 ),
        .I2(\out_Final_OBUF[19]_inst_i_18_4 [7]),
        .I3(\out_Final_OBUF[19]_inst_i_18_2 [3]),
        .I4(\out_Final_OBUF[19]_inst_i_18_1 [4]),
        .I5(\out_Final_OBUF[19]_inst_i_18_3 [4]),
        .O(\out_Final_OBUF[19]_inst_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_5 
       (.I0(\sum_b[0]_72 [12]),
        .I1(\out_Final_OBUF[19]_inst_i_14_2 ),
        .I2(\sum_b[2]_218 [12]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [12]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [12]),
        .O(\out_Final_OBUF[23]_inst_i_16 [0]));
  CARRY4 \out_Final_OBUF[23]_inst_i_10 
       (.CI(\out_Final_OBUF[23]_inst_i_14_n_0 ),
        .CO({\sum_b[2]_218 [19],\NLW_out_Final_OBUF[23]_inst_i_10_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\sum_b[2]_218 [18]),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_21_n_1 }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_13 
       (.I0(\sum_b[2]_218 [18]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [18]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [18]),
        .O(\out_Final_OBUF[23]_inst_i_11 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_133 
       (.I0(\out_Final_OBUF[23]_inst_i_56_0 [3]),
        .I1(\out_Final_OBUF[23]_inst_i_56_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_25_3 [6]),
        .I3(\out_Final_OBUF[23]_inst_i_25_1 [2]),
        .I4(result[3]),
        .I5(\out_Final_OBUF[23]_inst_i_25_2 [3]),
        .O(\out_Final_OBUF[23]_inst_i_133_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_134 
       (.I0(\out_Final_OBUF[23]_inst_i_56_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_56_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_25_3 [5]),
        .I3(\out_Final_OBUF[23]_inst_i_25_1 [1]),
        .I4(result[2]),
        .I5(\out_Final_OBUF[23]_inst_i_25_2 [2]),
        .O(\out_Final_OBUF[23]_inst_i_134_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_135 
       (.I0(\out_Final_OBUF[23]_inst_i_56_0 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_56_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_25_3 [4]),
        .I3(\out_Final_OBUF[23]_inst_i_25_1 [0]),
        .I4(result[1]),
        .I5(\out_Final_OBUF[23]_inst_i_25_2 [1]),
        .O(\out_Final_OBUF[23]_inst_i_135_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[23]_inst_i_136 
       (.I0(\out_Final_OBUF[23]_inst_i_56_0 [0]),
        .I1(result[1]),
        .I2(\out_Final_OBUF[23]_inst_i_25_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_25_2 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_25_3 [3]),
        .I5(\out_Final_OBUF[23]_inst_i_56_1 ),
        .O(\out_Final_OBUF[23]_inst_i_136_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_14 
       (.CI(\out_Final_OBUF[19]_inst_i_13_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_14_n_0 ,\out_Final_OBUF[23]_inst_i_14_n_1 ,\out_Final_OBUF[23]_inst_i_14_n_2 ,\out_Final_OBUF[23]_inst_i_14_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_24_n_1 }),
        .O(\sum_b[2]_218 [17:14]),
        .S({\temp[5]__1 [19:17],\out_Final_OBUF[23]_inst_i_26_n_0 }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_18 
       (.I0(\sum_b[2]_218 [17]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [17]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [17]),
        .O(\out_Final_OBUF[23]_inst_i_15_2 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_2 
       (.I0(\sum_b[0]_72 [18]),
        .I1(\out_Final_OBUF[23]_inst_i_11_0 ),
        .I2(\sum_b[2]_218 [18]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [18]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [18]),
        .O(\out_Final_OBUF[23]_inst_i_12 [2]));
  CARRY4 \out_Final_OBUF[23]_inst_i_21 
       (.CI(\out_Final_OBUF[23]_inst_i_25_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_21_n_1 ,\NLW_out_Final_OBUF[23]_inst_i_21_CO_UNCONNECTED [1],\out_Final_OBUF[23]_inst_i_21_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_14_0 }),
        .O(\temp[5]__1 [19:18]),
        .S({\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_14_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_24 
       (.CI(\out_Final_OBUF[19]_inst_i_18_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_24_n_1 ,\NLW_out_Final_OBUF[23]_inst_i_24_CO_UNCONNECTED [1],\out_Final_OBUF[23]_inst_i_24_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\out_Final_OBUF[19]_inst_i_13_0 }),
        .O(\temp[4]__1 [15:14]),
        .S({\<const0> ,\<const1> ,S}));
  CARRY4 \out_Final_OBUF[23]_inst_i_25 
       (.CI(\out_Final_OBUF[23]_inst_i_56_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_25_n_0 ,\out_Final_OBUF[23]_inst_i_25_n_1 ,\out_Final_OBUF[23]_inst_i_25_n_2 ,\out_Final_OBUF[23]_inst_i_25_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[23]_inst_i_25_0 ),
        .O(\temp[5]__1 [17:14]),
        .S({\out_Final_OBUF[23]_inst_i_61_n_0 ,\out_Final_OBUF[23]_inst_i_62_n_0 ,\out_Final_OBUF[23]_inst_i_63_n_0 ,\out_Final_OBUF[23]_inst_i_64_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_26 
       (.I0(\out_Final_OBUF[23]_inst_i_24_n_1 ),
        .I1(\temp[5]__1 [16]),
        .O(\out_Final_OBUF[23]_inst_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_3 
       (.I0(\sum_b[0]_72 [17]),
        .I1(\out_Final_OBUF[23]_inst_i_11 ),
        .I2(\sum_b[2]_218 [17]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [17]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [17]),
        .O(\out_Final_OBUF[23]_inst_i_12 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_4 
       (.I0(\sum_b[0]_72 [16]),
        .I1(\out_Final_OBUF[23]_inst_i_15_2 ),
        .I2(\sum_b[2]_218 [16]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [16]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [16]),
        .O(\out_Final_OBUF[23]_inst_i_12 [0]));
  CARRY4 \out_Final_OBUF[23]_inst_i_56 
       (.CI(\out_Final_OBUF[15]_inst_i_46_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_56_n_0 ,\out_Final_OBUF[23]_inst_i_56_n_1 ,\out_Final_OBUF[23]_inst_i_56_n_2 ,\out_Final_OBUF[23]_inst_i_56_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[23]_inst_i_56_0 ),
        .O(\temp[5]__1 [13:10]),
        .S({\out_Final_OBUF[23]_inst_i_133_n_0 ,\out_Final_OBUF[23]_inst_i_134_n_0 ,\out_Final_OBUF[23]_inst_i_135_n_0 ,\out_Final_OBUF[23]_inst_i_136_n_0 }));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_61 
       (.I0(\out_Final_OBUF[23]_inst_i_25_0 [3]),
        .I1(\out_Final_OBUF[23]_inst_i_25_2 [8]),
        .I2(\out_Final_OBUF[23]_inst_i_25_1 [7]),
        .I3(\out_Final_OBUF[23]_inst_i_25_1 [6]),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_25_2 [7]),
        .O(\out_Final_OBUF[23]_inst_i_61_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \out_Final_OBUF[23]_inst_i_62 
       (.I0(\out_Final_OBUF[23]_inst_i_25_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_25_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_25_1 [5]),
        .I3(result[6]),
        .I4(\out_Final_OBUF[23]_inst_i_25_2 [6]),
        .O(\out_Final_OBUF[23]_inst_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_63 
       (.I0(\out_Final_OBUF[23]_inst_i_25_0 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_25_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_25_3 [8]),
        .I3(\out_Final_OBUF[23]_inst_i_25_1 [4]),
        .I4(result[5]),
        .I5(\out_Final_OBUF[23]_inst_i_25_2 [5]),
        .O(\out_Final_OBUF[23]_inst_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_64 
       (.I0(\out_Final_OBUF[23]_inst_i_25_0 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_25_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_25_3 [7]),
        .I3(\out_Final_OBUF[23]_inst_i_25_1 [3]),
        .I4(result[4]),
        .I5(\out_Final_OBUF[23]_inst_i_25_2 [4]),
        .O(\out_Final_OBUF[23]_inst_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_9 
       (.I0(\sum_b[2]_218 [19]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [19]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [19]),
        .O(\out_Final_OBUF[23]_inst_i_11_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[7]_inst_i_10 
       (.I0(\sum_b[2]_218 [4]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [4]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [4]),
        .O(\out_Final_OBUF[11]_inst_i_14_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[7]_inst_i_11 
       (.I0(\sum_b[2]_218 [3]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [3]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [3]),
        .O(\out_Final_OBUF[11]_inst_i_14_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[7]_inst_i_12 
       (.I0(\sum_b[2]_218 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [2]),
        .O(\out_Final_OBUF[11]_inst_i_14 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_13 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_13_n_0 ,\out_Final_OBUF[7]_inst_i_13_n_1 ,\out_Final_OBUF[7]_inst_i_13_n_2 ,\out_Final_OBUF[7]_inst_i_13_n_3 }),
        .CYINIT(\<const0> ),
        .DI({DI,\out_Final_OBUF[7]_inst_i_21_n_0 }),
        .O({\temp[4]__1 [5:4],\sum_b[2]_218 [1:0]}),
        .S({\out_Final_OBUF[7]_inst_i_22_n_0 ,\out_Final_OBUF[7]_inst_i_23_n_0 ,\out_Final_OBUF[7]_inst_i_24_n_0 ,\out_Final_OBUF[7]_inst_i_25_n_0 }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[7]_inst_i_17 
       (.I0(\sum_b[2]_218 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_6_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_6 [1]),
        .O(\out_Final_OBUF[7]_inst_i_14 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[7]_inst_i_2 
       (.I0(\sum_b[0]_72 [3]),
        .I1(\out_Final_OBUF[11]_inst_i_14_1 ),
        .I2(\sum_b[2]_218 [3]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [3]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [3]),
        .O(\out_Final_OBUF[11]_inst_i_15 [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_21 
       (.I0(\out_Final_OBUF[7]_inst_i_13_6 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_13_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_13_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_13_10 ),
        .O(\out_Final_OBUF[7]_inst_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[7]_inst_i_22 
       (.I0(DI[2]),
        .I1(\out_Final_OBUF[19]_inst_i_18_1 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_13_0 ),
        .I3(\out_Final_OBUF[19]_inst_i_18_3 [0]),
        .I4(\out_Final_OBUF[19]_inst_i_18_4 [2]),
        .I5(\out_Final_OBUF[7]_inst_i_13_1 ),
        .O(\out_Final_OBUF[7]_inst_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_23 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[7]_inst_i_13_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_18_4 [1]),
        .I3(\out_Final_OBUF[7]_inst_i_13_3 ),
        .O(\out_Final_OBUF[7]_inst_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_24 
       (.I0(DI[0]),
        .I1(\out_Final_OBUF[7]_inst_i_13_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_18_4 [0]),
        .I3(\out_Final_OBUF[7]_inst_i_13_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_13_6 [1]),
        .I5(\out_Final_OBUF[7]_inst_i_13_7 ),
        .O(\out_Final_OBUF[7]_inst_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hA66A)) 
    \out_Final_OBUF[7]_inst_i_25 
       (.I0(\out_Final_OBUF[7]_inst_i_21_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_13_6 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_13_8 ),
        .I3(\out_Final_OBUF[7]_inst_i_13_9 ),
        .O(\out_Final_OBUF[7]_inst_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[7]_inst_i_3 
       (.I0(\sum_b[0]_72 [2]),
        .I1(\out_Final_OBUF[11]_inst_i_14_0 ),
        .I2(\sum_b[2]_218 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [2]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [2]),
        .O(\out_Final_OBUF[11]_inst_i_15 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[7]_inst_i_4 
       (.I0(\sum_b[0]_72 [1]),
        .I1(\out_Final_OBUF[11]_inst_i_14 ),
        .I2(\sum_b[2]_218 [1]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [1]),
        .O(\out_Final_OBUF[11]_inst_i_15 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[7]_inst_i_5 
       (.I0(\sum_b[0]_72 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_14 ),
        .I2(\sum_b[2]_218 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_6 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_6_0 [0]),
        .O(\out_Final_OBUF[11]_inst_i_15 [0]));
endmodule

(* ORIG_REF_NAME = "bitsAddTree2" *) 
module bitsAddTree2_25
   (\out_Final_OBUF[23]_inst_i_23_0 ,
    \out_Final_OBUF[23]_inst_i_10 ,
    DI,
    \out_Final_OBUF[15]_inst_i_28_0 ,
    \out_Final_OBUF[19]_inst_i_28_0 ,
    \out_Final_OBUF[19]_inst_i_15_0 ,
    S,
    \out_Final_OBUF[15]_inst_i_64_0 ,
    \out_Final_OBUF[23]_inst_i_82_0 ,
    \out_Final_OBUF[23]_inst_i_31_0 ,
    \out_Final_OBUF[23]_inst_i_16_0 ,
    \out_Final_OBUF[23]_inst_i_16_1 ,
    result,
    \out_Final_OBUF[23]_inst_i_31_1 ,
    \out_Final_OBUF[23]_inst_i_31_2 ,
    \out_Final_OBUF[23]_inst_i_31_3 ,
    \out_Final_OBUF[23]_inst_i_82_1 ,
    \out_Final_OBUF[15]_inst_i_64_1 ,
    \out_Final_OBUF[15]_inst_i_64_2 ,
    \out_Final_OBUF[15]_inst_i_64_3 ,
    \out_Final_OBUF[15]_inst_i_64_4 ,
    \out_Final_OBUF[15]_inst_i_64_5 ,
    data,
    \out_Final_OBUF[15]_inst_i_64_6 ,
    \out_Final_OBUF[15]_inst_i_64_7 ,
    \out_Final_OBUF[11]_inst_i_15_0 ,
    \out_Final_OBUF[11]_inst_i_15_1 ,
    \out_Final_OBUF[19]_inst_i_28_1 ,
    \out_Final_OBUF[19]_inst_i_28_2 ,
    \out_Final_OBUF[19]_inst_i_28_3 ,
    \out_Final_OBUF[19]_inst_i_28_4 ,
    \out_Final_OBUF[15]_inst_i_28_1 ,
    \out_Final_OBUF[7]_inst_i_15_0 ,
    \out_Final_OBUF[7]_inst_i_15_1 ,
    \out_Final_OBUF[7]_inst_i_15_2 ,
    \out_Final_OBUF[7]_inst_i_15_3 ,
    \out_Final_OBUF[7]_inst_i_15_4 ,
    \out_Final_OBUF[7]_inst_i_15_5 ,
    \out_Final_OBUF[7]_inst_i_15_6 ,
    \out_Final_OBUF[7]_inst_i_15_7 ,
    \out_Final_OBUF[7]_inst_i_15_8 ,
    \out_Final_OBUF[7]_inst_i_15_9 ,
    \out_Final_OBUF[7]_inst_i_15_10 ,
    \out_Final_OBUF[15]_inst_i_28_2 ,
    \out_Final_OBUF[15]_inst_i_28_3 ,
    \out_Final_OBUF[15]_inst_i_28_4 ,
    \out_Final_OBUF[19]_inst_i_28_5 ,
    \out_Final_OBUF[19]_inst_i_28_6 ,
    \out_Final_OBUF[19]_inst_i_28_7 ,
    \out_Final_OBUF[23]_inst_i_82_2 ,
    \out_Final_OBUF[23]_inst_i_82_3 ,
    \out_Final_OBUF[23]_inst_i_82_4 ,
    \out_Final_OBUF[23]_inst_i_31_4 ,
    \out_Final_OBUF[23]_inst_i_31_5 ,
    \out_Final_OBUF[23]_inst_i_31_6 ,
    \out_Final_OBUF[15]_inst_i_64_8 ,
    \out_Final_OBUF[23]_inst_i_5 ,
    \sum_b[2]_218 );
  output [19:0]\out_Final_OBUF[23]_inst_i_23_0 ;
  output \out_Final_OBUF[23]_inst_i_10 ;
  input [2:0]DI;
  input [3:0]\out_Final_OBUF[15]_inst_i_28_0 ;
  input [3:0]\out_Final_OBUF[19]_inst_i_28_0 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_15_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[15]_inst_i_64_0 ;
  input [3:0]\out_Final_OBUF[23]_inst_i_82_0 ;
  input [3:0]\out_Final_OBUF[23]_inst_i_31_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_16_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_16_1 ;
  input [7:0]result;
  input [7:0]\out_Final_OBUF[23]_inst_i_31_1 ;
  input [8:0]\out_Final_OBUF[23]_inst_i_31_2 ;
  input [8:0]\out_Final_OBUF[23]_inst_i_31_3 ;
  input \out_Final_OBUF[23]_inst_i_82_1 ;
  input \out_Final_OBUF[15]_inst_i_64_1 ;
  input \out_Final_OBUF[15]_inst_i_64_2 ;
  input \out_Final_OBUF[15]_inst_i_64_3 ;
  input \out_Final_OBUF[15]_inst_i_64_4 ;
  input \out_Final_OBUF[15]_inst_i_64_5 ;
  input [0:0]data;
  input [1:0]\out_Final_OBUF[15]_inst_i_64_6 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_64_7 ;
  input [1:0]\out_Final_OBUF[11]_inst_i_15_0 ;
  input [0:0]\out_Final_OBUF[11]_inst_i_15_1 ;
  input [7:0]\out_Final_OBUF[19]_inst_i_28_1 ;
  input [7:0]\out_Final_OBUF[19]_inst_i_28_2 ;
  input [8:0]\out_Final_OBUF[19]_inst_i_28_3 ;
  input [8:0]\out_Final_OBUF[19]_inst_i_28_4 ;
  input \out_Final_OBUF[15]_inst_i_28_1 ;
  input \out_Final_OBUF[7]_inst_i_15_0 ;
  input \out_Final_OBUF[7]_inst_i_15_1 ;
  input \out_Final_OBUF[7]_inst_i_15_2 ;
  input \out_Final_OBUF[7]_inst_i_15_3 ;
  input \out_Final_OBUF[7]_inst_i_15_4 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_15_5 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_15_6 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_15_7 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_15_8 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_15_9 ;
  input \out_Final_OBUF[7]_inst_i_15_10 ;
  input \out_Final_OBUF[15]_inst_i_28_2 ;
  input \out_Final_OBUF[15]_inst_i_28_3 ;
  input \out_Final_OBUF[15]_inst_i_28_4 ;
  input \out_Final_OBUF[19]_inst_i_28_5 ;
  input \out_Final_OBUF[19]_inst_i_28_6 ;
  input \out_Final_OBUF[19]_inst_i_28_7 ;
  input \out_Final_OBUF[23]_inst_i_82_2 ;
  input \out_Final_OBUF[23]_inst_i_82_3 ;
  input \out_Final_OBUF[23]_inst_i_82_4 ;
  input \out_Final_OBUF[23]_inst_i_31_4 ;
  input \out_Final_OBUF[23]_inst_i_31_5 ;
  input \out_Final_OBUF[23]_inst_i_31_6 ;
  input \out_Final_OBUF[15]_inst_i_64_8 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_5 ;
  input [0:0]\sum_b[2]_218 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]DI;
  wire [1:0]S;
  wire [0:0]data;
  wire [1:0]\out_Final_OBUF[11]_inst_i_15_0 ;
  wire [0:0]\out_Final_OBUF[11]_inst_i_15_1 ;
  wire \out_Final_OBUF[11]_inst_i_15_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_15_n_1 ;
  wire \out_Final_OBUF[11]_inst_i_15_n_2 ;
  wire \out_Final_OBUF[11]_inst_i_15_n_3 ;
  wire \out_Final_OBUF[11]_inst_i_26_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_27_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_28_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_29_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_101_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_103_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_104_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_105_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_106_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_15_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_15_n_1 ;
  wire \out_Final_OBUF[15]_inst_i_15_n_2 ;
  wire \out_Final_OBUF[15]_inst_i_15_n_3 ;
  wire [3:0]\out_Final_OBUF[15]_inst_i_28_0 ;
  wire \out_Final_OBUF[15]_inst_i_28_1 ;
  wire \out_Final_OBUF[15]_inst_i_28_2 ;
  wire \out_Final_OBUF[15]_inst_i_28_3 ;
  wire \out_Final_OBUF[15]_inst_i_28_4 ;
  wire \out_Final_OBUF[15]_inst_i_28_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_28_n_1 ;
  wire \out_Final_OBUF[15]_inst_i_28_n_2 ;
  wire \out_Final_OBUF[15]_inst_i_28_n_3 ;
  wire \out_Final_OBUF[15]_inst_i_29_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_30_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_31_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_32_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_60_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_61_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_62_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_63_n_0 ;
  wire [2:0]\out_Final_OBUF[15]_inst_i_64_0 ;
  wire \out_Final_OBUF[15]_inst_i_64_1 ;
  wire \out_Final_OBUF[15]_inst_i_64_2 ;
  wire \out_Final_OBUF[15]_inst_i_64_3 ;
  wire \out_Final_OBUF[15]_inst_i_64_4 ;
  wire \out_Final_OBUF[15]_inst_i_64_5 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_64_6 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_64_7 ;
  wire \out_Final_OBUF[15]_inst_i_64_8 ;
  wire \out_Final_OBUF[15]_inst_i_64_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_64_n_1 ;
  wire \out_Final_OBUF[15]_inst_i_64_n_2 ;
  wire \out_Final_OBUF[15]_inst_i_64_n_3 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_15_0 ;
  wire \out_Final_OBUF[19]_inst_i_15_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_15_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_15_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_15_n_3 ;
  wire [3:0]\out_Final_OBUF[19]_inst_i_28_0 ;
  wire [7:0]\out_Final_OBUF[19]_inst_i_28_1 ;
  wire [7:0]\out_Final_OBUF[19]_inst_i_28_2 ;
  wire [8:0]\out_Final_OBUF[19]_inst_i_28_3 ;
  wire [8:0]\out_Final_OBUF[19]_inst_i_28_4 ;
  wire \out_Final_OBUF[19]_inst_i_28_5 ;
  wire \out_Final_OBUF[19]_inst_i_28_6 ;
  wire \out_Final_OBUF[19]_inst_i_28_7 ;
  wire \out_Final_OBUF[19]_inst_i_28_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_28_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_28_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_28_n_3 ;
  wire \out_Final_OBUF[19]_inst_i_29_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_30_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_31_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_32_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_58_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_59_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_60_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_61_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_10 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_16_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_16_1 ;
  wire \out_Final_OBUF[23]_inst_i_16_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_16_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_16_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_16_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_177_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_178_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_179_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_180_n_0 ;
  wire [19:0]\out_Final_OBUF[23]_inst_i_23_0 ;
  wire \out_Final_OBUF[23]_inst_i_23_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_23_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_30_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_30_n_3 ;
  wire [3:0]\out_Final_OBUF[23]_inst_i_31_0 ;
  wire [7:0]\out_Final_OBUF[23]_inst_i_31_1 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_31_2 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_31_3 ;
  wire \out_Final_OBUF[23]_inst_i_31_4 ;
  wire \out_Final_OBUF[23]_inst_i_31_5 ;
  wire \out_Final_OBUF[23]_inst_i_31_6 ;
  wire \out_Final_OBUF[23]_inst_i_31_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_31_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_31_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_31_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_32_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_5 ;
  wire [3:0]\out_Final_OBUF[23]_inst_i_82_0 ;
  wire \out_Final_OBUF[23]_inst_i_82_1 ;
  wire \out_Final_OBUF[23]_inst_i_82_2 ;
  wire \out_Final_OBUF[23]_inst_i_82_3 ;
  wire \out_Final_OBUF[23]_inst_i_82_4 ;
  wire \out_Final_OBUF[23]_inst_i_82_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_82_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_82_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_82_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_87_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_88_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_89_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_90_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_15_0 ;
  wire \out_Final_OBUF[7]_inst_i_15_1 ;
  wire \out_Final_OBUF[7]_inst_i_15_10 ;
  wire \out_Final_OBUF[7]_inst_i_15_2 ;
  wire \out_Final_OBUF[7]_inst_i_15_3 ;
  wire \out_Final_OBUF[7]_inst_i_15_4 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_15_5 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_15_6 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_15_7 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_15_8 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_15_9 ;
  wire \out_Final_OBUF[7]_inst_i_15_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_15_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_15_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_15_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_37_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_38_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_39_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_40_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_41_n_0 ;
  wire [7:0]result;
  wire [0:0]\sum_b[2]_218 ;
  wire [15:4]\temp[4]__2 ;
  wire [19:6]\temp[5]__2 ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_23_CO_UNCONNECTED ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_30_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[11]_inst_i_15 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[11]_inst_i_15_n_0 ,\out_Final_OBUF[11]_inst_i_15_n_1 ,\out_Final_OBUF[11]_inst_i_15_n_2 ,\out_Final_OBUF[11]_inst_i_15_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\temp[4]__2 [7:4]),
        .O(\out_Final_OBUF[23]_inst_i_23_0 [5:2]),
        .S({\out_Final_OBUF[11]_inst_i_26_n_0 ,\out_Final_OBUF[11]_inst_i_27_n_0 ,\out_Final_OBUF[11]_inst_i_28_n_0 ,\out_Final_OBUF[11]_inst_i_29_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[11]_inst_i_26 
       (.I0(\temp[4]__2 [7]),
        .I1(\temp[5]__2 [7]),
        .O(\out_Final_OBUF[11]_inst_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[11]_inst_i_27 
       (.I0(\temp[4]__2 [6]),
        .I1(\temp[5]__2 [6]),
        .O(\out_Final_OBUF[11]_inst_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[11]_inst_i_28 
       (.I0(\temp[4]__2 [5]),
        .I1(\out_Final_OBUF[11]_inst_i_15_0 [1]),
        .I2(\out_Final_OBUF[11]_inst_i_15_1 ),
        .I3(\out_Final_OBUF[15]_inst_i_64_6 [0]),
        .O(\out_Final_OBUF[11]_inst_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[11]_inst_i_29 
       (.I0(\temp[4]__2 [4]),
        .I1(\out_Final_OBUF[11]_inst_i_15_0 [0]),
        .O(\out_Final_OBUF[11]_inst_i_29_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \out_Final_OBUF[15]_inst_i_101 
       (.I0(\out_Final_OBUF[15]_inst_i_64_8 ),
        .I1(\out_Final_OBUF[15]_inst_i_64_6 [1]),
        .I2(data),
        .I3(\out_Final_OBUF[15]_inst_i_64_7 ),
        .O(\out_Final_OBUF[15]_inst_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[15]_inst_i_103 
       (.I0(\out_Final_OBUF[15]_inst_i_64_0 [2]),
        .I1(result[0]),
        .I2(\out_Final_OBUF[15]_inst_i_64_1 ),
        .I3(\out_Final_OBUF[23]_inst_i_31_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_31_3 [2]),
        .I5(\out_Final_OBUF[15]_inst_i_64_2 ),
        .O(\out_Final_OBUF[15]_inst_i_103_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[15]_inst_i_104 
       (.I0(\out_Final_OBUF[15]_inst_i_64_0 [1]),
        .I1(\out_Final_OBUF[15]_inst_i_64_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_31_3 [1]),
        .I3(\out_Final_OBUF[15]_inst_i_64_4 ),
        .O(\out_Final_OBUF[15]_inst_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[15]_inst_i_105 
       (.I0(\out_Final_OBUF[15]_inst_i_101_n_0 ),
        .I1(\out_Final_OBUF[15]_inst_i_64_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_31_3 [0]),
        .I3(data),
        .I4(\out_Final_OBUF[15]_inst_i_64_6 [1]),
        .I5(\out_Final_OBUF[15]_inst_i_64_7 ),
        .O(\out_Final_OBUF[15]_inst_i_105_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \out_Final_OBUF[15]_inst_i_106 
       (.I0(\out_Final_OBUF[15]_inst_i_64_8 ),
        .I1(\out_Final_OBUF[15]_inst_i_64_6 [1]),
        .I2(data),
        .I3(\out_Final_OBUF[15]_inst_i_64_7 ),
        .I4(\out_Final_OBUF[15]_inst_i_64_0 [0]),
        .O(\out_Final_OBUF[15]_inst_i_106_n_0 ));
  CARRY4 \out_Final_OBUF[15]_inst_i_15 
       (.CI(\out_Final_OBUF[11]_inst_i_15_n_0 ),
        .CO({\out_Final_OBUF[15]_inst_i_15_n_0 ,\out_Final_OBUF[15]_inst_i_15_n_1 ,\out_Final_OBUF[15]_inst_i_15_n_2 ,\out_Final_OBUF[15]_inst_i_15_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\temp[4]__2 [11:8]),
        .O(\out_Final_OBUF[23]_inst_i_23_0 [9:6]),
        .S({\out_Final_OBUF[15]_inst_i_29_n_0 ,\out_Final_OBUF[15]_inst_i_30_n_0 ,\out_Final_OBUF[15]_inst_i_31_n_0 ,\out_Final_OBUF[15]_inst_i_32_n_0 }));
  CARRY4 \out_Final_OBUF[15]_inst_i_28 
       (.CI(\out_Final_OBUF[7]_inst_i_15_n_0 ),
        .CO({\out_Final_OBUF[15]_inst_i_28_n_0 ,\out_Final_OBUF[15]_inst_i_28_n_1 ,\out_Final_OBUF[15]_inst_i_28_n_2 ,\out_Final_OBUF[15]_inst_i_28_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[15]_inst_i_28_0 ),
        .O(\temp[4]__2 [9:6]),
        .S({\out_Final_OBUF[15]_inst_i_60_n_0 ,\out_Final_OBUF[15]_inst_i_61_n_0 ,\out_Final_OBUF[15]_inst_i_62_n_0 ,\out_Final_OBUF[15]_inst_i_63_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_29 
       (.I0(\temp[4]__2 [11]),
        .I1(\temp[5]__2 [11]),
        .O(\out_Final_OBUF[15]_inst_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_30 
       (.I0(\temp[4]__2 [10]),
        .I1(\temp[5]__2 [10]),
        .O(\out_Final_OBUF[15]_inst_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_31 
       (.I0(\temp[4]__2 [9]),
        .I1(\temp[5]__2 [9]),
        .O(\out_Final_OBUF[15]_inst_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_32 
       (.I0(\temp[4]__2 [8]),
        .I1(\temp[5]__2 [8]),
        .O(\out_Final_OBUF[15]_inst_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_60 
       (.I0(\out_Final_OBUF[15]_inst_i_28_0 [3]),
        .I1(\out_Final_OBUF[15]_inst_i_28_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_28_4 [6]),
        .I3(\out_Final_OBUF[19]_inst_i_28_2 [2]),
        .I4(\out_Final_OBUF[19]_inst_i_28_1 [3]),
        .I5(\out_Final_OBUF[19]_inst_i_28_3 [3]),
        .O(\out_Final_OBUF[15]_inst_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_61 
       (.I0(\out_Final_OBUF[15]_inst_i_28_0 [2]),
        .I1(\out_Final_OBUF[15]_inst_i_28_3 ),
        .I2(\out_Final_OBUF[19]_inst_i_28_4 [5]),
        .I3(\out_Final_OBUF[19]_inst_i_28_2 [1]),
        .I4(\out_Final_OBUF[19]_inst_i_28_1 [2]),
        .I5(\out_Final_OBUF[19]_inst_i_28_3 [2]),
        .O(\out_Final_OBUF[15]_inst_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_62 
       (.I0(\out_Final_OBUF[15]_inst_i_28_0 [1]),
        .I1(\out_Final_OBUF[15]_inst_i_28_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_28_4 [4]),
        .I3(\out_Final_OBUF[19]_inst_i_28_2 [0]),
        .I4(\out_Final_OBUF[19]_inst_i_28_1 [1]),
        .I5(\out_Final_OBUF[19]_inst_i_28_3 [1]),
        .O(\out_Final_OBUF[15]_inst_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[15]_inst_i_63 
       (.I0(\out_Final_OBUF[15]_inst_i_28_0 [0]),
        .I1(\out_Final_OBUF[19]_inst_i_28_1 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_28_2 [0]),
        .I3(\out_Final_OBUF[19]_inst_i_28_3 [1]),
        .I4(\out_Final_OBUF[19]_inst_i_28_4 [3]),
        .I5(\out_Final_OBUF[15]_inst_i_28_1 ),
        .O(\out_Final_OBUF[15]_inst_i_63_n_0 ));
  CARRY4 \out_Final_OBUF[15]_inst_i_64 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[15]_inst_i_64_n_0 ,\out_Final_OBUF[15]_inst_i_64_n_1 ,\out_Final_OBUF[15]_inst_i_64_n_2 ,\out_Final_OBUF[15]_inst_i_64_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[15]_inst_i_64_0 [2:1],\out_Final_OBUF[15]_inst_i_101_n_0 ,\out_Final_OBUF[15]_inst_i_64_0 [0]}),
        .O(\temp[5]__2 [9:6]),
        .S({\out_Final_OBUF[15]_inst_i_103_n_0 ,\out_Final_OBUF[15]_inst_i_104_n_0 ,\out_Final_OBUF[15]_inst_i_105_n_0 ,\out_Final_OBUF[15]_inst_i_106_n_0 }));
  CARRY4 \out_Final_OBUF[19]_inst_i_15 
       (.CI(\out_Final_OBUF[15]_inst_i_15_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_15_n_0 ,\out_Final_OBUF[19]_inst_i_15_n_1 ,\out_Final_OBUF[19]_inst_i_15_n_2 ,\out_Final_OBUF[19]_inst_i_15_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\temp[4]__2 [15:12]),
        .O(\out_Final_OBUF[23]_inst_i_23_0 [13:10]),
        .S({\out_Final_OBUF[19]_inst_i_29_n_0 ,\out_Final_OBUF[19]_inst_i_30_n_0 ,\out_Final_OBUF[19]_inst_i_31_n_0 ,\out_Final_OBUF[19]_inst_i_32_n_0 }));
  CARRY4 \out_Final_OBUF[19]_inst_i_28 
       (.CI(\out_Final_OBUF[15]_inst_i_28_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_28_n_0 ,\out_Final_OBUF[19]_inst_i_28_n_1 ,\out_Final_OBUF[19]_inst_i_28_n_2 ,\out_Final_OBUF[19]_inst_i_28_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[19]_inst_i_28_0 ),
        .O(\temp[4]__2 [13:10]),
        .S({\out_Final_OBUF[19]_inst_i_58_n_0 ,\out_Final_OBUF[19]_inst_i_59_n_0 ,\out_Final_OBUF[19]_inst_i_60_n_0 ,\out_Final_OBUF[19]_inst_i_61_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_29 
       (.I0(\temp[4]__2 [15]),
        .I1(\temp[5]__2 [15]),
        .O(\out_Final_OBUF[19]_inst_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_30 
       (.I0(\temp[4]__2 [14]),
        .I1(\temp[5]__2 [14]),
        .O(\out_Final_OBUF[19]_inst_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_31 
       (.I0(\temp[4]__2 [13]),
        .I1(\temp[5]__2 [13]),
        .O(\out_Final_OBUF[19]_inst_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_32 
       (.I0(\temp[4]__2 [12]),
        .I1(\temp[5]__2 [12]),
        .O(\out_Final_OBUF[19]_inst_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_58 
       (.I0(\out_Final_OBUF[19]_inst_i_28_0 [3]),
        .I1(\out_Final_OBUF[19]_inst_i_28_3 [8]),
        .I2(\out_Final_OBUF[19]_inst_i_28_2 [7]),
        .I3(\out_Final_OBUF[19]_inst_i_28_2 [6]),
        .I4(\out_Final_OBUF[19]_inst_i_28_1 [7]),
        .I5(\out_Final_OBUF[19]_inst_i_28_3 [7]),
        .O(\out_Final_OBUF[19]_inst_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \out_Final_OBUF[19]_inst_i_59 
       (.I0(\out_Final_OBUF[19]_inst_i_28_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_28_7 ),
        .I2(\out_Final_OBUF[19]_inst_i_28_2 [5]),
        .I3(\out_Final_OBUF[19]_inst_i_28_1 [6]),
        .I4(\out_Final_OBUF[19]_inst_i_28_3 [6]),
        .O(\out_Final_OBUF[19]_inst_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_60 
       (.I0(\out_Final_OBUF[19]_inst_i_28_0 [1]),
        .I1(\out_Final_OBUF[19]_inst_i_28_6 ),
        .I2(\out_Final_OBUF[19]_inst_i_28_4 [8]),
        .I3(\out_Final_OBUF[19]_inst_i_28_2 [4]),
        .I4(\out_Final_OBUF[19]_inst_i_28_1 [5]),
        .I5(\out_Final_OBUF[19]_inst_i_28_3 [5]),
        .O(\out_Final_OBUF[19]_inst_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_61 
       (.I0(\out_Final_OBUF[19]_inst_i_28_0 [0]),
        .I1(\out_Final_OBUF[19]_inst_i_28_5 ),
        .I2(\out_Final_OBUF[19]_inst_i_28_4 [7]),
        .I3(\out_Final_OBUF[19]_inst_i_28_2 [3]),
        .I4(\out_Final_OBUF[19]_inst_i_28_1 [4]),
        .I5(\out_Final_OBUF[19]_inst_i_28_3 [4]),
        .O(\out_Final_OBUF[19]_inst_i_61_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_12 
       (.CI(\out_Final_OBUF[23]_inst_i_16_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_23_0 [19],\NLW_out_Final_OBUF[23]_inst_i_12_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_23_0 [18]),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_23_n_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_16 
       (.CI(\out_Final_OBUF[19]_inst_i_15_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_16_n_0 ,\out_Final_OBUF[23]_inst_i_16_n_1 ,\out_Final_OBUF[23]_inst_i_16_n_2 ,\out_Final_OBUF[23]_inst_i_16_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_30_n_1 }),
        .O(\out_Final_OBUF[23]_inst_i_23_0 [17:14]),
        .S({\temp[5]__2 [19:17],\out_Final_OBUF[23]_inst_i_32_n_0 }));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_177 
       (.I0(\out_Final_OBUF[23]_inst_i_82_0 [3]),
        .I1(\out_Final_OBUF[23]_inst_i_82_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_31_3 [6]),
        .I3(\out_Final_OBUF[23]_inst_i_31_1 [2]),
        .I4(result[3]),
        .I5(\out_Final_OBUF[23]_inst_i_31_2 [3]),
        .O(\out_Final_OBUF[23]_inst_i_177_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_178 
       (.I0(\out_Final_OBUF[23]_inst_i_82_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_82_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_31_3 [5]),
        .I3(\out_Final_OBUF[23]_inst_i_31_1 [1]),
        .I4(result[2]),
        .I5(\out_Final_OBUF[23]_inst_i_31_2 [2]),
        .O(\out_Final_OBUF[23]_inst_i_178_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_179 
       (.I0(\out_Final_OBUF[23]_inst_i_82_0 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_82_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_31_3 [4]),
        .I3(\out_Final_OBUF[23]_inst_i_31_1 [0]),
        .I4(result[1]),
        .I5(\out_Final_OBUF[23]_inst_i_31_2 [1]),
        .O(\out_Final_OBUF[23]_inst_i_179_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[23]_inst_i_180 
       (.I0(\out_Final_OBUF[23]_inst_i_82_0 [0]),
        .I1(result[1]),
        .I2(\out_Final_OBUF[23]_inst_i_31_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_31_2 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_31_3 [3]),
        .I5(\out_Final_OBUF[23]_inst_i_82_1 ),
        .O(\out_Final_OBUF[23]_inst_i_180_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \out_Final_OBUF[23]_inst_i_19 
       (.I0(\out_Final_OBUF[23]_inst_i_23_0 [18]),
        .I1(\out_Final_OBUF[23]_inst_i_5 ),
        .I2(\sum_b[2]_218 ),
        .O(\out_Final_OBUF[23]_inst_i_10 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_23 
       (.CI(\out_Final_OBUF[23]_inst_i_31_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_23_n_1 ,\NLW_out_Final_OBUF[23]_inst_i_23_CO_UNCONNECTED [1],\out_Final_OBUF[23]_inst_i_23_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_16_0 }),
        .O(\temp[5]__2 [19:18]),
        .S({\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_16_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_30 
       (.CI(\out_Final_OBUF[19]_inst_i_28_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_30_n_1 ,\NLW_out_Final_OBUF[23]_inst_i_30_CO_UNCONNECTED [1],\out_Final_OBUF[23]_inst_i_30_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\out_Final_OBUF[19]_inst_i_15_0 }),
        .O(\temp[4]__2 [15:14]),
        .S({\<const0> ,\<const1> ,S}));
  CARRY4 \out_Final_OBUF[23]_inst_i_31 
       (.CI(\out_Final_OBUF[23]_inst_i_82_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_31_n_0 ,\out_Final_OBUF[23]_inst_i_31_n_1 ,\out_Final_OBUF[23]_inst_i_31_n_2 ,\out_Final_OBUF[23]_inst_i_31_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[23]_inst_i_31_0 ),
        .O(\temp[5]__2 [17:14]),
        .S({\out_Final_OBUF[23]_inst_i_87_n_0 ,\out_Final_OBUF[23]_inst_i_88_n_0 ,\out_Final_OBUF[23]_inst_i_89_n_0 ,\out_Final_OBUF[23]_inst_i_90_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_32 
       (.I0(\out_Final_OBUF[23]_inst_i_30_n_1 ),
        .I1(\temp[5]__2 [16]),
        .O(\out_Final_OBUF[23]_inst_i_32_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_82 
       (.CI(\out_Final_OBUF[15]_inst_i_64_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_82_n_0 ,\out_Final_OBUF[23]_inst_i_82_n_1 ,\out_Final_OBUF[23]_inst_i_82_n_2 ,\out_Final_OBUF[23]_inst_i_82_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[23]_inst_i_82_0 ),
        .O(\temp[5]__2 [13:10]),
        .S({\out_Final_OBUF[23]_inst_i_177_n_0 ,\out_Final_OBUF[23]_inst_i_178_n_0 ,\out_Final_OBUF[23]_inst_i_179_n_0 ,\out_Final_OBUF[23]_inst_i_180_n_0 }));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_87 
       (.I0(\out_Final_OBUF[23]_inst_i_31_0 [3]),
        .I1(\out_Final_OBUF[23]_inst_i_31_2 [8]),
        .I2(\out_Final_OBUF[23]_inst_i_31_1 [7]),
        .I3(\out_Final_OBUF[23]_inst_i_31_1 [6]),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_31_2 [7]),
        .O(\out_Final_OBUF[23]_inst_i_87_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \out_Final_OBUF[23]_inst_i_88 
       (.I0(\out_Final_OBUF[23]_inst_i_31_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_31_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_31_1 [5]),
        .I3(result[6]),
        .I4(\out_Final_OBUF[23]_inst_i_31_2 [6]),
        .O(\out_Final_OBUF[23]_inst_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_89 
       (.I0(\out_Final_OBUF[23]_inst_i_31_0 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_31_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_31_3 [8]),
        .I3(\out_Final_OBUF[23]_inst_i_31_1 [4]),
        .I4(result[5]),
        .I5(\out_Final_OBUF[23]_inst_i_31_2 [5]),
        .O(\out_Final_OBUF[23]_inst_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_90 
       (.I0(\out_Final_OBUF[23]_inst_i_31_0 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_31_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_31_3 [7]),
        .I3(\out_Final_OBUF[23]_inst_i_31_1 [3]),
        .I4(result[4]),
        .I5(\out_Final_OBUF[23]_inst_i_31_2 [4]),
        .O(\out_Final_OBUF[23]_inst_i_90_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_15 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_15_n_0 ,\out_Final_OBUF[7]_inst_i_15_n_1 ,\out_Final_OBUF[7]_inst_i_15_n_2 ,\out_Final_OBUF[7]_inst_i_15_n_3 }),
        .CYINIT(\<const0> ),
        .DI({DI,\out_Final_OBUF[7]_inst_i_37_n_0 }),
        .O({\temp[4]__2 [5:4],\out_Final_OBUF[23]_inst_i_23_0 [1:0]}),
        .S({\out_Final_OBUF[7]_inst_i_38_n_0 ,\out_Final_OBUF[7]_inst_i_39_n_0 ,\out_Final_OBUF[7]_inst_i_40_n_0 ,\out_Final_OBUF[7]_inst_i_41_n_0 }));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_37 
       (.I0(\out_Final_OBUF[7]_inst_i_15_6 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_15_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_15_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_15_10 ),
        .O(\out_Final_OBUF[7]_inst_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[7]_inst_i_38 
       (.I0(DI[2]),
        .I1(\out_Final_OBUF[19]_inst_i_28_1 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_15_0 ),
        .I3(\out_Final_OBUF[19]_inst_i_28_3 [0]),
        .I4(\out_Final_OBUF[19]_inst_i_28_4 [2]),
        .I5(\out_Final_OBUF[7]_inst_i_15_1 ),
        .O(\out_Final_OBUF[7]_inst_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_39 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[7]_inst_i_15_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_28_4 [1]),
        .I3(\out_Final_OBUF[7]_inst_i_15_3 ),
        .O(\out_Final_OBUF[7]_inst_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_40 
       (.I0(DI[0]),
        .I1(\out_Final_OBUF[7]_inst_i_15_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_28_4 [0]),
        .I3(\out_Final_OBUF[7]_inst_i_15_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_15_6 [1]),
        .I5(\out_Final_OBUF[7]_inst_i_15_7 ),
        .O(\out_Final_OBUF[7]_inst_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hA66A)) 
    \out_Final_OBUF[7]_inst_i_41 
       (.I0(\out_Final_OBUF[7]_inst_i_37_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_15_6 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_15_8 ),
        .I3(\out_Final_OBUF[7]_inst_i_15_9 ),
        .O(\out_Final_OBUF[7]_inst_i_41_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree2" *) 
module bitsAddTree2_7
   (result,
    DI,
    \out_Final_OBUF[15]_inst_i_23_0 ,
    \out_Final_OBUF[19]_inst_i_23_0 ,
    \out_Final_OBUF[19]_inst_i_14_0 ,
    S,
    \out_Final_OBUF[15]_inst_i_55_0 ,
    \out_Final_OBUF[23]_inst_i_69_0 ,
    \out_Final_OBUF[23]_inst_i_28_0 ,
    \out_Final_OBUF[23]_inst_i_15_0 ,
    \out_Final_OBUF[23]_inst_i_15_1 ,
    \out_Final_OBUF[23]_inst_i_28_1 ,
    \out_Final_OBUF[23]_inst_i_28_2 ,
    \out_Final_OBUF[23]_inst_i_28_3 ,
    \out_Final_OBUF[23]_inst_i_28_4 ,
    \out_Final_OBUF[23]_inst_i_69_1 ,
    \out_Final_OBUF[15]_inst_i_55_1 ,
    \out_Final_OBUF[15]_inst_i_55_2 ,
    \out_Final_OBUF[15]_inst_i_55_3 ,
    \out_Final_OBUF[15]_inst_i_55_4 ,
    \out_Final_OBUF[15]_inst_i_55_5 ,
    data,
    \out_Final_OBUF[15]_inst_i_55_6 ,
    \out_Final_OBUF[15]_inst_i_55_7 ,
    \out_Final_OBUF[11]_inst_i_14_0 ,
    \out_Final_OBUF[11]_inst_i_14_1 ,
    \out_Final_OBUF[19]_inst_i_23_1 ,
    \out_Final_OBUF[19]_inst_i_23_2 ,
    \out_Final_OBUF[19]_inst_i_23_3 ,
    \out_Final_OBUF[19]_inst_i_23_4 ,
    \out_Final_OBUF[15]_inst_i_23_1 ,
    \out_Final_OBUF[7]_inst_i_14_0 ,
    \out_Final_OBUF[7]_inst_i_14_1 ,
    \out_Final_OBUF[7]_inst_i_14_2 ,
    \out_Final_OBUF[7]_inst_i_14_3 ,
    \out_Final_OBUF[7]_inst_i_14_4 ,
    \out_Final_OBUF[7]_inst_i_14_5 ,
    \out_Final_OBUF[7]_inst_i_14_6 ,
    \out_Final_OBUF[7]_inst_i_14_7 ,
    \out_Final_OBUF[7]_inst_i_14_8 ,
    \out_Final_OBUF[7]_inst_i_14_9 ,
    \out_Final_OBUF[7]_inst_i_14_10 ,
    \out_Final_OBUF[15]_inst_i_23_2 ,
    \out_Final_OBUF[15]_inst_i_23_3 ,
    \out_Final_OBUF[15]_inst_i_23_4 ,
    \out_Final_OBUF[19]_inst_i_23_5 ,
    \out_Final_OBUF[19]_inst_i_23_6 ,
    \out_Final_OBUF[19]_inst_i_23_7 ,
    \out_Final_OBUF[23]_inst_i_69_2 ,
    \out_Final_OBUF[23]_inst_i_69_3 ,
    \out_Final_OBUF[23]_inst_i_69_4 ,
    \out_Final_OBUF[23]_inst_i_28_5 ,
    \out_Final_OBUF[23]_inst_i_28_6 ,
    \out_Final_OBUF[23]_inst_i_28_7 ,
    \out_Final_OBUF[15]_inst_i_55_8 );
  output [19:0]result;
  input [2:0]DI;
  input [3:0]\out_Final_OBUF[15]_inst_i_23_0 ;
  input [3:0]\out_Final_OBUF[19]_inst_i_23_0 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_14_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[15]_inst_i_55_0 ;
  input [3:0]\out_Final_OBUF[23]_inst_i_69_0 ;
  input [3:0]\out_Final_OBUF[23]_inst_i_28_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_15_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_15_1 ;
  input [7:0]\out_Final_OBUF[23]_inst_i_28_1 ;
  input [7:0]\out_Final_OBUF[23]_inst_i_28_2 ;
  input [8:0]\out_Final_OBUF[23]_inst_i_28_3 ;
  input [8:0]\out_Final_OBUF[23]_inst_i_28_4 ;
  input \out_Final_OBUF[23]_inst_i_69_1 ;
  input \out_Final_OBUF[15]_inst_i_55_1 ;
  input \out_Final_OBUF[15]_inst_i_55_2 ;
  input \out_Final_OBUF[15]_inst_i_55_3 ;
  input \out_Final_OBUF[15]_inst_i_55_4 ;
  input \out_Final_OBUF[15]_inst_i_55_5 ;
  input [0:0]data;
  input [1:0]\out_Final_OBUF[15]_inst_i_55_6 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_55_7 ;
  input [1:0]\out_Final_OBUF[11]_inst_i_14_0 ;
  input [0:0]\out_Final_OBUF[11]_inst_i_14_1 ;
  input [7:0]\out_Final_OBUF[19]_inst_i_23_1 ;
  input [7:0]\out_Final_OBUF[19]_inst_i_23_2 ;
  input [8:0]\out_Final_OBUF[19]_inst_i_23_3 ;
  input [8:0]\out_Final_OBUF[19]_inst_i_23_4 ;
  input \out_Final_OBUF[15]_inst_i_23_1 ;
  input \out_Final_OBUF[7]_inst_i_14_0 ;
  input \out_Final_OBUF[7]_inst_i_14_1 ;
  input \out_Final_OBUF[7]_inst_i_14_2 ;
  input \out_Final_OBUF[7]_inst_i_14_3 ;
  input \out_Final_OBUF[7]_inst_i_14_4 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_14_5 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_14_6 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_14_7 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_14_8 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_14_9 ;
  input \out_Final_OBUF[7]_inst_i_14_10 ;
  input \out_Final_OBUF[15]_inst_i_23_2 ;
  input \out_Final_OBUF[15]_inst_i_23_3 ;
  input \out_Final_OBUF[15]_inst_i_23_4 ;
  input \out_Final_OBUF[19]_inst_i_23_5 ;
  input \out_Final_OBUF[19]_inst_i_23_6 ;
  input \out_Final_OBUF[19]_inst_i_23_7 ;
  input \out_Final_OBUF[23]_inst_i_69_2 ;
  input \out_Final_OBUF[23]_inst_i_69_3 ;
  input \out_Final_OBUF[23]_inst_i_69_4 ;
  input \out_Final_OBUF[23]_inst_i_28_5 ;
  input \out_Final_OBUF[23]_inst_i_28_6 ;
  input \out_Final_OBUF[23]_inst_i_28_7 ;
  input \out_Final_OBUF[15]_inst_i_55_8 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]DI;
  wire [1:0]S;
  wire [0:0]data;
  wire [1:0]\out_Final_OBUF[11]_inst_i_14_0 ;
  wire [0:0]\out_Final_OBUF[11]_inst_i_14_1 ;
  wire \out_Final_OBUF[11]_inst_i_14_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_14_n_1 ;
  wire \out_Final_OBUF[11]_inst_i_14_n_2 ;
  wire \out_Final_OBUF[11]_inst_i_14_n_3 ;
  wire \out_Final_OBUF[11]_inst_i_22_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_23_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_24_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_25_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_14_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_14_n_1 ;
  wire \out_Final_OBUF[15]_inst_i_14_n_2 ;
  wire \out_Final_OBUF[15]_inst_i_14_n_3 ;
  wire [3:0]\out_Final_OBUF[15]_inst_i_23_0 ;
  wire \out_Final_OBUF[15]_inst_i_23_1 ;
  wire \out_Final_OBUF[15]_inst_i_23_2 ;
  wire \out_Final_OBUF[15]_inst_i_23_3 ;
  wire \out_Final_OBUF[15]_inst_i_23_4 ;
  wire \out_Final_OBUF[15]_inst_i_23_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_23_n_1 ;
  wire \out_Final_OBUF[15]_inst_i_23_n_2 ;
  wire \out_Final_OBUF[15]_inst_i_23_n_3 ;
  wire \out_Final_OBUF[15]_inst_i_24_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_25_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_26_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_27_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_51_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_52_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_53_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_54_n_0 ;
  wire [2:0]\out_Final_OBUF[15]_inst_i_55_0 ;
  wire \out_Final_OBUF[15]_inst_i_55_1 ;
  wire \out_Final_OBUF[15]_inst_i_55_2 ;
  wire \out_Final_OBUF[15]_inst_i_55_3 ;
  wire \out_Final_OBUF[15]_inst_i_55_4 ;
  wire \out_Final_OBUF[15]_inst_i_55_5 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_55_6 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_55_7 ;
  wire \out_Final_OBUF[15]_inst_i_55_8 ;
  wire \out_Final_OBUF[15]_inst_i_55_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_55_n_1 ;
  wire \out_Final_OBUF[15]_inst_i_55_n_2 ;
  wire \out_Final_OBUF[15]_inst_i_55_n_3 ;
  wire \out_Final_OBUF[15]_inst_i_90_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_92_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_93_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_94_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_95_n_0 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_14_0 ;
  wire \out_Final_OBUF[19]_inst_i_14_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_14_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_14_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_14_n_3 ;
  wire [3:0]\out_Final_OBUF[19]_inst_i_23_0 ;
  wire [7:0]\out_Final_OBUF[19]_inst_i_23_1 ;
  wire [7:0]\out_Final_OBUF[19]_inst_i_23_2 ;
  wire [8:0]\out_Final_OBUF[19]_inst_i_23_3 ;
  wire [8:0]\out_Final_OBUF[19]_inst_i_23_4 ;
  wire \out_Final_OBUF[19]_inst_i_23_5 ;
  wire \out_Final_OBUF[19]_inst_i_23_6 ;
  wire \out_Final_OBUF[19]_inst_i_23_7 ;
  wire \out_Final_OBUF[19]_inst_i_23_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_23_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_23_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_23_n_3 ;
  wire \out_Final_OBUF[19]_inst_i_24_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_25_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_26_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_27_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_50_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_51_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_52_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_53_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_155_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_156_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_157_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_158_n_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_15_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_15_1 ;
  wire \out_Final_OBUF[23]_inst_i_15_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_15_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_15_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_15_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_22_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_22_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_27_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_27_n_3 ;
  wire [3:0]\out_Final_OBUF[23]_inst_i_28_0 ;
  wire [7:0]\out_Final_OBUF[23]_inst_i_28_1 ;
  wire [7:0]\out_Final_OBUF[23]_inst_i_28_2 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_28_3 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_28_4 ;
  wire \out_Final_OBUF[23]_inst_i_28_5 ;
  wire \out_Final_OBUF[23]_inst_i_28_6 ;
  wire \out_Final_OBUF[23]_inst_i_28_7 ;
  wire \out_Final_OBUF[23]_inst_i_28_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_28_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_28_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_28_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_29_n_0 ;
  wire [3:0]\out_Final_OBUF[23]_inst_i_69_0 ;
  wire \out_Final_OBUF[23]_inst_i_69_1 ;
  wire \out_Final_OBUF[23]_inst_i_69_2 ;
  wire \out_Final_OBUF[23]_inst_i_69_3 ;
  wire \out_Final_OBUF[23]_inst_i_69_4 ;
  wire \out_Final_OBUF[23]_inst_i_69_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_69_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_69_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_69_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_74_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_75_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_76_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_77_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_14_0 ;
  wire \out_Final_OBUF[7]_inst_i_14_1 ;
  wire \out_Final_OBUF[7]_inst_i_14_10 ;
  wire \out_Final_OBUF[7]_inst_i_14_2 ;
  wire \out_Final_OBUF[7]_inst_i_14_3 ;
  wire \out_Final_OBUF[7]_inst_i_14_4 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_14_5 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_14_6 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_14_7 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_14_8 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_14_9 ;
  wire \out_Final_OBUF[7]_inst_i_14_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_14_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_14_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_14_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_29_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_30_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_31_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_32_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_33_n_0 ;
  wire [19:0]result;
  wire [15:4]\temp[4]__0 ;
  wire [19:6]\temp[5]__0 ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_27_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[11]_inst_i_14 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[11]_inst_i_14_n_0 ,\out_Final_OBUF[11]_inst_i_14_n_1 ,\out_Final_OBUF[11]_inst_i_14_n_2 ,\out_Final_OBUF[11]_inst_i_14_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\temp[4]__0 [7:4]),
        .O(result[5:2]),
        .S({\out_Final_OBUF[11]_inst_i_22_n_0 ,\out_Final_OBUF[11]_inst_i_23_n_0 ,\out_Final_OBUF[11]_inst_i_24_n_0 ,\out_Final_OBUF[11]_inst_i_25_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[11]_inst_i_22 
       (.I0(\temp[4]__0 [7]),
        .I1(\temp[5]__0 [7]),
        .O(\out_Final_OBUF[11]_inst_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[11]_inst_i_23 
       (.I0(\temp[4]__0 [6]),
        .I1(\temp[5]__0 [6]),
        .O(\out_Final_OBUF[11]_inst_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[11]_inst_i_24 
       (.I0(\temp[4]__0 [5]),
        .I1(\out_Final_OBUF[11]_inst_i_14_0 [1]),
        .I2(\out_Final_OBUF[11]_inst_i_14_1 ),
        .I3(\out_Final_OBUF[15]_inst_i_55_6 [0]),
        .O(\out_Final_OBUF[11]_inst_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[11]_inst_i_25 
       (.I0(\temp[4]__0 [4]),
        .I1(\out_Final_OBUF[11]_inst_i_14_0 [0]),
        .O(\out_Final_OBUF[11]_inst_i_25_n_0 ));
  CARRY4 \out_Final_OBUF[15]_inst_i_14 
       (.CI(\out_Final_OBUF[11]_inst_i_14_n_0 ),
        .CO({\out_Final_OBUF[15]_inst_i_14_n_0 ,\out_Final_OBUF[15]_inst_i_14_n_1 ,\out_Final_OBUF[15]_inst_i_14_n_2 ,\out_Final_OBUF[15]_inst_i_14_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\temp[4]__0 [11:8]),
        .O(result[9:6]),
        .S({\out_Final_OBUF[15]_inst_i_24_n_0 ,\out_Final_OBUF[15]_inst_i_25_n_0 ,\out_Final_OBUF[15]_inst_i_26_n_0 ,\out_Final_OBUF[15]_inst_i_27_n_0 }));
  CARRY4 \out_Final_OBUF[15]_inst_i_23 
       (.CI(\out_Final_OBUF[7]_inst_i_14_n_0 ),
        .CO({\out_Final_OBUF[15]_inst_i_23_n_0 ,\out_Final_OBUF[15]_inst_i_23_n_1 ,\out_Final_OBUF[15]_inst_i_23_n_2 ,\out_Final_OBUF[15]_inst_i_23_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[15]_inst_i_23_0 ),
        .O(\temp[4]__0 [9:6]),
        .S({\out_Final_OBUF[15]_inst_i_51_n_0 ,\out_Final_OBUF[15]_inst_i_52_n_0 ,\out_Final_OBUF[15]_inst_i_53_n_0 ,\out_Final_OBUF[15]_inst_i_54_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_24 
       (.I0(\temp[4]__0 [11]),
        .I1(\temp[5]__0 [11]),
        .O(\out_Final_OBUF[15]_inst_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_25 
       (.I0(\temp[4]__0 [10]),
        .I1(\temp[5]__0 [10]),
        .O(\out_Final_OBUF[15]_inst_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_26 
       (.I0(\temp[4]__0 [9]),
        .I1(\temp[5]__0 [9]),
        .O(\out_Final_OBUF[15]_inst_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[15]_inst_i_27 
       (.I0(\temp[4]__0 [8]),
        .I1(\temp[5]__0 [8]),
        .O(\out_Final_OBUF[15]_inst_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_51 
       (.I0(\out_Final_OBUF[15]_inst_i_23_0 [3]),
        .I1(\out_Final_OBUF[15]_inst_i_23_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_23_4 [6]),
        .I3(\out_Final_OBUF[19]_inst_i_23_2 [2]),
        .I4(\out_Final_OBUF[19]_inst_i_23_1 [3]),
        .I5(\out_Final_OBUF[19]_inst_i_23_3 [3]),
        .O(\out_Final_OBUF[15]_inst_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_52 
       (.I0(\out_Final_OBUF[15]_inst_i_23_0 [2]),
        .I1(\out_Final_OBUF[15]_inst_i_23_3 ),
        .I2(\out_Final_OBUF[19]_inst_i_23_4 [5]),
        .I3(\out_Final_OBUF[19]_inst_i_23_2 [1]),
        .I4(\out_Final_OBUF[19]_inst_i_23_1 [2]),
        .I5(\out_Final_OBUF[19]_inst_i_23_3 [2]),
        .O(\out_Final_OBUF[15]_inst_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_53 
       (.I0(\out_Final_OBUF[15]_inst_i_23_0 [1]),
        .I1(\out_Final_OBUF[15]_inst_i_23_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_23_4 [4]),
        .I3(\out_Final_OBUF[19]_inst_i_23_2 [0]),
        .I4(\out_Final_OBUF[19]_inst_i_23_1 [1]),
        .I5(\out_Final_OBUF[19]_inst_i_23_3 [1]),
        .O(\out_Final_OBUF[15]_inst_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[15]_inst_i_54 
       (.I0(\out_Final_OBUF[15]_inst_i_23_0 [0]),
        .I1(\out_Final_OBUF[19]_inst_i_23_1 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_23_2 [0]),
        .I3(\out_Final_OBUF[19]_inst_i_23_3 [1]),
        .I4(\out_Final_OBUF[19]_inst_i_23_4 [3]),
        .I5(\out_Final_OBUF[15]_inst_i_23_1 ),
        .O(\out_Final_OBUF[15]_inst_i_54_n_0 ));
  CARRY4 \out_Final_OBUF[15]_inst_i_55 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[15]_inst_i_55_n_0 ,\out_Final_OBUF[15]_inst_i_55_n_1 ,\out_Final_OBUF[15]_inst_i_55_n_2 ,\out_Final_OBUF[15]_inst_i_55_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[15]_inst_i_55_0 [2:1],\out_Final_OBUF[15]_inst_i_90_n_0 ,\out_Final_OBUF[15]_inst_i_55_0 [0]}),
        .O(\temp[5]__0 [9:6]),
        .S({\out_Final_OBUF[15]_inst_i_92_n_0 ,\out_Final_OBUF[15]_inst_i_93_n_0 ,\out_Final_OBUF[15]_inst_i_94_n_0 ,\out_Final_OBUF[15]_inst_i_95_n_0 }));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    \out_Final_OBUF[15]_inst_i_90 
       (.I0(\out_Final_OBUF[15]_inst_i_55_8 ),
        .I1(\out_Final_OBUF[15]_inst_i_55_6 [1]),
        .I2(data),
        .I3(\out_Final_OBUF[15]_inst_i_55_7 ),
        .O(\out_Final_OBUF[15]_inst_i_90_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[15]_inst_i_92 
       (.I0(\out_Final_OBUF[15]_inst_i_55_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_28_1 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_55_1 ),
        .I3(\out_Final_OBUF[23]_inst_i_28_3 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_28_4 [2]),
        .I5(\out_Final_OBUF[15]_inst_i_55_2 ),
        .O(\out_Final_OBUF[15]_inst_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[15]_inst_i_93 
       (.I0(\out_Final_OBUF[15]_inst_i_55_0 [1]),
        .I1(\out_Final_OBUF[15]_inst_i_55_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_28_4 [1]),
        .I3(\out_Final_OBUF[15]_inst_i_55_4 ),
        .O(\out_Final_OBUF[15]_inst_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[15]_inst_i_94 
       (.I0(\out_Final_OBUF[15]_inst_i_90_n_0 ),
        .I1(\out_Final_OBUF[15]_inst_i_55_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_28_4 [0]),
        .I3(data),
        .I4(\out_Final_OBUF[15]_inst_i_55_6 [1]),
        .I5(\out_Final_OBUF[15]_inst_i_55_7 ),
        .O(\out_Final_OBUF[15]_inst_i_94_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \out_Final_OBUF[15]_inst_i_95 
       (.I0(\out_Final_OBUF[15]_inst_i_55_8 ),
        .I1(\out_Final_OBUF[15]_inst_i_55_6 [1]),
        .I2(data),
        .I3(\out_Final_OBUF[15]_inst_i_55_7 ),
        .I4(\out_Final_OBUF[15]_inst_i_55_0 [0]),
        .O(\out_Final_OBUF[15]_inst_i_95_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_14 
       (.CI(\out_Final_OBUF[15]_inst_i_14_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_14_n_0 ,\out_Final_OBUF[19]_inst_i_14_n_1 ,\out_Final_OBUF[19]_inst_i_14_n_2 ,\out_Final_OBUF[19]_inst_i_14_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\temp[4]__0 [15:12]),
        .O(result[13:10]),
        .S({\out_Final_OBUF[19]_inst_i_24_n_0 ,\out_Final_OBUF[19]_inst_i_25_n_0 ,\out_Final_OBUF[19]_inst_i_26_n_0 ,\out_Final_OBUF[19]_inst_i_27_n_0 }));
  CARRY4 \out_Final_OBUF[19]_inst_i_23 
       (.CI(\out_Final_OBUF[15]_inst_i_23_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_23_n_0 ,\out_Final_OBUF[19]_inst_i_23_n_1 ,\out_Final_OBUF[19]_inst_i_23_n_2 ,\out_Final_OBUF[19]_inst_i_23_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[19]_inst_i_23_0 ),
        .O(\temp[4]__0 [13:10]),
        .S({\out_Final_OBUF[19]_inst_i_50_n_0 ,\out_Final_OBUF[19]_inst_i_51_n_0 ,\out_Final_OBUF[19]_inst_i_52_n_0 ,\out_Final_OBUF[19]_inst_i_53_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_24 
       (.I0(\temp[4]__0 [15]),
        .I1(\temp[5]__0 [15]),
        .O(\out_Final_OBUF[19]_inst_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_25 
       (.I0(\temp[4]__0 [14]),
        .I1(\temp[5]__0 [14]),
        .O(\out_Final_OBUF[19]_inst_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_26 
       (.I0(\temp[4]__0 [13]),
        .I1(\temp[5]__0 [13]),
        .O(\out_Final_OBUF[19]_inst_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[19]_inst_i_27 
       (.I0(\temp[4]__0 [12]),
        .I1(\temp[5]__0 [12]),
        .O(\out_Final_OBUF[19]_inst_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_50 
       (.I0(\out_Final_OBUF[19]_inst_i_23_0 [3]),
        .I1(\out_Final_OBUF[19]_inst_i_23_3 [8]),
        .I2(\out_Final_OBUF[19]_inst_i_23_2 [7]),
        .I3(\out_Final_OBUF[19]_inst_i_23_2 [6]),
        .I4(\out_Final_OBUF[19]_inst_i_23_1 [7]),
        .I5(\out_Final_OBUF[19]_inst_i_23_3 [7]),
        .O(\out_Final_OBUF[19]_inst_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \out_Final_OBUF[19]_inst_i_51 
       (.I0(\out_Final_OBUF[19]_inst_i_23_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_23_7 ),
        .I2(\out_Final_OBUF[19]_inst_i_23_2 [5]),
        .I3(\out_Final_OBUF[19]_inst_i_23_1 [6]),
        .I4(\out_Final_OBUF[19]_inst_i_23_3 [6]),
        .O(\out_Final_OBUF[19]_inst_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_52 
       (.I0(\out_Final_OBUF[19]_inst_i_23_0 [1]),
        .I1(\out_Final_OBUF[19]_inst_i_23_6 ),
        .I2(\out_Final_OBUF[19]_inst_i_23_4 [8]),
        .I3(\out_Final_OBUF[19]_inst_i_23_2 [4]),
        .I4(\out_Final_OBUF[19]_inst_i_23_1 [5]),
        .I5(\out_Final_OBUF[19]_inst_i_23_3 [5]),
        .O(\out_Final_OBUF[19]_inst_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_53 
       (.I0(\out_Final_OBUF[19]_inst_i_23_0 [0]),
        .I1(\out_Final_OBUF[19]_inst_i_23_5 ),
        .I2(\out_Final_OBUF[19]_inst_i_23_4 [7]),
        .I3(\out_Final_OBUF[19]_inst_i_23_2 [3]),
        .I4(\out_Final_OBUF[19]_inst_i_23_1 [4]),
        .I5(\out_Final_OBUF[19]_inst_i_23_3 [4]),
        .O(\out_Final_OBUF[19]_inst_i_53_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_11 
       (.CI(\out_Final_OBUF[23]_inst_i_15_n_0 ),
        .CO({result[19],\NLW_out_Final_OBUF[23]_inst_i_11_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(result[18]),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_22_n_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_15 
       (.CI(\out_Final_OBUF[19]_inst_i_14_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_15_n_0 ,\out_Final_OBUF[23]_inst_i_15_n_1 ,\out_Final_OBUF[23]_inst_i_15_n_2 ,\out_Final_OBUF[23]_inst_i_15_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_27_n_1 }),
        .O(result[17:14]),
        .S({\temp[5]__0 [19:17],\out_Final_OBUF[23]_inst_i_29_n_0 }));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_155 
       (.I0(\out_Final_OBUF[23]_inst_i_69_0 [3]),
        .I1(\out_Final_OBUF[23]_inst_i_69_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_28_4 [6]),
        .I3(\out_Final_OBUF[23]_inst_i_28_2 [2]),
        .I4(\out_Final_OBUF[23]_inst_i_28_1 [3]),
        .I5(\out_Final_OBUF[23]_inst_i_28_3 [3]),
        .O(\out_Final_OBUF[23]_inst_i_155_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_156 
       (.I0(\out_Final_OBUF[23]_inst_i_69_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_69_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_28_4 [5]),
        .I3(\out_Final_OBUF[23]_inst_i_28_2 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_28_1 [2]),
        .I5(\out_Final_OBUF[23]_inst_i_28_3 [2]),
        .O(\out_Final_OBUF[23]_inst_i_156_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_157 
       (.I0(\out_Final_OBUF[23]_inst_i_69_0 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_69_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_28_4 [4]),
        .I3(\out_Final_OBUF[23]_inst_i_28_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_28_1 [1]),
        .I5(\out_Final_OBUF[23]_inst_i_28_3 [1]),
        .O(\out_Final_OBUF[23]_inst_i_157_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[23]_inst_i_158 
       (.I0(\out_Final_OBUF[23]_inst_i_69_0 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_28_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_28_2 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_28_3 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_28_4 [3]),
        .I5(\out_Final_OBUF[23]_inst_i_69_1 ),
        .O(\out_Final_OBUF[23]_inst_i_158_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_22 
       (.CI(\out_Final_OBUF[23]_inst_i_28_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_22_n_1 ,\NLW_out_Final_OBUF[23]_inst_i_22_CO_UNCONNECTED [1],\out_Final_OBUF[23]_inst_i_22_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_15_0 }),
        .O(\temp[5]__0 [19:18]),
        .S({\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_15_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_27 
       (.CI(\out_Final_OBUF[19]_inst_i_23_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_27_n_1 ,\NLW_out_Final_OBUF[23]_inst_i_27_CO_UNCONNECTED [1],\out_Final_OBUF[23]_inst_i_27_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\out_Final_OBUF[19]_inst_i_14_0 }),
        .O(\temp[4]__0 [15:14]),
        .S({\<const0> ,\<const1> ,S}));
  CARRY4 \out_Final_OBUF[23]_inst_i_28 
       (.CI(\out_Final_OBUF[23]_inst_i_69_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_28_n_0 ,\out_Final_OBUF[23]_inst_i_28_n_1 ,\out_Final_OBUF[23]_inst_i_28_n_2 ,\out_Final_OBUF[23]_inst_i_28_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[23]_inst_i_28_0 ),
        .O(\temp[5]__0 [17:14]),
        .S({\out_Final_OBUF[23]_inst_i_74_n_0 ,\out_Final_OBUF[23]_inst_i_75_n_0 ,\out_Final_OBUF[23]_inst_i_76_n_0 ,\out_Final_OBUF[23]_inst_i_77_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_29 
       (.I0(\out_Final_OBUF[23]_inst_i_27_n_1 ),
        .I1(\temp[5]__0 [16]),
        .O(\out_Final_OBUF[23]_inst_i_29_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_69 
       (.CI(\out_Final_OBUF[15]_inst_i_55_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_69_n_0 ,\out_Final_OBUF[23]_inst_i_69_n_1 ,\out_Final_OBUF[23]_inst_i_69_n_2 ,\out_Final_OBUF[23]_inst_i_69_n_3 }),
        .CYINIT(\<const0> ),
        .DI(\out_Final_OBUF[23]_inst_i_69_0 ),
        .O(\temp[5]__0 [13:10]),
        .S({\out_Final_OBUF[23]_inst_i_155_n_0 ,\out_Final_OBUF[23]_inst_i_156_n_0 ,\out_Final_OBUF[23]_inst_i_157_n_0 ,\out_Final_OBUF[23]_inst_i_158_n_0 }));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_74 
       (.I0(\out_Final_OBUF[23]_inst_i_28_0 [3]),
        .I1(\out_Final_OBUF[23]_inst_i_28_3 [8]),
        .I2(\out_Final_OBUF[23]_inst_i_28_2 [7]),
        .I3(\out_Final_OBUF[23]_inst_i_28_2 [6]),
        .I4(\out_Final_OBUF[23]_inst_i_28_1 [7]),
        .I5(\out_Final_OBUF[23]_inst_i_28_3 [7]),
        .O(\out_Final_OBUF[23]_inst_i_74_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \out_Final_OBUF[23]_inst_i_75 
       (.I0(\out_Final_OBUF[23]_inst_i_28_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_28_7 ),
        .I2(\out_Final_OBUF[23]_inst_i_28_2 [5]),
        .I3(\out_Final_OBUF[23]_inst_i_28_1 [6]),
        .I4(\out_Final_OBUF[23]_inst_i_28_3 [6]),
        .O(\out_Final_OBUF[23]_inst_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_76 
       (.I0(\out_Final_OBUF[23]_inst_i_28_0 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_28_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_28_4 [8]),
        .I3(\out_Final_OBUF[23]_inst_i_28_2 [4]),
        .I4(\out_Final_OBUF[23]_inst_i_28_1 [5]),
        .I5(\out_Final_OBUF[23]_inst_i_28_3 [5]),
        .O(\out_Final_OBUF[23]_inst_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_77 
       (.I0(\out_Final_OBUF[23]_inst_i_28_0 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_28_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_28_4 [7]),
        .I3(\out_Final_OBUF[23]_inst_i_28_2 [3]),
        .I4(\out_Final_OBUF[23]_inst_i_28_1 [4]),
        .I5(\out_Final_OBUF[23]_inst_i_28_3 [4]),
        .O(\out_Final_OBUF[23]_inst_i_77_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_14 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_14_n_0 ,\out_Final_OBUF[7]_inst_i_14_n_1 ,\out_Final_OBUF[7]_inst_i_14_n_2 ,\out_Final_OBUF[7]_inst_i_14_n_3 }),
        .CYINIT(\<const0> ),
        .DI({DI,\out_Final_OBUF[7]_inst_i_29_n_0 }),
        .O({\temp[4]__0 [5:4],result[1:0]}),
        .S({\out_Final_OBUF[7]_inst_i_30_n_0 ,\out_Final_OBUF[7]_inst_i_31_n_0 ,\out_Final_OBUF[7]_inst_i_32_n_0 ,\out_Final_OBUF[7]_inst_i_33_n_0 }));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_29 
       (.I0(\out_Final_OBUF[7]_inst_i_14_6 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_14_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_14_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_14_10 ),
        .O(\out_Final_OBUF[7]_inst_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \out_Final_OBUF[7]_inst_i_30 
       (.I0(DI[2]),
        .I1(\out_Final_OBUF[19]_inst_i_23_1 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_14_0 ),
        .I3(\out_Final_OBUF[19]_inst_i_23_3 [0]),
        .I4(\out_Final_OBUF[19]_inst_i_23_4 [2]),
        .I5(\out_Final_OBUF[7]_inst_i_14_1 ),
        .O(\out_Final_OBUF[7]_inst_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_31 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[7]_inst_i_14_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_23_4 [1]),
        .I3(\out_Final_OBUF[7]_inst_i_14_3 ),
        .O(\out_Final_OBUF[7]_inst_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_32 
       (.I0(DI[0]),
        .I1(\out_Final_OBUF[7]_inst_i_14_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_23_4 [0]),
        .I3(\out_Final_OBUF[7]_inst_i_14_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_14_6 [1]),
        .I5(\out_Final_OBUF[7]_inst_i_14_7 ),
        .O(\out_Final_OBUF[7]_inst_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hA66A)) 
    \out_Final_OBUF[7]_inst_i_33 
       (.I0(\out_Final_OBUF[7]_inst_i_29_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_14_6 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_14_8 ),
        .I3(\out_Final_OBUF[7]_inst_i_14_9 ),
        .O(\out_Final_OBUF[7]_inst_i_33_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_0
   (O,
    \out_Final_OBUF[23]_inst_i_208 ,
    \out_Final_OBUF[23]_inst_i_458 ,
    \out_Final_OBUF[23]_inst_i_108_0 ,
    \out_Final_OBUF[23]_inst_i_203 ,
    \out_Final_OBUF[23]_inst_i_106 ,
    \out_Final_OBUF[23]_inst_i_203_0 ,
    \out_Final_OBUF[23]_inst_i_203_1 ,
    \out_Final_OBUF[23]_inst_i_203_2 ,
    \out_Final_OBUF[23]_inst_i_107 ,
    data,
    \out_Final_OBUF[23]_inst_i_494_0 ,
    \out_Final_OBUF[23]_inst_i_108_1 ,
    result,
    \out_Final_OBUF[23]_inst_i_101 ,
    \out_Final_OBUF[23]_inst_i_101_0 ,
    \out_Final_OBUF[23]_inst_i_490 ,
    \out_Final_OBUF[23]_inst_i_504_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_226_0 ,
    \out_Final_OBUF[23]_inst_i_494_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_108_2 ,
    \out_Final_OBUF[23]_inst_i_495_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[23]_inst_i_208 ;
  output \out_Final_OBUF[23]_inst_i_458 ;
  output [8:0]\out_Final_OBUF[23]_inst_i_108_0 ;
  output \out_Final_OBUF[23]_inst_i_203 ;
  output [2:0]\out_Final_OBUF[23]_inst_i_106 ;
  output \out_Final_OBUF[23]_inst_i_203_0 ;
  output \out_Final_OBUF[23]_inst_i_203_1 ;
  output \out_Final_OBUF[23]_inst_i_203_2 ;
  output \out_Final_OBUF[23]_inst_i_107 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_494_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_108_1 ;
  input [4:0]result;
  input [6:0]\out_Final_OBUF[23]_inst_i_101 ;
  input [6:0]\out_Final_OBUF[23]_inst_i_101_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_490 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_504_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_226_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_494_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_108_2 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_495_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [6:0]\out_Final_OBUF[23]_inst_i_101 ;
  wire [6:0]\out_Final_OBUF[23]_inst_i_101_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_106 ;
  wire \out_Final_OBUF[23]_inst_i_107 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_108_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_108_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_108_2 ;
  wire \out_Final_OBUF[23]_inst_i_108_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_108_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_108_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_108_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_203 ;
  wire \out_Final_OBUF[23]_inst_i_203_0 ;
  wire \out_Final_OBUF[23]_inst_i_203_1 ;
  wire \out_Final_OBUF[23]_inst_i_203_2 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_208 ;
  wire \out_Final_OBUF[23]_inst_i_210_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_210_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_210_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_210_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_220_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_221_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_222_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_223_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_224_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_225_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_226_0 ;
  wire \out_Final_OBUF[23]_inst_i_226_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_227_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_458 ;
  wire \out_Final_OBUF[23]_inst_i_488_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_489_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_490 ;
  wire \out_Final_OBUF[23]_inst_i_492_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_493_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_494_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_494_1 ;
  wire \out_Final_OBUF[23]_inst_i_494_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_495_0 ;
  wire \out_Final_OBUF[23]_inst_i_495_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_501_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_501_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_502_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_503_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_503_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_503_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_503_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_503_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_503_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_503_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_503_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_504_0 ;
  wire \out_Final_OBUF[23]_inst_i_504_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_504_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_504_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_504_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_504_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_504_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_504_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_505_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_679_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_686_n_0 ;
  wire [4:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_501_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[23]_inst_i_105 
       (.CI(\out_Final_OBUF[23]_inst_i_108_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_108_0 [8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_108 
       (.CI(\out_Final_OBUF[23]_inst_i_210_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_108_n_0 ,\out_Final_OBUF[23]_inst_i_108_n_1 ,\out_Final_OBUF[23]_inst_i_108_n_2 ,\out_Final_OBUF[23]_inst_i_108_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_220_n_0 ,\out_Final_OBUF[23]_inst_i_221_n_0 ,\out_Final_OBUF[23]_inst_i_222_n_0 ,\out_Final_OBUF[23]_inst_i_223_n_0 }),
        .O(\out_Final_OBUF[23]_inst_i_108_0 [7:4]),
        .S({\out_Final_OBUF[23]_inst_i_224_n_0 ,\out_Final_OBUF[23]_inst_i_225_n_0 ,\out_Final_OBUF[23]_inst_i_226_n_0 ,\out_Final_OBUF[23]_inst_i_227_n_0 }));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_195 
       (.I0(result[1]),
        .I1(\out_Final_OBUF[23]_inst_i_203 ),
        .I2(\out_Final_OBUF[23]_inst_i_108_0 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_101 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_101_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_208 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_196 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[23]_inst_i_458 ),
        .I2(\out_Final_OBUF[23]_inst_i_108_0 [1]),
        .I3(\out_Final_OBUF[23]_inst_i_101 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_101_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_208 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_205 
       (.I0(\out_Final_OBUF[23]_inst_i_108_0 [6]),
        .I1(\out_Final_OBUF[23]_inst_i_101_0 [5]),
        .I2(\out_Final_OBUF[23]_inst_i_101 [5]),
        .O(\out_Final_OBUF[23]_inst_i_203_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_207 
       (.I0(\out_Final_OBUF[23]_inst_i_108_0 [5]),
        .I1(\out_Final_OBUF[23]_inst_i_101_0 [4]),
        .I2(\out_Final_OBUF[23]_inst_i_101 [4]),
        .O(\out_Final_OBUF[23]_inst_i_203_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_209 
       (.I0(\out_Final_OBUF[23]_inst_i_108_0 [4]),
        .I1(\out_Final_OBUF[23]_inst_i_101_0 [3]),
        .I2(\out_Final_OBUF[23]_inst_i_101 [3]),
        .O(\out_Final_OBUF[23]_inst_i_203_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_210 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_210_n_0 ,\out_Final_OBUF[23]_inst_i_210_n_1 ,\out_Final_OBUF[23]_inst_i_210_n_2 ,\out_Final_OBUF[23]_inst_i_210_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_488_n_0 ,\out_Final_OBUF[23]_inst_i_489_n_0 ,DI}),
        .O(\out_Final_OBUF[23]_inst_i_108_0 [3:0]),
        .S({\out_Final_OBUF[23]_inst_i_492_n_0 ,\out_Final_OBUF[23]_inst_i_493_n_0 ,\out_Final_OBUF[23]_inst_i_494_n_0 ,\out_Final_OBUF[23]_inst_i_495_n_0 }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_211 
       (.I0(\out_Final_OBUF[23]_inst_i_108_0 [7]),
        .I1(\out_Final_OBUF[23]_inst_i_101_0 [6]),
        .I2(\out_Final_OBUF[23]_inst_i_101 [6]),
        .O(\out_Final_OBUF[23]_inst_i_107 ));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_220 
       (.I0(\out_Final_OBUF[23]_inst_i_108_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_501_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_501_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_108_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_220_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_221 
       (.I0(\out_Final_OBUF[23]_inst_i_501_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_108_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_108_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_502_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_503_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_221_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_222 
       (.I0(\out_Final_OBUF[23]_inst_i_108_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_502_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_503_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_108_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_504_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_503_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_222_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_223 
       (.I0(\out_Final_OBUF[23]_inst_i_108_2 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_503_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_504_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_504_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_503_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_223_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_224 
       (.I0(\out_Final_OBUF[23]_inst_i_501_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_108_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_108_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_501_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_224_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_225 
       (.I0(\out_Final_OBUF[23]_inst_i_221_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_108_1 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_501_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_501_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_108_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_225_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_226 
       (.I0(\out_Final_OBUF[23]_inst_i_222_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_108_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_501_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_503_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_502_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_108_1 [0]),
        .O(\out_Final_OBUF[23]_inst_i_226_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_227 
       (.I0(\out_Final_OBUF[23]_inst_i_223_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_505_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_108_2 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_503_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_504_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_227_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_457 
       (.I0(\out_Final_OBUF[23]_inst_i_108_0 [3]),
        .I1(\out_Final_OBUF[23]_inst_i_101_0 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_101 [2]),
        .O(\out_Final_OBUF[23]_inst_i_203 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_459 
       (.I0(\out_Final_OBUF[23]_inst_i_108_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_101_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_101 [1]),
        .O(\out_Final_OBUF[23]_inst_i_458 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_488 
       (.I0(\out_Final_OBUF[23]_inst_i_108_2 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_503_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_504_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_504_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_503_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_488_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_489 
       (.I0(\out_Final_OBUF[23]_inst_i_503_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_504_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_494_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_489_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_492 
       (.I0(\out_Final_OBUF[23]_inst_i_488_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_503_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_504_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_108_2 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_503_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_504_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_492_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_493 
       (.I0(\out_Final_OBUF[23]_inst_i_489_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_503_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_504_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_108_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_503_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_504_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_493_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_494 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_504_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_503_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_494_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_494_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_495 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_494_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_679_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_495_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_501 
       (.CI(\out_Final_OBUF[23]_inst_i_503_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_501_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_501_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_501_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_226_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_502 
       (.CI(\out_Final_OBUF[23]_inst_i_504_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_502_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_503 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_503_n_0 ,\out_Final_OBUF[23]_inst_i_503_n_1 ,\out_Final_OBUF[23]_inst_i_503_n_2 ,\out_Final_OBUF[23]_inst_i_503_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_494_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_503_n_4 ,\out_Final_OBUF[23]_inst_i_503_n_5 ,\out_Final_OBUF[23]_inst_i_503_n_6 ,\out_Final_OBUF[23]_inst_i_503_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_226_0 [1:0],\out_Final_OBUF[23]_inst_i_494_0 [2],\out_Final_OBUF[23]_inst_i_494_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_504 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_504_n_0 ,\out_Final_OBUF[23]_inst_i_504_n_1 ,\out_Final_OBUF[23]_inst_i_504_n_2 ,\out_Final_OBUF[23]_inst_i_504_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_490 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_504_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_504_n_4 ,\out_Final_OBUF[23]_inst_i_504_n_5 ,\out_Final_OBUF[23]_inst_i_504_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_490 [2],S[1],\out_Final_OBUF[23]_inst_i_686_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_505 
       (.I0(\out_Final_OBUF[23]_inst_i_108_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_503_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_502_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_505_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_679 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_504_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_495_0 ),
        .O(\out_Final_OBUF[23]_inst_i_679_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_686 
       (.I0(\out_Final_OBUF[23]_inst_i_490 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_504_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_686_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_97 
       (.I0(result[4]),
        .I1(\out_Final_OBUF[23]_inst_i_203_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_108_0 [5]),
        .I3(\out_Final_OBUF[23]_inst_i_101 [4]),
        .I4(\out_Final_OBUF[23]_inst_i_101_0 [4]),
        .O(\out_Final_OBUF[23]_inst_i_106 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_98 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[23]_inst_i_203_1 ),
        .I2(\out_Final_OBUF[23]_inst_i_108_0 [4]),
        .I3(\out_Final_OBUF[23]_inst_i_101 [3]),
        .I4(\out_Final_OBUF[23]_inst_i_101_0 [3]),
        .O(\out_Final_OBUF[23]_inst_i_106 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_99 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[23]_inst_i_203_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_108_0 [3]),
        .I3(\out_Final_OBUF[23]_inst_i_101 [2]),
        .I4(\out_Final_OBUF[23]_inst_i_101_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_106 [0]));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_1
   (O,
    \out_Final_OBUF[23]_inst_i_106 ,
    result,
    data,
    \out_Final_OBUF[23]_inst_i_658_0 ,
    \out_Final_OBUF[23]_inst_i_203_0 ,
    \out_Final_OBUF[23]_inst_i_100 ,
    \out_Final_OBUF[23]_inst_i_100_0 ,
    \out_Final_OBUF[23]_inst_i_654 ,
    \out_Final_OBUF[23]_inst_i_671_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_470_0 ,
    \out_Final_OBUF[23]_inst_i_658_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_203_1 ,
    \out_Final_OBUF[23]_inst_i_659_0 );
  output [0:0]O;
  output [0:0]\out_Final_OBUF[23]_inst_i_106 ;
  output [8:0]result;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_658_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_203_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_100 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_100_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_654 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_671_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_470_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_658_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_203_1 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_659_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [1:0]\out_Final_OBUF[23]_inst_i_100 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_100_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_106 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_203_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_203_1 ;
  wire \out_Final_OBUF[23]_inst_i_203_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_203_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_203_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_203_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_458_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_458_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_458_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_458_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_464_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_465_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_466_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_467_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_468_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_469_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_470_0 ;
  wire \out_Final_OBUF[23]_inst_i_470_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_471_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_652_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_653_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_654 ;
  wire \out_Final_OBUF[23]_inst_i_656_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_657_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_658_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_658_1 ;
  wire \out_Final_OBUF[23]_inst_i_658_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_659_0 ;
  wire \out_Final_OBUF[23]_inst_i_659_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_668_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_668_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_669_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_670_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_670_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_670_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_670_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_670_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_670_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_670_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_670_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_671_0 ;
  wire \out_Final_OBUF[23]_inst_i_671_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_671_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_671_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_671_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_671_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_671_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_671_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_672_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_758_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_762_n_0 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_668_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[23]_inst_i_107 
       (.CI(\out_Final_OBUF[23]_inst_i_203_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_203 
       (.CI(\out_Final_OBUF[23]_inst_i_458_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_203_n_0 ,\out_Final_OBUF[23]_inst_i_203_n_1 ,\out_Final_OBUF[23]_inst_i_203_n_2 ,\out_Final_OBUF[23]_inst_i_203_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_464_n_0 ,\out_Final_OBUF[23]_inst_i_465_n_0 ,\out_Final_OBUF[23]_inst_i_466_n_0 ,\out_Final_OBUF[23]_inst_i_467_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_468_n_0 ,\out_Final_OBUF[23]_inst_i_469_n_0 ,\out_Final_OBUF[23]_inst_i_470_n_0 ,\out_Final_OBUF[23]_inst_i_471_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_458 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_458_n_0 ,\out_Final_OBUF[23]_inst_i_458_n_1 ,\out_Final_OBUF[23]_inst_i_458_n_2 ,\out_Final_OBUF[23]_inst_i_458_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_652_n_0 ,\out_Final_OBUF[23]_inst_i_653_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[23]_inst_i_656_n_0 ,\out_Final_OBUF[23]_inst_i_657_n_0 ,\out_Final_OBUF[23]_inst_i_658_n_0 ,\out_Final_OBUF[23]_inst_i_659_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_464 
       (.I0(\out_Final_OBUF[23]_inst_i_203_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_668_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_668_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_203_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_464_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_465 
       (.I0(\out_Final_OBUF[23]_inst_i_668_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_203_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_203_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_669_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_670_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_465_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_466 
       (.I0(\out_Final_OBUF[23]_inst_i_203_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_669_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_670_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_203_0 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_671_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_670_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_466_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_467 
       (.I0(\out_Final_OBUF[23]_inst_i_203_1 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_670_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_671_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_671_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_670_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_467_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_468 
       (.I0(\out_Final_OBUF[23]_inst_i_668_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_203_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_203_0 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_668_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_468_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_469 
       (.I0(\out_Final_OBUF[23]_inst_i_465_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_203_0 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_668_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_668_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_203_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_469_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_470 
       (.I0(\out_Final_OBUF[23]_inst_i_466_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_203_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_668_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_670_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_669_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_203_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_470_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_471 
       (.I0(\out_Final_OBUF[23]_inst_i_467_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_672_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_203_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_670_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_671_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_471_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_652 
       (.I0(\out_Final_OBUF[23]_inst_i_203_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_670_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_671_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_671_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_670_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_652_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_653 
       (.I0(\out_Final_OBUF[23]_inst_i_670_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_671_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_658_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_653_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_656 
       (.I0(\out_Final_OBUF[23]_inst_i_652_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_670_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_671_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_203_1 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_670_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_671_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_656_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_657 
       (.I0(\out_Final_OBUF[23]_inst_i_653_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_670_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_671_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_203_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_670_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_671_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_657_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_658 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_671_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_670_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_658_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_658_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_659 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_658_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_758_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_659_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_668 
       (.CI(\out_Final_OBUF[23]_inst_i_670_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_668_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_668_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_668_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_470_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_669 
       (.CI(\out_Final_OBUF[23]_inst_i_671_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_669_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_670 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_670_n_0 ,\out_Final_OBUF[23]_inst_i_670_n_1 ,\out_Final_OBUF[23]_inst_i_670_n_2 ,\out_Final_OBUF[23]_inst_i_670_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_658_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_670_n_4 ,\out_Final_OBUF[23]_inst_i_670_n_5 ,\out_Final_OBUF[23]_inst_i_670_n_6 ,\out_Final_OBUF[23]_inst_i_670_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_470_0 [1:0],\out_Final_OBUF[23]_inst_i_658_0 [2],\out_Final_OBUF[23]_inst_i_658_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_671 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_671_n_0 ,\out_Final_OBUF[23]_inst_i_671_n_1 ,\out_Final_OBUF[23]_inst_i_671_n_2 ,\out_Final_OBUF[23]_inst_i_671_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_654 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_671_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_671_n_4 ,\out_Final_OBUF[23]_inst_i_671_n_5 ,\out_Final_OBUF[23]_inst_i_671_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_654 [2],S[1],\out_Final_OBUF[23]_inst_i_762_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_672 
       (.I0(\out_Final_OBUF[23]_inst_i_203_0 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_670_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_669_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_672_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_758 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_671_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_659_0 ),
        .O(\out_Final_OBUF[23]_inst_i_758_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_762 
       (.I0(\out_Final_OBUF[23]_inst_i_654 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_671_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_762_n_0 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \out_Final_OBUF[23]_inst_i_96 
       (.I0(result[8]),
        .I1(\out_Final_OBUF[23]_inst_i_100 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_100_0 [1]),
        .I3(\out_Final_OBUF[23]_inst_i_100_0 [0]),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_100 [0]),
        .O(\out_Final_OBUF[23]_inst_i_106 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_10
   (O,
    \out_Final_OBUF[23]_inst_i_116 ,
    result,
    data,
    \out_Final_OBUF[23]_inst_i_586_0 ,
    \out_Final_OBUF[23]_inst_i_159_0 ,
    \out_Final_OBUF[23]_inst_i_74 ,
    \out_Final_OBUF[23]_inst_i_74_0 ,
    \out_Final_OBUF[23]_inst_i_582 ,
    \out_Final_OBUF[23]_inst_i_599_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_360_0 ,
    \out_Final_OBUF[23]_inst_i_586_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_159_1 ,
    \out_Final_OBUF[23]_inst_i_587_0 );
  output [0:0]O;
  output [0:0]\out_Final_OBUF[23]_inst_i_116 ;
  output [8:0]result;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_586_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_159_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_74 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_74_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_582 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_599_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_360_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_586_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_159_1 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_587_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [0:0]\out_Final_OBUF[23]_inst_i_116 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_159_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_159_1 ;
  wire \out_Final_OBUF[23]_inst_i_159_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_159_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_159_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_159_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_348_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_348_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_348_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_348_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_354_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_355_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_356_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_357_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_358_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_359_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_360_0 ;
  wire \out_Final_OBUF[23]_inst_i_360_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_361_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_580_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_581_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_582 ;
  wire \out_Final_OBUF[23]_inst_i_584_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_585_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_586_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_586_1 ;
  wire \out_Final_OBUF[23]_inst_i_586_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_587_0 ;
  wire \out_Final_OBUF[23]_inst_i_587_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_596_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_596_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_597_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_598_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_598_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_598_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_598_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_598_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_598_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_598_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_598_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_599_0 ;
  wire \out_Final_OBUF[23]_inst_i_599_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_599_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_599_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_599_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_599_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_599_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_599_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_600_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_730_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_734_n_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_74 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_74_0 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_596_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[23]_inst_i_117 
       (.CI(\out_Final_OBUF[23]_inst_i_159_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_159 
       (.CI(\out_Final_OBUF[23]_inst_i_348_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_159_n_0 ,\out_Final_OBUF[23]_inst_i_159_n_1 ,\out_Final_OBUF[23]_inst_i_159_n_2 ,\out_Final_OBUF[23]_inst_i_159_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_354_n_0 ,\out_Final_OBUF[23]_inst_i_355_n_0 ,\out_Final_OBUF[23]_inst_i_356_n_0 ,\out_Final_OBUF[23]_inst_i_357_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_358_n_0 ,\out_Final_OBUF[23]_inst_i_359_n_0 ,\out_Final_OBUF[23]_inst_i_360_n_0 ,\out_Final_OBUF[23]_inst_i_361_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_348 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_348_n_0 ,\out_Final_OBUF[23]_inst_i_348_n_1 ,\out_Final_OBUF[23]_inst_i_348_n_2 ,\out_Final_OBUF[23]_inst_i_348_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_580_n_0 ,\out_Final_OBUF[23]_inst_i_581_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[23]_inst_i_584_n_0 ,\out_Final_OBUF[23]_inst_i_585_n_0 ,\out_Final_OBUF[23]_inst_i_586_n_0 ,\out_Final_OBUF[23]_inst_i_587_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_354 
       (.I0(\out_Final_OBUF[23]_inst_i_159_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_596_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_596_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_159_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_354_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_355 
       (.I0(\out_Final_OBUF[23]_inst_i_596_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_159_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_159_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_597_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_598_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_355_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_356 
       (.I0(\out_Final_OBUF[23]_inst_i_159_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_597_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_598_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_159_0 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_599_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_598_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_356_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_357 
       (.I0(\out_Final_OBUF[23]_inst_i_159_1 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_598_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_599_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_599_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_598_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_357_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_358 
       (.I0(\out_Final_OBUF[23]_inst_i_596_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_159_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_159_0 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_596_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_358_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_359 
       (.I0(\out_Final_OBUF[23]_inst_i_355_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_159_0 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_596_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_596_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_159_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_359_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_360 
       (.I0(\out_Final_OBUF[23]_inst_i_356_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_159_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_596_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_598_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_597_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_159_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_360_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_361 
       (.I0(\out_Final_OBUF[23]_inst_i_357_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_600_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_159_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_598_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_599_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_361_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_580 
       (.I0(\out_Final_OBUF[23]_inst_i_159_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_598_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_599_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_599_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_598_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_580_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_581 
       (.I0(\out_Final_OBUF[23]_inst_i_598_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_599_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_586_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_581_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_584 
       (.I0(\out_Final_OBUF[23]_inst_i_580_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_598_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_599_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_159_1 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_598_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_599_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_584_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_585 
       (.I0(\out_Final_OBUF[23]_inst_i_581_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_598_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_599_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_159_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_598_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_599_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_585_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_586 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_599_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_598_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_586_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_586_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_587 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_586_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_730_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_587_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_596 
       (.CI(\out_Final_OBUF[23]_inst_i_598_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_596_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_596_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_596_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_360_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_597 
       (.CI(\out_Final_OBUF[23]_inst_i_599_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_597_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_598 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_598_n_0 ,\out_Final_OBUF[23]_inst_i_598_n_1 ,\out_Final_OBUF[23]_inst_i_598_n_2 ,\out_Final_OBUF[23]_inst_i_598_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_586_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_598_n_4 ,\out_Final_OBUF[23]_inst_i_598_n_5 ,\out_Final_OBUF[23]_inst_i_598_n_6 ,\out_Final_OBUF[23]_inst_i_598_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_360_0 [1:0],\out_Final_OBUF[23]_inst_i_586_0 [2],\out_Final_OBUF[23]_inst_i_586_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_599 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_599_n_0 ,\out_Final_OBUF[23]_inst_i_599_n_1 ,\out_Final_OBUF[23]_inst_i_599_n_2 ,\out_Final_OBUF[23]_inst_i_599_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_582 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_599_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_599_n_4 ,\out_Final_OBUF[23]_inst_i_599_n_5 ,\out_Final_OBUF[23]_inst_i_599_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_582 [2],S[1],\out_Final_OBUF[23]_inst_i_734_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_600 
       (.I0(\out_Final_OBUF[23]_inst_i_159_0 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_598_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_597_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_600_n_0 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \out_Final_OBUF[23]_inst_i_70 
       (.I0(result[8]),
        .I1(\out_Final_OBUF[23]_inst_i_74 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_74_0 [1]),
        .I3(\out_Final_OBUF[23]_inst_i_74_0 [0]),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_74 [0]),
        .O(\out_Final_OBUF[23]_inst_i_116 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_730 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_599_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_587_0 ),
        .O(\out_Final_OBUF[23]_inst_i_730_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_734 
       (.I0(\out_Final_OBUF[23]_inst_i_582 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_599_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_734_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_11
   (O,
    \out_Final_OBUF[23]_inst_i_351 ,
    result,
    \data_reg[6] ,
    data,
    \out_Final_OBUF[23]_inst_i_594_0 ,
    \out_Final_OBUF[23]_inst_i_162_0 ,
    \out_Final_OBUF[23]_inst_i_157 ,
    \out_Final_OBUF[23]_inst_i_157_0 ,
    \out_Final_OBUF[23]_inst_i_157_1 ,
    \out_Final_OBUF[23]_inst_i_157_2 ,
    \out_Final_OBUF[23]_inst_i_158 ,
    \out_Final_OBUF[23]_inst_i_158_0 ,
    \out_Final_OBUF[15]_inst_i_93 ,
    Q,
    \out_Final_OBUF[15]_inst_i_93_0 ,
    \out_Final_OBUF[15]_inst_i_93_1 ,
    \out_Final_OBUF[23]_inst_i_590 ,
    \out_Final_OBUF[23]_inst_i_604_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_368_0 ,
    \out_Final_OBUF[23]_inst_i_594_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_162_1 ,
    \out_Final_OBUF[23]_inst_i_595_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[23]_inst_i_351 ;
  output [8:0]result;
  output [0:0]\data_reg[6] ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_594_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_162_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_157 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_157_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_157_1 ;
  input \out_Final_OBUF[23]_inst_i_157_2 ;
  input \out_Final_OBUF[23]_inst_i_158 ;
  input \out_Final_OBUF[23]_inst_i_158_0 ;
  input \out_Final_OBUF[15]_inst_i_93 ;
  input [0:0]Q;
  input [0:0]\out_Final_OBUF[15]_inst_i_93_0 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_93_1 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_590 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_604_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_368_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_594_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_162_1 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_595_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]data;
  wire [0:0]\data_reg[6] ;
  wire \out_Final_OBUF[15]_inst_i_93 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_93_0 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_93_1 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_157 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_157_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_157_1 ;
  wire \out_Final_OBUF[23]_inst_i_157_2 ;
  wire \out_Final_OBUF[23]_inst_i_158 ;
  wire \out_Final_OBUF[23]_inst_i_158_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_162_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_162_1 ;
  wire \out_Final_OBUF[23]_inst_i_162_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_162_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_162_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_162_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_350_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_350_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_350_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_350_n_3 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_351 ;
  wire \out_Final_OBUF[23]_inst_i_362_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_363_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_364_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_365_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_366_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_367_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_368_0 ;
  wire \out_Final_OBUF[23]_inst_i_368_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_369_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_588_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_589_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_590 ;
  wire \out_Final_OBUF[23]_inst_i_592_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_593_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_594_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_594_1 ;
  wire \out_Final_OBUF[23]_inst_i_594_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_595_0 ;
  wire \out_Final_OBUF[23]_inst_i_595_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_601_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_601_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_602_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_603_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_603_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_603_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_603_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_603_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_603_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_603_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_603_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_604_0 ;
  wire \out_Final_OBUF[23]_inst_i_604_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_604_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_604_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_604_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_604_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_604_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_604_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_605_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_731_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_738_n_0 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_601_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h88E8E888)) 
    \out_Final_OBUF[15]_inst_i_89 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[15]_inst_i_93 ),
        .I2(Q),
        .I3(\out_Final_OBUF[15]_inst_i_93_0 ),
        .I4(\out_Final_OBUF[15]_inst_i_93_1 ),
        .O(\data_reg[6] ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[23]_inst_i_153 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[23]_inst_i_157 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_157_0 ),
        .I3(\out_Final_OBUF[23]_inst_i_157_1 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_157_2 ),
        .O(\out_Final_OBUF[23]_inst_i_351 [1]));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[23]_inst_i_154 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[23]_inst_i_157 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_158 ),
        .I3(\out_Final_OBUF[23]_inst_i_157_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_158_0 ),
        .O(\out_Final_OBUF[23]_inst_i_351 [0]));
  CARRY4 \out_Final_OBUF[23]_inst_i_160 
       (.CI(\out_Final_OBUF[23]_inst_i_162_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_162 
       (.CI(\out_Final_OBUF[23]_inst_i_350_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_162_n_0 ,\out_Final_OBUF[23]_inst_i_162_n_1 ,\out_Final_OBUF[23]_inst_i_162_n_2 ,\out_Final_OBUF[23]_inst_i_162_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_362_n_0 ,\out_Final_OBUF[23]_inst_i_363_n_0 ,\out_Final_OBUF[23]_inst_i_364_n_0 ,\out_Final_OBUF[23]_inst_i_365_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_366_n_0 ,\out_Final_OBUF[23]_inst_i_367_n_0 ,\out_Final_OBUF[23]_inst_i_368_n_0 ,\out_Final_OBUF[23]_inst_i_369_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_350 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_350_n_0 ,\out_Final_OBUF[23]_inst_i_350_n_1 ,\out_Final_OBUF[23]_inst_i_350_n_2 ,\out_Final_OBUF[23]_inst_i_350_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_588_n_0 ,\out_Final_OBUF[23]_inst_i_589_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[23]_inst_i_592_n_0 ,\out_Final_OBUF[23]_inst_i_593_n_0 ,\out_Final_OBUF[23]_inst_i_594_n_0 ,\out_Final_OBUF[23]_inst_i_595_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_362 
       (.I0(\out_Final_OBUF[23]_inst_i_162_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_601_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_601_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_162_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_362_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_363 
       (.I0(\out_Final_OBUF[23]_inst_i_601_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_162_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_162_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_602_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_603_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_363_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_364 
       (.I0(\out_Final_OBUF[23]_inst_i_162_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_602_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_603_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_162_0 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_604_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_603_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_364_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_365 
       (.I0(\out_Final_OBUF[23]_inst_i_162_1 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_603_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_604_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_604_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_603_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_365_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_366 
       (.I0(\out_Final_OBUF[23]_inst_i_601_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_162_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_162_0 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_601_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_366_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_367 
       (.I0(\out_Final_OBUF[23]_inst_i_363_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_162_0 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_601_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_601_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_162_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_367_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_368 
       (.I0(\out_Final_OBUF[23]_inst_i_364_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_162_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_601_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_603_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_602_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_162_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_368_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_369 
       (.I0(\out_Final_OBUF[23]_inst_i_365_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_605_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_162_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_603_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_604_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_369_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_588 
       (.I0(\out_Final_OBUF[23]_inst_i_162_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_603_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_604_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_604_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_603_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_588_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_589 
       (.I0(\out_Final_OBUF[23]_inst_i_603_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_604_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_594_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_589_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_592 
       (.I0(\out_Final_OBUF[23]_inst_i_588_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_603_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_604_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_162_1 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_603_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_604_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_592_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_593 
       (.I0(\out_Final_OBUF[23]_inst_i_589_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_603_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_604_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_162_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_603_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_604_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_593_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_594 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_604_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_603_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_594_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_594_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_595 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_594_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_731_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_595_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_601 
       (.CI(\out_Final_OBUF[23]_inst_i_603_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_601_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_601_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_601_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_368_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_602 
       (.CI(\out_Final_OBUF[23]_inst_i_604_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_602_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_603 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_603_n_0 ,\out_Final_OBUF[23]_inst_i_603_n_1 ,\out_Final_OBUF[23]_inst_i_603_n_2 ,\out_Final_OBUF[23]_inst_i_603_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_594_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_603_n_4 ,\out_Final_OBUF[23]_inst_i_603_n_5 ,\out_Final_OBUF[23]_inst_i_603_n_6 ,\out_Final_OBUF[23]_inst_i_603_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_368_0 [1:0],\out_Final_OBUF[23]_inst_i_594_0 [2],\out_Final_OBUF[23]_inst_i_594_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_604 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_604_n_0 ,\out_Final_OBUF[23]_inst_i_604_n_1 ,\out_Final_OBUF[23]_inst_i_604_n_2 ,\out_Final_OBUF[23]_inst_i_604_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_590 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_604_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_604_n_4 ,\out_Final_OBUF[23]_inst_i_604_n_5 ,\out_Final_OBUF[23]_inst_i_604_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_590 [2],S[1],\out_Final_OBUF[23]_inst_i_738_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_605 
       (.I0(\out_Final_OBUF[23]_inst_i_162_0 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_603_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_602_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_605_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_731 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_604_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_595_0 ),
        .O(\out_Final_OBUF[23]_inst_i_731_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_738 
       (.I0(\out_Final_OBUF[23]_inst_i_590 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_604_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_738_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_12
   (O,
    S,
    result,
    \out_Final_OBUF[23]_inst_i_148_0 ,
    data,
    \out_Final_OBUF[19]_inst_i_148_0 ,
    \out_Final_OBUF[23]_inst_i_148_1 ,
    \out_Final_OBUF[23]_inst_i_27 ,
    \out_Final_OBUF[23]_inst_i_27_0 ,
    \out_Final_OBUF[19]_inst_i_144 ,
    \out_Final_OBUF[23]_inst_i_575_0 ,
    \out_Final_OBUF[19]_inst_i_144_0 ,
    \out_Final_OBUF[23]_inst_i_337_0 ,
    \out_Final_OBUF[19]_inst_i_148_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_148_2 ,
    \out_Final_OBUF[19]_inst_i_149_0 );
  output [0:0]O;
  output [1:0]S;
  output [7:0]result;
  output [1:0]\out_Final_OBUF[23]_inst_i_148_0 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[19]_inst_i_148_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_148_1 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_27 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_27_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_144 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_575_0 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_144_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_337_0 ;
  input [0:0]\out_Final_OBUF[19]_inst_i_148_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_148_2 ;
  input [0:0]\out_Final_OBUF[19]_inst_i_149_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire \out_Final_OBUF[19]_inst_i_142_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_143_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_144 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_144_0 ;
  wire \out_Final_OBUF[19]_inst_i_146_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_147_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_148_0 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_148_1 ;
  wire \out_Final_OBUF[19]_inst_i_148_n_0 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_149_0 ;
  wire \out_Final_OBUF[19]_inst_i_149_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_211_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_83_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_83_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_83_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_83_n_3 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_148_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_148_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_148_2 ;
  wire \out_Final_OBUF[23]_inst_i_148_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_148_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_148_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_148_n_3 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_27 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_27_0 ;
  wire \out_Final_OBUF[23]_inst_i_331_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_332_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_333_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_334_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_335_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_336_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_337_0 ;
  wire \out_Final_OBUF[23]_inst_i_337_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_338_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_572_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_572_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_573_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_574_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_574_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_574_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_574_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_574_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_574_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_574_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_574_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_575_0 ;
  wire \out_Final_OBUF[23]_inst_i_575_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_575_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_575_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_575_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_575_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_575_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_575_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_576_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_728_n_0 ;
  wire [7:0]result;
  wire [14:14]\sum[12]_117 ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_572_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[19]_inst_i_142 
       (.I0(\out_Final_OBUF[23]_inst_i_148_2 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_574_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_575_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_575_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_574_n_7 ),
        .O(\out_Final_OBUF[19]_inst_i_142_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[19]_inst_i_143 
       (.I0(\out_Final_OBUF[23]_inst_i_574_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_575_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[19]_inst_i_148_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_143_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[19]_inst_i_146 
       (.I0(\out_Final_OBUF[19]_inst_i_142_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_574_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_575_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_148_2 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_574_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_575_n_5 ),
        .O(\out_Final_OBUF[19]_inst_i_146_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[19]_inst_i_147 
       (.I0(\out_Final_OBUF[19]_inst_i_143_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_574_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_575_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_148_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_574_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_575_n_6 ),
        .O(\out_Final_OBUF[19]_inst_i_147_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[19]_inst_i_148 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_575_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_574_n_7 ),
        .I3(\out_Final_OBUF[19]_inst_i_148_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[19]_inst_i_148_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[19]_inst_i_149 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[19]_inst_i_148_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[19]_inst_i_211_n_0 ),
        .O(\out_Final_OBUF[19]_inst_i_149_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[19]_inst_i_211 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_575_0 [0]),
        .I2(\out_Final_OBUF[19]_inst_i_149_0 ),
        .O(\out_Final_OBUF[19]_inst_i_211_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_83 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[19]_inst_i_83_n_0 ,\out_Final_OBUF[19]_inst_i_83_n_1 ,\out_Final_OBUF[19]_inst_i_83_n_2 ,\out_Final_OBUF[19]_inst_i_83_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[19]_inst_i_142_n_0 ,\out_Final_OBUF[19]_inst_i_143_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[19]_inst_i_146_n_0 ,\out_Final_OBUF[19]_inst_i_147_n_0 ,\out_Final_OBUF[19]_inst_i_148_n_0 ,\out_Final_OBUF[19]_inst_i_149_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_146 
       (.CI(\out_Final_OBUF[23]_inst_i_148_n_0 ),
        .CO(\sum[12]_117 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_148 
       (.CI(\out_Final_OBUF[19]_inst_i_83_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_148_n_0 ,\out_Final_OBUF[23]_inst_i_148_n_1 ,\out_Final_OBUF[23]_inst_i_148_n_2 ,\out_Final_OBUF[23]_inst_i_148_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_331_n_0 ,\out_Final_OBUF[23]_inst_i_332_n_0 ,\out_Final_OBUF[23]_inst_i_333_n_0 ,\out_Final_OBUF[23]_inst_i_334_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_335_n_0 ,\out_Final_OBUF[23]_inst_i_336_n_0 ,\out_Final_OBUF[23]_inst_i_337_n_0 ,\out_Final_OBUF[23]_inst_i_338_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_331 
       (.I0(\out_Final_OBUF[23]_inst_i_148_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_572_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_572_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_148_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_331_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_332 
       (.I0(\out_Final_OBUF[23]_inst_i_572_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_148_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_148_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_573_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_574_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_332_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_333 
       (.I0(\out_Final_OBUF[23]_inst_i_148_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_573_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_574_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_148_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_575_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_574_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_333_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_334 
       (.I0(\out_Final_OBUF[23]_inst_i_148_2 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_574_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_575_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_575_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_574_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_334_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_335 
       (.I0(\out_Final_OBUF[23]_inst_i_572_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_148_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_148_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_572_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_335_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_336 
       (.I0(\out_Final_OBUF[23]_inst_i_332_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_148_1 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_572_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_572_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_148_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_336_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_337 
       (.I0(\out_Final_OBUF[23]_inst_i_333_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_148_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_572_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_574_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_573_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_148_1 [0]),
        .O(\out_Final_OBUF[23]_inst_i_337_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_338 
       (.I0(\out_Final_OBUF[23]_inst_i_334_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_576_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_148_2 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_574_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_575_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_338_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_572 
       (.CI(\out_Final_OBUF[23]_inst_i_574_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_572_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_572_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_572_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_337_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_573 
       (.CI(\out_Final_OBUF[23]_inst_i_575_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_573_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_574 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_574_n_0 ,\out_Final_OBUF[23]_inst_i_574_n_1 ,\out_Final_OBUF[23]_inst_i_574_n_2 ,\out_Final_OBUF[23]_inst_i_574_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[19]_inst_i_148_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_574_n_4 ,\out_Final_OBUF[23]_inst_i_574_n_5 ,\out_Final_OBUF[23]_inst_i_574_n_6 ,\out_Final_OBUF[23]_inst_i_574_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_337_0 [1:0],\out_Final_OBUF[19]_inst_i_148_0 [2],\out_Final_OBUF[19]_inst_i_148_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_575 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_575_n_0 ,\out_Final_OBUF[23]_inst_i_575_n_1 ,\out_Final_OBUF[23]_inst_i_575_n_2 ,\out_Final_OBUF[23]_inst_i_575_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[19]_inst_i_144 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_575_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_575_n_4 ,\out_Final_OBUF[23]_inst_i_575_n_5 ,\out_Final_OBUF[23]_inst_i_575_n_6 ,O}),
        .S({\out_Final_OBUF[19]_inst_i_144 [2],\out_Final_OBUF[19]_inst_i_144_0 [1],\out_Final_OBUF[23]_inst_i_728_n_0 ,\out_Final_OBUF[19]_inst_i_144_0 [0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_576 
       (.I0(\out_Final_OBUF[23]_inst_i_148_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_574_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_573_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_576_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_65 
       (.I0(\sum[12]_117 ),
        .I1(\out_Final_OBUF[23]_inst_i_27_0 [1]),
        .I2(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_148_0 [1]));
  LUT5 #(
    .INIT(32'h00E8E800)) 
    \out_Final_OBUF[23]_inst_i_66 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_27 ),
        .I2(\out_Final_OBUF[23]_inst_i_27_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_27_0 [1]),
        .I4(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_148_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_67 
       (.I0(\sum[12]_117 ),
        .I1(\out_Final_OBUF[23]_inst_i_27_0 [1]),
        .I2(result[7]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h00FF17E817E8FF00)) 
    \out_Final_OBUF[23]_inst_i_68 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_27 ),
        .I2(\out_Final_OBUF[23]_inst_i_27_0 [0]),
        .I3(\sum[12]_117 ),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_27_0 [1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_728 
       (.I0(\out_Final_OBUF[19]_inst_i_144 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_575_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_728_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_13
   (O,
    \out_Final_OBUF[19]_inst_i_83 ,
    \out_Final_OBUF[7]_inst_i_61 ,
    \out_Final_OBUF[23]_inst_i_150_0 ,
    \out_Final_OBUF[19]_inst_i_78 ,
    \out_Final_OBUF[23]_inst_i_148 ,
    \out_Final_OBUF[19]_inst_i_78_0 ,
    \out_Final_OBUF[19]_inst_i_78_1 ,
    \out_Final_OBUF[19]_inst_i_78_2 ,
    \out_Final_OBUF[23]_inst_i_149 ,
    data,
    \out_Final_OBUF[7]_inst_i_138_0 ,
    \out_Final_OBUF[23]_inst_i_150_1 ,
    result,
    \out_Final_OBUF[19]_inst_i_51 ,
    \out_Final_OBUF[19]_inst_i_51_0 ,
    \out_Final_OBUF[7]_inst_i_134 ,
    \out_Final_OBUF[7]_inst_i_206_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_345_0 ,
    \out_Final_OBUF[7]_inst_i_138_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_150_2 ,
    \out_Final_OBUF[7]_inst_i_139_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[19]_inst_i_83 ;
  output \out_Final_OBUF[7]_inst_i_61 ;
  output [8:0]\out_Final_OBUF[23]_inst_i_150_0 ;
  output \out_Final_OBUF[19]_inst_i_78 ;
  output [2:0]\out_Final_OBUF[23]_inst_i_148 ;
  output \out_Final_OBUF[19]_inst_i_78_0 ;
  output \out_Final_OBUF[19]_inst_i_78_1 ;
  output \out_Final_OBUF[19]_inst_i_78_2 ;
  output \out_Final_OBUF[23]_inst_i_149 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[7]_inst_i_138_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_150_1 ;
  input [4:0]result;
  input [6:0]\out_Final_OBUF[19]_inst_i_51 ;
  input [6:0]\out_Final_OBUF[19]_inst_i_51_0 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_134 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_206_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_345_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_138_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_150_2 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_139_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [6:0]\out_Final_OBUF[19]_inst_i_51 ;
  wire [6:0]\out_Final_OBUF[19]_inst_i_51_0 ;
  wire \out_Final_OBUF[19]_inst_i_78 ;
  wire \out_Final_OBUF[19]_inst_i_78_0 ;
  wire \out_Final_OBUF[19]_inst_i_78_1 ;
  wire \out_Final_OBUF[19]_inst_i_78_2 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_83 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_148 ;
  wire \out_Final_OBUF[23]_inst_i_149 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_150_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_150_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_150_2 ;
  wire \out_Final_OBUF[23]_inst_i_150_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_150_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_150_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_150_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_339_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_340_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_341_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_342_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_343_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_344_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_345_0 ;
  wire \out_Final_OBUF[23]_inst_i_345_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_346_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_577_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_577_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_578_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_579_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_132_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_133_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_134 ;
  wire \out_Final_OBUF[7]_inst_i_136_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_137_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_138_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_138_1 ;
  wire \out_Final_OBUF[7]_inst_i_138_n_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_139_0 ;
  wire \out_Final_OBUF[7]_inst_i_139_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_205_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_205_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_205_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_205_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_205_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_205_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_205_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_205_n_7 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_206_0 ;
  wire \out_Final_OBUF[7]_inst_i_206_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_206_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_206_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_206_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_206_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_206_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_206_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_207_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_248_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_61 ;
  wire \out_Final_OBUF[7]_inst_i_67_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_67_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_67_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_67_n_3 ;
  wire [4:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_577_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[15]_inst_i_47 
       (.I0(result[1]),
        .I1(\out_Final_OBUF[19]_inst_i_78 ),
        .I2(\out_Final_OBUF[23]_inst_i_150_0 [2]),
        .I3(\out_Final_OBUF[19]_inst_i_51 [1]),
        .I4(\out_Final_OBUF[19]_inst_i_51_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_83 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[15]_inst_i_48 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[7]_inst_i_61 ),
        .I2(\out_Final_OBUF[23]_inst_i_150_0 [1]),
        .I3(\out_Final_OBUF[19]_inst_i_51 [0]),
        .I4(\out_Final_OBUF[19]_inst_i_51_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_83 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[15]_inst_i_85 
       (.I0(\out_Final_OBUF[23]_inst_i_150_0 [3]),
        .I1(\out_Final_OBUF[19]_inst_i_51_0 [2]),
        .I2(\out_Final_OBUF[19]_inst_i_51 [2]),
        .O(\out_Final_OBUF[19]_inst_i_78 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[15]_inst_i_86 
       (.I0(\out_Final_OBUF[23]_inst_i_150_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_51_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_51 [1]),
        .O(\out_Final_OBUF[7]_inst_i_61 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_47 
       (.I0(result[4]),
        .I1(\out_Final_OBUF[19]_inst_i_78_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_150_0 [5]),
        .I3(\out_Final_OBUF[19]_inst_i_51 [4]),
        .I4(\out_Final_OBUF[19]_inst_i_51_0 [4]),
        .O(\out_Final_OBUF[23]_inst_i_148 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_48 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[19]_inst_i_78_1 ),
        .I2(\out_Final_OBUF[23]_inst_i_150_0 [4]),
        .I3(\out_Final_OBUF[19]_inst_i_51 [3]),
        .I4(\out_Final_OBUF[19]_inst_i_51_0 [3]),
        .O(\out_Final_OBUF[23]_inst_i_148 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_49 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[19]_inst_i_78_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_150_0 [3]),
        .I3(\out_Final_OBUF[19]_inst_i_51 [2]),
        .I4(\out_Final_OBUF[19]_inst_i_51_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_148 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_80 
       (.I0(\out_Final_OBUF[23]_inst_i_150_0 [6]),
        .I1(\out_Final_OBUF[19]_inst_i_51_0 [5]),
        .I2(\out_Final_OBUF[19]_inst_i_51 [5]),
        .O(\out_Final_OBUF[19]_inst_i_78_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_82 
       (.I0(\out_Final_OBUF[23]_inst_i_150_0 [5]),
        .I1(\out_Final_OBUF[19]_inst_i_51_0 [4]),
        .I2(\out_Final_OBUF[19]_inst_i_51 [4]),
        .O(\out_Final_OBUF[19]_inst_i_78_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_84 
       (.I0(\out_Final_OBUF[23]_inst_i_150_0 [4]),
        .I1(\out_Final_OBUF[19]_inst_i_51_0 [3]),
        .I2(\out_Final_OBUF[19]_inst_i_51 [3]),
        .O(\out_Final_OBUF[19]_inst_i_78_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_85 
       (.I0(\out_Final_OBUF[23]_inst_i_150_0 [7]),
        .I1(\out_Final_OBUF[19]_inst_i_51_0 [6]),
        .I2(\out_Final_OBUF[19]_inst_i_51 [6]),
        .O(\out_Final_OBUF[23]_inst_i_149 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_147 
       (.CI(\out_Final_OBUF[23]_inst_i_150_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_150_0 [8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_150 
       (.CI(\out_Final_OBUF[7]_inst_i_67_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_150_n_0 ,\out_Final_OBUF[23]_inst_i_150_n_1 ,\out_Final_OBUF[23]_inst_i_150_n_2 ,\out_Final_OBUF[23]_inst_i_150_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_339_n_0 ,\out_Final_OBUF[23]_inst_i_340_n_0 ,\out_Final_OBUF[23]_inst_i_341_n_0 ,\out_Final_OBUF[23]_inst_i_342_n_0 }),
        .O(\out_Final_OBUF[23]_inst_i_150_0 [7:4]),
        .S({\out_Final_OBUF[23]_inst_i_343_n_0 ,\out_Final_OBUF[23]_inst_i_344_n_0 ,\out_Final_OBUF[23]_inst_i_345_n_0 ,\out_Final_OBUF[23]_inst_i_346_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_339 
       (.I0(\out_Final_OBUF[23]_inst_i_150_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_577_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_577_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_150_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_339_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_340 
       (.I0(\out_Final_OBUF[23]_inst_i_577_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_150_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_150_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_578_n_3 ),
        .I4(\out_Final_OBUF[7]_inst_i_205_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_340_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_341 
       (.I0(\out_Final_OBUF[23]_inst_i_150_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_578_n_3 ),
        .I2(\out_Final_OBUF[7]_inst_i_205_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_150_1 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_206_n_4 ),
        .I5(\out_Final_OBUF[7]_inst_i_205_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_341_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_342 
       (.I0(\out_Final_OBUF[23]_inst_i_150_2 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_205_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_206_n_4 ),
        .I3(\out_Final_OBUF[7]_inst_i_206_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_205_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_342_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_343 
       (.I0(\out_Final_OBUF[23]_inst_i_577_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_150_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_150_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_577_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_343_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_344 
       (.I0(\out_Final_OBUF[23]_inst_i_340_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_150_1 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_577_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_577_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_150_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_344_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_345 
       (.I0(\out_Final_OBUF[23]_inst_i_341_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_150_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_577_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_205_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_578_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_150_1 [0]),
        .O(\out_Final_OBUF[23]_inst_i_345_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_346 
       (.I0(\out_Final_OBUF[23]_inst_i_342_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_579_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_150_2 [2]),
        .I3(\out_Final_OBUF[7]_inst_i_205_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_206_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_346_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_577 
       (.CI(\out_Final_OBUF[7]_inst_i_205_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_577_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_577_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_577_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_345_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_578 
       (.CI(\out_Final_OBUF[7]_inst_i_206_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_578_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_579 
       (.I0(\out_Final_OBUF[23]_inst_i_150_1 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_205_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_578_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_579_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[7]_inst_i_132 
       (.I0(\out_Final_OBUF[23]_inst_i_150_2 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_205_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_206_n_5 ),
        .I3(\out_Final_OBUF[7]_inst_i_206_n_6 ),
        .I4(\out_Final_OBUF[7]_inst_i_205_n_7 ),
        .O(\out_Final_OBUF[7]_inst_i_132_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[7]_inst_i_133 
       (.I0(\out_Final_OBUF[7]_inst_i_205_n_7 ),
        .I1(\out_Final_OBUF[7]_inst_i_206_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_138_0 [0]),
        .O(\out_Final_OBUF[7]_inst_i_133_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_136 
       (.I0(\out_Final_OBUF[7]_inst_i_132_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_205_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_206_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_150_2 [1]),
        .I4(\out_Final_OBUF[7]_inst_i_205_n_6 ),
        .I5(\out_Final_OBUF[7]_inst_i_206_n_5 ),
        .O(\out_Final_OBUF[7]_inst_i_136_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_137 
       (.I0(\out_Final_OBUF[7]_inst_i_133_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_205_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_206_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_150_2 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_205_n_7 ),
        .I5(\out_Final_OBUF[7]_inst_i_206_n_6 ),
        .O(\out_Final_OBUF[7]_inst_i_137_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_138 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[7]_inst_i_206_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_205_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_138_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[7]_inst_i_138_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[7]_inst_i_139 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[7]_inst_i_138_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_207_n_0 ),
        .O(\out_Final_OBUF[7]_inst_i_139_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_205 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_205_n_0 ,\out_Final_OBUF[7]_inst_i_205_n_1 ,\out_Final_OBUF[7]_inst_i_205_n_2 ,\out_Final_OBUF[7]_inst_i_205_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[7]_inst_i_138_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_205_n_4 ,\out_Final_OBUF[7]_inst_i_205_n_5 ,\out_Final_OBUF[7]_inst_i_205_n_6 ,\out_Final_OBUF[7]_inst_i_205_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_345_0 [1:0],\out_Final_OBUF[7]_inst_i_138_0 [2],\out_Final_OBUF[7]_inst_i_138_1 }));
  CARRY4 \out_Final_OBUF[7]_inst_i_206 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_206_n_0 ,\out_Final_OBUF[7]_inst_i_206_n_1 ,\out_Final_OBUF[7]_inst_i_206_n_2 ,\out_Final_OBUF[7]_inst_i_206_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[7]_inst_i_134 [1],\<const0> ,\out_Final_OBUF[7]_inst_i_206_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_206_n_4 ,\out_Final_OBUF[7]_inst_i_206_n_5 ,\out_Final_OBUF[7]_inst_i_206_n_6 ,O}),
        .S({\out_Final_OBUF[7]_inst_i_134 [2],S[1],\out_Final_OBUF[7]_inst_i_248_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[7]_inst_i_207 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[7]_inst_i_206_0 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_139_0 ),
        .O(\out_Final_OBUF[7]_inst_i_207_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[7]_inst_i_248 
       (.I0(\out_Final_OBUF[7]_inst_i_134 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_206_0 [2]),
        .O(\out_Final_OBUF[7]_inst_i_248_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_67 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_67_n_0 ,\out_Final_OBUF[7]_inst_i_67_n_1 ,\out_Final_OBUF[7]_inst_i_67_n_2 ,\out_Final_OBUF[7]_inst_i_67_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[7]_inst_i_132_n_0 ,\out_Final_OBUF[7]_inst_i_133_n_0 ,DI}),
        .O(\out_Final_OBUF[23]_inst_i_150_0 [3:0]),
        .S({\out_Final_OBUF[7]_inst_i_136_n_0 ,\out_Final_OBUF[7]_inst_i_137_n_0 ,\out_Final_OBUF[7]_inst_i_138_n_0 ,\out_Final_OBUF[7]_inst_i_139_n_0 }));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_14
   (O,
    \out_Final_OBUF[23]_inst_i_148 ,
    result,
    data,
    \out_Final_OBUF[7]_inst_i_129_0 ,
    \out_Final_OBUF[19]_inst_i_78_0 ,
    \out_Final_OBUF[19]_inst_i_50 ,
    \out_Final_OBUF[19]_inst_i_50_0 ,
    \out_Final_OBUF[7]_inst_i_125 ,
    \out_Final_OBUF[7]_inst_i_203_0 ,
    S,
    \out_Final_OBUF[19]_inst_i_132_0 ,
    \out_Final_OBUF[7]_inst_i_129_1 ,
    DI,
    \out_Final_OBUF[19]_inst_i_78_1 ,
    \out_Final_OBUF[7]_inst_i_130_0 );
  output [0:0]O;
  output [0:0]\out_Final_OBUF[23]_inst_i_148 ;
  output [8:0]result;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[7]_inst_i_129_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_78_0 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_50 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_50_0 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_125 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_203_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[19]_inst_i_132_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_129_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[19]_inst_i_78_1 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_130_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire \out_Final_OBUF[19]_inst_i_126_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_127_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_128_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_129_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_130_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_131_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_132_0 ;
  wire \out_Final_OBUF[19]_inst_i_132_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_133_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_205_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_205_n_7 ;
  wire \out_Final_OBUF[19]_inst_i_206_n_3 ;
  wire \out_Final_OBUF[19]_inst_i_207_n_0 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_50 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_50_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_78_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_78_1 ;
  wire \out_Final_OBUF[19]_inst_i_78_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_78_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_78_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_78_n_3 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_148 ;
  wire \out_Final_OBUF[7]_inst_i_123_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_124_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_125 ;
  wire \out_Final_OBUF[7]_inst_i_127_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_128_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_129_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_129_1 ;
  wire \out_Final_OBUF[7]_inst_i_129_n_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_130_0 ;
  wire \out_Final_OBUF[7]_inst_i_130_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_202_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_202_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_202_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_202_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_202_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_202_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_202_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_202_n_7 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_203_0 ;
  wire \out_Final_OBUF[7]_inst_i_203_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_203_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_203_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_203_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_203_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_203_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_203_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_204_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_244_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_61_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_61_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_61_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_61_n_3 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[19]_inst_i_205_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[19]_inst_i_126 
       (.I0(\out_Final_OBUF[19]_inst_i_78_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_205_n_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_205_n_7 ),
        .I3(\out_Final_OBUF[19]_inst_i_78_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_126_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[19]_inst_i_127 
       (.I0(\out_Final_OBUF[19]_inst_i_205_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_78_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_78_0 [0]),
        .I3(\out_Final_OBUF[19]_inst_i_206_n_3 ),
        .I4(\out_Final_OBUF[7]_inst_i_202_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[19]_inst_i_128 
       (.I0(\out_Final_OBUF[19]_inst_i_78_1 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_206_n_3 ),
        .I2(\out_Final_OBUF[7]_inst_i_202_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_78_0 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_203_n_4 ),
        .I5(\out_Final_OBUF[7]_inst_i_202_n_5 ),
        .O(\out_Final_OBUF[19]_inst_i_128_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[19]_inst_i_129 
       (.I0(\out_Final_OBUF[19]_inst_i_78_1 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_202_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_203_n_4 ),
        .I3(\out_Final_OBUF[7]_inst_i_203_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_202_n_6 ),
        .O(\out_Final_OBUF[19]_inst_i_129_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[19]_inst_i_130 
       (.I0(\out_Final_OBUF[19]_inst_i_205_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_78_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_78_0 [2]),
        .I3(\out_Final_OBUF[19]_inst_i_205_n_2 ),
        .O(\out_Final_OBUF[19]_inst_i_130_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_131 
       (.I0(\out_Final_OBUF[19]_inst_i_127_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_78_0 [2]),
        .I2(\out_Final_OBUF[19]_inst_i_205_n_2 ),
        .I3(\out_Final_OBUF[19]_inst_i_205_n_7 ),
        .I4(\out_Final_OBUF[19]_inst_i_78_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_131_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_132 
       (.I0(\out_Final_OBUF[19]_inst_i_128_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_78_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_205_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_202_n_4 ),
        .I4(\out_Final_OBUF[19]_inst_i_206_n_3 ),
        .I5(\out_Final_OBUF[19]_inst_i_78_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_132_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_133 
       (.I0(\out_Final_OBUF[19]_inst_i_129_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_207_n_0 ),
        .I2(\out_Final_OBUF[19]_inst_i_78_1 [2]),
        .I3(\out_Final_OBUF[7]_inst_i_202_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_203_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_133_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_205 
       (.CI(\out_Final_OBUF[7]_inst_i_202_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_205_n_2 ,\NLW_out_Final_OBUF[19]_inst_i_205_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[19]_inst_i_205_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[19]_inst_i_132_0 [2]}));
  CARRY4 \out_Final_OBUF[19]_inst_i_206 
       (.CI(\out_Final_OBUF[7]_inst_i_203_n_0 ),
        .CO(\out_Final_OBUF[19]_inst_i_206_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_207 
       (.I0(\out_Final_OBUF[19]_inst_i_78_0 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_202_n_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_206_n_3 ),
        .O(\out_Final_OBUF[19]_inst_i_207_n_0 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \out_Final_OBUF[19]_inst_i_46 
       (.I0(result[8]),
        .I1(\out_Final_OBUF[19]_inst_i_50 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_50_0 [1]),
        .I3(\out_Final_OBUF[19]_inst_i_50_0 [0]),
        .I4(result[7]),
        .I5(\out_Final_OBUF[19]_inst_i_50 [0]),
        .O(\out_Final_OBUF[23]_inst_i_148 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_78 
       (.CI(\out_Final_OBUF[7]_inst_i_61_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_78_n_0 ,\out_Final_OBUF[19]_inst_i_78_n_1 ,\out_Final_OBUF[19]_inst_i_78_n_2 ,\out_Final_OBUF[19]_inst_i_78_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[19]_inst_i_126_n_0 ,\out_Final_OBUF[19]_inst_i_127_n_0 ,\out_Final_OBUF[19]_inst_i_128_n_0 ,\out_Final_OBUF[19]_inst_i_129_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[19]_inst_i_130_n_0 ,\out_Final_OBUF[19]_inst_i_131_n_0 ,\out_Final_OBUF[19]_inst_i_132_n_0 ,\out_Final_OBUF[19]_inst_i_133_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_149 
       (.CI(\out_Final_OBUF[19]_inst_i_78_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[7]_inst_i_123 
       (.I0(\out_Final_OBUF[19]_inst_i_78_1 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_202_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_203_n_5 ),
        .I3(\out_Final_OBUF[7]_inst_i_203_n_6 ),
        .I4(\out_Final_OBUF[7]_inst_i_202_n_7 ),
        .O(\out_Final_OBUF[7]_inst_i_123_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[7]_inst_i_124 
       (.I0(\out_Final_OBUF[7]_inst_i_202_n_7 ),
        .I1(\out_Final_OBUF[7]_inst_i_203_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_129_0 [0]),
        .O(\out_Final_OBUF[7]_inst_i_124_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_127 
       (.I0(\out_Final_OBUF[7]_inst_i_123_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_202_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_203_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_78_1 [1]),
        .I4(\out_Final_OBUF[7]_inst_i_202_n_6 ),
        .I5(\out_Final_OBUF[7]_inst_i_203_n_5 ),
        .O(\out_Final_OBUF[7]_inst_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_128 
       (.I0(\out_Final_OBUF[7]_inst_i_124_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_202_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_203_n_5 ),
        .I3(\out_Final_OBUF[19]_inst_i_78_1 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_202_n_7 ),
        .I5(\out_Final_OBUF[7]_inst_i_203_n_6 ),
        .O(\out_Final_OBUF[7]_inst_i_128_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_129 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[7]_inst_i_203_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_202_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_129_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[7]_inst_i_129_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[7]_inst_i_130 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[7]_inst_i_129_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_204_n_0 ),
        .O(\out_Final_OBUF[7]_inst_i_130_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_202 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_202_n_0 ,\out_Final_OBUF[7]_inst_i_202_n_1 ,\out_Final_OBUF[7]_inst_i_202_n_2 ,\out_Final_OBUF[7]_inst_i_202_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[7]_inst_i_129_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_202_n_4 ,\out_Final_OBUF[7]_inst_i_202_n_5 ,\out_Final_OBUF[7]_inst_i_202_n_6 ,\out_Final_OBUF[7]_inst_i_202_n_7 }),
        .S({\out_Final_OBUF[19]_inst_i_132_0 [1:0],\out_Final_OBUF[7]_inst_i_129_0 [2],\out_Final_OBUF[7]_inst_i_129_1 }));
  CARRY4 \out_Final_OBUF[7]_inst_i_203 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_203_n_0 ,\out_Final_OBUF[7]_inst_i_203_n_1 ,\out_Final_OBUF[7]_inst_i_203_n_2 ,\out_Final_OBUF[7]_inst_i_203_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[7]_inst_i_125 [1],\<const0> ,\out_Final_OBUF[7]_inst_i_203_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_203_n_4 ,\out_Final_OBUF[7]_inst_i_203_n_5 ,\out_Final_OBUF[7]_inst_i_203_n_6 ,O}),
        .S({\out_Final_OBUF[7]_inst_i_125 [2],S[1],\out_Final_OBUF[7]_inst_i_244_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[7]_inst_i_204 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[7]_inst_i_203_0 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_130_0 ),
        .O(\out_Final_OBUF[7]_inst_i_204_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[7]_inst_i_244 
       (.I0(\out_Final_OBUF[7]_inst_i_125 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_203_0 [2]),
        .O(\out_Final_OBUF[7]_inst_i_244_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_61 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_61_n_0 ,\out_Final_OBUF[7]_inst_i_61_n_1 ,\out_Final_OBUF[7]_inst_i_61_n_2 ,\out_Final_OBUF[7]_inst_i_61_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[7]_inst_i_123_n_0 ,\out_Final_OBUF[7]_inst_i_124_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[7]_inst_i_127_n_0 ,\out_Final_OBUF[7]_inst_i_128_n_0 ,\out_Final_OBUF[7]_inst_i_129_n_0 ,\out_Final_OBUF[7]_inst_i_130_n_0 }));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_15
   (O,
    \out_Final_OBUF[15]_inst_i_87 ,
    result,
    DI,
    data,
    \out_Final_OBUF[7]_inst_i_121_0 ,
    \out_Final_OBUF[19]_inst_i_81_0 ,
    \out_Final_OBUF[15]_inst_i_53 ,
    \out_Final_OBUF[15]_inst_i_53_0 ,
    \out_Final_OBUF[15]_inst_i_53_1 ,
    \out_Final_OBUF[15]_inst_i_53_2 ,
    \out_Final_OBUF[15]_inst_i_54 ,
    \out_Final_OBUF[15]_inst_i_54_0 ,
    \out_Final_OBUF[7]_inst_i_31 ,
    Q,
    \out_Final_OBUF[7]_inst_i_31_0 ,
    \out_Final_OBUF[7]_inst_i_31_1 ,
    \out_Final_OBUF[7]_inst_i_117 ,
    \out_Final_OBUF[7]_inst_i_200_0 ,
    S,
    \out_Final_OBUF[19]_inst_i_140_0 ,
    \out_Final_OBUF[7]_inst_i_121_1 ,
    \out_Final_OBUF[7]_inst_i_60_0 ,
    \out_Final_OBUF[19]_inst_i_81_1 ,
    \out_Final_OBUF[7]_inst_i_122_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[15]_inst_i_87 ;
  output [8:0]result;
  output [0:0]DI;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[7]_inst_i_121_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_81_0 ;
  input [1:0]\out_Final_OBUF[15]_inst_i_53 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_53_0 ;
  input [1:0]\out_Final_OBUF[15]_inst_i_53_1 ;
  input \out_Final_OBUF[15]_inst_i_53_2 ;
  input \out_Final_OBUF[15]_inst_i_54 ;
  input \out_Final_OBUF[15]_inst_i_54_0 ;
  input \out_Final_OBUF[7]_inst_i_31 ;
  input [0:0]Q;
  input [0:0]\out_Final_OBUF[7]_inst_i_31_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_31_1 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_117 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_200_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[19]_inst_i_140_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_121_1 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_60_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_81_1 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_122_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]data;
  wire [1:0]\out_Final_OBUF[15]_inst_i_53 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_53_0 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_53_1 ;
  wire \out_Final_OBUF[15]_inst_i_53_2 ;
  wire \out_Final_OBUF[15]_inst_i_54 ;
  wire \out_Final_OBUF[15]_inst_i_54_0 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_87 ;
  wire \out_Final_OBUF[19]_inst_i_134_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_135_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_136_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_137_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_138_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_139_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_140_0 ;
  wire \out_Final_OBUF[19]_inst_i_140_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_141_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_208_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_208_n_7 ;
  wire \out_Final_OBUF[19]_inst_i_209_n_3 ;
  wire \out_Final_OBUF[19]_inst_i_210_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_81_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_81_1 ;
  wire \out_Final_OBUF[19]_inst_i_81_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_81_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_81_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_81_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_115_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_116_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_117 ;
  wire \out_Final_OBUF[7]_inst_i_119_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_120_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_121_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_121_1 ;
  wire \out_Final_OBUF[7]_inst_i_121_n_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_122_0 ;
  wire \out_Final_OBUF[7]_inst_i_122_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_199_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_199_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_199_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_199_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_199_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_199_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_199_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_199_n_7 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_200_0 ;
  wire \out_Final_OBUF[7]_inst_i_200_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_200_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_200_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_200_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_200_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_200_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_200_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_201_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_240_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_31 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_31_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_31_1 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_60_0 ;
  wire \out_Final_OBUF[7]_inst_i_60_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_60_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_60_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_60_n_3 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[19]_inst_i_208_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[15]_inst_i_49 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[15]_inst_i_53 [1]),
        .I2(\out_Final_OBUF[15]_inst_i_53_0 ),
        .I3(\out_Final_OBUF[15]_inst_i_53_1 [1]),
        .I4(\out_Final_OBUF[15]_inst_i_53_2 ),
        .O(\out_Final_OBUF[15]_inst_i_87 [1]));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[15]_inst_i_50 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[15]_inst_i_53 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_54 ),
        .I3(\out_Final_OBUF[15]_inst_i_53_1 [0]),
        .I4(\out_Final_OBUF[15]_inst_i_54_0 ),
        .O(\out_Final_OBUF[15]_inst_i_87 [0]));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[19]_inst_i_134 
       (.I0(\out_Final_OBUF[19]_inst_i_81_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_208_n_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_208_n_7 ),
        .I3(\out_Final_OBUF[19]_inst_i_81_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_134_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[19]_inst_i_135 
       (.I0(\out_Final_OBUF[19]_inst_i_208_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_81_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_81_0 [0]),
        .I3(\out_Final_OBUF[19]_inst_i_209_n_3 ),
        .I4(\out_Final_OBUF[7]_inst_i_199_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_135_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[19]_inst_i_136 
       (.I0(\out_Final_OBUF[19]_inst_i_81_1 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_209_n_3 ),
        .I2(\out_Final_OBUF[7]_inst_i_199_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_81_0 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_200_n_4 ),
        .I5(\out_Final_OBUF[7]_inst_i_199_n_5 ),
        .O(\out_Final_OBUF[19]_inst_i_136_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[19]_inst_i_137 
       (.I0(\out_Final_OBUF[19]_inst_i_81_1 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_199_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_200_n_4 ),
        .I3(\out_Final_OBUF[7]_inst_i_200_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_199_n_6 ),
        .O(\out_Final_OBUF[19]_inst_i_137_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[19]_inst_i_138 
       (.I0(\out_Final_OBUF[19]_inst_i_208_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_81_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_81_0 [2]),
        .I3(\out_Final_OBUF[19]_inst_i_208_n_2 ),
        .O(\out_Final_OBUF[19]_inst_i_138_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_139 
       (.I0(\out_Final_OBUF[19]_inst_i_135_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_81_0 [2]),
        .I2(\out_Final_OBUF[19]_inst_i_208_n_2 ),
        .I3(\out_Final_OBUF[19]_inst_i_208_n_7 ),
        .I4(\out_Final_OBUF[19]_inst_i_81_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_139_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_140 
       (.I0(\out_Final_OBUF[19]_inst_i_136_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_81_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_208_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_199_n_4 ),
        .I4(\out_Final_OBUF[19]_inst_i_209_n_3 ),
        .I5(\out_Final_OBUF[19]_inst_i_81_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_140_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_141 
       (.I0(\out_Final_OBUF[19]_inst_i_137_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_210_n_0 ),
        .I2(\out_Final_OBUF[19]_inst_i_81_1 [2]),
        .I3(\out_Final_OBUF[7]_inst_i_199_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_200_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_141_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_208 
       (.CI(\out_Final_OBUF[7]_inst_i_199_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_208_n_2 ,\NLW_out_Final_OBUF[19]_inst_i_208_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[19]_inst_i_208_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[19]_inst_i_140_0 [2]}));
  CARRY4 \out_Final_OBUF[19]_inst_i_209 
       (.CI(\out_Final_OBUF[7]_inst_i_200_n_0 ),
        .CO(\out_Final_OBUF[19]_inst_i_209_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_210 
       (.I0(\out_Final_OBUF[19]_inst_i_81_0 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_199_n_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_209_n_3 ),
        .O(\out_Final_OBUF[19]_inst_i_210_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_79 
       (.CI(\out_Final_OBUF[19]_inst_i_81_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[19]_inst_i_81 
       (.CI(\out_Final_OBUF[7]_inst_i_60_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_81_n_0 ,\out_Final_OBUF[19]_inst_i_81_n_1 ,\out_Final_OBUF[19]_inst_i_81_n_2 ,\out_Final_OBUF[19]_inst_i_81_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[19]_inst_i_134_n_0 ,\out_Final_OBUF[19]_inst_i_135_n_0 ,\out_Final_OBUF[19]_inst_i_136_n_0 ,\out_Final_OBUF[19]_inst_i_137_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[19]_inst_i_138_n_0 ,\out_Final_OBUF[19]_inst_i_139_n_0 ,\out_Final_OBUF[19]_inst_i_140_n_0 ,\out_Final_OBUF[19]_inst_i_141_n_0 }));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[7]_inst_i_115 
       (.I0(\out_Final_OBUF[19]_inst_i_81_1 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_199_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_200_n_5 ),
        .I3(\out_Final_OBUF[7]_inst_i_200_n_6 ),
        .I4(\out_Final_OBUF[7]_inst_i_199_n_7 ),
        .O(\out_Final_OBUF[7]_inst_i_115_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[7]_inst_i_116 
       (.I0(\out_Final_OBUF[7]_inst_i_199_n_7 ),
        .I1(\out_Final_OBUF[7]_inst_i_200_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_121_0 [0]),
        .O(\out_Final_OBUF[7]_inst_i_116_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_119 
       (.I0(\out_Final_OBUF[7]_inst_i_115_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_199_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_200_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_81_1 [1]),
        .I4(\out_Final_OBUF[7]_inst_i_199_n_6 ),
        .I5(\out_Final_OBUF[7]_inst_i_200_n_5 ),
        .O(\out_Final_OBUF[7]_inst_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_120 
       (.I0(\out_Final_OBUF[7]_inst_i_116_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_199_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_200_n_5 ),
        .I3(\out_Final_OBUF[19]_inst_i_81_1 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_199_n_7 ),
        .I5(\out_Final_OBUF[7]_inst_i_200_n_6 ),
        .O(\out_Final_OBUF[7]_inst_i_120_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_121 
       (.I0(\out_Final_OBUF[7]_inst_i_60_0 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_200_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_199_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_121_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[7]_inst_i_121_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[7]_inst_i_122 
       (.I0(\out_Final_OBUF[7]_inst_i_60_0 [0]),
        .I1(O),
        .I2(\out_Final_OBUF[7]_inst_i_121_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_201_n_0 ),
        .O(\out_Final_OBUF[7]_inst_i_122_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_199 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_199_n_0 ,\out_Final_OBUF[7]_inst_i_199_n_1 ,\out_Final_OBUF[7]_inst_i_199_n_2 ,\out_Final_OBUF[7]_inst_i_199_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[7]_inst_i_121_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_199_n_4 ,\out_Final_OBUF[7]_inst_i_199_n_5 ,\out_Final_OBUF[7]_inst_i_199_n_6 ,\out_Final_OBUF[7]_inst_i_199_n_7 }),
        .S({\out_Final_OBUF[19]_inst_i_140_0 [1:0],\out_Final_OBUF[7]_inst_i_121_0 [2],\out_Final_OBUF[7]_inst_i_121_1 }));
  CARRY4 \out_Final_OBUF[7]_inst_i_200 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_200_n_0 ,\out_Final_OBUF[7]_inst_i_200_n_1 ,\out_Final_OBUF[7]_inst_i_200_n_2 ,\out_Final_OBUF[7]_inst_i_200_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[7]_inst_i_117 [1],\<const0> ,\out_Final_OBUF[7]_inst_i_200_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_200_n_4 ,\out_Final_OBUF[7]_inst_i_200_n_5 ,\out_Final_OBUF[7]_inst_i_200_n_6 ,O}),
        .S({\out_Final_OBUF[7]_inst_i_117 [2],S[1],\out_Final_OBUF[7]_inst_i_240_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[7]_inst_i_201 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[7]_inst_i_200_0 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_122_0 ),
        .O(\out_Final_OBUF[7]_inst_i_201_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[7]_inst_i_240 
       (.I0(\out_Final_OBUF[7]_inst_i_117 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_200_0 [2]),
        .O(\out_Final_OBUF[7]_inst_i_240_n_0 ));
  LUT5 #(
    .INIT(32'h88E8E888)) 
    \out_Final_OBUF[7]_inst_i_27 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[7]_inst_i_31 ),
        .I2(Q),
        .I3(\out_Final_OBUF[7]_inst_i_31_0 ),
        .I4(\out_Final_OBUF[7]_inst_i_31_1 ),
        .O(DI));
  CARRY4 \out_Final_OBUF[7]_inst_i_60 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_60_n_0 ,\out_Final_OBUF[7]_inst_i_60_n_1 ,\out_Final_OBUF[7]_inst_i_60_n_2 ,\out_Final_OBUF[7]_inst_i_60_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[7]_inst_i_115_n_0 ,\out_Final_OBUF[7]_inst_i_116_n_0 ,\out_Final_OBUF[7]_inst_i_60_0 }),
        .O(result[3:0]),
        .S({\out_Final_OBUF[7]_inst_i_119_n_0 ,\out_Final_OBUF[7]_inst_i_120_n_0 ,\out_Final_OBUF[7]_inst_i_121_n_0 ,\out_Final_OBUF[7]_inst_i_122_n_0 }));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_17
   (O,
    \out_Final_OBUF[23]_inst_i_111_0 ,
    result,
    \out_Final_OBUF[23]_inst_i_111_1 ,
    data,
    \out_Final_OBUF[23]_inst_i_321_0 ,
    \out_Final_OBUF[23]_inst_i_111_2 ,
    \out_Final_OBUF[23]_inst_i_21 ,
    \out_Final_OBUF[23]_inst_i_21_0 ,
    \out_Final_OBUF[23]_inst_i_317 ,
    \out_Final_OBUF[23]_inst_i_509_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_234_0 ,
    \out_Final_OBUF[23]_inst_i_321_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_111_3 ,
    \out_Final_OBUF[23]_inst_i_322_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[23]_inst_i_111_0 ;
  output [7:0]result;
  output [1:0]\out_Final_OBUF[23]_inst_i_111_1 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_321_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_111_2 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_21 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_21_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_317 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_509_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_234_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_321_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_111_3 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_322_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [1:0]\out_Final_OBUF[23]_inst_i_111_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_111_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_111_2 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_111_3 ;
  wire \out_Final_OBUF[23]_inst_i_111_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_111_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_111_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_111_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_142_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_142_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_142_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_142_n_3 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_21 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_21_0 ;
  wire \out_Final_OBUF[23]_inst_i_228_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_229_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_230_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_231_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_232_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_233_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_234_0 ;
  wire \out_Final_OBUF[23]_inst_i_234_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_235_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_315_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_316_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_317 ;
  wire \out_Final_OBUF[23]_inst_i_319_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_320_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_321_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_321_1 ;
  wire \out_Final_OBUF[23]_inst_i_321_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_322_0 ;
  wire \out_Final_OBUF[23]_inst_i_322_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_506_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_506_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_507_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_508_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_508_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_508_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_508_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_508_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_508_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_508_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_508_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_509_0 ;
  wire \out_Final_OBUF[23]_inst_i_509_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_509_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_509_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_509_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_509_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_509_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_509_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_510_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_570_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_690_n_0 ;
  wire [7:0]result;
  wire [18:18]\sum[16]_154 ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_506_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[23]_inst_i_109 
       (.CI(\out_Final_OBUF[23]_inst_i_111_n_0 ),
        .CO(\sum[16]_154 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_111 
       (.CI(\out_Final_OBUF[23]_inst_i_142_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_111_n_0 ,\out_Final_OBUF[23]_inst_i_111_n_1 ,\out_Final_OBUF[23]_inst_i_111_n_2 ,\out_Final_OBUF[23]_inst_i_111_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_228_n_0 ,\out_Final_OBUF[23]_inst_i_229_n_0 ,\out_Final_OBUF[23]_inst_i_230_n_0 ,\out_Final_OBUF[23]_inst_i_231_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_232_n_0 ,\out_Final_OBUF[23]_inst_i_233_n_0 ,\out_Final_OBUF[23]_inst_i_234_n_0 ,\out_Final_OBUF[23]_inst_i_235_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_142 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_142_n_0 ,\out_Final_OBUF[23]_inst_i_142_n_1 ,\out_Final_OBUF[23]_inst_i_142_n_2 ,\out_Final_OBUF[23]_inst_i_142_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_315_n_0 ,\out_Final_OBUF[23]_inst_i_316_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[23]_inst_i_319_n_0 ,\out_Final_OBUF[23]_inst_i_320_n_0 ,\out_Final_OBUF[23]_inst_i_321_n_0 ,\out_Final_OBUF[23]_inst_i_322_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_228 
       (.I0(\out_Final_OBUF[23]_inst_i_111_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_506_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_506_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_111_2 [1]),
        .O(\out_Final_OBUF[23]_inst_i_228_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_229 
       (.I0(\out_Final_OBUF[23]_inst_i_506_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_111_2 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_111_2 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_507_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_508_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_229_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_230 
       (.I0(\out_Final_OBUF[23]_inst_i_111_3 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_507_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_508_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_111_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_509_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_508_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_230_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_231 
       (.I0(\out_Final_OBUF[23]_inst_i_111_3 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_508_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_509_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_509_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_508_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_231_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_232 
       (.I0(\out_Final_OBUF[23]_inst_i_506_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_111_2 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_111_2 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_506_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_232_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_233 
       (.I0(\out_Final_OBUF[23]_inst_i_229_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_111_2 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_506_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_506_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_111_2 [1]),
        .O(\out_Final_OBUF[23]_inst_i_233_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_234 
       (.I0(\out_Final_OBUF[23]_inst_i_230_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_111_2 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_506_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_508_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_507_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_111_2 [0]),
        .O(\out_Final_OBUF[23]_inst_i_234_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_235 
       (.I0(\out_Final_OBUF[23]_inst_i_231_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_510_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_111_3 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_508_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_509_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_235_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_315 
       (.I0(\out_Final_OBUF[23]_inst_i_111_3 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_508_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_509_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_509_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_508_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_315_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_316 
       (.I0(\out_Final_OBUF[23]_inst_i_508_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_509_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_321_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_316_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_319 
       (.I0(\out_Final_OBUF[23]_inst_i_315_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_508_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_509_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_111_3 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_508_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_509_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_319_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_320 
       (.I0(\out_Final_OBUF[23]_inst_i_316_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_508_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_509_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_111_3 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_508_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_509_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_320_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_321 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_509_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_508_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_321_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_321_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_322 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_321_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_570_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_322_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_40 
       (.I0(\sum[16]_154 ),
        .I1(\out_Final_OBUF[23]_inst_i_21_0 [1]),
        .I2(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_111_1 [1]));
  LUT5 #(
    .INIT(32'h00E8E800)) 
    \out_Final_OBUF[23]_inst_i_41 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_21 ),
        .I2(\out_Final_OBUF[23]_inst_i_21_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_21_0 [1]),
        .I4(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_111_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_42 
       (.I0(\sum[16]_154 ),
        .I1(\out_Final_OBUF[23]_inst_i_21_0 [1]),
        .I2(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_111_0 [1]));
  LUT6 #(
    .INIT(64'h00FF17E817E8FF00)) 
    \out_Final_OBUF[23]_inst_i_43 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_21 ),
        .I2(\out_Final_OBUF[23]_inst_i_21_0 [0]),
        .I3(\sum[16]_154 ),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_21_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_111_0 [0]));
  CARRY4 \out_Final_OBUF[23]_inst_i_506 
       (.CI(\out_Final_OBUF[23]_inst_i_508_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_506_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_506_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_506_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_234_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_507 
       (.CI(\out_Final_OBUF[23]_inst_i_509_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_507_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_508 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_508_n_0 ,\out_Final_OBUF[23]_inst_i_508_n_1 ,\out_Final_OBUF[23]_inst_i_508_n_2 ,\out_Final_OBUF[23]_inst_i_508_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_321_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_508_n_4 ,\out_Final_OBUF[23]_inst_i_508_n_5 ,\out_Final_OBUF[23]_inst_i_508_n_6 ,\out_Final_OBUF[23]_inst_i_508_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_234_0 [1:0],\out_Final_OBUF[23]_inst_i_321_0 [2],\out_Final_OBUF[23]_inst_i_321_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_509 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_509_n_0 ,\out_Final_OBUF[23]_inst_i_509_n_1 ,\out_Final_OBUF[23]_inst_i_509_n_2 ,\out_Final_OBUF[23]_inst_i_509_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_317 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_509_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_509_n_4 ,\out_Final_OBUF[23]_inst_i_509_n_5 ,\out_Final_OBUF[23]_inst_i_509_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_317 [2],S[1],\out_Final_OBUF[23]_inst_i_690_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_510 
       (.I0(\out_Final_OBUF[23]_inst_i_111_2 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_508_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_507_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_510_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_570 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_509_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_322_0 ),
        .O(\out_Final_OBUF[23]_inst_i_570_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_690 
       (.I0(\out_Final_OBUF[23]_inst_i_317 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_509_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_690_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_18
   (O,
    \out_Final_OBUF[23]_inst_i_142 ,
    \out_Final_OBUF[23]_inst_i_293 ,
    \out_Final_OBUF[23]_inst_i_113_0 ,
    \out_Final_OBUF[23]_inst_i_137 ,
    \out_Final_OBUF[23]_inst_i_111 ,
    \out_Final_OBUF[23]_inst_i_137_0 ,
    \out_Final_OBUF[23]_inst_i_137_1 ,
    \out_Final_OBUF[23]_inst_i_137_2 ,
    \out_Final_OBUF[23]_inst_i_112 ,
    data,
    \out_Final_OBUF[23]_inst_i_329_0 ,
    \out_Final_OBUF[23]_inst_i_113_1 ,
    result,
    \out_Final_OBUF[23]_inst_i_62 ,
    \out_Final_OBUF[23]_inst_i_62_0 ,
    \out_Final_OBUF[23]_inst_i_325 ,
    \out_Final_OBUF[23]_inst_i_514_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_242_0 ,
    \out_Final_OBUF[23]_inst_i_329_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_113_2 ,
    \out_Final_OBUF[23]_inst_i_330_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[23]_inst_i_142 ;
  output \out_Final_OBUF[23]_inst_i_293 ;
  output [8:0]\out_Final_OBUF[23]_inst_i_113_0 ;
  output \out_Final_OBUF[23]_inst_i_137 ;
  output [2:0]\out_Final_OBUF[23]_inst_i_111 ;
  output \out_Final_OBUF[23]_inst_i_137_0 ;
  output \out_Final_OBUF[23]_inst_i_137_1 ;
  output \out_Final_OBUF[23]_inst_i_137_2 ;
  output \out_Final_OBUF[23]_inst_i_112 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_329_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_113_1 ;
  input [4:0]result;
  input [6:0]\out_Final_OBUF[23]_inst_i_62 ;
  input [6:0]\out_Final_OBUF[23]_inst_i_62_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_325 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_514_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_242_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_329_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_113_2 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_330_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [2:0]\out_Final_OBUF[23]_inst_i_111 ;
  wire \out_Final_OBUF[23]_inst_i_112 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_113_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_113_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_113_2 ;
  wire \out_Final_OBUF[23]_inst_i_113_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_113_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_113_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_113_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_137 ;
  wire \out_Final_OBUF[23]_inst_i_137_0 ;
  wire \out_Final_OBUF[23]_inst_i_137_1 ;
  wire \out_Final_OBUF[23]_inst_i_137_2 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_142 ;
  wire \out_Final_OBUF[23]_inst_i_144_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_144_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_144_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_144_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_236_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_237_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_238_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_239_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_240_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_241_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_242_0 ;
  wire \out_Final_OBUF[23]_inst_i_242_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_243_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_293 ;
  wire \out_Final_OBUF[23]_inst_i_323_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_324_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_325 ;
  wire \out_Final_OBUF[23]_inst_i_327_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_328_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_329_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_329_1 ;
  wire \out_Final_OBUF[23]_inst_i_329_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_330_0 ;
  wire \out_Final_OBUF[23]_inst_i_330_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_511_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_511_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_512_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_513_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_513_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_513_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_513_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_513_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_513_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_513_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_513_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_514_0 ;
  wire \out_Final_OBUF[23]_inst_i_514_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_514_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_514_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_514_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_514_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_514_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_514_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_515_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_571_n_0 ;
  wire [6:0]\out_Final_OBUF[23]_inst_i_62 ;
  wire [6:0]\out_Final_OBUF[23]_inst_i_62_0 ;
  wire \out_Final_OBUF[23]_inst_i_694_n_0 ;
  wire [4:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_511_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[23]_inst_i_110 
       (.CI(\out_Final_OBUF[23]_inst_i_113_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_113_0 [8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_113 
       (.CI(\out_Final_OBUF[23]_inst_i_144_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_113_n_0 ,\out_Final_OBUF[23]_inst_i_113_n_1 ,\out_Final_OBUF[23]_inst_i_113_n_2 ,\out_Final_OBUF[23]_inst_i_113_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_236_n_0 ,\out_Final_OBUF[23]_inst_i_237_n_0 ,\out_Final_OBUF[23]_inst_i_238_n_0 ,\out_Final_OBUF[23]_inst_i_239_n_0 }),
        .O(\out_Final_OBUF[23]_inst_i_113_0 [7:4]),
        .S({\out_Final_OBUF[23]_inst_i_240_n_0 ,\out_Final_OBUF[23]_inst_i_241_n_0 ,\out_Final_OBUF[23]_inst_i_242_n_0 ,\out_Final_OBUF[23]_inst_i_243_n_0 }));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_129 
       (.I0(result[1]),
        .I1(\out_Final_OBUF[23]_inst_i_137 ),
        .I2(\out_Final_OBUF[23]_inst_i_113_0 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_62 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_62_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_142 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_130 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[23]_inst_i_293 ),
        .I2(\out_Final_OBUF[23]_inst_i_113_0 [1]),
        .I3(\out_Final_OBUF[23]_inst_i_62 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_62_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_142 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_139 
       (.I0(\out_Final_OBUF[23]_inst_i_113_0 [6]),
        .I1(\out_Final_OBUF[23]_inst_i_62_0 [5]),
        .I2(\out_Final_OBUF[23]_inst_i_62 [5]),
        .O(\out_Final_OBUF[23]_inst_i_137_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_141 
       (.I0(\out_Final_OBUF[23]_inst_i_113_0 [5]),
        .I1(\out_Final_OBUF[23]_inst_i_62_0 [4]),
        .I2(\out_Final_OBUF[23]_inst_i_62 [4]),
        .O(\out_Final_OBUF[23]_inst_i_137_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_143 
       (.I0(\out_Final_OBUF[23]_inst_i_113_0 [4]),
        .I1(\out_Final_OBUF[23]_inst_i_62_0 [3]),
        .I2(\out_Final_OBUF[23]_inst_i_62 [3]),
        .O(\out_Final_OBUF[23]_inst_i_137_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_144 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_144_n_0 ,\out_Final_OBUF[23]_inst_i_144_n_1 ,\out_Final_OBUF[23]_inst_i_144_n_2 ,\out_Final_OBUF[23]_inst_i_144_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_323_n_0 ,\out_Final_OBUF[23]_inst_i_324_n_0 ,DI}),
        .O(\out_Final_OBUF[23]_inst_i_113_0 [3:0]),
        .S({\out_Final_OBUF[23]_inst_i_327_n_0 ,\out_Final_OBUF[23]_inst_i_328_n_0 ,\out_Final_OBUF[23]_inst_i_329_n_0 ,\out_Final_OBUF[23]_inst_i_330_n_0 }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_145 
       (.I0(\out_Final_OBUF[23]_inst_i_113_0 [7]),
        .I1(\out_Final_OBUF[23]_inst_i_62_0 [6]),
        .I2(\out_Final_OBUF[23]_inst_i_62 [6]),
        .O(\out_Final_OBUF[23]_inst_i_112 ));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_236 
       (.I0(\out_Final_OBUF[23]_inst_i_113_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_511_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_511_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_113_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_236_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_237 
       (.I0(\out_Final_OBUF[23]_inst_i_511_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_113_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_113_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_512_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_513_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_237_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_238 
       (.I0(\out_Final_OBUF[23]_inst_i_113_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_512_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_513_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_113_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_514_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_513_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_238_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_239 
       (.I0(\out_Final_OBUF[23]_inst_i_113_2 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_513_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_514_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_514_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_513_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_239_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_240 
       (.I0(\out_Final_OBUF[23]_inst_i_511_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_113_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_113_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_511_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_240_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_241 
       (.I0(\out_Final_OBUF[23]_inst_i_237_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_113_1 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_511_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_511_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_113_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_241_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_242 
       (.I0(\out_Final_OBUF[23]_inst_i_238_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_113_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_511_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_513_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_512_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_113_1 [0]),
        .O(\out_Final_OBUF[23]_inst_i_242_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_243 
       (.I0(\out_Final_OBUF[23]_inst_i_239_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_515_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_113_2 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_513_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_514_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_243_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_292 
       (.I0(\out_Final_OBUF[23]_inst_i_113_0 [3]),
        .I1(\out_Final_OBUF[23]_inst_i_62_0 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_62 [2]),
        .O(\out_Final_OBUF[23]_inst_i_137 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_294 
       (.I0(\out_Final_OBUF[23]_inst_i_113_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_62_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_62 [1]),
        .O(\out_Final_OBUF[23]_inst_i_293 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_323 
       (.I0(\out_Final_OBUF[23]_inst_i_113_2 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_513_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_514_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_514_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_513_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_323_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_324 
       (.I0(\out_Final_OBUF[23]_inst_i_513_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_514_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_329_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_324_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_327 
       (.I0(\out_Final_OBUF[23]_inst_i_323_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_513_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_514_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_113_2 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_513_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_514_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_327_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_328 
       (.I0(\out_Final_OBUF[23]_inst_i_324_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_513_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_514_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_113_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_513_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_514_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_328_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_329 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_514_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_513_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_329_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_329_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_330 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_329_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_571_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_330_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_511 
       (.CI(\out_Final_OBUF[23]_inst_i_513_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_511_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_511_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_511_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_242_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_512 
       (.CI(\out_Final_OBUF[23]_inst_i_514_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_512_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_513 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_513_n_0 ,\out_Final_OBUF[23]_inst_i_513_n_1 ,\out_Final_OBUF[23]_inst_i_513_n_2 ,\out_Final_OBUF[23]_inst_i_513_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_329_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_513_n_4 ,\out_Final_OBUF[23]_inst_i_513_n_5 ,\out_Final_OBUF[23]_inst_i_513_n_6 ,\out_Final_OBUF[23]_inst_i_513_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_242_0 [1:0],\out_Final_OBUF[23]_inst_i_329_0 [2],\out_Final_OBUF[23]_inst_i_329_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_514 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_514_n_0 ,\out_Final_OBUF[23]_inst_i_514_n_1 ,\out_Final_OBUF[23]_inst_i_514_n_2 ,\out_Final_OBUF[23]_inst_i_514_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_325 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_514_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_514_n_4 ,\out_Final_OBUF[23]_inst_i_514_n_5 ,\out_Final_OBUF[23]_inst_i_514_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_325 [2],S[1],\out_Final_OBUF[23]_inst_i_694_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_515 
       (.I0(\out_Final_OBUF[23]_inst_i_113_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_513_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_512_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_515_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_571 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_514_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_330_0 ),
        .O(\out_Final_OBUF[23]_inst_i_571_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_58 
       (.I0(result[4]),
        .I1(\out_Final_OBUF[23]_inst_i_137_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_113_0 [5]),
        .I3(\out_Final_OBUF[23]_inst_i_62 [4]),
        .I4(\out_Final_OBUF[23]_inst_i_62_0 [4]),
        .O(\out_Final_OBUF[23]_inst_i_111 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_59 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[23]_inst_i_137_1 ),
        .I2(\out_Final_OBUF[23]_inst_i_113_0 [4]),
        .I3(\out_Final_OBUF[23]_inst_i_62 [3]),
        .I4(\out_Final_OBUF[23]_inst_i_62_0 [3]),
        .O(\out_Final_OBUF[23]_inst_i_111 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_60 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[23]_inst_i_137_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_113_0 [3]),
        .I3(\out_Final_OBUF[23]_inst_i_62 [2]),
        .I4(\out_Final_OBUF[23]_inst_i_62_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_111 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_694 
       (.I0(\out_Final_OBUF[23]_inst_i_325 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_514_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_694_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_19
   (O,
    \out_Final_OBUF[23]_inst_i_111 ,
    result,
    data,
    \out_Final_OBUF[23]_inst_i_550_0 ,
    \out_Final_OBUF[23]_inst_i_137_0 ,
    \out_Final_OBUF[23]_inst_i_61 ,
    \out_Final_OBUF[23]_inst_i_61_0 ,
    \out_Final_OBUF[23]_inst_i_546 ,
    \out_Final_OBUF[23]_inst_i_563_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_305_0 ,
    \out_Final_OBUF[23]_inst_i_550_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_137_1 ,
    \out_Final_OBUF[23]_inst_i_551_0 );
  output [0:0]O;
  output [0:0]\out_Final_OBUF[23]_inst_i_111 ;
  output [8:0]result;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_550_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_137_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_61 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_61_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_546 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_563_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_305_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_550_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_137_1 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_551_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [0:0]\out_Final_OBUF[23]_inst_i_111 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_137_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_137_1 ;
  wire \out_Final_OBUF[23]_inst_i_137_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_137_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_137_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_137_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_293_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_293_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_293_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_293_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_299_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_300_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_301_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_302_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_303_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_304_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_305_0 ;
  wire \out_Final_OBUF[23]_inst_i_305_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_306_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_544_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_545_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_546 ;
  wire \out_Final_OBUF[23]_inst_i_548_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_549_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_550_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_550_1 ;
  wire \out_Final_OBUF[23]_inst_i_550_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_551_0 ;
  wire \out_Final_OBUF[23]_inst_i_551_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_560_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_560_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_561_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_562_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_562_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_562_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_562_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_562_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_562_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_562_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_562_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_563_0 ;
  wire \out_Final_OBUF[23]_inst_i_563_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_563_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_563_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_563_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_563_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_563_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_563_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_564_n_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_61 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_61_0 ;
  wire \out_Final_OBUF[23]_inst_i_716_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_720_n_0 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_560_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[23]_inst_i_112 
       (.CI(\out_Final_OBUF[23]_inst_i_137_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_137 
       (.CI(\out_Final_OBUF[23]_inst_i_293_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_137_n_0 ,\out_Final_OBUF[23]_inst_i_137_n_1 ,\out_Final_OBUF[23]_inst_i_137_n_2 ,\out_Final_OBUF[23]_inst_i_137_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_299_n_0 ,\out_Final_OBUF[23]_inst_i_300_n_0 ,\out_Final_OBUF[23]_inst_i_301_n_0 ,\out_Final_OBUF[23]_inst_i_302_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_303_n_0 ,\out_Final_OBUF[23]_inst_i_304_n_0 ,\out_Final_OBUF[23]_inst_i_305_n_0 ,\out_Final_OBUF[23]_inst_i_306_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_293 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_293_n_0 ,\out_Final_OBUF[23]_inst_i_293_n_1 ,\out_Final_OBUF[23]_inst_i_293_n_2 ,\out_Final_OBUF[23]_inst_i_293_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_544_n_0 ,\out_Final_OBUF[23]_inst_i_545_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[23]_inst_i_548_n_0 ,\out_Final_OBUF[23]_inst_i_549_n_0 ,\out_Final_OBUF[23]_inst_i_550_n_0 ,\out_Final_OBUF[23]_inst_i_551_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_299 
       (.I0(\out_Final_OBUF[23]_inst_i_137_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_560_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_560_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_137_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_299_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_300 
       (.I0(\out_Final_OBUF[23]_inst_i_560_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_137_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_137_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_561_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_562_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_300_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_301 
       (.I0(\out_Final_OBUF[23]_inst_i_137_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_561_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_562_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_137_0 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_563_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_562_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_301_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_302 
       (.I0(\out_Final_OBUF[23]_inst_i_137_1 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_562_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_563_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_563_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_562_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_302_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_303 
       (.I0(\out_Final_OBUF[23]_inst_i_560_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_137_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_137_0 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_560_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_303_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_304 
       (.I0(\out_Final_OBUF[23]_inst_i_300_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_137_0 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_560_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_560_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_137_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_304_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_305 
       (.I0(\out_Final_OBUF[23]_inst_i_301_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_137_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_560_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_562_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_561_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_137_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_305_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_306 
       (.I0(\out_Final_OBUF[23]_inst_i_302_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_564_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_137_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_562_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_563_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_306_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_544 
       (.I0(\out_Final_OBUF[23]_inst_i_137_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_562_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_563_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_563_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_562_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_544_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_545 
       (.I0(\out_Final_OBUF[23]_inst_i_562_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_563_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_550_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_545_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_548 
       (.I0(\out_Final_OBUF[23]_inst_i_544_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_562_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_563_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_137_1 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_562_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_563_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_548_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_549 
       (.I0(\out_Final_OBUF[23]_inst_i_545_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_562_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_563_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_137_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_562_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_563_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_549_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_550 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_563_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_562_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_550_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_550_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_551 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_550_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_716_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_551_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_560 
       (.CI(\out_Final_OBUF[23]_inst_i_562_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_560_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_560_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_560_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_305_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_561 
       (.CI(\out_Final_OBUF[23]_inst_i_563_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_561_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_562 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_562_n_0 ,\out_Final_OBUF[23]_inst_i_562_n_1 ,\out_Final_OBUF[23]_inst_i_562_n_2 ,\out_Final_OBUF[23]_inst_i_562_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_550_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_562_n_4 ,\out_Final_OBUF[23]_inst_i_562_n_5 ,\out_Final_OBUF[23]_inst_i_562_n_6 ,\out_Final_OBUF[23]_inst_i_562_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_305_0 [1:0],\out_Final_OBUF[23]_inst_i_550_0 [2],\out_Final_OBUF[23]_inst_i_550_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_563 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_563_n_0 ,\out_Final_OBUF[23]_inst_i_563_n_1 ,\out_Final_OBUF[23]_inst_i_563_n_2 ,\out_Final_OBUF[23]_inst_i_563_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_546 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_563_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_563_n_4 ,\out_Final_OBUF[23]_inst_i_563_n_5 ,\out_Final_OBUF[23]_inst_i_563_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_546 [2],S[1],\out_Final_OBUF[23]_inst_i_720_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_564 
       (.I0(\out_Final_OBUF[23]_inst_i_137_0 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_562_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_561_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_564_n_0 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \out_Final_OBUF[23]_inst_i_57 
       (.I0(result[8]),
        .I1(\out_Final_OBUF[23]_inst_i_61 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_61_0 [1]),
        .I3(\out_Final_OBUF[23]_inst_i_61_0 [0]),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_61 [0]),
        .O(\out_Final_OBUF[23]_inst_i_111 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_716 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_563_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_551_0 ),
        .O(\out_Final_OBUF[23]_inst_i_716_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_720 
       (.I0(\out_Final_OBUF[23]_inst_i_546 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_563_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_720_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_2
   (O,
    \out_Final_OBUF[23]_inst_i_461 ,
    result,
    \data_reg[6] ,
    data,
    \out_Final_OBUF[23]_inst_i_666_0 ,
    \out_Final_OBUF[23]_inst_i_206_0 ,
    \out_Final_OBUF[23]_inst_i_201 ,
    \out_Final_OBUF[23]_inst_i_201_0 ,
    \out_Final_OBUF[23]_inst_i_201_1 ,
    \out_Final_OBUF[23]_inst_i_201_2 ,
    \out_Final_OBUF[23]_inst_i_202 ,
    \out_Final_OBUF[23]_inst_i_202_0 ,
    \out_Final_OBUF[15]_inst_i_115 ,
    Q,
    \out_Final_OBUF[15]_inst_i_115_0 ,
    \out_Final_OBUF[15]_inst_i_115_1 ,
    \out_Final_OBUF[23]_inst_i_662 ,
    \out_Final_OBUF[23]_inst_i_676_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_478_0 ,
    \out_Final_OBUF[23]_inst_i_666_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_206_1 ,
    \out_Final_OBUF[23]_inst_i_667_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[23]_inst_i_461 ;
  output [8:0]result;
  output [0:0]\data_reg[6] ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_666_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_206_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_201 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_201_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_201_1 ;
  input \out_Final_OBUF[23]_inst_i_201_2 ;
  input \out_Final_OBUF[23]_inst_i_202 ;
  input \out_Final_OBUF[23]_inst_i_202_0 ;
  input \out_Final_OBUF[15]_inst_i_115 ;
  input [0:0]Q;
  input [0:0]\out_Final_OBUF[15]_inst_i_115_0 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_115_1 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_662 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_676_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_478_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_666_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_206_1 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_667_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]data;
  wire [0:0]\data_reg[6] ;
  wire \out_Final_OBUF[15]_inst_i_115 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_115_0 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_115_1 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_201 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_201_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_201_1 ;
  wire \out_Final_OBUF[23]_inst_i_201_2 ;
  wire \out_Final_OBUF[23]_inst_i_202 ;
  wire \out_Final_OBUF[23]_inst_i_202_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_206_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_206_1 ;
  wire \out_Final_OBUF[23]_inst_i_206_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_206_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_206_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_206_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_460_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_460_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_460_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_460_n_3 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_461 ;
  wire \out_Final_OBUF[23]_inst_i_472_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_473_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_474_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_475_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_476_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_477_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_478_0 ;
  wire \out_Final_OBUF[23]_inst_i_478_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_479_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_660_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_661_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_662 ;
  wire \out_Final_OBUF[23]_inst_i_664_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_665_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_666_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_666_1 ;
  wire \out_Final_OBUF[23]_inst_i_666_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_667_0 ;
  wire \out_Final_OBUF[23]_inst_i_667_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_673_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_673_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_674_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_675_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_675_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_675_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_675_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_675_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_675_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_675_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_675_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_676_0 ;
  wire \out_Final_OBUF[23]_inst_i_676_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_676_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_676_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_676_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_676_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_676_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_676_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_677_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_759_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_766_n_0 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_673_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h88E8E888)) 
    \out_Final_OBUF[15]_inst_i_111 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[15]_inst_i_115 ),
        .I2(Q),
        .I3(\out_Final_OBUF[15]_inst_i_115_0 ),
        .I4(\out_Final_OBUF[15]_inst_i_115_1 ),
        .O(\data_reg[6] ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[23]_inst_i_197 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[23]_inst_i_201 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_201_0 ),
        .I3(\out_Final_OBUF[23]_inst_i_201_1 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_201_2 ),
        .O(\out_Final_OBUF[23]_inst_i_461 [1]));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[23]_inst_i_198 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[23]_inst_i_201 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_202 ),
        .I3(\out_Final_OBUF[23]_inst_i_201_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_202_0 ),
        .O(\out_Final_OBUF[23]_inst_i_461 [0]));
  CARRY4 \out_Final_OBUF[23]_inst_i_204 
       (.CI(\out_Final_OBUF[23]_inst_i_206_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_206 
       (.CI(\out_Final_OBUF[23]_inst_i_460_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_206_n_0 ,\out_Final_OBUF[23]_inst_i_206_n_1 ,\out_Final_OBUF[23]_inst_i_206_n_2 ,\out_Final_OBUF[23]_inst_i_206_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_472_n_0 ,\out_Final_OBUF[23]_inst_i_473_n_0 ,\out_Final_OBUF[23]_inst_i_474_n_0 ,\out_Final_OBUF[23]_inst_i_475_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_476_n_0 ,\out_Final_OBUF[23]_inst_i_477_n_0 ,\out_Final_OBUF[23]_inst_i_478_n_0 ,\out_Final_OBUF[23]_inst_i_479_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_460 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_460_n_0 ,\out_Final_OBUF[23]_inst_i_460_n_1 ,\out_Final_OBUF[23]_inst_i_460_n_2 ,\out_Final_OBUF[23]_inst_i_460_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_660_n_0 ,\out_Final_OBUF[23]_inst_i_661_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[23]_inst_i_664_n_0 ,\out_Final_OBUF[23]_inst_i_665_n_0 ,\out_Final_OBUF[23]_inst_i_666_n_0 ,\out_Final_OBUF[23]_inst_i_667_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_472 
       (.I0(\out_Final_OBUF[23]_inst_i_206_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_673_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_673_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_206_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_472_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_473 
       (.I0(\out_Final_OBUF[23]_inst_i_673_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_206_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_206_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_674_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_675_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_473_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_474 
       (.I0(\out_Final_OBUF[23]_inst_i_206_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_674_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_675_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_206_0 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_676_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_675_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_474_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_475 
       (.I0(\out_Final_OBUF[23]_inst_i_206_1 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_675_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_676_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_676_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_675_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_475_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_476 
       (.I0(\out_Final_OBUF[23]_inst_i_673_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_206_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_206_0 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_673_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_476_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_477 
       (.I0(\out_Final_OBUF[23]_inst_i_473_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_206_0 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_673_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_673_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_206_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_477_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_478 
       (.I0(\out_Final_OBUF[23]_inst_i_474_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_206_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_673_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_675_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_674_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_206_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_478_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_479 
       (.I0(\out_Final_OBUF[23]_inst_i_475_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_677_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_206_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_675_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_676_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_479_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_660 
       (.I0(\out_Final_OBUF[23]_inst_i_206_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_675_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_676_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_676_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_675_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_660_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_661 
       (.I0(\out_Final_OBUF[23]_inst_i_675_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_676_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_666_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_661_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_664 
       (.I0(\out_Final_OBUF[23]_inst_i_660_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_675_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_676_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_206_1 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_675_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_676_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_664_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_665 
       (.I0(\out_Final_OBUF[23]_inst_i_661_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_675_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_676_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_206_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_675_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_676_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_665_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_666 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_676_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_675_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_666_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_666_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_667 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_666_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_759_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_667_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_673 
       (.CI(\out_Final_OBUF[23]_inst_i_675_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_673_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_673_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_673_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_478_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_674 
       (.CI(\out_Final_OBUF[23]_inst_i_676_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_674_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_675 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_675_n_0 ,\out_Final_OBUF[23]_inst_i_675_n_1 ,\out_Final_OBUF[23]_inst_i_675_n_2 ,\out_Final_OBUF[23]_inst_i_675_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_666_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_675_n_4 ,\out_Final_OBUF[23]_inst_i_675_n_5 ,\out_Final_OBUF[23]_inst_i_675_n_6 ,\out_Final_OBUF[23]_inst_i_675_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_478_0 [1:0],\out_Final_OBUF[23]_inst_i_666_0 [2],\out_Final_OBUF[23]_inst_i_666_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_676 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_676_n_0 ,\out_Final_OBUF[23]_inst_i_676_n_1 ,\out_Final_OBUF[23]_inst_i_676_n_2 ,\out_Final_OBUF[23]_inst_i_676_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_662 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_676_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_676_n_4 ,\out_Final_OBUF[23]_inst_i_676_n_5 ,\out_Final_OBUF[23]_inst_i_676_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_662 [2],S[1],\out_Final_OBUF[23]_inst_i_766_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_677 
       (.I0(\out_Final_OBUF[23]_inst_i_206_0 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_675_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_674_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_677_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_759 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_676_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_667_0 ),
        .O(\out_Final_OBUF[23]_inst_i_759_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_766 
       (.I0(\out_Final_OBUF[23]_inst_i_662 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_676_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_766_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_20
   (O,
    \out_Final_OBUF[23]_inst_i_296 ,
    result,
    \data_reg[6] ,
    data,
    \out_Final_OBUF[23]_inst_i_558_0 ,
    \out_Final_OBUF[23]_inst_i_140_0 ,
    \out_Final_OBUF[23]_inst_i_135 ,
    \out_Final_OBUF[23]_inst_i_135_0 ,
    \out_Final_OBUF[23]_inst_i_135_1 ,
    \out_Final_OBUF[23]_inst_i_135_2 ,
    \out_Final_OBUF[23]_inst_i_136 ,
    \out_Final_OBUF[23]_inst_i_136_0 ,
    \out_Final_OBUF[15]_inst_i_82 ,
    Q,
    \out_Final_OBUF[15]_inst_i_82_0 ,
    \out_Final_OBUF[15]_inst_i_82_1 ,
    \out_Final_OBUF[23]_inst_i_554 ,
    \out_Final_OBUF[23]_inst_i_568_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_313_0 ,
    \out_Final_OBUF[23]_inst_i_558_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_140_1 ,
    \out_Final_OBUF[23]_inst_i_559_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[23]_inst_i_296 ;
  output [8:0]result;
  output [0:0]\data_reg[6] ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_558_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_140_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_135 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_135_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_135_1 ;
  input \out_Final_OBUF[23]_inst_i_135_2 ;
  input \out_Final_OBUF[23]_inst_i_136 ;
  input \out_Final_OBUF[23]_inst_i_136_0 ;
  input \out_Final_OBUF[15]_inst_i_82 ;
  input [0:0]Q;
  input [0:0]\out_Final_OBUF[15]_inst_i_82_0 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_82_1 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_554 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_568_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_313_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_558_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_140_1 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_559_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]data;
  wire [0:0]\data_reg[6] ;
  wire \out_Final_OBUF[15]_inst_i_82 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_82_0 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_82_1 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_135 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_135_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_135_1 ;
  wire \out_Final_OBUF[23]_inst_i_135_2 ;
  wire \out_Final_OBUF[23]_inst_i_136 ;
  wire \out_Final_OBUF[23]_inst_i_136_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_140_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_140_1 ;
  wire \out_Final_OBUF[23]_inst_i_140_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_140_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_140_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_140_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_295_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_295_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_295_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_295_n_3 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_296 ;
  wire \out_Final_OBUF[23]_inst_i_307_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_308_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_309_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_310_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_311_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_312_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_313_0 ;
  wire \out_Final_OBUF[23]_inst_i_313_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_314_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_552_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_553_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_554 ;
  wire \out_Final_OBUF[23]_inst_i_556_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_557_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_558_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_558_1 ;
  wire \out_Final_OBUF[23]_inst_i_558_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_559_0 ;
  wire \out_Final_OBUF[23]_inst_i_559_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_565_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_565_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_566_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_567_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_567_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_567_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_567_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_567_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_567_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_567_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_567_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_568_0 ;
  wire \out_Final_OBUF[23]_inst_i_568_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_568_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_568_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_568_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_568_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_568_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_568_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_569_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_717_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_724_n_0 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_565_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h88E8E888)) 
    \out_Final_OBUF[15]_inst_i_78 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[15]_inst_i_82 ),
        .I2(Q),
        .I3(\out_Final_OBUF[15]_inst_i_82_0 ),
        .I4(\out_Final_OBUF[15]_inst_i_82_1 ),
        .O(\data_reg[6] ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[23]_inst_i_131 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[23]_inst_i_135 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_135_0 ),
        .I3(\out_Final_OBUF[23]_inst_i_135_1 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_135_2 ),
        .O(\out_Final_OBUF[23]_inst_i_296 [1]));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[23]_inst_i_132 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[23]_inst_i_135 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_136 ),
        .I3(\out_Final_OBUF[23]_inst_i_135_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_136_0 ),
        .O(\out_Final_OBUF[23]_inst_i_296 [0]));
  CARRY4 \out_Final_OBUF[23]_inst_i_138 
       (.CI(\out_Final_OBUF[23]_inst_i_140_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_140 
       (.CI(\out_Final_OBUF[23]_inst_i_295_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_140_n_0 ,\out_Final_OBUF[23]_inst_i_140_n_1 ,\out_Final_OBUF[23]_inst_i_140_n_2 ,\out_Final_OBUF[23]_inst_i_140_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_307_n_0 ,\out_Final_OBUF[23]_inst_i_308_n_0 ,\out_Final_OBUF[23]_inst_i_309_n_0 ,\out_Final_OBUF[23]_inst_i_310_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_311_n_0 ,\out_Final_OBUF[23]_inst_i_312_n_0 ,\out_Final_OBUF[23]_inst_i_313_n_0 ,\out_Final_OBUF[23]_inst_i_314_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_295 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_295_n_0 ,\out_Final_OBUF[23]_inst_i_295_n_1 ,\out_Final_OBUF[23]_inst_i_295_n_2 ,\out_Final_OBUF[23]_inst_i_295_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_552_n_0 ,\out_Final_OBUF[23]_inst_i_553_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[23]_inst_i_556_n_0 ,\out_Final_OBUF[23]_inst_i_557_n_0 ,\out_Final_OBUF[23]_inst_i_558_n_0 ,\out_Final_OBUF[23]_inst_i_559_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_307 
       (.I0(\out_Final_OBUF[23]_inst_i_140_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_565_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_565_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_140_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_307_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_308 
       (.I0(\out_Final_OBUF[23]_inst_i_565_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_140_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_140_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_566_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_567_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_308_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_309 
       (.I0(\out_Final_OBUF[23]_inst_i_140_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_566_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_567_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_140_0 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_568_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_567_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_309_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_310 
       (.I0(\out_Final_OBUF[23]_inst_i_140_1 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_567_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_568_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_568_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_567_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_310_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_311 
       (.I0(\out_Final_OBUF[23]_inst_i_565_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_140_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_140_0 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_565_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_311_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_312 
       (.I0(\out_Final_OBUF[23]_inst_i_308_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_140_0 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_565_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_565_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_140_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_312_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_313 
       (.I0(\out_Final_OBUF[23]_inst_i_309_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_140_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_565_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_567_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_566_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_140_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_313_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_314 
       (.I0(\out_Final_OBUF[23]_inst_i_310_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_569_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_140_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_567_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_568_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_314_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_552 
       (.I0(\out_Final_OBUF[23]_inst_i_140_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_567_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_568_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_568_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_567_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_552_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_553 
       (.I0(\out_Final_OBUF[23]_inst_i_567_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_568_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_558_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_553_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_556 
       (.I0(\out_Final_OBUF[23]_inst_i_552_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_567_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_568_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_140_1 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_567_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_568_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_556_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_557 
       (.I0(\out_Final_OBUF[23]_inst_i_553_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_567_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_568_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_140_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_567_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_568_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_557_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_558 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_568_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_567_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_558_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_558_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_559 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_558_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_717_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_559_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_565 
       (.CI(\out_Final_OBUF[23]_inst_i_567_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_565_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_565_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_565_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_313_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_566 
       (.CI(\out_Final_OBUF[23]_inst_i_568_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_566_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_567 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_567_n_0 ,\out_Final_OBUF[23]_inst_i_567_n_1 ,\out_Final_OBUF[23]_inst_i_567_n_2 ,\out_Final_OBUF[23]_inst_i_567_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_558_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_567_n_4 ,\out_Final_OBUF[23]_inst_i_567_n_5 ,\out_Final_OBUF[23]_inst_i_567_n_6 ,\out_Final_OBUF[23]_inst_i_567_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_313_0 [1:0],\out_Final_OBUF[23]_inst_i_558_0 [2],\out_Final_OBUF[23]_inst_i_558_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_568 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_568_n_0 ,\out_Final_OBUF[23]_inst_i_568_n_1 ,\out_Final_OBUF[23]_inst_i_568_n_2 ,\out_Final_OBUF[23]_inst_i_568_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_554 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_568_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_568_n_4 ,\out_Final_OBUF[23]_inst_i_568_n_5 ,\out_Final_OBUF[23]_inst_i_568_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_554 [2],S[1],\out_Final_OBUF[23]_inst_i_724_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_569 
       (.I0(\out_Final_OBUF[23]_inst_i_140_0 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_567_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_566_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_569_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_717 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_568_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_559_0 ),
        .O(\out_Final_OBUF[23]_inst_i_717_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_724 
       (.I0(\out_Final_OBUF[23]_inst_i_554 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_568_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_724_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_21
   (O,
    S,
    result,
    \out_Final_OBUF[23]_inst_i_126_0 ,
    data,
    \out_Final_OBUF[19]_inst_i_124_0 ,
    \out_Final_OBUF[23]_inst_i_126_1 ,
    \out_Final_OBUF[23]_inst_i_24 ,
    \out_Final_OBUF[23]_inst_i_24_0 ,
    \out_Final_OBUF[19]_inst_i_120 ,
    \out_Final_OBUF[23]_inst_i_539_0 ,
    \out_Final_OBUF[19]_inst_i_120_0 ,
    \out_Final_OBUF[23]_inst_i_282_0 ,
    \out_Final_OBUF[19]_inst_i_124_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_126_2 ,
    \out_Final_OBUF[19]_inst_i_125_0 );
  output [0:0]O;
  output [1:0]S;
  output [7:0]result;
  output [1:0]\out_Final_OBUF[23]_inst_i_126_0 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[19]_inst_i_124_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_126_1 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_24 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_24_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_120 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_539_0 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_120_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_282_0 ;
  input [0:0]\out_Final_OBUF[19]_inst_i_124_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_126_2 ;
  input [0:0]\out_Final_OBUF[19]_inst_i_125_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire \out_Final_OBUF[19]_inst_i_118_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_119_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_120 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_120_0 ;
  wire \out_Final_OBUF[19]_inst_i_122_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_123_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_124_0 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_124_1 ;
  wire \out_Final_OBUF[19]_inst_i_124_n_0 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_125_0 ;
  wire \out_Final_OBUF[19]_inst_i_125_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_204_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_75_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_75_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_75_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_75_n_3 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_126_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_126_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_126_2 ;
  wire \out_Final_OBUF[23]_inst_i_126_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_126_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_126_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_126_n_3 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_24 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_24_0 ;
  wire \out_Final_OBUF[23]_inst_i_276_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_277_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_278_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_279_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_280_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_281_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_282_0 ;
  wire \out_Final_OBUF[23]_inst_i_282_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_283_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_536_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_536_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_537_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_538_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_538_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_538_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_538_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_538_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_538_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_538_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_538_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_539_0 ;
  wire \out_Final_OBUF[23]_inst_i_539_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_539_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_539_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_539_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_539_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_539_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_539_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_540_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_714_n_0 ;
  wire [7:0]result;
  wire [14:14]\sum[20]_190 ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_536_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[19]_inst_i_118 
       (.I0(\out_Final_OBUF[23]_inst_i_126_2 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_538_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_539_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_539_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_538_n_7 ),
        .O(\out_Final_OBUF[19]_inst_i_118_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[19]_inst_i_119 
       (.I0(\out_Final_OBUF[23]_inst_i_538_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_539_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[19]_inst_i_124_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_119_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[19]_inst_i_122 
       (.I0(\out_Final_OBUF[19]_inst_i_118_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_538_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_539_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_126_2 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_538_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_539_n_5 ),
        .O(\out_Final_OBUF[19]_inst_i_122_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[19]_inst_i_123 
       (.I0(\out_Final_OBUF[19]_inst_i_119_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_538_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_539_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_126_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_538_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_539_n_6 ),
        .O(\out_Final_OBUF[19]_inst_i_123_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[19]_inst_i_124 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_539_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_538_n_7 ),
        .I3(\out_Final_OBUF[19]_inst_i_124_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[19]_inst_i_124_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[19]_inst_i_125 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[19]_inst_i_124_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[19]_inst_i_204_n_0 ),
        .O(\out_Final_OBUF[19]_inst_i_125_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[19]_inst_i_204 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_539_0 [0]),
        .I2(\out_Final_OBUF[19]_inst_i_125_0 ),
        .O(\out_Final_OBUF[19]_inst_i_204_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_75 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[19]_inst_i_75_n_0 ,\out_Final_OBUF[19]_inst_i_75_n_1 ,\out_Final_OBUF[19]_inst_i_75_n_2 ,\out_Final_OBUF[19]_inst_i_75_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[19]_inst_i_118_n_0 ,\out_Final_OBUF[19]_inst_i_119_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[19]_inst_i_122_n_0 ,\out_Final_OBUF[19]_inst_i_123_n_0 ,\out_Final_OBUF[19]_inst_i_124_n_0 ,\out_Final_OBUF[19]_inst_i_125_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_124 
       (.CI(\out_Final_OBUF[23]_inst_i_126_n_0 ),
        .CO(\sum[20]_190 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_126 
       (.CI(\out_Final_OBUF[19]_inst_i_75_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_126_n_0 ,\out_Final_OBUF[23]_inst_i_126_n_1 ,\out_Final_OBUF[23]_inst_i_126_n_2 ,\out_Final_OBUF[23]_inst_i_126_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_276_n_0 ,\out_Final_OBUF[23]_inst_i_277_n_0 ,\out_Final_OBUF[23]_inst_i_278_n_0 ,\out_Final_OBUF[23]_inst_i_279_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_280_n_0 ,\out_Final_OBUF[23]_inst_i_281_n_0 ,\out_Final_OBUF[23]_inst_i_282_n_0 ,\out_Final_OBUF[23]_inst_i_283_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_276 
       (.I0(\out_Final_OBUF[23]_inst_i_126_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_536_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_536_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_126_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_276_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_277 
       (.I0(\out_Final_OBUF[23]_inst_i_536_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_126_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_126_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_537_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_538_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_277_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_278 
       (.I0(\out_Final_OBUF[23]_inst_i_126_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_537_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_538_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_126_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_539_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_538_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_278_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_279 
       (.I0(\out_Final_OBUF[23]_inst_i_126_2 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_538_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_539_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_539_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_538_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_279_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_280 
       (.I0(\out_Final_OBUF[23]_inst_i_536_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_126_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_126_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_536_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_280_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_281 
       (.I0(\out_Final_OBUF[23]_inst_i_277_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_126_1 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_536_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_536_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_126_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_281_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_282 
       (.I0(\out_Final_OBUF[23]_inst_i_278_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_126_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_536_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_538_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_537_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_126_1 [0]),
        .O(\out_Final_OBUF[23]_inst_i_282_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_283 
       (.I0(\out_Final_OBUF[23]_inst_i_279_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_540_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_126_2 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_538_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_539_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_283_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_52 
       (.I0(\sum[20]_190 ),
        .I1(\out_Final_OBUF[23]_inst_i_24_0 [1]),
        .I2(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_126_0 [1]));
  LUT5 #(
    .INIT(32'h00E8E800)) 
    \out_Final_OBUF[23]_inst_i_53 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_24 ),
        .I2(\out_Final_OBUF[23]_inst_i_24_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_24_0 [1]),
        .I4(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_126_0 [0]));
  CARRY4 \out_Final_OBUF[23]_inst_i_536 
       (.CI(\out_Final_OBUF[23]_inst_i_538_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_536_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_536_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_536_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_282_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_537 
       (.CI(\out_Final_OBUF[23]_inst_i_539_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_537_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_538 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_538_n_0 ,\out_Final_OBUF[23]_inst_i_538_n_1 ,\out_Final_OBUF[23]_inst_i_538_n_2 ,\out_Final_OBUF[23]_inst_i_538_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[19]_inst_i_124_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_538_n_4 ,\out_Final_OBUF[23]_inst_i_538_n_5 ,\out_Final_OBUF[23]_inst_i_538_n_6 ,\out_Final_OBUF[23]_inst_i_538_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_282_0 [1:0],\out_Final_OBUF[19]_inst_i_124_0 [2],\out_Final_OBUF[19]_inst_i_124_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_539 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_539_n_0 ,\out_Final_OBUF[23]_inst_i_539_n_1 ,\out_Final_OBUF[23]_inst_i_539_n_2 ,\out_Final_OBUF[23]_inst_i_539_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[19]_inst_i_120 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_539_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_539_n_4 ,\out_Final_OBUF[23]_inst_i_539_n_5 ,\out_Final_OBUF[23]_inst_i_539_n_6 ,O}),
        .S({\out_Final_OBUF[19]_inst_i_120 [2],\out_Final_OBUF[19]_inst_i_120_0 [1],\out_Final_OBUF[23]_inst_i_714_n_0 ,\out_Final_OBUF[19]_inst_i_120_0 [0]}));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_54 
       (.I0(\sum[20]_190 ),
        .I1(\out_Final_OBUF[23]_inst_i_24_0 [1]),
        .I2(result[7]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_540 
       (.I0(\out_Final_OBUF[23]_inst_i_126_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_538_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_537_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_540_n_0 ));
  LUT6 #(
    .INIT(64'h00FF17E817E8FF00)) 
    \out_Final_OBUF[23]_inst_i_55 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_24 ),
        .I2(\out_Final_OBUF[23]_inst_i_24_0 [0]),
        .I3(\sum[20]_190 ),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_24_0 [1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_714 
       (.I0(\out_Final_OBUF[19]_inst_i_120 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_539_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_714_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_22
   (O,
    \out_Final_OBUF[19]_inst_i_75 ,
    \out_Final_OBUF[7]_inst_i_51 ,
    \out_Final_OBUF[23]_inst_i_128_0 ,
    \out_Final_OBUF[19]_inst_i_70 ,
    \out_Final_OBUF[23]_inst_i_126 ,
    \out_Final_OBUF[19]_inst_i_70_0 ,
    \out_Final_OBUF[19]_inst_i_70_1 ,
    \out_Final_OBUF[19]_inst_i_70_2 ,
    \out_Final_OBUF[23]_inst_i_127 ,
    data,
    \out_Final_OBUF[7]_inst_i_113_0 ,
    \out_Final_OBUF[23]_inst_i_128_1 ,
    result,
    \out_Final_OBUF[19]_inst_i_43 ,
    \out_Final_OBUF[19]_inst_i_43_0 ,
    \out_Final_OBUF[7]_inst_i_109 ,
    \out_Final_OBUF[7]_inst_i_197_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_290_0 ,
    \out_Final_OBUF[7]_inst_i_113_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_128_2 ,
    \out_Final_OBUF[7]_inst_i_114_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[19]_inst_i_75 ;
  output \out_Final_OBUF[7]_inst_i_51 ;
  output [8:0]\out_Final_OBUF[23]_inst_i_128_0 ;
  output \out_Final_OBUF[19]_inst_i_70 ;
  output [2:0]\out_Final_OBUF[23]_inst_i_126 ;
  output \out_Final_OBUF[19]_inst_i_70_0 ;
  output \out_Final_OBUF[19]_inst_i_70_1 ;
  output \out_Final_OBUF[19]_inst_i_70_2 ;
  output \out_Final_OBUF[23]_inst_i_127 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[7]_inst_i_113_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_128_1 ;
  input [4:0]result;
  input [6:0]\out_Final_OBUF[19]_inst_i_43 ;
  input [6:0]\out_Final_OBUF[19]_inst_i_43_0 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_109 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_197_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_290_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_113_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_128_2 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_114_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [6:0]\out_Final_OBUF[19]_inst_i_43 ;
  wire [6:0]\out_Final_OBUF[19]_inst_i_43_0 ;
  wire \out_Final_OBUF[19]_inst_i_70 ;
  wire \out_Final_OBUF[19]_inst_i_70_0 ;
  wire \out_Final_OBUF[19]_inst_i_70_1 ;
  wire \out_Final_OBUF[19]_inst_i_70_2 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_75 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_126 ;
  wire \out_Final_OBUF[23]_inst_i_127 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_128_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_128_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_128_2 ;
  wire \out_Final_OBUF[23]_inst_i_128_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_128_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_128_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_128_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_284_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_285_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_286_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_287_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_288_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_289_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_290_0 ;
  wire \out_Final_OBUF[23]_inst_i_290_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_291_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_541_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_541_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_542_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_543_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_107_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_108_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_109 ;
  wire \out_Final_OBUF[7]_inst_i_111_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_112_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_113_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_113_1 ;
  wire \out_Final_OBUF[7]_inst_i_113_n_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_114_0 ;
  wire \out_Final_OBUF[7]_inst_i_114_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_196_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_196_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_196_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_196_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_196_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_196_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_196_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_196_n_7 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_197_0 ;
  wire \out_Final_OBUF[7]_inst_i_197_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_197_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_197_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_197_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_197_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_197_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_197_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_198_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_236_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_51 ;
  wire \out_Final_OBUF[7]_inst_i_57_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_57_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_57_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_57_n_3 ;
  wire [4:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_541_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[15]_inst_i_38 
       (.I0(result[1]),
        .I1(\out_Final_OBUF[19]_inst_i_70 ),
        .I2(\out_Final_OBUF[23]_inst_i_128_0 [2]),
        .I3(\out_Final_OBUF[19]_inst_i_43 [1]),
        .I4(\out_Final_OBUF[19]_inst_i_43_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_75 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[15]_inst_i_39 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[7]_inst_i_51 ),
        .I2(\out_Final_OBUF[23]_inst_i_128_0 [1]),
        .I3(\out_Final_OBUF[19]_inst_i_43 [0]),
        .I4(\out_Final_OBUF[19]_inst_i_43_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_75 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[15]_inst_i_74 
       (.I0(\out_Final_OBUF[23]_inst_i_128_0 [3]),
        .I1(\out_Final_OBUF[19]_inst_i_43_0 [2]),
        .I2(\out_Final_OBUF[19]_inst_i_43 [2]),
        .O(\out_Final_OBUF[19]_inst_i_70 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[15]_inst_i_75 
       (.I0(\out_Final_OBUF[23]_inst_i_128_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_43_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_43 [1]),
        .O(\out_Final_OBUF[7]_inst_i_51 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_39 
       (.I0(result[4]),
        .I1(\out_Final_OBUF[19]_inst_i_70_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_128_0 [5]),
        .I3(\out_Final_OBUF[19]_inst_i_43 [4]),
        .I4(\out_Final_OBUF[19]_inst_i_43_0 [4]),
        .O(\out_Final_OBUF[23]_inst_i_126 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_40 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[19]_inst_i_70_1 ),
        .I2(\out_Final_OBUF[23]_inst_i_128_0 [4]),
        .I3(\out_Final_OBUF[19]_inst_i_43 [3]),
        .I4(\out_Final_OBUF[19]_inst_i_43_0 [3]),
        .O(\out_Final_OBUF[23]_inst_i_126 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_41 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[19]_inst_i_70_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_128_0 [3]),
        .I3(\out_Final_OBUF[19]_inst_i_43 [2]),
        .I4(\out_Final_OBUF[19]_inst_i_43_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_126 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_72 
       (.I0(\out_Final_OBUF[23]_inst_i_128_0 [6]),
        .I1(\out_Final_OBUF[19]_inst_i_43_0 [5]),
        .I2(\out_Final_OBUF[19]_inst_i_43 [5]),
        .O(\out_Final_OBUF[19]_inst_i_70_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_74 
       (.I0(\out_Final_OBUF[23]_inst_i_128_0 [5]),
        .I1(\out_Final_OBUF[19]_inst_i_43_0 [4]),
        .I2(\out_Final_OBUF[19]_inst_i_43 [4]),
        .O(\out_Final_OBUF[19]_inst_i_70_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_76 
       (.I0(\out_Final_OBUF[23]_inst_i_128_0 [4]),
        .I1(\out_Final_OBUF[19]_inst_i_43_0 [3]),
        .I2(\out_Final_OBUF[19]_inst_i_43 [3]),
        .O(\out_Final_OBUF[19]_inst_i_70_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_77 
       (.I0(\out_Final_OBUF[23]_inst_i_128_0 [7]),
        .I1(\out_Final_OBUF[19]_inst_i_43_0 [6]),
        .I2(\out_Final_OBUF[19]_inst_i_43 [6]),
        .O(\out_Final_OBUF[23]_inst_i_127 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_125 
       (.CI(\out_Final_OBUF[23]_inst_i_128_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_128_0 [8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_128 
       (.CI(\out_Final_OBUF[7]_inst_i_57_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_128_n_0 ,\out_Final_OBUF[23]_inst_i_128_n_1 ,\out_Final_OBUF[23]_inst_i_128_n_2 ,\out_Final_OBUF[23]_inst_i_128_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_284_n_0 ,\out_Final_OBUF[23]_inst_i_285_n_0 ,\out_Final_OBUF[23]_inst_i_286_n_0 ,\out_Final_OBUF[23]_inst_i_287_n_0 }),
        .O(\out_Final_OBUF[23]_inst_i_128_0 [7:4]),
        .S({\out_Final_OBUF[23]_inst_i_288_n_0 ,\out_Final_OBUF[23]_inst_i_289_n_0 ,\out_Final_OBUF[23]_inst_i_290_n_0 ,\out_Final_OBUF[23]_inst_i_291_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_284 
       (.I0(\out_Final_OBUF[23]_inst_i_128_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_541_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_541_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_128_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_284_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_285 
       (.I0(\out_Final_OBUF[23]_inst_i_541_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_128_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_128_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_542_n_3 ),
        .I4(\out_Final_OBUF[7]_inst_i_196_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_285_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_286 
       (.I0(\out_Final_OBUF[23]_inst_i_128_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_542_n_3 ),
        .I2(\out_Final_OBUF[7]_inst_i_196_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_128_1 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_197_n_4 ),
        .I5(\out_Final_OBUF[7]_inst_i_196_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_286_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_287 
       (.I0(\out_Final_OBUF[23]_inst_i_128_2 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_196_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_197_n_4 ),
        .I3(\out_Final_OBUF[7]_inst_i_197_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_196_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_287_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_288 
       (.I0(\out_Final_OBUF[23]_inst_i_541_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_128_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_128_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_541_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_288_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_289 
       (.I0(\out_Final_OBUF[23]_inst_i_285_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_128_1 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_541_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_541_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_128_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_289_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_290 
       (.I0(\out_Final_OBUF[23]_inst_i_286_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_128_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_541_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_196_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_542_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_128_1 [0]),
        .O(\out_Final_OBUF[23]_inst_i_290_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_291 
       (.I0(\out_Final_OBUF[23]_inst_i_287_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_543_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_128_2 [2]),
        .I3(\out_Final_OBUF[7]_inst_i_196_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_197_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_291_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_541 
       (.CI(\out_Final_OBUF[7]_inst_i_196_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_541_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_541_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_541_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_290_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_542 
       (.CI(\out_Final_OBUF[7]_inst_i_197_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_542_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_543 
       (.I0(\out_Final_OBUF[23]_inst_i_128_1 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_196_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_542_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_543_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[7]_inst_i_107 
       (.I0(\out_Final_OBUF[23]_inst_i_128_2 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_196_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_197_n_5 ),
        .I3(\out_Final_OBUF[7]_inst_i_197_n_6 ),
        .I4(\out_Final_OBUF[7]_inst_i_196_n_7 ),
        .O(\out_Final_OBUF[7]_inst_i_107_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[7]_inst_i_108 
       (.I0(\out_Final_OBUF[7]_inst_i_196_n_7 ),
        .I1(\out_Final_OBUF[7]_inst_i_197_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_113_0 [0]),
        .O(\out_Final_OBUF[7]_inst_i_108_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_111 
       (.I0(\out_Final_OBUF[7]_inst_i_107_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_196_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_197_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_128_2 [1]),
        .I4(\out_Final_OBUF[7]_inst_i_196_n_6 ),
        .I5(\out_Final_OBUF[7]_inst_i_197_n_5 ),
        .O(\out_Final_OBUF[7]_inst_i_111_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_112 
       (.I0(\out_Final_OBUF[7]_inst_i_108_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_196_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_197_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_128_2 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_196_n_7 ),
        .I5(\out_Final_OBUF[7]_inst_i_197_n_6 ),
        .O(\out_Final_OBUF[7]_inst_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_113 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[7]_inst_i_197_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_196_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_113_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[7]_inst_i_113_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[7]_inst_i_114 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[7]_inst_i_113_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_198_n_0 ),
        .O(\out_Final_OBUF[7]_inst_i_114_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_196 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_196_n_0 ,\out_Final_OBUF[7]_inst_i_196_n_1 ,\out_Final_OBUF[7]_inst_i_196_n_2 ,\out_Final_OBUF[7]_inst_i_196_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[7]_inst_i_113_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_196_n_4 ,\out_Final_OBUF[7]_inst_i_196_n_5 ,\out_Final_OBUF[7]_inst_i_196_n_6 ,\out_Final_OBUF[7]_inst_i_196_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_290_0 [1:0],\out_Final_OBUF[7]_inst_i_113_0 [2],\out_Final_OBUF[7]_inst_i_113_1 }));
  CARRY4 \out_Final_OBUF[7]_inst_i_197 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_197_n_0 ,\out_Final_OBUF[7]_inst_i_197_n_1 ,\out_Final_OBUF[7]_inst_i_197_n_2 ,\out_Final_OBUF[7]_inst_i_197_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[7]_inst_i_109 [1],\<const0> ,\out_Final_OBUF[7]_inst_i_197_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_197_n_4 ,\out_Final_OBUF[7]_inst_i_197_n_5 ,\out_Final_OBUF[7]_inst_i_197_n_6 ,O}),
        .S({\out_Final_OBUF[7]_inst_i_109 [2],S[1],\out_Final_OBUF[7]_inst_i_236_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[7]_inst_i_198 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[7]_inst_i_197_0 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_114_0 ),
        .O(\out_Final_OBUF[7]_inst_i_198_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[7]_inst_i_236 
       (.I0(\out_Final_OBUF[7]_inst_i_109 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_197_0 [2]),
        .O(\out_Final_OBUF[7]_inst_i_236_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_57 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_57_n_0 ,\out_Final_OBUF[7]_inst_i_57_n_1 ,\out_Final_OBUF[7]_inst_i_57_n_2 ,\out_Final_OBUF[7]_inst_i_57_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[7]_inst_i_107_n_0 ,\out_Final_OBUF[7]_inst_i_108_n_0 ,DI}),
        .O(\out_Final_OBUF[23]_inst_i_128_0 [3:0]),
        .S({\out_Final_OBUF[7]_inst_i_111_n_0 ,\out_Final_OBUF[7]_inst_i_112_n_0 ,\out_Final_OBUF[7]_inst_i_113_n_0 ,\out_Final_OBUF[7]_inst_i_114_n_0 }));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_23
   (O,
    \out_Final_OBUF[23]_inst_i_126 ,
    result,
    data,
    \out_Final_OBUF[7]_inst_i_104_0 ,
    \out_Final_OBUF[19]_inst_i_70_0 ,
    \out_Final_OBUF[19]_inst_i_42 ,
    \out_Final_OBUF[19]_inst_i_42_0 ,
    \out_Final_OBUF[7]_inst_i_100 ,
    \out_Final_OBUF[7]_inst_i_194_0 ,
    S,
    \out_Final_OBUF[19]_inst_i_108_0 ,
    \out_Final_OBUF[7]_inst_i_104_1 ,
    DI,
    \out_Final_OBUF[19]_inst_i_70_1 ,
    \out_Final_OBUF[7]_inst_i_105_0 );
  output [0:0]O;
  output [0:0]\out_Final_OBUF[23]_inst_i_126 ;
  output [8:0]result;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[7]_inst_i_104_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_70_0 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_42 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_42_0 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_100 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_194_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[19]_inst_i_108_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_104_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[19]_inst_i_70_1 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_105_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire \out_Final_OBUF[19]_inst_i_102_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_103_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_104_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_105_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_106_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_107_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_108_0 ;
  wire \out_Final_OBUF[19]_inst_i_108_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_109_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_198_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_198_n_7 ;
  wire \out_Final_OBUF[19]_inst_i_199_n_3 ;
  wire \out_Final_OBUF[19]_inst_i_200_n_0 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_42 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_42_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_70_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_70_1 ;
  wire \out_Final_OBUF[19]_inst_i_70_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_70_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_70_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_70_n_3 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_126 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_100 ;
  wire \out_Final_OBUF[7]_inst_i_102_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_103_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_104_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_104_1 ;
  wire \out_Final_OBUF[7]_inst_i_104_n_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_105_0 ;
  wire \out_Final_OBUF[7]_inst_i_105_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_193_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_193_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_193_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_193_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_193_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_193_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_193_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_193_n_7 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_194_0 ;
  wire \out_Final_OBUF[7]_inst_i_194_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_194_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_194_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_194_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_194_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_194_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_194_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_195_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_232_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_51_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_51_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_51_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_51_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_98_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_99_n_0 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[19]_inst_i_198_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[19]_inst_i_102 
       (.I0(\out_Final_OBUF[19]_inst_i_70_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_198_n_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_198_n_7 ),
        .I3(\out_Final_OBUF[19]_inst_i_70_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_102_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[19]_inst_i_103 
       (.I0(\out_Final_OBUF[19]_inst_i_198_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_70_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_70_0 [0]),
        .I3(\out_Final_OBUF[19]_inst_i_199_n_3 ),
        .I4(\out_Final_OBUF[7]_inst_i_193_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[19]_inst_i_104 
       (.I0(\out_Final_OBUF[19]_inst_i_70_1 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_199_n_3 ),
        .I2(\out_Final_OBUF[7]_inst_i_193_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_70_0 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_194_n_4 ),
        .I5(\out_Final_OBUF[7]_inst_i_193_n_5 ),
        .O(\out_Final_OBUF[19]_inst_i_104_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[19]_inst_i_105 
       (.I0(\out_Final_OBUF[19]_inst_i_70_1 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_193_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_194_n_4 ),
        .I3(\out_Final_OBUF[7]_inst_i_194_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_193_n_6 ),
        .O(\out_Final_OBUF[19]_inst_i_105_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[19]_inst_i_106 
       (.I0(\out_Final_OBUF[19]_inst_i_198_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_70_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_70_0 [2]),
        .I3(\out_Final_OBUF[19]_inst_i_198_n_2 ),
        .O(\out_Final_OBUF[19]_inst_i_106_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_107 
       (.I0(\out_Final_OBUF[19]_inst_i_103_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_70_0 [2]),
        .I2(\out_Final_OBUF[19]_inst_i_198_n_2 ),
        .I3(\out_Final_OBUF[19]_inst_i_198_n_7 ),
        .I4(\out_Final_OBUF[19]_inst_i_70_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_107_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_108 
       (.I0(\out_Final_OBUF[19]_inst_i_104_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_70_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_198_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_193_n_4 ),
        .I4(\out_Final_OBUF[19]_inst_i_199_n_3 ),
        .I5(\out_Final_OBUF[19]_inst_i_70_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_108_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_109 
       (.I0(\out_Final_OBUF[19]_inst_i_105_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_200_n_0 ),
        .I2(\out_Final_OBUF[19]_inst_i_70_1 [2]),
        .I3(\out_Final_OBUF[7]_inst_i_193_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_194_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_109_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_198 
       (.CI(\out_Final_OBUF[7]_inst_i_193_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_198_n_2 ,\NLW_out_Final_OBUF[19]_inst_i_198_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[19]_inst_i_198_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[19]_inst_i_108_0 [2]}));
  CARRY4 \out_Final_OBUF[19]_inst_i_199 
       (.CI(\out_Final_OBUF[7]_inst_i_194_n_0 ),
        .CO(\out_Final_OBUF[19]_inst_i_199_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_200 
       (.I0(\out_Final_OBUF[19]_inst_i_70_0 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_193_n_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_199_n_3 ),
        .O(\out_Final_OBUF[19]_inst_i_200_n_0 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \out_Final_OBUF[19]_inst_i_38 
       (.I0(result[8]),
        .I1(\out_Final_OBUF[19]_inst_i_42 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_42_0 [1]),
        .I3(\out_Final_OBUF[19]_inst_i_42_0 [0]),
        .I4(result[7]),
        .I5(\out_Final_OBUF[19]_inst_i_42 [0]),
        .O(\out_Final_OBUF[23]_inst_i_126 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_70 
       (.CI(\out_Final_OBUF[7]_inst_i_51_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_70_n_0 ,\out_Final_OBUF[19]_inst_i_70_n_1 ,\out_Final_OBUF[19]_inst_i_70_n_2 ,\out_Final_OBUF[19]_inst_i_70_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[19]_inst_i_102_n_0 ,\out_Final_OBUF[19]_inst_i_103_n_0 ,\out_Final_OBUF[19]_inst_i_104_n_0 ,\out_Final_OBUF[19]_inst_i_105_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[19]_inst_i_106_n_0 ,\out_Final_OBUF[19]_inst_i_107_n_0 ,\out_Final_OBUF[19]_inst_i_108_n_0 ,\out_Final_OBUF[19]_inst_i_109_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_127 
       (.CI(\out_Final_OBUF[19]_inst_i_70_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_102 
       (.I0(\out_Final_OBUF[7]_inst_i_98_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_193_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_194_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_70_1 [1]),
        .I4(\out_Final_OBUF[7]_inst_i_193_n_6 ),
        .I5(\out_Final_OBUF[7]_inst_i_194_n_5 ),
        .O(\out_Final_OBUF[7]_inst_i_102_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_103 
       (.I0(\out_Final_OBUF[7]_inst_i_99_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_193_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_194_n_5 ),
        .I3(\out_Final_OBUF[19]_inst_i_70_1 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_193_n_7 ),
        .I5(\out_Final_OBUF[7]_inst_i_194_n_6 ),
        .O(\out_Final_OBUF[7]_inst_i_103_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_104 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[7]_inst_i_194_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_193_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_104_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[7]_inst_i_104_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[7]_inst_i_105 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[7]_inst_i_104_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_195_n_0 ),
        .O(\out_Final_OBUF[7]_inst_i_105_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_193 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_193_n_0 ,\out_Final_OBUF[7]_inst_i_193_n_1 ,\out_Final_OBUF[7]_inst_i_193_n_2 ,\out_Final_OBUF[7]_inst_i_193_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[7]_inst_i_104_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_193_n_4 ,\out_Final_OBUF[7]_inst_i_193_n_5 ,\out_Final_OBUF[7]_inst_i_193_n_6 ,\out_Final_OBUF[7]_inst_i_193_n_7 }),
        .S({\out_Final_OBUF[19]_inst_i_108_0 [1:0],\out_Final_OBUF[7]_inst_i_104_0 [2],\out_Final_OBUF[7]_inst_i_104_1 }));
  CARRY4 \out_Final_OBUF[7]_inst_i_194 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_194_n_0 ,\out_Final_OBUF[7]_inst_i_194_n_1 ,\out_Final_OBUF[7]_inst_i_194_n_2 ,\out_Final_OBUF[7]_inst_i_194_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[7]_inst_i_100 [1],\<const0> ,\out_Final_OBUF[7]_inst_i_194_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_194_n_4 ,\out_Final_OBUF[7]_inst_i_194_n_5 ,\out_Final_OBUF[7]_inst_i_194_n_6 ,O}),
        .S({\out_Final_OBUF[7]_inst_i_100 [2],S[1],\out_Final_OBUF[7]_inst_i_232_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[7]_inst_i_195 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[7]_inst_i_194_0 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_105_0 ),
        .O(\out_Final_OBUF[7]_inst_i_195_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[7]_inst_i_232 
       (.I0(\out_Final_OBUF[7]_inst_i_100 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_194_0 [2]),
        .O(\out_Final_OBUF[7]_inst_i_232_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_51 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_51_n_0 ,\out_Final_OBUF[7]_inst_i_51_n_1 ,\out_Final_OBUF[7]_inst_i_51_n_2 ,\out_Final_OBUF[7]_inst_i_51_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[7]_inst_i_98_n_0 ,\out_Final_OBUF[7]_inst_i_99_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[7]_inst_i_102_n_0 ,\out_Final_OBUF[7]_inst_i_103_n_0 ,\out_Final_OBUF[7]_inst_i_104_n_0 ,\out_Final_OBUF[7]_inst_i_105_n_0 }));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[7]_inst_i_98 
       (.I0(\out_Final_OBUF[19]_inst_i_70_1 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_193_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_194_n_5 ),
        .I3(\out_Final_OBUF[7]_inst_i_194_n_6 ),
        .I4(\out_Final_OBUF[7]_inst_i_193_n_7 ),
        .O(\out_Final_OBUF[7]_inst_i_98_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[7]_inst_i_99 
       (.I0(\out_Final_OBUF[7]_inst_i_193_n_7 ),
        .I1(\out_Final_OBUF[7]_inst_i_194_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_104_0 [0]),
        .O(\out_Final_OBUF[7]_inst_i_99_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_24
   (O,
    \out_Final_OBUF[15]_inst_i_76 ,
    result,
    DI,
    data,
    \out_Final_OBUF[7]_inst_i_96_0 ,
    \out_Final_OBUF[19]_inst_i_73_0 ,
    \out_Final_OBUF[15]_inst_i_44 ,
    \out_Final_OBUF[15]_inst_i_44_0 ,
    \out_Final_OBUF[15]_inst_i_44_1 ,
    \out_Final_OBUF[15]_inst_i_44_2 ,
    \out_Final_OBUF[15]_inst_i_45 ,
    \out_Final_OBUF[15]_inst_i_45_0 ,
    \out_Final_OBUF[7]_inst_i_23 ,
    Q,
    \out_Final_OBUF[7]_inst_i_23_0 ,
    \out_Final_OBUF[7]_inst_i_23_1 ,
    \out_Final_OBUF[7]_inst_i_92 ,
    \out_Final_OBUF[7]_inst_i_191_0 ,
    S,
    \out_Final_OBUF[19]_inst_i_116_0 ,
    \out_Final_OBUF[7]_inst_i_96_1 ,
    \out_Final_OBUF[7]_inst_i_50_0 ,
    \out_Final_OBUF[19]_inst_i_73_1 ,
    \out_Final_OBUF[7]_inst_i_97_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[15]_inst_i_76 ;
  output [8:0]result;
  output [0:0]DI;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[7]_inst_i_96_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_73_0 ;
  input [1:0]\out_Final_OBUF[15]_inst_i_44 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_44_0 ;
  input [1:0]\out_Final_OBUF[15]_inst_i_44_1 ;
  input \out_Final_OBUF[15]_inst_i_44_2 ;
  input \out_Final_OBUF[15]_inst_i_45 ;
  input \out_Final_OBUF[15]_inst_i_45_0 ;
  input \out_Final_OBUF[7]_inst_i_23 ;
  input [0:0]Q;
  input [0:0]\out_Final_OBUF[7]_inst_i_23_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_23_1 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_92 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_191_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[19]_inst_i_116_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_96_1 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_50_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_73_1 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_97_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]data;
  wire [1:0]\out_Final_OBUF[15]_inst_i_44 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_44_0 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_44_1 ;
  wire \out_Final_OBUF[15]_inst_i_44_2 ;
  wire \out_Final_OBUF[15]_inst_i_45 ;
  wire \out_Final_OBUF[15]_inst_i_45_0 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_76 ;
  wire \out_Final_OBUF[19]_inst_i_110_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_111_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_112_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_113_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_114_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_115_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_116_0 ;
  wire \out_Final_OBUF[19]_inst_i_116_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_117_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_201_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_201_n_7 ;
  wire \out_Final_OBUF[19]_inst_i_202_n_3 ;
  wire \out_Final_OBUF[19]_inst_i_203_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_73_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_73_1 ;
  wire \out_Final_OBUF[19]_inst_i_73_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_73_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_73_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_73_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_190_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_190_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_190_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_190_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_190_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_190_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_190_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_190_n_7 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_191_0 ;
  wire \out_Final_OBUF[7]_inst_i_191_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_191_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_191_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_191_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_191_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_191_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_191_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_192_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_228_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_23 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_23_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_23_1 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_50_0 ;
  wire \out_Final_OBUF[7]_inst_i_50_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_50_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_50_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_50_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_90_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_91_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_92 ;
  wire \out_Final_OBUF[7]_inst_i_94_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_95_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_96_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_96_1 ;
  wire \out_Final_OBUF[7]_inst_i_96_n_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_97_0 ;
  wire \out_Final_OBUF[7]_inst_i_97_n_0 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[19]_inst_i_201_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[15]_inst_i_40 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[15]_inst_i_44 [1]),
        .I2(\out_Final_OBUF[15]_inst_i_44_0 ),
        .I3(\out_Final_OBUF[15]_inst_i_44_1 [1]),
        .I4(\out_Final_OBUF[15]_inst_i_44_2 ),
        .O(\out_Final_OBUF[15]_inst_i_76 [1]));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[15]_inst_i_41 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[15]_inst_i_44 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_45 ),
        .I3(\out_Final_OBUF[15]_inst_i_44_1 [0]),
        .I4(\out_Final_OBUF[15]_inst_i_45_0 ),
        .O(\out_Final_OBUF[15]_inst_i_76 [0]));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[19]_inst_i_110 
       (.I0(\out_Final_OBUF[19]_inst_i_73_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_201_n_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_201_n_7 ),
        .I3(\out_Final_OBUF[19]_inst_i_73_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_110_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[19]_inst_i_111 
       (.I0(\out_Final_OBUF[19]_inst_i_201_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_73_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_73_0 [0]),
        .I3(\out_Final_OBUF[19]_inst_i_202_n_3 ),
        .I4(\out_Final_OBUF[7]_inst_i_190_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[19]_inst_i_112 
       (.I0(\out_Final_OBUF[19]_inst_i_73_1 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_202_n_3 ),
        .I2(\out_Final_OBUF[7]_inst_i_190_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_73_0 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_191_n_4 ),
        .I5(\out_Final_OBUF[7]_inst_i_190_n_5 ),
        .O(\out_Final_OBUF[19]_inst_i_112_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[19]_inst_i_113 
       (.I0(\out_Final_OBUF[19]_inst_i_73_1 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_190_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_191_n_4 ),
        .I3(\out_Final_OBUF[7]_inst_i_191_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_190_n_6 ),
        .O(\out_Final_OBUF[19]_inst_i_113_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[19]_inst_i_114 
       (.I0(\out_Final_OBUF[19]_inst_i_201_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_73_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_73_0 [2]),
        .I3(\out_Final_OBUF[19]_inst_i_201_n_2 ),
        .O(\out_Final_OBUF[19]_inst_i_114_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_115 
       (.I0(\out_Final_OBUF[19]_inst_i_111_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_73_0 [2]),
        .I2(\out_Final_OBUF[19]_inst_i_201_n_2 ),
        .I3(\out_Final_OBUF[19]_inst_i_201_n_7 ),
        .I4(\out_Final_OBUF[19]_inst_i_73_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_115_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_116 
       (.I0(\out_Final_OBUF[19]_inst_i_112_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_73_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_201_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_190_n_4 ),
        .I4(\out_Final_OBUF[19]_inst_i_202_n_3 ),
        .I5(\out_Final_OBUF[19]_inst_i_73_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_116_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_117 
       (.I0(\out_Final_OBUF[19]_inst_i_113_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_203_n_0 ),
        .I2(\out_Final_OBUF[19]_inst_i_73_1 [2]),
        .I3(\out_Final_OBUF[7]_inst_i_190_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_191_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_117_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_201 
       (.CI(\out_Final_OBUF[7]_inst_i_190_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_201_n_2 ,\NLW_out_Final_OBUF[19]_inst_i_201_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[19]_inst_i_201_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[19]_inst_i_116_0 [2]}));
  CARRY4 \out_Final_OBUF[19]_inst_i_202 
       (.CI(\out_Final_OBUF[7]_inst_i_191_n_0 ),
        .CO(\out_Final_OBUF[19]_inst_i_202_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_203 
       (.I0(\out_Final_OBUF[19]_inst_i_73_0 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_190_n_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_202_n_3 ),
        .O(\out_Final_OBUF[19]_inst_i_203_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_71 
       (.CI(\out_Final_OBUF[19]_inst_i_73_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[19]_inst_i_73 
       (.CI(\out_Final_OBUF[7]_inst_i_50_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_73_n_0 ,\out_Final_OBUF[19]_inst_i_73_n_1 ,\out_Final_OBUF[19]_inst_i_73_n_2 ,\out_Final_OBUF[19]_inst_i_73_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[19]_inst_i_110_n_0 ,\out_Final_OBUF[19]_inst_i_111_n_0 ,\out_Final_OBUF[19]_inst_i_112_n_0 ,\out_Final_OBUF[19]_inst_i_113_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[19]_inst_i_114_n_0 ,\out_Final_OBUF[19]_inst_i_115_n_0 ,\out_Final_OBUF[19]_inst_i_116_n_0 ,\out_Final_OBUF[19]_inst_i_117_n_0 }));
  LUT5 #(
    .INIT(32'h88E8E888)) 
    \out_Final_OBUF[7]_inst_i_19 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[7]_inst_i_23 ),
        .I2(Q),
        .I3(\out_Final_OBUF[7]_inst_i_23_0 ),
        .I4(\out_Final_OBUF[7]_inst_i_23_1 ),
        .O(DI));
  CARRY4 \out_Final_OBUF[7]_inst_i_190 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_190_n_0 ,\out_Final_OBUF[7]_inst_i_190_n_1 ,\out_Final_OBUF[7]_inst_i_190_n_2 ,\out_Final_OBUF[7]_inst_i_190_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[7]_inst_i_96_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_190_n_4 ,\out_Final_OBUF[7]_inst_i_190_n_5 ,\out_Final_OBUF[7]_inst_i_190_n_6 ,\out_Final_OBUF[7]_inst_i_190_n_7 }),
        .S({\out_Final_OBUF[19]_inst_i_116_0 [1:0],\out_Final_OBUF[7]_inst_i_96_0 [2],\out_Final_OBUF[7]_inst_i_96_1 }));
  CARRY4 \out_Final_OBUF[7]_inst_i_191 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_191_n_0 ,\out_Final_OBUF[7]_inst_i_191_n_1 ,\out_Final_OBUF[7]_inst_i_191_n_2 ,\out_Final_OBUF[7]_inst_i_191_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[7]_inst_i_92 [1],\<const0> ,\out_Final_OBUF[7]_inst_i_191_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_191_n_4 ,\out_Final_OBUF[7]_inst_i_191_n_5 ,\out_Final_OBUF[7]_inst_i_191_n_6 ,O}),
        .S({\out_Final_OBUF[7]_inst_i_92 [2],S[1],\out_Final_OBUF[7]_inst_i_228_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[7]_inst_i_192 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[7]_inst_i_191_0 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_97_0 ),
        .O(\out_Final_OBUF[7]_inst_i_192_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[7]_inst_i_228 
       (.I0(\out_Final_OBUF[7]_inst_i_92 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_191_0 [2]),
        .O(\out_Final_OBUF[7]_inst_i_228_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_50 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_50_n_0 ,\out_Final_OBUF[7]_inst_i_50_n_1 ,\out_Final_OBUF[7]_inst_i_50_n_2 ,\out_Final_OBUF[7]_inst_i_50_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[7]_inst_i_90_n_0 ,\out_Final_OBUF[7]_inst_i_91_n_0 ,\out_Final_OBUF[7]_inst_i_50_0 }),
        .O(result[3:0]),
        .S({\out_Final_OBUF[7]_inst_i_94_n_0 ,\out_Final_OBUF[7]_inst_i_95_n_0 ,\out_Final_OBUF[7]_inst_i_96_n_0 ,\out_Final_OBUF[7]_inst_i_97_n_0 }));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[7]_inst_i_90 
       (.I0(\out_Final_OBUF[19]_inst_i_73_1 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_190_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_191_n_5 ),
        .I3(\out_Final_OBUF[7]_inst_i_191_n_6 ),
        .I4(\out_Final_OBUF[7]_inst_i_190_n_7 ),
        .O(\out_Final_OBUF[7]_inst_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[7]_inst_i_91 
       (.I0(\out_Final_OBUF[7]_inst_i_190_n_7 ),
        .I1(\out_Final_OBUF[7]_inst_i_191_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_96_0 [0]),
        .O(\out_Final_OBUF[7]_inst_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_94 
       (.I0(\out_Final_OBUF[7]_inst_i_90_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_190_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_191_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_73_1 [1]),
        .I4(\out_Final_OBUF[7]_inst_i_190_n_6 ),
        .I5(\out_Final_OBUF[7]_inst_i_191_n_5 ),
        .O(\out_Final_OBUF[7]_inst_i_94_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_95 
       (.I0(\out_Final_OBUF[7]_inst_i_91_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_190_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_191_n_5 ),
        .I3(\out_Final_OBUF[19]_inst_i_73_1 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_190_n_7 ),
        .I5(\out_Final_OBUF[7]_inst_i_191_n_6 ),
        .O(\out_Final_OBUF[7]_inst_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_96 
       (.I0(\out_Final_OBUF[7]_inst_i_50_0 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_191_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_190_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_96_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[7]_inst_i_96_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[7]_inst_i_97 
       (.I0(\out_Final_OBUF[7]_inst_i_50_0 [0]),
        .I1(O),
        .I2(\out_Final_OBUF[7]_inst_i_96_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_192_n_0 ),
        .O(\out_Final_OBUF[7]_inst_i_97_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_26
   (O,
    \out_Final_OBUF[23]_inst_i_121_0 ,
    result,
    \out_Final_OBUF[23]_inst_i_121_1 ,
    data,
    \out_Final_OBUF[23]_inst_i_431_0 ,
    \out_Final_OBUF[23]_inst_i_121_2 ,
    \out_Final_OBUF[23]_inst_i_23 ,
    \out_Final_OBUF[23]_inst_i_23_0 ,
    \out_Final_OBUF[23]_inst_i_427 ,
    \out_Final_OBUF[23]_inst_i_529_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_266_0 ,
    \out_Final_OBUF[23]_inst_i_431_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_121_3 ,
    \out_Final_OBUF[23]_inst_i_432_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[23]_inst_i_121_0 ;
  output [7:0]result;
  output [1:0]\out_Final_OBUF[23]_inst_i_121_1 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_431_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_121_2 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_23 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_23_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_427 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_529_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_266_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_431_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_121_3 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_432_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [1:0]\out_Final_OBUF[23]_inst_i_121_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_121_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_121_2 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_121_3 ;
  wire \out_Final_OBUF[23]_inst_i_121_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_121_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_121_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_121_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_186_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_186_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_186_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_186_n_3 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_23 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_23_0 ;
  wire \out_Final_OBUF[23]_inst_i_260_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_261_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_262_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_263_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_264_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_265_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_266_0 ;
  wire \out_Final_OBUF[23]_inst_i_266_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_267_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_425_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_426_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_427 ;
  wire \out_Final_OBUF[23]_inst_i_429_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_430_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_431_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_431_1 ;
  wire \out_Final_OBUF[23]_inst_i_431_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_432_0 ;
  wire \out_Final_OBUF[23]_inst_i_432_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_526_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_526_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_527_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_528_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_528_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_528_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_528_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_528_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_528_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_528_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_528_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_529_0 ;
  wire \out_Final_OBUF[23]_inst_i_529_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_529_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_529_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_529_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_529_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_529_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_529_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_530_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_642_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_706_n_0 ;
  wire [7:0]result;
  wire [18:18]\sum[24]_227 ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_526_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[23]_inst_i_119 
       (.CI(\out_Final_OBUF[23]_inst_i_121_n_0 ),
        .CO(\sum[24]_227 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_121 
       (.CI(\out_Final_OBUF[23]_inst_i_186_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_121_n_0 ,\out_Final_OBUF[23]_inst_i_121_n_1 ,\out_Final_OBUF[23]_inst_i_121_n_2 ,\out_Final_OBUF[23]_inst_i_121_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_260_n_0 ,\out_Final_OBUF[23]_inst_i_261_n_0 ,\out_Final_OBUF[23]_inst_i_262_n_0 ,\out_Final_OBUF[23]_inst_i_263_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_264_n_0 ,\out_Final_OBUF[23]_inst_i_265_n_0 ,\out_Final_OBUF[23]_inst_i_266_n_0 ,\out_Final_OBUF[23]_inst_i_267_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_186 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_186_n_0 ,\out_Final_OBUF[23]_inst_i_186_n_1 ,\out_Final_OBUF[23]_inst_i_186_n_2 ,\out_Final_OBUF[23]_inst_i_186_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_425_n_0 ,\out_Final_OBUF[23]_inst_i_426_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[23]_inst_i_429_n_0 ,\out_Final_OBUF[23]_inst_i_430_n_0 ,\out_Final_OBUF[23]_inst_i_431_n_0 ,\out_Final_OBUF[23]_inst_i_432_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_260 
       (.I0(\out_Final_OBUF[23]_inst_i_121_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_526_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_526_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_121_2 [1]),
        .O(\out_Final_OBUF[23]_inst_i_260_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_261 
       (.I0(\out_Final_OBUF[23]_inst_i_526_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_121_2 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_121_2 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_527_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_528_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_261_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_262 
       (.I0(\out_Final_OBUF[23]_inst_i_121_3 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_527_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_528_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_121_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_529_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_528_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_262_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_263 
       (.I0(\out_Final_OBUF[23]_inst_i_121_3 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_528_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_529_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_529_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_528_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_263_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_264 
       (.I0(\out_Final_OBUF[23]_inst_i_526_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_121_2 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_121_2 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_526_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_264_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_265 
       (.I0(\out_Final_OBUF[23]_inst_i_261_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_121_2 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_526_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_526_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_121_2 [1]),
        .O(\out_Final_OBUF[23]_inst_i_265_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_266 
       (.I0(\out_Final_OBUF[23]_inst_i_262_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_121_2 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_526_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_528_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_527_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_121_2 [0]),
        .O(\out_Final_OBUF[23]_inst_i_266_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_267 
       (.I0(\out_Final_OBUF[23]_inst_i_263_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_530_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_121_3 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_528_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_529_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_267_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_425 
       (.I0(\out_Final_OBUF[23]_inst_i_121_3 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_528_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_529_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_529_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_528_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_425_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_426 
       (.I0(\out_Final_OBUF[23]_inst_i_528_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_529_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_431_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_426_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_429 
       (.I0(\out_Final_OBUF[23]_inst_i_425_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_528_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_529_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_121_3 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_528_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_529_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_429_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_430 
       (.I0(\out_Final_OBUF[23]_inst_i_426_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_528_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_529_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_121_3 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_528_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_529_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_430_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_431 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_529_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_528_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_431_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_431_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_432 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_431_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_642_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_432_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_48 
       (.I0(\sum[24]_227 ),
        .I1(\out_Final_OBUF[23]_inst_i_23_0 [1]),
        .I2(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_121_1 [1]));
  LUT5 #(
    .INIT(32'h00E8E800)) 
    \out_Final_OBUF[23]_inst_i_49 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_23 ),
        .I2(\out_Final_OBUF[23]_inst_i_23_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_23_0 [1]),
        .I4(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_121_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_50 
       (.I0(\sum[24]_227 ),
        .I1(\out_Final_OBUF[23]_inst_i_23_0 [1]),
        .I2(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_121_0 [1]));
  LUT6 #(
    .INIT(64'h00FF17E817E8FF00)) 
    \out_Final_OBUF[23]_inst_i_51 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_23 ),
        .I2(\out_Final_OBUF[23]_inst_i_23_0 [0]),
        .I3(\sum[24]_227 ),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_23_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_121_0 [0]));
  CARRY4 \out_Final_OBUF[23]_inst_i_526 
       (.CI(\out_Final_OBUF[23]_inst_i_528_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_526_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_526_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_526_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_266_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_527 
       (.CI(\out_Final_OBUF[23]_inst_i_529_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_527_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_528 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_528_n_0 ,\out_Final_OBUF[23]_inst_i_528_n_1 ,\out_Final_OBUF[23]_inst_i_528_n_2 ,\out_Final_OBUF[23]_inst_i_528_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_431_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_528_n_4 ,\out_Final_OBUF[23]_inst_i_528_n_5 ,\out_Final_OBUF[23]_inst_i_528_n_6 ,\out_Final_OBUF[23]_inst_i_528_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_266_0 [1:0],\out_Final_OBUF[23]_inst_i_431_0 [2],\out_Final_OBUF[23]_inst_i_431_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_529 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_529_n_0 ,\out_Final_OBUF[23]_inst_i_529_n_1 ,\out_Final_OBUF[23]_inst_i_529_n_2 ,\out_Final_OBUF[23]_inst_i_529_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_427 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_529_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_529_n_4 ,\out_Final_OBUF[23]_inst_i_529_n_5 ,\out_Final_OBUF[23]_inst_i_529_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_427 [2],S[1],\out_Final_OBUF[23]_inst_i_706_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_530 
       (.I0(\out_Final_OBUF[23]_inst_i_121_2 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_528_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_527_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_530_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_642 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_529_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_432_0 ),
        .O(\out_Final_OBUF[23]_inst_i_642_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_706 
       (.I0(\out_Final_OBUF[23]_inst_i_427 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_529_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_706_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_27
   (O,
    \out_Final_OBUF[23]_inst_i_186 ,
    \out_Final_OBUF[23]_inst_i_403 ,
    \out_Final_OBUF[23]_inst_i_123_0 ,
    \out_Final_OBUF[23]_inst_i_181 ,
    \out_Final_OBUF[23]_inst_i_121 ,
    \out_Final_OBUF[23]_inst_i_181_0 ,
    \out_Final_OBUF[23]_inst_i_181_1 ,
    \out_Final_OBUF[23]_inst_i_181_2 ,
    \out_Final_OBUF[23]_inst_i_122 ,
    data,
    \out_Final_OBUF[23]_inst_i_439_0 ,
    \out_Final_OBUF[23]_inst_i_123_1 ,
    result,
    \out_Final_OBUF[23]_inst_i_88 ,
    \out_Final_OBUF[23]_inst_i_88_0 ,
    \out_Final_OBUF[23]_inst_i_435 ,
    \out_Final_OBUF[23]_inst_i_534_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_274_0 ,
    \out_Final_OBUF[23]_inst_i_439_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_123_2 ,
    \out_Final_OBUF[23]_inst_i_440_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[23]_inst_i_186 ;
  output \out_Final_OBUF[23]_inst_i_403 ;
  output [8:0]\out_Final_OBUF[23]_inst_i_123_0 ;
  output \out_Final_OBUF[23]_inst_i_181 ;
  output [2:0]\out_Final_OBUF[23]_inst_i_121 ;
  output \out_Final_OBUF[23]_inst_i_181_0 ;
  output \out_Final_OBUF[23]_inst_i_181_1 ;
  output \out_Final_OBUF[23]_inst_i_181_2 ;
  output \out_Final_OBUF[23]_inst_i_122 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_439_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_123_1 ;
  input [4:0]result;
  input [6:0]\out_Final_OBUF[23]_inst_i_88 ;
  input [6:0]\out_Final_OBUF[23]_inst_i_88_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_435 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_534_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_274_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_439_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_123_2 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_440_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [2:0]\out_Final_OBUF[23]_inst_i_121 ;
  wire \out_Final_OBUF[23]_inst_i_122 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_123_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_123_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_123_2 ;
  wire \out_Final_OBUF[23]_inst_i_123_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_123_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_123_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_123_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_181 ;
  wire \out_Final_OBUF[23]_inst_i_181_0 ;
  wire \out_Final_OBUF[23]_inst_i_181_1 ;
  wire \out_Final_OBUF[23]_inst_i_181_2 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_186 ;
  wire \out_Final_OBUF[23]_inst_i_188_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_188_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_188_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_188_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_268_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_269_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_270_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_271_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_272_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_273_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_274_0 ;
  wire \out_Final_OBUF[23]_inst_i_274_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_275_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_403 ;
  wire \out_Final_OBUF[23]_inst_i_433_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_434_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_435 ;
  wire \out_Final_OBUF[23]_inst_i_437_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_438_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_439_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_439_1 ;
  wire \out_Final_OBUF[23]_inst_i_439_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_440_0 ;
  wire \out_Final_OBUF[23]_inst_i_440_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_531_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_531_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_532_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_533_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_533_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_533_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_533_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_533_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_533_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_533_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_533_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_534_0 ;
  wire \out_Final_OBUF[23]_inst_i_534_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_534_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_534_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_534_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_534_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_534_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_534_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_535_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_643_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_710_n_0 ;
  wire [6:0]\out_Final_OBUF[23]_inst_i_88 ;
  wire [6:0]\out_Final_OBUF[23]_inst_i_88_0 ;
  wire [4:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_531_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[23]_inst_i_120 
       (.CI(\out_Final_OBUF[23]_inst_i_123_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_123_0 [8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_123 
       (.CI(\out_Final_OBUF[23]_inst_i_188_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_123_n_0 ,\out_Final_OBUF[23]_inst_i_123_n_1 ,\out_Final_OBUF[23]_inst_i_123_n_2 ,\out_Final_OBUF[23]_inst_i_123_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_268_n_0 ,\out_Final_OBUF[23]_inst_i_269_n_0 ,\out_Final_OBUF[23]_inst_i_270_n_0 ,\out_Final_OBUF[23]_inst_i_271_n_0 }),
        .O(\out_Final_OBUF[23]_inst_i_123_0 [7:4]),
        .S({\out_Final_OBUF[23]_inst_i_272_n_0 ,\out_Final_OBUF[23]_inst_i_273_n_0 ,\out_Final_OBUF[23]_inst_i_274_n_0 ,\out_Final_OBUF[23]_inst_i_275_n_0 }));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_173 
       (.I0(result[1]),
        .I1(\out_Final_OBUF[23]_inst_i_181 ),
        .I2(\out_Final_OBUF[23]_inst_i_123_0 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_88 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_88_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_186 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_174 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[23]_inst_i_403 ),
        .I2(\out_Final_OBUF[23]_inst_i_123_0 [1]),
        .I3(\out_Final_OBUF[23]_inst_i_88 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_88_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_186 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_183 
       (.I0(\out_Final_OBUF[23]_inst_i_123_0 [6]),
        .I1(\out_Final_OBUF[23]_inst_i_88_0 [5]),
        .I2(\out_Final_OBUF[23]_inst_i_88 [5]),
        .O(\out_Final_OBUF[23]_inst_i_181_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_185 
       (.I0(\out_Final_OBUF[23]_inst_i_123_0 [5]),
        .I1(\out_Final_OBUF[23]_inst_i_88_0 [4]),
        .I2(\out_Final_OBUF[23]_inst_i_88 [4]),
        .O(\out_Final_OBUF[23]_inst_i_181_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_187 
       (.I0(\out_Final_OBUF[23]_inst_i_123_0 [4]),
        .I1(\out_Final_OBUF[23]_inst_i_88_0 [3]),
        .I2(\out_Final_OBUF[23]_inst_i_88 [3]),
        .O(\out_Final_OBUF[23]_inst_i_181_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_188 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_188_n_0 ,\out_Final_OBUF[23]_inst_i_188_n_1 ,\out_Final_OBUF[23]_inst_i_188_n_2 ,\out_Final_OBUF[23]_inst_i_188_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_433_n_0 ,\out_Final_OBUF[23]_inst_i_434_n_0 ,DI}),
        .O(\out_Final_OBUF[23]_inst_i_123_0 [3:0]),
        .S({\out_Final_OBUF[23]_inst_i_437_n_0 ,\out_Final_OBUF[23]_inst_i_438_n_0 ,\out_Final_OBUF[23]_inst_i_439_n_0 ,\out_Final_OBUF[23]_inst_i_440_n_0 }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_189 
       (.I0(\out_Final_OBUF[23]_inst_i_123_0 [7]),
        .I1(\out_Final_OBUF[23]_inst_i_88_0 [6]),
        .I2(\out_Final_OBUF[23]_inst_i_88 [6]),
        .O(\out_Final_OBUF[23]_inst_i_122 ));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_268 
       (.I0(\out_Final_OBUF[23]_inst_i_123_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_531_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_531_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_123_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_268_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_269 
       (.I0(\out_Final_OBUF[23]_inst_i_531_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_123_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_123_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_532_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_533_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_269_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_270 
       (.I0(\out_Final_OBUF[23]_inst_i_123_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_532_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_533_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_123_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_534_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_533_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_270_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_271 
       (.I0(\out_Final_OBUF[23]_inst_i_123_2 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_533_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_534_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_534_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_533_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_271_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_272 
       (.I0(\out_Final_OBUF[23]_inst_i_531_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_123_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_123_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_531_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_272_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_273 
       (.I0(\out_Final_OBUF[23]_inst_i_269_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_123_1 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_531_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_531_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_123_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_273_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_274 
       (.I0(\out_Final_OBUF[23]_inst_i_270_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_123_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_531_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_533_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_532_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_123_1 [0]),
        .O(\out_Final_OBUF[23]_inst_i_274_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_275 
       (.I0(\out_Final_OBUF[23]_inst_i_271_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_535_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_123_2 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_533_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_534_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_275_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_402 
       (.I0(\out_Final_OBUF[23]_inst_i_123_0 [3]),
        .I1(\out_Final_OBUF[23]_inst_i_88_0 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_88 [2]),
        .O(\out_Final_OBUF[23]_inst_i_181 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_404 
       (.I0(\out_Final_OBUF[23]_inst_i_123_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_88_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_88 [1]),
        .O(\out_Final_OBUF[23]_inst_i_403 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_433 
       (.I0(\out_Final_OBUF[23]_inst_i_123_2 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_533_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_534_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_534_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_533_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_433_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_434 
       (.I0(\out_Final_OBUF[23]_inst_i_533_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_534_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_439_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_434_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_437 
       (.I0(\out_Final_OBUF[23]_inst_i_433_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_533_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_534_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_123_2 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_533_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_534_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_437_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_438 
       (.I0(\out_Final_OBUF[23]_inst_i_434_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_533_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_534_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_123_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_533_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_534_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_438_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_439 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_534_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_533_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_439_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_439_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_440 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_439_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_643_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_440_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_531 
       (.CI(\out_Final_OBUF[23]_inst_i_533_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_531_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_531_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_531_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_274_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_532 
       (.CI(\out_Final_OBUF[23]_inst_i_534_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_532_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_533 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_533_n_0 ,\out_Final_OBUF[23]_inst_i_533_n_1 ,\out_Final_OBUF[23]_inst_i_533_n_2 ,\out_Final_OBUF[23]_inst_i_533_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_439_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_533_n_4 ,\out_Final_OBUF[23]_inst_i_533_n_5 ,\out_Final_OBUF[23]_inst_i_533_n_6 ,\out_Final_OBUF[23]_inst_i_533_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_274_0 [1:0],\out_Final_OBUF[23]_inst_i_439_0 [2],\out_Final_OBUF[23]_inst_i_439_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_534 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_534_n_0 ,\out_Final_OBUF[23]_inst_i_534_n_1 ,\out_Final_OBUF[23]_inst_i_534_n_2 ,\out_Final_OBUF[23]_inst_i_534_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_435 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_534_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_534_n_4 ,\out_Final_OBUF[23]_inst_i_534_n_5 ,\out_Final_OBUF[23]_inst_i_534_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_435 [2],S[1],\out_Final_OBUF[23]_inst_i_710_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_535 
       (.I0(\out_Final_OBUF[23]_inst_i_123_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_533_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_532_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_535_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_643 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_534_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_440_0 ),
        .O(\out_Final_OBUF[23]_inst_i_643_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_710 
       (.I0(\out_Final_OBUF[23]_inst_i_435 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_534_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_710_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_84 
       (.I0(result[4]),
        .I1(\out_Final_OBUF[23]_inst_i_181_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_123_0 [5]),
        .I3(\out_Final_OBUF[23]_inst_i_88 [4]),
        .I4(\out_Final_OBUF[23]_inst_i_88_0 [4]),
        .O(\out_Final_OBUF[23]_inst_i_121 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_85 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[23]_inst_i_181_1 ),
        .I2(\out_Final_OBUF[23]_inst_i_123_0 [4]),
        .I3(\out_Final_OBUF[23]_inst_i_88 [3]),
        .I4(\out_Final_OBUF[23]_inst_i_88_0 [3]),
        .O(\out_Final_OBUF[23]_inst_i_121 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_86 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[23]_inst_i_181_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_123_0 [3]),
        .I3(\out_Final_OBUF[23]_inst_i_88 [2]),
        .I4(\out_Final_OBUF[23]_inst_i_88_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_121 [0]));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_28
   (O,
    \out_Final_OBUF[23]_inst_i_121 ,
    result,
    data,
    \out_Final_OBUF[23]_inst_i_622_0 ,
    \out_Final_OBUF[23]_inst_i_181_0 ,
    \out_Final_OBUF[23]_inst_i_87 ,
    \out_Final_OBUF[23]_inst_i_87_0 ,
    \out_Final_OBUF[23]_inst_i_618 ,
    \out_Final_OBUF[23]_inst_i_635_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_415_0 ,
    \out_Final_OBUF[23]_inst_i_622_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_181_1 ,
    \out_Final_OBUF[23]_inst_i_623_0 );
  output [0:0]O;
  output [0:0]\out_Final_OBUF[23]_inst_i_121 ;
  output [8:0]result;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_622_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_181_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_87 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_87_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_618 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_635_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_415_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_622_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_181_1 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_623_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [0:0]\out_Final_OBUF[23]_inst_i_121 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_181_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_181_1 ;
  wire \out_Final_OBUF[23]_inst_i_181_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_181_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_181_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_181_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_403_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_403_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_403_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_403_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_409_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_410_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_411_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_412_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_413_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_414_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_415_0 ;
  wire \out_Final_OBUF[23]_inst_i_415_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_416_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_616_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_617_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_618 ;
  wire \out_Final_OBUF[23]_inst_i_620_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_621_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_622_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_622_1 ;
  wire \out_Final_OBUF[23]_inst_i_622_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_623_0 ;
  wire \out_Final_OBUF[23]_inst_i_623_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_632_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_632_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_633_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_634_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_634_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_634_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_634_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_634_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_634_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_634_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_634_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_635_0 ;
  wire \out_Final_OBUF[23]_inst_i_635_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_635_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_635_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_635_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_635_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_635_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_635_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_636_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_744_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_748_n_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_87 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_87_0 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_632_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[23]_inst_i_122 
       (.CI(\out_Final_OBUF[23]_inst_i_181_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_181 
       (.CI(\out_Final_OBUF[23]_inst_i_403_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_181_n_0 ,\out_Final_OBUF[23]_inst_i_181_n_1 ,\out_Final_OBUF[23]_inst_i_181_n_2 ,\out_Final_OBUF[23]_inst_i_181_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_409_n_0 ,\out_Final_OBUF[23]_inst_i_410_n_0 ,\out_Final_OBUF[23]_inst_i_411_n_0 ,\out_Final_OBUF[23]_inst_i_412_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_413_n_0 ,\out_Final_OBUF[23]_inst_i_414_n_0 ,\out_Final_OBUF[23]_inst_i_415_n_0 ,\out_Final_OBUF[23]_inst_i_416_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_403 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_403_n_0 ,\out_Final_OBUF[23]_inst_i_403_n_1 ,\out_Final_OBUF[23]_inst_i_403_n_2 ,\out_Final_OBUF[23]_inst_i_403_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_616_n_0 ,\out_Final_OBUF[23]_inst_i_617_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[23]_inst_i_620_n_0 ,\out_Final_OBUF[23]_inst_i_621_n_0 ,\out_Final_OBUF[23]_inst_i_622_n_0 ,\out_Final_OBUF[23]_inst_i_623_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_409 
       (.I0(\out_Final_OBUF[23]_inst_i_181_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_632_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_632_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_181_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_409_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_410 
       (.I0(\out_Final_OBUF[23]_inst_i_632_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_181_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_181_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_633_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_634_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_410_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_411 
       (.I0(\out_Final_OBUF[23]_inst_i_181_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_633_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_634_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_181_0 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_635_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_634_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_411_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_412 
       (.I0(\out_Final_OBUF[23]_inst_i_181_1 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_634_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_635_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_635_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_634_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_412_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_413 
       (.I0(\out_Final_OBUF[23]_inst_i_632_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_181_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_181_0 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_632_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_413_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_414 
       (.I0(\out_Final_OBUF[23]_inst_i_410_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_181_0 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_632_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_632_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_181_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_414_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_415 
       (.I0(\out_Final_OBUF[23]_inst_i_411_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_181_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_632_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_634_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_633_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_181_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_415_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_416 
       (.I0(\out_Final_OBUF[23]_inst_i_412_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_636_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_181_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_634_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_635_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_416_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_616 
       (.I0(\out_Final_OBUF[23]_inst_i_181_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_634_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_635_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_635_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_634_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_616_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_617 
       (.I0(\out_Final_OBUF[23]_inst_i_634_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_635_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_622_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_617_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_620 
       (.I0(\out_Final_OBUF[23]_inst_i_616_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_634_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_635_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_181_1 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_634_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_635_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_620_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_621 
       (.I0(\out_Final_OBUF[23]_inst_i_617_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_634_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_635_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_181_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_634_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_635_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_621_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_622 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_635_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_634_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_622_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_622_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_623 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_622_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_744_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_623_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_632 
       (.CI(\out_Final_OBUF[23]_inst_i_634_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_632_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_632_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_632_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_415_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_633 
       (.CI(\out_Final_OBUF[23]_inst_i_635_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_633_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_634 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_634_n_0 ,\out_Final_OBUF[23]_inst_i_634_n_1 ,\out_Final_OBUF[23]_inst_i_634_n_2 ,\out_Final_OBUF[23]_inst_i_634_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_622_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_634_n_4 ,\out_Final_OBUF[23]_inst_i_634_n_5 ,\out_Final_OBUF[23]_inst_i_634_n_6 ,\out_Final_OBUF[23]_inst_i_634_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_415_0 [1:0],\out_Final_OBUF[23]_inst_i_622_0 [2],\out_Final_OBUF[23]_inst_i_622_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_635 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_635_n_0 ,\out_Final_OBUF[23]_inst_i_635_n_1 ,\out_Final_OBUF[23]_inst_i_635_n_2 ,\out_Final_OBUF[23]_inst_i_635_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_618 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_635_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_635_n_4 ,\out_Final_OBUF[23]_inst_i_635_n_5 ,\out_Final_OBUF[23]_inst_i_635_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_618 [2],S[1],\out_Final_OBUF[23]_inst_i_748_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_636 
       (.I0(\out_Final_OBUF[23]_inst_i_181_0 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_634_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_633_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_636_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_744 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_635_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_623_0 ),
        .O(\out_Final_OBUF[23]_inst_i_744_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_748 
       (.I0(\out_Final_OBUF[23]_inst_i_618 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_635_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_748_n_0 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \out_Final_OBUF[23]_inst_i_83 
       (.I0(result[8]),
        .I1(\out_Final_OBUF[23]_inst_i_87 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_87_0 [1]),
        .I3(\out_Final_OBUF[23]_inst_i_87_0 [0]),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_87 [0]),
        .O(\out_Final_OBUF[23]_inst_i_121 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_29
   (O,
    \out_Final_OBUF[23]_inst_i_406 ,
    result,
    \data_reg[6] ,
    data,
    \out_Final_OBUF[23]_inst_i_630_0 ,
    \out_Final_OBUF[23]_inst_i_184_0 ,
    \out_Final_OBUF[23]_inst_i_179 ,
    \out_Final_OBUF[23]_inst_i_179_0 ,
    \out_Final_OBUF[23]_inst_i_179_1 ,
    \out_Final_OBUF[23]_inst_i_179_2 ,
    \out_Final_OBUF[23]_inst_i_180 ,
    \out_Final_OBUF[23]_inst_i_180_0 ,
    \out_Final_OBUF[15]_inst_i_104 ,
    Q,
    \out_Final_OBUF[15]_inst_i_104_0 ,
    \out_Final_OBUF[15]_inst_i_104_1 ,
    \out_Final_OBUF[23]_inst_i_626 ,
    \out_Final_OBUF[23]_inst_i_640_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_423_0 ,
    \out_Final_OBUF[23]_inst_i_630_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_184_1 ,
    \out_Final_OBUF[23]_inst_i_631_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[23]_inst_i_406 ;
  output [8:0]result;
  output [0:0]\data_reg[6] ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_630_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_184_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_179 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_179_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_179_1 ;
  input \out_Final_OBUF[23]_inst_i_179_2 ;
  input \out_Final_OBUF[23]_inst_i_180 ;
  input \out_Final_OBUF[23]_inst_i_180_0 ;
  input \out_Final_OBUF[15]_inst_i_104 ;
  input [0:0]Q;
  input [0:0]\out_Final_OBUF[15]_inst_i_104_0 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_104_1 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_626 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_640_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_423_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_630_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_184_1 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_631_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]data;
  wire [0:0]\data_reg[6] ;
  wire \out_Final_OBUF[15]_inst_i_104 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_104_0 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_104_1 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_179 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_179_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_179_1 ;
  wire \out_Final_OBUF[23]_inst_i_179_2 ;
  wire \out_Final_OBUF[23]_inst_i_180 ;
  wire \out_Final_OBUF[23]_inst_i_180_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_184_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_184_1 ;
  wire \out_Final_OBUF[23]_inst_i_184_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_184_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_184_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_184_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_405_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_405_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_405_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_405_n_3 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_406 ;
  wire \out_Final_OBUF[23]_inst_i_417_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_418_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_419_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_420_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_421_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_422_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_423_0 ;
  wire \out_Final_OBUF[23]_inst_i_423_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_424_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_624_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_625_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_626 ;
  wire \out_Final_OBUF[23]_inst_i_628_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_629_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_630_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_630_1 ;
  wire \out_Final_OBUF[23]_inst_i_630_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_631_0 ;
  wire \out_Final_OBUF[23]_inst_i_631_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_637_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_637_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_638_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_639_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_639_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_639_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_639_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_639_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_639_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_639_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_639_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_640_0 ;
  wire \out_Final_OBUF[23]_inst_i_640_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_640_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_640_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_640_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_640_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_640_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_640_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_641_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_745_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_752_n_0 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_637_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h88E8E888)) 
    \out_Final_OBUF[15]_inst_i_100 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[15]_inst_i_104 ),
        .I2(Q),
        .I3(\out_Final_OBUF[15]_inst_i_104_0 ),
        .I4(\out_Final_OBUF[15]_inst_i_104_1 ),
        .O(\data_reg[6] ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[23]_inst_i_175 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[23]_inst_i_179 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_179_0 ),
        .I3(\out_Final_OBUF[23]_inst_i_179_1 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_179_2 ),
        .O(\out_Final_OBUF[23]_inst_i_406 [1]));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[23]_inst_i_176 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[23]_inst_i_179 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_180 ),
        .I3(\out_Final_OBUF[23]_inst_i_179_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_180_0 ),
        .O(\out_Final_OBUF[23]_inst_i_406 [0]));
  CARRY4 \out_Final_OBUF[23]_inst_i_182 
       (.CI(\out_Final_OBUF[23]_inst_i_184_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_184 
       (.CI(\out_Final_OBUF[23]_inst_i_405_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_184_n_0 ,\out_Final_OBUF[23]_inst_i_184_n_1 ,\out_Final_OBUF[23]_inst_i_184_n_2 ,\out_Final_OBUF[23]_inst_i_184_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_417_n_0 ,\out_Final_OBUF[23]_inst_i_418_n_0 ,\out_Final_OBUF[23]_inst_i_419_n_0 ,\out_Final_OBUF[23]_inst_i_420_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_421_n_0 ,\out_Final_OBUF[23]_inst_i_422_n_0 ,\out_Final_OBUF[23]_inst_i_423_n_0 ,\out_Final_OBUF[23]_inst_i_424_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_405 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_405_n_0 ,\out_Final_OBUF[23]_inst_i_405_n_1 ,\out_Final_OBUF[23]_inst_i_405_n_2 ,\out_Final_OBUF[23]_inst_i_405_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_624_n_0 ,\out_Final_OBUF[23]_inst_i_625_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[23]_inst_i_628_n_0 ,\out_Final_OBUF[23]_inst_i_629_n_0 ,\out_Final_OBUF[23]_inst_i_630_n_0 ,\out_Final_OBUF[23]_inst_i_631_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_417 
       (.I0(\out_Final_OBUF[23]_inst_i_184_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_637_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_637_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_184_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_417_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_418 
       (.I0(\out_Final_OBUF[23]_inst_i_637_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_184_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_184_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_638_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_639_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_418_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_419 
       (.I0(\out_Final_OBUF[23]_inst_i_184_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_638_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_639_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_184_0 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_640_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_639_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_419_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_420 
       (.I0(\out_Final_OBUF[23]_inst_i_184_1 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_639_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_640_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_640_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_639_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_420_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_421 
       (.I0(\out_Final_OBUF[23]_inst_i_637_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_184_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_184_0 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_637_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_421_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_422 
       (.I0(\out_Final_OBUF[23]_inst_i_418_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_184_0 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_637_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_637_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_184_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_422_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_423 
       (.I0(\out_Final_OBUF[23]_inst_i_419_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_184_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_637_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_639_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_638_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_184_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_423_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_424 
       (.I0(\out_Final_OBUF[23]_inst_i_420_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_641_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_184_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_639_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_640_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_424_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_624 
       (.I0(\out_Final_OBUF[23]_inst_i_184_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_639_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_640_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_640_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_639_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_624_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_625 
       (.I0(\out_Final_OBUF[23]_inst_i_639_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_640_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_630_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_625_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_628 
       (.I0(\out_Final_OBUF[23]_inst_i_624_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_639_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_640_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_184_1 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_639_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_640_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_628_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_629 
       (.I0(\out_Final_OBUF[23]_inst_i_625_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_639_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_640_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_184_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_639_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_640_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_629_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_630 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_640_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_639_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_630_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_630_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_631 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_630_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_745_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_631_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_637 
       (.CI(\out_Final_OBUF[23]_inst_i_639_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_637_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_637_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_637_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_423_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_638 
       (.CI(\out_Final_OBUF[23]_inst_i_640_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_638_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_639 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_639_n_0 ,\out_Final_OBUF[23]_inst_i_639_n_1 ,\out_Final_OBUF[23]_inst_i_639_n_2 ,\out_Final_OBUF[23]_inst_i_639_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_630_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_639_n_4 ,\out_Final_OBUF[23]_inst_i_639_n_5 ,\out_Final_OBUF[23]_inst_i_639_n_6 ,\out_Final_OBUF[23]_inst_i_639_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_423_0 [1:0],\out_Final_OBUF[23]_inst_i_630_0 [2],\out_Final_OBUF[23]_inst_i_630_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_640 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_640_n_0 ,\out_Final_OBUF[23]_inst_i_640_n_1 ,\out_Final_OBUF[23]_inst_i_640_n_2 ,\out_Final_OBUF[23]_inst_i_640_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_626 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_640_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_640_n_4 ,\out_Final_OBUF[23]_inst_i_640_n_5 ,\out_Final_OBUF[23]_inst_i_640_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_626 [2],S[1],\out_Final_OBUF[23]_inst_i_752_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_641 
       (.I0(\out_Final_OBUF[23]_inst_i_184_0 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_639_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_638_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_641_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_745 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_640_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_631_0 ),
        .O(\out_Final_OBUF[23]_inst_i_745_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_752 
       (.I0(\out_Final_OBUF[23]_inst_i_626 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_640_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_752_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_3
   (O,
    S,
    result,
    \out_Final_OBUF[23]_inst_i_192_0 ,
    data,
    \out_Final_OBUF[19]_inst_i_196_0 ,
    \out_Final_OBUF[23]_inst_i_192_1 ,
    \out_Final_OBUF[23]_inst_i_33 ,
    \out_Final_OBUF[23]_inst_i_33_0 ,
    \out_Final_OBUF[19]_inst_i_192 ,
    \out_Final_OBUF[23]_inst_i_647_0 ,
    \out_Final_OBUF[19]_inst_i_192_0 ,
    \out_Final_OBUF[23]_inst_i_447_0 ,
    \out_Final_OBUF[19]_inst_i_196_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_192_2 ,
    \out_Final_OBUF[19]_inst_i_197_0 );
  output [0:0]O;
  output [1:0]S;
  output [7:0]result;
  output [1:0]\out_Final_OBUF[23]_inst_i_192_0 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[19]_inst_i_196_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_192_1 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_33 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_33_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_192 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_647_0 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_192_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_447_0 ;
  input [0:0]\out_Final_OBUF[19]_inst_i_196_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_192_2 ;
  input [0:0]\out_Final_OBUF[19]_inst_i_197_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire \out_Final_OBUF[19]_inst_i_190_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_191_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_192 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_192_0 ;
  wire \out_Final_OBUF[19]_inst_i_194_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_195_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_196_0 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_196_1 ;
  wire \out_Final_OBUF[19]_inst_i_196_n_0 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_197_0 ;
  wire \out_Final_OBUF[19]_inst_i_197_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_225_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_99_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_99_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_99_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_99_n_3 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_192_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_192_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_192_2 ;
  wire \out_Final_OBUF[23]_inst_i_192_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_192_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_192_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_192_n_3 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_33 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_33_0 ;
  wire \out_Final_OBUF[23]_inst_i_441_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_442_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_443_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_444_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_445_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_446_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_447_0 ;
  wire \out_Final_OBUF[23]_inst_i_447_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_448_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_644_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_644_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_645_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_646_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_646_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_646_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_646_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_646_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_646_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_646_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_646_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_647_0 ;
  wire \out_Final_OBUF[23]_inst_i_647_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_647_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_647_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_647_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_647_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_647_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_647_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_648_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_756_n_0 ;
  wire [7:0]result;
  wire [14:14]\sum[4]_44 ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_644_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[19]_inst_i_190 
       (.I0(\out_Final_OBUF[23]_inst_i_192_2 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_646_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_647_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_647_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_646_n_7 ),
        .O(\out_Final_OBUF[19]_inst_i_190_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[19]_inst_i_191 
       (.I0(\out_Final_OBUF[23]_inst_i_646_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_647_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[19]_inst_i_196_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_191_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[19]_inst_i_194 
       (.I0(\out_Final_OBUF[19]_inst_i_190_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_646_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_647_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_192_2 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_646_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_647_n_5 ),
        .O(\out_Final_OBUF[19]_inst_i_194_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[19]_inst_i_195 
       (.I0(\out_Final_OBUF[19]_inst_i_191_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_646_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_647_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_192_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_646_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_647_n_6 ),
        .O(\out_Final_OBUF[19]_inst_i_195_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[19]_inst_i_196 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_647_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_646_n_7 ),
        .I3(\out_Final_OBUF[19]_inst_i_196_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[19]_inst_i_196_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[19]_inst_i_197 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[19]_inst_i_196_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[19]_inst_i_225_n_0 ),
        .O(\out_Final_OBUF[19]_inst_i_197_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[19]_inst_i_225 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_647_0 [0]),
        .I2(\out_Final_OBUF[19]_inst_i_197_0 ),
        .O(\out_Final_OBUF[19]_inst_i_225_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_99 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[19]_inst_i_99_n_0 ,\out_Final_OBUF[19]_inst_i_99_n_1 ,\out_Final_OBUF[19]_inst_i_99_n_2 ,\out_Final_OBUF[19]_inst_i_99_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[19]_inst_i_190_n_0 ,\out_Final_OBUF[19]_inst_i_191_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[19]_inst_i_194_n_0 ,\out_Final_OBUF[19]_inst_i_195_n_0 ,\out_Final_OBUF[19]_inst_i_196_n_0 ,\out_Final_OBUF[19]_inst_i_197_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_190 
       (.CI(\out_Final_OBUF[23]_inst_i_192_n_0 ),
        .CO(\sum[4]_44 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_192 
       (.CI(\out_Final_OBUF[19]_inst_i_99_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_192_n_0 ,\out_Final_OBUF[23]_inst_i_192_n_1 ,\out_Final_OBUF[23]_inst_i_192_n_2 ,\out_Final_OBUF[23]_inst_i_192_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_441_n_0 ,\out_Final_OBUF[23]_inst_i_442_n_0 ,\out_Final_OBUF[23]_inst_i_443_n_0 ,\out_Final_OBUF[23]_inst_i_444_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_445_n_0 ,\out_Final_OBUF[23]_inst_i_446_n_0 ,\out_Final_OBUF[23]_inst_i_447_n_0 ,\out_Final_OBUF[23]_inst_i_448_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_441 
       (.I0(\out_Final_OBUF[23]_inst_i_192_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_644_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_644_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_192_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_441_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_442 
       (.I0(\out_Final_OBUF[23]_inst_i_644_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_192_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_192_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_645_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_646_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_442_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_443 
       (.I0(\out_Final_OBUF[23]_inst_i_192_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_645_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_646_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_192_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_647_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_646_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_443_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_444 
       (.I0(\out_Final_OBUF[23]_inst_i_192_2 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_646_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_647_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_647_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_646_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_444_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_445 
       (.I0(\out_Final_OBUF[23]_inst_i_644_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_192_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_192_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_644_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_445_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_446 
       (.I0(\out_Final_OBUF[23]_inst_i_442_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_192_1 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_644_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_644_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_192_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_446_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_447 
       (.I0(\out_Final_OBUF[23]_inst_i_443_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_192_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_644_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_646_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_645_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_192_1 [0]),
        .O(\out_Final_OBUF[23]_inst_i_447_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_448 
       (.I0(\out_Final_OBUF[23]_inst_i_444_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_648_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_192_2 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_646_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_647_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_448_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_644 
       (.CI(\out_Final_OBUF[23]_inst_i_646_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_644_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_644_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_644_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_447_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_645 
       (.CI(\out_Final_OBUF[23]_inst_i_647_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_645_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_646 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_646_n_0 ,\out_Final_OBUF[23]_inst_i_646_n_1 ,\out_Final_OBUF[23]_inst_i_646_n_2 ,\out_Final_OBUF[23]_inst_i_646_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[19]_inst_i_196_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_646_n_4 ,\out_Final_OBUF[23]_inst_i_646_n_5 ,\out_Final_OBUF[23]_inst_i_646_n_6 ,\out_Final_OBUF[23]_inst_i_646_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_447_0 [1:0],\out_Final_OBUF[19]_inst_i_196_0 [2],\out_Final_OBUF[19]_inst_i_196_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_647 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_647_n_0 ,\out_Final_OBUF[23]_inst_i_647_n_1 ,\out_Final_OBUF[23]_inst_i_647_n_2 ,\out_Final_OBUF[23]_inst_i_647_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[19]_inst_i_192 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_647_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_647_n_4 ,\out_Final_OBUF[23]_inst_i_647_n_5 ,\out_Final_OBUF[23]_inst_i_647_n_6 ,O}),
        .S({\out_Final_OBUF[19]_inst_i_192 [2],\out_Final_OBUF[19]_inst_i_192_0 [1],\out_Final_OBUF[23]_inst_i_756_n_0 ,\out_Final_OBUF[19]_inst_i_192_0 [0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_648 
       (.I0(\out_Final_OBUF[23]_inst_i_192_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_646_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_645_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_648_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_756 
       (.I0(\out_Final_OBUF[19]_inst_i_192 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_647_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_756_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_91 
       (.I0(\sum[4]_44 ),
        .I1(\out_Final_OBUF[23]_inst_i_33_0 [1]),
        .I2(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_192_0 [1]));
  LUT5 #(
    .INIT(32'h00E8E800)) 
    \out_Final_OBUF[23]_inst_i_92 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_33 ),
        .I2(\out_Final_OBUF[23]_inst_i_33_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_33_0 [1]),
        .I4(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_192_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_93 
       (.I0(\sum[4]_44 ),
        .I1(\out_Final_OBUF[23]_inst_i_33_0 [1]),
        .I2(result[7]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h00FF17E817E8FF00)) 
    \out_Final_OBUF[23]_inst_i_94 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_33 ),
        .I2(\out_Final_OBUF[23]_inst_i_33_0 [0]),
        .I3(\sum[4]_44 ),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_33_0 [1]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_30
   (O,
    S,
    result,
    \out_Final_OBUF[23]_inst_i_170_0 ,
    data,
    \out_Final_OBUF[19]_inst_i_172_0 ,
    \out_Final_OBUF[23]_inst_i_170_1 ,
    \out_Final_OBUF[23]_inst_i_30 ,
    \out_Final_OBUF[23]_inst_i_30_0 ,
    \out_Final_OBUF[19]_inst_i_168 ,
    \out_Final_OBUF[23]_inst_i_611_0 ,
    \out_Final_OBUF[19]_inst_i_168_0 ,
    \out_Final_OBUF[23]_inst_i_392_0 ,
    \out_Final_OBUF[19]_inst_i_172_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_170_2 ,
    \out_Final_OBUF[19]_inst_i_173_0 );
  output [0:0]O;
  output [1:0]S;
  output [7:0]result;
  output [1:0]\out_Final_OBUF[23]_inst_i_170_0 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[19]_inst_i_172_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_170_1 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_30 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_30_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_168 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_611_0 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_168_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_392_0 ;
  input [0:0]\out_Final_OBUF[19]_inst_i_172_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_170_2 ;
  input [0:0]\out_Final_OBUF[19]_inst_i_173_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire \out_Final_OBUF[19]_inst_i_166_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_167_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_168 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_168_0 ;
  wire \out_Final_OBUF[19]_inst_i_170_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_171_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_172_0 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_172_1 ;
  wire \out_Final_OBUF[19]_inst_i_172_n_0 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_173_0 ;
  wire \out_Final_OBUF[19]_inst_i_173_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_218_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_91_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_91_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_91_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_91_n_3 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_170_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_170_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_170_2 ;
  wire \out_Final_OBUF[23]_inst_i_170_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_170_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_170_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_170_n_3 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_30 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_30_0 ;
  wire \out_Final_OBUF[23]_inst_i_386_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_387_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_388_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_389_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_390_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_391_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_392_0 ;
  wire \out_Final_OBUF[23]_inst_i_392_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_393_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_608_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_608_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_609_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_610_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_610_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_610_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_610_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_610_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_610_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_610_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_610_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_611_0 ;
  wire \out_Final_OBUF[23]_inst_i_611_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_611_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_611_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_611_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_611_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_611_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_611_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_612_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_742_n_0 ;
  wire [7:0]result;
  wire [14:14]\sum[28]_263 ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_608_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[19]_inst_i_166 
       (.I0(\out_Final_OBUF[23]_inst_i_170_2 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_610_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_611_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_611_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_610_n_7 ),
        .O(\out_Final_OBUF[19]_inst_i_166_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[19]_inst_i_167 
       (.I0(\out_Final_OBUF[23]_inst_i_610_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_611_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[19]_inst_i_172_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_167_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[19]_inst_i_170 
       (.I0(\out_Final_OBUF[19]_inst_i_166_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_610_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_611_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_170_2 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_610_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_611_n_5 ),
        .O(\out_Final_OBUF[19]_inst_i_170_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[19]_inst_i_171 
       (.I0(\out_Final_OBUF[19]_inst_i_167_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_610_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_611_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_170_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_610_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_611_n_6 ),
        .O(\out_Final_OBUF[19]_inst_i_171_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[19]_inst_i_172 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_611_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_610_n_7 ),
        .I3(\out_Final_OBUF[19]_inst_i_172_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[19]_inst_i_172_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[19]_inst_i_173 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[19]_inst_i_172_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[19]_inst_i_218_n_0 ),
        .O(\out_Final_OBUF[19]_inst_i_173_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[19]_inst_i_218 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_611_0 [0]),
        .I2(\out_Final_OBUF[19]_inst_i_173_0 ),
        .O(\out_Final_OBUF[19]_inst_i_218_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_91 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[19]_inst_i_91_n_0 ,\out_Final_OBUF[19]_inst_i_91_n_1 ,\out_Final_OBUF[19]_inst_i_91_n_2 ,\out_Final_OBUF[19]_inst_i_91_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[19]_inst_i_166_n_0 ,\out_Final_OBUF[19]_inst_i_167_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[19]_inst_i_170_n_0 ,\out_Final_OBUF[19]_inst_i_171_n_0 ,\out_Final_OBUF[19]_inst_i_172_n_0 ,\out_Final_OBUF[19]_inst_i_173_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_168 
       (.CI(\out_Final_OBUF[23]_inst_i_170_n_0 ),
        .CO(\sum[28]_263 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_170 
       (.CI(\out_Final_OBUF[19]_inst_i_91_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_170_n_0 ,\out_Final_OBUF[23]_inst_i_170_n_1 ,\out_Final_OBUF[23]_inst_i_170_n_2 ,\out_Final_OBUF[23]_inst_i_170_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_386_n_0 ,\out_Final_OBUF[23]_inst_i_387_n_0 ,\out_Final_OBUF[23]_inst_i_388_n_0 ,\out_Final_OBUF[23]_inst_i_389_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_390_n_0 ,\out_Final_OBUF[23]_inst_i_391_n_0 ,\out_Final_OBUF[23]_inst_i_392_n_0 ,\out_Final_OBUF[23]_inst_i_393_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_386 
       (.I0(\out_Final_OBUF[23]_inst_i_170_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_608_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_608_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_170_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_386_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_387 
       (.I0(\out_Final_OBUF[23]_inst_i_608_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_170_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_170_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_609_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_610_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_387_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_388 
       (.I0(\out_Final_OBUF[23]_inst_i_170_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_609_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_610_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_170_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_611_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_610_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_388_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_389 
       (.I0(\out_Final_OBUF[23]_inst_i_170_2 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_610_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_611_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_611_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_610_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_389_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_390 
       (.I0(\out_Final_OBUF[23]_inst_i_608_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_170_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_170_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_608_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_390_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_391 
       (.I0(\out_Final_OBUF[23]_inst_i_387_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_170_1 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_608_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_608_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_170_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_391_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_392 
       (.I0(\out_Final_OBUF[23]_inst_i_388_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_170_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_608_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_610_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_609_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_170_1 [0]),
        .O(\out_Final_OBUF[23]_inst_i_392_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_393 
       (.I0(\out_Final_OBUF[23]_inst_i_389_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_612_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_170_2 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_610_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_611_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_393_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_608 
       (.CI(\out_Final_OBUF[23]_inst_i_610_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_608_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_608_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_608_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_392_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_609 
       (.CI(\out_Final_OBUF[23]_inst_i_611_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_609_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_610 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_610_n_0 ,\out_Final_OBUF[23]_inst_i_610_n_1 ,\out_Final_OBUF[23]_inst_i_610_n_2 ,\out_Final_OBUF[23]_inst_i_610_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[19]_inst_i_172_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_610_n_4 ,\out_Final_OBUF[23]_inst_i_610_n_5 ,\out_Final_OBUF[23]_inst_i_610_n_6 ,\out_Final_OBUF[23]_inst_i_610_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_392_0 [1:0],\out_Final_OBUF[19]_inst_i_172_0 [2],\out_Final_OBUF[19]_inst_i_172_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_611 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_611_n_0 ,\out_Final_OBUF[23]_inst_i_611_n_1 ,\out_Final_OBUF[23]_inst_i_611_n_2 ,\out_Final_OBUF[23]_inst_i_611_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[19]_inst_i_168 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_611_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_611_n_4 ,\out_Final_OBUF[23]_inst_i_611_n_5 ,\out_Final_OBUF[23]_inst_i_611_n_6 ,O}),
        .S({\out_Final_OBUF[19]_inst_i_168 [2],\out_Final_OBUF[19]_inst_i_168_0 [1],\out_Final_OBUF[23]_inst_i_742_n_0 ,\out_Final_OBUF[19]_inst_i_168_0 [0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_612 
       (.I0(\out_Final_OBUF[23]_inst_i_170_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_610_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_609_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_612_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_742 
       (.I0(\out_Final_OBUF[19]_inst_i_168 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_611_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_742_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_78 
       (.I0(\sum[28]_263 ),
        .I1(\out_Final_OBUF[23]_inst_i_30_0 [1]),
        .I2(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_170_0 [1]));
  LUT5 #(
    .INIT(32'h00E8E800)) 
    \out_Final_OBUF[23]_inst_i_79 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_30 ),
        .I2(\out_Final_OBUF[23]_inst_i_30_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_30_0 [1]),
        .I4(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_170_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_80 
       (.I0(\sum[28]_263 ),
        .I1(\out_Final_OBUF[23]_inst_i_30_0 [1]),
        .I2(result[7]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h00FF17E817E8FF00)) 
    \out_Final_OBUF[23]_inst_i_81 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_30 ),
        .I2(\out_Final_OBUF[23]_inst_i_30_0 [0]),
        .I3(\sum[28]_263 ),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_30_0 [1]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_31
   (O,
    \out_Final_OBUF[19]_inst_i_91 ,
    \out_Final_OBUF[7]_inst_i_71 ,
    \out_Final_OBUF[23]_inst_i_172_0 ,
    \out_Final_OBUF[19]_inst_i_86 ,
    \out_Final_OBUF[23]_inst_i_170 ,
    \out_Final_OBUF[19]_inst_i_86_0 ,
    \out_Final_OBUF[19]_inst_i_86_1 ,
    \out_Final_OBUF[19]_inst_i_86_2 ,
    \out_Final_OBUF[23]_inst_i_171 ,
    data,
    \out_Final_OBUF[7]_inst_i_163_0 ,
    \out_Final_OBUF[23]_inst_i_172_1 ,
    result,
    \out_Final_OBUF[19]_inst_i_59 ,
    \out_Final_OBUF[19]_inst_i_59_0 ,
    \out_Final_OBUF[7]_inst_i_159 ,
    \out_Final_OBUF[7]_inst_i_215_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_400_0 ,
    \out_Final_OBUF[7]_inst_i_163_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_172_2 ,
    \out_Final_OBUF[7]_inst_i_164_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[19]_inst_i_91 ;
  output \out_Final_OBUF[7]_inst_i_71 ;
  output [8:0]\out_Final_OBUF[23]_inst_i_172_0 ;
  output \out_Final_OBUF[19]_inst_i_86 ;
  output [2:0]\out_Final_OBUF[23]_inst_i_170 ;
  output \out_Final_OBUF[19]_inst_i_86_0 ;
  output \out_Final_OBUF[19]_inst_i_86_1 ;
  output \out_Final_OBUF[19]_inst_i_86_2 ;
  output \out_Final_OBUF[23]_inst_i_171 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[7]_inst_i_163_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_172_1 ;
  input [4:0]result;
  input [6:0]\out_Final_OBUF[19]_inst_i_59 ;
  input [6:0]\out_Final_OBUF[19]_inst_i_59_0 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_159 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_215_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_400_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_163_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_172_2 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_164_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [6:0]\out_Final_OBUF[19]_inst_i_59 ;
  wire [6:0]\out_Final_OBUF[19]_inst_i_59_0 ;
  wire \out_Final_OBUF[19]_inst_i_86 ;
  wire \out_Final_OBUF[19]_inst_i_86_0 ;
  wire \out_Final_OBUF[19]_inst_i_86_1 ;
  wire \out_Final_OBUF[19]_inst_i_86_2 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_91 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_170 ;
  wire \out_Final_OBUF[23]_inst_i_171 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_172_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_172_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_172_2 ;
  wire \out_Final_OBUF[23]_inst_i_172_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_172_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_172_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_172_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_394_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_395_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_396_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_397_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_398_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_399_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_400_0 ;
  wire \out_Final_OBUF[23]_inst_i_400_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_401_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_613_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_613_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_614_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_615_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_157_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_158_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_159 ;
  wire \out_Final_OBUF[7]_inst_i_161_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_162_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_163_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_163_1 ;
  wire \out_Final_OBUF[7]_inst_i_163_n_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_164_0 ;
  wire \out_Final_OBUF[7]_inst_i_164_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_214_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_214_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_214_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_214_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_214_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_214_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_214_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_214_n_7 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_215_0 ;
  wire \out_Final_OBUF[7]_inst_i_215_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_215_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_215_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_215_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_215_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_215_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_215_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_216_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_260_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_71 ;
  wire \out_Final_OBUF[7]_inst_i_77_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_77_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_77_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_77_n_3 ;
  wire [4:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_613_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[15]_inst_i_56 
       (.I0(result[1]),
        .I1(\out_Final_OBUF[19]_inst_i_86 ),
        .I2(\out_Final_OBUF[23]_inst_i_172_0 [2]),
        .I3(\out_Final_OBUF[19]_inst_i_59 [1]),
        .I4(\out_Final_OBUF[19]_inst_i_59_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_91 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[15]_inst_i_57 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[7]_inst_i_71 ),
        .I2(\out_Final_OBUF[23]_inst_i_172_0 [1]),
        .I3(\out_Final_OBUF[19]_inst_i_59 [0]),
        .I4(\out_Final_OBUF[19]_inst_i_59_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_91 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[15]_inst_i_96 
       (.I0(\out_Final_OBUF[23]_inst_i_172_0 [3]),
        .I1(\out_Final_OBUF[19]_inst_i_59_0 [2]),
        .I2(\out_Final_OBUF[19]_inst_i_59 [2]),
        .O(\out_Final_OBUF[19]_inst_i_86 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[15]_inst_i_97 
       (.I0(\out_Final_OBUF[23]_inst_i_172_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_59_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_59 [1]),
        .O(\out_Final_OBUF[7]_inst_i_71 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_55 
       (.I0(result[4]),
        .I1(\out_Final_OBUF[19]_inst_i_86_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_172_0 [5]),
        .I3(\out_Final_OBUF[19]_inst_i_59 [4]),
        .I4(\out_Final_OBUF[19]_inst_i_59_0 [4]),
        .O(\out_Final_OBUF[23]_inst_i_170 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_56 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[19]_inst_i_86_1 ),
        .I2(\out_Final_OBUF[23]_inst_i_172_0 [4]),
        .I3(\out_Final_OBUF[19]_inst_i_59 [3]),
        .I4(\out_Final_OBUF[19]_inst_i_59_0 [3]),
        .O(\out_Final_OBUF[23]_inst_i_170 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_57 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[19]_inst_i_86_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_172_0 [3]),
        .I3(\out_Final_OBUF[19]_inst_i_59 [2]),
        .I4(\out_Final_OBUF[19]_inst_i_59_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_170 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_88 
       (.I0(\out_Final_OBUF[23]_inst_i_172_0 [6]),
        .I1(\out_Final_OBUF[19]_inst_i_59_0 [5]),
        .I2(\out_Final_OBUF[19]_inst_i_59 [5]),
        .O(\out_Final_OBUF[19]_inst_i_86_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_90 
       (.I0(\out_Final_OBUF[23]_inst_i_172_0 [5]),
        .I1(\out_Final_OBUF[19]_inst_i_59_0 [4]),
        .I2(\out_Final_OBUF[19]_inst_i_59 [4]),
        .O(\out_Final_OBUF[19]_inst_i_86_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_92 
       (.I0(\out_Final_OBUF[23]_inst_i_172_0 [4]),
        .I1(\out_Final_OBUF[19]_inst_i_59_0 [3]),
        .I2(\out_Final_OBUF[19]_inst_i_59 [3]),
        .O(\out_Final_OBUF[19]_inst_i_86_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_93 
       (.I0(\out_Final_OBUF[23]_inst_i_172_0 [7]),
        .I1(\out_Final_OBUF[19]_inst_i_59_0 [6]),
        .I2(\out_Final_OBUF[19]_inst_i_59 [6]),
        .O(\out_Final_OBUF[23]_inst_i_171 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_169 
       (.CI(\out_Final_OBUF[23]_inst_i_172_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_172_0 [8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_172 
       (.CI(\out_Final_OBUF[7]_inst_i_77_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_172_n_0 ,\out_Final_OBUF[23]_inst_i_172_n_1 ,\out_Final_OBUF[23]_inst_i_172_n_2 ,\out_Final_OBUF[23]_inst_i_172_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_394_n_0 ,\out_Final_OBUF[23]_inst_i_395_n_0 ,\out_Final_OBUF[23]_inst_i_396_n_0 ,\out_Final_OBUF[23]_inst_i_397_n_0 }),
        .O(\out_Final_OBUF[23]_inst_i_172_0 [7:4]),
        .S({\out_Final_OBUF[23]_inst_i_398_n_0 ,\out_Final_OBUF[23]_inst_i_399_n_0 ,\out_Final_OBUF[23]_inst_i_400_n_0 ,\out_Final_OBUF[23]_inst_i_401_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_394 
       (.I0(\out_Final_OBUF[23]_inst_i_172_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_613_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_613_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_172_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_394_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_395 
       (.I0(\out_Final_OBUF[23]_inst_i_613_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_172_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_172_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_614_n_3 ),
        .I4(\out_Final_OBUF[7]_inst_i_214_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_395_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_396 
       (.I0(\out_Final_OBUF[23]_inst_i_172_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_614_n_3 ),
        .I2(\out_Final_OBUF[7]_inst_i_214_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_172_1 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_215_n_4 ),
        .I5(\out_Final_OBUF[7]_inst_i_214_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_396_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_397 
       (.I0(\out_Final_OBUF[23]_inst_i_172_2 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_214_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_215_n_4 ),
        .I3(\out_Final_OBUF[7]_inst_i_215_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_214_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_397_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_398 
       (.I0(\out_Final_OBUF[23]_inst_i_613_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_172_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_172_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_613_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_398_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_399 
       (.I0(\out_Final_OBUF[23]_inst_i_395_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_172_1 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_613_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_613_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_172_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_399_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_400 
       (.I0(\out_Final_OBUF[23]_inst_i_396_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_172_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_613_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_214_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_614_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_172_1 [0]),
        .O(\out_Final_OBUF[23]_inst_i_400_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_401 
       (.I0(\out_Final_OBUF[23]_inst_i_397_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_615_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_172_2 [2]),
        .I3(\out_Final_OBUF[7]_inst_i_214_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_215_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_401_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_613 
       (.CI(\out_Final_OBUF[7]_inst_i_214_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_613_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_613_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_613_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_400_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_614 
       (.CI(\out_Final_OBUF[7]_inst_i_215_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_614_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_615 
       (.I0(\out_Final_OBUF[23]_inst_i_172_1 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_214_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_614_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_615_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[7]_inst_i_157 
       (.I0(\out_Final_OBUF[23]_inst_i_172_2 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_214_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_215_n_5 ),
        .I3(\out_Final_OBUF[7]_inst_i_215_n_6 ),
        .I4(\out_Final_OBUF[7]_inst_i_214_n_7 ),
        .O(\out_Final_OBUF[7]_inst_i_157_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[7]_inst_i_158 
       (.I0(\out_Final_OBUF[7]_inst_i_214_n_7 ),
        .I1(\out_Final_OBUF[7]_inst_i_215_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_163_0 [0]),
        .O(\out_Final_OBUF[7]_inst_i_158_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_161 
       (.I0(\out_Final_OBUF[7]_inst_i_157_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_214_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_215_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_172_2 [1]),
        .I4(\out_Final_OBUF[7]_inst_i_214_n_6 ),
        .I5(\out_Final_OBUF[7]_inst_i_215_n_5 ),
        .O(\out_Final_OBUF[7]_inst_i_161_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_162 
       (.I0(\out_Final_OBUF[7]_inst_i_158_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_214_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_215_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_172_2 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_214_n_7 ),
        .I5(\out_Final_OBUF[7]_inst_i_215_n_6 ),
        .O(\out_Final_OBUF[7]_inst_i_162_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_163 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[7]_inst_i_215_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_214_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_163_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[7]_inst_i_163_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[7]_inst_i_164 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[7]_inst_i_163_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_216_n_0 ),
        .O(\out_Final_OBUF[7]_inst_i_164_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_214 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_214_n_0 ,\out_Final_OBUF[7]_inst_i_214_n_1 ,\out_Final_OBUF[7]_inst_i_214_n_2 ,\out_Final_OBUF[7]_inst_i_214_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[7]_inst_i_163_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_214_n_4 ,\out_Final_OBUF[7]_inst_i_214_n_5 ,\out_Final_OBUF[7]_inst_i_214_n_6 ,\out_Final_OBUF[7]_inst_i_214_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_400_0 [1:0],\out_Final_OBUF[7]_inst_i_163_0 [2],\out_Final_OBUF[7]_inst_i_163_1 }));
  CARRY4 \out_Final_OBUF[7]_inst_i_215 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_215_n_0 ,\out_Final_OBUF[7]_inst_i_215_n_1 ,\out_Final_OBUF[7]_inst_i_215_n_2 ,\out_Final_OBUF[7]_inst_i_215_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[7]_inst_i_159 [1],\<const0> ,\out_Final_OBUF[7]_inst_i_215_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_215_n_4 ,\out_Final_OBUF[7]_inst_i_215_n_5 ,\out_Final_OBUF[7]_inst_i_215_n_6 ,O}),
        .S({\out_Final_OBUF[7]_inst_i_159 [2],S[1],\out_Final_OBUF[7]_inst_i_260_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[7]_inst_i_216 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[7]_inst_i_215_0 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_164_0 ),
        .O(\out_Final_OBUF[7]_inst_i_216_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[7]_inst_i_260 
       (.I0(\out_Final_OBUF[7]_inst_i_159 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_215_0 [2]),
        .O(\out_Final_OBUF[7]_inst_i_260_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_77 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_77_n_0 ,\out_Final_OBUF[7]_inst_i_77_n_1 ,\out_Final_OBUF[7]_inst_i_77_n_2 ,\out_Final_OBUF[7]_inst_i_77_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[7]_inst_i_157_n_0 ,\out_Final_OBUF[7]_inst_i_158_n_0 ,DI}),
        .O(\out_Final_OBUF[23]_inst_i_172_0 [3:0]),
        .S({\out_Final_OBUF[7]_inst_i_161_n_0 ,\out_Final_OBUF[7]_inst_i_162_n_0 ,\out_Final_OBUF[7]_inst_i_163_n_0 ,\out_Final_OBUF[7]_inst_i_164_n_0 }));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_32
   (O,
    \out_Final_OBUF[23]_inst_i_170 ,
    result,
    data,
    \out_Final_OBUF[7]_inst_i_154_0 ,
    \out_Final_OBUF[19]_inst_i_86_0 ,
    \out_Final_OBUF[19]_inst_i_58 ,
    \out_Final_OBUF[19]_inst_i_58_0 ,
    \out_Final_OBUF[7]_inst_i_150 ,
    \out_Final_OBUF[7]_inst_i_212_0 ,
    S,
    \out_Final_OBUF[19]_inst_i_156_0 ,
    \out_Final_OBUF[7]_inst_i_154_1 ,
    DI,
    \out_Final_OBUF[19]_inst_i_86_1 ,
    \out_Final_OBUF[7]_inst_i_155_0 );
  output [0:0]O;
  output [0:0]\out_Final_OBUF[23]_inst_i_170 ;
  output [8:0]result;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[7]_inst_i_154_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_86_0 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_58 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_58_0 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_150 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_212_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[19]_inst_i_156_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_154_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[19]_inst_i_86_1 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_155_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire \out_Final_OBUF[19]_inst_i_150_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_151_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_152_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_153_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_154_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_155_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_156_0 ;
  wire \out_Final_OBUF[19]_inst_i_156_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_157_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_212_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_212_n_7 ;
  wire \out_Final_OBUF[19]_inst_i_213_n_3 ;
  wire \out_Final_OBUF[19]_inst_i_214_n_0 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_58 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_58_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_86_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_86_1 ;
  wire \out_Final_OBUF[19]_inst_i_86_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_86_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_86_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_86_n_3 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_170 ;
  wire \out_Final_OBUF[7]_inst_i_148_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_149_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_150 ;
  wire \out_Final_OBUF[7]_inst_i_152_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_153_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_154_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_154_1 ;
  wire \out_Final_OBUF[7]_inst_i_154_n_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_155_0 ;
  wire \out_Final_OBUF[7]_inst_i_155_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_211_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_211_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_211_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_211_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_211_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_211_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_211_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_211_n_7 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_212_0 ;
  wire \out_Final_OBUF[7]_inst_i_212_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_212_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_212_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_212_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_212_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_212_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_212_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_213_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_256_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_71_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_71_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_71_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_71_n_3 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[19]_inst_i_212_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[19]_inst_i_150 
       (.I0(\out_Final_OBUF[19]_inst_i_86_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_212_n_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_212_n_7 ),
        .I3(\out_Final_OBUF[19]_inst_i_86_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_150_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[19]_inst_i_151 
       (.I0(\out_Final_OBUF[19]_inst_i_212_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_86_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_86_0 [0]),
        .I3(\out_Final_OBUF[19]_inst_i_213_n_3 ),
        .I4(\out_Final_OBUF[7]_inst_i_211_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_151_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[19]_inst_i_152 
       (.I0(\out_Final_OBUF[19]_inst_i_86_1 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_213_n_3 ),
        .I2(\out_Final_OBUF[7]_inst_i_211_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_86_0 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_212_n_4 ),
        .I5(\out_Final_OBUF[7]_inst_i_211_n_5 ),
        .O(\out_Final_OBUF[19]_inst_i_152_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[19]_inst_i_153 
       (.I0(\out_Final_OBUF[19]_inst_i_86_1 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_211_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_212_n_4 ),
        .I3(\out_Final_OBUF[7]_inst_i_212_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_211_n_6 ),
        .O(\out_Final_OBUF[19]_inst_i_153_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[19]_inst_i_154 
       (.I0(\out_Final_OBUF[19]_inst_i_212_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_86_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_86_0 [2]),
        .I3(\out_Final_OBUF[19]_inst_i_212_n_2 ),
        .O(\out_Final_OBUF[19]_inst_i_154_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_155 
       (.I0(\out_Final_OBUF[19]_inst_i_151_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_86_0 [2]),
        .I2(\out_Final_OBUF[19]_inst_i_212_n_2 ),
        .I3(\out_Final_OBUF[19]_inst_i_212_n_7 ),
        .I4(\out_Final_OBUF[19]_inst_i_86_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_155_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_156 
       (.I0(\out_Final_OBUF[19]_inst_i_152_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_86_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_212_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_211_n_4 ),
        .I4(\out_Final_OBUF[19]_inst_i_213_n_3 ),
        .I5(\out_Final_OBUF[19]_inst_i_86_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_156_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_157 
       (.I0(\out_Final_OBUF[19]_inst_i_153_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_214_n_0 ),
        .I2(\out_Final_OBUF[19]_inst_i_86_1 [2]),
        .I3(\out_Final_OBUF[7]_inst_i_211_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_212_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_157_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_212 
       (.CI(\out_Final_OBUF[7]_inst_i_211_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_212_n_2 ,\NLW_out_Final_OBUF[19]_inst_i_212_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[19]_inst_i_212_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[19]_inst_i_156_0 [2]}));
  CARRY4 \out_Final_OBUF[19]_inst_i_213 
       (.CI(\out_Final_OBUF[7]_inst_i_212_n_0 ),
        .CO(\out_Final_OBUF[19]_inst_i_213_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_214 
       (.I0(\out_Final_OBUF[19]_inst_i_86_0 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_211_n_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_213_n_3 ),
        .O(\out_Final_OBUF[19]_inst_i_214_n_0 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \out_Final_OBUF[19]_inst_i_54 
       (.I0(result[8]),
        .I1(\out_Final_OBUF[19]_inst_i_58 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_58_0 [1]),
        .I3(\out_Final_OBUF[19]_inst_i_58_0 [0]),
        .I4(result[7]),
        .I5(\out_Final_OBUF[19]_inst_i_58 [0]),
        .O(\out_Final_OBUF[23]_inst_i_170 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_86 
       (.CI(\out_Final_OBUF[7]_inst_i_71_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_86_n_0 ,\out_Final_OBUF[19]_inst_i_86_n_1 ,\out_Final_OBUF[19]_inst_i_86_n_2 ,\out_Final_OBUF[19]_inst_i_86_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[19]_inst_i_150_n_0 ,\out_Final_OBUF[19]_inst_i_151_n_0 ,\out_Final_OBUF[19]_inst_i_152_n_0 ,\out_Final_OBUF[19]_inst_i_153_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[19]_inst_i_154_n_0 ,\out_Final_OBUF[19]_inst_i_155_n_0 ,\out_Final_OBUF[19]_inst_i_156_n_0 ,\out_Final_OBUF[19]_inst_i_157_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_171 
       (.CI(\out_Final_OBUF[19]_inst_i_86_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[7]_inst_i_148 
       (.I0(\out_Final_OBUF[19]_inst_i_86_1 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_211_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_212_n_5 ),
        .I3(\out_Final_OBUF[7]_inst_i_212_n_6 ),
        .I4(\out_Final_OBUF[7]_inst_i_211_n_7 ),
        .O(\out_Final_OBUF[7]_inst_i_148_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[7]_inst_i_149 
       (.I0(\out_Final_OBUF[7]_inst_i_211_n_7 ),
        .I1(\out_Final_OBUF[7]_inst_i_212_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_154_0 [0]),
        .O(\out_Final_OBUF[7]_inst_i_149_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_152 
       (.I0(\out_Final_OBUF[7]_inst_i_148_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_211_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_212_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_86_1 [1]),
        .I4(\out_Final_OBUF[7]_inst_i_211_n_6 ),
        .I5(\out_Final_OBUF[7]_inst_i_212_n_5 ),
        .O(\out_Final_OBUF[7]_inst_i_152_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_153 
       (.I0(\out_Final_OBUF[7]_inst_i_149_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_211_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_212_n_5 ),
        .I3(\out_Final_OBUF[19]_inst_i_86_1 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_211_n_7 ),
        .I5(\out_Final_OBUF[7]_inst_i_212_n_6 ),
        .O(\out_Final_OBUF[7]_inst_i_153_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_154 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[7]_inst_i_212_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_211_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_154_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[7]_inst_i_154_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[7]_inst_i_155 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[7]_inst_i_154_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_213_n_0 ),
        .O(\out_Final_OBUF[7]_inst_i_155_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_211 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_211_n_0 ,\out_Final_OBUF[7]_inst_i_211_n_1 ,\out_Final_OBUF[7]_inst_i_211_n_2 ,\out_Final_OBUF[7]_inst_i_211_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[7]_inst_i_154_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_211_n_4 ,\out_Final_OBUF[7]_inst_i_211_n_5 ,\out_Final_OBUF[7]_inst_i_211_n_6 ,\out_Final_OBUF[7]_inst_i_211_n_7 }),
        .S({\out_Final_OBUF[19]_inst_i_156_0 [1:0],\out_Final_OBUF[7]_inst_i_154_0 [2],\out_Final_OBUF[7]_inst_i_154_1 }));
  CARRY4 \out_Final_OBUF[7]_inst_i_212 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_212_n_0 ,\out_Final_OBUF[7]_inst_i_212_n_1 ,\out_Final_OBUF[7]_inst_i_212_n_2 ,\out_Final_OBUF[7]_inst_i_212_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[7]_inst_i_150 [1],\<const0> ,\out_Final_OBUF[7]_inst_i_212_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_212_n_4 ,\out_Final_OBUF[7]_inst_i_212_n_5 ,\out_Final_OBUF[7]_inst_i_212_n_6 ,O}),
        .S({\out_Final_OBUF[7]_inst_i_150 [2],S[1],\out_Final_OBUF[7]_inst_i_256_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[7]_inst_i_213 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[7]_inst_i_212_0 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_155_0 ),
        .O(\out_Final_OBUF[7]_inst_i_213_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[7]_inst_i_256 
       (.I0(\out_Final_OBUF[7]_inst_i_150 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_212_0 [2]),
        .O(\out_Final_OBUF[7]_inst_i_256_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_71 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_71_n_0 ,\out_Final_OBUF[7]_inst_i_71_n_1 ,\out_Final_OBUF[7]_inst_i_71_n_2 ,\out_Final_OBUF[7]_inst_i_71_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[7]_inst_i_148_n_0 ,\out_Final_OBUF[7]_inst_i_149_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[7]_inst_i_152_n_0 ,\out_Final_OBUF[7]_inst_i_153_n_0 ,\out_Final_OBUF[7]_inst_i_154_n_0 ,\out_Final_OBUF[7]_inst_i_155_n_0 }));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_33
   (O,
    \out_Final_OBUF[15]_inst_i_98 ,
    result,
    DI,
    data,
    \out_Final_OBUF[7]_inst_i_146_0 ,
    \out_Final_OBUF[19]_inst_i_89_0 ,
    \out_Final_OBUF[15]_inst_i_62 ,
    \out_Final_OBUF[15]_inst_i_62_0 ,
    \out_Final_OBUF[15]_inst_i_62_1 ,
    \out_Final_OBUF[15]_inst_i_62_2 ,
    \out_Final_OBUF[15]_inst_i_63 ,
    \out_Final_OBUF[15]_inst_i_63_0 ,
    \out_Final_OBUF[7]_inst_i_39 ,
    Q,
    \out_Final_OBUF[7]_inst_i_39_0 ,
    \out_Final_OBUF[7]_inst_i_39_1 ,
    \out_Final_OBUF[7]_inst_i_142 ,
    \out_Final_OBUF[7]_inst_i_209_0 ,
    S,
    \out_Final_OBUF[19]_inst_i_164_0 ,
    \out_Final_OBUF[7]_inst_i_146_1 ,
    \out_Final_OBUF[7]_inst_i_70_0 ,
    \out_Final_OBUF[19]_inst_i_89_1 ,
    \out_Final_OBUF[7]_inst_i_147_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[15]_inst_i_98 ;
  output [8:0]result;
  output [0:0]DI;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[7]_inst_i_146_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_89_0 ;
  input [1:0]\out_Final_OBUF[15]_inst_i_62 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_62_0 ;
  input [1:0]\out_Final_OBUF[15]_inst_i_62_1 ;
  input \out_Final_OBUF[15]_inst_i_62_2 ;
  input \out_Final_OBUF[15]_inst_i_63 ;
  input \out_Final_OBUF[15]_inst_i_63_0 ;
  input \out_Final_OBUF[7]_inst_i_39 ;
  input [0:0]Q;
  input [0:0]\out_Final_OBUF[7]_inst_i_39_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_39_1 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_142 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_209_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[19]_inst_i_164_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_146_1 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_70_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_89_1 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_147_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]data;
  wire [1:0]\out_Final_OBUF[15]_inst_i_62 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_62_0 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_62_1 ;
  wire \out_Final_OBUF[15]_inst_i_62_2 ;
  wire \out_Final_OBUF[15]_inst_i_63 ;
  wire \out_Final_OBUF[15]_inst_i_63_0 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_98 ;
  wire \out_Final_OBUF[19]_inst_i_158_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_159_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_160_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_161_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_162_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_163_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_164_0 ;
  wire \out_Final_OBUF[19]_inst_i_164_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_165_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_215_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_215_n_7 ;
  wire \out_Final_OBUF[19]_inst_i_216_n_3 ;
  wire \out_Final_OBUF[19]_inst_i_217_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_89_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_89_1 ;
  wire \out_Final_OBUF[19]_inst_i_89_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_89_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_89_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_89_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_140_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_141_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_142 ;
  wire \out_Final_OBUF[7]_inst_i_144_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_145_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_146_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_146_1 ;
  wire \out_Final_OBUF[7]_inst_i_146_n_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_147_0 ;
  wire \out_Final_OBUF[7]_inst_i_147_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_208_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_208_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_208_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_208_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_208_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_208_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_208_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_208_n_7 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_209_0 ;
  wire \out_Final_OBUF[7]_inst_i_209_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_209_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_209_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_209_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_209_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_209_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_209_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_210_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_252_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_39 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_39_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_39_1 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_70_0 ;
  wire \out_Final_OBUF[7]_inst_i_70_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_70_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_70_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_70_n_3 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[19]_inst_i_215_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[15]_inst_i_58 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[15]_inst_i_62 [1]),
        .I2(\out_Final_OBUF[15]_inst_i_62_0 ),
        .I3(\out_Final_OBUF[15]_inst_i_62_1 [1]),
        .I4(\out_Final_OBUF[15]_inst_i_62_2 ),
        .O(\out_Final_OBUF[15]_inst_i_98 [1]));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[15]_inst_i_59 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[15]_inst_i_62 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_63 ),
        .I3(\out_Final_OBUF[15]_inst_i_62_1 [0]),
        .I4(\out_Final_OBUF[15]_inst_i_63_0 ),
        .O(\out_Final_OBUF[15]_inst_i_98 [0]));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[19]_inst_i_158 
       (.I0(\out_Final_OBUF[19]_inst_i_89_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_215_n_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_215_n_7 ),
        .I3(\out_Final_OBUF[19]_inst_i_89_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_158_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[19]_inst_i_159 
       (.I0(\out_Final_OBUF[19]_inst_i_215_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_89_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_89_0 [0]),
        .I3(\out_Final_OBUF[19]_inst_i_216_n_3 ),
        .I4(\out_Final_OBUF[7]_inst_i_208_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_159_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[19]_inst_i_160 
       (.I0(\out_Final_OBUF[19]_inst_i_89_1 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_216_n_3 ),
        .I2(\out_Final_OBUF[7]_inst_i_208_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_89_0 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_209_n_4 ),
        .I5(\out_Final_OBUF[7]_inst_i_208_n_5 ),
        .O(\out_Final_OBUF[19]_inst_i_160_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[19]_inst_i_161 
       (.I0(\out_Final_OBUF[19]_inst_i_89_1 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_208_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_209_n_4 ),
        .I3(\out_Final_OBUF[7]_inst_i_209_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_208_n_6 ),
        .O(\out_Final_OBUF[19]_inst_i_161_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[19]_inst_i_162 
       (.I0(\out_Final_OBUF[19]_inst_i_215_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_89_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_89_0 [2]),
        .I3(\out_Final_OBUF[19]_inst_i_215_n_2 ),
        .O(\out_Final_OBUF[19]_inst_i_162_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_163 
       (.I0(\out_Final_OBUF[19]_inst_i_159_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_89_0 [2]),
        .I2(\out_Final_OBUF[19]_inst_i_215_n_2 ),
        .I3(\out_Final_OBUF[19]_inst_i_215_n_7 ),
        .I4(\out_Final_OBUF[19]_inst_i_89_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_163_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_164 
       (.I0(\out_Final_OBUF[19]_inst_i_160_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_89_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_215_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_208_n_4 ),
        .I4(\out_Final_OBUF[19]_inst_i_216_n_3 ),
        .I5(\out_Final_OBUF[19]_inst_i_89_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_164_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_165 
       (.I0(\out_Final_OBUF[19]_inst_i_161_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_217_n_0 ),
        .I2(\out_Final_OBUF[19]_inst_i_89_1 [2]),
        .I3(\out_Final_OBUF[7]_inst_i_208_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_209_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_165_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_215 
       (.CI(\out_Final_OBUF[7]_inst_i_208_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_215_n_2 ,\NLW_out_Final_OBUF[19]_inst_i_215_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[19]_inst_i_215_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[19]_inst_i_164_0 [2]}));
  CARRY4 \out_Final_OBUF[19]_inst_i_216 
       (.CI(\out_Final_OBUF[7]_inst_i_209_n_0 ),
        .CO(\out_Final_OBUF[19]_inst_i_216_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_217 
       (.I0(\out_Final_OBUF[19]_inst_i_89_0 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_208_n_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_216_n_3 ),
        .O(\out_Final_OBUF[19]_inst_i_217_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_87 
       (.CI(\out_Final_OBUF[19]_inst_i_89_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[19]_inst_i_89 
       (.CI(\out_Final_OBUF[7]_inst_i_70_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_89_n_0 ,\out_Final_OBUF[19]_inst_i_89_n_1 ,\out_Final_OBUF[19]_inst_i_89_n_2 ,\out_Final_OBUF[19]_inst_i_89_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[19]_inst_i_158_n_0 ,\out_Final_OBUF[19]_inst_i_159_n_0 ,\out_Final_OBUF[19]_inst_i_160_n_0 ,\out_Final_OBUF[19]_inst_i_161_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[19]_inst_i_162_n_0 ,\out_Final_OBUF[19]_inst_i_163_n_0 ,\out_Final_OBUF[19]_inst_i_164_n_0 ,\out_Final_OBUF[19]_inst_i_165_n_0 }));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[7]_inst_i_140 
       (.I0(\out_Final_OBUF[19]_inst_i_89_1 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_208_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_209_n_5 ),
        .I3(\out_Final_OBUF[7]_inst_i_209_n_6 ),
        .I4(\out_Final_OBUF[7]_inst_i_208_n_7 ),
        .O(\out_Final_OBUF[7]_inst_i_140_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[7]_inst_i_141 
       (.I0(\out_Final_OBUF[7]_inst_i_208_n_7 ),
        .I1(\out_Final_OBUF[7]_inst_i_209_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_146_0 [0]),
        .O(\out_Final_OBUF[7]_inst_i_141_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_144 
       (.I0(\out_Final_OBUF[7]_inst_i_140_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_208_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_209_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_89_1 [1]),
        .I4(\out_Final_OBUF[7]_inst_i_208_n_6 ),
        .I5(\out_Final_OBUF[7]_inst_i_209_n_5 ),
        .O(\out_Final_OBUF[7]_inst_i_144_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_145 
       (.I0(\out_Final_OBUF[7]_inst_i_141_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_208_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_209_n_5 ),
        .I3(\out_Final_OBUF[19]_inst_i_89_1 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_208_n_7 ),
        .I5(\out_Final_OBUF[7]_inst_i_209_n_6 ),
        .O(\out_Final_OBUF[7]_inst_i_145_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_146 
       (.I0(\out_Final_OBUF[7]_inst_i_70_0 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_209_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_208_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_146_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[7]_inst_i_146_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[7]_inst_i_147 
       (.I0(\out_Final_OBUF[7]_inst_i_70_0 [0]),
        .I1(O),
        .I2(\out_Final_OBUF[7]_inst_i_146_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_210_n_0 ),
        .O(\out_Final_OBUF[7]_inst_i_147_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_208 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_208_n_0 ,\out_Final_OBUF[7]_inst_i_208_n_1 ,\out_Final_OBUF[7]_inst_i_208_n_2 ,\out_Final_OBUF[7]_inst_i_208_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[7]_inst_i_146_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_208_n_4 ,\out_Final_OBUF[7]_inst_i_208_n_5 ,\out_Final_OBUF[7]_inst_i_208_n_6 ,\out_Final_OBUF[7]_inst_i_208_n_7 }),
        .S({\out_Final_OBUF[19]_inst_i_164_0 [1:0],\out_Final_OBUF[7]_inst_i_146_0 [2],\out_Final_OBUF[7]_inst_i_146_1 }));
  CARRY4 \out_Final_OBUF[7]_inst_i_209 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_209_n_0 ,\out_Final_OBUF[7]_inst_i_209_n_1 ,\out_Final_OBUF[7]_inst_i_209_n_2 ,\out_Final_OBUF[7]_inst_i_209_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[7]_inst_i_142 [1],\<const0> ,\out_Final_OBUF[7]_inst_i_209_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_209_n_4 ,\out_Final_OBUF[7]_inst_i_209_n_5 ,\out_Final_OBUF[7]_inst_i_209_n_6 ,O}),
        .S({\out_Final_OBUF[7]_inst_i_142 [2],S[1],\out_Final_OBUF[7]_inst_i_252_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[7]_inst_i_210 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[7]_inst_i_209_0 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_147_0 ),
        .O(\out_Final_OBUF[7]_inst_i_210_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[7]_inst_i_252 
       (.I0(\out_Final_OBUF[7]_inst_i_142 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_209_0 [2]),
        .O(\out_Final_OBUF[7]_inst_i_252_n_0 ));
  LUT5 #(
    .INIT(32'h88E8E888)) 
    \out_Final_OBUF[7]_inst_i_35 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[7]_inst_i_39 ),
        .I2(Q),
        .I3(\out_Final_OBUF[7]_inst_i_39_0 ),
        .I4(\out_Final_OBUF[7]_inst_i_39_1 ),
        .O(DI));
  CARRY4 \out_Final_OBUF[7]_inst_i_70 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_70_n_0 ,\out_Final_OBUF[7]_inst_i_70_n_1 ,\out_Final_OBUF[7]_inst_i_70_n_2 ,\out_Final_OBUF[7]_inst_i_70_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[7]_inst_i_140_n_0 ,\out_Final_OBUF[7]_inst_i_141_n_0 ,\out_Final_OBUF[7]_inst_i_70_0 }),
        .O(result[3:0]),
        .S({\out_Final_OBUF[7]_inst_i_144_n_0 ,\out_Final_OBUF[7]_inst_i_145_n_0 ,\out_Final_OBUF[7]_inst_i_146_n_0 ,\out_Final_OBUF[7]_inst_i_147_n_0 }));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_4
   (O,
    \out_Final_OBUF[19]_inst_i_99 ,
    \out_Final_OBUF[7]_inst_i_81 ,
    \out_Final_OBUF[23]_inst_i_194_0 ,
    \out_Final_OBUF[19]_inst_i_94 ,
    \out_Final_OBUF[23]_inst_i_192 ,
    \out_Final_OBUF[19]_inst_i_94_0 ,
    \out_Final_OBUF[19]_inst_i_94_1 ,
    \out_Final_OBUF[19]_inst_i_94_2 ,
    \out_Final_OBUF[23]_inst_i_193 ,
    data,
    \out_Final_OBUF[7]_inst_i_188_0 ,
    \out_Final_OBUF[23]_inst_i_194_1 ,
    result,
    \out_Final_OBUF[19]_inst_i_67 ,
    \out_Final_OBUF[19]_inst_i_67_0 ,
    \out_Final_OBUF[7]_inst_i_184 ,
    \out_Final_OBUF[7]_inst_i_224_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_455_0 ,
    \out_Final_OBUF[7]_inst_i_188_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_194_2 ,
    \out_Final_OBUF[7]_inst_i_189_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[19]_inst_i_99 ;
  output \out_Final_OBUF[7]_inst_i_81 ;
  output [8:0]\out_Final_OBUF[23]_inst_i_194_0 ;
  output \out_Final_OBUF[19]_inst_i_94 ;
  output [2:0]\out_Final_OBUF[23]_inst_i_192 ;
  output \out_Final_OBUF[19]_inst_i_94_0 ;
  output \out_Final_OBUF[19]_inst_i_94_1 ;
  output \out_Final_OBUF[19]_inst_i_94_2 ;
  output \out_Final_OBUF[23]_inst_i_193 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[7]_inst_i_188_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_194_1 ;
  input [4:0]result;
  input [6:0]\out_Final_OBUF[19]_inst_i_67 ;
  input [6:0]\out_Final_OBUF[19]_inst_i_67_0 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_184 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_224_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_455_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_188_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_194_2 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_189_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [6:0]\out_Final_OBUF[19]_inst_i_67 ;
  wire [6:0]\out_Final_OBUF[19]_inst_i_67_0 ;
  wire \out_Final_OBUF[19]_inst_i_94 ;
  wire \out_Final_OBUF[19]_inst_i_94_0 ;
  wire \out_Final_OBUF[19]_inst_i_94_1 ;
  wire \out_Final_OBUF[19]_inst_i_94_2 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_99 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_192 ;
  wire \out_Final_OBUF[23]_inst_i_193 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_194_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_194_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_194_2 ;
  wire \out_Final_OBUF[23]_inst_i_194_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_194_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_194_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_194_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_449_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_450_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_451_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_452_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_453_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_454_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_455_0 ;
  wire \out_Final_OBUF[23]_inst_i_455_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_456_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_649_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_649_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_650_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_651_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_182_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_183_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_184 ;
  wire \out_Final_OBUF[7]_inst_i_186_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_187_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_188_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_188_1 ;
  wire \out_Final_OBUF[7]_inst_i_188_n_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_189_0 ;
  wire \out_Final_OBUF[7]_inst_i_189_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_223_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_223_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_223_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_223_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_223_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_223_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_223_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_223_n_7 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_224_0 ;
  wire \out_Final_OBUF[7]_inst_i_224_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_224_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_224_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_224_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_224_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_224_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_224_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_225_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_272_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_81 ;
  wire \out_Final_OBUF[7]_inst_i_87_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_87_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_87_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_87_n_3 ;
  wire [4:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_649_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[15]_inst_i_107 
       (.I0(\out_Final_OBUF[23]_inst_i_194_0 [3]),
        .I1(\out_Final_OBUF[19]_inst_i_67_0 [2]),
        .I2(\out_Final_OBUF[19]_inst_i_67 [2]),
        .O(\out_Final_OBUF[19]_inst_i_94 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[15]_inst_i_108 
       (.I0(\out_Final_OBUF[23]_inst_i_194_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_67_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_67 [1]),
        .O(\out_Final_OBUF[7]_inst_i_81 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[15]_inst_i_65 
       (.I0(result[1]),
        .I1(\out_Final_OBUF[19]_inst_i_94 ),
        .I2(\out_Final_OBUF[23]_inst_i_194_0 [2]),
        .I3(\out_Final_OBUF[19]_inst_i_67 [1]),
        .I4(\out_Final_OBUF[19]_inst_i_67_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_99 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[15]_inst_i_66 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[7]_inst_i_81 ),
        .I2(\out_Final_OBUF[23]_inst_i_194_0 [1]),
        .I3(\out_Final_OBUF[19]_inst_i_67 [0]),
        .I4(\out_Final_OBUF[19]_inst_i_67_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_99 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_100 
       (.I0(\out_Final_OBUF[23]_inst_i_194_0 [4]),
        .I1(\out_Final_OBUF[19]_inst_i_67_0 [3]),
        .I2(\out_Final_OBUF[19]_inst_i_67 [3]),
        .O(\out_Final_OBUF[19]_inst_i_94_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_101 
       (.I0(\out_Final_OBUF[23]_inst_i_194_0 [7]),
        .I1(\out_Final_OBUF[19]_inst_i_67_0 [6]),
        .I2(\out_Final_OBUF[19]_inst_i_67 [6]),
        .O(\out_Final_OBUF[23]_inst_i_193 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_63 
       (.I0(result[4]),
        .I1(\out_Final_OBUF[19]_inst_i_94_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_194_0 [5]),
        .I3(\out_Final_OBUF[19]_inst_i_67 [4]),
        .I4(\out_Final_OBUF[19]_inst_i_67_0 [4]),
        .O(\out_Final_OBUF[23]_inst_i_192 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_64 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[19]_inst_i_94_1 ),
        .I2(\out_Final_OBUF[23]_inst_i_194_0 [4]),
        .I3(\out_Final_OBUF[19]_inst_i_67 [3]),
        .I4(\out_Final_OBUF[19]_inst_i_67_0 [3]),
        .O(\out_Final_OBUF[23]_inst_i_192 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[19]_inst_i_65 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[19]_inst_i_94_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_194_0 [3]),
        .I3(\out_Final_OBUF[19]_inst_i_67 [2]),
        .I4(\out_Final_OBUF[19]_inst_i_67_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_192 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_96 
       (.I0(\out_Final_OBUF[23]_inst_i_194_0 [6]),
        .I1(\out_Final_OBUF[19]_inst_i_67_0 [5]),
        .I2(\out_Final_OBUF[19]_inst_i_67 [5]),
        .O(\out_Final_OBUF[19]_inst_i_94_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_98 
       (.I0(\out_Final_OBUF[23]_inst_i_194_0 [5]),
        .I1(\out_Final_OBUF[19]_inst_i_67_0 [4]),
        .I2(\out_Final_OBUF[19]_inst_i_67 [4]),
        .O(\out_Final_OBUF[19]_inst_i_94_1 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_191 
       (.CI(\out_Final_OBUF[23]_inst_i_194_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_194_0 [8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_194 
       (.CI(\out_Final_OBUF[7]_inst_i_87_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_194_n_0 ,\out_Final_OBUF[23]_inst_i_194_n_1 ,\out_Final_OBUF[23]_inst_i_194_n_2 ,\out_Final_OBUF[23]_inst_i_194_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_449_n_0 ,\out_Final_OBUF[23]_inst_i_450_n_0 ,\out_Final_OBUF[23]_inst_i_451_n_0 ,\out_Final_OBUF[23]_inst_i_452_n_0 }),
        .O(\out_Final_OBUF[23]_inst_i_194_0 [7:4]),
        .S({\out_Final_OBUF[23]_inst_i_453_n_0 ,\out_Final_OBUF[23]_inst_i_454_n_0 ,\out_Final_OBUF[23]_inst_i_455_n_0 ,\out_Final_OBUF[23]_inst_i_456_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_449 
       (.I0(\out_Final_OBUF[23]_inst_i_194_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_649_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_649_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_194_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_449_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_450 
       (.I0(\out_Final_OBUF[23]_inst_i_649_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_194_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_194_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_650_n_3 ),
        .I4(\out_Final_OBUF[7]_inst_i_223_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_450_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_451 
       (.I0(\out_Final_OBUF[23]_inst_i_194_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_650_n_3 ),
        .I2(\out_Final_OBUF[7]_inst_i_223_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_194_1 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_224_n_4 ),
        .I5(\out_Final_OBUF[7]_inst_i_223_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_451_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_452 
       (.I0(\out_Final_OBUF[23]_inst_i_194_2 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_223_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_224_n_4 ),
        .I3(\out_Final_OBUF[7]_inst_i_224_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_223_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_452_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_453 
       (.I0(\out_Final_OBUF[23]_inst_i_649_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_194_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_194_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_649_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_453_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_454 
       (.I0(\out_Final_OBUF[23]_inst_i_450_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_194_1 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_649_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_649_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_194_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_454_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_455 
       (.I0(\out_Final_OBUF[23]_inst_i_451_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_194_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_649_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_223_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_650_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_194_1 [0]),
        .O(\out_Final_OBUF[23]_inst_i_455_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_456 
       (.I0(\out_Final_OBUF[23]_inst_i_452_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_651_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_194_2 [2]),
        .I3(\out_Final_OBUF[7]_inst_i_223_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_224_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_456_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_649 
       (.CI(\out_Final_OBUF[7]_inst_i_223_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_649_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_649_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_649_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_455_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_650 
       (.CI(\out_Final_OBUF[7]_inst_i_224_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_650_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_651 
       (.I0(\out_Final_OBUF[23]_inst_i_194_1 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_223_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_650_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_651_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[7]_inst_i_182 
       (.I0(\out_Final_OBUF[23]_inst_i_194_2 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_223_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_224_n_5 ),
        .I3(\out_Final_OBUF[7]_inst_i_224_n_6 ),
        .I4(\out_Final_OBUF[7]_inst_i_223_n_7 ),
        .O(\out_Final_OBUF[7]_inst_i_182_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[7]_inst_i_183 
       (.I0(\out_Final_OBUF[7]_inst_i_223_n_7 ),
        .I1(\out_Final_OBUF[7]_inst_i_224_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_188_0 [0]),
        .O(\out_Final_OBUF[7]_inst_i_183_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_186 
       (.I0(\out_Final_OBUF[7]_inst_i_182_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_223_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_224_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_194_2 [1]),
        .I4(\out_Final_OBUF[7]_inst_i_223_n_6 ),
        .I5(\out_Final_OBUF[7]_inst_i_224_n_5 ),
        .O(\out_Final_OBUF[7]_inst_i_186_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_187 
       (.I0(\out_Final_OBUF[7]_inst_i_183_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_223_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_224_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_194_2 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_223_n_7 ),
        .I5(\out_Final_OBUF[7]_inst_i_224_n_6 ),
        .O(\out_Final_OBUF[7]_inst_i_187_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_188 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[7]_inst_i_224_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_223_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_188_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[7]_inst_i_188_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[7]_inst_i_189 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[7]_inst_i_188_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_225_n_0 ),
        .O(\out_Final_OBUF[7]_inst_i_189_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_223 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_223_n_0 ,\out_Final_OBUF[7]_inst_i_223_n_1 ,\out_Final_OBUF[7]_inst_i_223_n_2 ,\out_Final_OBUF[7]_inst_i_223_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[7]_inst_i_188_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_223_n_4 ,\out_Final_OBUF[7]_inst_i_223_n_5 ,\out_Final_OBUF[7]_inst_i_223_n_6 ,\out_Final_OBUF[7]_inst_i_223_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_455_0 [1:0],\out_Final_OBUF[7]_inst_i_188_0 [2],\out_Final_OBUF[7]_inst_i_188_1 }));
  CARRY4 \out_Final_OBUF[7]_inst_i_224 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_224_n_0 ,\out_Final_OBUF[7]_inst_i_224_n_1 ,\out_Final_OBUF[7]_inst_i_224_n_2 ,\out_Final_OBUF[7]_inst_i_224_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[7]_inst_i_184 [1],\<const0> ,\out_Final_OBUF[7]_inst_i_224_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_224_n_4 ,\out_Final_OBUF[7]_inst_i_224_n_5 ,\out_Final_OBUF[7]_inst_i_224_n_6 ,O}),
        .S({\out_Final_OBUF[7]_inst_i_184 [2],S[1],\out_Final_OBUF[7]_inst_i_272_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[7]_inst_i_225 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[7]_inst_i_224_0 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_189_0 ),
        .O(\out_Final_OBUF[7]_inst_i_225_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[7]_inst_i_272 
       (.I0(\out_Final_OBUF[7]_inst_i_184 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_224_0 [2]),
        .O(\out_Final_OBUF[7]_inst_i_272_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_87 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_87_n_0 ,\out_Final_OBUF[7]_inst_i_87_n_1 ,\out_Final_OBUF[7]_inst_i_87_n_2 ,\out_Final_OBUF[7]_inst_i_87_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[7]_inst_i_182_n_0 ,\out_Final_OBUF[7]_inst_i_183_n_0 ,DI}),
        .O(\out_Final_OBUF[23]_inst_i_194_0 [3:0]),
        .S({\out_Final_OBUF[7]_inst_i_186_n_0 ,\out_Final_OBUF[7]_inst_i_187_n_0 ,\out_Final_OBUF[7]_inst_i_188_n_0 ,\out_Final_OBUF[7]_inst_i_189_n_0 }));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_5
   (O,
    \out_Final_OBUF[23]_inst_i_192 ,
    result,
    data,
    \out_Final_OBUF[7]_inst_i_179_0 ,
    \out_Final_OBUF[19]_inst_i_94_0 ,
    \out_Final_OBUF[19]_inst_i_66 ,
    \out_Final_OBUF[19]_inst_i_66_0 ,
    \out_Final_OBUF[7]_inst_i_175 ,
    \out_Final_OBUF[7]_inst_i_221_0 ,
    S,
    \out_Final_OBUF[19]_inst_i_180_0 ,
    \out_Final_OBUF[7]_inst_i_179_1 ,
    DI,
    \out_Final_OBUF[19]_inst_i_94_1 ,
    \out_Final_OBUF[7]_inst_i_180_0 );
  output [0:0]O;
  output [0:0]\out_Final_OBUF[23]_inst_i_192 ;
  output [8:0]result;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[7]_inst_i_179_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_94_0 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_66 ;
  input [1:0]\out_Final_OBUF[19]_inst_i_66_0 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_175 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_221_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[19]_inst_i_180_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_179_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[19]_inst_i_94_1 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_180_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire \out_Final_OBUF[19]_inst_i_174_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_175_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_176_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_177_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_178_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_179_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_180_0 ;
  wire \out_Final_OBUF[19]_inst_i_180_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_181_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_219_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_219_n_7 ;
  wire \out_Final_OBUF[19]_inst_i_220_n_3 ;
  wire \out_Final_OBUF[19]_inst_i_221_n_0 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_66 ;
  wire [1:0]\out_Final_OBUF[19]_inst_i_66_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_94_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_94_1 ;
  wire \out_Final_OBUF[19]_inst_i_94_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_94_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_94_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_94_n_3 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_192 ;
  wire \out_Final_OBUF[7]_inst_i_173_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_174_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_175 ;
  wire \out_Final_OBUF[7]_inst_i_177_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_178_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_179_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_179_1 ;
  wire \out_Final_OBUF[7]_inst_i_179_n_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_180_0 ;
  wire \out_Final_OBUF[7]_inst_i_180_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_220_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_220_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_220_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_220_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_220_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_220_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_220_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_220_n_7 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_221_0 ;
  wire \out_Final_OBUF[7]_inst_i_221_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_221_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_221_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_221_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_221_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_221_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_221_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_222_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_268_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_81_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_81_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_81_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_81_n_3 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[19]_inst_i_219_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[19]_inst_i_174 
       (.I0(\out_Final_OBUF[19]_inst_i_94_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_219_n_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_219_n_7 ),
        .I3(\out_Final_OBUF[19]_inst_i_94_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_174_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[19]_inst_i_175 
       (.I0(\out_Final_OBUF[19]_inst_i_219_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_94_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_94_0 [0]),
        .I3(\out_Final_OBUF[19]_inst_i_220_n_3 ),
        .I4(\out_Final_OBUF[7]_inst_i_220_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_175_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[19]_inst_i_176 
       (.I0(\out_Final_OBUF[19]_inst_i_94_1 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_220_n_3 ),
        .I2(\out_Final_OBUF[7]_inst_i_220_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_94_0 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_221_n_4 ),
        .I5(\out_Final_OBUF[7]_inst_i_220_n_5 ),
        .O(\out_Final_OBUF[19]_inst_i_176_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[19]_inst_i_177 
       (.I0(\out_Final_OBUF[19]_inst_i_94_1 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_220_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_221_n_4 ),
        .I3(\out_Final_OBUF[7]_inst_i_221_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_220_n_6 ),
        .O(\out_Final_OBUF[19]_inst_i_177_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[19]_inst_i_178 
       (.I0(\out_Final_OBUF[19]_inst_i_219_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_94_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_94_0 [2]),
        .I3(\out_Final_OBUF[19]_inst_i_219_n_2 ),
        .O(\out_Final_OBUF[19]_inst_i_178_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_179 
       (.I0(\out_Final_OBUF[19]_inst_i_175_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_94_0 [2]),
        .I2(\out_Final_OBUF[19]_inst_i_219_n_2 ),
        .I3(\out_Final_OBUF[19]_inst_i_219_n_7 ),
        .I4(\out_Final_OBUF[19]_inst_i_94_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_179_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_180 
       (.I0(\out_Final_OBUF[19]_inst_i_176_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_94_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_219_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_220_n_4 ),
        .I4(\out_Final_OBUF[19]_inst_i_220_n_3 ),
        .I5(\out_Final_OBUF[19]_inst_i_94_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_180_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_181 
       (.I0(\out_Final_OBUF[19]_inst_i_177_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_221_n_0 ),
        .I2(\out_Final_OBUF[19]_inst_i_94_1 [2]),
        .I3(\out_Final_OBUF[7]_inst_i_220_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_221_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_181_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_219 
       (.CI(\out_Final_OBUF[7]_inst_i_220_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_219_n_2 ,\NLW_out_Final_OBUF[19]_inst_i_219_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[19]_inst_i_219_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[19]_inst_i_180_0 [2]}));
  CARRY4 \out_Final_OBUF[19]_inst_i_220 
       (.CI(\out_Final_OBUF[7]_inst_i_221_n_0 ),
        .CO(\out_Final_OBUF[19]_inst_i_220_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_221 
       (.I0(\out_Final_OBUF[19]_inst_i_94_0 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_220_n_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_220_n_3 ),
        .O(\out_Final_OBUF[19]_inst_i_221_n_0 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \out_Final_OBUF[19]_inst_i_62 
       (.I0(result[8]),
        .I1(\out_Final_OBUF[19]_inst_i_66 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_66_0 [1]),
        .I3(\out_Final_OBUF[19]_inst_i_66_0 [0]),
        .I4(result[7]),
        .I5(\out_Final_OBUF[19]_inst_i_66 [0]),
        .O(\out_Final_OBUF[23]_inst_i_192 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_94 
       (.CI(\out_Final_OBUF[7]_inst_i_81_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_94_n_0 ,\out_Final_OBUF[19]_inst_i_94_n_1 ,\out_Final_OBUF[19]_inst_i_94_n_2 ,\out_Final_OBUF[19]_inst_i_94_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[19]_inst_i_174_n_0 ,\out_Final_OBUF[19]_inst_i_175_n_0 ,\out_Final_OBUF[19]_inst_i_176_n_0 ,\out_Final_OBUF[19]_inst_i_177_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[19]_inst_i_178_n_0 ,\out_Final_OBUF[19]_inst_i_179_n_0 ,\out_Final_OBUF[19]_inst_i_180_n_0 ,\out_Final_OBUF[19]_inst_i_181_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_193 
       (.CI(\out_Final_OBUF[19]_inst_i_94_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[7]_inst_i_173 
       (.I0(\out_Final_OBUF[19]_inst_i_94_1 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_220_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_221_n_5 ),
        .I3(\out_Final_OBUF[7]_inst_i_221_n_6 ),
        .I4(\out_Final_OBUF[7]_inst_i_220_n_7 ),
        .O(\out_Final_OBUF[7]_inst_i_173_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[7]_inst_i_174 
       (.I0(\out_Final_OBUF[7]_inst_i_220_n_7 ),
        .I1(\out_Final_OBUF[7]_inst_i_221_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_179_0 [0]),
        .O(\out_Final_OBUF[7]_inst_i_174_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_177 
       (.I0(\out_Final_OBUF[7]_inst_i_173_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_220_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_221_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_94_1 [1]),
        .I4(\out_Final_OBUF[7]_inst_i_220_n_6 ),
        .I5(\out_Final_OBUF[7]_inst_i_221_n_5 ),
        .O(\out_Final_OBUF[7]_inst_i_177_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_178 
       (.I0(\out_Final_OBUF[7]_inst_i_174_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_220_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_221_n_5 ),
        .I3(\out_Final_OBUF[19]_inst_i_94_1 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_220_n_7 ),
        .I5(\out_Final_OBUF[7]_inst_i_221_n_6 ),
        .O(\out_Final_OBUF[7]_inst_i_178_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_179 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[7]_inst_i_221_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_220_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_179_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[7]_inst_i_179_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[7]_inst_i_180 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[7]_inst_i_179_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_222_n_0 ),
        .O(\out_Final_OBUF[7]_inst_i_180_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_220 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_220_n_0 ,\out_Final_OBUF[7]_inst_i_220_n_1 ,\out_Final_OBUF[7]_inst_i_220_n_2 ,\out_Final_OBUF[7]_inst_i_220_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[7]_inst_i_179_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_220_n_4 ,\out_Final_OBUF[7]_inst_i_220_n_5 ,\out_Final_OBUF[7]_inst_i_220_n_6 ,\out_Final_OBUF[7]_inst_i_220_n_7 }),
        .S({\out_Final_OBUF[19]_inst_i_180_0 [1:0],\out_Final_OBUF[7]_inst_i_179_0 [2],\out_Final_OBUF[7]_inst_i_179_1 }));
  CARRY4 \out_Final_OBUF[7]_inst_i_221 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_221_n_0 ,\out_Final_OBUF[7]_inst_i_221_n_1 ,\out_Final_OBUF[7]_inst_i_221_n_2 ,\out_Final_OBUF[7]_inst_i_221_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[7]_inst_i_175 [1],\<const0> ,\out_Final_OBUF[7]_inst_i_221_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_221_n_4 ,\out_Final_OBUF[7]_inst_i_221_n_5 ,\out_Final_OBUF[7]_inst_i_221_n_6 ,O}),
        .S({\out_Final_OBUF[7]_inst_i_175 [2],S[1],\out_Final_OBUF[7]_inst_i_268_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[7]_inst_i_222 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[7]_inst_i_221_0 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_180_0 ),
        .O(\out_Final_OBUF[7]_inst_i_222_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[7]_inst_i_268 
       (.I0(\out_Final_OBUF[7]_inst_i_175 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_221_0 [2]),
        .O(\out_Final_OBUF[7]_inst_i_268_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_81 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_81_n_0 ,\out_Final_OBUF[7]_inst_i_81_n_1 ,\out_Final_OBUF[7]_inst_i_81_n_2 ,\out_Final_OBUF[7]_inst_i_81_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[7]_inst_i_173_n_0 ,\out_Final_OBUF[7]_inst_i_174_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[7]_inst_i_177_n_0 ,\out_Final_OBUF[7]_inst_i_178_n_0 ,\out_Final_OBUF[7]_inst_i_179_n_0 ,\out_Final_OBUF[7]_inst_i_180_n_0 }));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_6
   (O,
    \out_Final_OBUF[15]_inst_i_109 ,
    result,
    DI,
    data,
    \out_Final_OBUF[7]_inst_i_171_0 ,
    \out_Final_OBUF[19]_inst_i_97_0 ,
    \out_Final_OBUF[15]_inst_i_71 ,
    \out_Final_OBUF[15]_inst_i_71_0 ,
    \out_Final_OBUF[15]_inst_i_71_1 ,
    \out_Final_OBUF[15]_inst_i_71_2 ,
    \out_Final_OBUF[15]_inst_i_72 ,
    \out_Final_OBUF[15]_inst_i_72_0 ,
    \out_Final_OBUF[7]_inst_i_47 ,
    Q,
    \out_Final_OBUF[7]_inst_i_47_0 ,
    \out_Final_OBUF[7]_inst_i_47_1 ,
    \out_Final_OBUF[7]_inst_i_167 ,
    \out_Final_OBUF[7]_inst_i_218_0 ,
    S,
    \out_Final_OBUF[19]_inst_i_188_0 ,
    \out_Final_OBUF[7]_inst_i_171_1 ,
    \out_Final_OBUF[7]_inst_i_80_0 ,
    \out_Final_OBUF[19]_inst_i_97_1 ,
    \out_Final_OBUF[7]_inst_i_172_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[15]_inst_i_109 ;
  output [8:0]result;
  output [0:0]DI;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[7]_inst_i_171_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_97_0 ;
  input [1:0]\out_Final_OBUF[15]_inst_i_71 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_71_0 ;
  input [1:0]\out_Final_OBUF[15]_inst_i_71_1 ;
  input \out_Final_OBUF[15]_inst_i_71_2 ;
  input \out_Final_OBUF[15]_inst_i_72 ;
  input \out_Final_OBUF[15]_inst_i_72_0 ;
  input \out_Final_OBUF[7]_inst_i_47 ;
  input [0:0]Q;
  input [0:0]\out_Final_OBUF[7]_inst_i_47_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_47_1 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_167 ;
  input [2:0]\out_Final_OBUF[7]_inst_i_218_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[19]_inst_i_188_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_171_1 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_80_0 ;
  input [2:0]\out_Final_OBUF[19]_inst_i_97_1 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_172_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]data;
  wire [1:0]\out_Final_OBUF[15]_inst_i_109 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_71 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_71_0 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_71_1 ;
  wire \out_Final_OBUF[15]_inst_i_71_2 ;
  wire \out_Final_OBUF[15]_inst_i_72 ;
  wire \out_Final_OBUF[15]_inst_i_72_0 ;
  wire \out_Final_OBUF[19]_inst_i_182_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_183_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_184_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_185_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_186_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_187_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_188_0 ;
  wire \out_Final_OBUF[19]_inst_i_188_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_189_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_222_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_222_n_7 ;
  wire \out_Final_OBUF[19]_inst_i_223_n_3 ;
  wire \out_Final_OBUF[19]_inst_i_224_n_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_97_0 ;
  wire [2:0]\out_Final_OBUF[19]_inst_i_97_1 ;
  wire \out_Final_OBUF[19]_inst_i_97_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_97_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_97_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_97_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_165_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_166_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_167 ;
  wire \out_Final_OBUF[7]_inst_i_169_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_170_n_0 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_171_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_171_1 ;
  wire \out_Final_OBUF[7]_inst_i_171_n_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_172_0 ;
  wire \out_Final_OBUF[7]_inst_i_172_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_217_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_217_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_217_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_217_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_217_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_217_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_217_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_217_n_7 ;
  wire [2:0]\out_Final_OBUF[7]_inst_i_218_0 ;
  wire \out_Final_OBUF[7]_inst_i_218_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_218_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_218_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_218_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_218_n_4 ;
  wire \out_Final_OBUF[7]_inst_i_218_n_5 ;
  wire \out_Final_OBUF[7]_inst_i_218_n_6 ;
  wire \out_Final_OBUF[7]_inst_i_219_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_264_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_47 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_47_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_47_1 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_80_0 ;
  wire \out_Final_OBUF[7]_inst_i_80_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_80_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_80_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_80_n_3 ;
  wire [8:0]result;
  wire [3:0]\NLW_out_Final_OBUF[19]_inst_i_222_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[15]_inst_i_67 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[15]_inst_i_71 [1]),
        .I2(\out_Final_OBUF[15]_inst_i_71_0 ),
        .I3(\out_Final_OBUF[15]_inst_i_71_1 [1]),
        .I4(\out_Final_OBUF[15]_inst_i_71_2 ),
        .O(\out_Final_OBUF[15]_inst_i_109 [1]));
  LUT5 #(
    .INIT(32'hEBBE8228)) 
    \out_Final_OBUF[15]_inst_i_68 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[15]_inst_i_71 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_72 ),
        .I3(\out_Final_OBUF[15]_inst_i_71_1 [0]),
        .I4(\out_Final_OBUF[15]_inst_i_72_0 ),
        .O(\out_Final_OBUF[15]_inst_i_109 [0]));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[19]_inst_i_182 
       (.I0(\out_Final_OBUF[19]_inst_i_97_0 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_222_n_2 ),
        .I2(\out_Final_OBUF[19]_inst_i_222_n_7 ),
        .I3(\out_Final_OBUF[19]_inst_i_97_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_182_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[19]_inst_i_183 
       (.I0(\out_Final_OBUF[19]_inst_i_222_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_97_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_97_0 [0]),
        .I3(\out_Final_OBUF[19]_inst_i_223_n_3 ),
        .I4(\out_Final_OBUF[7]_inst_i_217_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_183_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[19]_inst_i_184 
       (.I0(\out_Final_OBUF[19]_inst_i_97_1 [2]),
        .I1(\out_Final_OBUF[19]_inst_i_223_n_3 ),
        .I2(\out_Final_OBUF[7]_inst_i_217_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_97_0 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_218_n_4 ),
        .I5(\out_Final_OBUF[7]_inst_i_217_n_5 ),
        .O(\out_Final_OBUF[19]_inst_i_184_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[19]_inst_i_185 
       (.I0(\out_Final_OBUF[19]_inst_i_97_1 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_217_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_218_n_4 ),
        .I3(\out_Final_OBUF[7]_inst_i_218_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_217_n_6 ),
        .O(\out_Final_OBUF[19]_inst_i_185_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[19]_inst_i_186 
       (.I0(\out_Final_OBUF[19]_inst_i_222_n_7 ),
        .I1(\out_Final_OBUF[19]_inst_i_97_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_97_0 [2]),
        .I3(\out_Final_OBUF[19]_inst_i_222_n_2 ),
        .O(\out_Final_OBUF[19]_inst_i_186_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_187 
       (.I0(\out_Final_OBUF[19]_inst_i_183_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_97_0 [2]),
        .I2(\out_Final_OBUF[19]_inst_i_222_n_2 ),
        .I3(\out_Final_OBUF[19]_inst_i_222_n_7 ),
        .I4(\out_Final_OBUF[19]_inst_i_97_0 [1]),
        .O(\out_Final_OBUF[19]_inst_i_187_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_188 
       (.I0(\out_Final_OBUF[19]_inst_i_184_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_97_0 [1]),
        .I2(\out_Final_OBUF[19]_inst_i_222_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_217_n_4 ),
        .I4(\out_Final_OBUF[19]_inst_i_223_n_3 ),
        .I5(\out_Final_OBUF[19]_inst_i_97_0 [0]),
        .O(\out_Final_OBUF[19]_inst_i_188_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[19]_inst_i_189 
       (.I0(\out_Final_OBUF[19]_inst_i_185_n_0 ),
        .I1(\out_Final_OBUF[19]_inst_i_224_n_0 ),
        .I2(\out_Final_OBUF[19]_inst_i_97_1 [2]),
        .I3(\out_Final_OBUF[7]_inst_i_217_n_5 ),
        .I4(\out_Final_OBUF[7]_inst_i_218_n_4 ),
        .O(\out_Final_OBUF[19]_inst_i_189_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_222 
       (.CI(\out_Final_OBUF[7]_inst_i_217_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_222_n_2 ,\NLW_out_Final_OBUF[19]_inst_i_222_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[19]_inst_i_222_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[19]_inst_i_188_0 [2]}));
  CARRY4 \out_Final_OBUF[19]_inst_i_223 
       (.CI(\out_Final_OBUF[7]_inst_i_218_n_0 ),
        .CO(\out_Final_OBUF[19]_inst_i_223_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[19]_inst_i_224 
       (.I0(\out_Final_OBUF[19]_inst_i_97_0 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_217_n_4 ),
        .I2(\out_Final_OBUF[19]_inst_i_223_n_3 ),
        .O(\out_Final_OBUF[19]_inst_i_224_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_95 
       (.CI(\out_Final_OBUF[19]_inst_i_97_n_0 ),
        .CO(result[8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[19]_inst_i_97 
       (.CI(\out_Final_OBUF[7]_inst_i_80_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_97_n_0 ,\out_Final_OBUF[19]_inst_i_97_n_1 ,\out_Final_OBUF[19]_inst_i_97_n_2 ,\out_Final_OBUF[19]_inst_i_97_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[19]_inst_i_182_n_0 ,\out_Final_OBUF[19]_inst_i_183_n_0 ,\out_Final_OBUF[19]_inst_i_184_n_0 ,\out_Final_OBUF[19]_inst_i_185_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[19]_inst_i_186_n_0 ,\out_Final_OBUF[19]_inst_i_187_n_0 ,\out_Final_OBUF[19]_inst_i_188_n_0 ,\out_Final_OBUF[19]_inst_i_189_n_0 }));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[7]_inst_i_165 
       (.I0(\out_Final_OBUF[19]_inst_i_97_1 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_217_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_218_n_5 ),
        .I3(\out_Final_OBUF[7]_inst_i_218_n_6 ),
        .I4(\out_Final_OBUF[7]_inst_i_217_n_7 ),
        .O(\out_Final_OBUF[7]_inst_i_165_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[7]_inst_i_166 
       (.I0(\out_Final_OBUF[7]_inst_i_217_n_7 ),
        .I1(\out_Final_OBUF[7]_inst_i_218_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_171_0 [0]),
        .O(\out_Final_OBUF[7]_inst_i_166_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_169 
       (.I0(\out_Final_OBUF[7]_inst_i_165_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_217_n_5 ),
        .I2(\out_Final_OBUF[7]_inst_i_218_n_4 ),
        .I3(\out_Final_OBUF[19]_inst_i_97_1 [1]),
        .I4(\out_Final_OBUF[7]_inst_i_217_n_6 ),
        .I5(\out_Final_OBUF[7]_inst_i_218_n_5 ),
        .O(\out_Final_OBUF[7]_inst_i_169_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[7]_inst_i_170 
       (.I0(\out_Final_OBUF[7]_inst_i_166_n_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_217_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_218_n_5 ),
        .I3(\out_Final_OBUF[19]_inst_i_97_1 [0]),
        .I4(\out_Final_OBUF[7]_inst_i_217_n_7 ),
        .I5(\out_Final_OBUF[7]_inst_i_218_n_6 ),
        .O(\out_Final_OBUF[7]_inst_i_170_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[7]_inst_i_171 
       (.I0(\out_Final_OBUF[7]_inst_i_80_0 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_218_n_6 ),
        .I2(\out_Final_OBUF[7]_inst_i_217_n_7 ),
        .I3(\out_Final_OBUF[7]_inst_i_171_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[7]_inst_i_171_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[7]_inst_i_172 
       (.I0(\out_Final_OBUF[7]_inst_i_80_0 [0]),
        .I1(O),
        .I2(\out_Final_OBUF[7]_inst_i_171_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_219_n_0 ),
        .O(\out_Final_OBUF[7]_inst_i_172_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_217 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_217_n_0 ,\out_Final_OBUF[7]_inst_i_217_n_1 ,\out_Final_OBUF[7]_inst_i_217_n_2 ,\out_Final_OBUF[7]_inst_i_217_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[7]_inst_i_171_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_217_n_4 ,\out_Final_OBUF[7]_inst_i_217_n_5 ,\out_Final_OBUF[7]_inst_i_217_n_6 ,\out_Final_OBUF[7]_inst_i_217_n_7 }),
        .S({\out_Final_OBUF[19]_inst_i_188_0 [1:0],\out_Final_OBUF[7]_inst_i_171_0 [2],\out_Final_OBUF[7]_inst_i_171_1 }));
  CARRY4 \out_Final_OBUF[7]_inst_i_218 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_218_n_0 ,\out_Final_OBUF[7]_inst_i_218_n_1 ,\out_Final_OBUF[7]_inst_i_218_n_2 ,\out_Final_OBUF[7]_inst_i_218_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[7]_inst_i_167 [1],\<const0> ,\out_Final_OBUF[7]_inst_i_218_0 [1]}),
        .O({\out_Final_OBUF[7]_inst_i_218_n_4 ,\out_Final_OBUF[7]_inst_i_218_n_5 ,\out_Final_OBUF[7]_inst_i_218_n_6 ,O}),
        .S({\out_Final_OBUF[7]_inst_i_167 [2],S[1],\out_Final_OBUF[7]_inst_i_264_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[7]_inst_i_219 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[7]_inst_i_218_0 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_172_0 ),
        .O(\out_Final_OBUF[7]_inst_i_219_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[7]_inst_i_264 
       (.I0(\out_Final_OBUF[7]_inst_i_167 [0]),
        .I1(\out_Final_OBUF[7]_inst_i_218_0 [2]),
        .O(\out_Final_OBUF[7]_inst_i_264_n_0 ));
  LUT5 #(
    .INIT(32'h88E8E888)) 
    \out_Final_OBUF[7]_inst_i_43 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[7]_inst_i_47 ),
        .I2(Q),
        .I3(\out_Final_OBUF[7]_inst_i_47_0 ),
        .I4(\out_Final_OBUF[7]_inst_i_47_1 ),
        .O(DI));
  CARRY4 \out_Final_OBUF[7]_inst_i_80 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[7]_inst_i_80_n_0 ,\out_Final_OBUF[7]_inst_i_80_n_1 ,\out_Final_OBUF[7]_inst_i_80_n_2 ,\out_Final_OBUF[7]_inst_i_80_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[7]_inst_i_165_n_0 ,\out_Final_OBUF[7]_inst_i_166_n_0 ,\out_Final_OBUF[7]_inst_i_80_0 }),
        .O(result[3:0]),
        .S({\out_Final_OBUF[7]_inst_i_169_n_0 ,\out_Final_OBUF[7]_inst_i_170_n_0 ,\out_Final_OBUF[7]_inst_i_171_n_0 ,\out_Final_OBUF[7]_inst_i_172_n_0 }));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_8
   (O,
    \out_Final_OBUF[23]_inst_i_116_0 ,
    result,
    \out_Final_OBUF[23]_inst_i_116_1 ,
    data,
    \out_Final_OBUF[23]_inst_i_376_0 ,
    \out_Final_OBUF[23]_inst_i_116_2 ,
    \out_Final_OBUF[23]_inst_i_22 ,
    \out_Final_OBUF[23]_inst_i_22_0 ,
    \out_Final_OBUF[23]_inst_i_372 ,
    \out_Final_OBUF[23]_inst_i_519_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_250_0 ,
    \out_Final_OBUF[23]_inst_i_376_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_116_3 ,
    \out_Final_OBUF[23]_inst_i_377_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[23]_inst_i_116_0 ;
  output [7:0]result;
  output [1:0]\out_Final_OBUF[23]_inst_i_116_1 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_376_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_116_2 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_22 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_22_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_372 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_519_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_250_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_376_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_116_3 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_377_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [1:0]\out_Final_OBUF[23]_inst_i_116_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_116_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_116_2 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_116_3 ;
  wire \out_Final_OBUF[23]_inst_i_116_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_116_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_116_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_116_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_164_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_164_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_164_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_164_n_3 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_22 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_22_0 ;
  wire \out_Final_OBUF[23]_inst_i_244_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_245_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_246_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_247_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_248_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_249_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_250_0 ;
  wire \out_Final_OBUF[23]_inst_i_250_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_251_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_370_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_371_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_372 ;
  wire \out_Final_OBUF[23]_inst_i_374_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_375_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_376_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_376_1 ;
  wire \out_Final_OBUF[23]_inst_i_376_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_377_0 ;
  wire \out_Final_OBUF[23]_inst_i_377_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_516_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_516_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_517_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_518_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_518_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_518_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_518_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_518_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_518_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_518_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_518_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_519_0 ;
  wire \out_Final_OBUF[23]_inst_i_519_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_519_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_519_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_519_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_519_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_519_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_519_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_520_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_606_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_698_n_0 ;
  wire [7:0]result;
  wire [18:18]\sum[8]_81 ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_516_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[23]_inst_i_114 
       (.CI(\out_Final_OBUF[23]_inst_i_116_n_0 ),
        .CO(\sum[8]_81 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_116 
       (.CI(\out_Final_OBUF[23]_inst_i_164_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_116_n_0 ,\out_Final_OBUF[23]_inst_i_116_n_1 ,\out_Final_OBUF[23]_inst_i_116_n_2 ,\out_Final_OBUF[23]_inst_i_116_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_244_n_0 ,\out_Final_OBUF[23]_inst_i_245_n_0 ,\out_Final_OBUF[23]_inst_i_246_n_0 ,\out_Final_OBUF[23]_inst_i_247_n_0 }),
        .O(result[7:4]),
        .S({\out_Final_OBUF[23]_inst_i_248_n_0 ,\out_Final_OBUF[23]_inst_i_249_n_0 ,\out_Final_OBUF[23]_inst_i_250_n_0 ,\out_Final_OBUF[23]_inst_i_251_n_0 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_164 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_164_n_0 ,\out_Final_OBUF[23]_inst_i_164_n_1 ,\out_Final_OBUF[23]_inst_i_164_n_2 ,\out_Final_OBUF[23]_inst_i_164_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_370_n_0 ,\out_Final_OBUF[23]_inst_i_371_n_0 ,DI}),
        .O(result[3:0]),
        .S({\out_Final_OBUF[23]_inst_i_374_n_0 ,\out_Final_OBUF[23]_inst_i_375_n_0 ,\out_Final_OBUF[23]_inst_i_376_n_0 ,\out_Final_OBUF[23]_inst_i_377_n_0 }));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_244 
       (.I0(\out_Final_OBUF[23]_inst_i_116_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_516_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_516_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_116_2 [1]),
        .O(\out_Final_OBUF[23]_inst_i_244_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_245 
       (.I0(\out_Final_OBUF[23]_inst_i_516_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_116_2 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_116_2 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_517_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_518_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_245_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_246 
       (.I0(\out_Final_OBUF[23]_inst_i_116_3 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_517_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_518_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_116_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_519_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_518_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_246_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_247 
       (.I0(\out_Final_OBUF[23]_inst_i_116_3 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_518_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_519_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_519_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_518_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_247_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_248 
       (.I0(\out_Final_OBUF[23]_inst_i_516_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_116_2 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_116_2 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_516_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_248_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_249 
       (.I0(\out_Final_OBUF[23]_inst_i_245_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_116_2 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_516_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_516_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_116_2 [1]),
        .O(\out_Final_OBUF[23]_inst_i_249_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_250 
       (.I0(\out_Final_OBUF[23]_inst_i_246_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_116_2 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_516_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_518_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_517_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_116_2 [0]),
        .O(\out_Final_OBUF[23]_inst_i_250_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_251 
       (.I0(\out_Final_OBUF[23]_inst_i_247_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_520_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_116_3 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_518_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_519_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_251_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_370 
       (.I0(\out_Final_OBUF[23]_inst_i_116_3 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_518_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_519_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_519_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_518_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_370_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_371 
       (.I0(\out_Final_OBUF[23]_inst_i_518_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_519_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_376_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_371_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_374 
       (.I0(\out_Final_OBUF[23]_inst_i_370_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_518_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_519_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_116_3 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_518_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_519_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_374_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_375 
       (.I0(\out_Final_OBUF[23]_inst_i_371_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_518_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_519_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_116_3 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_518_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_519_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_375_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_376 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_519_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_518_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_376_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_376_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_377 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_376_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_606_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_377_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_44 
       (.I0(\sum[8]_81 ),
        .I1(\out_Final_OBUF[23]_inst_i_22_0 [1]),
        .I2(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_116_1 [1]));
  LUT5 #(
    .INIT(32'h00E8E800)) 
    \out_Final_OBUF[23]_inst_i_45 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_22 ),
        .I2(\out_Final_OBUF[23]_inst_i_22_0 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_22_0 [1]),
        .I4(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_116_1 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    \out_Final_OBUF[23]_inst_i_46 
       (.I0(\sum[8]_81 ),
        .I1(\out_Final_OBUF[23]_inst_i_22_0 [1]),
        .I2(result[7]),
        .O(\out_Final_OBUF[23]_inst_i_116_0 [1]));
  LUT6 #(
    .INIT(64'h00FF17E817E8FF00)) 
    \out_Final_OBUF[23]_inst_i_47 
       (.I0(result[6]),
        .I1(\out_Final_OBUF[23]_inst_i_22 ),
        .I2(\out_Final_OBUF[23]_inst_i_22_0 [0]),
        .I3(\sum[8]_81 ),
        .I4(result[7]),
        .I5(\out_Final_OBUF[23]_inst_i_22_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_116_0 [0]));
  CARRY4 \out_Final_OBUF[23]_inst_i_516 
       (.CI(\out_Final_OBUF[23]_inst_i_518_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_516_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_516_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_516_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_250_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_517 
       (.CI(\out_Final_OBUF[23]_inst_i_519_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_517_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_518 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_518_n_0 ,\out_Final_OBUF[23]_inst_i_518_n_1 ,\out_Final_OBUF[23]_inst_i_518_n_2 ,\out_Final_OBUF[23]_inst_i_518_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_376_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_518_n_4 ,\out_Final_OBUF[23]_inst_i_518_n_5 ,\out_Final_OBUF[23]_inst_i_518_n_6 ,\out_Final_OBUF[23]_inst_i_518_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_250_0 [1:0],\out_Final_OBUF[23]_inst_i_376_0 [2],\out_Final_OBUF[23]_inst_i_376_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_519 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_519_n_0 ,\out_Final_OBUF[23]_inst_i_519_n_1 ,\out_Final_OBUF[23]_inst_i_519_n_2 ,\out_Final_OBUF[23]_inst_i_519_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_372 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_519_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_519_n_4 ,\out_Final_OBUF[23]_inst_i_519_n_5 ,\out_Final_OBUF[23]_inst_i_519_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_372 [2],S[1],\out_Final_OBUF[23]_inst_i_698_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_520 
       (.I0(\out_Final_OBUF[23]_inst_i_116_2 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_518_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_517_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_520_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_606 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_519_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_377_0 ),
        .O(\out_Final_OBUF[23]_inst_i_606_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_698 
       (.I0(\out_Final_OBUF[23]_inst_i_372 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_519_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_698_n_0 ));
endmodule

(* ORIG_REF_NAME = "bitsAddTree" *) 
module bitsAddTree_9
   (O,
    \out_Final_OBUF[23]_inst_i_164 ,
    \out_Final_OBUF[23]_inst_i_348 ,
    \out_Final_OBUF[23]_inst_i_118_0 ,
    \out_Final_OBUF[23]_inst_i_159 ,
    \out_Final_OBUF[23]_inst_i_116 ,
    \out_Final_OBUF[23]_inst_i_159_0 ,
    \out_Final_OBUF[23]_inst_i_159_1 ,
    \out_Final_OBUF[23]_inst_i_159_2 ,
    \out_Final_OBUF[23]_inst_i_117 ,
    data,
    \out_Final_OBUF[23]_inst_i_384_0 ,
    \out_Final_OBUF[23]_inst_i_118_1 ,
    result,
    \out_Final_OBUF[23]_inst_i_75 ,
    \out_Final_OBUF[23]_inst_i_75_0 ,
    \out_Final_OBUF[23]_inst_i_380 ,
    \out_Final_OBUF[23]_inst_i_524_0 ,
    S,
    \out_Final_OBUF[23]_inst_i_258_0 ,
    \out_Final_OBUF[23]_inst_i_384_1 ,
    DI,
    \out_Final_OBUF[23]_inst_i_118_2 ,
    \out_Final_OBUF[23]_inst_i_385_0 );
  output [0:0]O;
  output [1:0]\out_Final_OBUF[23]_inst_i_164 ;
  output \out_Final_OBUF[23]_inst_i_348 ;
  output [8:0]\out_Final_OBUF[23]_inst_i_118_0 ;
  output \out_Final_OBUF[23]_inst_i_159 ;
  output [2:0]\out_Final_OBUF[23]_inst_i_116 ;
  output \out_Final_OBUF[23]_inst_i_159_0 ;
  output \out_Final_OBUF[23]_inst_i_159_1 ;
  output \out_Final_OBUF[23]_inst_i_159_2 ;
  output \out_Final_OBUF[23]_inst_i_117 ;
  input [1:0]data;
  input [2:0]\out_Final_OBUF[23]_inst_i_384_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_118_1 ;
  input [4:0]result;
  input [6:0]\out_Final_OBUF[23]_inst_i_75 ;
  input [6:0]\out_Final_OBUF[23]_inst_i_75_0 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_380 ;
  input [2:0]\out_Final_OBUF[23]_inst_i_524_0 ;
  input [1:0]S;
  input [2:0]\out_Final_OBUF[23]_inst_i_258_0 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_384_1 ;
  input [1:0]DI;
  input [2:0]\out_Final_OBUF[23]_inst_i_118_2 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_385_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]S;
  wire [1:0]data;
  wire [2:0]\out_Final_OBUF[23]_inst_i_116 ;
  wire \out_Final_OBUF[23]_inst_i_117 ;
  wire [8:0]\out_Final_OBUF[23]_inst_i_118_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_118_1 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_118_2 ;
  wire \out_Final_OBUF[23]_inst_i_118_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_118_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_118_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_118_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_159 ;
  wire \out_Final_OBUF[23]_inst_i_159_0 ;
  wire \out_Final_OBUF[23]_inst_i_159_1 ;
  wire \out_Final_OBUF[23]_inst_i_159_2 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_164 ;
  wire \out_Final_OBUF[23]_inst_i_166_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_166_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_166_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_166_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_252_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_253_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_254_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_255_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_256_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_257_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_258_0 ;
  wire \out_Final_OBUF[23]_inst_i_258_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_259_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_348 ;
  wire \out_Final_OBUF[23]_inst_i_378_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_379_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_380 ;
  wire \out_Final_OBUF[23]_inst_i_382_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_383_n_0 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_384_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_384_1 ;
  wire \out_Final_OBUF[23]_inst_i_384_n_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_385_0 ;
  wire \out_Final_OBUF[23]_inst_i_385_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_521_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_521_n_7 ;
  wire \out_Final_OBUF[23]_inst_i_522_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_523_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_523_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_523_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_523_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_523_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_523_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_523_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_523_n_7 ;
  wire [2:0]\out_Final_OBUF[23]_inst_i_524_0 ;
  wire \out_Final_OBUF[23]_inst_i_524_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_524_n_1 ;
  wire \out_Final_OBUF[23]_inst_i_524_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_524_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_524_n_4 ;
  wire \out_Final_OBUF[23]_inst_i_524_n_5 ;
  wire \out_Final_OBUF[23]_inst_i_524_n_6 ;
  wire \out_Final_OBUF[23]_inst_i_525_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_607_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_702_n_0 ;
  wire [6:0]\out_Final_OBUF[23]_inst_i_75 ;
  wire [6:0]\out_Final_OBUF[23]_inst_i_75_0 ;
  wire [4:0]result;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_521_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  CARRY4 \out_Final_OBUF[23]_inst_i_115 
       (.CI(\out_Final_OBUF[23]_inst_i_118_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_118_0 [8]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_118 
       (.CI(\out_Final_OBUF[23]_inst_i_166_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_118_n_0 ,\out_Final_OBUF[23]_inst_i_118_n_1 ,\out_Final_OBUF[23]_inst_i_118_n_2 ,\out_Final_OBUF[23]_inst_i_118_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_252_n_0 ,\out_Final_OBUF[23]_inst_i_253_n_0 ,\out_Final_OBUF[23]_inst_i_254_n_0 ,\out_Final_OBUF[23]_inst_i_255_n_0 }),
        .O(\out_Final_OBUF[23]_inst_i_118_0 [7:4]),
        .S({\out_Final_OBUF[23]_inst_i_256_n_0 ,\out_Final_OBUF[23]_inst_i_257_n_0 ,\out_Final_OBUF[23]_inst_i_258_n_0 ,\out_Final_OBUF[23]_inst_i_259_n_0 }));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_151 
       (.I0(result[1]),
        .I1(\out_Final_OBUF[23]_inst_i_159 ),
        .I2(\out_Final_OBUF[23]_inst_i_118_0 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_75 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_75_0 [1]),
        .O(\out_Final_OBUF[23]_inst_i_164 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_152 
       (.I0(result[0]),
        .I1(\out_Final_OBUF[23]_inst_i_348 ),
        .I2(\out_Final_OBUF[23]_inst_i_118_0 [1]),
        .I3(\out_Final_OBUF[23]_inst_i_75 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_75_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_164 [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_161 
       (.I0(\out_Final_OBUF[23]_inst_i_118_0 [6]),
        .I1(\out_Final_OBUF[23]_inst_i_75_0 [5]),
        .I2(\out_Final_OBUF[23]_inst_i_75 [5]),
        .O(\out_Final_OBUF[23]_inst_i_159_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_163 
       (.I0(\out_Final_OBUF[23]_inst_i_118_0 [5]),
        .I1(\out_Final_OBUF[23]_inst_i_75_0 [4]),
        .I2(\out_Final_OBUF[23]_inst_i_75 [4]),
        .O(\out_Final_OBUF[23]_inst_i_159_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_165 
       (.I0(\out_Final_OBUF[23]_inst_i_118_0 [4]),
        .I1(\out_Final_OBUF[23]_inst_i_75_0 [3]),
        .I2(\out_Final_OBUF[23]_inst_i_75 [3]),
        .O(\out_Final_OBUF[23]_inst_i_159_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_166 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_166_n_0 ,\out_Final_OBUF[23]_inst_i_166_n_1 ,\out_Final_OBUF[23]_inst_i_166_n_2 ,\out_Final_OBUF[23]_inst_i_166_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\out_Final_OBUF[23]_inst_i_378_n_0 ,\out_Final_OBUF[23]_inst_i_379_n_0 ,DI}),
        .O(\out_Final_OBUF[23]_inst_i_118_0 [3:0]),
        .S({\out_Final_OBUF[23]_inst_i_382_n_0 ,\out_Final_OBUF[23]_inst_i_383_n_0 ,\out_Final_OBUF[23]_inst_i_384_n_0 ,\out_Final_OBUF[23]_inst_i_385_n_0 }));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_167 
       (.I0(\out_Final_OBUF[23]_inst_i_118_0 [7]),
        .I1(\out_Final_OBUF[23]_inst_i_75_0 [6]),
        .I2(\out_Final_OBUF[23]_inst_i_75 [6]),
        .O(\out_Final_OBUF[23]_inst_i_117 ));
  LUT4 #(
    .INIT(16'h6000)) 
    \out_Final_OBUF[23]_inst_i_252 
       (.I0(\out_Final_OBUF[23]_inst_i_118_1 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_521_n_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_521_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_118_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_252_n_0 ));
  LUT5 #(
    .INIT(32'h66606000)) 
    \out_Final_OBUF[23]_inst_i_253 
       (.I0(\out_Final_OBUF[23]_inst_i_521_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_118_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_118_1 [0]),
        .I3(\out_Final_OBUF[23]_inst_i_522_n_3 ),
        .I4(\out_Final_OBUF[23]_inst_i_523_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_253_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \out_Final_OBUF[23]_inst_i_254 
       (.I0(\out_Final_OBUF[23]_inst_i_118_2 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_522_n_3 ),
        .I2(\out_Final_OBUF[23]_inst_i_523_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_118_1 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_524_n_4 ),
        .I5(\out_Final_OBUF[23]_inst_i_523_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_254_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_255 
       (.I0(\out_Final_OBUF[23]_inst_i_118_2 [1]),
        .I1(\out_Final_OBUF[23]_inst_i_523_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_524_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_524_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_523_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_255_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \out_Final_OBUF[23]_inst_i_256 
       (.I0(\out_Final_OBUF[23]_inst_i_521_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_118_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_118_1 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_521_n_2 ),
        .O(\out_Final_OBUF[23]_inst_i_256_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_257 
       (.I0(\out_Final_OBUF[23]_inst_i_253_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_118_1 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_521_n_2 ),
        .I3(\out_Final_OBUF[23]_inst_i_521_n_7 ),
        .I4(\out_Final_OBUF[23]_inst_i_118_1 [1]),
        .O(\out_Final_OBUF[23]_inst_i_257_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_258 
       (.I0(\out_Final_OBUF[23]_inst_i_254_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_118_1 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_521_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_523_n_4 ),
        .I4(\out_Final_OBUF[23]_inst_i_522_n_3 ),
        .I5(\out_Final_OBUF[23]_inst_i_118_1 [0]),
        .O(\out_Final_OBUF[23]_inst_i_258_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \out_Final_OBUF[23]_inst_i_259 
       (.I0(\out_Final_OBUF[23]_inst_i_255_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_525_n_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_118_2 [2]),
        .I3(\out_Final_OBUF[23]_inst_i_523_n_5 ),
        .I4(\out_Final_OBUF[23]_inst_i_524_n_4 ),
        .O(\out_Final_OBUF[23]_inst_i_259_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_347 
       (.I0(\out_Final_OBUF[23]_inst_i_118_0 [3]),
        .I1(\out_Final_OBUF[23]_inst_i_75_0 [2]),
        .I2(\out_Final_OBUF[23]_inst_i_75 [2]),
        .O(\out_Final_OBUF[23]_inst_i_159 ));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_349 
       (.I0(\out_Final_OBUF[23]_inst_i_118_0 [2]),
        .I1(\out_Final_OBUF[23]_inst_i_75_0 [1]),
        .I2(\out_Final_OBUF[23]_inst_i_75 [1]),
        .O(\out_Final_OBUF[23]_inst_i_348 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \out_Final_OBUF[23]_inst_i_378 
       (.I0(\out_Final_OBUF[23]_inst_i_118_2 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_523_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_524_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_524_n_6 ),
        .I4(\out_Final_OBUF[23]_inst_i_523_n_7 ),
        .O(\out_Final_OBUF[23]_inst_i_378_n_0 ));
  LUT5 #(
    .INIT(32'h00606000)) 
    \out_Final_OBUF[23]_inst_i_379 
       (.I0(\out_Final_OBUF[23]_inst_i_523_n_7 ),
        .I1(\out_Final_OBUF[23]_inst_i_524_n_6 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_384_0 [0]),
        .O(\out_Final_OBUF[23]_inst_i_379_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_382 
       (.I0(\out_Final_OBUF[23]_inst_i_378_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_523_n_5 ),
        .I2(\out_Final_OBUF[23]_inst_i_524_n_4 ),
        .I3(\out_Final_OBUF[23]_inst_i_118_2 [1]),
        .I4(\out_Final_OBUF[23]_inst_i_523_n_6 ),
        .I5(\out_Final_OBUF[23]_inst_i_524_n_5 ),
        .O(\out_Final_OBUF[23]_inst_i_382_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \out_Final_OBUF[23]_inst_i_383 
       (.I0(\out_Final_OBUF[23]_inst_i_379_n_0 ),
        .I1(\out_Final_OBUF[23]_inst_i_523_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_524_n_5 ),
        .I3(\out_Final_OBUF[23]_inst_i_118_2 [0]),
        .I4(\out_Final_OBUF[23]_inst_i_523_n_7 ),
        .I5(\out_Final_OBUF[23]_inst_i_524_n_6 ),
        .O(\out_Final_OBUF[23]_inst_i_383_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696969696)) 
    \out_Final_OBUF[23]_inst_i_384 
       (.I0(DI[1]),
        .I1(\out_Final_OBUF[23]_inst_i_524_n_6 ),
        .I2(\out_Final_OBUF[23]_inst_i_523_n_7 ),
        .I3(\out_Final_OBUF[23]_inst_i_384_0 [0]),
        .I4(data[1]),
        .I5(O),
        .O(\out_Final_OBUF[23]_inst_i_384_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \out_Final_OBUF[23]_inst_i_385 
       (.I0(DI[0]),
        .I1(O),
        .I2(\out_Final_OBUF[23]_inst_i_384_0 [0]),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_607_n_0 ),
        .O(\out_Final_OBUF[23]_inst_i_385_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_521 
       (.CI(\out_Final_OBUF[23]_inst_i_523_n_0 ),
        .CO({\out_Final_OBUF[23]_inst_i_521_n_2 ,\NLW_out_Final_OBUF[23]_inst_i_521_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\out_Final_OBUF[23]_inst_i_521_n_7 ),
        .S({\<const0> ,\<const0> ,\<const1> ,\out_Final_OBUF[23]_inst_i_258_0 [2]}));
  CARRY4 \out_Final_OBUF[23]_inst_i_522 
       (.CI(\out_Final_OBUF[23]_inst_i_524_n_0 ),
        .CO(\out_Final_OBUF[23]_inst_i_522_n_3 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  CARRY4 \out_Final_OBUF[23]_inst_i_523 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_523_n_0 ,\out_Final_OBUF[23]_inst_i_523_n_1 ,\out_Final_OBUF[23]_inst_i_523_n_2 ,\out_Final_OBUF[23]_inst_i_523_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\out_Final_OBUF[23]_inst_i_384_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_523_n_4 ,\out_Final_OBUF[23]_inst_i_523_n_5 ,\out_Final_OBUF[23]_inst_i_523_n_6 ,\out_Final_OBUF[23]_inst_i_523_n_7 }),
        .S({\out_Final_OBUF[23]_inst_i_258_0 [1:0],\out_Final_OBUF[23]_inst_i_384_0 [2],\out_Final_OBUF[23]_inst_i_384_1 }));
  CARRY4 \out_Final_OBUF[23]_inst_i_524 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[23]_inst_i_524_n_0 ,\out_Final_OBUF[23]_inst_i_524_n_1 ,\out_Final_OBUF[23]_inst_i_524_n_2 ,\out_Final_OBUF[23]_inst_i_524_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\out_Final_OBUF[23]_inst_i_380 [1],\<const0> ,\out_Final_OBUF[23]_inst_i_524_0 [1]}),
        .O({\out_Final_OBUF[23]_inst_i_524_n_4 ,\out_Final_OBUF[23]_inst_i_524_n_5 ,\out_Final_OBUF[23]_inst_i_524_n_6 ,O}),
        .S({\out_Final_OBUF[23]_inst_i_380 [2],S[1],\out_Final_OBUF[23]_inst_i_702_n_0 ,S[0]}));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[23]_inst_i_525 
       (.I0(\out_Final_OBUF[23]_inst_i_118_1 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_523_n_4 ),
        .I2(\out_Final_OBUF[23]_inst_i_522_n_3 ),
        .O(\out_Final_OBUF[23]_inst_i_525_n_0 ));
  LUT3 #(
    .INIT(8'hD7)) 
    \out_Final_OBUF[23]_inst_i_607 
       (.I0(data[0]),
        .I1(\out_Final_OBUF[23]_inst_i_524_0 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_385_0 ),
        .O(\out_Final_OBUF[23]_inst_i_607_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_Final_OBUF[23]_inst_i_702 
       (.I0(\out_Final_OBUF[23]_inst_i_380 [0]),
        .I1(\out_Final_OBUF[23]_inst_i_524_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_702_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_71 
       (.I0(result[4]),
        .I1(\out_Final_OBUF[23]_inst_i_159_2 ),
        .I2(\out_Final_OBUF[23]_inst_i_118_0 [5]),
        .I3(\out_Final_OBUF[23]_inst_i_75 [4]),
        .I4(\out_Final_OBUF[23]_inst_i_75_0 [4]),
        .O(\out_Final_OBUF[23]_inst_i_116 [2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_72 
       (.I0(result[3]),
        .I1(\out_Final_OBUF[23]_inst_i_159_1 ),
        .I2(\out_Final_OBUF[23]_inst_i_118_0 [4]),
        .I3(\out_Final_OBUF[23]_inst_i_75 [3]),
        .I4(\out_Final_OBUF[23]_inst_i_75_0 [3]),
        .O(\out_Final_OBUF[23]_inst_i_116 [1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \out_Final_OBUF[23]_inst_i_73 
       (.I0(result[2]),
        .I1(\out_Final_OBUF[23]_inst_i_159_0 ),
        .I2(\out_Final_OBUF[23]_inst_i_118_0 [3]),
        .I3(\out_Final_OBUF[23]_inst_i_75 [2]),
        .I4(\out_Final_OBUF[23]_inst_i_75_0 [2]),
        .O(\out_Final_OBUF[23]_inst_i_116 [0]));
endmodule

module calculation
   (reg_out_O,
    clk,
    A,
    B,
    rst_IBUF);
  output [23:0]reg_out_O;
  input clk;
  input [127:0]A;
  input [127:0]B;
  input rst_IBUF;

  wire \<const0> ;
  wire \<const1> ;
  wire [127:0]A;
  wire [127:0]B;
  wire \adder_tree_sum[0].Sum_n_20 ;
  wire \adder_tree_sum[0].list_sum[0].listSum_n_0 ;
  wire \adder_tree_sum[0].list_sum[0].listSum_n_1 ;
  wire \adder_tree_sum[0].list_sum[0].listSum_n_11 ;
  wire \adder_tree_sum[0].list_sum[0].listSum_n_12 ;
  wire \adder_tree_sum[0].list_sum[0].listSum_n_2 ;
  wire \adder_tree_sum[0].list_sum[0].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[0].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[0].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[0].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[0].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[0].list_sum[0].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[0].list_sum[0].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[0].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[0].list_sum[0].list_instances[7].list_n_5 ;
  wire \adder_tree_sum[0].list_sum[0].list_instances[7].list_n_6 ;
  wire \adder_tree_sum[0].list_sum[1].listSum_n_0 ;
  wire \adder_tree_sum[0].list_sum[1].listSum_n_1 ;
  wire \adder_tree_sum[0].list_sum[1].listSum_n_13 ;
  wire \adder_tree_sum[0].list_sum[1].listSum_n_14 ;
  wire \adder_tree_sum[0].list_sum[1].listSum_n_15 ;
  wire \adder_tree_sum[0].list_sum[1].listSum_n_16 ;
  wire \adder_tree_sum[0].list_sum[1].listSum_n_17 ;
  wire \adder_tree_sum[0].list_sum[1].listSum_n_18 ;
  wire \adder_tree_sum[0].list_sum[1].listSum_n_19 ;
  wire \adder_tree_sum[0].list_sum[1].listSum_n_2 ;
  wire \adder_tree_sum[0].list_sum[1].listSum_n_20 ;
  wire \adder_tree_sum[0].list_sum[1].listSum_n_3 ;
  wire \adder_tree_sum[0].list_sum[1].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[1].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[1].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[1].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[1].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[0].list_sum[1].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[0].list_sum[1].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[1].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[0].list_sum[2].listSum_n_0 ;
  wire \adder_tree_sum[0].list_sum[2].listSum_n_1 ;
  wire \adder_tree_sum[0].list_sum[2].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[2].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[2].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[2].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[2].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[0].list_sum[2].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[3].listSum_n_0 ;
  wire \adder_tree_sum[0].list_sum[3].listSum_n_1 ;
  wire \adder_tree_sum[0].list_sum[3].listSum_n_12 ;
  wire \adder_tree_sum[0].list_sum[3].listSum_n_2 ;
  wire \adder_tree_sum[0].list_sum[3].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[3].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[3].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[3].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[3].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[0].list_sum[3].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[0].list_sum[3].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[4].listSum_n_0 ;
  wire \adder_tree_sum[0].list_sum[4].listSum_n_1 ;
  wire \adder_tree_sum[0].list_sum[4].listSum_n_11 ;
  wire \adder_tree_sum[0].list_sum[4].listSum_n_12 ;
  wire \adder_tree_sum[0].list_sum[4].listSum_n_2 ;
  wire \adder_tree_sum[0].list_sum[4].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[4].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[4].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[4].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[4].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[0].list_sum[4].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[0].list_sum[4].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[4].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[0].list_sum[4].list_instances[7].list_n_5 ;
  wire \adder_tree_sum[0].list_sum[4].list_instances[7].list_n_6 ;
  wire \adder_tree_sum[0].list_sum[5].listSum_n_0 ;
  wire \adder_tree_sum[0].list_sum[5].listSum_n_1 ;
  wire \adder_tree_sum[0].list_sum[5].listSum_n_13 ;
  wire \adder_tree_sum[0].list_sum[5].listSum_n_14 ;
  wire \adder_tree_sum[0].list_sum[5].listSum_n_15 ;
  wire \adder_tree_sum[0].list_sum[5].listSum_n_16 ;
  wire \adder_tree_sum[0].list_sum[5].listSum_n_17 ;
  wire \adder_tree_sum[0].list_sum[5].listSum_n_18 ;
  wire \adder_tree_sum[0].list_sum[5].listSum_n_19 ;
  wire \adder_tree_sum[0].list_sum[5].listSum_n_2 ;
  wire \adder_tree_sum[0].list_sum[5].listSum_n_20 ;
  wire \adder_tree_sum[0].list_sum[5].listSum_n_3 ;
  wire \adder_tree_sum[0].list_sum[5].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[5].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[5].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[5].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[5].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[0].list_sum[5].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[0].list_sum[5].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[5].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[0].list_sum[6].listSum_n_0 ;
  wire \adder_tree_sum[0].list_sum[6].listSum_n_1 ;
  wire \adder_tree_sum[0].list_sum[6].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[6].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[6].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[6].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[6].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[0].list_sum[6].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[7].listSum_n_0 ;
  wire \adder_tree_sum[0].list_sum[7].listSum_n_1 ;
  wire \adder_tree_sum[0].list_sum[7].listSum_n_12 ;
  wire \adder_tree_sum[0].list_sum[7].listSum_n_2 ;
  wire \adder_tree_sum[0].list_sum[7].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[7].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[7].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[7].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[7].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[0].list_sum[7].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[0].list_sum[7].list_instances[7].list_n_1 ;
  wire \adder_tree_sum[1].list_sum[0].listSum_n_0 ;
  wire \adder_tree_sum[1].list_sum[0].listSum_n_1 ;
  wire \adder_tree_sum[1].list_sum[0].listSum_n_11 ;
  wire \adder_tree_sum[1].list_sum[0].listSum_n_12 ;
  wire \adder_tree_sum[1].list_sum[0].listSum_n_2 ;
  wire \adder_tree_sum[1].list_sum[0].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[0].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[0].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[0].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[0].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[1].list_sum[0].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[1].list_sum[0].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[0].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[1].list_sum[0].list_instances[7].list_n_5 ;
  wire \adder_tree_sum[1].list_sum[0].list_instances[7].list_n_6 ;
  wire \adder_tree_sum[1].list_sum[1].listSum_n_0 ;
  wire \adder_tree_sum[1].list_sum[1].listSum_n_1 ;
  wire \adder_tree_sum[1].list_sum[1].listSum_n_13 ;
  wire \adder_tree_sum[1].list_sum[1].listSum_n_14 ;
  wire \adder_tree_sum[1].list_sum[1].listSum_n_15 ;
  wire \adder_tree_sum[1].list_sum[1].listSum_n_16 ;
  wire \adder_tree_sum[1].list_sum[1].listSum_n_17 ;
  wire \adder_tree_sum[1].list_sum[1].listSum_n_18 ;
  wire \adder_tree_sum[1].list_sum[1].listSum_n_19 ;
  wire \adder_tree_sum[1].list_sum[1].listSum_n_2 ;
  wire \adder_tree_sum[1].list_sum[1].listSum_n_20 ;
  wire \adder_tree_sum[1].list_sum[1].listSum_n_3 ;
  wire \adder_tree_sum[1].list_sum[1].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[1].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[1].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[1].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[1].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[1].list_sum[1].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[1].list_sum[1].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[1].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[1].list_sum[2].listSum_n_0 ;
  wire \adder_tree_sum[1].list_sum[2].listSum_n_1 ;
  wire \adder_tree_sum[1].list_sum[2].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[2].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[2].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[2].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[2].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[1].list_sum[2].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[3].listSum_n_0 ;
  wire \adder_tree_sum[1].list_sum[3].listSum_n_1 ;
  wire \adder_tree_sum[1].list_sum[3].listSum_n_12 ;
  wire \adder_tree_sum[1].list_sum[3].listSum_n_2 ;
  wire \adder_tree_sum[1].list_sum[3].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[3].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[3].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[3].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[3].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[1].list_sum[3].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[1].list_sum[3].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[4].listSum_n_0 ;
  wire \adder_tree_sum[1].list_sum[4].listSum_n_1 ;
  wire \adder_tree_sum[1].list_sum[4].listSum_n_11 ;
  wire \adder_tree_sum[1].list_sum[4].listSum_n_12 ;
  wire \adder_tree_sum[1].list_sum[4].listSum_n_2 ;
  wire \adder_tree_sum[1].list_sum[4].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[4].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[4].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[4].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[4].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[1].list_sum[4].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[1].list_sum[4].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[4].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[1].list_sum[4].list_instances[7].list_n_5 ;
  wire \adder_tree_sum[1].list_sum[4].list_instances[7].list_n_6 ;
  wire \adder_tree_sum[1].list_sum[5].listSum_n_0 ;
  wire \adder_tree_sum[1].list_sum[5].listSum_n_1 ;
  wire \adder_tree_sum[1].list_sum[5].listSum_n_13 ;
  wire \adder_tree_sum[1].list_sum[5].listSum_n_14 ;
  wire \adder_tree_sum[1].list_sum[5].listSum_n_15 ;
  wire \adder_tree_sum[1].list_sum[5].listSum_n_16 ;
  wire \adder_tree_sum[1].list_sum[5].listSum_n_17 ;
  wire \adder_tree_sum[1].list_sum[5].listSum_n_18 ;
  wire \adder_tree_sum[1].list_sum[5].listSum_n_19 ;
  wire \adder_tree_sum[1].list_sum[5].listSum_n_2 ;
  wire \adder_tree_sum[1].list_sum[5].listSum_n_20 ;
  wire \adder_tree_sum[1].list_sum[5].listSum_n_3 ;
  wire \adder_tree_sum[1].list_sum[5].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[5].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[5].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[5].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[5].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[1].list_sum[5].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[1].list_sum[5].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[5].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[1].list_sum[6].listSum_n_0 ;
  wire \adder_tree_sum[1].list_sum[6].listSum_n_1 ;
  wire \adder_tree_sum[1].list_sum[6].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[6].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[6].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[6].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[6].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[1].list_sum[6].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[7].listSum_n_0 ;
  wire \adder_tree_sum[1].list_sum[7].listSum_n_1 ;
  wire \adder_tree_sum[1].list_sum[7].listSum_n_12 ;
  wire \adder_tree_sum[1].list_sum[7].listSum_n_2 ;
  wire \adder_tree_sum[1].list_sum[7].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[7].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[7].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[7].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[7].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[1].list_sum[7].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[1].list_sum[7].list_instances[7].list_n_1 ;
  wire \adder_tree_sum[2].Sum_n_20 ;
  wire \adder_tree_sum[2].Sum_n_21 ;
  wire \adder_tree_sum[2].Sum_n_22 ;
  wire \adder_tree_sum[2].Sum_n_23 ;
  wire \adder_tree_sum[2].Sum_n_24 ;
  wire \adder_tree_sum[2].Sum_n_25 ;
  wire \adder_tree_sum[2].Sum_n_26 ;
  wire \adder_tree_sum[2].Sum_n_27 ;
  wire \adder_tree_sum[2].Sum_n_28 ;
  wire \adder_tree_sum[2].Sum_n_29 ;
  wire \adder_tree_sum[2].Sum_n_30 ;
  wire \adder_tree_sum[2].Sum_n_31 ;
  wire \adder_tree_sum[2].Sum_n_32 ;
  wire \adder_tree_sum[2].Sum_n_33 ;
  wire \adder_tree_sum[2].Sum_n_34 ;
  wire \adder_tree_sum[2].Sum_n_35 ;
  wire \adder_tree_sum[2].Sum_n_36 ;
  wire \adder_tree_sum[2].Sum_n_37 ;
  wire \adder_tree_sum[2].Sum_n_38 ;
  wire \adder_tree_sum[2].Sum_n_39 ;
  wire \adder_tree_sum[2].Sum_n_40 ;
  wire \adder_tree_sum[2].Sum_n_41 ;
  wire \adder_tree_sum[2].Sum_n_42 ;
  wire \adder_tree_sum[2].Sum_n_43 ;
  wire \adder_tree_sum[2].Sum_n_44 ;
  wire \adder_tree_sum[2].Sum_n_45 ;
  wire \adder_tree_sum[2].Sum_n_46 ;
  wire \adder_tree_sum[2].Sum_n_47 ;
  wire \adder_tree_sum[2].Sum_n_48 ;
  wire \adder_tree_sum[2].Sum_n_49 ;
  wire \adder_tree_sum[2].Sum_n_50 ;
  wire \adder_tree_sum[2].Sum_n_51 ;
  wire \adder_tree_sum[2].Sum_n_52 ;
  wire \adder_tree_sum[2].Sum_n_53 ;
  wire \adder_tree_sum[2].Sum_n_54 ;
  wire \adder_tree_sum[2].Sum_n_55 ;
  wire \adder_tree_sum[2].Sum_n_56 ;
  wire \adder_tree_sum[2].Sum_n_57 ;
  wire \adder_tree_sum[2].list_sum[0].listSum_n_0 ;
  wire \adder_tree_sum[2].list_sum[0].listSum_n_1 ;
  wire \adder_tree_sum[2].list_sum[0].listSum_n_11 ;
  wire \adder_tree_sum[2].list_sum[0].listSum_n_12 ;
  wire \adder_tree_sum[2].list_sum[0].listSum_n_2 ;
  wire \adder_tree_sum[2].list_sum[0].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[0].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[0].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[0].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[0].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[2].list_sum[0].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[2].list_sum[0].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[0].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[2].list_sum[0].list_instances[7].list_n_5 ;
  wire \adder_tree_sum[2].list_sum[0].list_instances[7].list_n_6 ;
  wire \adder_tree_sum[2].list_sum[1].listSum_n_0 ;
  wire \adder_tree_sum[2].list_sum[1].listSum_n_1 ;
  wire \adder_tree_sum[2].list_sum[1].listSum_n_13 ;
  wire \adder_tree_sum[2].list_sum[1].listSum_n_14 ;
  wire \adder_tree_sum[2].list_sum[1].listSum_n_15 ;
  wire \adder_tree_sum[2].list_sum[1].listSum_n_16 ;
  wire \adder_tree_sum[2].list_sum[1].listSum_n_17 ;
  wire \adder_tree_sum[2].list_sum[1].listSum_n_18 ;
  wire \adder_tree_sum[2].list_sum[1].listSum_n_19 ;
  wire \adder_tree_sum[2].list_sum[1].listSum_n_2 ;
  wire \adder_tree_sum[2].list_sum[1].listSum_n_20 ;
  wire \adder_tree_sum[2].list_sum[1].listSum_n_3 ;
  wire \adder_tree_sum[2].list_sum[1].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[1].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[1].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[1].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[1].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[2].list_sum[1].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[2].list_sum[1].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[1].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[2].list_sum[2].listSum_n_0 ;
  wire \adder_tree_sum[2].list_sum[2].listSum_n_1 ;
  wire \adder_tree_sum[2].list_sum[2].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[2].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[2].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[2].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[2].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[2].list_sum[2].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[3].listSum_n_0 ;
  wire \adder_tree_sum[2].list_sum[3].listSum_n_1 ;
  wire \adder_tree_sum[2].list_sum[3].listSum_n_12 ;
  wire \adder_tree_sum[2].list_sum[3].listSum_n_2 ;
  wire \adder_tree_sum[2].list_sum[3].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[3].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[3].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[3].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[3].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[2].list_sum[3].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[2].list_sum[3].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[4].listSum_n_0 ;
  wire \adder_tree_sum[2].list_sum[4].listSum_n_1 ;
  wire \adder_tree_sum[2].list_sum[4].listSum_n_11 ;
  wire \adder_tree_sum[2].list_sum[4].listSum_n_12 ;
  wire \adder_tree_sum[2].list_sum[4].listSum_n_2 ;
  wire \adder_tree_sum[2].list_sum[4].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[4].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[4].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[4].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[4].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[2].list_sum[4].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[2].list_sum[4].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[4].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[2].list_sum[4].list_instances[7].list_n_5 ;
  wire \adder_tree_sum[2].list_sum[4].list_instances[7].list_n_6 ;
  wire \adder_tree_sum[2].list_sum[5].listSum_n_0 ;
  wire \adder_tree_sum[2].list_sum[5].listSum_n_1 ;
  wire \adder_tree_sum[2].list_sum[5].listSum_n_13 ;
  wire \adder_tree_sum[2].list_sum[5].listSum_n_14 ;
  wire \adder_tree_sum[2].list_sum[5].listSum_n_15 ;
  wire \adder_tree_sum[2].list_sum[5].listSum_n_16 ;
  wire \adder_tree_sum[2].list_sum[5].listSum_n_17 ;
  wire \adder_tree_sum[2].list_sum[5].listSum_n_18 ;
  wire \adder_tree_sum[2].list_sum[5].listSum_n_19 ;
  wire \adder_tree_sum[2].list_sum[5].listSum_n_2 ;
  wire \adder_tree_sum[2].list_sum[5].listSum_n_20 ;
  wire \adder_tree_sum[2].list_sum[5].listSum_n_3 ;
  wire \adder_tree_sum[2].list_sum[5].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[5].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[5].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[5].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[5].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[2].list_sum[5].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[2].list_sum[5].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[5].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[2].list_sum[6].listSum_n_0 ;
  wire \adder_tree_sum[2].list_sum[6].listSum_n_1 ;
  wire \adder_tree_sum[2].list_sum[6].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[6].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[6].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[6].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[6].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[2].list_sum[6].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[7].listSum_n_0 ;
  wire \adder_tree_sum[2].list_sum[7].listSum_n_1 ;
  wire \adder_tree_sum[2].list_sum[7].listSum_n_12 ;
  wire \adder_tree_sum[2].list_sum[7].listSum_n_2 ;
  wire \adder_tree_sum[2].list_sum[7].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[7].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[7].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[7].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[7].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[2].list_sum[7].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[2].list_sum[7].list_instances[7].list_n_1 ;
  wire \adder_tree_sum[2].list_sum[7].list_instances[7].list_n_5 ;
  wire \adder_tree_sum[3].Sum_n_20 ;
  wire \adder_tree_sum[3].list_sum[0].listSum_n_0 ;
  wire \adder_tree_sum[3].list_sum[0].listSum_n_1 ;
  wire \adder_tree_sum[3].list_sum[0].listSum_n_11 ;
  wire \adder_tree_sum[3].list_sum[0].listSum_n_12 ;
  wire \adder_tree_sum[3].list_sum[0].listSum_n_2 ;
  wire \adder_tree_sum[3].list_sum[0].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[0].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[0].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[0].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[0].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[3].list_sum[0].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[3].list_sum[0].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[0].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[3].list_sum[0].list_instances[7].list_n_5 ;
  wire \adder_tree_sum[3].list_sum[0].list_instances[7].list_n_6 ;
  wire \adder_tree_sum[3].list_sum[1].listSum_n_0 ;
  wire \adder_tree_sum[3].list_sum[1].listSum_n_1 ;
  wire \adder_tree_sum[3].list_sum[1].listSum_n_13 ;
  wire \adder_tree_sum[3].list_sum[1].listSum_n_14 ;
  wire \adder_tree_sum[3].list_sum[1].listSum_n_15 ;
  wire \adder_tree_sum[3].list_sum[1].listSum_n_16 ;
  wire \adder_tree_sum[3].list_sum[1].listSum_n_17 ;
  wire \adder_tree_sum[3].list_sum[1].listSum_n_18 ;
  wire \adder_tree_sum[3].list_sum[1].listSum_n_19 ;
  wire \adder_tree_sum[3].list_sum[1].listSum_n_2 ;
  wire \adder_tree_sum[3].list_sum[1].listSum_n_20 ;
  wire \adder_tree_sum[3].list_sum[1].listSum_n_3 ;
  wire \adder_tree_sum[3].list_sum[1].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[1].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[1].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[1].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[1].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[3].list_sum[1].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[3].list_sum[1].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[1].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[3].list_sum[2].listSum_n_0 ;
  wire \adder_tree_sum[3].list_sum[2].listSum_n_1 ;
  wire \adder_tree_sum[3].list_sum[2].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[2].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[2].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[2].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[2].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[3].list_sum[2].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[3].listSum_n_0 ;
  wire \adder_tree_sum[3].list_sum[3].listSum_n_1 ;
  wire \adder_tree_sum[3].list_sum[3].listSum_n_12 ;
  wire \adder_tree_sum[3].list_sum[3].listSum_n_2 ;
  wire \adder_tree_sum[3].list_sum[3].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[3].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[3].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[3].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[3].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[3].list_sum[3].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[3].list_sum[3].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[4].listSum_n_0 ;
  wire \adder_tree_sum[3].list_sum[4].listSum_n_1 ;
  wire \adder_tree_sum[3].list_sum[4].listSum_n_11 ;
  wire \adder_tree_sum[3].list_sum[4].listSum_n_12 ;
  wire \adder_tree_sum[3].list_sum[4].listSum_n_2 ;
  wire \adder_tree_sum[3].list_sum[4].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[4].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[4].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[4].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[4].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[3].list_sum[4].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[3].list_sum[4].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[4].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[3].list_sum[4].list_instances[7].list_n_5 ;
  wire \adder_tree_sum[3].list_sum[4].list_instances[7].list_n_6 ;
  wire \adder_tree_sum[3].list_sum[5].listSum_n_0 ;
  wire \adder_tree_sum[3].list_sum[5].listSum_n_1 ;
  wire \adder_tree_sum[3].list_sum[5].listSum_n_13 ;
  wire \adder_tree_sum[3].list_sum[5].listSum_n_14 ;
  wire \adder_tree_sum[3].list_sum[5].listSum_n_15 ;
  wire \adder_tree_sum[3].list_sum[5].listSum_n_16 ;
  wire \adder_tree_sum[3].list_sum[5].listSum_n_17 ;
  wire \adder_tree_sum[3].list_sum[5].listSum_n_18 ;
  wire \adder_tree_sum[3].list_sum[5].listSum_n_19 ;
  wire \adder_tree_sum[3].list_sum[5].listSum_n_2 ;
  wire \adder_tree_sum[3].list_sum[5].listSum_n_20 ;
  wire \adder_tree_sum[3].list_sum[5].listSum_n_3 ;
  wire \adder_tree_sum[3].list_sum[5].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[5].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[5].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[5].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[5].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[3].list_sum[5].list_instances[6].list_n_5 ;
  wire \adder_tree_sum[3].list_sum[5].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[5].list_instances[7].list_n_4 ;
  wire \adder_tree_sum[3].list_sum[6].listSum_n_0 ;
  wire \adder_tree_sum[3].list_sum[6].listSum_n_1 ;
  wire \adder_tree_sum[3].list_sum[6].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[6].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[6].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[6].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[6].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[3].list_sum[6].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[7].listSum_n_0 ;
  wire \adder_tree_sum[3].list_sum[7].listSum_n_1 ;
  wire \adder_tree_sum[3].list_sum[7].listSum_n_12 ;
  wire \adder_tree_sum[3].list_sum[7].listSum_n_2 ;
  wire \adder_tree_sum[3].list_sum[7].list_instances[3].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[7].list_instances[4].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[7].list_instances[5].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[7].list_instances[6].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[7].list_instances[6].list_n_1 ;
  wire \adder_tree_sum[3].list_sum[7].list_instances[7].list_n_0 ;
  wire \adder_tree_sum[3].list_sum[7].list_instances[7].list_n_1 ;
  wire \adder_tree_sum[3].list_sum[7].list_instances[7].list_n_5 ;
  wire clk;
  wire \comp1_reg_n_0_[103][0] ;
  wire \comp1_reg_n_0_[103][1] ;
  wire \comp1_reg_n_0_[103][2] ;
  wire \comp1_reg_n_0_[103][3] ;
  wire \comp1_reg_n_0_[111][0] ;
  wire \comp1_reg_n_0_[111][1] ;
  wire \comp1_reg_n_0_[111][2] ;
  wire \comp1_reg_n_0_[111][3] ;
  wire \comp1_reg_n_0_[119][0] ;
  wire \comp1_reg_n_0_[119][1] ;
  wire \comp1_reg_n_0_[119][2] ;
  wire \comp1_reg_n_0_[119][3] ;
  wire \comp1_reg_n_0_[127][0] ;
  wire \comp1_reg_n_0_[127][1] ;
  wire \comp1_reg_n_0_[127][2] ;
  wire \comp1_reg_n_0_[127][3] ;
  wire \comp1_reg_n_0_[135][0] ;
  wire \comp1_reg_n_0_[135][1] ;
  wire \comp1_reg_n_0_[135][2] ;
  wire \comp1_reg_n_0_[135][3] ;
  wire \comp1_reg_n_0_[143][0] ;
  wire \comp1_reg_n_0_[143][1] ;
  wire \comp1_reg_n_0_[143][2] ;
  wire \comp1_reg_n_0_[143][3] ;
  wire \comp1_reg_n_0_[151][0] ;
  wire \comp1_reg_n_0_[151][1] ;
  wire \comp1_reg_n_0_[151][2] ;
  wire \comp1_reg_n_0_[151][3] ;
  wire \comp1_reg_n_0_[159][0] ;
  wire \comp1_reg_n_0_[159][1] ;
  wire \comp1_reg_n_0_[159][2] ;
  wire \comp1_reg_n_0_[159][3] ;
  wire \comp1_reg_n_0_[15][0] ;
  wire \comp1_reg_n_0_[15][1] ;
  wire \comp1_reg_n_0_[15][2] ;
  wire \comp1_reg_n_0_[15][3] ;
  wire \comp1_reg_n_0_[167][0] ;
  wire \comp1_reg_n_0_[167][1] ;
  wire \comp1_reg_n_0_[167][2] ;
  wire \comp1_reg_n_0_[167][3] ;
  wire \comp1_reg_n_0_[175][0] ;
  wire \comp1_reg_n_0_[175][1] ;
  wire \comp1_reg_n_0_[175][2] ;
  wire \comp1_reg_n_0_[175][3] ;
  wire \comp1_reg_n_0_[183][0] ;
  wire \comp1_reg_n_0_[183][1] ;
  wire \comp1_reg_n_0_[183][2] ;
  wire \comp1_reg_n_0_[183][3] ;
  wire \comp1_reg_n_0_[191][0] ;
  wire \comp1_reg_n_0_[191][1] ;
  wire \comp1_reg_n_0_[191][2] ;
  wire \comp1_reg_n_0_[191][3] ;
  wire \comp1_reg_n_0_[199][0] ;
  wire \comp1_reg_n_0_[199][1] ;
  wire \comp1_reg_n_0_[199][2] ;
  wire \comp1_reg_n_0_[199][3] ;
  wire \comp1_reg_n_0_[207][0] ;
  wire \comp1_reg_n_0_[207][1] ;
  wire \comp1_reg_n_0_[207][2] ;
  wire \comp1_reg_n_0_[207][3] ;
  wire \comp1_reg_n_0_[215][0] ;
  wire \comp1_reg_n_0_[215][1] ;
  wire \comp1_reg_n_0_[215][2] ;
  wire \comp1_reg_n_0_[215][3] ;
  wire \comp1_reg_n_0_[223][0] ;
  wire \comp1_reg_n_0_[223][1] ;
  wire \comp1_reg_n_0_[223][2] ;
  wire \comp1_reg_n_0_[223][3] ;
  wire \comp1_reg_n_0_[231][0] ;
  wire \comp1_reg_n_0_[231][1] ;
  wire \comp1_reg_n_0_[231][2] ;
  wire \comp1_reg_n_0_[231][3] ;
  wire \comp1_reg_n_0_[239][0] ;
  wire \comp1_reg_n_0_[239][1] ;
  wire \comp1_reg_n_0_[239][2] ;
  wire \comp1_reg_n_0_[239][3] ;
  wire \comp1_reg_n_0_[23][0] ;
  wire \comp1_reg_n_0_[23][1] ;
  wire \comp1_reg_n_0_[23][2] ;
  wire \comp1_reg_n_0_[23][3] ;
  wire \comp1_reg_n_0_[247][0] ;
  wire \comp1_reg_n_0_[247][1] ;
  wire \comp1_reg_n_0_[247][2] ;
  wire \comp1_reg_n_0_[247][3] ;
  wire \comp1_reg_n_0_[255][0] ;
  wire \comp1_reg_n_0_[255][1] ;
  wire \comp1_reg_n_0_[255][2] ;
  wire \comp1_reg_n_0_[255][3] ;
  wire \comp1_reg_n_0_[31][0] ;
  wire \comp1_reg_n_0_[31][1] ;
  wire \comp1_reg_n_0_[31][2] ;
  wire \comp1_reg_n_0_[31][3] ;
  wire \comp1_reg_n_0_[39][0] ;
  wire \comp1_reg_n_0_[39][1] ;
  wire \comp1_reg_n_0_[39][2] ;
  wire \comp1_reg_n_0_[39][3] ;
  wire \comp1_reg_n_0_[47][0] ;
  wire \comp1_reg_n_0_[47][1] ;
  wire \comp1_reg_n_0_[47][2] ;
  wire \comp1_reg_n_0_[47][3] ;
  wire \comp1_reg_n_0_[55][0] ;
  wire \comp1_reg_n_0_[55][1] ;
  wire \comp1_reg_n_0_[55][2] ;
  wire \comp1_reg_n_0_[55][3] ;
  wire \comp1_reg_n_0_[63][0] ;
  wire \comp1_reg_n_0_[63][1] ;
  wire \comp1_reg_n_0_[63][2] ;
  wire \comp1_reg_n_0_[63][3] ;
  wire \comp1_reg_n_0_[71][0] ;
  wire \comp1_reg_n_0_[71][1] ;
  wire \comp1_reg_n_0_[71][2] ;
  wire \comp1_reg_n_0_[71][3] ;
  wire \comp1_reg_n_0_[79][0] ;
  wire \comp1_reg_n_0_[79][1] ;
  wire \comp1_reg_n_0_[79][2] ;
  wire \comp1_reg_n_0_[79][3] ;
  wire \comp1_reg_n_0_[7][0] ;
  wire \comp1_reg_n_0_[7][1] ;
  wire \comp1_reg_n_0_[7][2] ;
  wire \comp1_reg_n_0_[7][3] ;
  wire \comp1_reg_n_0_[87][0] ;
  wire \comp1_reg_n_0_[87][1] ;
  wire \comp1_reg_n_0_[87][2] ;
  wire \comp1_reg_n_0_[87][3] ;
  wire \comp1_reg_n_0_[95][0] ;
  wire \comp1_reg_n_0_[95][1] ;
  wire \comp1_reg_n_0_[95][2] ;
  wire \comp1_reg_n_0_[95][3] ;
  wire \comp2_reg_n_0_[120][0] ;
  wire \comp2_reg_n_0_[120][1] ;
  wire \comp2_reg_n_0_[120][2] ;
  wire \comp2_reg_n_0_[120][3] ;
  wire \comp2_reg_n_0_[121][0] ;
  wire \comp2_reg_n_0_[121][1] ;
  wire \comp2_reg_n_0_[121][2] ;
  wire \comp2_reg_n_0_[121][3] ;
  wire \comp2_reg_n_0_[122][0] ;
  wire \comp2_reg_n_0_[122][1] ;
  wire \comp2_reg_n_0_[122][2] ;
  wire \comp2_reg_n_0_[122][3] ;
  wire \comp2_reg_n_0_[123][0] ;
  wire \comp2_reg_n_0_[123][1] ;
  wire \comp2_reg_n_0_[123][2] ;
  wire \comp2_reg_n_0_[123][3] ;
  wire \comp2_reg_n_0_[124][0] ;
  wire \comp2_reg_n_0_[124][1] ;
  wire \comp2_reg_n_0_[124][2] ;
  wire \comp2_reg_n_0_[124][3] ;
  wire \comp2_reg_n_0_[125][0] ;
  wire \comp2_reg_n_0_[125][1] ;
  wire \comp2_reg_n_0_[125][2] ;
  wire \comp2_reg_n_0_[125][3] ;
  wire \comp2_reg_n_0_[126][0] ;
  wire \comp2_reg_n_0_[126][1] ;
  wire \comp2_reg_n_0_[126][2] ;
  wire \comp2_reg_n_0_[126][3] ;
  wire \comp2_reg_n_0_[127][0] ;
  wire \comp2_reg_n_0_[127][1] ;
  wire \comp2_reg_n_0_[127][2] ;
  wire \comp2_reg_n_0_[127][3] ;
  wire \comp2_reg_n_0_[184][0] ;
  wire \comp2_reg_n_0_[184][1] ;
  wire \comp2_reg_n_0_[184][2] ;
  wire \comp2_reg_n_0_[184][3] ;
  wire \comp2_reg_n_0_[185][0] ;
  wire \comp2_reg_n_0_[185][1] ;
  wire \comp2_reg_n_0_[185][2] ;
  wire \comp2_reg_n_0_[185][3] ;
  wire \comp2_reg_n_0_[186][0] ;
  wire \comp2_reg_n_0_[186][1] ;
  wire \comp2_reg_n_0_[186][2] ;
  wire \comp2_reg_n_0_[186][3] ;
  wire \comp2_reg_n_0_[187][0] ;
  wire \comp2_reg_n_0_[187][1] ;
  wire \comp2_reg_n_0_[187][2] ;
  wire \comp2_reg_n_0_[187][3] ;
  wire \comp2_reg_n_0_[188][0] ;
  wire \comp2_reg_n_0_[188][1] ;
  wire \comp2_reg_n_0_[188][2] ;
  wire \comp2_reg_n_0_[188][3] ;
  wire \comp2_reg_n_0_[189][0] ;
  wire \comp2_reg_n_0_[189][1] ;
  wire \comp2_reg_n_0_[189][2] ;
  wire \comp2_reg_n_0_[189][3] ;
  wire \comp2_reg_n_0_[190][0] ;
  wire \comp2_reg_n_0_[190][1] ;
  wire \comp2_reg_n_0_[190][2] ;
  wire \comp2_reg_n_0_[190][3] ;
  wire \comp2_reg_n_0_[191][0] ;
  wire \comp2_reg_n_0_[191][1] ;
  wire \comp2_reg_n_0_[191][2] ;
  wire \comp2_reg_n_0_[191][3] ;
  wire \comp2_reg_n_0_[248][0] ;
  wire \comp2_reg_n_0_[248][1] ;
  wire \comp2_reg_n_0_[248][2] ;
  wire \comp2_reg_n_0_[248][3] ;
  wire \comp2_reg_n_0_[249][0] ;
  wire \comp2_reg_n_0_[249][1] ;
  wire \comp2_reg_n_0_[249][2] ;
  wire \comp2_reg_n_0_[249][3] ;
  wire \comp2_reg_n_0_[250][0] ;
  wire \comp2_reg_n_0_[250][1] ;
  wire \comp2_reg_n_0_[250][2] ;
  wire \comp2_reg_n_0_[250][3] ;
  wire \comp2_reg_n_0_[251][0] ;
  wire \comp2_reg_n_0_[251][1] ;
  wire \comp2_reg_n_0_[251][2] ;
  wire \comp2_reg_n_0_[251][3] ;
  wire \comp2_reg_n_0_[252][0] ;
  wire \comp2_reg_n_0_[252][1] ;
  wire \comp2_reg_n_0_[252][2] ;
  wire \comp2_reg_n_0_[252][3] ;
  wire \comp2_reg_n_0_[253][0] ;
  wire \comp2_reg_n_0_[253][1] ;
  wire \comp2_reg_n_0_[253][2] ;
  wire \comp2_reg_n_0_[253][3] ;
  wire \comp2_reg_n_0_[254][0] ;
  wire \comp2_reg_n_0_[254][1] ;
  wire \comp2_reg_n_0_[254][2] ;
  wire \comp2_reg_n_0_[254][3] ;
  wire \comp2_reg_n_0_[255][0] ;
  wire \comp2_reg_n_0_[255][1] ;
  wire \comp2_reg_n_0_[255][2] ;
  wire \comp2_reg_n_0_[255][3] ;
  wire \comp2_reg_n_0_[56][0] ;
  wire \comp2_reg_n_0_[56][1] ;
  wire \comp2_reg_n_0_[56][2] ;
  wire \comp2_reg_n_0_[56][3] ;
  wire \comp2_reg_n_0_[57][0] ;
  wire \comp2_reg_n_0_[57][1] ;
  wire \comp2_reg_n_0_[57][2] ;
  wire \comp2_reg_n_0_[57][3] ;
  wire \comp2_reg_n_0_[58][0] ;
  wire \comp2_reg_n_0_[58][1] ;
  wire \comp2_reg_n_0_[58][2] ;
  wire \comp2_reg_n_0_[58][3] ;
  wire \comp2_reg_n_0_[59][0] ;
  wire \comp2_reg_n_0_[59][1] ;
  wire \comp2_reg_n_0_[59][2] ;
  wire \comp2_reg_n_0_[59][3] ;
  wire \comp2_reg_n_0_[60][0] ;
  wire \comp2_reg_n_0_[60][1] ;
  wire \comp2_reg_n_0_[60][2] ;
  wire \comp2_reg_n_0_[60][3] ;
  wire \comp2_reg_n_0_[61][0] ;
  wire \comp2_reg_n_0_[61][1] ;
  wire \comp2_reg_n_0_[61][2] ;
  wire \comp2_reg_n_0_[61][3] ;
  wire \comp2_reg_n_0_[62][0] ;
  wire \comp2_reg_n_0_[62][1] ;
  wire \comp2_reg_n_0_[62][2] ;
  wire \comp2_reg_n_0_[62][3] ;
  wire \comp2_reg_n_0_[63][0] ;
  wire \comp2_reg_n_0_[63][1] ;
  wire \comp2_reg_n_0_[63][2] ;
  wire \comp2_reg_n_0_[63][3] ;
  wire \out_Final_OBUF[11]_inst_i_1_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_1_n_1 ;
  wire \out_Final_OBUF[11]_inst_i_1_n_2 ;
  wire \out_Final_OBUF[11]_inst_i_1_n_3 ;
  wire \out_Final_OBUF[11]_inst_i_6_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_7_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_8_n_0 ;
  wire \out_Final_OBUF[11]_inst_i_9_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_1_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_1_n_1 ;
  wire \out_Final_OBUF[15]_inst_i_1_n_2 ;
  wire \out_Final_OBUF[15]_inst_i_1_n_3 ;
  wire \out_Final_OBUF[15]_inst_i_6_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_7_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_8_n_0 ;
  wire \out_Final_OBUF[15]_inst_i_9_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_1_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_1_n_1 ;
  wire \out_Final_OBUF[19]_inst_i_1_n_2 ;
  wire \out_Final_OBUF[19]_inst_i_1_n_3 ;
  wire \out_Final_OBUF[19]_inst_i_6_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_7_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_8_n_0 ;
  wire \out_Final_OBUF[19]_inst_i_9_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_1_n_2 ;
  wire \out_Final_OBUF[23]_inst_i_1_n_3 ;
  wire \out_Final_OBUF[23]_inst_i_5_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_6_n_0 ;
  wire \out_Final_OBUF[23]_inst_i_7_n_0 ;
  wire \out_Final_OBUF[3]_inst_i_1_n_0 ;
  wire \out_Final_OBUF[3]_inst_i_1_n_1 ;
  wire \out_Final_OBUF[3]_inst_i_1_n_2 ;
  wire \out_Final_OBUF[3]_inst_i_1_n_3 ;
  wire \out_Final_OBUF[3]_inst_i_3_n_0 ;
  wire \out_Final_OBUF[3]_inst_i_4_n_0 ;
  wire \out_Final_OBUF[3]_inst_i_5_n_0 ;
  wire \out_Final_OBUF[3]_inst_i_6_n_0 ;
  wire \out_Final_OBUF[3]_inst_i_7_n_0 ;
  wire \out_Final_OBUF[3]_inst_i_8_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_1_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_1_n_1 ;
  wire \out_Final_OBUF[7]_inst_i_1_n_2 ;
  wire \out_Final_OBUF[7]_inst_i_1_n_3 ;
  wire \out_Final_OBUF[7]_inst_i_6_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_7_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_8_n_0 ;
  wire \out_Final_OBUF[7]_inst_i_9_n_0 ;
  wire p_0_in;
  wire [23:0]reg_out_O;
  wire [16:14]\result[0]_0 ;
  wire [8:6]\result[100]_113 ;
  wire [7:5]\result[101]_114 ;
  wire [6:4]\result[102]_115 ;
  wire [5:3]\result[103]_116 ;
  wire [11:9]\result[104]_118 ;
  wire [10:8]\result[105]_119 ;
  wire [9:7]\result[106]_120 ;
  wire [8:6]\result[107]_121 ;
  wire [7:5]\result[108]_122 ;
  wire [6:4]\result[109]_123 ;
  wire [13:11]\result[10]_11 ;
  wire [5:3]\result[110]_124 ;
  wire [4:2]\result[111]_125 ;
  wire [10:8]\result[112]_127 ;
  wire [9:7]\result[113]_128 ;
  wire [8:6]\result[114]_129 ;
  wire [7:5]\result[115]_130 ;
  wire [6:4]\result[116]_131 ;
  wire [5:3]\result[117]_132 ;
  wire [4:2]\result[118]_133 ;
  wire [3:1]\result[119]_134 ;
  wire [12:10]\result[11]_12 ;
  wire [9:7]\result[120]_136 ;
  wire [8:6]\result[121]_137 ;
  wire [7:5]\result[122]_138 ;
  wire [6:4]\result[123]_139 ;
  wire [5:3]\result[124]_140 ;
  wire [4:2]\result[125]_141 ;
  wire [3:1]\result[126]_142 ;
  wire [2:0]\result[127]_143 ;
  wire [16:14]\result[128]_146 ;
  wire [15:13]\result[129]_147 ;
  wire [11:9]\result[12]_13 ;
  wire [14:12]\result[130]_148 ;
  wire [13:11]\result[131]_149 ;
  wire [12:10]\result[132]_150 ;
  wire [11:9]\result[133]_151 ;
  wire [10:8]\result[134]_152 ;
  wire [9:7]\result[135]_153 ;
  wire [15:13]\result[136]_155 ;
  wire [14:12]\result[137]_156 ;
  wire [13:11]\result[138]_157 ;
  wire [12:10]\result[139]_158 ;
  wire [10:8]\result[13]_14 ;
  wire [11:9]\result[140]_159 ;
  wire [10:8]\result[141]_160 ;
  wire [9:7]\result[142]_161 ;
  wire [8:6]\result[143]_162 ;
  wire [14:12]\result[144]_164 ;
  wire [13:11]\result[145]_165 ;
  wire [12:10]\result[146]_166 ;
  wire [11:9]\result[147]_167 ;
  wire [10:8]\result[148]_168 ;
  wire [9:7]\result[149]_169 ;
  wire [9:7]\result[14]_15 ;
  wire [8:6]\result[150]_170 ;
  wire [7:5]\result[151]_171 ;
  wire [13:11]\result[152]_173 ;
  wire [12:10]\result[153]_174 ;
  wire [11:9]\result[154]_175 ;
  wire [10:8]\result[155]_176 ;
  wire [9:7]\result[156]_177 ;
  wire [8:6]\result[157]_178 ;
  wire [7:5]\result[158]_179 ;
  wire [6:4]\result[159]_180 ;
  wire [8:6]\result[15]_16 ;
  wire [12:10]\result[160]_182 ;
  wire [11:9]\result[161]_183 ;
  wire [10:8]\result[162]_184 ;
  wire [9:7]\result[163]_185 ;
  wire [8:6]\result[164]_186 ;
  wire [7:5]\result[165]_187 ;
  wire [6:4]\result[166]_188 ;
  wire [5:3]\result[167]_189 ;
  wire [11:9]\result[168]_191 ;
  wire [10:8]\result[169]_192 ;
  wire [14:12]\result[16]_18 ;
  wire [9:7]\result[170]_193 ;
  wire [8:6]\result[171]_194 ;
  wire [7:5]\result[172]_195 ;
  wire [6:4]\result[173]_196 ;
  wire [5:3]\result[174]_197 ;
  wire [4:2]\result[175]_198 ;
  wire [10:8]\result[176]_200 ;
  wire [9:7]\result[177]_201 ;
  wire [8:6]\result[178]_202 ;
  wire [7:5]\result[179]_203 ;
  wire [13:11]\result[17]_19 ;
  wire [6:4]\result[180]_204 ;
  wire [5:3]\result[181]_205 ;
  wire [4:2]\result[182]_206 ;
  wire [3:1]\result[183]_207 ;
  wire [9:7]\result[184]_209 ;
  wire [8:6]\result[185]_210 ;
  wire [7:5]\result[186]_211 ;
  wire [6:4]\result[187]_212 ;
  wire [5:3]\result[188]_213 ;
  wire [4:2]\result[189]_214 ;
  wire [12:10]\result[18]_20 ;
  wire [3:1]\result[190]_215 ;
  wire [2:0]\result[191]_216 ;
  wire [16:14]\result[192]_219 ;
  wire [15:13]\result[193]_220 ;
  wire [14:12]\result[194]_221 ;
  wire [13:11]\result[195]_222 ;
  wire [12:10]\result[196]_223 ;
  wire [11:9]\result[197]_224 ;
  wire [10:8]\result[198]_225 ;
  wire [9:7]\result[199]_226 ;
  wire [11:9]\result[19]_21 ;
  wire [15:13]\result[1]_1 ;
  wire [15:13]\result[200]_228 ;
  wire [14:12]\result[201]_229 ;
  wire [13:11]\result[202]_230 ;
  wire [12:10]\result[203]_231 ;
  wire [11:9]\result[204]_232 ;
  wire [10:8]\result[205]_233 ;
  wire [9:7]\result[206]_234 ;
  wire [8:6]\result[207]_235 ;
  wire [14:12]\result[208]_237 ;
  wire [13:11]\result[209]_238 ;
  wire [10:8]\result[20]_22 ;
  wire [12:10]\result[210]_239 ;
  wire [11:9]\result[211]_240 ;
  wire [10:8]\result[212]_241 ;
  wire [9:7]\result[213]_242 ;
  wire [8:6]\result[214]_243 ;
  wire [7:5]\result[215]_244 ;
  wire [13:11]\result[216]_246 ;
  wire [12:10]\result[217]_247 ;
  wire [11:9]\result[218]_248 ;
  wire [10:8]\result[219]_249 ;
  wire [9:7]\result[21]_23 ;
  wire [9:7]\result[220]_250 ;
  wire [8:6]\result[221]_251 ;
  wire [7:5]\result[222]_252 ;
  wire [6:4]\result[223]_253 ;
  wire [12:10]\result[224]_255 ;
  wire [11:9]\result[225]_256 ;
  wire [10:8]\result[226]_257 ;
  wire [9:7]\result[227]_258 ;
  wire [8:6]\result[228]_259 ;
  wire [7:5]\result[229]_260 ;
  wire [8:6]\result[22]_24 ;
  wire [6:4]\result[230]_261 ;
  wire [5:3]\result[231]_262 ;
  wire [11:9]\result[232]_264 ;
  wire [10:8]\result[233]_265 ;
  wire [9:7]\result[234]_266 ;
  wire [8:6]\result[235]_267 ;
  wire [7:5]\result[236]_268 ;
  wire [6:4]\result[237]_269 ;
  wire [5:3]\result[238]_270 ;
  wire [4:2]\result[239]_271 ;
  wire [7:5]\result[23]_25 ;
  wire [10:8]\result[240]_273 ;
  wire [9:7]\result[241]_274 ;
  wire [8:6]\result[242]_275 ;
  wire [7:5]\result[243]_276 ;
  wire [6:4]\result[244]_277 ;
  wire [5:3]\result[245]_278 ;
  wire [4:2]\result[246]_279 ;
  wire [3:1]\result[247]_280 ;
  wire [9:7]\result[248]_282 ;
  wire [8:6]\result[249]_283 ;
  wire [13:11]\result[24]_27 ;
  wire [7:5]\result[250]_284 ;
  wire [6:4]\result[251]_285 ;
  wire [5:3]\result[252]_286 ;
  wire [4:2]\result[253]_287 ;
  wire [3:1]\result[254]_288 ;
  wire [2:0]\result[255]_289 ;
  wire [12:10]\result[25]_28 ;
  wire [11:9]\result[26]_29 ;
  wire [10:8]\result[27]_30 ;
  wire [9:7]\result[28]_31 ;
  wire [8:6]\result[29]_32 ;
  wire [14:12]\result[2]_2 ;
  wire [7:5]\result[30]_33 ;
  wire [6:4]\result[31]_34 ;
  wire [12:10]\result[32]_36 ;
  wire [11:9]\result[33]_37 ;
  wire [10:8]\result[34]_38 ;
  wire [9:7]\result[35]_39 ;
  wire [8:6]\result[36]_40 ;
  wire [7:5]\result[37]_41 ;
  wire [6:4]\result[38]_42 ;
  wire [5:3]\result[39]_43 ;
  wire [13:11]\result[3]_3 ;
  wire [11:9]\result[40]_45 ;
  wire [10:8]\result[41]_46 ;
  wire [9:7]\result[42]_47 ;
  wire [8:6]\result[43]_48 ;
  wire [7:5]\result[44]_49 ;
  wire [6:4]\result[45]_50 ;
  wire [5:3]\result[46]_51 ;
  wire [4:2]\result[47]_52 ;
  wire [10:8]\result[48]_54 ;
  wire [9:7]\result[49]_55 ;
  wire [12:10]\result[4]_4 ;
  wire [8:6]\result[50]_56 ;
  wire [7:5]\result[51]_57 ;
  wire [6:4]\result[52]_58 ;
  wire [5:3]\result[53]_59 ;
  wire [4:2]\result[54]_60 ;
  wire [3:1]\result[55]_61 ;
  wire [9:7]\result[56]_63 ;
  wire [8:6]\result[57]_64 ;
  wire [7:5]\result[58]_65 ;
  wire [6:4]\result[59]_66 ;
  wire [11:9]\result[5]_5 ;
  wire [5:3]\result[60]_67 ;
  wire [4:2]\result[61]_68 ;
  wire [3:1]\result[62]_69 ;
  wire [2:0]\result[63]_70 ;
  wire [16:14]\result[64]_73 ;
  wire [15:13]\result[65]_74 ;
  wire [14:12]\result[66]_75 ;
  wire [13:11]\result[67]_76 ;
  wire [12:10]\result[68]_77 ;
  wire [11:9]\result[69]_78 ;
  wire [10:8]\result[6]_6 ;
  wire [10:8]\result[70]_79 ;
  wire [9:7]\result[71]_80 ;
  wire [15:13]\result[72]_82 ;
  wire [14:12]\result[73]_83 ;
  wire [13:11]\result[74]_84 ;
  wire [12:10]\result[75]_85 ;
  wire [11:9]\result[76]_86 ;
  wire [10:8]\result[77]_87 ;
  wire [9:7]\result[78]_88 ;
  wire [8:6]\result[79]_89 ;
  wire [9:7]\result[7]_7 ;
  wire [14:12]\result[80]_91 ;
  wire [13:11]\result[81]_92 ;
  wire [12:10]\result[82]_93 ;
  wire [11:9]\result[83]_94 ;
  wire [10:8]\result[84]_95 ;
  wire [9:7]\result[85]_96 ;
  wire [8:6]\result[86]_97 ;
  wire [7:5]\result[87]_98 ;
  wire [13:11]\result[88]_100 ;
  wire [12:10]\result[89]_101 ;
  wire [15:13]\result[8]_9 ;
  wire [11:9]\result[90]_102 ;
  wire [10:8]\result[91]_103 ;
  wire [9:7]\result[92]_104 ;
  wire [8:6]\result[93]_105 ;
  wire [7:5]\result[94]_106 ;
  wire [6:4]\result[95]_107 ;
  wire [12:10]\result[96]_109 ;
  wire [11:9]\result[97]_110 ;
  wire [10:8]\result[98]_111 ;
  wire [9:7]\result[99]_112 ;
  wire [14:12]\result[9]_10 ;
  wire rst_IBUF;
  wire [17:10]\sum[0]_8 ;
  wire [16:8]\sum[10]_99 ;
  wire [15:7]\sum[11]_108 ;
  wire [13:6]\sum[12]_117 ;
  wire [13:5]\sum[13]_126 ;
  wire [12:4]\sum[14]_135 ;
  wire [11:3]\sum[15]_144 ;
  wire [17:10]\sum[16]_154 ;
  wire [17:9]\sum[17]_163 ;
  wire [16:8]\sum[18]_172 ;
  wire [15:7]\sum[19]_181 ;
  wire [17:9]\sum[1]_17 ;
  wire [13:6]\sum[20]_190 ;
  wire [13:5]\sum[21]_199 ;
  wire [12:4]\sum[22]_208 ;
  wire [11:3]\sum[23]_217 ;
  wire [17:10]\sum[24]_227 ;
  wire [17:9]\sum[25]_236 ;
  wire [16:8]\sum[26]_245 ;
  wire [15:7]\sum[27]_254 ;
  wire [13:6]\sum[28]_263 ;
  wire [13:5]\sum[29]_272 ;
  wire [16:8]\sum[2]_26 ;
  wire [12:4]\sum[30]_281 ;
  wire [11:3]\sum[31]_290 ;
  wire [15:7]\sum[3]_35 ;
  wire [13:6]\sum[4]_44 ;
  wire [13:5]\sum[5]_53 ;
  wire [12:4]\sum[6]_62 ;
  wire [11:3]\sum[7]_71 ;
  wire [17:10]\sum[8]_81 ;
  wire [17:9]\sum[9]_90 ;
  wire [21:2]\sum_b[0]_72 ;
  wire [21:1]\sum_b[1]_145 ;
  wire [21:1]\sum_b[2]_218 ;
  wire [21:1]\sum_b[3]_291 ;
  wire [3:0]\NLW_out_Final_OBUF[23]_inst_i_1_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  bitsAddTree2 \adder_tree_sum[0].Sum 
       (.DI({\adder_tree_sum[0].list_sum[4].list_instances[7].list_n_5 ,\adder_tree_sum[0].list_sum[7].listSum_n_12 ,\adder_tree_sum[0].list_sum[7].list_instances[7].list_n_0 }),
        .S({\adder_tree_sum[0].list_sum[4].listSum_n_1 ,\adder_tree_sum[0].list_sum[4].listSum_n_2 }),
        .data(\result[22]_24 [6]),
        .\data_reg[1] (\adder_tree_sum[0].Sum_n_20 ),
        .\out_Final_OBUF[11]_inst_i_16_0 (\result[31]_34 [5:4]),
        .\out_Final_OBUF[11]_inst_i_16_1 (\result[30]_33 [5]),
        .\out_Final_OBUF[15]_inst_i_33_0 ({\adder_tree_sum[0].list_sum[5].listSum_n_1 ,\adder_tree_sum[0].list_sum[5].listSum_n_2 ,\adder_tree_sum[0].list_sum[7].listSum_n_1 ,\adder_tree_sum[0].list_sum[7].listSum_n_2 }),
        .\out_Final_OBUF[15]_inst_i_33_1 (\adder_tree_sum[0].list_sum[4].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[15]_inst_i_33_2 (\adder_tree_sum[0].list_sum[5].listSum_n_3 ),
        .\out_Final_OBUF[15]_inst_i_33_3 (\adder_tree_sum[0].list_sum[5].listSum_n_13 ),
        .\out_Final_OBUF[15]_inst_i_33_4 (\adder_tree_sum[0].list_sum[5].listSum_n_17 ),
        .\out_Final_OBUF[15]_inst_i_73_0 ({\adder_tree_sum[0].list_sum[0].list_instances[7].list_n_5 ,\adder_tree_sum[0].list_sum[3].listSum_n_12 ,\adder_tree_sum[0].list_sum[3].list_instances[6].list_n_5 }),
        .\out_Final_OBUF[15]_inst_i_73_1 (\adder_tree_sum[0].list_sum[0].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_73_2 (\adder_tree_sum[0].list_sum[0].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_73_3 (\adder_tree_sum[0].list_sum[1].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[15]_inst_i_73_4 (\adder_tree_sum[0].list_sum[0].list_instances[7].list_n_6 ),
        .\out_Final_OBUF[15]_inst_i_73_5 (\adder_tree_sum[0].list_sum[1].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_73_6 (\result[23]_25 [6:5]),
        .\out_Final_OBUF[15]_inst_i_73_7 (\result[15]_16 [6]),
        .\out_Final_OBUF[15]_inst_i_73_8 (\adder_tree_sum[0].list_sum[3].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[19]_inst_i_16_0 ({\adder_tree_sum[0].list_sum[4].listSum_n_11 ,\adder_tree_sum[0].list_sum[4].listSum_n_12 }),
        .\out_Final_OBUF[19]_inst_i_33_0 ({\adder_tree_sum[0].list_sum[6].listSum_n_1 ,\adder_tree_sum[0].list_sum[5].listSum_n_14 ,\adder_tree_sum[0].list_sum[5].listSum_n_15 ,\adder_tree_sum[0].list_sum[5].listSum_n_16 }),
        .\out_Final_OBUF[19]_inst_i_33_1 (\sum[6]_62 [12:5]),
        .\out_Final_OBUF[19]_inst_i_33_2 (\sum[4]_44 ),
        .\out_Final_OBUF[19]_inst_i_33_3 (\sum[5]_53 ),
        .\out_Final_OBUF[19]_inst_i_33_4 (\sum[7]_71 ),
        .\out_Final_OBUF[19]_inst_i_33_5 (\adder_tree_sum[0].list_sum[5].listSum_n_18 ),
        .\out_Final_OBUF[19]_inst_i_33_6 (\adder_tree_sum[0].list_sum[5].listSum_n_19 ),
        .\out_Final_OBUF[19]_inst_i_33_7 (\adder_tree_sum[0].list_sum[5].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_17_0 ({\adder_tree_sum[0].list_sum[0].listSum_n_11 ,\adder_tree_sum[0].list_sum[0].listSum_n_12 }),
        .\out_Final_OBUF[23]_inst_i_17_1 ({\adder_tree_sum[0].list_sum[0].listSum_n_1 ,\adder_tree_sum[0].list_sum[0].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_34_0 ({\adder_tree_sum[0].list_sum[2].listSum_n_1 ,\adder_tree_sum[0].list_sum[1].listSum_n_14 ,\adder_tree_sum[0].list_sum[1].listSum_n_15 ,\adder_tree_sum[0].list_sum[1].listSum_n_16 }),
        .\out_Final_OBUF[23]_inst_i_34_1 (\sum[0]_8 ),
        .\out_Final_OBUF[23]_inst_i_34_2 (\sum[1]_17 ),
        .\out_Final_OBUF[23]_inst_i_34_3 (\sum[3]_35 ),
        .\out_Final_OBUF[23]_inst_i_34_4 (\adder_tree_sum[0].list_sum[1].listSum_n_18 ),
        .\out_Final_OBUF[23]_inst_i_34_5 (\adder_tree_sum[0].list_sum[1].listSum_n_19 ),
        .\out_Final_OBUF[23]_inst_i_34_6 (\adder_tree_sum[0].list_sum[1].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_95_0 ({\adder_tree_sum[0].list_sum[1].listSum_n_1 ,\adder_tree_sum[0].list_sum[1].listSum_n_2 ,\adder_tree_sum[0].list_sum[3].listSum_n_1 ,\adder_tree_sum[0].list_sum[3].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_95_1 (\adder_tree_sum[0].list_sum[0].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[23]_inst_i_95_2 (\adder_tree_sum[0].list_sum[1].listSum_n_3 ),
        .\out_Final_OBUF[23]_inst_i_95_3 (\adder_tree_sum[0].list_sum[1].listSum_n_13 ),
        .\out_Final_OBUF[23]_inst_i_95_4 (\adder_tree_sum[0].list_sum[1].listSum_n_17 ),
        .\out_Final_OBUF[3]_inst_i_1 (\sum_b[1]_145 [2]),
        .\out_Final_OBUF[3]_inst_i_1_0 (\sum_b[3]_291 [2]),
        .\out_Final_OBUF[3]_inst_i_1_1 (\sum_b[2]_218 [2]),
        .\out_Final_OBUF[3]_inst_i_1_2 (\adder_tree_sum[3].list_sum[7].list_instances[7].list_n_5 ),
        .\out_Final_OBUF[7]_inst_i_16_0 (\adder_tree_sum[0].list_sum[4].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_16_1 (\adder_tree_sum[0].list_sum[4].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[7]_inst_i_16_10 (\adder_tree_sum[0].list_sum[7].list_instances[7].list_n_1 ),
        .\out_Final_OBUF[7]_inst_i_16_2 (\adder_tree_sum[0].list_sum[5].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[7]_inst_i_16_3 (\adder_tree_sum[0].list_sum[4].list_instances[7].list_n_6 ),
        .\out_Final_OBUF[7]_inst_i_16_4 (\adder_tree_sum[0].list_sum[5].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[7]_inst_i_16_5 (\result[54]_60 [2]),
        .\out_Final_OBUF[7]_inst_i_16_6 (\result[55]_61 [2:1]),
        .\out_Final_OBUF[7]_inst_i_16_7 (\result[47]_52 [2]),
        .\out_Final_OBUF[7]_inst_i_16_8 (\result[63]_70 [1]),
        .\out_Final_OBUF[7]_inst_i_16_9 (\result[62]_69 [1]),
        .result(\sum[2]_26 [16:9]),
        .\sum_b[0]_72 (\sum_b[0]_72 ));
  bitsAddTree \adder_tree_sum[0].list_sum[0].listSum 
       (.DI({\adder_tree_sum[0].list_sum[0].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[0].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[0].list_sum[0].listSum_n_0 ),
        .S({\adder_tree_sum[0].list_sum[0].list_instances[3].list_n_0 ,\adder_tree_sum[0].list_sum[0].list_instances[5].list_n_0 }),
        .data(\result[6]_6 [10:9]),
        .\out_Final_OBUF[23]_inst_i_106_0 ({\adder_tree_sum[0].list_sum[0].listSum_n_1 ,\adder_tree_sum[0].list_sum[0].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_106_1 ({\adder_tree_sum[0].list_sum[0].listSum_n_11 ,\adder_tree_sum[0].list_sum[0].listSum_n_12 }),
        .\out_Final_OBUF[23]_inst_i_106_2 (\result[0]_0 ),
        .\out_Final_OBUF[23]_inst_i_106_3 (\result[2]_2 ),
        .\out_Final_OBUF[23]_inst_i_20 (\sum[2]_26 [16]),
        .\out_Final_OBUF[23]_inst_i_20_0 (\sum[1]_17 [17:16]),
        .\out_Final_OBUF[23]_inst_i_218_0 (\result[1]_1 ),
        .\out_Final_OBUF[23]_inst_i_482 (\result[3]_3 ),
        .\out_Final_OBUF[23]_inst_i_486_0 (\result[4]_4 ),
        .\out_Final_OBUF[23]_inst_i_486_1 (\adder_tree_sum[0].list_sum[0].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_487_0 (\result[7]_7 [9]),
        .\out_Final_OBUF[23]_inst_i_499_0 (\result[5]_5 ),
        .result(\sum[0]_8 ));
  list__xdcDup__1 \adder_tree_sum[0].list_sum[0].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[7][3] ,\comp1_reg_n_0_[7][2] ,\comp1_reg_n_0_[7][1] ,\comp1_reg_n_0_[7][0] }),
        .clk(clk),
        .\data_reg[16]_0 (\result[0]_0 ),
        .\data_reg[16]_1 ({\comp2_reg_n_0_[56][3] ,\comp2_reg_n_0_[56][2] ,\comp2_reg_n_0_[56][1] ,\comp2_reg_n_0_[56][0] }));
  list__xdcDup__2 \adder_tree_sum[0].list_sum[0].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[7][3] ,\comp1_reg_n_0_[7][2] ,\comp1_reg_n_0_[7][1] ,\comp1_reg_n_0_[7][0] }),
        .clk(clk),
        .\data_reg[15]_0 (\result[1]_1 ),
        .\data_reg[15]_1 ({\comp2_reg_n_0_[57][3] ,\comp2_reg_n_0_[57][2] ,\comp2_reg_n_0_[57][1] ,\comp2_reg_n_0_[57][0] }));
  list__xdcDup__3 \adder_tree_sum[0].list_sum[0].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[7][3] ,\comp1_reg_n_0_[7][2] ,\comp1_reg_n_0_[7][1] ,\comp1_reg_n_0_[7][0] }),
        .clk(clk),
        .\data_reg[14]_0 (\result[2]_2 ),
        .\data_reg[14]_1 ({\comp2_reg_n_0_[58][3] ,\comp2_reg_n_0_[58][2] ,\comp2_reg_n_0_[58][1] ,\comp2_reg_n_0_[58][0] }));
  list__xdcDup__4 \adder_tree_sum[0].list_sum[0].list_instances[3].list 
       (.Q(\result[3]_3 ),
        .S(\adder_tree_sum[0].list_sum[0].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[5]_5 [11]),
        .\data_reg[13]_0 ({\comp1_reg_n_0_[7][3] ,\comp1_reg_n_0_[7][2] ,\comp1_reg_n_0_[7][1] ,\comp1_reg_n_0_[7][0] }),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[59][3] ,\comp2_reg_n_0_[59][2] ,\comp2_reg_n_0_[59][1] ,\comp2_reg_n_0_[59][0] }));
  list__xdcDup__5 \adder_tree_sum[0].list_sum[0].list_instances[4].list 
       (.Q(\result[4]_4 ),
        .clk(clk),
        .data(\result[6]_6 [10]),
        .\data_reg[10]_0 (\adder_tree_sum[0].list_sum[0].list_instances[4].list_n_0 ),
        .\data_reg[12]_0 ({\comp1_reg_n_0_[7][3] ,\comp1_reg_n_0_[7][2] ,\comp1_reg_n_0_[7][1] ,\comp1_reg_n_0_[7][0] }),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[60][3] ,\comp2_reg_n_0_[60][2] ,\comp2_reg_n_0_[60][1] ,\comp2_reg_n_0_[60][0] }));
  list__xdcDup__6 \adder_tree_sum[0].list_sum[0].list_instances[5].list 
       (.Q(\result[5]_5 ),
        .S(\adder_tree_sum[0].list_sum[0].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[7]_7 [9]),
        .\data_reg[11]_0 ({\comp1_reg_n_0_[7][3] ,\comp1_reg_n_0_[7][2] ,\comp1_reg_n_0_[7][1] ,\comp1_reg_n_0_[7][0] }),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[61][3] ,\comp2_reg_n_0_[61][2] ,\comp2_reg_n_0_[61][1] ,\comp2_reg_n_0_[61][0] }));
  list__xdcDup__7 \adder_tree_sum[0].list_sum[0].list_instances[6].list 
       (.DI({\adder_tree_sum[0].list_sum[0].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[0].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[0].list_sum[0].listSum_n_0 ),
        .Q(\result[6]_6 ),
        .clk(clk),
        .data(\result[7]_7 [9:8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[7][3] ,\comp1_reg_n_0_[7][2] ,\comp1_reg_n_0_[7][1] ,\comp1_reg_n_0_[7][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[62][3] ,\comp2_reg_n_0_[62][2] ,\comp2_reg_n_0_[62][1] ,\comp2_reg_n_0_[62][0] }),
        .\data_reg[8]_0 (\adder_tree_sum[0].list_sum[0].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_114 (\adder_tree_sum[0].list_sum[1].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_486 (\result[5]_5 [9]),
        .\out_Final_OBUF[23]_inst_i_486_0 (\result[4]_4 [10]),
        .result(\sum[2]_26 [8]));
  list__xdcDup__8 \adder_tree_sum[0].list_sum[0].list_instances[7].list 
       (.Q(\result[7]_7 ),
        .clk(clk),
        .data(\result[14]_15 [7]),
        .\data_reg[7]_0 (\adder_tree_sum[0].list_sum[0].list_instances[7].list_n_6 ),
        .\data_reg[8]_0 (\adder_tree_sum[0].list_sum[0].list_instances[7].list_n_0 ),
        .\data_reg[8]_1 (\adder_tree_sum[0].list_sum[0].list_instances[7].list_n_4 ),
        .\data_reg[8]_2 (\adder_tree_sum[0].list_sum[0].list_instances[7].list_n_5 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[7][3] ,\comp1_reg_n_0_[7][2] ,\comp1_reg_n_0_[7][1] ,\comp1_reg_n_0_[7][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[63][3] ,\comp2_reg_n_0_[63][2] ,\comp2_reg_n_0_[63][1] ,\comp2_reg_n_0_[63][0] }),
        .\out_Final_OBUF[15]_inst_i_114 (\result[6]_6 [9:8]),
        .\out_Final_OBUF[15]_inst_i_114_0 (\result[5]_5 [9]),
        .\out_Final_OBUF[15]_inst_i_114_1 (\sum[3]_35 [8]),
        .\out_Final_OBUF[15]_inst_i_114_2 (\adder_tree_sum[0].list_sum[1].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_115 (\adder_tree_sum[0].list_sum[2].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_115_0 (\result[15]_16 [7]),
        .\out_Final_OBUF[23]_inst_i_202 (\sum[1]_17 [9]),
        .result(\sum[2]_26 [9:8]));
  bitsAddTree_0 \adder_tree_sum[0].list_sum[1].listSum 
       (.DI({\adder_tree_sum[0].list_sum[1].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[1].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[0].list_sum[1].listSum_n_0 ),
        .S({\adder_tree_sum[0].list_sum[1].list_instances[3].list_n_0 ,\adder_tree_sum[0].list_sum[1].list_instances[5].list_n_0 }),
        .data(\result[14]_15 [9:8]),
        .\out_Final_OBUF[23]_inst_i_101 (\sum[2]_26 [16:10]),
        .\out_Final_OBUF[23]_inst_i_101_0 (\sum[0]_8 [16:10]),
        .\out_Final_OBUF[23]_inst_i_106 ({\adder_tree_sum[0].list_sum[1].listSum_n_14 ,\adder_tree_sum[0].list_sum[1].listSum_n_15 ,\adder_tree_sum[0].list_sum[1].listSum_n_16 }),
        .\out_Final_OBUF[23]_inst_i_107 (\adder_tree_sum[0].list_sum[1].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_108_0 (\sum[1]_17 ),
        .\out_Final_OBUF[23]_inst_i_108_1 (\result[8]_9 ),
        .\out_Final_OBUF[23]_inst_i_108_2 (\result[10]_11 ),
        .\out_Final_OBUF[23]_inst_i_203 (\adder_tree_sum[0].list_sum[1].listSum_n_13 ),
        .\out_Final_OBUF[23]_inst_i_203_0 (\adder_tree_sum[0].list_sum[1].listSum_n_17 ),
        .\out_Final_OBUF[23]_inst_i_203_1 (\adder_tree_sum[0].list_sum[1].listSum_n_18 ),
        .\out_Final_OBUF[23]_inst_i_203_2 (\adder_tree_sum[0].list_sum[1].listSum_n_19 ),
        .\out_Final_OBUF[23]_inst_i_208 ({\adder_tree_sum[0].list_sum[1].listSum_n_1 ,\adder_tree_sum[0].list_sum[1].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_226_0 (\result[9]_10 ),
        .\out_Final_OBUF[23]_inst_i_458 (\adder_tree_sum[0].list_sum[1].listSum_n_3 ),
        .\out_Final_OBUF[23]_inst_i_490 (\result[11]_12 ),
        .\out_Final_OBUF[23]_inst_i_494_0 (\result[12]_13 ),
        .\out_Final_OBUF[23]_inst_i_494_1 (\adder_tree_sum[0].list_sum[1].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_495_0 (\result[15]_16 [8]),
        .\out_Final_OBUF[23]_inst_i_504_0 (\result[13]_14 ),
        .result(\sum[3]_35 [15:11]));
  list__xdcDup__9 \adder_tree_sum[0].list_sum[1].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[15][3] ,\comp1_reg_n_0_[15][2] ,\comp1_reg_n_0_[15][1] ,\comp1_reg_n_0_[15][0] }),
        .clk(clk),
        .\data_reg[15]_0 (\result[8]_9 ),
        .\data_reg[15]_1 ({\comp2_reg_n_0_[56][3] ,\comp2_reg_n_0_[56][2] ,\comp2_reg_n_0_[56][1] ,\comp2_reg_n_0_[56][0] }));
  list__xdcDup__10 \adder_tree_sum[0].list_sum[1].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[15][3] ,\comp1_reg_n_0_[15][2] ,\comp1_reg_n_0_[15][1] ,\comp1_reg_n_0_[15][0] }),
        .clk(clk),
        .\data_reg[14]_0 (\result[9]_10 ),
        .\data_reg[14]_1 ({\comp2_reg_n_0_[57][3] ,\comp2_reg_n_0_[57][2] ,\comp2_reg_n_0_[57][1] ,\comp2_reg_n_0_[57][0] }));
  list__xdcDup__11 \adder_tree_sum[0].list_sum[1].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[15][3] ,\comp1_reg_n_0_[15][2] ,\comp1_reg_n_0_[15][1] ,\comp1_reg_n_0_[15][0] }),
        .clk(clk),
        .\data_reg[13]_0 (\result[10]_11 ),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[58][3] ,\comp2_reg_n_0_[58][2] ,\comp2_reg_n_0_[58][1] ,\comp2_reg_n_0_[58][0] }));
  list__xdcDup__12 \adder_tree_sum[0].list_sum[1].list_instances[3].list 
       (.Q(\result[11]_12 ),
        .S(\adder_tree_sum[0].list_sum[1].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[13]_14 [10]),
        .\data_reg[12]_0 ({\comp1_reg_n_0_[15][3] ,\comp1_reg_n_0_[15][2] ,\comp1_reg_n_0_[15][1] ,\comp1_reg_n_0_[15][0] }),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[59][3] ,\comp2_reg_n_0_[59][2] ,\comp2_reg_n_0_[59][1] ,\comp2_reg_n_0_[59][0] }));
  list__xdcDup__13 \adder_tree_sum[0].list_sum[1].list_instances[4].list 
       (.Q(\result[12]_13 ),
        .clk(clk),
        .data(\result[14]_15 [9]),
        .\data_reg[11]_0 ({\comp1_reg_n_0_[15][3] ,\comp1_reg_n_0_[15][2] ,\comp1_reg_n_0_[15][1] ,\comp1_reg_n_0_[15][0] }),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[60][3] ,\comp2_reg_n_0_[60][2] ,\comp2_reg_n_0_[60][1] ,\comp2_reg_n_0_[60][0] }),
        .\data_reg[9]_0 (\adder_tree_sum[0].list_sum[1].list_instances[4].list_n_0 ));
  list__xdcDup__14 \adder_tree_sum[0].list_sum[1].list_instances[5].list 
       (.Q(\result[13]_14 ),
        .S(\adder_tree_sum[0].list_sum[1].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[15]_16 [8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[15][3] ,\comp1_reg_n_0_[15][2] ,\comp1_reg_n_0_[15][1] ,\comp1_reg_n_0_[15][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[61][3] ,\comp2_reg_n_0_[61][2] ,\comp2_reg_n_0_[61][1] ,\comp2_reg_n_0_[61][0] }));
  list__xdcDup__15 \adder_tree_sum[0].list_sum[1].list_instances[6].list 
       (.DI({\adder_tree_sum[0].list_sum[1].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[1].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[0].list_sum[1].listSum_n_0 ),
        .Q(\result[14]_15 ),
        .clk(clk),
        .data(\result[15]_16 [8:7]),
        .\data_reg[7]_0 (\adder_tree_sum[0].list_sum[1].list_instances[6].list_n_5 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[15][3] ,\comp1_reg_n_0_[15][2] ,\comp1_reg_n_0_[15][1] ,\comp1_reg_n_0_[15][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[62][3] ,\comp2_reg_n_0_[62][2] ,\comp2_reg_n_0_[62][1] ,\comp2_reg_n_0_[62][0] }),
        .\out_Final_OBUF[15]_inst_i_116 (\result[7]_7 [7]),
        .\out_Final_OBUF[15]_inst_i_116_0 (\adder_tree_sum[0].list_sum[2].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_494 (\result[13]_14 [8]),
        .\out_Final_OBUF[23]_inst_i_494_0 (\result[12]_13 [9]));
  list__xdcDup__16 \adder_tree_sum[0].list_sum[1].list_instances[7].list 
       (.Q(\result[15]_16 ),
        .clk(clk),
        .\data_reg[7]_0 (\adder_tree_sum[0].list_sum[1].list_instances[7].list_n_0 ),
        .\data_reg[8]_0 (\adder_tree_sum[0].list_sum[1].list_instances[7].list_n_4 ),
        .\data_reg[8]_1 ({\comp1_reg_n_0_[15][3] ,\comp1_reg_n_0_[15][2] ,\comp1_reg_n_0_[15][1] ,\comp1_reg_n_0_[15][0] }),
        .\data_reg[8]_2 ({\comp2_reg_n_0_[63][3] ,\comp2_reg_n_0_[63][2] ,\comp2_reg_n_0_[63][1] ,\comp2_reg_n_0_[63][0] }),
        .\out_Final_OBUF[15]_inst_i_115 (\result[7]_7 [8]),
        .\out_Final_OBUF[15]_inst_i_115_0 (\result[6]_6 [8]),
        .\out_Final_OBUF[23]_inst_i_463 (\result[14]_15 [8:7]),
        .\out_Final_OBUF[23]_inst_i_463_0 (\result[13]_14 [8]),
        .result(\sum[2]_26 [8]));
  bitsAddTree_1 \adder_tree_sum[0].list_sum[2].listSum 
       (.DI({\adder_tree_sum[0].list_sum[2].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[2].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[0].list_sum[2].listSum_n_0 ),
        .S({\adder_tree_sum[0].list_sum[2].list_instances[3].list_n_0 ,\adder_tree_sum[0].list_sum[2].list_instances[5].list_n_0 }),
        .data(\result[22]_24 [8:7]),
        .\out_Final_OBUF[23]_inst_i_100 (\sum[0]_8 [16:15]),
        .\out_Final_OBUF[23]_inst_i_100_0 (\sum[1]_17 [16:15]),
        .\out_Final_OBUF[23]_inst_i_106 (\adder_tree_sum[0].list_sum[2].listSum_n_1 ),
        .\out_Final_OBUF[23]_inst_i_203_0 (\result[16]_18 ),
        .\out_Final_OBUF[23]_inst_i_203_1 (\result[18]_20 ),
        .\out_Final_OBUF[23]_inst_i_470_0 (\result[17]_19 ),
        .\out_Final_OBUF[23]_inst_i_654 (\result[19]_21 ),
        .\out_Final_OBUF[23]_inst_i_658_0 (\result[20]_22 ),
        .\out_Final_OBUF[23]_inst_i_658_1 (\adder_tree_sum[0].list_sum[2].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_659_0 (\result[23]_25 [7]),
        .\out_Final_OBUF[23]_inst_i_671_0 (\result[21]_23 ),
        .result(\sum[2]_26 ));
  list__xdcDup__17 \adder_tree_sum[0].list_sum[2].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[23][3] ,\comp1_reg_n_0_[23][2] ,\comp1_reg_n_0_[23][1] ,\comp1_reg_n_0_[23][0] }),
        .clk(clk),
        .\data_reg[14]_0 (\result[16]_18 ),
        .\data_reg[14]_1 ({\comp2_reg_n_0_[56][3] ,\comp2_reg_n_0_[56][2] ,\comp2_reg_n_0_[56][1] ,\comp2_reg_n_0_[56][0] }));
  list__xdcDup__18 \adder_tree_sum[0].list_sum[2].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[23][3] ,\comp1_reg_n_0_[23][2] ,\comp1_reg_n_0_[23][1] ,\comp1_reg_n_0_[23][0] }),
        .clk(clk),
        .\data_reg[13]_0 (\result[17]_19 ),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[57][3] ,\comp2_reg_n_0_[57][2] ,\comp2_reg_n_0_[57][1] ,\comp2_reg_n_0_[57][0] }));
  list__xdcDup__19 \adder_tree_sum[0].list_sum[2].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[23][3] ,\comp1_reg_n_0_[23][2] ,\comp1_reg_n_0_[23][1] ,\comp1_reg_n_0_[23][0] }),
        .clk(clk),
        .\data_reg[12]_0 (\result[18]_20 ),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[58][3] ,\comp2_reg_n_0_[58][2] ,\comp2_reg_n_0_[58][1] ,\comp2_reg_n_0_[58][0] }));
  list__xdcDup__20 \adder_tree_sum[0].list_sum[2].list_instances[3].list 
       (.Q(\result[19]_21 ),
        .S(\adder_tree_sum[0].list_sum[2].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[21]_23 [9]),
        .\data_reg[11]_0 ({\comp1_reg_n_0_[23][3] ,\comp1_reg_n_0_[23][2] ,\comp1_reg_n_0_[23][1] ,\comp1_reg_n_0_[23][0] }),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[59][3] ,\comp2_reg_n_0_[59][2] ,\comp2_reg_n_0_[59][1] ,\comp2_reg_n_0_[59][0] }));
  list__xdcDup__21 \adder_tree_sum[0].list_sum[2].list_instances[4].list 
       (.Q(\result[20]_22 ),
        .clk(clk),
        .data(\result[22]_24 [8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[23][3] ,\comp1_reg_n_0_[23][2] ,\comp1_reg_n_0_[23][1] ,\comp1_reg_n_0_[23][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[60][3] ,\comp2_reg_n_0_[60][2] ,\comp2_reg_n_0_[60][1] ,\comp2_reg_n_0_[60][0] }),
        .\data_reg[8]_0 (\adder_tree_sum[0].list_sum[2].list_instances[4].list_n_0 ));
  list__xdcDup__22 \adder_tree_sum[0].list_sum[2].list_instances[5].list 
       (.Q(\result[21]_23 ),
        .S(\adder_tree_sum[0].list_sum[2].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[23]_25 [7]),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[23][3] ,\comp1_reg_n_0_[23][2] ,\comp1_reg_n_0_[23][1] ,\comp1_reg_n_0_[23][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[61][3] ,\comp2_reg_n_0_[61][2] ,\comp2_reg_n_0_[61][1] ,\comp2_reg_n_0_[61][0] }));
  list__xdcDup__23 \adder_tree_sum[0].list_sum[2].list_instances[6].list 
       (.DI({\adder_tree_sum[0].list_sum[2].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[2].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[0].list_sum[2].listSum_n_0 ),
        .Q(\result[22]_24 ),
        .clk(clk),
        .data(\result[23]_25 [7:6]),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[23][3] ,\comp1_reg_n_0_[23][2] ,\comp1_reg_n_0_[23][1] ,\comp1_reg_n_0_[23][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[62][3] ,\comp2_reg_n_0_[62][2] ,\comp2_reg_n_0_[62][1] ,\comp2_reg_n_0_[62][0] }),
        .\out_Final_OBUF[23]_inst_i_658 (\result[21]_23 [7]),
        .\out_Final_OBUF[23]_inst_i_658_0 (\result[20]_22 [8]));
  list__xdcDup__24 \adder_tree_sum[0].list_sum[2].list_instances[7].list 
       (.Q(\result[23]_25 ),
        .clk(clk),
        .\data_reg[6]_0 (\adder_tree_sum[0].list_sum[2].list_instances[7].list_n_0 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[23][3] ,\comp1_reg_n_0_[23][2] ,\comp1_reg_n_0_[23][1] ,\comp1_reg_n_0_[23][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[63][3] ,\comp2_reg_n_0_[63][2] ,\comp2_reg_n_0_[63][1] ,\comp2_reg_n_0_[63][0] }),
        .\out_Final_OBUF[15]_inst_i_134 (\result[22]_24 [7:6]),
        .\out_Final_OBUF[15]_inst_i_134_0 (\result[21]_23 [7]));
  bitsAddTree_2 \adder_tree_sum[0].list_sum[3].listSum 
       (.DI({\adder_tree_sum[0].list_sum[3].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[3].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[0].list_sum[3].listSum_n_0 ),
        .Q(\result[15]_16 [6]),
        .S({\adder_tree_sum[0].list_sum[3].list_instances[3].list_n_0 ,\adder_tree_sum[0].list_sum[3].list_instances[5].list_n_0 }),
        .data(\result[30]_33 [7:6]),
        .\data_reg[6] (\adder_tree_sum[0].list_sum[3].listSum_n_12 ),
        .\out_Final_OBUF[15]_inst_i_115 (\adder_tree_sum[0].list_sum[1].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_115_0 (\result[23]_25 [6]),
        .\out_Final_OBUF[15]_inst_i_115_1 (\result[22]_24 [6]),
        .\out_Final_OBUF[23]_inst_i_201 (\sum[2]_26 [10:9]),
        .\out_Final_OBUF[23]_inst_i_201_0 (\sum[0]_8 [10]),
        .\out_Final_OBUF[23]_inst_i_201_1 (\sum[1]_17 [10:9]),
        .\out_Final_OBUF[23]_inst_i_201_2 (\adder_tree_sum[0].list_sum[0].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[23]_inst_i_202 (\adder_tree_sum[0].list_sum[0].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_202_0 (\adder_tree_sum[0].list_sum[0].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[23]_inst_i_206_0 (\result[24]_27 ),
        .\out_Final_OBUF[23]_inst_i_206_1 (\result[26]_29 ),
        .\out_Final_OBUF[23]_inst_i_461 ({\adder_tree_sum[0].list_sum[3].listSum_n_1 ,\adder_tree_sum[0].list_sum[3].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_478_0 (\result[25]_28 ),
        .\out_Final_OBUF[23]_inst_i_662 (\result[27]_30 ),
        .\out_Final_OBUF[23]_inst_i_666_0 (\result[28]_31 ),
        .\out_Final_OBUF[23]_inst_i_666_1 (\adder_tree_sum[0].list_sum[3].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_667_0 (\result[31]_34 [6]),
        .\out_Final_OBUF[23]_inst_i_676_0 (\result[29]_32 ),
        .result(\sum[3]_35 ));
  list__xdcDup__25 \adder_tree_sum[0].list_sum[3].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[31][3] ,\comp1_reg_n_0_[31][2] ,\comp1_reg_n_0_[31][1] ,\comp1_reg_n_0_[31][0] }),
        .clk(clk),
        .\data_reg[13]_0 (\result[24]_27 ),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[56][3] ,\comp2_reg_n_0_[56][2] ,\comp2_reg_n_0_[56][1] ,\comp2_reg_n_0_[56][0] }));
  list__xdcDup__26 \adder_tree_sum[0].list_sum[3].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[31][3] ,\comp1_reg_n_0_[31][2] ,\comp1_reg_n_0_[31][1] ,\comp1_reg_n_0_[31][0] }),
        .clk(clk),
        .\data_reg[12]_0 (\result[25]_28 ),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[57][3] ,\comp2_reg_n_0_[57][2] ,\comp2_reg_n_0_[57][1] ,\comp2_reg_n_0_[57][0] }));
  list__xdcDup__27 \adder_tree_sum[0].list_sum[3].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[31][3] ,\comp1_reg_n_0_[31][2] ,\comp1_reg_n_0_[31][1] ,\comp1_reg_n_0_[31][0] }),
        .clk(clk),
        .\data_reg[11]_0 (\result[26]_29 ),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[58][3] ,\comp2_reg_n_0_[58][2] ,\comp2_reg_n_0_[58][1] ,\comp2_reg_n_0_[58][0] }));
  list__xdcDup__28 \adder_tree_sum[0].list_sum[3].list_instances[3].list 
       (.Q(\result[27]_30 ),
        .S(\adder_tree_sum[0].list_sum[3].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[29]_32 [8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[31][3] ,\comp1_reg_n_0_[31][2] ,\comp1_reg_n_0_[31][1] ,\comp1_reg_n_0_[31][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[59][3] ,\comp2_reg_n_0_[59][2] ,\comp2_reg_n_0_[59][1] ,\comp2_reg_n_0_[59][0] }));
  list__xdcDup__29 \adder_tree_sum[0].list_sum[3].list_instances[4].list 
       (.Q(\result[28]_31 ),
        .clk(clk),
        .data(\result[30]_33 [7]),
        .\data_reg[7]_0 (\adder_tree_sum[0].list_sum[3].list_instances[4].list_n_0 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[31][3] ,\comp1_reg_n_0_[31][2] ,\comp1_reg_n_0_[31][1] ,\comp1_reg_n_0_[31][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[60][3] ,\comp2_reg_n_0_[60][2] ,\comp2_reg_n_0_[60][1] ,\comp2_reg_n_0_[60][0] }));
  list__xdcDup__30 \adder_tree_sum[0].list_sum[3].list_instances[5].list 
       (.Q(\result[29]_32 ),
        .S(\adder_tree_sum[0].list_sum[3].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[31]_34 [6]),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[31][3] ,\comp1_reg_n_0_[31][2] ,\comp1_reg_n_0_[31][1] ,\comp1_reg_n_0_[31][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[61][3] ,\comp2_reg_n_0_[61][2] ,\comp2_reg_n_0_[61][1] ,\comp2_reg_n_0_[61][0] }));
  list__xdcDup__31 \adder_tree_sum[0].list_sum[3].list_instances[6].list 
       (.DI({\adder_tree_sum[0].list_sum[3].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[3].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[0].list_sum[3].listSum_n_0 ),
        .Q(\result[30]_33 ),
        .clk(clk),
        .data(\result[31]_34 [6:5]),
        .\data_reg[5]_0 (\adder_tree_sum[0].list_sum[3].list_instances[6].list_n_5 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[31][3] ,\comp1_reg_n_0_[31][2] ,\comp1_reg_n_0_[31][1] ,\comp1_reg_n_0_[31][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[62][3] ,\comp2_reg_n_0_[62][2] ,\comp2_reg_n_0_[62][1] ,\comp2_reg_n_0_[62][0] }),
        .\out_Final_OBUF[15]_inst_i_117 (\result[23]_25 [5]),
        .\out_Final_OBUF[23]_inst_i_666 (\result[29]_32 [6]),
        .\out_Final_OBUF[23]_inst_i_666_0 (\result[28]_31 [7]));
  list__xdcDup__32 \adder_tree_sum[0].list_sum[3].list_instances[7].list 
       (.Q(\result[31]_34 ),
        .clk(clk),
        .\data_reg[5]_0 (\adder_tree_sum[0].list_sum[3].list_instances[7].list_n_0 ),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[31][3] ,\comp1_reg_n_0_[31][2] ,\comp1_reg_n_0_[31][1] ,\comp1_reg_n_0_[31][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[63][3] ,\comp2_reg_n_0_[63][2] ,\comp2_reg_n_0_[63][1] ,\comp2_reg_n_0_[63][0] }),
        .\out_Final_OBUF[15]_inst_i_112 (\result[30]_33 [6:5]),
        .\out_Final_OBUF[15]_inst_i_112_0 (\result[29]_32 [6]));
  bitsAddTree_3 \adder_tree_sum[0].list_sum[4].listSum 
       (.DI({\adder_tree_sum[0].list_sum[4].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[4].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[0].list_sum[4].listSum_n_0 ),
        .S({\adder_tree_sum[0].list_sum[4].listSum_n_1 ,\adder_tree_sum[0].list_sum[4].listSum_n_2 }),
        .data(\result[38]_42 [6:5]),
        .\out_Final_OBUF[19]_inst_i_192 (\result[35]_39 ),
        .\out_Final_OBUF[19]_inst_i_192_0 ({\adder_tree_sum[0].list_sum[4].list_instances[3].list_n_0 ,\adder_tree_sum[0].list_sum[4].list_instances[5].list_n_0 }),
        .\out_Final_OBUF[19]_inst_i_196_0 (\result[36]_40 ),
        .\out_Final_OBUF[19]_inst_i_196_1 (\adder_tree_sum[0].list_sum[4].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[19]_inst_i_197_0 (\result[39]_43 [5]),
        .\out_Final_OBUF[23]_inst_i_192_0 ({\adder_tree_sum[0].list_sum[4].listSum_n_11 ,\adder_tree_sum[0].list_sum[4].listSum_n_12 }),
        .\out_Final_OBUF[23]_inst_i_192_1 (\result[32]_36 ),
        .\out_Final_OBUF[23]_inst_i_192_2 (\result[34]_38 ),
        .\out_Final_OBUF[23]_inst_i_33 (\sum[6]_62 [12]),
        .\out_Final_OBUF[23]_inst_i_33_0 (\sum[5]_53 [13:12]),
        .\out_Final_OBUF[23]_inst_i_447_0 (\result[33]_37 ),
        .\out_Final_OBUF[23]_inst_i_647_0 (\result[37]_41 ),
        .result(\sum[4]_44 ));
  list__xdcDup__33 \adder_tree_sum[0].list_sum[4].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[39][3] ,\comp1_reg_n_0_[39][2] ,\comp1_reg_n_0_[39][1] ,\comp1_reg_n_0_[39][0] }),
        .clk(clk),
        .\data_reg[12]_0 (\result[32]_36 ),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[56][3] ,\comp2_reg_n_0_[56][2] ,\comp2_reg_n_0_[56][1] ,\comp2_reg_n_0_[56][0] }));
  list__xdcDup__34 \adder_tree_sum[0].list_sum[4].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[39][3] ,\comp1_reg_n_0_[39][2] ,\comp1_reg_n_0_[39][1] ,\comp1_reg_n_0_[39][0] }),
        .clk(clk),
        .\data_reg[11]_0 (\result[33]_37 ),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[57][3] ,\comp2_reg_n_0_[57][2] ,\comp2_reg_n_0_[57][1] ,\comp2_reg_n_0_[57][0] }));
  list__xdcDup__35 \adder_tree_sum[0].list_sum[4].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[39][3] ,\comp1_reg_n_0_[39][2] ,\comp1_reg_n_0_[39][1] ,\comp1_reg_n_0_[39][0] }),
        .clk(clk),
        .\data_reg[10]_0 (\result[34]_38 ),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[58][3] ,\comp2_reg_n_0_[58][2] ,\comp2_reg_n_0_[58][1] ,\comp2_reg_n_0_[58][0] }));
  list__xdcDup__36 \adder_tree_sum[0].list_sum[4].list_instances[3].list 
       (.Q(\result[35]_39 ),
        .clk(clk),
        .data(\result[37]_41 [7]),
        .\data_reg[7]_0 (\adder_tree_sum[0].list_sum[4].list_instances[3].list_n_0 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[39][3] ,\comp1_reg_n_0_[39][2] ,\comp1_reg_n_0_[39][1] ,\comp1_reg_n_0_[39][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[59][3] ,\comp2_reg_n_0_[59][2] ,\comp2_reg_n_0_[59][1] ,\comp2_reg_n_0_[59][0] }));
  list__xdcDup__37 \adder_tree_sum[0].list_sum[4].list_instances[4].list 
       (.Q(\result[36]_40 ),
        .clk(clk),
        .data(\result[38]_42 [6]),
        .\data_reg[6]_0 (\adder_tree_sum[0].list_sum[4].list_instances[4].list_n_0 ),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[39][3] ,\comp1_reg_n_0_[39][2] ,\comp1_reg_n_0_[39][1] ,\comp1_reg_n_0_[39][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[60][3] ,\comp2_reg_n_0_[60][2] ,\comp2_reg_n_0_[60][1] ,\comp2_reg_n_0_[60][0] }));
  list__xdcDup__38 \adder_tree_sum[0].list_sum[4].list_instances[5].list 
       (.Q(\result[37]_41 ),
        .clk(clk),
        .data(\result[39]_43 [5]),
        .\data_reg[5]_0 (\adder_tree_sum[0].list_sum[4].list_instances[5].list_n_0 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[39][3] ,\comp1_reg_n_0_[39][2] ,\comp1_reg_n_0_[39][1] ,\comp1_reg_n_0_[39][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[61][3] ,\comp2_reg_n_0_[61][2] ,\comp2_reg_n_0_[61][1] ,\comp2_reg_n_0_[61][0] }));
  list__xdcDup__39 \adder_tree_sum[0].list_sum[4].list_instances[6].list 
       (.DI({\adder_tree_sum[0].list_sum[4].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[4].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[0].list_sum[4].listSum_n_0 ),
        .Q(\result[38]_42 ),
        .clk(clk),
        .data(\result[39]_43 [5:4]),
        .\data_reg[4]_0 (\adder_tree_sum[0].list_sum[4].list_instances[6].list_n_5 ),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[39][3] ,\comp1_reg_n_0_[39][2] ,\comp1_reg_n_0_[39][1] ,\comp1_reg_n_0_[39][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[62][3] ,\comp2_reg_n_0_[62][2] ,\comp2_reg_n_0_[62][1] ,\comp2_reg_n_0_[62][0] }),
        .\out_Final_OBUF[19]_inst_i_196 (\result[37]_41 [5]),
        .\out_Final_OBUF[19]_inst_i_196_0 (\result[36]_40 [6]),
        .\out_Final_OBUF[7]_inst_i_46 (\adder_tree_sum[0].list_sum[5].list_instances[7].list_n_0 ),
        .result(\sum[6]_62 [4]));
  list__xdcDup__40 \adder_tree_sum[0].list_sum[4].list_instances[7].list 
       (.DI(\adder_tree_sum[0].list_sum[4].list_instances[7].list_n_5 ),
        .Q(\result[39]_43 ),
        .clk(clk),
        .data(\result[46]_51 [3]),
        .\data_reg[3]_0 (\adder_tree_sum[0].list_sum[4].list_instances[7].list_n_6 ),
        .\data_reg[4]_0 (\adder_tree_sum[0].list_sum[4].list_instances[7].list_n_0 ),
        .\data_reg[4]_1 (\adder_tree_sum[0].list_sum[4].list_instances[7].list_n_4 ),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[39][3] ,\comp1_reg_n_0_[39][2] ,\comp1_reg_n_0_[39][1] ,\comp1_reg_n_0_[39][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[63][3] ,\comp2_reg_n_0_[63][2] ,\comp2_reg_n_0_[63][1] ,\comp2_reg_n_0_[63][0] }),
        .\out_Final_OBUF[15]_inst_i_72 (\sum[5]_53 [5]),
        .\out_Final_OBUF[7]_inst_i_46 (\result[38]_42 [5:4]),
        .\out_Final_OBUF[7]_inst_i_46_0 (\result[37]_41 [5]),
        .\out_Final_OBUF[7]_inst_i_46_1 (\sum[7]_71 [4]),
        .\out_Final_OBUF[7]_inst_i_46_2 (\adder_tree_sum[0].list_sum[5].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_47 (\adder_tree_sum[0].list_sum[6].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_47_0 (\result[47]_52 [3]),
        .result(\sum[6]_62 [5:4]));
  bitsAddTree_4 \adder_tree_sum[0].list_sum[5].listSum 
       (.DI({\adder_tree_sum[0].list_sum[5].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[5].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[0].list_sum[5].listSum_n_0 ),
        .S({\adder_tree_sum[0].list_sum[5].list_instances[3].list_n_0 ,\adder_tree_sum[0].list_sum[5].list_instances[5].list_n_0 }),
        .data(\result[46]_51 [5:4]),
        .\out_Final_OBUF[19]_inst_i_67 (\sum[6]_62 [12:6]),
        .\out_Final_OBUF[19]_inst_i_67_0 (\sum[4]_44 [12:6]),
        .\out_Final_OBUF[19]_inst_i_94 (\adder_tree_sum[0].list_sum[5].listSum_n_13 ),
        .\out_Final_OBUF[19]_inst_i_94_0 (\adder_tree_sum[0].list_sum[5].listSum_n_17 ),
        .\out_Final_OBUF[19]_inst_i_94_1 (\adder_tree_sum[0].list_sum[5].listSum_n_18 ),
        .\out_Final_OBUF[19]_inst_i_94_2 (\adder_tree_sum[0].list_sum[5].listSum_n_19 ),
        .\out_Final_OBUF[19]_inst_i_99 ({\adder_tree_sum[0].list_sum[5].listSum_n_1 ,\adder_tree_sum[0].list_sum[5].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_192 ({\adder_tree_sum[0].list_sum[5].listSum_n_14 ,\adder_tree_sum[0].list_sum[5].listSum_n_15 ,\adder_tree_sum[0].list_sum[5].listSum_n_16 }),
        .\out_Final_OBUF[23]_inst_i_193 (\adder_tree_sum[0].list_sum[5].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_194_0 (\sum[5]_53 ),
        .\out_Final_OBUF[23]_inst_i_194_1 (\result[40]_45 ),
        .\out_Final_OBUF[23]_inst_i_194_2 (\result[42]_47 ),
        .\out_Final_OBUF[23]_inst_i_455_0 (\result[41]_46 ),
        .\out_Final_OBUF[7]_inst_i_184 (\result[43]_48 ),
        .\out_Final_OBUF[7]_inst_i_188_0 (\result[44]_49 ),
        .\out_Final_OBUF[7]_inst_i_188_1 (\adder_tree_sum[0].list_sum[5].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_189_0 (\result[47]_52 [4]),
        .\out_Final_OBUF[7]_inst_i_224_0 (\result[45]_50 ),
        .\out_Final_OBUF[7]_inst_i_81 (\adder_tree_sum[0].list_sum[5].listSum_n_3 ),
        .result(\sum[7]_71 [11:7]));
  list__xdcDup__41 \adder_tree_sum[0].list_sum[5].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[47][3] ,\comp1_reg_n_0_[47][2] ,\comp1_reg_n_0_[47][1] ,\comp1_reg_n_0_[47][0] }),
        .clk(clk),
        .\data_reg[11]_0 (\result[40]_45 ),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[56][3] ,\comp2_reg_n_0_[56][2] ,\comp2_reg_n_0_[56][1] ,\comp2_reg_n_0_[56][0] }));
  list__xdcDup__42 \adder_tree_sum[0].list_sum[5].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[47][3] ,\comp1_reg_n_0_[47][2] ,\comp1_reg_n_0_[47][1] ,\comp1_reg_n_0_[47][0] }),
        .clk(clk),
        .\data_reg[10]_0 (\result[41]_46 ),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[57][3] ,\comp2_reg_n_0_[57][2] ,\comp2_reg_n_0_[57][1] ,\comp2_reg_n_0_[57][0] }));
  list__xdcDup__43 \adder_tree_sum[0].list_sum[5].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[47][3] ,\comp1_reg_n_0_[47][2] ,\comp1_reg_n_0_[47][1] ,\comp1_reg_n_0_[47][0] }),
        .clk(clk),
        .\data_reg[9]_0 (\result[42]_47 ),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[58][3] ,\comp2_reg_n_0_[58][2] ,\comp2_reg_n_0_[58][1] ,\comp2_reg_n_0_[58][0] }));
  list__xdcDup__44 \adder_tree_sum[0].list_sum[5].list_instances[3].list 
       (.Q(\result[43]_48 ),
        .S(\adder_tree_sum[0].list_sum[5].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[45]_50 [6]),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[47][3] ,\comp1_reg_n_0_[47][2] ,\comp1_reg_n_0_[47][1] ,\comp1_reg_n_0_[47][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[59][3] ,\comp2_reg_n_0_[59][2] ,\comp2_reg_n_0_[59][1] ,\comp2_reg_n_0_[59][0] }));
  list__xdcDup__45 \adder_tree_sum[0].list_sum[5].list_instances[4].list 
       (.Q(\result[44]_49 ),
        .clk(clk),
        .data(\result[46]_51 [5]),
        .\data_reg[5]_0 (\adder_tree_sum[0].list_sum[5].list_instances[4].list_n_0 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[47][3] ,\comp1_reg_n_0_[47][2] ,\comp1_reg_n_0_[47][1] ,\comp1_reg_n_0_[47][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[60][3] ,\comp2_reg_n_0_[60][2] ,\comp2_reg_n_0_[60][1] ,\comp2_reg_n_0_[60][0] }));
  list__xdcDup__46 \adder_tree_sum[0].list_sum[5].list_instances[5].list 
       (.Q(\result[45]_50 ),
        .S(\adder_tree_sum[0].list_sum[5].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[47]_52 [4]),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[47][3] ,\comp1_reg_n_0_[47][2] ,\comp1_reg_n_0_[47][1] ,\comp1_reg_n_0_[47][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[61][3] ,\comp2_reg_n_0_[61][2] ,\comp2_reg_n_0_[61][1] ,\comp2_reg_n_0_[61][0] }));
  list__xdcDup__47 \adder_tree_sum[0].list_sum[5].list_instances[6].list 
       (.DI({\adder_tree_sum[0].list_sum[5].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[5].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[0].list_sum[5].listSum_n_0 ),
        .Q(\result[46]_51 ),
        .clk(clk),
        .data(\result[47]_52 [4:3]),
        .\data_reg[3]_0 (\adder_tree_sum[0].list_sum[5].list_instances[6].list_n_5 ),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[47][3] ,\comp1_reg_n_0_[47][2] ,\comp1_reg_n_0_[47][1] ,\comp1_reg_n_0_[47][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[62][3] ,\comp2_reg_n_0_[62][2] ,\comp2_reg_n_0_[62][1] ,\comp2_reg_n_0_[62][0] }),
        .\out_Final_OBUF[7]_inst_i_188 (\result[45]_50 [4]),
        .\out_Final_OBUF[7]_inst_i_188_0 (\result[44]_49 [5]),
        .\out_Final_OBUF[7]_inst_i_48 (\result[39]_43 [3]),
        .\out_Final_OBUF[7]_inst_i_48_0 (\adder_tree_sum[0].list_sum[6].list_instances[7].list_n_0 ));
  list__xdcDup__48 \adder_tree_sum[0].list_sum[5].list_instances[7].list 
       (.Q(\result[47]_52 ),
        .clk(clk),
        .\data_reg[3]_0 (\adder_tree_sum[0].list_sum[5].list_instances[7].list_n_0 ),
        .\data_reg[4]_0 (\adder_tree_sum[0].list_sum[5].list_instances[7].list_n_4 ),
        .\data_reg[4]_1 ({\comp1_reg_n_0_[47][3] ,\comp1_reg_n_0_[47][2] ,\comp1_reg_n_0_[47][1] ,\comp1_reg_n_0_[47][0] }),
        .\data_reg[4]_2 ({\comp2_reg_n_0_[63][3] ,\comp2_reg_n_0_[63][2] ,\comp2_reg_n_0_[63][1] ,\comp2_reg_n_0_[63][0] }),
        .\out_Final_OBUF[7]_inst_i_47 (\result[39]_43 [4]),
        .\out_Final_OBUF[7]_inst_i_47_0 (\result[38]_42 [4]),
        .\out_Final_OBUF[7]_inst_i_88 (\result[46]_51 [4:3]),
        .\out_Final_OBUF[7]_inst_i_88_0 (\result[45]_50 [4]),
        .result(\sum[6]_62 [4]));
  bitsAddTree_5 \adder_tree_sum[0].list_sum[6].listSum 
       (.DI({\adder_tree_sum[0].list_sum[6].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[6].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[0].list_sum[6].listSum_n_0 ),
        .S({\adder_tree_sum[0].list_sum[6].list_instances[3].list_n_0 ,\adder_tree_sum[0].list_sum[6].list_instances[5].list_n_0 }),
        .data(\result[54]_60 [4:3]),
        .\out_Final_OBUF[19]_inst_i_180_0 (\result[49]_55 ),
        .\out_Final_OBUF[19]_inst_i_66 (\sum[4]_44 [12:11]),
        .\out_Final_OBUF[19]_inst_i_66_0 (\sum[5]_53 [12:11]),
        .\out_Final_OBUF[19]_inst_i_94_0 (\result[48]_54 ),
        .\out_Final_OBUF[19]_inst_i_94_1 (\result[50]_56 ),
        .\out_Final_OBUF[23]_inst_i_192 (\adder_tree_sum[0].list_sum[6].listSum_n_1 ),
        .\out_Final_OBUF[7]_inst_i_175 (\result[51]_57 ),
        .\out_Final_OBUF[7]_inst_i_179_0 (\result[52]_58 ),
        .\out_Final_OBUF[7]_inst_i_179_1 (\adder_tree_sum[0].list_sum[6].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_180_0 (\result[55]_61 [3]),
        .\out_Final_OBUF[7]_inst_i_221_0 (\result[53]_59 ),
        .result(\sum[6]_62 ));
  list__xdcDup__49 \adder_tree_sum[0].list_sum[6].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[55][3] ,\comp1_reg_n_0_[55][2] ,\comp1_reg_n_0_[55][1] ,\comp1_reg_n_0_[55][0] }),
        .clk(clk),
        .\data_reg[10]_0 (\result[48]_54 ),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[56][3] ,\comp2_reg_n_0_[56][2] ,\comp2_reg_n_0_[56][1] ,\comp2_reg_n_0_[56][0] }));
  list__xdcDup__50 \adder_tree_sum[0].list_sum[6].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[55][3] ,\comp1_reg_n_0_[55][2] ,\comp1_reg_n_0_[55][1] ,\comp1_reg_n_0_[55][0] }),
        .clk(clk),
        .\data_reg[9]_0 (\result[49]_55 ),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[57][3] ,\comp2_reg_n_0_[57][2] ,\comp2_reg_n_0_[57][1] ,\comp2_reg_n_0_[57][0] }));
  list__xdcDup__51 \adder_tree_sum[0].list_sum[6].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[55][3] ,\comp1_reg_n_0_[55][2] ,\comp1_reg_n_0_[55][1] ,\comp1_reg_n_0_[55][0] }),
        .clk(clk),
        .\data_reg[8]_0 (\result[50]_56 ),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[58][3] ,\comp2_reg_n_0_[58][2] ,\comp2_reg_n_0_[58][1] ,\comp2_reg_n_0_[58][0] }));
  list__xdcDup__52 \adder_tree_sum[0].list_sum[6].list_instances[3].list 
       (.Q(\result[51]_57 ),
        .S(\adder_tree_sum[0].list_sum[6].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[53]_59 [5]),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[55][3] ,\comp1_reg_n_0_[55][2] ,\comp1_reg_n_0_[55][1] ,\comp1_reg_n_0_[55][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[59][3] ,\comp2_reg_n_0_[59][2] ,\comp2_reg_n_0_[59][1] ,\comp2_reg_n_0_[59][0] }));
  list__xdcDup__53 \adder_tree_sum[0].list_sum[6].list_instances[4].list 
       (.Q(\result[52]_58 ),
        .clk(clk),
        .data(\result[54]_60 [4]),
        .\data_reg[4]_0 (\adder_tree_sum[0].list_sum[6].list_instances[4].list_n_0 ),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[55][3] ,\comp1_reg_n_0_[55][2] ,\comp1_reg_n_0_[55][1] ,\comp1_reg_n_0_[55][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[60][3] ,\comp2_reg_n_0_[60][2] ,\comp2_reg_n_0_[60][1] ,\comp2_reg_n_0_[60][0] }));
  list__xdcDup__54 \adder_tree_sum[0].list_sum[6].list_instances[5].list 
       (.Q(\result[53]_59 ),
        .S(\adder_tree_sum[0].list_sum[6].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[55]_61 [3]),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[55][3] ,\comp1_reg_n_0_[55][2] ,\comp1_reg_n_0_[55][1] ,\comp1_reg_n_0_[55][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[61][3] ,\comp2_reg_n_0_[61][2] ,\comp2_reg_n_0_[61][1] ,\comp2_reg_n_0_[61][0] }));
  list__xdcDup__55 \adder_tree_sum[0].list_sum[6].list_instances[6].list 
       (.DI({\adder_tree_sum[0].list_sum[6].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[6].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[0].list_sum[6].listSum_n_0 ),
        .Q(\result[54]_60 ),
        .clk(clk),
        .data(\result[55]_61 [3:2]),
        .\data_reg[4]_0 ({\comp1_reg_n_0_[55][3] ,\comp1_reg_n_0_[55][2] ,\comp1_reg_n_0_[55][1] ,\comp1_reg_n_0_[55][0] }),
        .\data_reg[4]_1 ({\comp2_reg_n_0_[62][3] ,\comp2_reg_n_0_[62][2] ,\comp2_reg_n_0_[62][1] ,\comp2_reg_n_0_[62][0] }),
        .\out_Final_OBUF[7]_inst_i_179 (\result[53]_59 [3]),
        .\out_Final_OBUF[7]_inst_i_179_0 (\result[52]_58 [4]));
  list__xdcDup__56 \adder_tree_sum[0].list_sum[6].list_instances[7].list 
       (.Q(\result[55]_61 ),
        .clk(clk),
        .\data_reg[2]_0 (\adder_tree_sum[0].list_sum[6].list_instances[7].list_n_0 ),
        .\data_reg[3]_0 ({\comp1_reg_n_0_[55][3] ,\comp1_reg_n_0_[55][2] ,\comp1_reg_n_0_[55][1] ,\comp1_reg_n_0_[55][0] }),
        .\data_reg[3]_1 ({\comp2_reg_n_0_[63][3] ,\comp2_reg_n_0_[63][2] ,\comp2_reg_n_0_[63][1] ,\comp2_reg_n_0_[63][0] }),
        .\out_Final_OBUF[7]_inst_i_83 (\result[54]_60 [3:2]),
        .\out_Final_OBUF[7]_inst_i_83_0 (\result[53]_59 [3]));
  bitsAddTree_6 \adder_tree_sum[0].list_sum[7].listSum 
       (.DI(\adder_tree_sum[0].list_sum[7].listSum_n_12 ),
        .O(\adder_tree_sum[0].list_sum[7].listSum_n_0 ),
        .Q(\result[47]_52 [2]),
        .S({\adder_tree_sum[0].list_sum[7].list_instances[3].list_n_0 ,\adder_tree_sum[0].list_sum[7].list_instances[5].list_n_0 }),
        .data(\result[62]_69 [3:2]),
        .\out_Final_OBUF[15]_inst_i_109 ({\adder_tree_sum[0].list_sum[7].listSum_n_1 ,\adder_tree_sum[0].list_sum[7].listSum_n_2 }),
        .\out_Final_OBUF[15]_inst_i_71 (\sum[6]_62 [6:5]),
        .\out_Final_OBUF[15]_inst_i_71_0 (\sum[4]_44 [6]),
        .\out_Final_OBUF[15]_inst_i_71_1 (\sum[5]_53 [6:5]),
        .\out_Final_OBUF[15]_inst_i_71_2 (\adder_tree_sum[0].list_sum[4].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[15]_inst_i_72 (\adder_tree_sum[0].list_sum[4].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_72_0 (\adder_tree_sum[0].list_sum[4].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[19]_inst_i_188_0 (\result[57]_64 ),
        .\out_Final_OBUF[19]_inst_i_97_0 (\result[56]_63 ),
        .\out_Final_OBUF[19]_inst_i_97_1 (\result[58]_65 ),
        .\out_Final_OBUF[7]_inst_i_167 (\result[59]_66 ),
        .\out_Final_OBUF[7]_inst_i_171_0 (\result[60]_67 ),
        .\out_Final_OBUF[7]_inst_i_171_1 (\adder_tree_sum[0].list_sum[7].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_172_0 (\result[63]_70 [2]),
        .\out_Final_OBUF[7]_inst_i_218_0 (\result[61]_68 ),
        .\out_Final_OBUF[7]_inst_i_47 (\adder_tree_sum[0].list_sum[5].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[7]_inst_i_47_0 (\result[55]_61 [2]),
        .\out_Final_OBUF[7]_inst_i_47_1 (\result[54]_60 [2]),
        .\out_Final_OBUF[7]_inst_i_80_0 ({\adder_tree_sum[0].list_sum[7].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[7].list_instances[6].list_n_1 }),
        .result(\sum[7]_71 ));
  list__xdcDup__57 \adder_tree_sum[0].list_sum[7].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[63][3] ,\comp1_reg_n_0_[63][2] ,\comp1_reg_n_0_[63][1] ,\comp1_reg_n_0_[63][0] }),
        .clk(clk),
        .\data_reg[9]_0 (\result[56]_63 ),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[56][3] ,\comp2_reg_n_0_[56][2] ,\comp2_reg_n_0_[56][1] ,\comp2_reg_n_0_[56][0] }));
  list__xdcDup__58 \adder_tree_sum[0].list_sum[7].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[63][3] ,\comp1_reg_n_0_[63][2] ,\comp1_reg_n_0_[63][1] ,\comp1_reg_n_0_[63][0] }),
        .clk(clk),
        .\data_reg[8]_0 (\result[57]_64 ),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[57][3] ,\comp2_reg_n_0_[57][2] ,\comp2_reg_n_0_[57][1] ,\comp2_reg_n_0_[57][0] }));
  list__xdcDup__59 \adder_tree_sum[0].list_sum[7].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[63][3] ,\comp1_reg_n_0_[63][2] ,\comp1_reg_n_0_[63][1] ,\comp1_reg_n_0_[63][0] }),
        .clk(clk),
        .\data_reg[7]_0 (\result[58]_65 ),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[58][3] ,\comp2_reg_n_0_[58][2] ,\comp2_reg_n_0_[58][1] ,\comp2_reg_n_0_[58][0] }));
  list__xdcDup__60 \adder_tree_sum[0].list_sum[7].list_instances[3].list 
       (.Q(\result[59]_66 ),
        .S(\adder_tree_sum[0].list_sum[7].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[61]_68 [4]),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[63][3] ,\comp1_reg_n_0_[63][2] ,\comp1_reg_n_0_[63][1] ,\comp1_reg_n_0_[63][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[59][3] ,\comp2_reg_n_0_[59][2] ,\comp2_reg_n_0_[59][1] ,\comp2_reg_n_0_[59][0] }));
  list__xdcDup__61 \adder_tree_sum[0].list_sum[7].list_instances[4].list 
       (.Q(\result[60]_67 ),
        .clk(clk),
        .data(\result[62]_69 [3]),
        .\data_reg[3]_0 (\adder_tree_sum[0].list_sum[7].list_instances[4].list_n_0 ),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[63][3] ,\comp1_reg_n_0_[63][2] ,\comp1_reg_n_0_[63][1] ,\comp1_reg_n_0_[63][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[60][3] ,\comp2_reg_n_0_[60][2] ,\comp2_reg_n_0_[60][1] ,\comp2_reg_n_0_[60][0] }));
  list__xdcDup__62 \adder_tree_sum[0].list_sum[7].list_instances[5].list 
       (.Q(\result[61]_68 ),
        .S(\adder_tree_sum[0].list_sum[7].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[63]_70 [2]),
        .\data_reg[4]_0 ({\comp1_reg_n_0_[63][3] ,\comp1_reg_n_0_[63][2] ,\comp1_reg_n_0_[63][1] ,\comp1_reg_n_0_[63][0] }),
        .\data_reg[4]_1 ({\comp2_reg_n_0_[61][3] ,\comp2_reg_n_0_[61][2] ,\comp2_reg_n_0_[61][1] ,\comp2_reg_n_0_[61][0] }));
  list__xdcDup__63 \adder_tree_sum[0].list_sum[7].list_instances[6].list 
       (.O(\adder_tree_sum[0].list_sum[7].listSum_n_0 ),
        .Q(\result[62]_69 ),
        .clk(clk),
        .data(\result[63]_70 [2:1]),
        .\data_reg[3]_0 ({\adder_tree_sum[0].list_sum[7].list_instances[6].list_n_0 ,\adder_tree_sum[0].list_sum[7].list_instances[6].list_n_1 }),
        .\data_reg[3]_1 ({\comp1_reg_n_0_[63][3] ,\comp1_reg_n_0_[63][2] ,\comp1_reg_n_0_[63][1] ,\comp1_reg_n_0_[63][0] }),
        .\data_reg[3]_2 ({\comp2_reg_n_0_[62][3] ,\comp2_reg_n_0_[62][2] ,\comp2_reg_n_0_[62][1] ,\comp2_reg_n_0_[62][0] }),
        .\out_Final_OBUF[7]_inst_i_171 (\result[61]_68 [2]),
        .\out_Final_OBUF[7]_inst_i_171_0 (\result[60]_67 [3]));
  list__xdcDup__64 \adder_tree_sum[0].list_sum[7].list_instances[7].list 
       (.DI(\adder_tree_sum[0].list_sum[7].list_instances[7].list_n_0 ),
        .Q(\result[55]_61 [2]),
        .clk(clk),
        .\data_reg[1]_0 (\adder_tree_sum[0].list_sum[7].list_instances[7].list_n_1 ),
        .\data_reg[2]_0 (\result[63]_70 ),
        .\data_reg[2]_1 ({\comp1_reg_n_0_[63][3] ,\comp1_reg_n_0_[63][2] ,\comp1_reg_n_0_[63][1] ,\comp1_reg_n_0_[63][0] }),
        .\data_reg[2]_2 ({\comp2_reg_n_0_[63][3] ,\comp2_reg_n_0_[63][2] ,\comp2_reg_n_0_[63][1] ,\comp2_reg_n_0_[63][0] }),
        .\out_Final_OBUF[7]_inst_i_45 (\result[62]_69 [2:1]),
        .\out_Final_OBUF[7]_inst_i_45_0 (\result[61]_68 [2]),
        .\out_Final_OBUF[7]_inst_i_48 (\result[54]_60 [2]),
        .\out_Final_OBUF[7]_inst_i_48_0 (\result[47]_52 [2]));
  bitsAddTree2_7 \adder_tree_sum[1].Sum 
       (.DI({\adder_tree_sum[1].list_sum[4].list_instances[7].list_n_5 ,\adder_tree_sum[1].list_sum[7].listSum_n_12 ,\adder_tree_sum[1].list_sum[7].list_instances[7].list_n_0 }),
        .S({\adder_tree_sum[1].list_sum[4].listSum_n_1 ,\adder_tree_sum[1].list_sum[4].listSum_n_2 }),
        .data(\result[86]_97 [6]),
        .\out_Final_OBUF[11]_inst_i_14_0 (\result[95]_107 [5:4]),
        .\out_Final_OBUF[11]_inst_i_14_1 (\result[94]_106 [5]),
        .\out_Final_OBUF[15]_inst_i_23_0 ({\adder_tree_sum[1].list_sum[5].listSum_n_1 ,\adder_tree_sum[1].list_sum[5].listSum_n_2 ,\adder_tree_sum[1].list_sum[7].listSum_n_1 ,\adder_tree_sum[1].list_sum[7].listSum_n_2 }),
        .\out_Final_OBUF[15]_inst_i_23_1 (\adder_tree_sum[1].list_sum[4].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[15]_inst_i_23_2 (\adder_tree_sum[1].list_sum[5].listSum_n_3 ),
        .\out_Final_OBUF[15]_inst_i_23_3 (\adder_tree_sum[1].list_sum[5].listSum_n_13 ),
        .\out_Final_OBUF[15]_inst_i_23_4 (\adder_tree_sum[1].list_sum[5].listSum_n_17 ),
        .\out_Final_OBUF[15]_inst_i_55_0 ({\adder_tree_sum[1].list_sum[0].list_instances[7].list_n_5 ,\adder_tree_sum[1].list_sum[3].listSum_n_12 ,\adder_tree_sum[1].list_sum[3].list_instances[6].list_n_5 }),
        .\out_Final_OBUF[15]_inst_i_55_1 (\adder_tree_sum[1].list_sum[0].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_55_2 (\adder_tree_sum[1].list_sum[0].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_55_3 (\adder_tree_sum[1].list_sum[1].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[15]_inst_i_55_4 (\adder_tree_sum[1].list_sum[0].list_instances[7].list_n_6 ),
        .\out_Final_OBUF[15]_inst_i_55_5 (\adder_tree_sum[1].list_sum[1].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_55_6 (\result[87]_98 [6:5]),
        .\out_Final_OBUF[15]_inst_i_55_7 (\result[79]_89 [6]),
        .\out_Final_OBUF[15]_inst_i_55_8 (\adder_tree_sum[1].list_sum[3].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[19]_inst_i_14_0 ({\adder_tree_sum[1].list_sum[4].listSum_n_11 ,\adder_tree_sum[1].list_sum[4].listSum_n_12 }),
        .\out_Final_OBUF[19]_inst_i_23_0 ({\adder_tree_sum[1].list_sum[6].listSum_n_1 ,\adder_tree_sum[1].list_sum[5].listSum_n_14 ,\adder_tree_sum[1].list_sum[5].listSum_n_15 ,\adder_tree_sum[1].list_sum[5].listSum_n_16 }),
        .\out_Final_OBUF[19]_inst_i_23_1 (\sum[14]_135 [12:5]),
        .\out_Final_OBUF[19]_inst_i_23_2 (\sum[12]_117 ),
        .\out_Final_OBUF[19]_inst_i_23_3 (\sum[13]_126 ),
        .\out_Final_OBUF[19]_inst_i_23_4 (\sum[15]_144 ),
        .\out_Final_OBUF[19]_inst_i_23_5 (\adder_tree_sum[1].list_sum[5].listSum_n_18 ),
        .\out_Final_OBUF[19]_inst_i_23_6 (\adder_tree_sum[1].list_sum[5].listSum_n_19 ),
        .\out_Final_OBUF[19]_inst_i_23_7 (\adder_tree_sum[1].list_sum[5].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_15_0 ({\adder_tree_sum[1].list_sum[0].listSum_n_11 ,\adder_tree_sum[1].list_sum[0].listSum_n_12 }),
        .\out_Final_OBUF[23]_inst_i_15_1 ({\adder_tree_sum[1].list_sum[0].listSum_n_1 ,\adder_tree_sum[1].list_sum[0].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_28_0 ({\adder_tree_sum[1].list_sum[2].listSum_n_1 ,\adder_tree_sum[1].list_sum[1].listSum_n_14 ,\adder_tree_sum[1].list_sum[1].listSum_n_15 ,\adder_tree_sum[1].list_sum[1].listSum_n_16 }),
        .\out_Final_OBUF[23]_inst_i_28_1 (\sum[10]_99 [16:9]),
        .\out_Final_OBUF[23]_inst_i_28_2 (\sum[8]_81 ),
        .\out_Final_OBUF[23]_inst_i_28_3 (\sum[9]_90 ),
        .\out_Final_OBUF[23]_inst_i_28_4 (\sum[11]_108 ),
        .\out_Final_OBUF[23]_inst_i_28_5 (\adder_tree_sum[1].list_sum[1].listSum_n_18 ),
        .\out_Final_OBUF[23]_inst_i_28_6 (\adder_tree_sum[1].list_sum[1].listSum_n_19 ),
        .\out_Final_OBUF[23]_inst_i_28_7 (\adder_tree_sum[1].list_sum[1].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_69_0 ({\adder_tree_sum[1].list_sum[1].listSum_n_1 ,\adder_tree_sum[1].list_sum[1].listSum_n_2 ,\adder_tree_sum[1].list_sum[3].listSum_n_1 ,\adder_tree_sum[1].list_sum[3].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_69_1 (\adder_tree_sum[1].list_sum[0].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[23]_inst_i_69_2 (\adder_tree_sum[1].list_sum[1].listSum_n_3 ),
        .\out_Final_OBUF[23]_inst_i_69_3 (\adder_tree_sum[1].list_sum[1].listSum_n_13 ),
        .\out_Final_OBUF[23]_inst_i_69_4 (\adder_tree_sum[1].list_sum[1].listSum_n_17 ),
        .\out_Final_OBUF[7]_inst_i_14_0 (\adder_tree_sum[1].list_sum[4].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_14_1 (\adder_tree_sum[1].list_sum[4].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[7]_inst_i_14_10 (\adder_tree_sum[1].list_sum[7].list_instances[7].list_n_1 ),
        .\out_Final_OBUF[7]_inst_i_14_2 (\adder_tree_sum[1].list_sum[5].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[7]_inst_i_14_3 (\adder_tree_sum[1].list_sum[4].list_instances[7].list_n_6 ),
        .\out_Final_OBUF[7]_inst_i_14_4 (\adder_tree_sum[1].list_sum[5].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[7]_inst_i_14_5 (\result[118]_133 [2]),
        .\out_Final_OBUF[7]_inst_i_14_6 (\result[119]_134 [2:1]),
        .\out_Final_OBUF[7]_inst_i_14_7 (\result[111]_125 [2]),
        .\out_Final_OBUF[7]_inst_i_14_8 (\result[127]_143 [1]),
        .\out_Final_OBUF[7]_inst_i_14_9 (\result[126]_142 [1]),
        .result(\sum_b[1]_145 [21:2]));
  bitsAddTree_8 \adder_tree_sum[1].list_sum[0].listSum 
       (.DI({\adder_tree_sum[1].list_sum[0].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[0].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[1].list_sum[0].listSum_n_0 ),
        .S({\adder_tree_sum[1].list_sum[0].list_instances[3].list_n_0 ,\adder_tree_sum[1].list_sum[0].list_instances[5].list_n_0 }),
        .data(\result[70]_79 [10:9]),
        .\out_Final_OBUF[23]_inst_i_116_0 ({\adder_tree_sum[1].list_sum[0].listSum_n_1 ,\adder_tree_sum[1].list_sum[0].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_116_1 ({\adder_tree_sum[1].list_sum[0].listSum_n_11 ,\adder_tree_sum[1].list_sum[0].listSum_n_12 }),
        .\out_Final_OBUF[23]_inst_i_116_2 (\result[64]_73 ),
        .\out_Final_OBUF[23]_inst_i_116_3 (\result[66]_75 ),
        .\out_Final_OBUF[23]_inst_i_22 (\sum[10]_99 [16]),
        .\out_Final_OBUF[23]_inst_i_22_0 (\sum[9]_90 [17:16]),
        .\out_Final_OBUF[23]_inst_i_250_0 (\result[65]_74 ),
        .\out_Final_OBUF[23]_inst_i_372 (\result[67]_76 ),
        .\out_Final_OBUF[23]_inst_i_376_0 (\result[68]_77 ),
        .\out_Final_OBUF[23]_inst_i_376_1 (\adder_tree_sum[1].list_sum[0].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_377_0 (\result[71]_80 [9]),
        .\out_Final_OBUF[23]_inst_i_519_0 (\result[69]_78 ),
        .result(\sum[8]_81 ));
  list__xdcDup__65 \adder_tree_sum[1].list_sum[0].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[71][3] ,\comp1_reg_n_0_[71][2] ,\comp1_reg_n_0_[71][1] ,\comp1_reg_n_0_[71][0] }),
        .clk(clk),
        .\data_reg[16]_0 (\result[64]_73 ),
        .\data_reg[16]_1 ({\comp2_reg_n_0_[120][3] ,\comp2_reg_n_0_[120][2] ,\comp2_reg_n_0_[120][1] ,\comp2_reg_n_0_[120][0] }));
  list__xdcDup__66 \adder_tree_sum[1].list_sum[0].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[71][3] ,\comp1_reg_n_0_[71][2] ,\comp1_reg_n_0_[71][1] ,\comp1_reg_n_0_[71][0] }),
        .clk(clk),
        .\data_reg[15]_0 (\result[65]_74 ),
        .\data_reg[15]_1 ({\comp2_reg_n_0_[121][3] ,\comp2_reg_n_0_[121][2] ,\comp2_reg_n_0_[121][1] ,\comp2_reg_n_0_[121][0] }));
  list__xdcDup__67 \adder_tree_sum[1].list_sum[0].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[71][3] ,\comp1_reg_n_0_[71][2] ,\comp1_reg_n_0_[71][1] ,\comp1_reg_n_0_[71][0] }),
        .clk(clk),
        .\data_reg[14]_0 (\result[66]_75 ),
        .\data_reg[14]_1 ({\comp2_reg_n_0_[122][3] ,\comp2_reg_n_0_[122][2] ,\comp2_reg_n_0_[122][1] ,\comp2_reg_n_0_[122][0] }));
  list__xdcDup__68 \adder_tree_sum[1].list_sum[0].list_instances[3].list 
       (.Q(\result[67]_76 ),
        .S(\adder_tree_sum[1].list_sum[0].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[69]_78 [11]),
        .\data_reg[13]_0 ({\comp1_reg_n_0_[71][3] ,\comp1_reg_n_0_[71][2] ,\comp1_reg_n_0_[71][1] ,\comp1_reg_n_0_[71][0] }),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[123][3] ,\comp2_reg_n_0_[123][2] ,\comp2_reg_n_0_[123][1] ,\comp2_reg_n_0_[123][0] }));
  list__xdcDup__69 \adder_tree_sum[1].list_sum[0].list_instances[4].list 
       (.Q(\result[68]_77 ),
        .clk(clk),
        .data(\result[70]_79 [10]),
        .\data_reg[10]_0 (\adder_tree_sum[1].list_sum[0].list_instances[4].list_n_0 ),
        .\data_reg[12]_0 ({\comp1_reg_n_0_[71][3] ,\comp1_reg_n_0_[71][2] ,\comp1_reg_n_0_[71][1] ,\comp1_reg_n_0_[71][0] }),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[124][3] ,\comp2_reg_n_0_[124][2] ,\comp2_reg_n_0_[124][1] ,\comp2_reg_n_0_[124][0] }));
  list__xdcDup__70 \adder_tree_sum[1].list_sum[0].list_instances[5].list 
       (.Q(\result[69]_78 ),
        .S(\adder_tree_sum[1].list_sum[0].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[71]_80 [9]),
        .\data_reg[11]_0 ({\comp1_reg_n_0_[71][3] ,\comp1_reg_n_0_[71][2] ,\comp1_reg_n_0_[71][1] ,\comp1_reg_n_0_[71][0] }),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[125][3] ,\comp2_reg_n_0_[125][2] ,\comp2_reg_n_0_[125][1] ,\comp2_reg_n_0_[125][0] }));
  list__xdcDup__71 \adder_tree_sum[1].list_sum[0].list_instances[6].list 
       (.DI({\adder_tree_sum[1].list_sum[0].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[0].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[1].list_sum[0].listSum_n_0 ),
        .Q(\result[70]_79 ),
        .clk(clk),
        .data(\result[71]_80 [9:8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[71][3] ,\comp1_reg_n_0_[71][2] ,\comp1_reg_n_0_[71][1] ,\comp1_reg_n_0_[71][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[126][3] ,\comp2_reg_n_0_[126][2] ,\comp2_reg_n_0_[126][1] ,\comp2_reg_n_0_[126][0] }),
        .\data_reg[8]_0 (\adder_tree_sum[1].list_sum[0].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_92 (\adder_tree_sum[1].list_sum[1].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_376 (\result[69]_78 [9]),
        .\out_Final_OBUF[23]_inst_i_376_0 (\result[68]_77 [10]),
        .result(\sum[10]_99 [8]));
  list__xdcDup__72 \adder_tree_sum[1].list_sum[0].list_instances[7].list 
       (.Q(\result[71]_80 ),
        .clk(clk),
        .data(\result[78]_88 [7]),
        .\data_reg[7]_0 (\adder_tree_sum[1].list_sum[0].list_instances[7].list_n_6 ),
        .\data_reg[8]_0 (\adder_tree_sum[1].list_sum[0].list_instances[7].list_n_0 ),
        .\data_reg[8]_1 (\adder_tree_sum[1].list_sum[0].list_instances[7].list_n_4 ),
        .\data_reg[8]_2 (\adder_tree_sum[1].list_sum[0].list_instances[7].list_n_5 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[71][3] ,\comp1_reg_n_0_[71][2] ,\comp1_reg_n_0_[71][1] ,\comp1_reg_n_0_[71][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[127][3] ,\comp2_reg_n_0_[127][2] ,\comp2_reg_n_0_[127][1] ,\comp2_reg_n_0_[127][0] }),
        .\out_Final_OBUF[15]_inst_i_92 (\result[70]_79 [9:8]),
        .\out_Final_OBUF[15]_inst_i_92_0 (\result[69]_78 [9]),
        .\out_Final_OBUF[15]_inst_i_92_1 (\sum[11]_108 [8]),
        .\out_Final_OBUF[15]_inst_i_92_2 (\adder_tree_sum[1].list_sum[1].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_93 (\adder_tree_sum[1].list_sum[2].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_93_0 (\result[79]_89 [7]),
        .\out_Final_OBUF[23]_inst_i_158 (\sum[9]_90 [9]),
        .result(\sum[10]_99 [9:8]));
  bitsAddTree_9 \adder_tree_sum[1].list_sum[1].listSum 
       (.DI({\adder_tree_sum[1].list_sum[1].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[1].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[1].list_sum[1].listSum_n_0 ),
        .S({\adder_tree_sum[1].list_sum[1].list_instances[3].list_n_0 ,\adder_tree_sum[1].list_sum[1].list_instances[5].list_n_0 }),
        .data(\result[78]_88 [9:8]),
        .\out_Final_OBUF[23]_inst_i_116 ({\adder_tree_sum[1].list_sum[1].listSum_n_14 ,\adder_tree_sum[1].list_sum[1].listSum_n_15 ,\adder_tree_sum[1].list_sum[1].listSum_n_16 }),
        .\out_Final_OBUF[23]_inst_i_117 (\adder_tree_sum[1].list_sum[1].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_118_0 (\sum[9]_90 ),
        .\out_Final_OBUF[23]_inst_i_118_1 (\result[72]_82 ),
        .\out_Final_OBUF[23]_inst_i_118_2 (\result[74]_84 ),
        .\out_Final_OBUF[23]_inst_i_159 (\adder_tree_sum[1].list_sum[1].listSum_n_13 ),
        .\out_Final_OBUF[23]_inst_i_159_0 (\adder_tree_sum[1].list_sum[1].listSum_n_17 ),
        .\out_Final_OBUF[23]_inst_i_159_1 (\adder_tree_sum[1].list_sum[1].listSum_n_18 ),
        .\out_Final_OBUF[23]_inst_i_159_2 (\adder_tree_sum[1].list_sum[1].listSum_n_19 ),
        .\out_Final_OBUF[23]_inst_i_164 ({\adder_tree_sum[1].list_sum[1].listSum_n_1 ,\adder_tree_sum[1].list_sum[1].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_258_0 (\result[73]_83 ),
        .\out_Final_OBUF[23]_inst_i_348 (\adder_tree_sum[1].list_sum[1].listSum_n_3 ),
        .\out_Final_OBUF[23]_inst_i_380 (\result[75]_85 ),
        .\out_Final_OBUF[23]_inst_i_384_0 (\result[76]_86 ),
        .\out_Final_OBUF[23]_inst_i_384_1 (\adder_tree_sum[1].list_sum[1].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_385_0 (\result[79]_89 [8]),
        .\out_Final_OBUF[23]_inst_i_524_0 (\result[77]_87 ),
        .\out_Final_OBUF[23]_inst_i_75 (\sum[10]_99 [16:10]),
        .\out_Final_OBUF[23]_inst_i_75_0 (\sum[8]_81 [16:10]),
        .result(\sum[11]_108 [15:11]));
  list__xdcDup__73 \adder_tree_sum[1].list_sum[1].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[79][3] ,\comp1_reg_n_0_[79][2] ,\comp1_reg_n_0_[79][1] ,\comp1_reg_n_0_[79][0] }),
        .clk(clk),
        .\data_reg[15]_0 (\result[72]_82 ),
        .\data_reg[15]_1 ({\comp2_reg_n_0_[120][3] ,\comp2_reg_n_0_[120][2] ,\comp2_reg_n_0_[120][1] ,\comp2_reg_n_0_[120][0] }));
  list__xdcDup__74 \adder_tree_sum[1].list_sum[1].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[79][3] ,\comp1_reg_n_0_[79][2] ,\comp1_reg_n_0_[79][1] ,\comp1_reg_n_0_[79][0] }),
        .clk(clk),
        .\data_reg[14]_0 (\result[73]_83 ),
        .\data_reg[14]_1 ({\comp2_reg_n_0_[121][3] ,\comp2_reg_n_0_[121][2] ,\comp2_reg_n_0_[121][1] ,\comp2_reg_n_0_[121][0] }));
  list__xdcDup__75 \adder_tree_sum[1].list_sum[1].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[79][3] ,\comp1_reg_n_0_[79][2] ,\comp1_reg_n_0_[79][1] ,\comp1_reg_n_0_[79][0] }),
        .clk(clk),
        .\data_reg[13]_0 (\result[74]_84 ),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[122][3] ,\comp2_reg_n_0_[122][2] ,\comp2_reg_n_0_[122][1] ,\comp2_reg_n_0_[122][0] }));
  list__xdcDup__76 \adder_tree_sum[1].list_sum[1].list_instances[3].list 
       (.Q(\result[75]_85 ),
        .S(\adder_tree_sum[1].list_sum[1].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[77]_87 [10]),
        .\data_reg[12]_0 ({\comp1_reg_n_0_[79][3] ,\comp1_reg_n_0_[79][2] ,\comp1_reg_n_0_[79][1] ,\comp1_reg_n_0_[79][0] }),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[123][3] ,\comp2_reg_n_0_[123][2] ,\comp2_reg_n_0_[123][1] ,\comp2_reg_n_0_[123][0] }));
  list__xdcDup__77 \adder_tree_sum[1].list_sum[1].list_instances[4].list 
       (.Q(\result[76]_86 ),
        .clk(clk),
        .data(\result[78]_88 [9]),
        .\data_reg[11]_0 ({\comp1_reg_n_0_[79][3] ,\comp1_reg_n_0_[79][2] ,\comp1_reg_n_0_[79][1] ,\comp1_reg_n_0_[79][0] }),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[124][3] ,\comp2_reg_n_0_[124][2] ,\comp2_reg_n_0_[124][1] ,\comp2_reg_n_0_[124][0] }),
        .\data_reg[9]_0 (\adder_tree_sum[1].list_sum[1].list_instances[4].list_n_0 ));
  list__xdcDup__78 \adder_tree_sum[1].list_sum[1].list_instances[5].list 
       (.Q(\result[77]_87 ),
        .S(\adder_tree_sum[1].list_sum[1].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[79]_89 [8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[79][3] ,\comp1_reg_n_0_[79][2] ,\comp1_reg_n_0_[79][1] ,\comp1_reg_n_0_[79][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[125][3] ,\comp2_reg_n_0_[125][2] ,\comp2_reg_n_0_[125][1] ,\comp2_reg_n_0_[125][0] }));
  list__xdcDup__79 \adder_tree_sum[1].list_sum[1].list_instances[6].list 
       (.DI({\adder_tree_sum[1].list_sum[1].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[1].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[1].list_sum[1].listSum_n_0 ),
        .Q(\result[78]_88 ),
        .clk(clk),
        .data(\result[79]_89 [8:7]),
        .\data_reg[7]_0 (\adder_tree_sum[1].list_sum[1].list_instances[6].list_n_5 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[79][3] ,\comp1_reg_n_0_[79][2] ,\comp1_reg_n_0_[79][1] ,\comp1_reg_n_0_[79][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[126][3] ,\comp2_reg_n_0_[126][2] ,\comp2_reg_n_0_[126][1] ,\comp2_reg_n_0_[126][0] }),
        .\out_Final_OBUF[15]_inst_i_94 (\result[71]_80 [7]),
        .\out_Final_OBUF[15]_inst_i_94_0 (\adder_tree_sum[1].list_sum[2].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_384 (\result[77]_87 [8]),
        .\out_Final_OBUF[23]_inst_i_384_0 (\result[76]_86 [9]));
  list__xdcDup__80 \adder_tree_sum[1].list_sum[1].list_instances[7].list 
       (.Q(\result[79]_89 ),
        .clk(clk),
        .\data_reg[7]_0 (\adder_tree_sum[1].list_sum[1].list_instances[7].list_n_0 ),
        .\data_reg[8]_0 (\adder_tree_sum[1].list_sum[1].list_instances[7].list_n_4 ),
        .\data_reg[8]_1 ({\comp1_reg_n_0_[79][3] ,\comp1_reg_n_0_[79][2] ,\comp1_reg_n_0_[79][1] ,\comp1_reg_n_0_[79][0] }),
        .\data_reg[8]_2 ({\comp2_reg_n_0_[127][3] ,\comp2_reg_n_0_[127][2] ,\comp2_reg_n_0_[127][1] ,\comp2_reg_n_0_[127][0] }),
        .\out_Final_OBUF[15]_inst_i_93 (\result[71]_80 [8]),
        .\out_Final_OBUF[15]_inst_i_93_0 (\result[70]_79 [8]),
        .\out_Final_OBUF[23]_inst_i_353 (\result[78]_88 [8:7]),
        .\out_Final_OBUF[23]_inst_i_353_0 (\result[77]_87 [8]),
        .result(\sum[10]_99 [8]));
  bitsAddTree_10 \adder_tree_sum[1].list_sum[2].listSum 
       (.DI({\adder_tree_sum[1].list_sum[2].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[2].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[1].list_sum[2].listSum_n_0 ),
        .S({\adder_tree_sum[1].list_sum[2].list_instances[3].list_n_0 ,\adder_tree_sum[1].list_sum[2].list_instances[5].list_n_0 }),
        .data(\result[86]_97 [8:7]),
        .\out_Final_OBUF[23]_inst_i_116 (\adder_tree_sum[1].list_sum[2].listSum_n_1 ),
        .\out_Final_OBUF[23]_inst_i_159_0 (\result[80]_91 ),
        .\out_Final_OBUF[23]_inst_i_159_1 (\result[82]_93 ),
        .\out_Final_OBUF[23]_inst_i_360_0 (\result[81]_92 ),
        .\out_Final_OBUF[23]_inst_i_582 (\result[83]_94 ),
        .\out_Final_OBUF[23]_inst_i_586_0 (\result[84]_95 ),
        .\out_Final_OBUF[23]_inst_i_586_1 (\adder_tree_sum[1].list_sum[2].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_587_0 (\result[87]_98 [7]),
        .\out_Final_OBUF[23]_inst_i_599_0 (\result[85]_96 ),
        .\out_Final_OBUF[23]_inst_i_74 (\sum[8]_81 [16:15]),
        .\out_Final_OBUF[23]_inst_i_74_0 (\sum[9]_90 [16:15]),
        .result(\sum[10]_99 ));
  list__xdcDup__81 \adder_tree_sum[1].list_sum[2].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[87][3] ,\comp1_reg_n_0_[87][2] ,\comp1_reg_n_0_[87][1] ,\comp1_reg_n_0_[87][0] }),
        .clk(clk),
        .\data_reg[14]_0 (\result[80]_91 ),
        .\data_reg[14]_1 ({\comp2_reg_n_0_[120][3] ,\comp2_reg_n_0_[120][2] ,\comp2_reg_n_0_[120][1] ,\comp2_reg_n_0_[120][0] }));
  list__xdcDup__82 \adder_tree_sum[1].list_sum[2].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[87][3] ,\comp1_reg_n_0_[87][2] ,\comp1_reg_n_0_[87][1] ,\comp1_reg_n_0_[87][0] }),
        .clk(clk),
        .\data_reg[13]_0 (\result[81]_92 ),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[121][3] ,\comp2_reg_n_0_[121][2] ,\comp2_reg_n_0_[121][1] ,\comp2_reg_n_0_[121][0] }));
  list__xdcDup__83 \adder_tree_sum[1].list_sum[2].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[87][3] ,\comp1_reg_n_0_[87][2] ,\comp1_reg_n_0_[87][1] ,\comp1_reg_n_0_[87][0] }),
        .clk(clk),
        .\data_reg[12]_0 (\result[82]_93 ),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[122][3] ,\comp2_reg_n_0_[122][2] ,\comp2_reg_n_0_[122][1] ,\comp2_reg_n_0_[122][0] }));
  list__xdcDup__84 \adder_tree_sum[1].list_sum[2].list_instances[3].list 
       (.Q(\result[83]_94 ),
        .S(\adder_tree_sum[1].list_sum[2].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[85]_96 [9]),
        .\data_reg[11]_0 ({\comp1_reg_n_0_[87][3] ,\comp1_reg_n_0_[87][2] ,\comp1_reg_n_0_[87][1] ,\comp1_reg_n_0_[87][0] }),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[123][3] ,\comp2_reg_n_0_[123][2] ,\comp2_reg_n_0_[123][1] ,\comp2_reg_n_0_[123][0] }));
  list__xdcDup__85 \adder_tree_sum[1].list_sum[2].list_instances[4].list 
       (.Q(\result[84]_95 ),
        .clk(clk),
        .data(\result[86]_97 [8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[87][3] ,\comp1_reg_n_0_[87][2] ,\comp1_reg_n_0_[87][1] ,\comp1_reg_n_0_[87][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[124][3] ,\comp2_reg_n_0_[124][2] ,\comp2_reg_n_0_[124][1] ,\comp2_reg_n_0_[124][0] }),
        .\data_reg[8]_0 (\adder_tree_sum[1].list_sum[2].list_instances[4].list_n_0 ));
  list__xdcDup__86 \adder_tree_sum[1].list_sum[2].list_instances[5].list 
       (.Q(\result[85]_96 ),
        .S(\adder_tree_sum[1].list_sum[2].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[87]_98 [7]),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[87][3] ,\comp1_reg_n_0_[87][2] ,\comp1_reg_n_0_[87][1] ,\comp1_reg_n_0_[87][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[125][3] ,\comp2_reg_n_0_[125][2] ,\comp2_reg_n_0_[125][1] ,\comp2_reg_n_0_[125][0] }));
  list__xdcDup__87 \adder_tree_sum[1].list_sum[2].list_instances[6].list 
       (.DI({\adder_tree_sum[1].list_sum[2].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[2].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[1].list_sum[2].listSum_n_0 ),
        .Q(\result[86]_97 ),
        .clk(clk),
        .data(\result[87]_98 [7:6]),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[87][3] ,\comp1_reg_n_0_[87][2] ,\comp1_reg_n_0_[87][1] ,\comp1_reg_n_0_[87][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[126][3] ,\comp2_reg_n_0_[126][2] ,\comp2_reg_n_0_[126][1] ,\comp2_reg_n_0_[126][0] }),
        .\out_Final_OBUF[23]_inst_i_586 (\result[85]_96 [7]),
        .\out_Final_OBUF[23]_inst_i_586_0 (\result[84]_95 [8]));
  list__xdcDup__88 \adder_tree_sum[1].list_sum[2].list_instances[7].list 
       (.Q(\result[87]_98 ),
        .clk(clk),
        .\data_reg[6]_0 (\adder_tree_sum[1].list_sum[2].list_instances[7].list_n_0 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[87][3] ,\comp1_reg_n_0_[87][2] ,\comp1_reg_n_0_[87][1] ,\comp1_reg_n_0_[87][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[127][3] ,\comp2_reg_n_0_[127][2] ,\comp2_reg_n_0_[127][1] ,\comp2_reg_n_0_[127][0] }),
        .\out_Final_OBUF[15]_inst_i_124 (\result[86]_97 [7:6]),
        .\out_Final_OBUF[15]_inst_i_124_0 (\result[85]_96 [7]));
  bitsAddTree_11 \adder_tree_sum[1].list_sum[3].listSum 
       (.DI({\adder_tree_sum[1].list_sum[3].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[3].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[1].list_sum[3].listSum_n_0 ),
        .Q(\result[79]_89 [6]),
        .S({\adder_tree_sum[1].list_sum[3].list_instances[3].list_n_0 ,\adder_tree_sum[1].list_sum[3].list_instances[5].list_n_0 }),
        .data(\result[94]_106 [7:6]),
        .\data_reg[6] (\adder_tree_sum[1].list_sum[3].listSum_n_12 ),
        .\out_Final_OBUF[15]_inst_i_93 (\adder_tree_sum[1].list_sum[1].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_93_0 (\result[87]_98 [6]),
        .\out_Final_OBUF[15]_inst_i_93_1 (\result[86]_97 [6]),
        .\out_Final_OBUF[23]_inst_i_157 (\sum[10]_99 [10:9]),
        .\out_Final_OBUF[23]_inst_i_157_0 (\sum[8]_81 [10]),
        .\out_Final_OBUF[23]_inst_i_157_1 (\sum[9]_90 [10:9]),
        .\out_Final_OBUF[23]_inst_i_157_2 (\adder_tree_sum[1].list_sum[0].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[23]_inst_i_158 (\adder_tree_sum[1].list_sum[0].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_158_0 (\adder_tree_sum[1].list_sum[0].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[23]_inst_i_162_0 (\result[88]_100 ),
        .\out_Final_OBUF[23]_inst_i_162_1 (\result[90]_102 ),
        .\out_Final_OBUF[23]_inst_i_351 ({\adder_tree_sum[1].list_sum[3].listSum_n_1 ,\adder_tree_sum[1].list_sum[3].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_368_0 (\result[89]_101 ),
        .\out_Final_OBUF[23]_inst_i_590 (\result[91]_103 ),
        .\out_Final_OBUF[23]_inst_i_594_0 (\result[92]_104 ),
        .\out_Final_OBUF[23]_inst_i_594_1 (\adder_tree_sum[1].list_sum[3].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_595_0 (\result[95]_107 [6]),
        .\out_Final_OBUF[23]_inst_i_604_0 (\result[93]_105 ),
        .result(\sum[11]_108 ));
  list__xdcDup__89 \adder_tree_sum[1].list_sum[3].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[95][3] ,\comp1_reg_n_0_[95][2] ,\comp1_reg_n_0_[95][1] ,\comp1_reg_n_0_[95][0] }),
        .clk(clk),
        .\data_reg[13]_0 (\result[88]_100 ),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[120][3] ,\comp2_reg_n_0_[120][2] ,\comp2_reg_n_0_[120][1] ,\comp2_reg_n_0_[120][0] }));
  list__xdcDup__90 \adder_tree_sum[1].list_sum[3].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[95][3] ,\comp1_reg_n_0_[95][2] ,\comp1_reg_n_0_[95][1] ,\comp1_reg_n_0_[95][0] }),
        .clk(clk),
        .\data_reg[12]_0 (\result[89]_101 ),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[121][3] ,\comp2_reg_n_0_[121][2] ,\comp2_reg_n_0_[121][1] ,\comp2_reg_n_0_[121][0] }));
  list__xdcDup__91 \adder_tree_sum[1].list_sum[3].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[95][3] ,\comp1_reg_n_0_[95][2] ,\comp1_reg_n_0_[95][1] ,\comp1_reg_n_0_[95][0] }),
        .clk(clk),
        .\data_reg[11]_0 (\result[90]_102 ),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[122][3] ,\comp2_reg_n_0_[122][2] ,\comp2_reg_n_0_[122][1] ,\comp2_reg_n_0_[122][0] }));
  list__xdcDup__92 \adder_tree_sum[1].list_sum[3].list_instances[3].list 
       (.Q(\result[91]_103 ),
        .S(\adder_tree_sum[1].list_sum[3].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[93]_105 [8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[95][3] ,\comp1_reg_n_0_[95][2] ,\comp1_reg_n_0_[95][1] ,\comp1_reg_n_0_[95][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[123][3] ,\comp2_reg_n_0_[123][2] ,\comp2_reg_n_0_[123][1] ,\comp2_reg_n_0_[123][0] }));
  list__xdcDup__93 \adder_tree_sum[1].list_sum[3].list_instances[4].list 
       (.Q(\result[92]_104 ),
        .clk(clk),
        .data(\result[94]_106 [7]),
        .\data_reg[7]_0 (\adder_tree_sum[1].list_sum[3].list_instances[4].list_n_0 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[95][3] ,\comp1_reg_n_0_[95][2] ,\comp1_reg_n_0_[95][1] ,\comp1_reg_n_0_[95][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[124][3] ,\comp2_reg_n_0_[124][2] ,\comp2_reg_n_0_[124][1] ,\comp2_reg_n_0_[124][0] }));
  list__xdcDup__94 \adder_tree_sum[1].list_sum[3].list_instances[5].list 
       (.Q(\result[93]_105 ),
        .S(\adder_tree_sum[1].list_sum[3].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[95]_107 [6]),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[95][3] ,\comp1_reg_n_0_[95][2] ,\comp1_reg_n_0_[95][1] ,\comp1_reg_n_0_[95][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[125][3] ,\comp2_reg_n_0_[125][2] ,\comp2_reg_n_0_[125][1] ,\comp2_reg_n_0_[125][0] }));
  list__xdcDup__95 \adder_tree_sum[1].list_sum[3].list_instances[6].list 
       (.DI({\adder_tree_sum[1].list_sum[3].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[3].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[1].list_sum[3].listSum_n_0 ),
        .Q(\result[94]_106 ),
        .clk(clk),
        .data(\result[95]_107 [6:5]),
        .\data_reg[5]_0 (\adder_tree_sum[1].list_sum[3].list_instances[6].list_n_5 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[95][3] ,\comp1_reg_n_0_[95][2] ,\comp1_reg_n_0_[95][1] ,\comp1_reg_n_0_[95][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[126][3] ,\comp2_reg_n_0_[126][2] ,\comp2_reg_n_0_[126][1] ,\comp2_reg_n_0_[126][0] }),
        .\out_Final_OBUF[15]_inst_i_95 (\result[87]_98 [5]),
        .\out_Final_OBUF[23]_inst_i_594 (\result[93]_105 [6]),
        .\out_Final_OBUF[23]_inst_i_594_0 (\result[92]_104 [7]));
  list__xdcDup__96 \adder_tree_sum[1].list_sum[3].list_instances[7].list 
       (.Q(\result[95]_107 ),
        .clk(clk),
        .\data_reg[5]_0 (\adder_tree_sum[1].list_sum[3].list_instances[7].list_n_0 ),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[95][3] ,\comp1_reg_n_0_[95][2] ,\comp1_reg_n_0_[95][1] ,\comp1_reg_n_0_[95][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[127][3] ,\comp2_reg_n_0_[127][2] ,\comp2_reg_n_0_[127][1] ,\comp2_reg_n_0_[127][0] }),
        .\out_Final_OBUF[15]_inst_i_90 (\result[94]_106 [6:5]),
        .\out_Final_OBUF[15]_inst_i_90_0 (\result[93]_105 [6]));
  bitsAddTree_12 \adder_tree_sum[1].list_sum[4].listSum 
       (.DI({\adder_tree_sum[1].list_sum[4].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[4].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[1].list_sum[4].listSum_n_0 ),
        .S({\adder_tree_sum[1].list_sum[4].listSum_n_1 ,\adder_tree_sum[1].list_sum[4].listSum_n_2 }),
        .data(\result[102]_115 [6:5]),
        .\out_Final_OBUF[19]_inst_i_144 (\result[99]_112 ),
        .\out_Final_OBUF[19]_inst_i_144_0 ({\adder_tree_sum[1].list_sum[4].list_instances[3].list_n_0 ,\adder_tree_sum[1].list_sum[4].list_instances[5].list_n_0 }),
        .\out_Final_OBUF[19]_inst_i_148_0 (\result[100]_113 ),
        .\out_Final_OBUF[19]_inst_i_148_1 (\adder_tree_sum[1].list_sum[4].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[19]_inst_i_149_0 (\result[103]_116 [5]),
        .\out_Final_OBUF[23]_inst_i_148_0 ({\adder_tree_sum[1].list_sum[4].listSum_n_11 ,\adder_tree_sum[1].list_sum[4].listSum_n_12 }),
        .\out_Final_OBUF[23]_inst_i_148_1 (\result[96]_109 ),
        .\out_Final_OBUF[23]_inst_i_148_2 (\result[98]_111 ),
        .\out_Final_OBUF[23]_inst_i_27 (\sum[14]_135 [12]),
        .\out_Final_OBUF[23]_inst_i_27_0 (\sum[13]_126 [13:12]),
        .\out_Final_OBUF[23]_inst_i_337_0 (\result[97]_110 ),
        .\out_Final_OBUF[23]_inst_i_575_0 (\result[101]_114 ),
        .result(\sum[12]_117 ));
  list__xdcDup__97 \adder_tree_sum[1].list_sum[4].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[103][3] ,\comp1_reg_n_0_[103][2] ,\comp1_reg_n_0_[103][1] ,\comp1_reg_n_0_[103][0] }),
        .clk(clk),
        .\data_reg[12]_0 (\result[96]_109 ),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[120][3] ,\comp2_reg_n_0_[120][2] ,\comp2_reg_n_0_[120][1] ,\comp2_reg_n_0_[120][0] }));
  list__xdcDup__98 \adder_tree_sum[1].list_sum[4].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[103][3] ,\comp1_reg_n_0_[103][2] ,\comp1_reg_n_0_[103][1] ,\comp1_reg_n_0_[103][0] }),
        .clk(clk),
        .\data_reg[11]_0 (\result[97]_110 ),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[121][3] ,\comp2_reg_n_0_[121][2] ,\comp2_reg_n_0_[121][1] ,\comp2_reg_n_0_[121][0] }));
  list__xdcDup__99 \adder_tree_sum[1].list_sum[4].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[103][3] ,\comp1_reg_n_0_[103][2] ,\comp1_reg_n_0_[103][1] ,\comp1_reg_n_0_[103][0] }),
        .clk(clk),
        .\data_reg[10]_0 (\result[98]_111 ),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[122][3] ,\comp2_reg_n_0_[122][2] ,\comp2_reg_n_0_[122][1] ,\comp2_reg_n_0_[122][0] }));
  list__xdcDup__100 \adder_tree_sum[1].list_sum[4].list_instances[3].list 
       (.Q(\result[99]_112 ),
        .clk(clk),
        .data(\result[101]_114 [7]),
        .\data_reg[7]_0 (\adder_tree_sum[1].list_sum[4].list_instances[3].list_n_0 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[103][3] ,\comp1_reg_n_0_[103][2] ,\comp1_reg_n_0_[103][1] ,\comp1_reg_n_0_[103][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[123][3] ,\comp2_reg_n_0_[123][2] ,\comp2_reg_n_0_[123][1] ,\comp2_reg_n_0_[123][0] }));
  list__xdcDup__101 \adder_tree_sum[1].list_sum[4].list_instances[4].list 
       (.Q(\result[100]_113 ),
        .clk(clk),
        .data(\result[102]_115 [6]),
        .\data_reg[6]_0 (\adder_tree_sum[1].list_sum[4].list_instances[4].list_n_0 ),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[103][3] ,\comp1_reg_n_0_[103][2] ,\comp1_reg_n_0_[103][1] ,\comp1_reg_n_0_[103][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[124][3] ,\comp2_reg_n_0_[124][2] ,\comp2_reg_n_0_[124][1] ,\comp2_reg_n_0_[124][0] }));
  list__xdcDup__102 \adder_tree_sum[1].list_sum[4].list_instances[5].list 
       (.Q(\result[101]_114 ),
        .clk(clk),
        .data(\result[103]_116 [5]),
        .\data_reg[5]_0 (\adder_tree_sum[1].list_sum[4].list_instances[5].list_n_0 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[103][3] ,\comp1_reg_n_0_[103][2] ,\comp1_reg_n_0_[103][1] ,\comp1_reg_n_0_[103][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[125][3] ,\comp2_reg_n_0_[125][2] ,\comp2_reg_n_0_[125][1] ,\comp2_reg_n_0_[125][0] }));
  list__xdcDup__103 \adder_tree_sum[1].list_sum[4].list_instances[6].list 
       (.DI({\adder_tree_sum[1].list_sum[4].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[4].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[1].list_sum[4].listSum_n_0 ),
        .Q(\result[102]_115 ),
        .clk(clk),
        .data(\result[103]_116 [5:4]),
        .\data_reg[4]_0 (\adder_tree_sum[1].list_sum[4].list_instances[6].list_n_5 ),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[103][3] ,\comp1_reg_n_0_[103][2] ,\comp1_reg_n_0_[103][1] ,\comp1_reg_n_0_[103][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[126][3] ,\comp2_reg_n_0_[126][2] ,\comp2_reg_n_0_[126][1] ,\comp2_reg_n_0_[126][0] }),
        .\out_Final_OBUF[19]_inst_i_148 (\result[101]_114 [5]),
        .\out_Final_OBUF[19]_inst_i_148_0 (\result[100]_113 [6]),
        .\out_Final_OBUF[7]_inst_i_30 (\adder_tree_sum[1].list_sum[5].list_instances[7].list_n_0 ),
        .result(\sum[14]_135 [4]));
  list__xdcDup__104 \adder_tree_sum[1].list_sum[4].list_instances[7].list 
       (.DI(\adder_tree_sum[1].list_sum[4].list_instances[7].list_n_5 ),
        .Q(\result[103]_116 ),
        .clk(clk),
        .data(\result[110]_124 [3]),
        .\data_reg[3]_0 (\adder_tree_sum[1].list_sum[4].list_instances[7].list_n_6 ),
        .\data_reg[4]_0 (\adder_tree_sum[1].list_sum[4].list_instances[7].list_n_0 ),
        .\data_reg[4]_1 (\adder_tree_sum[1].list_sum[4].list_instances[7].list_n_4 ),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[103][3] ,\comp1_reg_n_0_[103][2] ,\comp1_reg_n_0_[103][1] ,\comp1_reg_n_0_[103][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[127][3] ,\comp2_reg_n_0_[127][2] ,\comp2_reg_n_0_[127][1] ,\comp2_reg_n_0_[127][0] }),
        .\out_Final_OBUF[15]_inst_i_54 (\sum[13]_126 [5]),
        .\out_Final_OBUF[7]_inst_i_30 (\result[102]_115 [5:4]),
        .\out_Final_OBUF[7]_inst_i_30_0 (\result[101]_114 [5]),
        .\out_Final_OBUF[7]_inst_i_30_1 (\sum[15]_144 [4]),
        .\out_Final_OBUF[7]_inst_i_30_2 (\adder_tree_sum[1].list_sum[5].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_31 (\adder_tree_sum[1].list_sum[6].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_31_0 (\result[111]_125 [3]),
        .result(\sum[14]_135 [5:4]));
  bitsAddTree_13 \adder_tree_sum[1].list_sum[5].listSum 
       (.DI({\adder_tree_sum[1].list_sum[5].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[5].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[1].list_sum[5].listSum_n_0 ),
        .S({\adder_tree_sum[1].list_sum[5].list_instances[3].list_n_0 ,\adder_tree_sum[1].list_sum[5].list_instances[5].list_n_0 }),
        .data(\result[110]_124 [5:4]),
        .\out_Final_OBUF[19]_inst_i_51 (\sum[14]_135 [12:6]),
        .\out_Final_OBUF[19]_inst_i_51_0 (\sum[12]_117 [12:6]),
        .\out_Final_OBUF[19]_inst_i_78 (\adder_tree_sum[1].list_sum[5].listSum_n_13 ),
        .\out_Final_OBUF[19]_inst_i_78_0 (\adder_tree_sum[1].list_sum[5].listSum_n_17 ),
        .\out_Final_OBUF[19]_inst_i_78_1 (\adder_tree_sum[1].list_sum[5].listSum_n_18 ),
        .\out_Final_OBUF[19]_inst_i_78_2 (\adder_tree_sum[1].list_sum[5].listSum_n_19 ),
        .\out_Final_OBUF[19]_inst_i_83 ({\adder_tree_sum[1].list_sum[5].listSum_n_1 ,\adder_tree_sum[1].list_sum[5].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_148 ({\adder_tree_sum[1].list_sum[5].listSum_n_14 ,\adder_tree_sum[1].list_sum[5].listSum_n_15 ,\adder_tree_sum[1].list_sum[5].listSum_n_16 }),
        .\out_Final_OBUF[23]_inst_i_149 (\adder_tree_sum[1].list_sum[5].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_150_0 (\sum[13]_126 ),
        .\out_Final_OBUF[23]_inst_i_150_1 (\result[104]_118 ),
        .\out_Final_OBUF[23]_inst_i_150_2 (\result[106]_120 ),
        .\out_Final_OBUF[23]_inst_i_345_0 (\result[105]_119 ),
        .\out_Final_OBUF[7]_inst_i_134 (\result[107]_121 ),
        .\out_Final_OBUF[7]_inst_i_138_0 (\result[108]_122 ),
        .\out_Final_OBUF[7]_inst_i_138_1 (\adder_tree_sum[1].list_sum[5].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_139_0 (\result[111]_125 [4]),
        .\out_Final_OBUF[7]_inst_i_206_0 (\result[109]_123 ),
        .\out_Final_OBUF[7]_inst_i_61 (\adder_tree_sum[1].list_sum[5].listSum_n_3 ),
        .result(\sum[15]_144 [11:7]));
  list__xdcDup__105 \adder_tree_sum[1].list_sum[5].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[111][3] ,\comp1_reg_n_0_[111][2] ,\comp1_reg_n_0_[111][1] ,\comp1_reg_n_0_[111][0] }),
        .clk(clk),
        .\data_reg[11]_0 (\result[104]_118 ),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[120][3] ,\comp2_reg_n_0_[120][2] ,\comp2_reg_n_0_[120][1] ,\comp2_reg_n_0_[120][0] }));
  list__xdcDup__106 \adder_tree_sum[1].list_sum[5].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[111][3] ,\comp1_reg_n_0_[111][2] ,\comp1_reg_n_0_[111][1] ,\comp1_reg_n_0_[111][0] }),
        .clk(clk),
        .\data_reg[10]_0 (\result[105]_119 ),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[121][3] ,\comp2_reg_n_0_[121][2] ,\comp2_reg_n_0_[121][1] ,\comp2_reg_n_0_[121][0] }));
  list__xdcDup__107 \adder_tree_sum[1].list_sum[5].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[111][3] ,\comp1_reg_n_0_[111][2] ,\comp1_reg_n_0_[111][1] ,\comp1_reg_n_0_[111][0] }),
        .clk(clk),
        .\data_reg[9]_0 (\result[106]_120 ),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[122][3] ,\comp2_reg_n_0_[122][2] ,\comp2_reg_n_0_[122][1] ,\comp2_reg_n_0_[122][0] }));
  list__xdcDup__108 \adder_tree_sum[1].list_sum[5].list_instances[3].list 
       (.Q(\result[107]_121 ),
        .S(\adder_tree_sum[1].list_sum[5].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[109]_123 [6]),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[111][3] ,\comp1_reg_n_0_[111][2] ,\comp1_reg_n_0_[111][1] ,\comp1_reg_n_0_[111][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[123][3] ,\comp2_reg_n_0_[123][2] ,\comp2_reg_n_0_[123][1] ,\comp2_reg_n_0_[123][0] }));
  list__xdcDup__109 \adder_tree_sum[1].list_sum[5].list_instances[4].list 
       (.Q(\result[108]_122 ),
        .clk(clk),
        .data(\result[110]_124 [5]),
        .\data_reg[5]_0 (\adder_tree_sum[1].list_sum[5].list_instances[4].list_n_0 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[111][3] ,\comp1_reg_n_0_[111][2] ,\comp1_reg_n_0_[111][1] ,\comp1_reg_n_0_[111][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[124][3] ,\comp2_reg_n_0_[124][2] ,\comp2_reg_n_0_[124][1] ,\comp2_reg_n_0_[124][0] }));
  list__xdcDup__110 \adder_tree_sum[1].list_sum[5].list_instances[5].list 
       (.Q(\result[109]_123 ),
        .S(\adder_tree_sum[1].list_sum[5].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[111]_125 [4]),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[111][3] ,\comp1_reg_n_0_[111][2] ,\comp1_reg_n_0_[111][1] ,\comp1_reg_n_0_[111][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[125][3] ,\comp2_reg_n_0_[125][2] ,\comp2_reg_n_0_[125][1] ,\comp2_reg_n_0_[125][0] }));
  list__xdcDup__111 \adder_tree_sum[1].list_sum[5].list_instances[6].list 
       (.DI({\adder_tree_sum[1].list_sum[5].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[5].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[1].list_sum[5].listSum_n_0 ),
        .Q(\result[110]_124 ),
        .clk(clk),
        .data(\result[111]_125 [4:3]),
        .\data_reg[3]_0 (\adder_tree_sum[1].list_sum[5].list_instances[6].list_n_5 ),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[111][3] ,\comp1_reg_n_0_[111][2] ,\comp1_reg_n_0_[111][1] ,\comp1_reg_n_0_[111][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[126][3] ,\comp2_reg_n_0_[126][2] ,\comp2_reg_n_0_[126][1] ,\comp2_reg_n_0_[126][0] }),
        .\out_Final_OBUF[7]_inst_i_138 (\result[109]_123 [4]),
        .\out_Final_OBUF[7]_inst_i_138_0 (\result[108]_122 [5]),
        .\out_Final_OBUF[7]_inst_i_32 (\result[103]_116 [3]),
        .\out_Final_OBUF[7]_inst_i_32_0 (\adder_tree_sum[1].list_sum[6].list_instances[7].list_n_0 ));
  list__xdcDup__112 \adder_tree_sum[1].list_sum[5].list_instances[7].list 
       (.Q(\result[111]_125 ),
        .clk(clk),
        .\data_reg[3]_0 (\adder_tree_sum[1].list_sum[5].list_instances[7].list_n_0 ),
        .\data_reg[4]_0 (\adder_tree_sum[1].list_sum[5].list_instances[7].list_n_4 ),
        .\data_reg[4]_1 ({\comp1_reg_n_0_[111][3] ,\comp1_reg_n_0_[111][2] ,\comp1_reg_n_0_[111][1] ,\comp1_reg_n_0_[111][0] }),
        .\data_reg[4]_2 ({\comp2_reg_n_0_[127][3] ,\comp2_reg_n_0_[127][2] ,\comp2_reg_n_0_[127][1] ,\comp2_reg_n_0_[127][0] }),
        .\out_Final_OBUF[7]_inst_i_31 (\result[103]_116 [4]),
        .\out_Final_OBUF[7]_inst_i_31_0 (\result[102]_115 [4]),
        .\out_Final_OBUF[7]_inst_i_68 (\result[110]_124 [4:3]),
        .\out_Final_OBUF[7]_inst_i_68_0 (\result[109]_123 [4]),
        .result(\sum[14]_135 [4]));
  bitsAddTree_14 \adder_tree_sum[1].list_sum[6].listSum 
       (.DI({\adder_tree_sum[1].list_sum[6].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[6].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[1].list_sum[6].listSum_n_0 ),
        .S({\adder_tree_sum[1].list_sum[6].list_instances[3].list_n_0 ,\adder_tree_sum[1].list_sum[6].list_instances[5].list_n_0 }),
        .data(\result[118]_133 [4:3]),
        .\out_Final_OBUF[19]_inst_i_132_0 (\result[113]_128 ),
        .\out_Final_OBUF[19]_inst_i_50 (\sum[12]_117 [12:11]),
        .\out_Final_OBUF[19]_inst_i_50_0 (\sum[13]_126 [12:11]),
        .\out_Final_OBUF[19]_inst_i_78_0 (\result[112]_127 ),
        .\out_Final_OBUF[19]_inst_i_78_1 (\result[114]_129 ),
        .\out_Final_OBUF[23]_inst_i_148 (\adder_tree_sum[1].list_sum[6].listSum_n_1 ),
        .\out_Final_OBUF[7]_inst_i_125 (\result[115]_130 ),
        .\out_Final_OBUF[7]_inst_i_129_0 (\result[116]_131 ),
        .\out_Final_OBUF[7]_inst_i_129_1 (\adder_tree_sum[1].list_sum[6].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_130_0 (\result[119]_134 [3]),
        .\out_Final_OBUF[7]_inst_i_203_0 (\result[117]_132 ),
        .result(\sum[14]_135 ));
  list__xdcDup__113 \adder_tree_sum[1].list_sum[6].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[119][3] ,\comp1_reg_n_0_[119][2] ,\comp1_reg_n_0_[119][1] ,\comp1_reg_n_0_[119][0] }),
        .clk(clk),
        .\data_reg[10]_0 (\result[112]_127 ),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[120][3] ,\comp2_reg_n_0_[120][2] ,\comp2_reg_n_0_[120][1] ,\comp2_reg_n_0_[120][0] }));
  list__xdcDup__114 \adder_tree_sum[1].list_sum[6].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[119][3] ,\comp1_reg_n_0_[119][2] ,\comp1_reg_n_0_[119][1] ,\comp1_reg_n_0_[119][0] }),
        .clk(clk),
        .\data_reg[9]_0 (\result[113]_128 ),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[121][3] ,\comp2_reg_n_0_[121][2] ,\comp2_reg_n_0_[121][1] ,\comp2_reg_n_0_[121][0] }));
  list__xdcDup__115 \adder_tree_sum[1].list_sum[6].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[119][3] ,\comp1_reg_n_0_[119][2] ,\comp1_reg_n_0_[119][1] ,\comp1_reg_n_0_[119][0] }),
        .clk(clk),
        .\data_reg[8]_0 (\result[114]_129 ),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[122][3] ,\comp2_reg_n_0_[122][2] ,\comp2_reg_n_0_[122][1] ,\comp2_reg_n_0_[122][0] }));
  list__xdcDup__116 \adder_tree_sum[1].list_sum[6].list_instances[3].list 
       (.Q(\result[115]_130 ),
        .S(\adder_tree_sum[1].list_sum[6].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[117]_132 [5]),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[119][3] ,\comp1_reg_n_0_[119][2] ,\comp1_reg_n_0_[119][1] ,\comp1_reg_n_0_[119][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[123][3] ,\comp2_reg_n_0_[123][2] ,\comp2_reg_n_0_[123][1] ,\comp2_reg_n_0_[123][0] }));
  list__xdcDup__117 \adder_tree_sum[1].list_sum[6].list_instances[4].list 
       (.Q(\result[116]_131 ),
        .clk(clk),
        .data(\result[118]_133 [4]),
        .\data_reg[4]_0 (\adder_tree_sum[1].list_sum[6].list_instances[4].list_n_0 ),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[119][3] ,\comp1_reg_n_0_[119][2] ,\comp1_reg_n_0_[119][1] ,\comp1_reg_n_0_[119][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[124][3] ,\comp2_reg_n_0_[124][2] ,\comp2_reg_n_0_[124][1] ,\comp2_reg_n_0_[124][0] }));
  list__xdcDup__118 \adder_tree_sum[1].list_sum[6].list_instances[5].list 
       (.Q(\result[117]_132 ),
        .S(\adder_tree_sum[1].list_sum[6].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[119]_134 [3]),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[119][3] ,\comp1_reg_n_0_[119][2] ,\comp1_reg_n_0_[119][1] ,\comp1_reg_n_0_[119][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[125][3] ,\comp2_reg_n_0_[125][2] ,\comp2_reg_n_0_[125][1] ,\comp2_reg_n_0_[125][0] }));
  list__xdcDup__119 \adder_tree_sum[1].list_sum[6].list_instances[6].list 
       (.DI({\adder_tree_sum[1].list_sum[6].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[6].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[1].list_sum[6].listSum_n_0 ),
        .Q(\result[118]_133 ),
        .clk(clk),
        .data(\result[119]_134 [3:2]),
        .\data_reg[4]_0 ({\comp1_reg_n_0_[119][3] ,\comp1_reg_n_0_[119][2] ,\comp1_reg_n_0_[119][1] ,\comp1_reg_n_0_[119][0] }),
        .\data_reg[4]_1 ({\comp2_reg_n_0_[126][3] ,\comp2_reg_n_0_[126][2] ,\comp2_reg_n_0_[126][1] ,\comp2_reg_n_0_[126][0] }),
        .\out_Final_OBUF[7]_inst_i_129 (\result[117]_132 [3]),
        .\out_Final_OBUF[7]_inst_i_129_0 (\result[116]_131 [4]));
  list__xdcDup__120 \adder_tree_sum[1].list_sum[6].list_instances[7].list 
       (.Q(\result[119]_134 ),
        .clk(clk),
        .data(\result[126]_142 [1]),
        .\data_reg[2]_0 (\adder_tree_sum[1].list_sum[6].list_instances[7].list_n_0 ),
        .\data_reg[3]_0 ({\comp1_reg_n_0_[119][3] ,\comp1_reg_n_0_[119][2] ,\comp1_reg_n_0_[119][1] ,\comp1_reg_n_0_[119][0] }),
        .\data_reg[3]_1 ({\comp2_reg_n_0_[127][3] ,\comp2_reg_n_0_[127][2] ,\comp2_reg_n_0_[127][1] ,\comp2_reg_n_0_[127][0] }),
        .\out_Final_OBUF[3]_inst_i_10 (\result[127]_143 [1]),
        .\out_Final_OBUF[7]_inst_i_63 (\result[118]_133 [3:2]),
        .\out_Final_OBUF[7]_inst_i_63_0 (\result[117]_132 [3]),
        .\sum_b[1]_145 (\sum_b[1]_145 [1]));
  bitsAddTree_15 \adder_tree_sum[1].list_sum[7].listSum 
       (.DI(\adder_tree_sum[1].list_sum[7].listSum_n_12 ),
        .O(\adder_tree_sum[1].list_sum[7].listSum_n_0 ),
        .Q(\result[111]_125 [2]),
        .S({\adder_tree_sum[1].list_sum[7].list_instances[3].list_n_0 ,\adder_tree_sum[1].list_sum[7].list_instances[5].list_n_0 }),
        .data(\result[126]_142 [3:2]),
        .\out_Final_OBUF[15]_inst_i_53 (\sum[14]_135 [6:5]),
        .\out_Final_OBUF[15]_inst_i_53_0 (\sum[12]_117 [6]),
        .\out_Final_OBUF[15]_inst_i_53_1 (\sum[13]_126 [6:5]),
        .\out_Final_OBUF[15]_inst_i_53_2 (\adder_tree_sum[1].list_sum[4].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[15]_inst_i_54 (\adder_tree_sum[1].list_sum[4].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_54_0 (\adder_tree_sum[1].list_sum[4].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_87 ({\adder_tree_sum[1].list_sum[7].listSum_n_1 ,\adder_tree_sum[1].list_sum[7].listSum_n_2 }),
        .\out_Final_OBUF[19]_inst_i_140_0 (\result[121]_137 ),
        .\out_Final_OBUF[19]_inst_i_81_0 (\result[120]_136 ),
        .\out_Final_OBUF[19]_inst_i_81_1 (\result[122]_138 ),
        .\out_Final_OBUF[7]_inst_i_117 (\result[123]_139 ),
        .\out_Final_OBUF[7]_inst_i_121_0 (\result[124]_140 ),
        .\out_Final_OBUF[7]_inst_i_121_1 (\adder_tree_sum[1].list_sum[7].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_122_0 (\result[127]_143 [2]),
        .\out_Final_OBUF[7]_inst_i_200_0 (\result[125]_141 ),
        .\out_Final_OBUF[7]_inst_i_31 (\adder_tree_sum[1].list_sum[5].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[7]_inst_i_31_0 (\result[119]_134 [2]),
        .\out_Final_OBUF[7]_inst_i_31_1 (\result[118]_133 [2]),
        .\out_Final_OBUF[7]_inst_i_60_0 ({\adder_tree_sum[1].list_sum[7].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[7].list_instances[6].list_n_1 }),
        .result(\sum[15]_144 ));
  list__xdcDup__121 \adder_tree_sum[1].list_sum[7].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[127][3] ,\comp1_reg_n_0_[127][2] ,\comp1_reg_n_0_[127][1] ,\comp1_reg_n_0_[127][0] }),
        .clk(clk),
        .\data_reg[9]_0 (\result[120]_136 ),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[120][3] ,\comp2_reg_n_0_[120][2] ,\comp2_reg_n_0_[120][1] ,\comp2_reg_n_0_[120][0] }));
  list__xdcDup__122 \adder_tree_sum[1].list_sum[7].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[127][3] ,\comp1_reg_n_0_[127][2] ,\comp1_reg_n_0_[127][1] ,\comp1_reg_n_0_[127][0] }),
        .clk(clk),
        .\data_reg[8]_0 (\result[121]_137 ),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[121][3] ,\comp2_reg_n_0_[121][2] ,\comp2_reg_n_0_[121][1] ,\comp2_reg_n_0_[121][0] }));
  list__xdcDup__123 \adder_tree_sum[1].list_sum[7].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[127][3] ,\comp1_reg_n_0_[127][2] ,\comp1_reg_n_0_[127][1] ,\comp1_reg_n_0_[127][0] }),
        .clk(clk),
        .\data_reg[7]_0 (\result[122]_138 ),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[122][3] ,\comp2_reg_n_0_[122][2] ,\comp2_reg_n_0_[122][1] ,\comp2_reg_n_0_[122][0] }));
  list__xdcDup__124 \adder_tree_sum[1].list_sum[7].list_instances[3].list 
       (.Q(\result[123]_139 ),
        .S(\adder_tree_sum[1].list_sum[7].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[125]_141 [4]),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[127][3] ,\comp1_reg_n_0_[127][2] ,\comp1_reg_n_0_[127][1] ,\comp1_reg_n_0_[127][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[123][3] ,\comp2_reg_n_0_[123][2] ,\comp2_reg_n_0_[123][1] ,\comp2_reg_n_0_[123][0] }));
  list__xdcDup__125 \adder_tree_sum[1].list_sum[7].list_instances[4].list 
       (.Q(\result[124]_140 ),
        .clk(clk),
        .data(\result[126]_142 [3]),
        .\data_reg[3]_0 (\adder_tree_sum[1].list_sum[7].list_instances[4].list_n_0 ),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[127][3] ,\comp1_reg_n_0_[127][2] ,\comp1_reg_n_0_[127][1] ,\comp1_reg_n_0_[127][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[124][3] ,\comp2_reg_n_0_[124][2] ,\comp2_reg_n_0_[124][1] ,\comp2_reg_n_0_[124][0] }));
  list__xdcDup__126 \adder_tree_sum[1].list_sum[7].list_instances[5].list 
       (.Q(\result[125]_141 ),
        .S(\adder_tree_sum[1].list_sum[7].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[127]_143 [2]),
        .\data_reg[4]_0 ({\comp1_reg_n_0_[127][3] ,\comp1_reg_n_0_[127][2] ,\comp1_reg_n_0_[127][1] ,\comp1_reg_n_0_[127][0] }),
        .\data_reg[4]_1 ({\comp2_reg_n_0_[125][3] ,\comp2_reg_n_0_[125][2] ,\comp2_reg_n_0_[125][1] ,\comp2_reg_n_0_[125][0] }));
  list__xdcDup__127 \adder_tree_sum[1].list_sum[7].list_instances[6].list 
       (.O(\adder_tree_sum[1].list_sum[7].listSum_n_0 ),
        .Q(\result[126]_142 ),
        .clk(clk),
        .data(\result[127]_143 [2:1]),
        .\data_reg[3]_0 ({\adder_tree_sum[1].list_sum[7].list_instances[6].list_n_0 ,\adder_tree_sum[1].list_sum[7].list_instances[6].list_n_1 }),
        .\data_reg[3]_1 ({\comp1_reg_n_0_[127][3] ,\comp1_reg_n_0_[127][2] ,\comp1_reg_n_0_[127][1] ,\comp1_reg_n_0_[127][0] }),
        .\data_reg[3]_2 ({\comp2_reg_n_0_[126][3] ,\comp2_reg_n_0_[126][2] ,\comp2_reg_n_0_[126][1] ,\comp2_reg_n_0_[126][0] }),
        .\out_Final_OBUF[7]_inst_i_121 (\result[125]_141 [2]),
        .\out_Final_OBUF[7]_inst_i_121_0 (\result[124]_140 [3]));
  list__xdcDup__128 \adder_tree_sum[1].list_sum[7].list_instances[7].list 
       (.DI(\adder_tree_sum[1].list_sum[7].list_instances[7].list_n_0 ),
        .Q(\result[119]_134 [2]),
        .clk(clk),
        .\data_reg[1]_0 (\adder_tree_sum[1].list_sum[7].list_instances[7].list_n_1 ),
        .\data_reg[2]_0 (\result[127]_143 ),
        .\data_reg[2]_1 ({\comp1_reg_n_0_[127][3] ,\comp1_reg_n_0_[127][2] ,\comp1_reg_n_0_[127][1] ,\comp1_reg_n_0_[127][0] }),
        .\data_reg[2]_2 ({\comp2_reg_n_0_[127][3] ,\comp2_reg_n_0_[127][2] ,\comp2_reg_n_0_[127][1] ,\comp2_reg_n_0_[127][0] }),
        .\out_Final_OBUF[7]_inst_i_29 (\result[126]_142 [2:1]),
        .\out_Final_OBUF[7]_inst_i_29_0 (\result[125]_141 [2]),
        .\out_Final_OBUF[7]_inst_i_32 (\result[118]_133 [2]),
        .\out_Final_OBUF[7]_inst_i_32_0 (\result[111]_125 [2]));
  bitsAddTree2_16 \adder_tree_sum[2].Sum 
       (.DI({\adder_tree_sum[2].list_sum[4].list_instances[7].list_n_5 ,\adder_tree_sum[2].list_sum[7].listSum_n_12 ,\adder_tree_sum[2].list_sum[7].list_instances[7].list_n_0 }),
        .S({\adder_tree_sum[2].list_sum[4].listSum_n_1 ,\adder_tree_sum[2].list_sum[4].listSum_n_2 }),
        .data(\result[150]_170 [6]),
        .\out_Final_OBUF[11]_inst_i_13_0 (\result[159]_180 [5:4]),
        .\out_Final_OBUF[11]_inst_i_13_1 (\result[158]_179 [5]),
        .\out_Final_OBUF[11]_inst_i_14 (\adder_tree_sum[2].Sum_n_25 ),
        .\out_Final_OBUF[11]_inst_i_14_0 (\adder_tree_sum[2].Sum_n_26 ),
        .\out_Final_OBUF[11]_inst_i_14_1 (\adder_tree_sum[2].Sum_n_27 ),
        .\out_Final_OBUF[11]_inst_i_14_2 (\adder_tree_sum[2].Sum_n_32 ),
        .\out_Final_OBUF[11]_inst_i_15 ({\adder_tree_sum[2].Sum_n_20 ,\adder_tree_sum[2].Sum_n_21 ,\adder_tree_sum[2].Sum_n_22 ,\adder_tree_sum[2].Sum_n_23 }),
        .\out_Final_OBUF[15]_inst_i_14 (\adder_tree_sum[2].Sum_n_33 ),
        .\out_Final_OBUF[15]_inst_i_14_0 (\adder_tree_sum[2].Sum_n_34 ),
        .\out_Final_OBUF[15]_inst_i_14_1 (\adder_tree_sum[2].Sum_n_35 ),
        .\out_Final_OBUF[15]_inst_i_14_2 (\adder_tree_sum[2].Sum_n_40 ),
        .\out_Final_OBUF[15]_inst_i_15 ({\adder_tree_sum[2].Sum_n_28 ,\adder_tree_sum[2].Sum_n_29 ,\adder_tree_sum[2].Sum_n_30 ,\adder_tree_sum[2].Sum_n_31 }),
        .\out_Final_OBUF[15]_inst_i_18_0 ({\adder_tree_sum[2].list_sum[5].listSum_n_1 ,\adder_tree_sum[2].list_sum[5].listSum_n_2 ,\adder_tree_sum[2].list_sum[7].listSum_n_1 ,\adder_tree_sum[2].list_sum[7].listSum_n_2 }),
        .\out_Final_OBUF[15]_inst_i_18_1 (\adder_tree_sum[2].list_sum[4].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[15]_inst_i_18_2 (\adder_tree_sum[2].list_sum[5].listSum_n_3 ),
        .\out_Final_OBUF[15]_inst_i_18_3 (\adder_tree_sum[2].list_sum[5].listSum_n_13 ),
        .\out_Final_OBUF[15]_inst_i_18_4 (\adder_tree_sum[2].list_sum[5].listSum_n_17 ),
        .\out_Final_OBUF[15]_inst_i_46_0 ({\adder_tree_sum[2].list_sum[0].list_instances[7].list_n_5 ,\adder_tree_sum[2].list_sum[3].listSum_n_12 ,\adder_tree_sum[2].list_sum[3].list_instances[6].list_n_5 }),
        .\out_Final_OBUF[15]_inst_i_46_1 (\adder_tree_sum[2].list_sum[0].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_46_2 (\adder_tree_sum[2].list_sum[0].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_46_3 (\adder_tree_sum[2].list_sum[1].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[15]_inst_i_46_4 (\adder_tree_sum[2].list_sum[0].list_instances[7].list_n_6 ),
        .\out_Final_OBUF[15]_inst_i_46_5 (\adder_tree_sum[2].list_sum[1].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_46_6 (\result[151]_171 [6:5]),
        .\out_Final_OBUF[15]_inst_i_46_7 (\result[143]_162 [6]),
        .\out_Final_OBUF[15]_inst_i_46_8 (\adder_tree_sum[2].list_sum[3].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[19]_inst_i_13_0 ({\adder_tree_sum[2].list_sum[4].listSum_n_11 ,\adder_tree_sum[2].list_sum[4].listSum_n_12 }),
        .\out_Final_OBUF[19]_inst_i_14 (\adder_tree_sum[2].Sum_n_41 ),
        .\out_Final_OBUF[19]_inst_i_14_0 (\adder_tree_sum[2].Sum_n_42 ),
        .\out_Final_OBUF[19]_inst_i_14_1 (\adder_tree_sum[2].Sum_n_43 ),
        .\out_Final_OBUF[19]_inst_i_14_2 (\adder_tree_sum[2].Sum_n_48 ),
        .\out_Final_OBUF[19]_inst_i_15 ({\adder_tree_sum[2].Sum_n_36 ,\adder_tree_sum[2].Sum_n_37 ,\adder_tree_sum[2].Sum_n_38 ,\adder_tree_sum[2].Sum_n_39 }),
        .\out_Final_OBUF[19]_inst_i_18_0 ({\adder_tree_sum[2].list_sum[6].listSum_n_1 ,\adder_tree_sum[2].list_sum[5].listSum_n_14 ,\adder_tree_sum[2].list_sum[5].listSum_n_15 ,\adder_tree_sum[2].list_sum[5].listSum_n_16 }),
        .\out_Final_OBUF[19]_inst_i_18_1 (\sum[22]_208 [12:5]),
        .\out_Final_OBUF[19]_inst_i_18_2 (\sum[20]_190 ),
        .\out_Final_OBUF[19]_inst_i_18_3 (\sum[21]_199 ),
        .\out_Final_OBUF[19]_inst_i_18_4 (\sum[23]_217 ),
        .\out_Final_OBUF[19]_inst_i_18_5 (\adder_tree_sum[2].list_sum[5].listSum_n_18 ),
        .\out_Final_OBUF[19]_inst_i_18_6 (\adder_tree_sum[2].list_sum[5].listSum_n_19 ),
        .\out_Final_OBUF[19]_inst_i_18_7 (\adder_tree_sum[2].list_sum[5].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_11 (\adder_tree_sum[2].Sum_n_56 ),
        .\out_Final_OBUF[23]_inst_i_11_0 (\adder_tree_sum[2].Sum_n_57 ),
        .\out_Final_OBUF[23]_inst_i_12 ({\adder_tree_sum[2].Sum_n_52 ,\adder_tree_sum[2].Sum_n_53 ,\adder_tree_sum[2].Sum_n_54 }),
        .\out_Final_OBUF[23]_inst_i_14_0 ({\adder_tree_sum[2].list_sum[0].listSum_n_11 ,\adder_tree_sum[2].list_sum[0].listSum_n_12 }),
        .\out_Final_OBUF[23]_inst_i_14_1 ({\adder_tree_sum[2].list_sum[0].listSum_n_1 ,\adder_tree_sum[2].list_sum[0].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_15 (\adder_tree_sum[2].Sum_n_49 ),
        .\out_Final_OBUF[23]_inst_i_15_0 (\adder_tree_sum[2].Sum_n_50 ),
        .\out_Final_OBUF[23]_inst_i_15_1 (\adder_tree_sum[2].Sum_n_51 ),
        .\out_Final_OBUF[23]_inst_i_15_2 (\adder_tree_sum[2].Sum_n_55 ),
        .\out_Final_OBUF[23]_inst_i_16 ({\adder_tree_sum[2].Sum_n_44 ,\adder_tree_sum[2].Sum_n_45 ,\adder_tree_sum[2].Sum_n_46 ,\adder_tree_sum[2].Sum_n_47 }),
        .\out_Final_OBUF[23]_inst_i_25_0 ({\adder_tree_sum[2].list_sum[2].listSum_n_1 ,\adder_tree_sum[2].list_sum[1].listSum_n_14 ,\adder_tree_sum[2].list_sum[1].listSum_n_15 ,\adder_tree_sum[2].list_sum[1].listSum_n_16 }),
        .\out_Final_OBUF[23]_inst_i_25_1 (\sum[16]_154 ),
        .\out_Final_OBUF[23]_inst_i_25_2 (\sum[17]_163 ),
        .\out_Final_OBUF[23]_inst_i_25_3 (\sum[19]_181 ),
        .\out_Final_OBUF[23]_inst_i_25_4 (\adder_tree_sum[2].list_sum[1].listSum_n_18 ),
        .\out_Final_OBUF[23]_inst_i_25_5 (\adder_tree_sum[2].list_sum[1].listSum_n_19 ),
        .\out_Final_OBUF[23]_inst_i_25_6 (\adder_tree_sum[2].list_sum[1].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_56_0 ({\adder_tree_sum[2].list_sum[1].listSum_n_1 ,\adder_tree_sum[2].list_sum[1].listSum_n_2 ,\adder_tree_sum[2].list_sum[3].listSum_n_1 ,\adder_tree_sum[2].list_sum[3].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_56_1 (\adder_tree_sum[2].list_sum[0].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[23]_inst_i_56_2 (\adder_tree_sum[2].list_sum[1].listSum_n_3 ),
        .\out_Final_OBUF[23]_inst_i_56_3 (\adder_tree_sum[2].list_sum[1].listSum_n_13 ),
        .\out_Final_OBUF[23]_inst_i_56_4 (\adder_tree_sum[2].list_sum[1].listSum_n_17 ),
        .\out_Final_OBUF[23]_inst_i_6 (\sum_b[1]_145 [21:2]),
        .\out_Final_OBUF[23]_inst_i_6_0 (\sum_b[3]_291 [21:2]),
        .\out_Final_OBUF[7]_inst_i_13_0 (\adder_tree_sum[2].list_sum[4].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_13_1 (\adder_tree_sum[2].list_sum[4].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[7]_inst_i_13_10 (\adder_tree_sum[2].list_sum[7].list_instances[7].list_n_1 ),
        .\out_Final_OBUF[7]_inst_i_13_2 (\adder_tree_sum[2].list_sum[5].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[7]_inst_i_13_3 (\adder_tree_sum[2].list_sum[4].list_instances[7].list_n_6 ),
        .\out_Final_OBUF[7]_inst_i_13_4 (\adder_tree_sum[2].list_sum[5].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[7]_inst_i_13_5 (\result[182]_206 [2]),
        .\out_Final_OBUF[7]_inst_i_13_6 (\result[183]_207 [2:1]),
        .\out_Final_OBUF[7]_inst_i_13_7 (\result[175]_198 [2]),
        .\out_Final_OBUF[7]_inst_i_13_8 (\result[191]_216 [1]),
        .\out_Final_OBUF[7]_inst_i_13_9 (\result[190]_215 [1]),
        .\out_Final_OBUF[7]_inst_i_14 (\adder_tree_sum[2].Sum_n_24 ),
        .result(\sum[18]_172 [16:9]),
        .\sum_b[0]_72 (\sum_b[0]_72 [21:3]),
        .\sum_b[2]_218 (\sum_b[2]_218 [21:2]));
  bitsAddTree_17 \adder_tree_sum[2].list_sum[0].listSum 
       (.DI({\adder_tree_sum[2].list_sum[0].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[0].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[2].list_sum[0].listSum_n_0 ),
        .S({\adder_tree_sum[2].list_sum[0].list_instances[3].list_n_0 ,\adder_tree_sum[2].list_sum[0].list_instances[5].list_n_0 }),
        .data(\result[134]_152 [10:9]),
        .\out_Final_OBUF[23]_inst_i_111_0 ({\adder_tree_sum[2].list_sum[0].listSum_n_1 ,\adder_tree_sum[2].list_sum[0].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_111_1 ({\adder_tree_sum[2].list_sum[0].listSum_n_11 ,\adder_tree_sum[2].list_sum[0].listSum_n_12 }),
        .\out_Final_OBUF[23]_inst_i_111_2 (\result[128]_146 ),
        .\out_Final_OBUF[23]_inst_i_111_3 (\result[130]_148 ),
        .\out_Final_OBUF[23]_inst_i_21 (\sum[18]_172 [16]),
        .\out_Final_OBUF[23]_inst_i_21_0 (\sum[17]_163 [17:16]),
        .\out_Final_OBUF[23]_inst_i_234_0 (\result[129]_147 ),
        .\out_Final_OBUF[23]_inst_i_317 (\result[131]_149 ),
        .\out_Final_OBUF[23]_inst_i_321_0 (\result[132]_150 ),
        .\out_Final_OBUF[23]_inst_i_321_1 (\adder_tree_sum[2].list_sum[0].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_322_0 (\result[135]_153 [9]),
        .\out_Final_OBUF[23]_inst_i_509_0 (\result[133]_151 ),
        .result(\sum[16]_154 ));
  list__xdcDup__129 \adder_tree_sum[2].list_sum[0].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[135][3] ,\comp1_reg_n_0_[135][2] ,\comp1_reg_n_0_[135][1] ,\comp1_reg_n_0_[135][0] }),
        .clk(clk),
        .\data_reg[16]_0 (\result[128]_146 ),
        .\data_reg[16]_1 ({\comp2_reg_n_0_[184][3] ,\comp2_reg_n_0_[184][2] ,\comp2_reg_n_0_[184][1] ,\comp2_reg_n_0_[184][0] }));
  list__xdcDup__130 \adder_tree_sum[2].list_sum[0].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[135][3] ,\comp1_reg_n_0_[135][2] ,\comp1_reg_n_0_[135][1] ,\comp1_reg_n_0_[135][0] }),
        .clk(clk),
        .\data_reg[15]_0 (\result[129]_147 ),
        .\data_reg[15]_1 ({\comp2_reg_n_0_[185][3] ,\comp2_reg_n_0_[185][2] ,\comp2_reg_n_0_[185][1] ,\comp2_reg_n_0_[185][0] }));
  list__xdcDup__131 \adder_tree_sum[2].list_sum[0].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[135][3] ,\comp1_reg_n_0_[135][2] ,\comp1_reg_n_0_[135][1] ,\comp1_reg_n_0_[135][0] }),
        .clk(clk),
        .\data_reg[14]_0 (\result[130]_148 ),
        .\data_reg[14]_1 ({\comp2_reg_n_0_[186][3] ,\comp2_reg_n_0_[186][2] ,\comp2_reg_n_0_[186][1] ,\comp2_reg_n_0_[186][0] }));
  list__xdcDup__132 \adder_tree_sum[2].list_sum[0].list_instances[3].list 
       (.Q(\result[131]_149 ),
        .S(\adder_tree_sum[2].list_sum[0].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[133]_151 [11]),
        .\data_reg[13]_0 ({\comp1_reg_n_0_[135][3] ,\comp1_reg_n_0_[135][2] ,\comp1_reg_n_0_[135][1] ,\comp1_reg_n_0_[135][0] }),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[187][3] ,\comp2_reg_n_0_[187][2] ,\comp2_reg_n_0_[187][1] ,\comp2_reg_n_0_[187][0] }));
  list__xdcDup__133 \adder_tree_sum[2].list_sum[0].list_instances[4].list 
       (.Q(\result[132]_150 ),
        .clk(clk),
        .data(\result[134]_152 [10]),
        .\data_reg[10]_0 (\adder_tree_sum[2].list_sum[0].list_instances[4].list_n_0 ),
        .\data_reg[12]_0 ({\comp1_reg_n_0_[135][3] ,\comp1_reg_n_0_[135][2] ,\comp1_reg_n_0_[135][1] ,\comp1_reg_n_0_[135][0] }),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[188][3] ,\comp2_reg_n_0_[188][2] ,\comp2_reg_n_0_[188][1] ,\comp2_reg_n_0_[188][0] }));
  list__xdcDup__134 \adder_tree_sum[2].list_sum[0].list_instances[5].list 
       (.Q(\result[133]_151 ),
        .S(\adder_tree_sum[2].list_sum[0].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[135]_153 [9]),
        .\data_reg[11]_0 ({\comp1_reg_n_0_[135][3] ,\comp1_reg_n_0_[135][2] ,\comp1_reg_n_0_[135][1] ,\comp1_reg_n_0_[135][0] }),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[189][3] ,\comp2_reg_n_0_[189][2] ,\comp2_reg_n_0_[189][1] ,\comp2_reg_n_0_[189][0] }));
  list__xdcDup__135 \adder_tree_sum[2].list_sum[0].list_instances[6].list 
       (.DI({\adder_tree_sum[2].list_sum[0].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[0].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[2].list_sum[0].listSum_n_0 ),
        .Q(\result[134]_152 ),
        .clk(clk),
        .data(\result[135]_153 [9:8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[135][3] ,\comp1_reg_n_0_[135][2] ,\comp1_reg_n_0_[135][1] ,\comp1_reg_n_0_[135][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[190][3] ,\comp2_reg_n_0_[190][2] ,\comp2_reg_n_0_[190][1] ,\comp2_reg_n_0_[190][0] }),
        .\data_reg[8]_0 (\adder_tree_sum[2].list_sum[0].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_81 (\adder_tree_sum[2].list_sum[1].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_321 (\result[133]_151 [9]),
        .\out_Final_OBUF[23]_inst_i_321_0 (\result[132]_150 [10]),
        .result(\sum[18]_172 [8]));
  list__xdcDup__136 \adder_tree_sum[2].list_sum[0].list_instances[7].list 
       (.Q(\result[135]_153 ),
        .clk(clk),
        .data(\result[142]_161 [7]),
        .\data_reg[7]_0 (\adder_tree_sum[2].list_sum[0].list_instances[7].list_n_6 ),
        .\data_reg[8]_0 (\adder_tree_sum[2].list_sum[0].list_instances[7].list_n_0 ),
        .\data_reg[8]_1 (\adder_tree_sum[2].list_sum[0].list_instances[7].list_n_4 ),
        .\data_reg[8]_2 (\adder_tree_sum[2].list_sum[0].list_instances[7].list_n_5 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[135][3] ,\comp1_reg_n_0_[135][2] ,\comp1_reg_n_0_[135][1] ,\comp1_reg_n_0_[135][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[191][3] ,\comp2_reg_n_0_[191][2] ,\comp2_reg_n_0_[191][1] ,\comp2_reg_n_0_[191][0] }),
        .\out_Final_OBUF[15]_inst_i_81 (\result[134]_152 [9:8]),
        .\out_Final_OBUF[15]_inst_i_81_0 (\result[133]_151 [9]),
        .\out_Final_OBUF[15]_inst_i_81_1 (\sum[19]_181 [8]),
        .\out_Final_OBUF[15]_inst_i_81_2 (\adder_tree_sum[2].list_sum[1].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_82 (\adder_tree_sum[2].list_sum[2].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_82_0 (\result[143]_162 [7]),
        .\out_Final_OBUF[23]_inst_i_136 (\sum[17]_163 [9]),
        .result(\sum[18]_172 [9:8]));
  bitsAddTree_18 \adder_tree_sum[2].list_sum[1].listSum 
       (.DI({\adder_tree_sum[2].list_sum[1].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[1].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[2].list_sum[1].listSum_n_0 ),
        .S({\adder_tree_sum[2].list_sum[1].list_instances[3].list_n_0 ,\adder_tree_sum[2].list_sum[1].list_instances[5].list_n_0 }),
        .data(\result[142]_161 [9:8]),
        .\out_Final_OBUF[23]_inst_i_111 ({\adder_tree_sum[2].list_sum[1].listSum_n_14 ,\adder_tree_sum[2].list_sum[1].listSum_n_15 ,\adder_tree_sum[2].list_sum[1].listSum_n_16 }),
        .\out_Final_OBUF[23]_inst_i_112 (\adder_tree_sum[2].list_sum[1].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_113_0 (\sum[17]_163 ),
        .\out_Final_OBUF[23]_inst_i_113_1 (\result[136]_155 ),
        .\out_Final_OBUF[23]_inst_i_113_2 (\result[138]_157 ),
        .\out_Final_OBUF[23]_inst_i_137 (\adder_tree_sum[2].list_sum[1].listSum_n_13 ),
        .\out_Final_OBUF[23]_inst_i_137_0 (\adder_tree_sum[2].list_sum[1].listSum_n_17 ),
        .\out_Final_OBUF[23]_inst_i_137_1 (\adder_tree_sum[2].list_sum[1].listSum_n_18 ),
        .\out_Final_OBUF[23]_inst_i_137_2 (\adder_tree_sum[2].list_sum[1].listSum_n_19 ),
        .\out_Final_OBUF[23]_inst_i_142 ({\adder_tree_sum[2].list_sum[1].listSum_n_1 ,\adder_tree_sum[2].list_sum[1].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_242_0 (\result[137]_156 ),
        .\out_Final_OBUF[23]_inst_i_293 (\adder_tree_sum[2].list_sum[1].listSum_n_3 ),
        .\out_Final_OBUF[23]_inst_i_325 (\result[139]_158 ),
        .\out_Final_OBUF[23]_inst_i_329_0 (\result[140]_159 ),
        .\out_Final_OBUF[23]_inst_i_329_1 (\adder_tree_sum[2].list_sum[1].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_330_0 (\result[143]_162 [8]),
        .\out_Final_OBUF[23]_inst_i_514_0 (\result[141]_160 ),
        .\out_Final_OBUF[23]_inst_i_62 (\sum[18]_172 [16:10]),
        .\out_Final_OBUF[23]_inst_i_62_0 (\sum[16]_154 [16:10]),
        .result(\sum[19]_181 [15:11]));
  list__xdcDup__137 \adder_tree_sum[2].list_sum[1].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[143][3] ,\comp1_reg_n_0_[143][2] ,\comp1_reg_n_0_[143][1] ,\comp1_reg_n_0_[143][0] }),
        .clk(clk),
        .\data_reg[15]_0 (\result[136]_155 ),
        .\data_reg[15]_1 ({\comp2_reg_n_0_[184][3] ,\comp2_reg_n_0_[184][2] ,\comp2_reg_n_0_[184][1] ,\comp2_reg_n_0_[184][0] }));
  list__xdcDup__138 \adder_tree_sum[2].list_sum[1].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[143][3] ,\comp1_reg_n_0_[143][2] ,\comp1_reg_n_0_[143][1] ,\comp1_reg_n_0_[143][0] }),
        .clk(clk),
        .\data_reg[14]_0 (\result[137]_156 ),
        .\data_reg[14]_1 ({\comp2_reg_n_0_[185][3] ,\comp2_reg_n_0_[185][2] ,\comp2_reg_n_0_[185][1] ,\comp2_reg_n_0_[185][0] }));
  list__xdcDup__139 \adder_tree_sum[2].list_sum[1].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[143][3] ,\comp1_reg_n_0_[143][2] ,\comp1_reg_n_0_[143][1] ,\comp1_reg_n_0_[143][0] }),
        .clk(clk),
        .\data_reg[13]_0 (\result[138]_157 ),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[186][3] ,\comp2_reg_n_0_[186][2] ,\comp2_reg_n_0_[186][1] ,\comp2_reg_n_0_[186][0] }));
  list__xdcDup__140 \adder_tree_sum[2].list_sum[1].list_instances[3].list 
       (.Q(\result[139]_158 ),
        .S(\adder_tree_sum[2].list_sum[1].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[141]_160 [10]),
        .\data_reg[12]_0 ({\comp1_reg_n_0_[143][3] ,\comp1_reg_n_0_[143][2] ,\comp1_reg_n_0_[143][1] ,\comp1_reg_n_0_[143][0] }),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[187][3] ,\comp2_reg_n_0_[187][2] ,\comp2_reg_n_0_[187][1] ,\comp2_reg_n_0_[187][0] }));
  list__xdcDup__141 \adder_tree_sum[2].list_sum[1].list_instances[4].list 
       (.Q(\result[140]_159 ),
        .clk(clk),
        .data(\result[142]_161 [9]),
        .\data_reg[11]_0 ({\comp1_reg_n_0_[143][3] ,\comp1_reg_n_0_[143][2] ,\comp1_reg_n_0_[143][1] ,\comp1_reg_n_0_[143][0] }),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[188][3] ,\comp2_reg_n_0_[188][2] ,\comp2_reg_n_0_[188][1] ,\comp2_reg_n_0_[188][0] }),
        .\data_reg[9]_0 (\adder_tree_sum[2].list_sum[1].list_instances[4].list_n_0 ));
  list__xdcDup__142 \adder_tree_sum[2].list_sum[1].list_instances[5].list 
       (.Q(\result[141]_160 ),
        .S(\adder_tree_sum[2].list_sum[1].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[143]_162 [8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[143][3] ,\comp1_reg_n_0_[143][2] ,\comp1_reg_n_0_[143][1] ,\comp1_reg_n_0_[143][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[189][3] ,\comp2_reg_n_0_[189][2] ,\comp2_reg_n_0_[189][1] ,\comp2_reg_n_0_[189][0] }));
  list__xdcDup__143 \adder_tree_sum[2].list_sum[1].list_instances[6].list 
       (.DI({\adder_tree_sum[2].list_sum[1].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[1].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[2].list_sum[1].listSum_n_0 ),
        .Q(\result[142]_161 ),
        .clk(clk),
        .data(\result[143]_162 [8:7]),
        .\data_reg[7]_0 (\adder_tree_sum[2].list_sum[1].list_instances[6].list_n_5 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[143][3] ,\comp1_reg_n_0_[143][2] ,\comp1_reg_n_0_[143][1] ,\comp1_reg_n_0_[143][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[190][3] ,\comp2_reg_n_0_[190][2] ,\comp2_reg_n_0_[190][1] ,\comp2_reg_n_0_[190][0] }),
        .\out_Final_OBUF[15]_inst_i_83 (\result[135]_153 [7]),
        .\out_Final_OBUF[15]_inst_i_83_0 (\adder_tree_sum[2].list_sum[2].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_329 (\result[141]_160 [8]),
        .\out_Final_OBUF[23]_inst_i_329_0 (\result[140]_159 [9]));
  list__xdcDup__144 \adder_tree_sum[2].list_sum[1].list_instances[7].list 
       (.Q(\result[143]_162 ),
        .clk(clk),
        .\data_reg[7]_0 (\adder_tree_sum[2].list_sum[1].list_instances[7].list_n_0 ),
        .\data_reg[8]_0 (\adder_tree_sum[2].list_sum[1].list_instances[7].list_n_4 ),
        .\data_reg[8]_1 ({\comp1_reg_n_0_[143][3] ,\comp1_reg_n_0_[143][2] ,\comp1_reg_n_0_[143][1] ,\comp1_reg_n_0_[143][0] }),
        .\data_reg[8]_2 ({\comp2_reg_n_0_[191][3] ,\comp2_reg_n_0_[191][2] ,\comp2_reg_n_0_[191][1] ,\comp2_reg_n_0_[191][0] }),
        .\out_Final_OBUF[15]_inst_i_82 (\result[135]_153 [8]),
        .\out_Final_OBUF[15]_inst_i_82_0 (\result[134]_152 [8]),
        .\out_Final_OBUF[23]_inst_i_298 (\result[142]_161 [8:7]),
        .\out_Final_OBUF[23]_inst_i_298_0 (\result[141]_160 [8]),
        .result(\sum[18]_172 [8]));
  bitsAddTree_19 \adder_tree_sum[2].list_sum[2].listSum 
       (.DI({\adder_tree_sum[2].list_sum[2].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[2].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[2].list_sum[2].listSum_n_0 ),
        .S({\adder_tree_sum[2].list_sum[2].list_instances[3].list_n_0 ,\adder_tree_sum[2].list_sum[2].list_instances[5].list_n_0 }),
        .data(\result[150]_170 [8:7]),
        .\out_Final_OBUF[23]_inst_i_111 (\adder_tree_sum[2].list_sum[2].listSum_n_1 ),
        .\out_Final_OBUF[23]_inst_i_137_0 (\result[144]_164 ),
        .\out_Final_OBUF[23]_inst_i_137_1 (\result[146]_166 ),
        .\out_Final_OBUF[23]_inst_i_305_0 (\result[145]_165 ),
        .\out_Final_OBUF[23]_inst_i_546 (\result[147]_167 ),
        .\out_Final_OBUF[23]_inst_i_550_0 (\result[148]_168 ),
        .\out_Final_OBUF[23]_inst_i_550_1 (\adder_tree_sum[2].list_sum[2].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_551_0 (\result[151]_171 [7]),
        .\out_Final_OBUF[23]_inst_i_563_0 (\result[149]_169 ),
        .\out_Final_OBUF[23]_inst_i_61 (\sum[16]_154 [16:15]),
        .\out_Final_OBUF[23]_inst_i_61_0 (\sum[17]_163 [16:15]),
        .result(\sum[18]_172 ));
  list__xdcDup__145 \adder_tree_sum[2].list_sum[2].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[151][3] ,\comp1_reg_n_0_[151][2] ,\comp1_reg_n_0_[151][1] ,\comp1_reg_n_0_[151][0] }),
        .clk(clk),
        .\data_reg[14]_0 (\result[144]_164 ),
        .\data_reg[14]_1 ({\comp2_reg_n_0_[184][3] ,\comp2_reg_n_0_[184][2] ,\comp2_reg_n_0_[184][1] ,\comp2_reg_n_0_[184][0] }));
  list__xdcDup__146 \adder_tree_sum[2].list_sum[2].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[151][3] ,\comp1_reg_n_0_[151][2] ,\comp1_reg_n_0_[151][1] ,\comp1_reg_n_0_[151][0] }),
        .clk(clk),
        .\data_reg[13]_0 (\result[145]_165 ),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[185][3] ,\comp2_reg_n_0_[185][2] ,\comp2_reg_n_0_[185][1] ,\comp2_reg_n_0_[185][0] }));
  list__xdcDup__147 \adder_tree_sum[2].list_sum[2].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[151][3] ,\comp1_reg_n_0_[151][2] ,\comp1_reg_n_0_[151][1] ,\comp1_reg_n_0_[151][0] }),
        .clk(clk),
        .\data_reg[12]_0 (\result[146]_166 ),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[186][3] ,\comp2_reg_n_0_[186][2] ,\comp2_reg_n_0_[186][1] ,\comp2_reg_n_0_[186][0] }));
  list__xdcDup__148 \adder_tree_sum[2].list_sum[2].list_instances[3].list 
       (.Q(\result[147]_167 ),
        .S(\adder_tree_sum[2].list_sum[2].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[149]_169 [9]),
        .\data_reg[11]_0 ({\comp1_reg_n_0_[151][3] ,\comp1_reg_n_0_[151][2] ,\comp1_reg_n_0_[151][1] ,\comp1_reg_n_0_[151][0] }),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[187][3] ,\comp2_reg_n_0_[187][2] ,\comp2_reg_n_0_[187][1] ,\comp2_reg_n_0_[187][0] }));
  list__xdcDup__149 \adder_tree_sum[2].list_sum[2].list_instances[4].list 
       (.Q(\result[148]_168 ),
        .clk(clk),
        .data(\result[150]_170 [8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[151][3] ,\comp1_reg_n_0_[151][2] ,\comp1_reg_n_0_[151][1] ,\comp1_reg_n_0_[151][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[188][3] ,\comp2_reg_n_0_[188][2] ,\comp2_reg_n_0_[188][1] ,\comp2_reg_n_0_[188][0] }),
        .\data_reg[8]_0 (\adder_tree_sum[2].list_sum[2].list_instances[4].list_n_0 ));
  list__xdcDup__150 \adder_tree_sum[2].list_sum[2].list_instances[5].list 
       (.Q(\result[149]_169 ),
        .S(\adder_tree_sum[2].list_sum[2].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[151]_171 [7]),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[151][3] ,\comp1_reg_n_0_[151][2] ,\comp1_reg_n_0_[151][1] ,\comp1_reg_n_0_[151][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[189][3] ,\comp2_reg_n_0_[189][2] ,\comp2_reg_n_0_[189][1] ,\comp2_reg_n_0_[189][0] }));
  list__xdcDup__151 \adder_tree_sum[2].list_sum[2].list_instances[6].list 
       (.DI({\adder_tree_sum[2].list_sum[2].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[2].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[2].list_sum[2].listSum_n_0 ),
        .Q(\result[150]_170 ),
        .clk(clk),
        .data(\result[151]_171 [7:6]),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[151][3] ,\comp1_reg_n_0_[151][2] ,\comp1_reg_n_0_[151][1] ,\comp1_reg_n_0_[151][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[190][3] ,\comp2_reg_n_0_[190][2] ,\comp2_reg_n_0_[190][1] ,\comp2_reg_n_0_[190][0] }),
        .\out_Final_OBUF[23]_inst_i_550 (\result[149]_169 [7]),
        .\out_Final_OBUF[23]_inst_i_550_0 (\result[148]_168 [8]));
  list__xdcDup__152 \adder_tree_sum[2].list_sum[2].list_instances[7].list 
       (.Q(\result[151]_171 ),
        .clk(clk),
        .\data_reg[6]_0 (\adder_tree_sum[2].list_sum[2].list_instances[7].list_n_0 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[151][3] ,\comp1_reg_n_0_[151][2] ,\comp1_reg_n_0_[151][1] ,\comp1_reg_n_0_[151][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[191][3] ,\comp2_reg_n_0_[191][2] ,\comp2_reg_n_0_[191][1] ,\comp2_reg_n_0_[191][0] }),
        .\out_Final_OBUF[15]_inst_i_119 (\result[150]_170 [7:6]),
        .\out_Final_OBUF[15]_inst_i_119_0 (\result[149]_169 [7]));
  bitsAddTree_20 \adder_tree_sum[2].list_sum[3].listSum 
       (.DI({\adder_tree_sum[2].list_sum[3].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[3].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[2].list_sum[3].listSum_n_0 ),
        .Q(\result[143]_162 [6]),
        .S({\adder_tree_sum[2].list_sum[3].list_instances[3].list_n_0 ,\adder_tree_sum[2].list_sum[3].list_instances[5].list_n_0 }),
        .data(\result[158]_179 [7:6]),
        .\data_reg[6] (\adder_tree_sum[2].list_sum[3].listSum_n_12 ),
        .\out_Final_OBUF[15]_inst_i_82 (\adder_tree_sum[2].list_sum[1].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_82_0 (\result[151]_171 [6]),
        .\out_Final_OBUF[15]_inst_i_82_1 (\result[150]_170 [6]),
        .\out_Final_OBUF[23]_inst_i_135 (\sum[18]_172 [10:9]),
        .\out_Final_OBUF[23]_inst_i_135_0 (\sum[16]_154 [10]),
        .\out_Final_OBUF[23]_inst_i_135_1 (\sum[17]_163 [10:9]),
        .\out_Final_OBUF[23]_inst_i_135_2 (\adder_tree_sum[2].list_sum[0].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[23]_inst_i_136 (\adder_tree_sum[2].list_sum[0].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_136_0 (\adder_tree_sum[2].list_sum[0].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[23]_inst_i_140_0 (\result[152]_173 ),
        .\out_Final_OBUF[23]_inst_i_140_1 (\result[154]_175 ),
        .\out_Final_OBUF[23]_inst_i_296 ({\adder_tree_sum[2].list_sum[3].listSum_n_1 ,\adder_tree_sum[2].list_sum[3].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_313_0 (\result[153]_174 ),
        .\out_Final_OBUF[23]_inst_i_554 (\result[155]_176 ),
        .\out_Final_OBUF[23]_inst_i_558_0 (\result[156]_177 ),
        .\out_Final_OBUF[23]_inst_i_558_1 (\adder_tree_sum[2].list_sum[3].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_559_0 (\result[159]_180 [6]),
        .\out_Final_OBUF[23]_inst_i_568_0 (\result[157]_178 ),
        .result(\sum[19]_181 ));
  list__xdcDup__153 \adder_tree_sum[2].list_sum[3].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[159][3] ,\comp1_reg_n_0_[159][2] ,\comp1_reg_n_0_[159][1] ,\comp1_reg_n_0_[159][0] }),
        .clk(clk),
        .\data_reg[13]_0 (\result[152]_173 ),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[184][3] ,\comp2_reg_n_0_[184][2] ,\comp2_reg_n_0_[184][1] ,\comp2_reg_n_0_[184][0] }));
  list__xdcDup__154 \adder_tree_sum[2].list_sum[3].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[159][3] ,\comp1_reg_n_0_[159][2] ,\comp1_reg_n_0_[159][1] ,\comp1_reg_n_0_[159][0] }),
        .clk(clk),
        .\data_reg[12]_0 (\result[153]_174 ),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[185][3] ,\comp2_reg_n_0_[185][2] ,\comp2_reg_n_0_[185][1] ,\comp2_reg_n_0_[185][0] }));
  list__xdcDup__155 \adder_tree_sum[2].list_sum[3].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[159][3] ,\comp1_reg_n_0_[159][2] ,\comp1_reg_n_0_[159][1] ,\comp1_reg_n_0_[159][0] }),
        .clk(clk),
        .\data_reg[11]_0 (\result[154]_175 ),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[186][3] ,\comp2_reg_n_0_[186][2] ,\comp2_reg_n_0_[186][1] ,\comp2_reg_n_0_[186][0] }));
  list__xdcDup__156 \adder_tree_sum[2].list_sum[3].list_instances[3].list 
       (.Q(\result[155]_176 ),
        .S(\adder_tree_sum[2].list_sum[3].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[157]_178 [8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[159][3] ,\comp1_reg_n_0_[159][2] ,\comp1_reg_n_0_[159][1] ,\comp1_reg_n_0_[159][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[187][3] ,\comp2_reg_n_0_[187][2] ,\comp2_reg_n_0_[187][1] ,\comp2_reg_n_0_[187][0] }));
  list__xdcDup__157 \adder_tree_sum[2].list_sum[3].list_instances[4].list 
       (.Q(\result[156]_177 ),
        .clk(clk),
        .data(\result[158]_179 [7]),
        .\data_reg[7]_0 (\adder_tree_sum[2].list_sum[3].list_instances[4].list_n_0 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[159][3] ,\comp1_reg_n_0_[159][2] ,\comp1_reg_n_0_[159][1] ,\comp1_reg_n_0_[159][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[188][3] ,\comp2_reg_n_0_[188][2] ,\comp2_reg_n_0_[188][1] ,\comp2_reg_n_0_[188][0] }));
  list__xdcDup__158 \adder_tree_sum[2].list_sum[3].list_instances[5].list 
       (.Q(\result[157]_178 ),
        .S(\adder_tree_sum[2].list_sum[3].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[159]_180 [6]),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[159][3] ,\comp1_reg_n_0_[159][2] ,\comp1_reg_n_0_[159][1] ,\comp1_reg_n_0_[159][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[189][3] ,\comp2_reg_n_0_[189][2] ,\comp2_reg_n_0_[189][1] ,\comp2_reg_n_0_[189][0] }));
  list__xdcDup__159 \adder_tree_sum[2].list_sum[3].list_instances[6].list 
       (.DI({\adder_tree_sum[2].list_sum[3].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[3].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[2].list_sum[3].listSum_n_0 ),
        .Q(\result[158]_179 ),
        .clk(clk),
        .data(\result[159]_180 [6:5]),
        .\data_reg[5]_0 (\adder_tree_sum[2].list_sum[3].list_instances[6].list_n_5 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[159][3] ,\comp1_reg_n_0_[159][2] ,\comp1_reg_n_0_[159][1] ,\comp1_reg_n_0_[159][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[190][3] ,\comp2_reg_n_0_[190][2] ,\comp2_reg_n_0_[190][1] ,\comp2_reg_n_0_[190][0] }),
        .\out_Final_OBUF[15]_inst_i_84 (\result[151]_171 [5]),
        .\out_Final_OBUF[23]_inst_i_558 (\result[157]_178 [6]),
        .\out_Final_OBUF[23]_inst_i_558_0 (\result[156]_177 [7]));
  list__xdcDup__160 \adder_tree_sum[2].list_sum[3].list_instances[7].list 
       (.Q(\result[159]_180 ),
        .clk(clk),
        .\data_reg[5]_0 (\adder_tree_sum[2].list_sum[3].list_instances[7].list_n_0 ),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[159][3] ,\comp1_reg_n_0_[159][2] ,\comp1_reg_n_0_[159][1] ,\comp1_reg_n_0_[159][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[191][3] ,\comp2_reg_n_0_[191][2] ,\comp2_reg_n_0_[191][1] ,\comp2_reg_n_0_[191][0] }),
        .\out_Final_OBUF[15]_inst_i_79 (\result[158]_179 [6:5]),
        .\out_Final_OBUF[15]_inst_i_79_0 (\result[157]_178 [6]));
  bitsAddTree_21 \adder_tree_sum[2].list_sum[4].listSum 
       (.DI({\adder_tree_sum[2].list_sum[4].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[4].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[2].list_sum[4].listSum_n_0 ),
        .S({\adder_tree_sum[2].list_sum[4].listSum_n_1 ,\adder_tree_sum[2].list_sum[4].listSum_n_2 }),
        .data(\result[166]_188 [6:5]),
        .\out_Final_OBUF[19]_inst_i_120 (\result[163]_185 ),
        .\out_Final_OBUF[19]_inst_i_120_0 ({\adder_tree_sum[2].list_sum[4].list_instances[3].list_n_0 ,\adder_tree_sum[2].list_sum[4].list_instances[5].list_n_0 }),
        .\out_Final_OBUF[19]_inst_i_124_0 (\result[164]_186 ),
        .\out_Final_OBUF[19]_inst_i_124_1 (\adder_tree_sum[2].list_sum[4].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[19]_inst_i_125_0 (\result[167]_189 [5]),
        .\out_Final_OBUF[23]_inst_i_126_0 ({\adder_tree_sum[2].list_sum[4].listSum_n_11 ,\adder_tree_sum[2].list_sum[4].listSum_n_12 }),
        .\out_Final_OBUF[23]_inst_i_126_1 (\result[160]_182 ),
        .\out_Final_OBUF[23]_inst_i_126_2 (\result[162]_184 ),
        .\out_Final_OBUF[23]_inst_i_24 (\sum[22]_208 [12]),
        .\out_Final_OBUF[23]_inst_i_24_0 (\sum[21]_199 [13:12]),
        .\out_Final_OBUF[23]_inst_i_282_0 (\result[161]_183 ),
        .\out_Final_OBUF[23]_inst_i_539_0 (\result[165]_187 ),
        .result(\sum[20]_190 ));
  list__xdcDup__161 \adder_tree_sum[2].list_sum[4].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[167][3] ,\comp1_reg_n_0_[167][2] ,\comp1_reg_n_0_[167][1] ,\comp1_reg_n_0_[167][0] }),
        .clk(clk),
        .\data_reg[12]_0 (\result[160]_182 ),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[184][3] ,\comp2_reg_n_0_[184][2] ,\comp2_reg_n_0_[184][1] ,\comp2_reg_n_0_[184][0] }));
  list__xdcDup__162 \adder_tree_sum[2].list_sum[4].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[167][3] ,\comp1_reg_n_0_[167][2] ,\comp1_reg_n_0_[167][1] ,\comp1_reg_n_0_[167][0] }),
        .clk(clk),
        .\data_reg[11]_0 (\result[161]_183 ),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[185][3] ,\comp2_reg_n_0_[185][2] ,\comp2_reg_n_0_[185][1] ,\comp2_reg_n_0_[185][0] }));
  list__xdcDup__163 \adder_tree_sum[2].list_sum[4].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[167][3] ,\comp1_reg_n_0_[167][2] ,\comp1_reg_n_0_[167][1] ,\comp1_reg_n_0_[167][0] }),
        .clk(clk),
        .\data_reg[10]_0 (\result[162]_184 ),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[186][3] ,\comp2_reg_n_0_[186][2] ,\comp2_reg_n_0_[186][1] ,\comp2_reg_n_0_[186][0] }));
  list__xdcDup__164 \adder_tree_sum[2].list_sum[4].list_instances[3].list 
       (.Q(\result[163]_185 ),
        .clk(clk),
        .data(\result[165]_187 [7]),
        .\data_reg[7]_0 (\adder_tree_sum[2].list_sum[4].list_instances[3].list_n_0 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[167][3] ,\comp1_reg_n_0_[167][2] ,\comp1_reg_n_0_[167][1] ,\comp1_reg_n_0_[167][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[187][3] ,\comp2_reg_n_0_[187][2] ,\comp2_reg_n_0_[187][1] ,\comp2_reg_n_0_[187][0] }));
  list__xdcDup__165 \adder_tree_sum[2].list_sum[4].list_instances[4].list 
       (.Q(\result[164]_186 ),
        .clk(clk),
        .data(\result[166]_188 [6]),
        .\data_reg[6]_0 (\adder_tree_sum[2].list_sum[4].list_instances[4].list_n_0 ),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[167][3] ,\comp1_reg_n_0_[167][2] ,\comp1_reg_n_0_[167][1] ,\comp1_reg_n_0_[167][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[188][3] ,\comp2_reg_n_0_[188][2] ,\comp2_reg_n_0_[188][1] ,\comp2_reg_n_0_[188][0] }));
  list__xdcDup__166 \adder_tree_sum[2].list_sum[4].list_instances[5].list 
       (.Q(\result[165]_187 ),
        .clk(clk),
        .data(\result[167]_189 [5]),
        .\data_reg[5]_0 (\adder_tree_sum[2].list_sum[4].list_instances[5].list_n_0 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[167][3] ,\comp1_reg_n_0_[167][2] ,\comp1_reg_n_0_[167][1] ,\comp1_reg_n_0_[167][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[189][3] ,\comp2_reg_n_0_[189][2] ,\comp2_reg_n_0_[189][1] ,\comp2_reg_n_0_[189][0] }));
  list__xdcDup__167 \adder_tree_sum[2].list_sum[4].list_instances[6].list 
       (.DI({\adder_tree_sum[2].list_sum[4].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[4].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[2].list_sum[4].listSum_n_0 ),
        .Q(\result[166]_188 ),
        .clk(clk),
        .data(\result[167]_189 [5:4]),
        .\data_reg[4]_0 (\adder_tree_sum[2].list_sum[4].list_instances[6].list_n_5 ),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[167][3] ,\comp1_reg_n_0_[167][2] ,\comp1_reg_n_0_[167][1] ,\comp1_reg_n_0_[167][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[190][3] ,\comp2_reg_n_0_[190][2] ,\comp2_reg_n_0_[190][1] ,\comp2_reg_n_0_[190][0] }),
        .\out_Final_OBUF[19]_inst_i_124 (\result[165]_187 [5]),
        .\out_Final_OBUF[19]_inst_i_124_0 (\result[164]_186 [6]),
        .\out_Final_OBUF[7]_inst_i_22 (\adder_tree_sum[2].list_sum[5].list_instances[7].list_n_0 ),
        .result(\sum[22]_208 [4]));
  list__xdcDup__168 \adder_tree_sum[2].list_sum[4].list_instances[7].list 
       (.DI(\adder_tree_sum[2].list_sum[4].list_instances[7].list_n_5 ),
        .Q(\result[167]_189 ),
        .clk(clk),
        .data(\result[174]_197 [3]),
        .\data_reg[3]_0 (\adder_tree_sum[2].list_sum[4].list_instances[7].list_n_6 ),
        .\data_reg[4]_0 (\adder_tree_sum[2].list_sum[4].list_instances[7].list_n_0 ),
        .\data_reg[4]_1 (\adder_tree_sum[2].list_sum[4].list_instances[7].list_n_4 ),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[167][3] ,\comp1_reg_n_0_[167][2] ,\comp1_reg_n_0_[167][1] ,\comp1_reg_n_0_[167][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[191][3] ,\comp2_reg_n_0_[191][2] ,\comp2_reg_n_0_[191][1] ,\comp2_reg_n_0_[191][0] }),
        .\out_Final_OBUF[15]_inst_i_45 (\sum[21]_199 [5]),
        .\out_Final_OBUF[7]_inst_i_22 (\result[166]_188 [5:4]),
        .\out_Final_OBUF[7]_inst_i_22_0 (\result[165]_187 [5]),
        .\out_Final_OBUF[7]_inst_i_22_1 (\sum[23]_217 [4]),
        .\out_Final_OBUF[7]_inst_i_22_2 (\adder_tree_sum[2].list_sum[5].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_23 (\adder_tree_sum[2].list_sum[6].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_23_0 (\result[175]_198 [3]),
        .result(\sum[22]_208 [5:4]));
  bitsAddTree_22 \adder_tree_sum[2].list_sum[5].listSum 
       (.DI({\adder_tree_sum[2].list_sum[5].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[5].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[2].list_sum[5].listSum_n_0 ),
        .S({\adder_tree_sum[2].list_sum[5].list_instances[3].list_n_0 ,\adder_tree_sum[2].list_sum[5].list_instances[5].list_n_0 }),
        .data(\result[174]_197 [5:4]),
        .\out_Final_OBUF[19]_inst_i_43 (\sum[22]_208 [12:6]),
        .\out_Final_OBUF[19]_inst_i_43_0 (\sum[20]_190 [12:6]),
        .\out_Final_OBUF[19]_inst_i_70 (\adder_tree_sum[2].list_sum[5].listSum_n_13 ),
        .\out_Final_OBUF[19]_inst_i_70_0 (\adder_tree_sum[2].list_sum[5].listSum_n_17 ),
        .\out_Final_OBUF[19]_inst_i_70_1 (\adder_tree_sum[2].list_sum[5].listSum_n_18 ),
        .\out_Final_OBUF[19]_inst_i_70_2 (\adder_tree_sum[2].list_sum[5].listSum_n_19 ),
        .\out_Final_OBUF[19]_inst_i_75 ({\adder_tree_sum[2].list_sum[5].listSum_n_1 ,\adder_tree_sum[2].list_sum[5].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_126 ({\adder_tree_sum[2].list_sum[5].listSum_n_14 ,\adder_tree_sum[2].list_sum[5].listSum_n_15 ,\adder_tree_sum[2].list_sum[5].listSum_n_16 }),
        .\out_Final_OBUF[23]_inst_i_127 (\adder_tree_sum[2].list_sum[5].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_128_0 (\sum[21]_199 ),
        .\out_Final_OBUF[23]_inst_i_128_1 (\result[168]_191 ),
        .\out_Final_OBUF[23]_inst_i_128_2 (\result[170]_193 ),
        .\out_Final_OBUF[23]_inst_i_290_0 (\result[169]_192 ),
        .\out_Final_OBUF[7]_inst_i_109 (\result[171]_194 ),
        .\out_Final_OBUF[7]_inst_i_113_0 (\result[172]_195 ),
        .\out_Final_OBUF[7]_inst_i_113_1 (\adder_tree_sum[2].list_sum[5].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_114_0 (\result[175]_198 [4]),
        .\out_Final_OBUF[7]_inst_i_197_0 (\result[173]_196 ),
        .\out_Final_OBUF[7]_inst_i_51 (\adder_tree_sum[2].list_sum[5].listSum_n_3 ),
        .result(\sum[23]_217 [11:7]));
  list__xdcDup__169 \adder_tree_sum[2].list_sum[5].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[175][3] ,\comp1_reg_n_0_[175][2] ,\comp1_reg_n_0_[175][1] ,\comp1_reg_n_0_[175][0] }),
        .clk(clk),
        .\data_reg[11]_0 (\result[168]_191 ),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[184][3] ,\comp2_reg_n_0_[184][2] ,\comp2_reg_n_0_[184][1] ,\comp2_reg_n_0_[184][0] }));
  list__xdcDup__170 \adder_tree_sum[2].list_sum[5].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[175][3] ,\comp1_reg_n_0_[175][2] ,\comp1_reg_n_0_[175][1] ,\comp1_reg_n_0_[175][0] }),
        .clk(clk),
        .\data_reg[10]_0 (\result[169]_192 ),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[185][3] ,\comp2_reg_n_0_[185][2] ,\comp2_reg_n_0_[185][1] ,\comp2_reg_n_0_[185][0] }));
  list__xdcDup__171 \adder_tree_sum[2].list_sum[5].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[175][3] ,\comp1_reg_n_0_[175][2] ,\comp1_reg_n_0_[175][1] ,\comp1_reg_n_0_[175][0] }),
        .clk(clk),
        .\data_reg[9]_0 (\result[170]_193 ),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[186][3] ,\comp2_reg_n_0_[186][2] ,\comp2_reg_n_0_[186][1] ,\comp2_reg_n_0_[186][0] }));
  list__xdcDup__172 \adder_tree_sum[2].list_sum[5].list_instances[3].list 
       (.Q(\result[171]_194 ),
        .S(\adder_tree_sum[2].list_sum[5].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[173]_196 [6]),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[175][3] ,\comp1_reg_n_0_[175][2] ,\comp1_reg_n_0_[175][1] ,\comp1_reg_n_0_[175][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[187][3] ,\comp2_reg_n_0_[187][2] ,\comp2_reg_n_0_[187][1] ,\comp2_reg_n_0_[187][0] }));
  list__xdcDup__173 \adder_tree_sum[2].list_sum[5].list_instances[4].list 
       (.Q(\result[172]_195 ),
        .clk(clk),
        .data(\result[174]_197 [5]),
        .\data_reg[5]_0 (\adder_tree_sum[2].list_sum[5].list_instances[4].list_n_0 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[175][3] ,\comp1_reg_n_0_[175][2] ,\comp1_reg_n_0_[175][1] ,\comp1_reg_n_0_[175][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[188][3] ,\comp2_reg_n_0_[188][2] ,\comp2_reg_n_0_[188][1] ,\comp2_reg_n_0_[188][0] }));
  list__xdcDup__174 \adder_tree_sum[2].list_sum[5].list_instances[5].list 
       (.Q(\result[173]_196 ),
        .S(\adder_tree_sum[2].list_sum[5].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[175]_198 [4]),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[175][3] ,\comp1_reg_n_0_[175][2] ,\comp1_reg_n_0_[175][1] ,\comp1_reg_n_0_[175][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[189][3] ,\comp2_reg_n_0_[189][2] ,\comp2_reg_n_0_[189][1] ,\comp2_reg_n_0_[189][0] }));
  list__xdcDup__175 \adder_tree_sum[2].list_sum[5].list_instances[6].list 
       (.DI({\adder_tree_sum[2].list_sum[5].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[5].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[2].list_sum[5].listSum_n_0 ),
        .Q(\result[174]_197 ),
        .clk(clk),
        .data(\result[175]_198 [4:3]),
        .\data_reg[3]_0 (\adder_tree_sum[2].list_sum[5].list_instances[6].list_n_5 ),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[175][3] ,\comp1_reg_n_0_[175][2] ,\comp1_reg_n_0_[175][1] ,\comp1_reg_n_0_[175][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[190][3] ,\comp2_reg_n_0_[190][2] ,\comp2_reg_n_0_[190][1] ,\comp2_reg_n_0_[190][0] }),
        .\out_Final_OBUF[7]_inst_i_113 (\result[173]_196 [4]),
        .\out_Final_OBUF[7]_inst_i_113_0 (\result[172]_195 [5]),
        .\out_Final_OBUF[7]_inst_i_24 (\result[167]_189 [3]),
        .\out_Final_OBUF[7]_inst_i_24_0 (\adder_tree_sum[2].list_sum[6].list_instances[7].list_n_0 ));
  list__xdcDup__176 \adder_tree_sum[2].list_sum[5].list_instances[7].list 
       (.Q(\result[175]_198 ),
        .clk(clk),
        .\data_reg[3]_0 (\adder_tree_sum[2].list_sum[5].list_instances[7].list_n_0 ),
        .\data_reg[4]_0 (\adder_tree_sum[2].list_sum[5].list_instances[7].list_n_4 ),
        .\data_reg[4]_1 ({\comp1_reg_n_0_[175][3] ,\comp1_reg_n_0_[175][2] ,\comp1_reg_n_0_[175][1] ,\comp1_reg_n_0_[175][0] }),
        .\data_reg[4]_2 ({\comp2_reg_n_0_[191][3] ,\comp2_reg_n_0_[191][2] ,\comp2_reg_n_0_[191][1] ,\comp2_reg_n_0_[191][0] }),
        .\out_Final_OBUF[7]_inst_i_23 (\result[167]_189 [4]),
        .\out_Final_OBUF[7]_inst_i_23_0 (\result[166]_188 [4]),
        .\out_Final_OBUF[7]_inst_i_58 (\result[174]_197 [4:3]),
        .\out_Final_OBUF[7]_inst_i_58_0 (\result[173]_196 [4]),
        .result(\sum[22]_208 [4]));
  bitsAddTree_23 \adder_tree_sum[2].list_sum[6].listSum 
       (.DI({\adder_tree_sum[2].list_sum[6].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[6].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[2].list_sum[6].listSum_n_0 ),
        .S({\adder_tree_sum[2].list_sum[6].list_instances[3].list_n_0 ,\adder_tree_sum[2].list_sum[6].list_instances[5].list_n_0 }),
        .data(\result[182]_206 [4:3]),
        .\out_Final_OBUF[19]_inst_i_108_0 (\result[177]_201 ),
        .\out_Final_OBUF[19]_inst_i_42 (\sum[20]_190 [12:11]),
        .\out_Final_OBUF[19]_inst_i_42_0 (\sum[21]_199 [12:11]),
        .\out_Final_OBUF[19]_inst_i_70_0 (\result[176]_200 ),
        .\out_Final_OBUF[19]_inst_i_70_1 (\result[178]_202 ),
        .\out_Final_OBUF[23]_inst_i_126 (\adder_tree_sum[2].list_sum[6].listSum_n_1 ),
        .\out_Final_OBUF[7]_inst_i_100 (\result[179]_203 ),
        .\out_Final_OBUF[7]_inst_i_104_0 (\result[180]_204 ),
        .\out_Final_OBUF[7]_inst_i_104_1 (\adder_tree_sum[2].list_sum[6].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_105_0 (\result[183]_207 [3]),
        .\out_Final_OBUF[7]_inst_i_194_0 (\result[181]_205 ),
        .result(\sum[22]_208 ));
  list__xdcDup__177 \adder_tree_sum[2].list_sum[6].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[183][3] ,\comp1_reg_n_0_[183][2] ,\comp1_reg_n_0_[183][1] ,\comp1_reg_n_0_[183][0] }),
        .clk(clk),
        .\data_reg[10]_0 (\result[176]_200 ),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[184][3] ,\comp2_reg_n_0_[184][2] ,\comp2_reg_n_0_[184][1] ,\comp2_reg_n_0_[184][0] }));
  list__xdcDup__178 \adder_tree_sum[2].list_sum[6].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[183][3] ,\comp1_reg_n_0_[183][2] ,\comp1_reg_n_0_[183][1] ,\comp1_reg_n_0_[183][0] }),
        .clk(clk),
        .\data_reg[9]_0 (\result[177]_201 ),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[185][3] ,\comp2_reg_n_0_[185][2] ,\comp2_reg_n_0_[185][1] ,\comp2_reg_n_0_[185][0] }));
  list__xdcDup__179 \adder_tree_sum[2].list_sum[6].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[183][3] ,\comp1_reg_n_0_[183][2] ,\comp1_reg_n_0_[183][1] ,\comp1_reg_n_0_[183][0] }),
        .clk(clk),
        .\data_reg[8]_0 (\result[178]_202 ),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[186][3] ,\comp2_reg_n_0_[186][2] ,\comp2_reg_n_0_[186][1] ,\comp2_reg_n_0_[186][0] }));
  list__xdcDup__180 \adder_tree_sum[2].list_sum[6].list_instances[3].list 
       (.Q(\result[179]_203 ),
        .S(\adder_tree_sum[2].list_sum[6].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[181]_205 [5]),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[183][3] ,\comp1_reg_n_0_[183][2] ,\comp1_reg_n_0_[183][1] ,\comp1_reg_n_0_[183][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[187][3] ,\comp2_reg_n_0_[187][2] ,\comp2_reg_n_0_[187][1] ,\comp2_reg_n_0_[187][0] }));
  list__xdcDup__181 \adder_tree_sum[2].list_sum[6].list_instances[4].list 
       (.Q(\result[180]_204 ),
        .clk(clk),
        .data(\result[182]_206 [4]),
        .\data_reg[4]_0 (\adder_tree_sum[2].list_sum[6].list_instances[4].list_n_0 ),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[183][3] ,\comp1_reg_n_0_[183][2] ,\comp1_reg_n_0_[183][1] ,\comp1_reg_n_0_[183][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[188][3] ,\comp2_reg_n_0_[188][2] ,\comp2_reg_n_0_[188][1] ,\comp2_reg_n_0_[188][0] }));
  list__xdcDup__182 \adder_tree_sum[2].list_sum[6].list_instances[5].list 
       (.Q(\result[181]_205 ),
        .S(\adder_tree_sum[2].list_sum[6].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[183]_207 [3]),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[183][3] ,\comp1_reg_n_0_[183][2] ,\comp1_reg_n_0_[183][1] ,\comp1_reg_n_0_[183][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[189][3] ,\comp2_reg_n_0_[189][2] ,\comp2_reg_n_0_[189][1] ,\comp2_reg_n_0_[189][0] }));
  list__xdcDup__183 \adder_tree_sum[2].list_sum[6].list_instances[6].list 
       (.DI({\adder_tree_sum[2].list_sum[6].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[6].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[2].list_sum[6].listSum_n_0 ),
        .Q(\result[182]_206 ),
        .clk(clk),
        .data(\result[183]_207 [3:2]),
        .\data_reg[4]_0 ({\comp1_reg_n_0_[183][3] ,\comp1_reg_n_0_[183][2] ,\comp1_reg_n_0_[183][1] ,\comp1_reg_n_0_[183][0] }),
        .\data_reg[4]_1 ({\comp2_reg_n_0_[190][3] ,\comp2_reg_n_0_[190][2] ,\comp2_reg_n_0_[190][1] ,\comp2_reg_n_0_[190][0] }),
        .\out_Final_OBUF[7]_inst_i_104 (\result[181]_205 [3]),
        .\out_Final_OBUF[7]_inst_i_104_0 (\result[180]_204 [4]));
  list__xdcDup__184 \adder_tree_sum[2].list_sum[6].list_instances[7].list 
       (.Q(\result[183]_207 ),
        .clk(clk),
        .data(\result[190]_215 [1]),
        .\data_reg[2]_0 (\adder_tree_sum[2].list_sum[6].list_instances[7].list_n_0 ),
        .\data_reg[3]_0 ({\comp1_reg_n_0_[183][3] ,\comp1_reg_n_0_[183][2] ,\comp1_reg_n_0_[183][1] ,\comp1_reg_n_0_[183][0] }),
        .\data_reg[3]_1 ({\comp2_reg_n_0_[191][3] ,\comp2_reg_n_0_[191][2] ,\comp2_reg_n_0_[191][1] ,\comp2_reg_n_0_[191][0] }),
        .\out_Final_OBUF[3]_inst_i_9 (\result[191]_216 [1]),
        .\out_Final_OBUF[7]_inst_i_53 (\result[182]_206 [3:2]),
        .\out_Final_OBUF[7]_inst_i_53_0 (\result[181]_205 [3]),
        .\sum_b[2]_218 (\sum_b[2]_218 [1]));
  bitsAddTree_24 \adder_tree_sum[2].list_sum[7].listSum 
       (.DI(\adder_tree_sum[2].list_sum[7].listSum_n_12 ),
        .O(\adder_tree_sum[2].list_sum[7].listSum_n_0 ),
        .Q(\result[175]_198 [2]),
        .S({\adder_tree_sum[2].list_sum[7].list_instances[3].list_n_0 ,\adder_tree_sum[2].list_sum[7].list_instances[5].list_n_0 }),
        .data(\result[190]_215 [3:2]),
        .\out_Final_OBUF[15]_inst_i_44 (\sum[22]_208 [6:5]),
        .\out_Final_OBUF[15]_inst_i_44_0 (\sum[20]_190 [6]),
        .\out_Final_OBUF[15]_inst_i_44_1 (\sum[21]_199 [6:5]),
        .\out_Final_OBUF[15]_inst_i_44_2 (\adder_tree_sum[2].list_sum[4].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[15]_inst_i_45 (\adder_tree_sum[2].list_sum[4].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_45_0 (\adder_tree_sum[2].list_sum[4].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_76 ({\adder_tree_sum[2].list_sum[7].listSum_n_1 ,\adder_tree_sum[2].list_sum[7].listSum_n_2 }),
        .\out_Final_OBUF[19]_inst_i_116_0 (\result[185]_210 ),
        .\out_Final_OBUF[19]_inst_i_73_0 (\result[184]_209 ),
        .\out_Final_OBUF[19]_inst_i_73_1 (\result[186]_211 ),
        .\out_Final_OBUF[7]_inst_i_191_0 (\result[189]_214 ),
        .\out_Final_OBUF[7]_inst_i_23 (\adder_tree_sum[2].list_sum[5].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[7]_inst_i_23_0 (\result[183]_207 [2]),
        .\out_Final_OBUF[7]_inst_i_23_1 (\result[182]_206 [2]),
        .\out_Final_OBUF[7]_inst_i_50_0 ({\adder_tree_sum[2].list_sum[7].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[7].list_instances[6].list_n_1 }),
        .\out_Final_OBUF[7]_inst_i_92 (\result[187]_212 ),
        .\out_Final_OBUF[7]_inst_i_96_0 (\result[188]_213 ),
        .\out_Final_OBUF[7]_inst_i_96_1 (\adder_tree_sum[2].list_sum[7].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_97_0 (\result[191]_216 [2]),
        .result(\sum[23]_217 ));
  list__xdcDup__185 \adder_tree_sum[2].list_sum[7].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[191][3] ,\comp1_reg_n_0_[191][2] ,\comp1_reg_n_0_[191][1] ,\comp1_reg_n_0_[191][0] }),
        .clk(clk),
        .\data_reg[9]_0 (\result[184]_209 ),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[184][3] ,\comp2_reg_n_0_[184][2] ,\comp2_reg_n_0_[184][1] ,\comp2_reg_n_0_[184][0] }));
  list__xdcDup__186 \adder_tree_sum[2].list_sum[7].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[191][3] ,\comp1_reg_n_0_[191][2] ,\comp1_reg_n_0_[191][1] ,\comp1_reg_n_0_[191][0] }),
        .clk(clk),
        .\data_reg[8]_0 (\result[185]_210 ),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[185][3] ,\comp2_reg_n_0_[185][2] ,\comp2_reg_n_0_[185][1] ,\comp2_reg_n_0_[185][0] }));
  list__xdcDup__187 \adder_tree_sum[2].list_sum[7].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[191][3] ,\comp1_reg_n_0_[191][2] ,\comp1_reg_n_0_[191][1] ,\comp1_reg_n_0_[191][0] }),
        .clk(clk),
        .\data_reg[7]_0 (\result[186]_211 ),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[186][3] ,\comp2_reg_n_0_[186][2] ,\comp2_reg_n_0_[186][1] ,\comp2_reg_n_0_[186][0] }));
  list__xdcDup__188 \adder_tree_sum[2].list_sum[7].list_instances[3].list 
       (.Q(\result[187]_212 ),
        .S(\adder_tree_sum[2].list_sum[7].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[189]_214 [4]),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[191][3] ,\comp1_reg_n_0_[191][2] ,\comp1_reg_n_0_[191][1] ,\comp1_reg_n_0_[191][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[187][3] ,\comp2_reg_n_0_[187][2] ,\comp2_reg_n_0_[187][1] ,\comp2_reg_n_0_[187][0] }));
  list__xdcDup__189 \adder_tree_sum[2].list_sum[7].list_instances[4].list 
       (.Q(\result[188]_213 ),
        .clk(clk),
        .data(\result[190]_215 [3]),
        .\data_reg[3]_0 (\adder_tree_sum[2].list_sum[7].list_instances[4].list_n_0 ),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[191][3] ,\comp1_reg_n_0_[191][2] ,\comp1_reg_n_0_[191][1] ,\comp1_reg_n_0_[191][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[188][3] ,\comp2_reg_n_0_[188][2] ,\comp2_reg_n_0_[188][1] ,\comp2_reg_n_0_[188][0] }));
  list__xdcDup__190 \adder_tree_sum[2].list_sum[7].list_instances[5].list 
       (.Q(\result[189]_214 ),
        .S(\adder_tree_sum[2].list_sum[7].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[191]_216 [2]),
        .\data_reg[4]_0 ({\comp1_reg_n_0_[191][3] ,\comp1_reg_n_0_[191][2] ,\comp1_reg_n_0_[191][1] ,\comp1_reg_n_0_[191][0] }),
        .\data_reg[4]_1 ({\comp2_reg_n_0_[189][3] ,\comp2_reg_n_0_[189][2] ,\comp2_reg_n_0_[189][1] ,\comp2_reg_n_0_[189][0] }));
  list__xdcDup__191 \adder_tree_sum[2].list_sum[7].list_instances[6].list 
       (.O(\adder_tree_sum[2].list_sum[7].listSum_n_0 ),
        .Q(\result[190]_215 ),
        .clk(clk),
        .data(\result[191]_216 [2:1]),
        .\data_reg[3]_0 ({\adder_tree_sum[2].list_sum[7].list_instances[6].list_n_0 ,\adder_tree_sum[2].list_sum[7].list_instances[6].list_n_1 }),
        .\data_reg[3]_1 ({\comp1_reg_n_0_[191][3] ,\comp1_reg_n_0_[191][2] ,\comp1_reg_n_0_[191][1] ,\comp1_reg_n_0_[191][0] }),
        .\data_reg[3]_2 ({\comp2_reg_n_0_[190][3] ,\comp2_reg_n_0_[190][2] ,\comp2_reg_n_0_[190][1] ,\comp2_reg_n_0_[190][0] }),
        .\out_Final_OBUF[7]_inst_i_96 (\result[189]_214 [2]),
        .\out_Final_OBUF[7]_inst_i_96_0 (\result[188]_213 [3]));
  list__xdcDup__192 \adder_tree_sum[2].list_sum[7].list_instances[7].list 
       (.DI(\adder_tree_sum[2].list_sum[7].list_instances[7].list_n_0 ),
        .Q(\result[183]_207 [2:1]),
        .clk(clk),
        .\data_reg[1]_0 (\adder_tree_sum[2].list_sum[7].list_instances[7].list_n_1 ),
        .\data_reg[1]_1 (\adder_tree_sum[2].list_sum[7].list_instances[7].list_n_5 ),
        .\data_reg[2]_0 (\result[191]_216 ),
        .\data_reg[2]_1 ({\comp1_reg_n_0_[191][3] ,\comp1_reg_n_0_[191][2] ,\comp1_reg_n_0_[191][1] ,\comp1_reg_n_0_[191][0] }),
        .\data_reg[2]_2 ({\comp2_reg_n_0_[191][3] ,\comp2_reg_n_0_[191][2] ,\comp2_reg_n_0_[191][1] ,\comp2_reg_n_0_[191][0] }),
        .\out_Final_OBUF[7]_inst_i_21 (\result[190]_215 [2:1]),
        .\out_Final_OBUF[7]_inst_i_21_0 (\result[189]_214 [2]),
        .\out_Final_OBUF[7]_inst_i_24 (\result[182]_206 [2]),
        .\out_Final_OBUF[7]_inst_i_24_0 (\result[175]_198 [2]),
        .\sum_b[1]_145 (\sum_b[1]_145 [1]),
        .\sum_b[3]_291 (\sum_b[3]_291 [1]));
  bitsAddTree2_25 \adder_tree_sum[3].Sum 
       (.DI({\adder_tree_sum[3].list_sum[4].list_instances[7].list_n_5 ,\adder_tree_sum[3].list_sum[7].listSum_n_12 ,\adder_tree_sum[3].list_sum[7].list_instances[7].list_n_0 }),
        .S({\adder_tree_sum[3].list_sum[4].listSum_n_1 ,\adder_tree_sum[3].list_sum[4].listSum_n_2 }),
        .data(\result[214]_243 [6]),
        .\out_Final_OBUF[11]_inst_i_15_0 (\result[223]_253 [5:4]),
        .\out_Final_OBUF[11]_inst_i_15_1 (\result[222]_252 [5]),
        .\out_Final_OBUF[15]_inst_i_28_0 ({\adder_tree_sum[3].list_sum[5].listSum_n_1 ,\adder_tree_sum[3].list_sum[5].listSum_n_2 ,\adder_tree_sum[3].list_sum[7].listSum_n_1 ,\adder_tree_sum[3].list_sum[7].listSum_n_2 }),
        .\out_Final_OBUF[15]_inst_i_28_1 (\adder_tree_sum[3].list_sum[4].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[15]_inst_i_28_2 (\adder_tree_sum[3].list_sum[5].listSum_n_3 ),
        .\out_Final_OBUF[15]_inst_i_28_3 (\adder_tree_sum[3].list_sum[5].listSum_n_13 ),
        .\out_Final_OBUF[15]_inst_i_28_4 (\adder_tree_sum[3].list_sum[5].listSum_n_17 ),
        .\out_Final_OBUF[15]_inst_i_64_0 ({\adder_tree_sum[3].list_sum[0].list_instances[7].list_n_5 ,\adder_tree_sum[3].list_sum[3].listSum_n_12 ,\adder_tree_sum[3].list_sum[3].list_instances[6].list_n_5 }),
        .\out_Final_OBUF[15]_inst_i_64_1 (\adder_tree_sum[3].list_sum[0].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_64_2 (\adder_tree_sum[3].list_sum[0].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_64_3 (\adder_tree_sum[3].list_sum[1].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[15]_inst_i_64_4 (\adder_tree_sum[3].list_sum[0].list_instances[7].list_n_6 ),
        .\out_Final_OBUF[15]_inst_i_64_5 (\adder_tree_sum[3].list_sum[1].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_64_6 (\result[215]_244 [6:5]),
        .\out_Final_OBUF[15]_inst_i_64_7 (\result[207]_235 [6]),
        .\out_Final_OBUF[15]_inst_i_64_8 (\adder_tree_sum[3].list_sum[3].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[19]_inst_i_15_0 ({\adder_tree_sum[3].list_sum[4].listSum_n_11 ,\adder_tree_sum[3].list_sum[4].listSum_n_12 }),
        .\out_Final_OBUF[19]_inst_i_28_0 ({\adder_tree_sum[3].list_sum[6].listSum_n_1 ,\adder_tree_sum[3].list_sum[5].listSum_n_14 ,\adder_tree_sum[3].list_sum[5].listSum_n_15 ,\adder_tree_sum[3].list_sum[5].listSum_n_16 }),
        .\out_Final_OBUF[19]_inst_i_28_1 (\sum[30]_281 [12:5]),
        .\out_Final_OBUF[19]_inst_i_28_2 (\sum[28]_263 ),
        .\out_Final_OBUF[19]_inst_i_28_3 (\sum[29]_272 ),
        .\out_Final_OBUF[19]_inst_i_28_4 (\sum[31]_290 ),
        .\out_Final_OBUF[19]_inst_i_28_5 (\adder_tree_sum[3].list_sum[5].listSum_n_18 ),
        .\out_Final_OBUF[19]_inst_i_28_6 (\adder_tree_sum[3].list_sum[5].listSum_n_19 ),
        .\out_Final_OBUF[19]_inst_i_28_7 (\adder_tree_sum[3].list_sum[5].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_10 (\adder_tree_sum[3].Sum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_16_0 ({\adder_tree_sum[3].list_sum[0].listSum_n_11 ,\adder_tree_sum[3].list_sum[0].listSum_n_12 }),
        .\out_Final_OBUF[23]_inst_i_16_1 ({\adder_tree_sum[3].list_sum[0].listSum_n_1 ,\adder_tree_sum[3].list_sum[0].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_23_0 (\sum_b[3]_291 [21:2]),
        .\out_Final_OBUF[23]_inst_i_31_0 ({\adder_tree_sum[3].list_sum[2].listSum_n_1 ,\adder_tree_sum[3].list_sum[1].listSum_n_14 ,\adder_tree_sum[3].list_sum[1].listSum_n_15 ,\adder_tree_sum[3].list_sum[1].listSum_n_16 }),
        .\out_Final_OBUF[23]_inst_i_31_1 (\sum[24]_227 ),
        .\out_Final_OBUF[23]_inst_i_31_2 (\sum[25]_236 ),
        .\out_Final_OBUF[23]_inst_i_31_3 (\sum[27]_254 ),
        .\out_Final_OBUF[23]_inst_i_31_4 (\adder_tree_sum[3].list_sum[1].listSum_n_18 ),
        .\out_Final_OBUF[23]_inst_i_31_5 (\adder_tree_sum[3].list_sum[1].listSum_n_19 ),
        .\out_Final_OBUF[23]_inst_i_31_6 (\adder_tree_sum[3].list_sum[1].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_5 (\sum_b[1]_145 [20]),
        .\out_Final_OBUF[23]_inst_i_82_0 ({\adder_tree_sum[3].list_sum[1].listSum_n_1 ,\adder_tree_sum[3].list_sum[1].listSum_n_2 ,\adder_tree_sum[3].list_sum[3].listSum_n_1 ,\adder_tree_sum[3].list_sum[3].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_82_1 (\adder_tree_sum[3].list_sum[0].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[23]_inst_i_82_2 (\adder_tree_sum[3].list_sum[1].listSum_n_3 ),
        .\out_Final_OBUF[23]_inst_i_82_3 (\adder_tree_sum[3].list_sum[1].listSum_n_13 ),
        .\out_Final_OBUF[23]_inst_i_82_4 (\adder_tree_sum[3].list_sum[1].listSum_n_17 ),
        .\out_Final_OBUF[7]_inst_i_15_0 (\adder_tree_sum[3].list_sum[4].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_15_1 (\adder_tree_sum[3].list_sum[4].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[7]_inst_i_15_10 (\adder_tree_sum[3].list_sum[7].list_instances[7].list_n_1 ),
        .\out_Final_OBUF[7]_inst_i_15_2 (\adder_tree_sum[3].list_sum[5].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[7]_inst_i_15_3 (\adder_tree_sum[3].list_sum[4].list_instances[7].list_n_6 ),
        .\out_Final_OBUF[7]_inst_i_15_4 (\adder_tree_sum[3].list_sum[5].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[7]_inst_i_15_5 (\result[246]_279 [2]),
        .\out_Final_OBUF[7]_inst_i_15_6 (\result[247]_280 [2:1]),
        .\out_Final_OBUF[7]_inst_i_15_7 (\result[239]_271 [2]),
        .\out_Final_OBUF[7]_inst_i_15_8 (\result[255]_289 [1]),
        .\out_Final_OBUF[7]_inst_i_15_9 (\result[254]_288 [1]),
        .result(\sum[26]_245 [16:9]),
        .\sum_b[2]_218 (\sum_b[2]_218 [20]));
  bitsAddTree_26 \adder_tree_sum[3].list_sum[0].listSum 
       (.DI({\adder_tree_sum[3].list_sum[0].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[0].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[3].list_sum[0].listSum_n_0 ),
        .S({\adder_tree_sum[3].list_sum[0].list_instances[3].list_n_0 ,\adder_tree_sum[3].list_sum[0].list_instances[5].list_n_0 }),
        .data(\result[198]_225 [10:9]),
        .\out_Final_OBUF[23]_inst_i_121_0 ({\adder_tree_sum[3].list_sum[0].listSum_n_1 ,\adder_tree_sum[3].list_sum[0].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_121_1 ({\adder_tree_sum[3].list_sum[0].listSum_n_11 ,\adder_tree_sum[3].list_sum[0].listSum_n_12 }),
        .\out_Final_OBUF[23]_inst_i_121_2 (\result[192]_219 ),
        .\out_Final_OBUF[23]_inst_i_121_3 (\result[194]_221 ),
        .\out_Final_OBUF[23]_inst_i_23 (\sum[26]_245 [16]),
        .\out_Final_OBUF[23]_inst_i_23_0 (\sum[25]_236 [17:16]),
        .\out_Final_OBUF[23]_inst_i_266_0 (\result[193]_220 ),
        .\out_Final_OBUF[23]_inst_i_427 (\result[195]_222 ),
        .\out_Final_OBUF[23]_inst_i_431_0 (\result[196]_223 ),
        .\out_Final_OBUF[23]_inst_i_431_1 (\adder_tree_sum[3].list_sum[0].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_432_0 (\result[199]_226 [9]),
        .\out_Final_OBUF[23]_inst_i_529_0 (\result[197]_224 ),
        .result(\sum[24]_227 ));
  list__xdcDup__193 \adder_tree_sum[3].list_sum[0].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[199][3] ,\comp1_reg_n_0_[199][2] ,\comp1_reg_n_0_[199][1] ,\comp1_reg_n_0_[199][0] }),
        .clk(clk),
        .\data_reg[16]_0 (\result[192]_219 ),
        .\data_reg[16]_1 ({\comp2_reg_n_0_[248][3] ,\comp2_reg_n_0_[248][2] ,\comp2_reg_n_0_[248][1] ,\comp2_reg_n_0_[248][0] }));
  list__xdcDup__194 \adder_tree_sum[3].list_sum[0].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[199][3] ,\comp1_reg_n_0_[199][2] ,\comp1_reg_n_0_[199][1] ,\comp1_reg_n_0_[199][0] }),
        .clk(clk),
        .\data_reg[15]_0 (\result[193]_220 ),
        .\data_reg[15]_1 ({\comp2_reg_n_0_[249][3] ,\comp2_reg_n_0_[249][2] ,\comp2_reg_n_0_[249][1] ,\comp2_reg_n_0_[249][0] }));
  list__xdcDup__195 \adder_tree_sum[3].list_sum[0].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[199][3] ,\comp1_reg_n_0_[199][2] ,\comp1_reg_n_0_[199][1] ,\comp1_reg_n_0_[199][0] }),
        .clk(clk),
        .\data_reg[14]_0 (\result[194]_221 ),
        .\data_reg[14]_1 ({\comp2_reg_n_0_[250][3] ,\comp2_reg_n_0_[250][2] ,\comp2_reg_n_0_[250][1] ,\comp2_reg_n_0_[250][0] }));
  list__xdcDup__196 \adder_tree_sum[3].list_sum[0].list_instances[3].list 
       (.Q(\result[195]_222 ),
        .S(\adder_tree_sum[3].list_sum[0].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[197]_224 [11]),
        .\data_reg[13]_0 ({\comp1_reg_n_0_[199][3] ,\comp1_reg_n_0_[199][2] ,\comp1_reg_n_0_[199][1] ,\comp1_reg_n_0_[199][0] }),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[251][3] ,\comp2_reg_n_0_[251][2] ,\comp2_reg_n_0_[251][1] ,\comp2_reg_n_0_[251][0] }));
  list__xdcDup__197 \adder_tree_sum[3].list_sum[0].list_instances[4].list 
       (.Q(\result[196]_223 ),
        .clk(clk),
        .data(\result[198]_225 [10]),
        .\data_reg[10]_0 (\adder_tree_sum[3].list_sum[0].list_instances[4].list_n_0 ),
        .\data_reg[12]_0 ({\comp1_reg_n_0_[199][3] ,\comp1_reg_n_0_[199][2] ,\comp1_reg_n_0_[199][1] ,\comp1_reg_n_0_[199][0] }),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[252][3] ,\comp2_reg_n_0_[252][2] ,\comp2_reg_n_0_[252][1] ,\comp2_reg_n_0_[252][0] }));
  list__xdcDup__198 \adder_tree_sum[3].list_sum[0].list_instances[5].list 
       (.Q(\result[197]_224 ),
        .S(\adder_tree_sum[3].list_sum[0].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[199]_226 [9]),
        .\data_reg[11]_0 ({\comp1_reg_n_0_[199][3] ,\comp1_reg_n_0_[199][2] ,\comp1_reg_n_0_[199][1] ,\comp1_reg_n_0_[199][0] }),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[253][3] ,\comp2_reg_n_0_[253][2] ,\comp2_reg_n_0_[253][1] ,\comp2_reg_n_0_[253][0] }));
  list__xdcDup__199 \adder_tree_sum[3].list_sum[0].list_instances[6].list 
       (.DI({\adder_tree_sum[3].list_sum[0].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[0].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[3].list_sum[0].listSum_n_0 ),
        .Q(\result[198]_225 ),
        .clk(clk),
        .data(\result[199]_226 [9:8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[199][3] ,\comp1_reg_n_0_[199][2] ,\comp1_reg_n_0_[199][1] ,\comp1_reg_n_0_[199][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[254][3] ,\comp2_reg_n_0_[254][2] ,\comp2_reg_n_0_[254][1] ,\comp2_reg_n_0_[254][0] }),
        .\data_reg[8]_0 (\adder_tree_sum[3].list_sum[0].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_103 (\adder_tree_sum[3].list_sum[1].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_431 (\result[197]_224 [9]),
        .\out_Final_OBUF[23]_inst_i_431_0 (\result[196]_223 [10]),
        .result(\sum[26]_245 [8]));
  list__xdcDup__200 \adder_tree_sum[3].list_sum[0].list_instances[7].list 
       (.Q(\result[199]_226 ),
        .clk(clk),
        .data(\result[206]_234 [7]),
        .\data_reg[7]_0 (\adder_tree_sum[3].list_sum[0].list_instances[7].list_n_6 ),
        .\data_reg[8]_0 (\adder_tree_sum[3].list_sum[0].list_instances[7].list_n_0 ),
        .\data_reg[8]_1 (\adder_tree_sum[3].list_sum[0].list_instances[7].list_n_4 ),
        .\data_reg[8]_2 (\adder_tree_sum[3].list_sum[0].list_instances[7].list_n_5 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[199][3] ,\comp1_reg_n_0_[199][2] ,\comp1_reg_n_0_[199][1] ,\comp1_reg_n_0_[199][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[255][3] ,\comp2_reg_n_0_[255][2] ,\comp2_reg_n_0_[255][1] ,\comp2_reg_n_0_[255][0] }),
        .\out_Final_OBUF[15]_inst_i_103 (\result[198]_225 [9:8]),
        .\out_Final_OBUF[15]_inst_i_103_0 (\result[197]_224 [9]),
        .\out_Final_OBUF[15]_inst_i_103_1 (\sum[27]_254 [8]),
        .\out_Final_OBUF[15]_inst_i_103_2 (\adder_tree_sum[3].list_sum[1].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_104 (\adder_tree_sum[3].list_sum[2].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_104_0 (\result[207]_235 [7]),
        .\out_Final_OBUF[23]_inst_i_180 (\sum[25]_236 [9]),
        .result(\sum[26]_245 [9:8]));
  bitsAddTree_27 \adder_tree_sum[3].list_sum[1].listSum 
       (.DI({\adder_tree_sum[3].list_sum[1].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[1].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[3].list_sum[1].listSum_n_0 ),
        .S({\adder_tree_sum[3].list_sum[1].list_instances[3].list_n_0 ,\adder_tree_sum[3].list_sum[1].list_instances[5].list_n_0 }),
        .data(\result[206]_234 [9:8]),
        .\out_Final_OBUF[23]_inst_i_121 ({\adder_tree_sum[3].list_sum[1].listSum_n_14 ,\adder_tree_sum[3].list_sum[1].listSum_n_15 ,\adder_tree_sum[3].list_sum[1].listSum_n_16 }),
        .\out_Final_OBUF[23]_inst_i_122 (\adder_tree_sum[3].list_sum[1].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_123_0 (\sum[25]_236 ),
        .\out_Final_OBUF[23]_inst_i_123_1 (\result[200]_228 ),
        .\out_Final_OBUF[23]_inst_i_123_2 (\result[202]_230 ),
        .\out_Final_OBUF[23]_inst_i_181 (\adder_tree_sum[3].list_sum[1].listSum_n_13 ),
        .\out_Final_OBUF[23]_inst_i_181_0 (\adder_tree_sum[3].list_sum[1].listSum_n_17 ),
        .\out_Final_OBUF[23]_inst_i_181_1 (\adder_tree_sum[3].list_sum[1].listSum_n_18 ),
        .\out_Final_OBUF[23]_inst_i_181_2 (\adder_tree_sum[3].list_sum[1].listSum_n_19 ),
        .\out_Final_OBUF[23]_inst_i_186 ({\adder_tree_sum[3].list_sum[1].listSum_n_1 ,\adder_tree_sum[3].list_sum[1].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_274_0 (\result[201]_229 ),
        .\out_Final_OBUF[23]_inst_i_403 (\adder_tree_sum[3].list_sum[1].listSum_n_3 ),
        .\out_Final_OBUF[23]_inst_i_435 (\result[203]_231 ),
        .\out_Final_OBUF[23]_inst_i_439_0 (\result[204]_232 ),
        .\out_Final_OBUF[23]_inst_i_439_1 (\adder_tree_sum[3].list_sum[1].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_440_0 (\result[207]_235 [8]),
        .\out_Final_OBUF[23]_inst_i_534_0 (\result[205]_233 ),
        .\out_Final_OBUF[23]_inst_i_88 (\sum[26]_245 [16:10]),
        .\out_Final_OBUF[23]_inst_i_88_0 (\sum[24]_227 [16:10]),
        .result(\sum[27]_254 [15:11]));
  list__xdcDup__201 \adder_tree_sum[3].list_sum[1].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[207][3] ,\comp1_reg_n_0_[207][2] ,\comp1_reg_n_0_[207][1] ,\comp1_reg_n_0_[207][0] }),
        .clk(clk),
        .\data_reg[15]_0 (\result[200]_228 ),
        .\data_reg[15]_1 ({\comp2_reg_n_0_[248][3] ,\comp2_reg_n_0_[248][2] ,\comp2_reg_n_0_[248][1] ,\comp2_reg_n_0_[248][0] }));
  list__xdcDup__202 \adder_tree_sum[3].list_sum[1].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[207][3] ,\comp1_reg_n_0_[207][2] ,\comp1_reg_n_0_[207][1] ,\comp1_reg_n_0_[207][0] }),
        .clk(clk),
        .\data_reg[14]_0 (\result[201]_229 ),
        .\data_reg[14]_1 ({\comp2_reg_n_0_[249][3] ,\comp2_reg_n_0_[249][2] ,\comp2_reg_n_0_[249][1] ,\comp2_reg_n_0_[249][0] }));
  list__xdcDup__203 \adder_tree_sum[3].list_sum[1].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[207][3] ,\comp1_reg_n_0_[207][2] ,\comp1_reg_n_0_[207][1] ,\comp1_reg_n_0_[207][0] }),
        .clk(clk),
        .\data_reg[13]_0 (\result[202]_230 ),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[250][3] ,\comp2_reg_n_0_[250][2] ,\comp2_reg_n_0_[250][1] ,\comp2_reg_n_0_[250][0] }));
  list__xdcDup__204 \adder_tree_sum[3].list_sum[1].list_instances[3].list 
       (.Q(\result[203]_231 ),
        .S(\adder_tree_sum[3].list_sum[1].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[205]_233 [10]),
        .\data_reg[12]_0 ({\comp1_reg_n_0_[207][3] ,\comp1_reg_n_0_[207][2] ,\comp1_reg_n_0_[207][1] ,\comp1_reg_n_0_[207][0] }),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[251][3] ,\comp2_reg_n_0_[251][2] ,\comp2_reg_n_0_[251][1] ,\comp2_reg_n_0_[251][0] }));
  list__xdcDup__205 \adder_tree_sum[3].list_sum[1].list_instances[4].list 
       (.Q(\result[204]_232 ),
        .clk(clk),
        .data(\result[206]_234 [9]),
        .\data_reg[11]_0 ({\comp1_reg_n_0_[207][3] ,\comp1_reg_n_0_[207][2] ,\comp1_reg_n_0_[207][1] ,\comp1_reg_n_0_[207][0] }),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[252][3] ,\comp2_reg_n_0_[252][2] ,\comp2_reg_n_0_[252][1] ,\comp2_reg_n_0_[252][0] }),
        .\data_reg[9]_0 (\adder_tree_sum[3].list_sum[1].list_instances[4].list_n_0 ));
  list__xdcDup__206 \adder_tree_sum[3].list_sum[1].list_instances[5].list 
       (.Q(\result[205]_233 ),
        .S(\adder_tree_sum[3].list_sum[1].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[207]_235 [8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[207][3] ,\comp1_reg_n_0_[207][2] ,\comp1_reg_n_0_[207][1] ,\comp1_reg_n_0_[207][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[253][3] ,\comp2_reg_n_0_[253][2] ,\comp2_reg_n_0_[253][1] ,\comp2_reg_n_0_[253][0] }));
  list__xdcDup__207 \adder_tree_sum[3].list_sum[1].list_instances[6].list 
       (.DI({\adder_tree_sum[3].list_sum[1].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[1].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[3].list_sum[1].listSum_n_0 ),
        .Q(\result[206]_234 ),
        .clk(clk),
        .data(\result[207]_235 [8:7]),
        .\data_reg[7]_0 (\adder_tree_sum[3].list_sum[1].list_instances[6].list_n_5 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[207][3] ,\comp1_reg_n_0_[207][2] ,\comp1_reg_n_0_[207][1] ,\comp1_reg_n_0_[207][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[254][3] ,\comp2_reg_n_0_[254][2] ,\comp2_reg_n_0_[254][1] ,\comp2_reg_n_0_[254][0] }),
        .\out_Final_OBUF[15]_inst_i_105 (\result[199]_226 [7]),
        .\out_Final_OBUF[15]_inst_i_105_0 (\adder_tree_sum[3].list_sum[2].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_439 (\result[205]_233 [8]),
        .\out_Final_OBUF[23]_inst_i_439_0 (\result[204]_232 [9]));
  list__xdcDup__208 \adder_tree_sum[3].list_sum[1].list_instances[7].list 
       (.Q(\result[207]_235 ),
        .clk(clk),
        .\data_reg[7]_0 (\adder_tree_sum[3].list_sum[1].list_instances[7].list_n_0 ),
        .\data_reg[8]_0 (\adder_tree_sum[3].list_sum[1].list_instances[7].list_n_4 ),
        .\data_reg[8]_1 ({\comp1_reg_n_0_[207][3] ,\comp1_reg_n_0_[207][2] ,\comp1_reg_n_0_[207][1] ,\comp1_reg_n_0_[207][0] }),
        .\data_reg[8]_2 ({\comp2_reg_n_0_[255][3] ,\comp2_reg_n_0_[255][2] ,\comp2_reg_n_0_[255][1] ,\comp2_reg_n_0_[255][0] }),
        .\out_Final_OBUF[15]_inst_i_104 (\result[199]_226 [8]),
        .\out_Final_OBUF[15]_inst_i_104_0 (\result[198]_225 [8]),
        .\out_Final_OBUF[23]_inst_i_408 (\result[206]_234 [8:7]),
        .\out_Final_OBUF[23]_inst_i_408_0 (\result[205]_233 [8]),
        .result(\sum[26]_245 [8]));
  bitsAddTree_28 \adder_tree_sum[3].list_sum[2].listSum 
       (.DI({\adder_tree_sum[3].list_sum[2].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[2].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[3].list_sum[2].listSum_n_0 ),
        .S({\adder_tree_sum[3].list_sum[2].list_instances[3].list_n_0 ,\adder_tree_sum[3].list_sum[2].list_instances[5].list_n_0 }),
        .data(\result[214]_243 [8:7]),
        .\out_Final_OBUF[23]_inst_i_121 (\adder_tree_sum[3].list_sum[2].listSum_n_1 ),
        .\out_Final_OBUF[23]_inst_i_181_0 (\result[208]_237 ),
        .\out_Final_OBUF[23]_inst_i_181_1 (\result[210]_239 ),
        .\out_Final_OBUF[23]_inst_i_415_0 (\result[209]_238 ),
        .\out_Final_OBUF[23]_inst_i_618 (\result[211]_240 ),
        .\out_Final_OBUF[23]_inst_i_622_0 (\result[212]_241 ),
        .\out_Final_OBUF[23]_inst_i_622_1 (\adder_tree_sum[3].list_sum[2].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_623_0 (\result[215]_244 [7]),
        .\out_Final_OBUF[23]_inst_i_635_0 (\result[213]_242 ),
        .\out_Final_OBUF[23]_inst_i_87 (\sum[24]_227 [16:15]),
        .\out_Final_OBUF[23]_inst_i_87_0 (\sum[25]_236 [16:15]),
        .result(\sum[26]_245 ));
  list__xdcDup__209 \adder_tree_sum[3].list_sum[2].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[215][3] ,\comp1_reg_n_0_[215][2] ,\comp1_reg_n_0_[215][1] ,\comp1_reg_n_0_[215][0] }),
        .clk(clk),
        .\data_reg[14]_0 (\result[208]_237 ),
        .\data_reg[14]_1 ({\comp2_reg_n_0_[248][3] ,\comp2_reg_n_0_[248][2] ,\comp2_reg_n_0_[248][1] ,\comp2_reg_n_0_[248][0] }));
  list__xdcDup__210 \adder_tree_sum[3].list_sum[2].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[215][3] ,\comp1_reg_n_0_[215][2] ,\comp1_reg_n_0_[215][1] ,\comp1_reg_n_0_[215][0] }),
        .clk(clk),
        .\data_reg[13]_0 (\result[209]_238 ),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[249][3] ,\comp2_reg_n_0_[249][2] ,\comp2_reg_n_0_[249][1] ,\comp2_reg_n_0_[249][0] }));
  list__xdcDup__211 \adder_tree_sum[3].list_sum[2].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[215][3] ,\comp1_reg_n_0_[215][2] ,\comp1_reg_n_0_[215][1] ,\comp1_reg_n_0_[215][0] }),
        .clk(clk),
        .\data_reg[12]_0 (\result[210]_239 ),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[250][3] ,\comp2_reg_n_0_[250][2] ,\comp2_reg_n_0_[250][1] ,\comp2_reg_n_0_[250][0] }));
  list__xdcDup__212 \adder_tree_sum[3].list_sum[2].list_instances[3].list 
       (.Q(\result[211]_240 ),
        .S(\adder_tree_sum[3].list_sum[2].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[213]_242 [9]),
        .\data_reg[11]_0 ({\comp1_reg_n_0_[215][3] ,\comp1_reg_n_0_[215][2] ,\comp1_reg_n_0_[215][1] ,\comp1_reg_n_0_[215][0] }),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[251][3] ,\comp2_reg_n_0_[251][2] ,\comp2_reg_n_0_[251][1] ,\comp2_reg_n_0_[251][0] }));
  list__xdcDup__213 \adder_tree_sum[3].list_sum[2].list_instances[4].list 
       (.Q(\result[212]_241 ),
        .clk(clk),
        .data(\result[214]_243 [8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[215][3] ,\comp1_reg_n_0_[215][2] ,\comp1_reg_n_0_[215][1] ,\comp1_reg_n_0_[215][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[252][3] ,\comp2_reg_n_0_[252][2] ,\comp2_reg_n_0_[252][1] ,\comp2_reg_n_0_[252][0] }),
        .\data_reg[8]_0 (\adder_tree_sum[3].list_sum[2].list_instances[4].list_n_0 ));
  list__xdcDup__214 \adder_tree_sum[3].list_sum[2].list_instances[5].list 
       (.Q(\result[213]_242 ),
        .S(\adder_tree_sum[3].list_sum[2].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[215]_244 [7]),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[215][3] ,\comp1_reg_n_0_[215][2] ,\comp1_reg_n_0_[215][1] ,\comp1_reg_n_0_[215][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[253][3] ,\comp2_reg_n_0_[253][2] ,\comp2_reg_n_0_[253][1] ,\comp2_reg_n_0_[253][0] }));
  list__xdcDup__215 \adder_tree_sum[3].list_sum[2].list_instances[6].list 
       (.DI({\adder_tree_sum[3].list_sum[2].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[2].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[3].list_sum[2].listSum_n_0 ),
        .Q(\result[214]_243 ),
        .clk(clk),
        .data(\result[215]_244 [7:6]),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[215][3] ,\comp1_reg_n_0_[215][2] ,\comp1_reg_n_0_[215][1] ,\comp1_reg_n_0_[215][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[254][3] ,\comp2_reg_n_0_[254][2] ,\comp2_reg_n_0_[254][1] ,\comp2_reg_n_0_[254][0] }),
        .\out_Final_OBUF[23]_inst_i_622 (\result[213]_242 [7]),
        .\out_Final_OBUF[23]_inst_i_622_0 (\result[212]_241 [8]));
  list__xdcDup__216 \adder_tree_sum[3].list_sum[2].list_instances[7].list 
       (.Q(\result[215]_244 ),
        .clk(clk),
        .\data_reg[6]_0 (\adder_tree_sum[3].list_sum[2].list_instances[7].list_n_0 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[215][3] ,\comp1_reg_n_0_[215][2] ,\comp1_reg_n_0_[215][1] ,\comp1_reg_n_0_[215][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[255][3] ,\comp2_reg_n_0_[255][2] ,\comp2_reg_n_0_[255][1] ,\comp2_reg_n_0_[255][0] }),
        .\out_Final_OBUF[15]_inst_i_129 (\result[214]_243 [7:6]),
        .\out_Final_OBUF[15]_inst_i_129_0 (\result[213]_242 [7]));
  bitsAddTree_29 \adder_tree_sum[3].list_sum[3].listSum 
       (.DI({\adder_tree_sum[3].list_sum[3].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[3].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[3].list_sum[3].listSum_n_0 ),
        .Q(\result[207]_235 [6]),
        .S({\adder_tree_sum[3].list_sum[3].list_instances[3].list_n_0 ,\adder_tree_sum[3].list_sum[3].list_instances[5].list_n_0 }),
        .data(\result[222]_252 [7:6]),
        .\data_reg[6] (\adder_tree_sum[3].list_sum[3].listSum_n_12 ),
        .\out_Final_OBUF[15]_inst_i_104 (\adder_tree_sum[3].list_sum[1].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_104_0 (\result[215]_244 [6]),
        .\out_Final_OBUF[15]_inst_i_104_1 (\result[214]_243 [6]),
        .\out_Final_OBUF[23]_inst_i_179 (\sum[26]_245 [10:9]),
        .\out_Final_OBUF[23]_inst_i_179_0 (\sum[24]_227 [10]),
        .\out_Final_OBUF[23]_inst_i_179_1 (\sum[25]_236 [10:9]),
        .\out_Final_OBUF[23]_inst_i_179_2 (\adder_tree_sum[3].list_sum[0].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[23]_inst_i_180 (\adder_tree_sum[3].list_sum[0].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_180_0 (\adder_tree_sum[3].list_sum[0].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[23]_inst_i_184_0 (\result[216]_246 ),
        .\out_Final_OBUF[23]_inst_i_184_1 (\result[218]_248 ),
        .\out_Final_OBUF[23]_inst_i_406 ({\adder_tree_sum[3].list_sum[3].listSum_n_1 ,\adder_tree_sum[3].list_sum[3].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_423_0 (\result[217]_247 ),
        .\out_Final_OBUF[23]_inst_i_626 (\result[219]_249 ),
        .\out_Final_OBUF[23]_inst_i_630_0 (\result[220]_250 ),
        .\out_Final_OBUF[23]_inst_i_630_1 (\adder_tree_sum[3].list_sum[3].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[23]_inst_i_631_0 (\result[223]_253 [6]),
        .\out_Final_OBUF[23]_inst_i_640_0 (\result[221]_251 ),
        .result(\sum[27]_254 ));
  list__xdcDup__217 \adder_tree_sum[3].list_sum[3].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[223][3] ,\comp1_reg_n_0_[223][2] ,\comp1_reg_n_0_[223][1] ,\comp1_reg_n_0_[223][0] }),
        .clk(clk),
        .\data_reg[13]_0 (\result[216]_246 ),
        .\data_reg[13]_1 ({\comp2_reg_n_0_[248][3] ,\comp2_reg_n_0_[248][2] ,\comp2_reg_n_0_[248][1] ,\comp2_reg_n_0_[248][0] }));
  list__xdcDup__218 \adder_tree_sum[3].list_sum[3].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[223][3] ,\comp1_reg_n_0_[223][2] ,\comp1_reg_n_0_[223][1] ,\comp1_reg_n_0_[223][0] }),
        .clk(clk),
        .\data_reg[12]_0 (\result[217]_247 ),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[249][3] ,\comp2_reg_n_0_[249][2] ,\comp2_reg_n_0_[249][1] ,\comp2_reg_n_0_[249][0] }));
  list__xdcDup__219 \adder_tree_sum[3].list_sum[3].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[223][3] ,\comp1_reg_n_0_[223][2] ,\comp1_reg_n_0_[223][1] ,\comp1_reg_n_0_[223][0] }),
        .clk(clk),
        .\data_reg[11]_0 (\result[218]_248 ),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[250][3] ,\comp2_reg_n_0_[250][2] ,\comp2_reg_n_0_[250][1] ,\comp2_reg_n_0_[250][0] }));
  list__xdcDup__220 \adder_tree_sum[3].list_sum[3].list_instances[3].list 
       (.Q(\result[219]_249 ),
        .S(\adder_tree_sum[3].list_sum[3].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[221]_251 [8]),
        .\data_reg[10]_0 ({\comp1_reg_n_0_[223][3] ,\comp1_reg_n_0_[223][2] ,\comp1_reg_n_0_[223][1] ,\comp1_reg_n_0_[223][0] }),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[251][3] ,\comp2_reg_n_0_[251][2] ,\comp2_reg_n_0_[251][1] ,\comp2_reg_n_0_[251][0] }));
  list__xdcDup__221 \adder_tree_sum[3].list_sum[3].list_instances[4].list 
       (.Q(\result[220]_250 ),
        .clk(clk),
        .data(\result[222]_252 [7]),
        .\data_reg[7]_0 (\adder_tree_sum[3].list_sum[3].list_instances[4].list_n_0 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[223][3] ,\comp1_reg_n_0_[223][2] ,\comp1_reg_n_0_[223][1] ,\comp1_reg_n_0_[223][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[252][3] ,\comp2_reg_n_0_[252][2] ,\comp2_reg_n_0_[252][1] ,\comp2_reg_n_0_[252][0] }));
  list__xdcDup__222 \adder_tree_sum[3].list_sum[3].list_instances[5].list 
       (.Q(\result[221]_251 ),
        .S(\adder_tree_sum[3].list_sum[3].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[223]_253 [6]),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[223][3] ,\comp1_reg_n_0_[223][2] ,\comp1_reg_n_0_[223][1] ,\comp1_reg_n_0_[223][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[253][3] ,\comp2_reg_n_0_[253][2] ,\comp2_reg_n_0_[253][1] ,\comp2_reg_n_0_[253][0] }));
  list__xdcDup__223 \adder_tree_sum[3].list_sum[3].list_instances[6].list 
       (.DI({\adder_tree_sum[3].list_sum[3].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[3].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[3].list_sum[3].listSum_n_0 ),
        .Q(\result[222]_252 ),
        .clk(clk),
        .data(\result[223]_253 [6:5]),
        .\data_reg[5]_0 (\adder_tree_sum[3].list_sum[3].list_instances[6].list_n_5 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[223][3] ,\comp1_reg_n_0_[223][2] ,\comp1_reg_n_0_[223][1] ,\comp1_reg_n_0_[223][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[254][3] ,\comp2_reg_n_0_[254][2] ,\comp2_reg_n_0_[254][1] ,\comp2_reg_n_0_[254][0] }),
        .\out_Final_OBUF[15]_inst_i_106 (\result[215]_244 [5]),
        .\out_Final_OBUF[23]_inst_i_630 (\result[221]_251 [6]),
        .\out_Final_OBUF[23]_inst_i_630_0 (\result[220]_250 [7]));
  list__xdcDup__224 \adder_tree_sum[3].list_sum[3].list_instances[7].list 
       (.Q(\result[223]_253 ),
        .clk(clk),
        .\data_reg[5]_0 (\adder_tree_sum[3].list_sum[3].list_instances[7].list_n_0 ),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[223][3] ,\comp1_reg_n_0_[223][2] ,\comp1_reg_n_0_[223][1] ,\comp1_reg_n_0_[223][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[255][3] ,\comp2_reg_n_0_[255][2] ,\comp2_reg_n_0_[255][1] ,\comp2_reg_n_0_[255][0] }),
        .\out_Final_OBUF[15]_inst_i_101 (\result[222]_252 [6:5]),
        .\out_Final_OBUF[15]_inst_i_101_0 (\result[221]_251 [6]));
  bitsAddTree_30 \adder_tree_sum[3].list_sum[4].listSum 
       (.DI({\adder_tree_sum[3].list_sum[4].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[4].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[3].list_sum[4].listSum_n_0 ),
        .S({\adder_tree_sum[3].list_sum[4].listSum_n_1 ,\adder_tree_sum[3].list_sum[4].listSum_n_2 }),
        .data(\result[230]_261 [6:5]),
        .\out_Final_OBUF[19]_inst_i_168 (\result[227]_258 ),
        .\out_Final_OBUF[19]_inst_i_168_0 ({\adder_tree_sum[3].list_sum[4].list_instances[3].list_n_0 ,\adder_tree_sum[3].list_sum[4].list_instances[5].list_n_0 }),
        .\out_Final_OBUF[19]_inst_i_172_0 (\result[228]_259 ),
        .\out_Final_OBUF[19]_inst_i_172_1 (\adder_tree_sum[3].list_sum[4].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[19]_inst_i_173_0 (\result[231]_262 [5]),
        .\out_Final_OBUF[23]_inst_i_170_0 ({\adder_tree_sum[3].list_sum[4].listSum_n_11 ,\adder_tree_sum[3].list_sum[4].listSum_n_12 }),
        .\out_Final_OBUF[23]_inst_i_170_1 (\result[224]_255 ),
        .\out_Final_OBUF[23]_inst_i_170_2 (\result[226]_257 ),
        .\out_Final_OBUF[23]_inst_i_30 (\sum[30]_281 [12]),
        .\out_Final_OBUF[23]_inst_i_30_0 (\sum[29]_272 [13:12]),
        .\out_Final_OBUF[23]_inst_i_392_0 (\result[225]_256 ),
        .\out_Final_OBUF[23]_inst_i_611_0 (\result[229]_260 ),
        .result(\sum[28]_263 ));
  list__xdcDup__225 \adder_tree_sum[3].list_sum[4].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[231][3] ,\comp1_reg_n_0_[231][2] ,\comp1_reg_n_0_[231][1] ,\comp1_reg_n_0_[231][0] }),
        .clk(clk),
        .\data_reg[12]_0 (\result[224]_255 ),
        .\data_reg[12]_1 ({\comp2_reg_n_0_[248][3] ,\comp2_reg_n_0_[248][2] ,\comp2_reg_n_0_[248][1] ,\comp2_reg_n_0_[248][0] }));
  list__xdcDup__226 \adder_tree_sum[3].list_sum[4].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[231][3] ,\comp1_reg_n_0_[231][2] ,\comp1_reg_n_0_[231][1] ,\comp1_reg_n_0_[231][0] }),
        .clk(clk),
        .\data_reg[11]_0 (\result[225]_256 ),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[249][3] ,\comp2_reg_n_0_[249][2] ,\comp2_reg_n_0_[249][1] ,\comp2_reg_n_0_[249][0] }));
  list__xdcDup__227 \adder_tree_sum[3].list_sum[4].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[231][3] ,\comp1_reg_n_0_[231][2] ,\comp1_reg_n_0_[231][1] ,\comp1_reg_n_0_[231][0] }),
        .clk(clk),
        .\data_reg[10]_0 (\result[226]_257 ),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[250][3] ,\comp2_reg_n_0_[250][2] ,\comp2_reg_n_0_[250][1] ,\comp2_reg_n_0_[250][0] }));
  list__xdcDup__228 \adder_tree_sum[3].list_sum[4].list_instances[3].list 
       (.Q(\result[227]_258 ),
        .clk(clk),
        .data(\result[229]_260 [7]),
        .\data_reg[7]_0 (\adder_tree_sum[3].list_sum[4].list_instances[3].list_n_0 ),
        .\data_reg[9]_0 ({\comp1_reg_n_0_[231][3] ,\comp1_reg_n_0_[231][2] ,\comp1_reg_n_0_[231][1] ,\comp1_reg_n_0_[231][0] }),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[251][3] ,\comp2_reg_n_0_[251][2] ,\comp2_reg_n_0_[251][1] ,\comp2_reg_n_0_[251][0] }));
  list__xdcDup__229 \adder_tree_sum[3].list_sum[4].list_instances[4].list 
       (.Q(\result[228]_259 ),
        .clk(clk),
        .data(\result[230]_261 [6]),
        .\data_reg[6]_0 (\adder_tree_sum[3].list_sum[4].list_instances[4].list_n_0 ),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[231][3] ,\comp1_reg_n_0_[231][2] ,\comp1_reg_n_0_[231][1] ,\comp1_reg_n_0_[231][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[252][3] ,\comp2_reg_n_0_[252][2] ,\comp2_reg_n_0_[252][1] ,\comp2_reg_n_0_[252][0] }));
  list__xdcDup__230 \adder_tree_sum[3].list_sum[4].list_instances[5].list 
       (.Q(\result[229]_260 ),
        .clk(clk),
        .data(\result[231]_262 [5]),
        .\data_reg[5]_0 (\adder_tree_sum[3].list_sum[4].list_instances[5].list_n_0 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[231][3] ,\comp1_reg_n_0_[231][2] ,\comp1_reg_n_0_[231][1] ,\comp1_reg_n_0_[231][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[253][3] ,\comp2_reg_n_0_[253][2] ,\comp2_reg_n_0_[253][1] ,\comp2_reg_n_0_[253][0] }));
  list__xdcDup__231 \adder_tree_sum[3].list_sum[4].list_instances[6].list 
       (.DI({\adder_tree_sum[3].list_sum[4].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[4].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[3].list_sum[4].listSum_n_0 ),
        .Q(\result[230]_261 ),
        .clk(clk),
        .data(\result[231]_262 [5:4]),
        .\data_reg[4]_0 (\adder_tree_sum[3].list_sum[4].list_instances[6].list_n_5 ),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[231][3] ,\comp1_reg_n_0_[231][2] ,\comp1_reg_n_0_[231][1] ,\comp1_reg_n_0_[231][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[254][3] ,\comp2_reg_n_0_[254][2] ,\comp2_reg_n_0_[254][1] ,\comp2_reg_n_0_[254][0] }),
        .\out_Final_OBUF[19]_inst_i_172 (\result[229]_260 [5]),
        .\out_Final_OBUF[19]_inst_i_172_0 (\result[228]_259 [6]),
        .\out_Final_OBUF[7]_inst_i_38 (\adder_tree_sum[3].list_sum[5].list_instances[7].list_n_0 ),
        .result(\sum[30]_281 [4]));
  list__xdcDup__232 \adder_tree_sum[3].list_sum[4].list_instances[7].list 
       (.DI(\adder_tree_sum[3].list_sum[4].list_instances[7].list_n_5 ),
        .Q(\result[231]_262 ),
        .clk(clk),
        .data(\result[238]_270 [3]),
        .\data_reg[3]_0 (\adder_tree_sum[3].list_sum[4].list_instances[7].list_n_6 ),
        .\data_reg[4]_0 (\adder_tree_sum[3].list_sum[4].list_instances[7].list_n_0 ),
        .\data_reg[4]_1 (\adder_tree_sum[3].list_sum[4].list_instances[7].list_n_4 ),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[231][3] ,\comp1_reg_n_0_[231][2] ,\comp1_reg_n_0_[231][1] ,\comp1_reg_n_0_[231][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[255][3] ,\comp2_reg_n_0_[255][2] ,\comp2_reg_n_0_[255][1] ,\comp2_reg_n_0_[255][0] }),
        .\out_Final_OBUF[15]_inst_i_63 (\sum[29]_272 [5]),
        .\out_Final_OBUF[7]_inst_i_38 (\result[230]_261 [5:4]),
        .\out_Final_OBUF[7]_inst_i_38_0 (\result[229]_260 [5]),
        .\out_Final_OBUF[7]_inst_i_38_1 (\sum[31]_290 [4]),
        .\out_Final_OBUF[7]_inst_i_38_2 (\adder_tree_sum[3].list_sum[5].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_39 (\adder_tree_sum[3].list_sum[6].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_39_0 (\result[239]_271 [3]),
        .result(\sum[30]_281 [5:4]));
  bitsAddTree_31 \adder_tree_sum[3].list_sum[5].listSum 
       (.DI({\adder_tree_sum[3].list_sum[5].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[5].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[3].list_sum[5].listSum_n_0 ),
        .S({\adder_tree_sum[3].list_sum[5].list_instances[3].list_n_0 ,\adder_tree_sum[3].list_sum[5].list_instances[5].list_n_0 }),
        .data(\result[238]_270 [5:4]),
        .\out_Final_OBUF[19]_inst_i_59 (\sum[30]_281 [12:6]),
        .\out_Final_OBUF[19]_inst_i_59_0 (\sum[28]_263 [12:6]),
        .\out_Final_OBUF[19]_inst_i_86 (\adder_tree_sum[3].list_sum[5].listSum_n_13 ),
        .\out_Final_OBUF[19]_inst_i_86_0 (\adder_tree_sum[3].list_sum[5].listSum_n_17 ),
        .\out_Final_OBUF[19]_inst_i_86_1 (\adder_tree_sum[3].list_sum[5].listSum_n_18 ),
        .\out_Final_OBUF[19]_inst_i_86_2 (\adder_tree_sum[3].list_sum[5].listSum_n_19 ),
        .\out_Final_OBUF[19]_inst_i_91 ({\adder_tree_sum[3].list_sum[5].listSum_n_1 ,\adder_tree_sum[3].list_sum[5].listSum_n_2 }),
        .\out_Final_OBUF[23]_inst_i_170 ({\adder_tree_sum[3].list_sum[5].listSum_n_14 ,\adder_tree_sum[3].list_sum[5].listSum_n_15 ,\adder_tree_sum[3].list_sum[5].listSum_n_16 }),
        .\out_Final_OBUF[23]_inst_i_171 (\adder_tree_sum[3].list_sum[5].listSum_n_20 ),
        .\out_Final_OBUF[23]_inst_i_172_0 (\sum[29]_272 ),
        .\out_Final_OBUF[23]_inst_i_172_1 (\result[232]_264 ),
        .\out_Final_OBUF[23]_inst_i_172_2 (\result[234]_266 ),
        .\out_Final_OBUF[23]_inst_i_400_0 (\result[233]_265 ),
        .\out_Final_OBUF[7]_inst_i_159 (\result[235]_267 ),
        .\out_Final_OBUF[7]_inst_i_163_0 (\result[236]_268 ),
        .\out_Final_OBUF[7]_inst_i_163_1 (\adder_tree_sum[3].list_sum[5].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_164_0 (\result[239]_271 [4]),
        .\out_Final_OBUF[7]_inst_i_215_0 (\result[237]_269 ),
        .\out_Final_OBUF[7]_inst_i_71 (\adder_tree_sum[3].list_sum[5].listSum_n_3 ),
        .result(\sum[31]_290 [11:7]));
  list__xdcDup__233 \adder_tree_sum[3].list_sum[5].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[239][3] ,\comp1_reg_n_0_[239][2] ,\comp1_reg_n_0_[239][1] ,\comp1_reg_n_0_[239][0] }),
        .clk(clk),
        .\data_reg[11]_0 (\result[232]_264 ),
        .\data_reg[11]_1 ({\comp2_reg_n_0_[248][3] ,\comp2_reg_n_0_[248][2] ,\comp2_reg_n_0_[248][1] ,\comp2_reg_n_0_[248][0] }));
  list__xdcDup__234 \adder_tree_sum[3].list_sum[5].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[239][3] ,\comp1_reg_n_0_[239][2] ,\comp1_reg_n_0_[239][1] ,\comp1_reg_n_0_[239][0] }),
        .clk(clk),
        .\data_reg[10]_0 (\result[233]_265 ),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[249][3] ,\comp2_reg_n_0_[249][2] ,\comp2_reg_n_0_[249][1] ,\comp2_reg_n_0_[249][0] }));
  list__xdcDup__235 \adder_tree_sum[3].list_sum[5].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[239][3] ,\comp1_reg_n_0_[239][2] ,\comp1_reg_n_0_[239][1] ,\comp1_reg_n_0_[239][0] }),
        .clk(clk),
        .\data_reg[9]_0 (\result[234]_266 ),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[250][3] ,\comp2_reg_n_0_[250][2] ,\comp2_reg_n_0_[250][1] ,\comp2_reg_n_0_[250][0] }));
  list__xdcDup__236 \adder_tree_sum[3].list_sum[5].list_instances[3].list 
       (.Q(\result[235]_267 ),
        .S(\adder_tree_sum[3].list_sum[5].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[237]_269 [6]),
        .\data_reg[8]_0 ({\comp1_reg_n_0_[239][3] ,\comp1_reg_n_0_[239][2] ,\comp1_reg_n_0_[239][1] ,\comp1_reg_n_0_[239][0] }),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[251][3] ,\comp2_reg_n_0_[251][2] ,\comp2_reg_n_0_[251][1] ,\comp2_reg_n_0_[251][0] }));
  list__xdcDup__237 \adder_tree_sum[3].list_sum[5].list_instances[4].list 
       (.Q(\result[236]_268 ),
        .clk(clk),
        .data(\result[238]_270 [5]),
        .\data_reg[5]_0 (\adder_tree_sum[3].list_sum[5].list_instances[4].list_n_0 ),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[239][3] ,\comp1_reg_n_0_[239][2] ,\comp1_reg_n_0_[239][1] ,\comp1_reg_n_0_[239][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[252][3] ,\comp2_reg_n_0_[252][2] ,\comp2_reg_n_0_[252][1] ,\comp2_reg_n_0_[252][0] }));
  list__xdcDup__238 \adder_tree_sum[3].list_sum[5].list_instances[5].list 
       (.Q(\result[237]_269 ),
        .S(\adder_tree_sum[3].list_sum[5].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[239]_271 [4]),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[239][3] ,\comp1_reg_n_0_[239][2] ,\comp1_reg_n_0_[239][1] ,\comp1_reg_n_0_[239][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[253][3] ,\comp2_reg_n_0_[253][2] ,\comp2_reg_n_0_[253][1] ,\comp2_reg_n_0_[253][0] }));
  list__xdcDup__239 \adder_tree_sum[3].list_sum[5].list_instances[6].list 
       (.DI({\adder_tree_sum[3].list_sum[5].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[5].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[3].list_sum[5].listSum_n_0 ),
        .Q(\result[238]_270 ),
        .clk(clk),
        .data(\result[239]_271 [4:3]),
        .\data_reg[3]_0 (\adder_tree_sum[3].list_sum[5].list_instances[6].list_n_5 ),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[239][3] ,\comp1_reg_n_0_[239][2] ,\comp1_reg_n_0_[239][1] ,\comp1_reg_n_0_[239][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[254][3] ,\comp2_reg_n_0_[254][2] ,\comp2_reg_n_0_[254][1] ,\comp2_reg_n_0_[254][0] }),
        .\out_Final_OBUF[7]_inst_i_163 (\result[237]_269 [4]),
        .\out_Final_OBUF[7]_inst_i_163_0 (\result[236]_268 [5]),
        .\out_Final_OBUF[7]_inst_i_40 (\result[231]_262 [3]),
        .\out_Final_OBUF[7]_inst_i_40_0 (\adder_tree_sum[3].list_sum[6].list_instances[7].list_n_0 ));
  list__xdcDup__240 \adder_tree_sum[3].list_sum[5].list_instances[7].list 
       (.Q(\result[239]_271 ),
        .clk(clk),
        .\data_reg[3]_0 (\adder_tree_sum[3].list_sum[5].list_instances[7].list_n_0 ),
        .\data_reg[4]_0 (\adder_tree_sum[3].list_sum[5].list_instances[7].list_n_4 ),
        .\data_reg[4]_1 ({\comp1_reg_n_0_[239][3] ,\comp1_reg_n_0_[239][2] ,\comp1_reg_n_0_[239][1] ,\comp1_reg_n_0_[239][0] }),
        .\data_reg[4]_2 ({\comp2_reg_n_0_[255][3] ,\comp2_reg_n_0_[255][2] ,\comp2_reg_n_0_[255][1] ,\comp2_reg_n_0_[255][0] }),
        .\out_Final_OBUF[7]_inst_i_39 (\result[231]_262 [4]),
        .\out_Final_OBUF[7]_inst_i_39_0 (\result[230]_261 [4]),
        .\out_Final_OBUF[7]_inst_i_78 (\result[238]_270 [4:3]),
        .\out_Final_OBUF[7]_inst_i_78_0 (\result[237]_269 [4]),
        .result(\sum[30]_281 [4]));
  bitsAddTree_32 \adder_tree_sum[3].list_sum[6].listSum 
       (.DI({\adder_tree_sum[3].list_sum[6].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[6].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[3].list_sum[6].listSum_n_0 ),
        .S({\adder_tree_sum[3].list_sum[6].list_instances[3].list_n_0 ,\adder_tree_sum[3].list_sum[6].list_instances[5].list_n_0 }),
        .data(\result[246]_279 [4:3]),
        .\out_Final_OBUF[19]_inst_i_156_0 (\result[241]_274 ),
        .\out_Final_OBUF[19]_inst_i_58 (\sum[28]_263 [12:11]),
        .\out_Final_OBUF[19]_inst_i_58_0 (\sum[29]_272 [12:11]),
        .\out_Final_OBUF[19]_inst_i_86_0 (\result[240]_273 ),
        .\out_Final_OBUF[19]_inst_i_86_1 (\result[242]_275 ),
        .\out_Final_OBUF[23]_inst_i_170 (\adder_tree_sum[3].list_sum[6].listSum_n_1 ),
        .\out_Final_OBUF[7]_inst_i_150 (\result[243]_276 ),
        .\out_Final_OBUF[7]_inst_i_154_0 (\result[244]_277 ),
        .\out_Final_OBUF[7]_inst_i_154_1 (\adder_tree_sum[3].list_sum[6].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_155_0 (\result[247]_280 [3]),
        .\out_Final_OBUF[7]_inst_i_212_0 (\result[245]_278 ),
        .result(\sum[30]_281 ));
  list__xdcDup__241 \adder_tree_sum[3].list_sum[6].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[247][3] ,\comp1_reg_n_0_[247][2] ,\comp1_reg_n_0_[247][1] ,\comp1_reg_n_0_[247][0] }),
        .clk(clk),
        .\data_reg[10]_0 (\result[240]_273 ),
        .\data_reg[10]_1 ({\comp2_reg_n_0_[248][3] ,\comp2_reg_n_0_[248][2] ,\comp2_reg_n_0_[248][1] ,\comp2_reg_n_0_[248][0] }));
  list__xdcDup__242 \adder_tree_sum[3].list_sum[6].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[247][3] ,\comp1_reg_n_0_[247][2] ,\comp1_reg_n_0_[247][1] ,\comp1_reg_n_0_[247][0] }),
        .clk(clk),
        .\data_reg[9]_0 (\result[241]_274 ),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[249][3] ,\comp2_reg_n_0_[249][2] ,\comp2_reg_n_0_[249][1] ,\comp2_reg_n_0_[249][0] }));
  list__xdcDup__243 \adder_tree_sum[3].list_sum[6].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[247][3] ,\comp1_reg_n_0_[247][2] ,\comp1_reg_n_0_[247][1] ,\comp1_reg_n_0_[247][0] }),
        .clk(clk),
        .\data_reg[8]_0 (\result[242]_275 ),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[250][3] ,\comp2_reg_n_0_[250][2] ,\comp2_reg_n_0_[250][1] ,\comp2_reg_n_0_[250][0] }));
  list__xdcDup__244 \adder_tree_sum[3].list_sum[6].list_instances[3].list 
       (.Q(\result[243]_276 ),
        .S(\adder_tree_sum[3].list_sum[6].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[245]_278 [5]),
        .\data_reg[7]_0 ({\comp1_reg_n_0_[247][3] ,\comp1_reg_n_0_[247][2] ,\comp1_reg_n_0_[247][1] ,\comp1_reg_n_0_[247][0] }),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[251][3] ,\comp2_reg_n_0_[251][2] ,\comp2_reg_n_0_[251][1] ,\comp2_reg_n_0_[251][0] }));
  list__xdcDup__245 \adder_tree_sum[3].list_sum[6].list_instances[4].list 
       (.Q(\result[244]_277 ),
        .clk(clk),
        .data(\result[246]_279 [4]),
        .\data_reg[4]_0 (\adder_tree_sum[3].list_sum[6].list_instances[4].list_n_0 ),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[247][3] ,\comp1_reg_n_0_[247][2] ,\comp1_reg_n_0_[247][1] ,\comp1_reg_n_0_[247][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[252][3] ,\comp2_reg_n_0_[252][2] ,\comp2_reg_n_0_[252][1] ,\comp2_reg_n_0_[252][0] }));
  list__xdcDup__246 \adder_tree_sum[3].list_sum[6].list_instances[5].list 
       (.Q(\result[245]_278 ),
        .S(\adder_tree_sum[3].list_sum[6].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[247]_280 [3]),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[247][3] ,\comp1_reg_n_0_[247][2] ,\comp1_reg_n_0_[247][1] ,\comp1_reg_n_0_[247][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[253][3] ,\comp2_reg_n_0_[253][2] ,\comp2_reg_n_0_[253][1] ,\comp2_reg_n_0_[253][0] }));
  list__xdcDup__247 \adder_tree_sum[3].list_sum[6].list_instances[6].list 
       (.DI({\adder_tree_sum[3].list_sum[6].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[6].list_instances[6].list_n_1 }),
        .O(\adder_tree_sum[3].list_sum[6].listSum_n_0 ),
        .Q(\result[246]_279 ),
        .clk(clk),
        .data(\result[247]_280 [3:2]),
        .\data_reg[4]_0 ({\comp1_reg_n_0_[247][3] ,\comp1_reg_n_0_[247][2] ,\comp1_reg_n_0_[247][1] ,\comp1_reg_n_0_[247][0] }),
        .\data_reg[4]_1 ({\comp2_reg_n_0_[254][3] ,\comp2_reg_n_0_[254][2] ,\comp2_reg_n_0_[254][1] ,\comp2_reg_n_0_[254][0] }),
        .\out_Final_OBUF[7]_inst_i_154 (\result[245]_278 [3]),
        .\out_Final_OBUF[7]_inst_i_154_0 (\result[244]_277 [4]));
  list__xdcDup__248 \adder_tree_sum[3].list_sum[6].list_instances[7].list 
       (.Q(\result[247]_280 ),
        .clk(clk),
        .data(\result[254]_288 [1]),
        .\data_reg[2]_0 (\adder_tree_sum[3].list_sum[6].list_instances[7].list_n_0 ),
        .\data_reg[3]_0 ({\comp1_reg_n_0_[247][3] ,\comp1_reg_n_0_[247][2] ,\comp1_reg_n_0_[247][1] ,\comp1_reg_n_0_[247][0] }),
        .\data_reg[3]_1 ({\comp2_reg_n_0_[255][3] ,\comp2_reg_n_0_[255][2] ,\comp2_reg_n_0_[255][1] ,\comp2_reg_n_0_[255][0] }),
        .\out_Final_OBUF[3]_inst_i_10 (\result[255]_289 [1]),
        .\out_Final_OBUF[7]_inst_i_73 (\result[246]_279 [3:2]),
        .\out_Final_OBUF[7]_inst_i_73_0 (\result[245]_278 [3]),
        .\sum_b[3]_291 (\sum_b[3]_291 [1]));
  bitsAddTree_33 \adder_tree_sum[3].list_sum[7].listSum 
       (.DI(\adder_tree_sum[3].list_sum[7].listSum_n_12 ),
        .O(\adder_tree_sum[3].list_sum[7].listSum_n_0 ),
        .Q(\result[239]_271 [2]),
        .S({\adder_tree_sum[3].list_sum[7].list_instances[3].list_n_0 ,\adder_tree_sum[3].list_sum[7].list_instances[5].list_n_0 }),
        .data(\result[254]_288 [3:2]),
        .\out_Final_OBUF[15]_inst_i_62 (\sum[30]_281 [6:5]),
        .\out_Final_OBUF[15]_inst_i_62_0 (\sum[28]_263 [6]),
        .\out_Final_OBUF[15]_inst_i_62_1 (\sum[29]_272 [6:5]),
        .\out_Final_OBUF[15]_inst_i_62_2 (\adder_tree_sum[3].list_sum[4].list_instances[7].list_n_4 ),
        .\out_Final_OBUF[15]_inst_i_63 (\adder_tree_sum[3].list_sum[4].list_instances[7].list_n_0 ),
        .\out_Final_OBUF[15]_inst_i_63_0 (\adder_tree_sum[3].list_sum[4].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[15]_inst_i_98 ({\adder_tree_sum[3].list_sum[7].listSum_n_1 ,\adder_tree_sum[3].list_sum[7].listSum_n_2 }),
        .\out_Final_OBUF[19]_inst_i_164_0 (\result[249]_283 ),
        .\out_Final_OBUF[19]_inst_i_89_0 (\result[248]_282 ),
        .\out_Final_OBUF[19]_inst_i_89_1 (\result[250]_284 ),
        .\out_Final_OBUF[7]_inst_i_142 (\result[251]_285 ),
        .\out_Final_OBUF[7]_inst_i_146_0 (\result[252]_286 ),
        .\out_Final_OBUF[7]_inst_i_146_1 (\adder_tree_sum[3].list_sum[7].list_instances[4].list_n_0 ),
        .\out_Final_OBUF[7]_inst_i_147_0 (\result[255]_289 [2]),
        .\out_Final_OBUF[7]_inst_i_209_0 (\result[253]_287 ),
        .\out_Final_OBUF[7]_inst_i_39 (\adder_tree_sum[3].list_sum[5].list_instances[6].list_n_5 ),
        .\out_Final_OBUF[7]_inst_i_39_0 (\result[247]_280 [2]),
        .\out_Final_OBUF[7]_inst_i_39_1 (\result[246]_279 [2]),
        .\out_Final_OBUF[7]_inst_i_70_0 ({\adder_tree_sum[3].list_sum[7].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[7].list_instances[6].list_n_1 }),
        .result(\sum[31]_290 ));
  list__xdcDup__249 \adder_tree_sum[3].list_sum[7].list_instances[0].list 
       (.Q({\comp1_reg_n_0_[255][3] ,\comp1_reg_n_0_[255][2] ,\comp1_reg_n_0_[255][1] ,\comp1_reg_n_0_[255][0] }),
        .clk(clk),
        .\data_reg[9]_0 (\result[248]_282 ),
        .\data_reg[9]_1 ({\comp2_reg_n_0_[248][3] ,\comp2_reg_n_0_[248][2] ,\comp2_reg_n_0_[248][1] ,\comp2_reg_n_0_[248][0] }));
  list__xdcDup__250 \adder_tree_sum[3].list_sum[7].list_instances[1].list 
       (.Q({\comp1_reg_n_0_[255][3] ,\comp1_reg_n_0_[255][2] ,\comp1_reg_n_0_[255][1] ,\comp1_reg_n_0_[255][0] }),
        .clk(clk),
        .\data_reg[8]_0 (\result[249]_283 ),
        .\data_reg[8]_1 ({\comp2_reg_n_0_[249][3] ,\comp2_reg_n_0_[249][2] ,\comp2_reg_n_0_[249][1] ,\comp2_reg_n_0_[249][0] }));
  list__xdcDup__251 \adder_tree_sum[3].list_sum[7].list_instances[2].list 
       (.Q({\comp1_reg_n_0_[255][3] ,\comp1_reg_n_0_[255][2] ,\comp1_reg_n_0_[255][1] ,\comp1_reg_n_0_[255][0] }),
        .clk(clk),
        .\data_reg[7]_0 (\result[250]_284 ),
        .\data_reg[7]_1 ({\comp2_reg_n_0_[250][3] ,\comp2_reg_n_0_[250][2] ,\comp2_reg_n_0_[250][1] ,\comp2_reg_n_0_[250][0] }));
  list__xdcDup__252 \adder_tree_sum[3].list_sum[7].list_instances[3].list 
       (.Q(\result[251]_285 ),
        .S(\adder_tree_sum[3].list_sum[7].list_instances[3].list_n_0 ),
        .clk(clk),
        .data(\result[253]_287 [4]),
        .\data_reg[6]_0 ({\comp1_reg_n_0_[255][3] ,\comp1_reg_n_0_[255][2] ,\comp1_reg_n_0_[255][1] ,\comp1_reg_n_0_[255][0] }),
        .\data_reg[6]_1 ({\comp2_reg_n_0_[251][3] ,\comp2_reg_n_0_[251][2] ,\comp2_reg_n_0_[251][1] ,\comp2_reg_n_0_[251][0] }));
  list__xdcDup__253 \adder_tree_sum[3].list_sum[7].list_instances[4].list 
       (.Q(\result[252]_286 ),
        .clk(clk),
        .data(\result[254]_288 [3]),
        .\data_reg[3]_0 (\adder_tree_sum[3].list_sum[7].list_instances[4].list_n_0 ),
        .\data_reg[5]_0 ({\comp1_reg_n_0_[255][3] ,\comp1_reg_n_0_[255][2] ,\comp1_reg_n_0_[255][1] ,\comp1_reg_n_0_[255][0] }),
        .\data_reg[5]_1 ({\comp2_reg_n_0_[252][3] ,\comp2_reg_n_0_[252][2] ,\comp2_reg_n_0_[252][1] ,\comp2_reg_n_0_[252][0] }));
  list__xdcDup__254 \adder_tree_sum[3].list_sum[7].list_instances[5].list 
       (.Q(\result[253]_287 ),
        .S(\adder_tree_sum[3].list_sum[7].list_instances[5].list_n_0 ),
        .clk(clk),
        .data(\result[255]_289 [2]),
        .\data_reg[4]_0 ({\comp1_reg_n_0_[255][3] ,\comp1_reg_n_0_[255][2] ,\comp1_reg_n_0_[255][1] ,\comp1_reg_n_0_[255][0] }),
        .\data_reg[4]_1 ({\comp2_reg_n_0_[253][3] ,\comp2_reg_n_0_[253][2] ,\comp2_reg_n_0_[253][1] ,\comp2_reg_n_0_[253][0] }));
  list__xdcDup__255 \adder_tree_sum[3].list_sum[7].list_instances[6].list 
       (.O(\adder_tree_sum[3].list_sum[7].listSum_n_0 ),
        .Q(\result[254]_288 ),
        .clk(clk),
        .data(\result[255]_289 [2:1]),
        .\data_reg[3]_0 ({\adder_tree_sum[3].list_sum[7].list_instances[6].list_n_0 ,\adder_tree_sum[3].list_sum[7].list_instances[6].list_n_1 }),
        .\data_reg[3]_1 ({\comp1_reg_n_0_[255][3] ,\comp1_reg_n_0_[255][2] ,\comp1_reg_n_0_[255][1] ,\comp1_reg_n_0_[255][0] }),
        .\data_reg[3]_2 ({\comp2_reg_n_0_[254][3] ,\comp2_reg_n_0_[254][2] ,\comp2_reg_n_0_[254][1] ,\comp2_reg_n_0_[254][0] }),
        .\out_Final_OBUF[7]_inst_i_146 (\result[253]_287 [2]),
        .\out_Final_OBUF[7]_inst_i_146_0 (\result[252]_286 [3]));
  list \adder_tree_sum[3].list_sum[7].list_instances[7].list 
       (.DI(\adder_tree_sum[3].list_sum[7].list_instances[7].list_n_0 ),
        .Q(\result[247]_280 [2:1]),
        .clk(clk),
        .\data_reg[1]_0 (\adder_tree_sum[3].list_sum[7].list_instances[7].list_n_1 ),
        .\data_reg[1]_1 (\adder_tree_sum[3].list_sum[7].list_instances[7].list_n_5 ),
        .\data_reg[2]_0 (\result[255]_289 ),
        .\data_reg[2]_1 ({\comp1_reg_n_0_[255][3] ,\comp1_reg_n_0_[255][2] ,\comp1_reg_n_0_[255][1] ,\comp1_reg_n_0_[255][0] }),
        .\data_reg[2]_2 ({\comp2_reg_n_0_[255][3] ,\comp2_reg_n_0_[255][2] ,\comp2_reg_n_0_[255][1] ,\comp2_reg_n_0_[255][0] }),
        .\out_Final_OBUF[7]_inst_i_37 (\result[254]_288 [2:1]),
        .\out_Final_OBUF[7]_inst_i_37_0 (\result[253]_287 [2]),
        .\out_Final_OBUF[7]_inst_i_40 (\result[246]_279 [2]),
        .\out_Final_OBUF[7]_inst_i_40_0 (\result[239]_271 [2]),
        .\sum_b[1]_145 (\sum_b[1]_145 [1]),
        .\sum_b[2]_218 (\sum_b[2]_218 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \comp1[255][3]_i_1 
       (.I0(rst_IBUF),
        .O(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[103][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[68]),
        .Q(\comp1_reg_n_0_[103][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[103][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[69]),
        .Q(\comp1_reg_n_0_[103][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[103][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[70]),
        .Q(\comp1_reg_n_0_[103][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[103][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[71]),
        .Q(\comp1_reg_n_0_[103][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[111][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[84]),
        .Q(\comp1_reg_n_0_[111][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[111][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[85]),
        .Q(\comp1_reg_n_0_[111][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[111][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[86]),
        .Q(\comp1_reg_n_0_[111][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[111][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[87]),
        .Q(\comp1_reg_n_0_[111][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[119][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[100]),
        .Q(\comp1_reg_n_0_[119][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[119][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[101]),
        .Q(\comp1_reg_n_0_[119][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[119][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[102]),
        .Q(\comp1_reg_n_0_[119][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[119][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[103]),
        .Q(\comp1_reg_n_0_[119][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[127][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[116]),
        .Q(\comp1_reg_n_0_[127][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[127][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[117]),
        .Q(\comp1_reg_n_0_[127][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[127][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[118]),
        .Q(\comp1_reg_n_0_[127][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[127][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[119]),
        .Q(\comp1_reg_n_0_[127][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[135][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[8]),
        .Q(\comp1_reg_n_0_[135][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[135][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[9]),
        .Q(\comp1_reg_n_0_[135][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[135][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[10]),
        .Q(\comp1_reg_n_0_[135][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[135][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[11]),
        .Q(\comp1_reg_n_0_[135][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[143][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[24]),
        .Q(\comp1_reg_n_0_[143][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[143][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[25]),
        .Q(\comp1_reg_n_0_[143][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[143][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[26]),
        .Q(\comp1_reg_n_0_[143][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[143][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[27]),
        .Q(\comp1_reg_n_0_[143][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[151][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[40]),
        .Q(\comp1_reg_n_0_[151][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[151][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[41]),
        .Q(\comp1_reg_n_0_[151][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[151][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[42]),
        .Q(\comp1_reg_n_0_[151][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[151][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[43]),
        .Q(\comp1_reg_n_0_[151][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[159][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[56]),
        .Q(\comp1_reg_n_0_[159][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[159][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[57]),
        .Q(\comp1_reg_n_0_[159][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[159][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[58]),
        .Q(\comp1_reg_n_0_[159][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[159][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[59]),
        .Q(\comp1_reg_n_0_[159][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[15][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[16]),
        .Q(\comp1_reg_n_0_[15][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[15][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[17]),
        .Q(\comp1_reg_n_0_[15][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[15][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[18]),
        .Q(\comp1_reg_n_0_[15][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[15][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[19]),
        .Q(\comp1_reg_n_0_[15][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[167][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[72]),
        .Q(\comp1_reg_n_0_[167][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[167][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[73]),
        .Q(\comp1_reg_n_0_[167][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[167][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[74]),
        .Q(\comp1_reg_n_0_[167][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[167][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[75]),
        .Q(\comp1_reg_n_0_[167][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[175][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[88]),
        .Q(\comp1_reg_n_0_[175][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[175][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[89]),
        .Q(\comp1_reg_n_0_[175][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[175][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[90]),
        .Q(\comp1_reg_n_0_[175][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[175][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[91]),
        .Q(\comp1_reg_n_0_[175][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[183][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[104]),
        .Q(\comp1_reg_n_0_[183][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[183][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[105]),
        .Q(\comp1_reg_n_0_[183][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[183][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[106]),
        .Q(\comp1_reg_n_0_[183][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[183][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[107]),
        .Q(\comp1_reg_n_0_[183][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[191][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[120]),
        .Q(\comp1_reg_n_0_[191][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[191][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[121]),
        .Q(\comp1_reg_n_0_[191][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[191][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[122]),
        .Q(\comp1_reg_n_0_[191][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[191][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[123]),
        .Q(\comp1_reg_n_0_[191][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[199][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[12]),
        .Q(\comp1_reg_n_0_[199][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[199][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[13]),
        .Q(\comp1_reg_n_0_[199][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[199][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[14]),
        .Q(\comp1_reg_n_0_[199][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[199][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[15]),
        .Q(\comp1_reg_n_0_[199][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[207][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[28]),
        .Q(\comp1_reg_n_0_[207][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[207][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[29]),
        .Q(\comp1_reg_n_0_[207][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[207][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[30]),
        .Q(\comp1_reg_n_0_[207][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[207][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[31]),
        .Q(\comp1_reg_n_0_[207][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[215][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[44]),
        .Q(\comp1_reg_n_0_[215][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[215][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[45]),
        .Q(\comp1_reg_n_0_[215][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[215][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[46]),
        .Q(\comp1_reg_n_0_[215][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[215][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[47]),
        .Q(\comp1_reg_n_0_[215][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[223][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[60]),
        .Q(\comp1_reg_n_0_[223][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[223][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[61]),
        .Q(\comp1_reg_n_0_[223][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[223][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[62]),
        .Q(\comp1_reg_n_0_[223][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[223][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[63]),
        .Q(\comp1_reg_n_0_[223][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[231][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[76]),
        .Q(\comp1_reg_n_0_[231][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[231][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[77]),
        .Q(\comp1_reg_n_0_[231][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[231][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[78]),
        .Q(\comp1_reg_n_0_[231][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[231][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[79]),
        .Q(\comp1_reg_n_0_[231][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[239][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[92]),
        .Q(\comp1_reg_n_0_[239][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[239][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[93]),
        .Q(\comp1_reg_n_0_[239][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[239][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[94]),
        .Q(\comp1_reg_n_0_[239][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[239][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[95]),
        .Q(\comp1_reg_n_0_[239][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[23][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[32]),
        .Q(\comp1_reg_n_0_[23][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[23][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[33]),
        .Q(\comp1_reg_n_0_[23][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[23][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[34]),
        .Q(\comp1_reg_n_0_[23][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[23][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[35]),
        .Q(\comp1_reg_n_0_[23][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[247][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[108]),
        .Q(\comp1_reg_n_0_[247][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[247][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[109]),
        .Q(\comp1_reg_n_0_[247][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[247][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[110]),
        .Q(\comp1_reg_n_0_[247][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[247][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[111]),
        .Q(\comp1_reg_n_0_[247][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[255][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[124]),
        .Q(\comp1_reg_n_0_[255][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[255][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[125]),
        .Q(\comp1_reg_n_0_[255][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[255][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[126]),
        .Q(\comp1_reg_n_0_[255][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[255][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[127]),
        .Q(\comp1_reg_n_0_[255][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[31][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[48]),
        .Q(\comp1_reg_n_0_[31][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[31][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[49]),
        .Q(\comp1_reg_n_0_[31][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[31][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[50]),
        .Q(\comp1_reg_n_0_[31][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[31][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[51]),
        .Q(\comp1_reg_n_0_[31][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[39][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[64]),
        .Q(\comp1_reg_n_0_[39][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[39][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[65]),
        .Q(\comp1_reg_n_0_[39][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[39][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[66]),
        .Q(\comp1_reg_n_0_[39][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[39][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[67]),
        .Q(\comp1_reg_n_0_[39][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[47][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[80]),
        .Q(\comp1_reg_n_0_[47][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[47][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[81]),
        .Q(\comp1_reg_n_0_[47][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[47][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[82]),
        .Q(\comp1_reg_n_0_[47][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[47][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[83]),
        .Q(\comp1_reg_n_0_[47][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[55][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[96]),
        .Q(\comp1_reg_n_0_[55][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[55][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[97]),
        .Q(\comp1_reg_n_0_[55][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[55][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[98]),
        .Q(\comp1_reg_n_0_[55][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[55][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[99]),
        .Q(\comp1_reg_n_0_[55][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[63][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[112]),
        .Q(\comp1_reg_n_0_[63][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[63][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[113]),
        .Q(\comp1_reg_n_0_[63][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[63][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[114]),
        .Q(\comp1_reg_n_0_[63][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[63][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[115]),
        .Q(\comp1_reg_n_0_[63][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[71][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[4]),
        .Q(\comp1_reg_n_0_[71][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[71][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[5]),
        .Q(\comp1_reg_n_0_[71][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[71][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[6]),
        .Q(\comp1_reg_n_0_[71][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[71][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[7]),
        .Q(\comp1_reg_n_0_[71][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[79][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[20]),
        .Q(\comp1_reg_n_0_[79][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[79][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[21]),
        .Q(\comp1_reg_n_0_[79][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[79][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[22]),
        .Q(\comp1_reg_n_0_[79][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[79][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[23]),
        .Q(\comp1_reg_n_0_[79][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[7][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[0]),
        .Q(\comp1_reg_n_0_[7][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[7][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[1]),
        .Q(\comp1_reg_n_0_[7][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[7][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[2]),
        .Q(\comp1_reg_n_0_[7][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[7][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[3]),
        .Q(\comp1_reg_n_0_[7][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[87][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[36]),
        .Q(\comp1_reg_n_0_[87][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[87][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[37]),
        .Q(\comp1_reg_n_0_[87][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[87][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[38]),
        .Q(\comp1_reg_n_0_[87][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[87][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[39]),
        .Q(\comp1_reg_n_0_[87][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[95][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[52]),
        .Q(\comp1_reg_n_0_[95][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[95][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[53]),
        .Q(\comp1_reg_n_0_[95][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[95][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[54]),
        .Q(\comp1_reg_n_0_[95][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp1_reg[95][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(A[55]),
        .Q(\comp1_reg_n_0_[95][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[120][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[4]),
        .Q(\comp2_reg_n_0_[120][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[120][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[5]),
        .Q(\comp2_reg_n_0_[120][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[120][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[6]),
        .Q(\comp2_reg_n_0_[120][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[120][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[7]),
        .Q(\comp2_reg_n_0_[120][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[121][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[20]),
        .Q(\comp2_reg_n_0_[121][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[121][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[21]),
        .Q(\comp2_reg_n_0_[121][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[121][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[22]),
        .Q(\comp2_reg_n_0_[121][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[121][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[23]),
        .Q(\comp2_reg_n_0_[121][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[122][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[36]),
        .Q(\comp2_reg_n_0_[122][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[122][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[37]),
        .Q(\comp2_reg_n_0_[122][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[122][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[38]),
        .Q(\comp2_reg_n_0_[122][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[122][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[39]),
        .Q(\comp2_reg_n_0_[122][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[123][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[52]),
        .Q(\comp2_reg_n_0_[123][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[123][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[53]),
        .Q(\comp2_reg_n_0_[123][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[123][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[54]),
        .Q(\comp2_reg_n_0_[123][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[123][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[55]),
        .Q(\comp2_reg_n_0_[123][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[124][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[68]),
        .Q(\comp2_reg_n_0_[124][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[124][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[69]),
        .Q(\comp2_reg_n_0_[124][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[124][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[70]),
        .Q(\comp2_reg_n_0_[124][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[124][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[71]),
        .Q(\comp2_reg_n_0_[124][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[125][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[84]),
        .Q(\comp2_reg_n_0_[125][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[125][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[85]),
        .Q(\comp2_reg_n_0_[125][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[125][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[86]),
        .Q(\comp2_reg_n_0_[125][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[125][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[87]),
        .Q(\comp2_reg_n_0_[125][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[126][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[100]),
        .Q(\comp2_reg_n_0_[126][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[126][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[101]),
        .Q(\comp2_reg_n_0_[126][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[126][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[102]),
        .Q(\comp2_reg_n_0_[126][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[126][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[103]),
        .Q(\comp2_reg_n_0_[126][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[127][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[116]),
        .Q(\comp2_reg_n_0_[127][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[127][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[117]),
        .Q(\comp2_reg_n_0_[127][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[127][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[118]),
        .Q(\comp2_reg_n_0_[127][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[127][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[119]),
        .Q(\comp2_reg_n_0_[127][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[184][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[8]),
        .Q(\comp2_reg_n_0_[184][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[184][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[9]),
        .Q(\comp2_reg_n_0_[184][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[184][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[10]),
        .Q(\comp2_reg_n_0_[184][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[184][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[11]),
        .Q(\comp2_reg_n_0_[184][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[185][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[24]),
        .Q(\comp2_reg_n_0_[185][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[185][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[25]),
        .Q(\comp2_reg_n_0_[185][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[185][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[26]),
        .Q(\comp2_reg_n_0_[185][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[185][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[27]),
        .Q(\comp2_reg_n_0_[185][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[186][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[40]),
        .Q(\comp2_reg_n_0_[186][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[186][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[41]),
        .Q(\comp2_reg_n_0_[186][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[186][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[42]),
        .Q(\comp2_reg_n_0_[186][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[186][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[43]),
        .Q(\comp2_reg_n_0_[186][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[187][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[56]),
        .Q(\comp2_reg_n_0_[187][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[187][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[57]),
        .Q(\comp2_reg_n_0_[187][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[187][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[58]),
        .Q(\comp2_reg_n_0_[187][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[187][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[59]),
        .Q(\comp2_reg_n_0_[187][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[188][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[72]),
        .Q(\comp2_reg_n_0_[188][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[188][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[73]),
        .Q(\comp2_reg_n_0_[188][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[188][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[74]),
        .Q(\comp2_reg_n_0_[188][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[188][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[75]),
        .Q(\comp2_reg_n_0_[188][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[189][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[88]),
        .Q(\comp2_reg_n_0_[189][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[189][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[89]),
        .Q(\comp2_reg_n_0_[189][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[189][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[90]),
        .Q(\comp2_reg_n_0_[189][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[189][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[91]),
        .Q(\comp2_reg_n_0_[189][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[190][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[104]),
        .Q(\comp2_reg_n_0_[190][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[190][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[105]),
        .Q(\comp2_reg_n_0_[190][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[190][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[106]),
        .Q(\comp2_reg_n_0_[190][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[190][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[107]),
        .Q(\comp2_reg_n_0_[190][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[191][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[120]),
        .Q(\comp2_reg_n_0_[191][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[191][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[121]),
        .Q(\comp2_reg_n_0_[191][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[191][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[122]),
        .Q(\comp2_reg_n_0_[191][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[191][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[123]),
        .Q(\comp2_reg_n_0_[191][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[248][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[12]),
        .Q(\comp2_reg_n_0_[248][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[248][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[13]),
        .Q(\comp2_reg_n_0_[248][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[248][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[14]),
        .Q(\comp2_reg_n_0_[248][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[248][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[15]),
        .Q(\comp2_reg_n_0_[248][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[249][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[28]),
        .Q(\comp2_reg_n_0_[249][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[249][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[29]),
        .Q(\comp2_reg_n_0_[249][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[249][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[30]),
        .Q(\comp2_reg_n_0_[249][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[249][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[31]),
        .Q(\comp2_reg_n_0_[249][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[250][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[44]),
        .Q(\comp2_reg_n_0_[250][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[250][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[45]),
        .Q(\comp2_reg_n_0_[250][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[250][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[46]),
        .Q(\comp2_reg_n_0_[250][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[250][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[47]),
        .Q(\comp2_reg_n_0_[250][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[251][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[60]),
        .Q(\comp2_reg_n_0_[251][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[251][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[61]),
        .Q(\comp2_reg_n_0_[251][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[251][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[62]),
        .Q(\comp2_reg_n_0_[251][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[251][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[63]),
        .Q(\comp2_reg_n_0_[251][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[252][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[76]),
        .Q(\comp2_reg_n_0_[252][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[252][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[77]),
        .Q(\comp2_reg_n_0_[252][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[252][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[78]),
        .Q(\comp2_reg_n_0_[252][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[252][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[79]),
        .Q(\comp2_reg_n_0_[252][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[253][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[92]),
        .Q(\comp2_reg_n_0_[253][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[253][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[93]),
        .Q(\comp2_reg_n_0_[253][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[253][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[94]),
        .Q(\comp2_reg_n_0_[253][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[253][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[95]),
        .Q(\comp2_reg_n_0_[253][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[254][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[108]),
        .Q(\comp2_reg_n_0_[254][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[254][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[109]),
        .Q(\comp2_reg_n_0_[254][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[254][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[110]),
        .Q(\comp2_reg_n_0_[254][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[254][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[111]),
        .Q(\comp2_reg_n_0_[254][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[255][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[124]),
        .Q(\comp2_reg_n_0_[255][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[255][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[125]),
        .Q(\comp2_reg_n_0_[255][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[255][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[126]),
        .Q(\comp2_reg_n_0_[255][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[255][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[127]),
        .Q(\comp2_reg_n_0_[255][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[56][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[0]),
        .Q(\comp2_reg_n_0_[56][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[56][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[1]),
        .Q(\comp2_reg_n_0_[56][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[56][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[2]),
        .Q(\comp2_reg_n_0_[56][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[56][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[3]),
        .Q(\comp2_reg_n_0_[56][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[57][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[16]),
        .Q(\comp2_reg_n_0_[57][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[57][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[17]),
        .Q(\comp2_reg_n_0_[57][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[57][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[18]),
        .Q(\comp2_reg_n_0_[57][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[57][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[19]),
        .Q(\comp2_reg_n_0_[57][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[58][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[32]),
        .Q(\comp2_reg_n_0_[58][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[58][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[33]),
        .Q(\comp2_reg_n_0_[58][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[58][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[34]),
        .Q(\comp2_reg_n_0_[58][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[58][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[35]),
        .Q(\comp2_reg_n_0_[58][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[59][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[48]),
        .Q(\comp2_reg_n_0_[59][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[59][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[49]),
        .Q(\comp2_reg_n_0_[59][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[59][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[50]),
        .Q(\comp2_reg_n_0_[59][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[59][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[51]),
        .Q(\comp2_reg_n_0_[59][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[60][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[64]),
        .Q(\comp2_reg_n_0_[60][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[60][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[65]),
        .Q(\comp2_reg_n_0_[60][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[60][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[66]),
        .Q(\comp2_reg_n_0_[60][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[60][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[67]),
        .Q(\comp2_reg_n_0_[60][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[61][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[80]),
        .Q(\comp2_reg_n_0_[61][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[61][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[81]),
        .Q(\comp2_reg_n_0_[61][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[61][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[82]),
        .Q(\comp2_reg_n_0_[61][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[61][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[83]),
        .Q(\comp2_reg_n_0_[61][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[62][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[96]),
        .Q(\comp2_reg_n_0_[62][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[62][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[97]),
        .Q(\comp2_reg_n_0_[62][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[62][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[98]),
        .Q(\comp2_reg_n_0_[62][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[62][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[99]),
        .Q(\comp2_reg_n_0_[62][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[63][0] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[112]),
        .Q(\comp2_reg_n_0_[63][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[63][1] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[113]),
        .Q(\comp2_reg_n_0_[63][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[63][2] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[114]),
        .Q(\comp2_reg_n_0_[63][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \comp2_reg[63][3] 
       (.C(clk),
        .CE(p_0_in),
        .D(B[115]),
        .Q(\comp2_reg_n_0_[63][3] ),
        .R(\<const0> ));
  CARRY4 \out_Final_OBUF[11]_inst_i_1 
       (.CI(\out_Final_OBUF[7]_inst_i_1_n_0 ),
        .CO({\out_Final_OBUF[11]_inst_i_1_n_0 ,\out_Final_OBUF[11]_inst_i_1_n_1 ,\out_Final_OBUF[11]_inst_i_1_n_2 ,\out_Final_OBUF[11]_inst_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\adder_tree_sum[2].Sum_n_28 ,\adder_tree_sum[2].Sum_n_29 ,\adder_tree_sum[2].Sum_n_30 ,\adder_tree_sum[2].Sum_n_31 }),
        .O(reg_out_O[11:8]),
        .S({\out_Final_OBUF[11]_inst_i_6_n_0 ,\out_Final_OBUF[11]_inst_i_7_n_0 ,\out_Final_OBUF[11]_inst_i_8_n_0 ,\out_Final_OBUF[11]_inst_i_9_n_0 }));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[11]_inst_i_6 
       (.I0(\adder_tree_sum[2].Sum_n_28 ),
        .I1(\adder_tree_sum[2].Sum_n_40 ),
        .I2(\sum_b[0]_72 [11]),
        .I3(\sum_b[3]_291 [10]),
        .I4(\sum_b[1]_145 [10]),
        .I5(\sum_b[2]_218 [10]),
        .O(\out_Final_OBUF[11]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[11]_inst_i_7 
       (.I0(\adder_tree_sum[2].Sum_n_29 ),
        .I1(\adder_tree_sum[2].Sum_n_35 ),
        .I2(\sum_b[0]_72 [10]),
        .I3(\sum_b[3]_291 [9]),
        .I4(\sum_b[1]_145 [9]),
        .I5(\sum_b[2]_218 [9]),
        .O(\out_Final_OBUF[11]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[11]_inst_i_8 
       (.I0(\adder_tree_sum[2].Sum_n_30 ),
        .I1(\adder_tree_sum[2].Sum_n_34 ),
        .I2(\sum_b[0]_72 [9]),
        .I3(\sum_b[3]_291 [8]),
        .I4(\sum_b[1]_145 [8]),
        .I5(\sum_b[2]_218 [8]),
        .O(\out_Final_OBUF[11]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[11]_inst_i_9 
       (.I0(\adder_tree_sum[2].Sum_n_31 ),
        .I1(\adder_tree_sum[2].Sum_n_33 ),
        .I2(\sum_b[0]_72 [8]),
        .I3(\sum_b[3]_291 [7]),
        .I4(\sum_b[1]_145 [7]),
        .I5(\sum_b[2]_218 [7]),
        .O(\out_Final_OBUF[11]_inst_i_9_n_0 ));
  CARRY4 \out_Final_OBUF[15]_inst_i_1 
       (.CI(\out_Final_OBUF[11]_inst_i_1_n_0 ),
        .CO({\out_Final_OBUF[15]_inst_i_1_n_0 ,\out_Final_OBUF[15]_inst_i_1_n_1 ,\out_Final_OBUF[15]_inst_i_1_n_2 ,\out_Final_OBUF[15]_inst_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\adder_tree_sum[2].Sum_n_36 ,\adder_tree_sum[2].Sum_n_37 ,\adder_tree_sum[2].Sum_n_38 ,\adder_tree_sum[2].Sum_n_39 }),
        .O(reg_out_O[15:12]),
        .S({\out_Final_OBUF[15]_inst_i_6_n_0 ,\out_Final_OBUF[15]_inst_i_7_n_0 ,\out_Final_OBUF[15]_inst_i_8_n_0 ,\out_Final_OBUF[15]_inst_i_9_n_0 }));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_6 
       (.I0(\adder_tree_sum[2].Sum_n_36 ),
        .I1(\adder_tree_sum[2].Sum_n_48 ),
        .I2(\sum_b[0]_72 [15]),
        .I3(\sum_b[3]_291 [14]),
        .I4(\sum_b[1]_145 [14]),
        .I5(\sum_b[2]_218 [14]),
        .O(\out_Final_OBUF[15]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_7 
       (.I0(\adder_tree_sum[2].Sum_n_37 ),
        .I1(\adder_tree_sum[2].Sum_n_43 ),
        .I2(\sum_b[0]_72 [14]),
        .I3(\sum_b[3]_291 [13]),
        .I4(\sum_b[1]_145 [13]),
        .I5(\sum_b[2]_218 [13]),
        .O(\out_Final_OBUF[15]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_8 
       (.I0(\adder_tree_sum[2].Sum_n_38 ),
        .I1(\adder_tree_sum[2].Sum_n_42 ),
        .I2(\sum_b[0]_72 [13]),
        .I3(\sum_b[3]_291 [12]),
        .I4(\sum_b[1]_145 [12]),
        .I5(\sum_b[2]_218 [12]),
        .O(\out_Final_OBUF[15]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[15]_inst_i_9 
       (.I0(\adder_tree_sum[2].Sum_n_39 ),
        .I1(\adder_tree_sum[2].Sum_n_41 ),
        .I2(\sum_b[0]_72 [12]),
        .I3(\sum_b[3]_291 [11]),
        .I4(\sum_b[1]_145 [11]),
        .I5(\sum_b[2]_218 [11]),
        .O(\out_Final_OBUF[15]_inst_i_9_n_0 ));
  CARRY4 \out_Final_OBUF[19]_inst_i_1 
       (.CI(\out_Final_OBUF[15]_inst_i_1_n_0 ),
        .CO({\out_Final_OBUF[19]_inst_i_1_n_0 ,\out_Final_OBUF[19]_inst_i_1_n_1 ,\out_Final_OBUF[19]_inst_i_1_n_2 ,\out_Final_OBUF[19]_inst_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\adder_tree_sum[2].Sum_n_44 ,\adder_tree_sum[2].Sum_n_45 ,\adder_tree_sum[2].Sum_n_46 ,\adder_tree_sum[2].Sum_n_47 }),
        .O(reg_out_O[19:16]),
        .S({\out_Final_OBUF[19]_inst_i_6_n_0 ,\out_Final_OBUF[19]_inst_i_7_n_0 ,\out_Final_OBUF[19]_inst_i_8_n_0 ,\out_Final_OBUF[19]_inst_i_9_n_0 }));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_6 
       (.I0(\adder_tree_sum[2].Sum_n_44 ),
        .I1(\adder_tree_sum[2].Sum_n_55 ),
        .I2(\sum_b[0]_72 [19]),
        .I3(\sum_b[3]_291 [18]),
        .I4(\sum_b[1]_145 [18]),
        .I5(\sum_b[2]_218 [18]),
        .O(\out_Final_OBUF[19]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_7 
       (.I0(\adder_tree_sum[2].Sum_n_45 ),
        .I1(\adder_tree_sum[2].Sum_n_51 ),
        .I2(\sum_b[0]_72 [18]),
        .I3(\sum_b[3]_291 [17]),
        .I4(\sum_b[1]_145 [17]),
        .I5(\sum_b[2]_218 [17]),
        .O(\out_Final_OBUF[19]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_8 
       (.I0(\adder_tree_sum[2].Sum_n_46 ),
        .I1(\adder_tree_sum[2].Sum_n_50 ),
        .I2(\sum_b[0]_72 [17]),
        .I3(\sum_b[3]_291 [16]),
        .I4(\sum_b[1]_145 [16]),
        .I5(\sum_b[2]_218 [16]),
        .O(\out_Final_OBUF[19]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[19]_inst_i_9 
       (.I0(\adder_tree_sum[2].Sum_n_47 ),
        .I1(\adder_tree_sum[2].Sum_n_49 ),
        .I2(\sum_b[0]_72 [16]),
        .I3(\sum_b[3]_291 [15]),
        .I4(\sum_b[1]_145 [15]),
        .I5(\sum_b[2]_218 [15]),
        .O(\out_Final_OBUF[19]_inst_i_9_n_0 ));
  CARRY4 \out_Final_OBUF[23]_inst_i_1 
       (.CI(\out_Final_OBUF[19]_inst_i_1_n_0 ),
        .CO({reg_out_O[23],\NLW_out_Final_OBUF[23]_inst_i_1_CO_UNCONNECTED [2],\out_Final_OBUF[23]_inst_i_1_n_2 ,\out_Final_OBUF[23]_inst_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\adder_tree_sum[2].Sum_n_52 ,\adder_tree_sum[2].Sum_n_53 ,\adder_tree_sum[2].Sum_n_54 }),
        .O(reg_out_O[22:20]),
        .S({\<const1> ,\out_Final_OBUF[23]_inst_i_5_n_0 ,\out_Final_OBUF[23]_inst_i_6_n_0 ,\out_Final_OBUF[23]_inst_i_7_n_0 }));
  LUT5 #(
    .INIT(32'h177E7EE8)) 
    \out_Final_OBUF[23]_inst_i_5 
       (.I0(\adder_tree_sum[3].Sum_n_20 ),
        .I1(\sum_b[0]_72 [21]),
        .I2(\sum_b[2]_218 [21]),
        .I3(\sum_b[1]_145 [21]),
        .I4(\sum_b[3]_291 [21]),
        .O(\out_Final_OBUF[23]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_6 
       (.I0(\adder_tree_sum[2].Sum_n_53 ),
        .I1(\adder_tree_sum[2].Sum_n_57 ),
        .I2(\sum_b[0]_72 [21]),
        .I3(\sum_b[3]_291 [20]),
        .I4(\sum_b[1]_145 [20]),
        .I5(\sum_b[2]_218 [20]),
        .O(\out_Final_OBUF[23]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[23]_inst_i_7 
       (.I0(\adder_tree_sum[2].Sum_n_54 ),
        .I1(\adder_tree_sum[2].Sum_n_56 ),
        .I2(\sum_b[0]_72 [20]),
        .I3(\sum_b[3]_291 [19]),
        .I4(\sum_b[1]_145 [19]),
        .I5(\sum_b[2]_218 [19]),
        .O(\out_Final_OBUF[23]_inst_i_7_n_0 ));
  CARRY4 \out_Final_OBUF[3]_inst_i_1 
       (.CI(\<const0> ),
        .CO({\out_Final_OBUF[3]_inst_i_1_n_0 ,\out_Final_OBUF[3]_inst_i_1_n_1 ,\out_Final_OBUF[3]_inst_i_1_n_2 ,\out_Final_OBUF[3]_inst_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\adder_tree_sum[0].Sum_n_20 ,\out_Final_OBUF[3]_inst_i_3_n_0 ,\out_Final_OBUF[3]_inst_i_4_n_0 ,\result[63]_70 [0]}),
        .O(reg_out_O[3:0]),
        .S({\out_Final_OBUF[3]_inst_i_5_n_0 ,\out_Final_OBUF[3]_inst_i_6_n_0 ,\out_Final_OBUF[3]_inst_i_7_n_0 ,\out_Final_OBUF[3]_inst_i_8_n_0 }));
  LUT5 #(
    .INIT(32'h96696996)) 
    \out_Final_OBUF[3]_inst_i_3 
       (.I0(\adder_tree_sum[3].list_sum[7].list_instances[7].list_n_5 ),
        .I1(\sum_b[0]_72 [2]),
        .I2(\sum_b[2]_218 [2]),
        .I3(\sum_b[3]_291 [2]),
        .I4(\sum_b[1]_145 [2]),
        .O(\out_Final_OBUF[3]_inst_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[3]_inst_i_4 
       (.I0(\adder_tree_sum[2].list_sum[7].list_instances[7].list_n_5 ),
        .I1(\result[63]_70 [1]),
        .I2(\result[62]_69 [1]),
        .I3(\result[55]_61 [1]),
        .O(\out_Final_OBUF[3]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[3]_inst_i_5 
       (.I0(\adder_tree_sum[0].Sum_n_20 ),
        .I1(\adder_tree_sum[2].Sum_n_24 ),
        .I2(\sum_b[0]_72 [3]),
        .I3(\sum_b[3]_291 [2]),
        .I4(\sum_b[1]_145 [2]),
        .I5(\sum_b[2]_218 [2]),
        .O(\out_Final_OBUF[3]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h6AA6A66A)) 
    \out_Final_OBUF[3]_inst_i_6 
       (.I0(\out_Final_OBUF[3]_inst_i_3_n_0 ),
        .I1(\adder_tree_sum[2].list_sum[7].list_instances[7].list_n_5 ),
        .I2(\result[55]_61 [1]),
        .I3(\result[62]_69 [1]),
        .I4(\result[63]_70 [1]),
        .O(\out_Final_OBUF[3]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \out_Final_OBUF[3]_inst_i_7 
       (.I0(\out_Final_OBUF[3]_inst_i_4_n_0 ),
        .I1(\result[191]_216 [0]),
        .I2(\result[127]_143 [0]),
        .I3(\result[255]_289 [0]),
        .O(\out_Final_OBUF[3]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[3]_inst_i_8 
       (.I0(\result[127]_143 [0]),
        .I1(\result[255]_289 [0]),
        .I2(\result[191]_216 [0]),
        .I3(\result[63]_70 [0]),
        .O(\out_Final_OBUF[3]_inst_i_8_n_0 ));
  CARRY4 \out_Final_OBUF[7]_inst_i_1 
       (.CI(\out_Final_OBUF[3]_inst_i_1_n_0 ),
        .CO({\out_Final_OBUF[7]_inst_i_1_n_0 ,\out_Final_OBUF[7]_inst_i_1_n_1 ,\out_Final_OBUF[7]_inst_i_1_n_2 ,\out_Final_OBUF[7]_inst_i_1_n_3 }),
        .CYINIT(\<const0> ),
        .DI({\adder_tree_sum[2].Sum_n_20 ,\adder_tree_sum[2].Sum_n_21 ,\adder_tree_sum[2].Sum_n_22 ,\adder_tree_sum[2].Sum_n_23 }),
        .O(reg_out_O[7:4]),
        .S({\out_Final_OBUF[7]_inst_i_6_n_0 ,\out_Final_OBUF[7]_inst_i_7_n_0 ,\out_Final_OBUF[7]_inst_i_8_n_0 ,\out_Final_OBUF[7]_inst_i_9_n_0 }));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[7]_inst_i_6 
       (.I0(\adder_tree_sum[2].Sum_n_20 ),
        .I1(\adder_tree_sum[2].Sum_n_32 ),
        .I2(\sum_b[0]_72 [7]),
        .I3(\sum_b[3]_291 [6]),
        .I4(\sum_b[1]_145 [6]),
        .I5(\sum_b[2]_218 [6]),
        .O(\out_Final_OBUF[7]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[7]_inst_i_7 
       (.I0(\adder_tree_sum[2].Sum_n_21 ),
        .I1(\adder_tree_sum[2].Sum_n_27 ),
        .I2(\sum_b[0]_72 [6]),
        .I3(\sum_b[3]_291 [5]),
        .I4(\sum_b[1]_145 [5]),
        .I5(\sum_b[2]_218 [5]),
        .O(\out_Final_OBUF[7]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[7]_inst_i_8 
       (.I0(\adder_tree_sum[2].Sum_n_22 ),
        .I1(\adder_tree_sum[2].Sum_n_26 ),
        .I2(\sum_b[0]_72 [5]),
        .I3(\sum_b[3]_291 [4]),
        .I4(\sum_b[1]_145 [4]),
        .I5(\sum_b[2]_218 [4]),
        .O(\out_Final_OBUF[7]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \out_Final_OBUF[7]_inst_i_9 
       (.I0(\adder_tree_sum[2].Sum_n_23 ),
        .I1(\adder_tree_sum[2].Sum_n_25 ),
        .I2(\sum_b[0]_72 [4]),
        .I3(\sum_b[3]_291 [3]),
        .I4(\sum_b[1]_145 [3]),
        .I5(\sum_b[2]_218 [3]),
        .O(\out_Final_OBUF[7]_inst_i_9_n_0 ));
endmodule

(* CHECK_LICENSE_TYPE = "dist_mem_gen_0,dist_mem_gen_v8_0_13,{}" *) (* core_generation_info = "dist_mem_gen_0,dist_mem_gen_v8_0_13,{x_ipProduct=Vivado 2022.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=dist_mem_gen,x_ipVersion=8.0,x_ipCoreRevision=13,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=zynq,C_ADDR_WIDTH=8,C_DEFAULT_DATA=0,C_DEPTH=256,C_HAS_CLK=0,C_HAS_D=0,C_HAS_DPO=0,C_HAS_DPRA=0,C_HAS_I_CE=0,C_HAS_QDPO=0,C_HAS_QDPO_CE=0,C_HAS_QDPO_CLK=0,C_HAS_QDPO_RST=0,C_HAS_QDPO_SRST=0,C_HAS_QSPO=0,C_HAS_QSPO_CE=0,C_HAS_QSPO_RST=0,C_HAS_QSPO_SRST=0,C_HAS_SPO=1,C_HAS_WE=0,C_MEM_INIT_FILE=dist_mem_gen_0.mif,C_ELABORATION_DIR=./,C_MEM_TYPE=0,C_PIPELINE_STAGES=0,C_QCE_JOINED=0,C_QUALIFY_WE=0,C_READ_MIF=1,C_REG_A_D_INPUTS=0,C_REG_DPRA_INPUT=0,C_SYNC_ENABLE=1,C_WIDTH=3,C_PARSER_TYPE=1}" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
module dist_mem_gen_0
   (a,
    spo);
  input [7:0]a;
  output [2:0]spo;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]a;
  wire [2:0]spo;

  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "8" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "256" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "0" *) 
  (* c_has_qspo = "0" *) 
  (* c_has_qspo_ce = "0" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "1" *) 
  (* c_mem_init_file = "dist_mem_gen_0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "3" *) 
  (* is_du_within_envelope = "true" *) 
  dist_mem_gen_0_dist_mem_gen_v8_0_13 U0
       (.a(a),
        .clk(\<const0> ),
        .d({\<const0> ,\<const0> ,\<const0> }),
        .dpra({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .i_ce(\<const1> ),
        .qdpo_ce(\<const1> ),
        .qdpo_clk(\<const0> ),
        .qdpo_rst(\<const0> ),
        .qdpo_srst(\<const0> ),
        .qspo_ce(\<const1> ),
        .qspo_rst(\<const0> ),
        .qspo_srst(\<const0> ),
        .spo(spo),
        .we(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

module list
   (DI,
    \data_reg[1]_0 ,
    \data_reg[2]_0 ,
    \data_reg[1]_1 ,
    Q,
    \out_Final_OBUF[7]_inst_i_40 ,
    \out_Final_OBUF[7]_inst_i_40_0 ,
    \out_Final_OBUF[7]_inst_i_37 ,
    \out_Final_OBUF[7]_inst_i_37_0 ,
    \sum_b[1]_145 ,
    \sum_b[2]_218 ,
    \data_reg[2]_1 ,
    \data_reg[2]_2 ,
    clk);
  output [0:0]DI;
  output \data_reg[1]_0 ;
  output [2:0]\data_reg[2]_0 ;
  output \data_reg[1]_1 ;
  input [1:0]Q;
  input [0:0]\out_Final_OBUF[7]_inst_i_40 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_40_0 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_37 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_37_0 ;
  input [0:0]\sum_b[1]_145 ;
  input [0:0]\sum_b[2]_218 ;
  input [3:0]\data_reg[2]_1 ;
  input [3:0]\data_reg[2]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]DI;
  wire [1:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[1]_0 ;
  wire \data_reg[1]_1 ;
  wire [2:0]\data_reg[2]_0 ;
  wire [3:0]\data_reg[2]_1 ;
  wire [3:0]\data_reg[2]_2 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_37 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_37_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_40 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_40_0 ;
  wire [0:0]\sum_b[1]_145 ;
  wire [0:0]\sum_b[2]_218 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[0] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[2]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[2]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[2]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[2]_1 ,\data_reg[2]_2 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'hFF969600)) 
    \out_Final_OBUF[3]_inst_i_9 
       (.I0(\data_reg[2]_0 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_37 [0]),
        .I2(Q[0]),
        .I3(\sum_b[1]_145 ),
        .I4(\sum_b[2]_218 ),
        .O(\data_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h8228)) 
    \out_Final_OBUF[7]_inst_i_36 
       (.I0(\data_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\out_Final_OBUF[7]_inst_i_40 ),
        .I3(\out_Final_OBUF[7]_inst_i_40_0 ),
        .O(DI));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_75 
       (.I0(\data_reg[2]_0 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_37 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_37 [1]),
        .I3(\data_reg[2]_0 [2]),
        .I4(\out_Final_OBUF[7]_inst_i_37_0 ),
        .O(\data_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__1
   (\data_reg[16]_0 ,
    Q,
    \data_reg[16]_1 ,
    clk);
  output [2:0]\data_reg[16]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[16]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[16]_0 ;
  wire [3:0]\data_reg[16]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[16]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[16]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[16] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[16]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[16]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__10
   (\data_reg[14]_0 ,
    Q,
    \data_reg[14]_1 ,
    clk);
  output [2:0]\data_reg[14]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[14]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[14]_0 ;
  wire [3:0]\data_reg[14]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[14]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[14]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[14]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[14]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__100
   (\data_reg[7]_0 ,
    Q,
    data,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [0:0]\data_reg[7]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_727 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(\data_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__101
   (\data_reg[6]_0 ,
    Q,
    data,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [0:0]\data_reg[6]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_726 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__102
   (\data_reg[5]_0 ,
    Q,
    data,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [0:0]\data_reg[5]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_729 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__103
   (DI,
    Q,
    \data_reg[4]_0 ,
    data,
    \out_Final_OBUF[19]_inst_i_148 ,
    \out_Final_OBUF[19]_inst_i_148_0 ,
    O,
    result,
    \out_Final_OBUF[7]_inst_i_30 ,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[4]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[19]_inst_i_148 ;
  input [0:0]\out_Final_OBUF[19]_inst_i_148_0 ;
  input [0:0]O;
  input [0:0]result;
  input \out_Final_OBUF[7]_inst_i_30 ;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire \data_reg[4]_0 ;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_148 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_148_0 ;
  wire \out_Final_OBUF[7]_inst_i_30 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[19]_inst_i_144 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[19]_inst_i_148_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[19]_inst_i_148 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[19]_inst_i_145 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[19]_inst_i_148 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'hF660)) 
    \out_Final_OBUF[7]_inst_i_68 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(result),
        .I3(\out_Final_OBUF[7]_inst_i_30 ),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__104
   (\data_reg[4]_0 ,
    Q,
    \data_reg[4]_1 ,
    DI,
    \data_reg[3]_0 ,
    \out_Final_OBUF[7]_inst_i_30 ,
    \out_Final_OBUF[7]_inst_i_30_0 ,
    result,
    \out_Final_OBUF[15]_inst_i_54 ,
    \out_Final_OBUF[7]_inst_i_30_1 ,
    \out_Final_OBUF[7]_inst_i_30_2 ,
    \out_Final_OBUF[7]_inst_i_31 ,
    data,
    \out_Final_OBUF[7]_inst_i_31_0 ,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output \data_reg[4]_0 ;
  output [2:0]Q;
  output \data_reg[4]_1 ;
  output [0:0]DI;
  output \data_reg[3]_0 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_30 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_30_0 ;
  input [1:0]result;
  input [0:0]\out_Final_OBUF[15]_inst_i_54 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_30_1 ;
  input \out_Final_OBUF[7]_inst_i_30_2 ;
  input \out_Final_OBUF[7]_inst_i_31 ;
  input [0:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_31_0 ;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]DI;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire \data_reg[3]_0 ;
  wire \data_reg[4]_0 ;
  wire \data_reg[4]_1 ;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_54 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_30 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_30_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_30_1 ;
  wire \out_Final_OBUF[7]_inst_i_30_2 ;
  wire \out_Final_OBUF[7]_inst_i_31 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_31_0 ;
  wire [1:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'hE8)) 
    \out_Final_OBUF[15]_inst_i_87 
       (.I0(\data_reg[4]_0 ),
        .I1(result[1]),
        .I2(\out_Final_OBUF[15]_inst_i_54 ),
        .O(\data_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    \out_Final_OBUF[7]_inst_i_26 
       (.I0(\out_Final_OBUF[7]_inst_i_30_1 ),
        .I1(result[0]),
        .I2(\out_Final_OBUF[7]_inst_i_30 [0]),
        .I3(Q[1]),
        .I4(\out_Final_OBUF[7]_inst_i_30_2 ),
        .I5(\data_reg[3]_0 ),
        .O(DI));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \out_Final_OBUF[7]_inst_i_63 
       (.I0(Q[0]),
        .I1(\out_Final_OBUF[7]_inst_i_31 ),
        .I2(data),
        .I3(\out_Final_OBUF[7]_inst_i_31_0 ),
        .O(\data_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_66 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[7]_inst_i_30 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_30 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[7]_inst_i_30_0 ),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__105
   (\data_reg[11]_0 ,
    Q,
    \data_reg[11]_1 ,
    clk);
  output [2:0]\data_reg[11]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[11]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[11]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[11]_0 [0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[11]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__106
   (\data_reg[10]_0 ,
    Q,
    \data_reg[10]_1 ,
    clk);
  output [2:0]\data_reg[10]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[10]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[10]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[10]_0 [1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[10]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__107
   (\data_reg[9]_0 ,
    Q,
    \data_reg[9]_1 ,
    clk);
  output [2:0]\data_reg[9]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[9]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[9]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[9]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[9]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__108
   (S,
    Q,
    data,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_247 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__109
   (\data_reg[5]_0 ,
    Q,
    data,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [0:0]\data_reg[5]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_246 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__11
   (\data_reg[13]_0 ,
    Q,
    \data_reg[13]_1 ,
    clk);
  output [2:0]\data_reg[13]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[13]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[13]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[13]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[13]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__110
   (S,
    Q,
    data,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_249 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__111
   (DI,
    Q,
    \data_reg[3]_0 ,
    data,
    \out_Final_OBUF[7]_inst_i_138 ,
    \out_Final_OBUF[7]_inst_i_138_0 ,
    O,
    \out_Final_OBUF[7]_inst_i_32 ,
    \out_Final_OBUF[7]_inst_i_32_0 ,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[3]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_138 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_138_0 ;
  input [0:0]O;
  input [0:0]\out_Final_OBUF[7]_inst_i_32 ;
  input \out_Final_OBUF[7]_inst_i_32_0 ;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire \data_reg[3]_0 ;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_138 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_138_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_32 ;
  wire \out_Final_OBUF[7]_inst_i_32_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[7]_inst_i_134 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[7]_inst_i_138_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_138 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[7]_inst_i_135 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[7]_inst_i_138 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_64 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(\out_Final_OBUF[7]_inst_i_32 ),
        .I3(\out_Final_OBUF[7]_inst_i_32_0 ),
        .O(\data_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__112
   (\data_reg[3]_0 ,
    Q,
    \data_reg[4]_0 ,
    \out_Final_OBUF[7]_inst_i_68 ,
    \out_Final_OBUF[7]_inst_i_68_0 ,
    \out_Final_OBUF[7]_inst_i_31 ,
    \out_Final_OBUF[7]_inst_i_31_0 ,
    result,
    \data_reg[4]_1 ,
    \data_reg[4]_2 ,
    clk);
  output \data_reg[3]_0 ;
  output [2:0]Q;
  output \data_reg[4]_0 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_68 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_68_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_31 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_31_0 ;
  input [0:0]result;
  input [3:0]\data_reg[4]_1 ;
  input [3:0]\data_reg[4]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[3]_0 ;
  wire \data_reg[4]_0 ;
  wire [3:0]\data_reg[4]_1 ;
  wire [3:0]\data_reg[4]_2 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_31 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_31_0 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_68 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_68_0 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[4]_1 ,\data_reg[4]_2 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_62 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[7]_inst_i_68 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_68 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[7]_inst_i_68_0 ),
        .O(\data_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_69 
       (.I0(\data_reg[3]_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_31 ),
        .I2(\out_Final_OBUF[7]_inst_i_31_0 ),
        .I3(result),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__113
   (\data_reg[10]_0 ,
    Q,
    \data_reg[10]_1 ,
    clk);
  output [2:0]\data_reg[10]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[10]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[10]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[10]_0 [1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[10]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__114
   (\data_reg[9]_0 ,
    Q,
    \data_reg[9]_1 ,
    clk);
  output [2:0]\data_reg[9]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[9]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[9]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[9]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[9]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__115
   (\data_reg[8]_0 ,
    Q,
    \data_reg[8]_1 ,
    clk);
  output [2:0]\data_reg[8]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[8]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[8]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[8]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[8]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__116
   (S,
    Q,
    data,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_243 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__117
   (\data_reg[4]_0 ,
    Q,
    data,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [0:0]\data_reg[4]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[4]_0 ;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_242 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__118
   (S,
    Q,
    data,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_245 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__119
   (DI,
    Q,
    data,
    \out_Final_OBUF[7]_inst_i_129 ,
    \out_Final_OBUF[7]_inst_i_129_0 ,
    O,
    \data_reg[4]_0 ,
    \data_reg[4]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_129 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_129_0 ;
  input [0:0]O;
  input [3:0]\data_reg[4]_0 ;
  input [3:0]\data_reg[4]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[4]_0 ;
  wire [3:0]\data_reg[4]_1 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_129 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_129_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[4]_0 ,\data_reg[4]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[7]_inst_i_125 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[7]_inst_i_129_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_129 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[7]_inst_i_126 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[7]_inst_i_129 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__12
   (S,
    Q,
    data,
    \data_reg[12]_0 ,
    \data_reg[12]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[12]_0 ;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[12]_0 ,\data_reg[12]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_685 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__120
   (\data_reg[2]_0 ,
    Q,
    \sum_b[1]_145 ,
    \out_Final_OBUF[7]_inst_i_63 ,
    \out_Final_OBUF[7]_inst_i_63_0 ,
    data,
    \out_Final_OBUF[3]_inst_i_10 ,
    \data_reg[3]_0 ,
    \data_reg[3]_1 ,
    clk);
  output \data_reg[2]_0 ;
  output [2:0]Q;
  output [0:0]\sum_b[1]_145 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_63 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_63_0 ;
  input [0:0]data;
  input [0:0]\out_Final_OBUF[3]_inst_i_10 ;
  input [3:0]\data_reg[3]_0 ;
  input [3:0]\data_reg[3]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire \data_reg[2]_0 ;
  wire [3:0]\data_reg[3]_0 ;
  wire [3:0]\data_reg[3]_1 ;
  wire [0:0]\out_Final_OBUF[3]_inst_i_10 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_63 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_63_0 ;
  wire [0:0]\sum_b[1]_145 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[3]_0 ,\data_reg[3]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[3]_inst_i_11 
       (.I0(Q[0]),
        .I1(data),
        .I2(\out_Final_OBUF[3]_inst_i_10 ),
        .O(\sum_b[1]_145 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_131 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[7]_inst_i_63 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_63 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[7]_inst_i_63_0 ),
        .O(\data_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__121
   (\data_reg[9]_0 ,
    Q,
    \data_reg[9]_1 ,
    clk);
  output [2:0]\data_reg[9]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[9]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[9]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[9]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[9]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__122
   (\data_reg[8]_0 ,
    Q,
    \data_reg[8]_1 ,
    clk);
  output [2:0]\data_reg[8]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[8]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[8]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[8]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[8]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__123
   (\data_reg[7]_0 ,
    Q,
    \data_reg[7]_1 ,
    clk);
  output [2:0]\data_reg[7]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[7]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[7]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[7]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[7]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__124
   (S,
    Q,
    data,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_239 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__125
   (\data_reg[3]_0 ,
    Q,
    data,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output [0:0]\data_reg[3]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[3]_0 ;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_238 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__126
   (S,
    Q,
    data,
    \data_reg[4]_0 ,
    \data_reg[4]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[4]_0 ;
  input [3:0]\data_reg[4]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[4]_0 ;
  wire [3:0]\data_reg[4]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[4]_0 ,\data_reg[4]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_241 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__127
   (\data_reg[3]_0 ,
    Q,
    data,
    \out_Final_OBUF[7]_inst_i_121 ,
    \out_Final_OBUF[7]_inst_i_121_0 ,
    O,
    \data_reg[3]_1 ,
    \data_reg[3]_2 ,
    clk);
  output [1:0]\data_reg[3]_0 ;
  output [2:0]Q;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_121 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_121_0 ;
  input [0:0]O;
  input [3:0]\data_reg[3]_1 ;
  input [3:0]\data_reg[3]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [1:0]\data_reg[3]_0 ;
  wire [3:0]\data_reg[3]_1 ;
  wire [3:0]\data_reg[3]_2 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_121 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_121_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[3]_1 ,\data_reg[3]_2 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[7]_inst_i_117 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[7]_inst_i_121_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_121 ),
        .I5(Q[1]),
        .O(\data_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[7]_inst_i_118 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[7]_inst_i_121 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(\data_reg[3]_0 [0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__128
   (DI,
    \data_reg[1]_0 ,
    \data_reg[2]_0 ,
    Q,
    \out_Final_OBUF[7]_inst_i_32 ,
    \out_Final_OBUF[7]_inst_i_32_0 ,
    \out_Final_OBUF[7]_inst_i_29 ,
    \out_Final_OBUF[7]_inst_i_29_0 ,
    \data_reg[2]_1 ,
    \data_reg[2]_2 ,
    clk);
  output [0:0]DI;
  output \data_reg[1]_0 ;
  output [2:0]\data_reg[2]_0 ;
  input [0:0]Q;
  input [0:0]\out_Final_OBUF[7]_inst_i_32 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_32_0 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_29 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_29_0 ;
  input [3:0]\data_reg[2]_1 ;
  input [3:0]\data_reg[2]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]DI;
  wire [0:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[1]_0 ;
  wire [2:0]\data_reg[2]_0 ;
  wire [3:0]\data_reg[2]_1 ;
  wire [3:0]\data_reg[2]_2 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_29 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_29_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_32 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_32_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[0] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[2]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[2]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[2]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[2]_1 ,\data_reg[2]_2 }),
        .spo(data_reg));
  LUT4 #(
    .INIT(16'h8228)) 
    \out_Final_OBUF[7]_inst_i_28 
       (.I0(\data_reg[1]_0 ),
        .I1(Q),
        .I2(\out_Final_OBUF[7]_inst_i_32 ),
        .I3(\out_Final_OBUF[7]_inst_i_32_0 ),
        .O(DI));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_65 
       (.I0(\data_reg[2]_0 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_29 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_29 [1]),
        .I3(\data_reg[2]_0 [2]),
        .I4(\out_Final_OBUF[7]_inst_i_29_0 ),
        .O(\data_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__129
   (\data_reg[16]_0 ,
    Q,
    \data_reg[16]_1 ,
    clk);
  output [2:0]\data_reg[16]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[16]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[16]_0 ;
  wire [3:0]\data_reg[16]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[16]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[16]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[16] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[16]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[16]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__13
   (\data_reg[9]_0 ,
    Q,
    data,
    \data_reg[11]_0 ,
    \data_reg[11]_1 ,
    clk);
  output [0:0]\data_reg[9]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[11]_0 ;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;
  wire [0:0]\data_reg[9]_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[11]_0 ,\data_reg[11]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_684 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__130
   (\data_reg[15]_0 ,
    Q,
    \data_reg[15]_1 ,
    clk);
  output [2:0]\data_reg[15]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[15]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[15]_0 ;
  wire [3:0]\data_reg[15]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[15]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[15]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[15]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[15]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__131
   (\data_reg[14]_0 ,
    Q,
    \data_reg[14]_1 ,
    clk);
  output [2:0]\data_reg[14]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[14]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[14]_0 ;
  wire [3:0]\data_reg[14]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[14]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[14]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[14]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[14]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__132
   (S,
    Q,
    data,
    \data_reg[13]_0 ,
    \data_reg[13]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[13]_0 ;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[13]_0 ,\data_reg[13]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_689 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__133
   (\data_reg[10]_0 ,
    Q,
    data,
    \data_reg[12]_0 ,
    \data_reg[12]_1 ,
    clk);
  output [0:0]\data_reg[10]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[12]_0 ;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[12]_0 ,\data_reg[12]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_688 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[10]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__134
   (S,
    Q,
    data,
    \data_reg[11]_0 ,
    \data_reg[11]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[11]_0 ;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[11]_0 ,\data_reg[11]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_691 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__135
   (DI,
    Q,
    \data_reg[8]_0 ,
    data,
    \out_Final_OBUF[23]_inst_i_321 ,
    \out_Final_OBUF[23]_inst_i_321_0 ,
    O,
    result,
    \out_Final_OBUF[15]_inst_i_81 ,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[8]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_321 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_321_0 ;
  input [0:0]O;
  input [0:0]result;
  input \out_Final_OBUF[15]_inst_i_81 ;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;
  wire \data_reg[8]_0 ;
  wire \out_Final_OBUF[15]_inst_i_81 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_321 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_321_0 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT4 #(
    .INIT(16'hF660)) 
    \out_Final_OBUF[23]_inst_i_298 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(result),
        .I3(\out_Final_OBUF[15]_inst_i_81 ),
        .O(\data_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_317 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_321_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_321 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_318 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_321 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__136
   (\data_reg[8]_0 ,
    Q,
    \data_reg[8]_1 ,
    \data_reg[8]_2 ,
    \data_reg[7]_0 ,
    \out_Final_OBUF[15]_inst_i_81 ,
    \out_Final_OBUF[15]_inst_i_81_0 ,
    result,
    \out_Final_OBUF[23]_inst_i_136 ,
    \out_Final_OBUF[15]_inst_i_81_1 ,
    \out_Final_OBUF[15]_inst_i_81_2 ,
    \out_Final_OBUF[15]_inst_i_82 ,
    data,
    \out_Final_OBUF[15]_inst_i_82_0 ,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output \data_reg[8]_0 ;
  output [2:0]Q;
  output \data_reg[8]_1 ;
  output [0:0]\data_reg[8]_2 ;
  output \data_reg[7]_0 ;
  input [1:0]\out_Final_OBUF[15]_inst_i_81 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_81_0 ;
  input [1:0]result;
  input [0:0]\out_Final_OBUF[23]_inst_i_136 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_81_1 ;
  input \out_Final_OBUF[15]_inst_i_81_2 ;
  input \out_Final_OBUF[15]_inst_i_82 ;
  input [0:0]data;
  input [0:0]\out_Final_OBUF[15]_inst_i_82_0 ;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire \data_reg[7]_0 ;
  wire \data_reg[8]_0 ;
  wire \data_reg[8]_1 ;
  wire [0:0]\data_reg[8]_2 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_81 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_81_0 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_81_1 ;
  wire \out_Final_OBUF[15]_inst_i_81_2 ;
  wire \out_Final_OBUF[15]_inst_i_82 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_82_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_136 ;
  wire [1:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \out_Final_OBUF[15]_inst_i_119 
       (.I0(Q[0]),
        .I1(\out_Final_OBUF[15]_inst_i_82 ),
        .I2(data),
        .I3(\out_Final_OBUF[15]_inst_i_82_0 ),
        .O(\data_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    \out_Final_OBUF[15]_inst_i_77 
       (.I0(\out_Final_OBUF[15]_inst_i_81_1 ),
        .I1(result[0]),
        .I2(\out_Final_OBUF[15]_inst_i_81 [0]),
        .I3(Q[1]),
        .I4(\out_Final_OBUF[15]_inst_i_81_2 ),
        .I5(\data_reg[7]_0 ),
        .O(\data_reg[8]_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \out_Final_OBUF[23]_inst_i_296 
       (.I0(\data_reg[8]_0 ),
        .I1(result[1]),
        .I2(\out_Final_OBUF[23]_inst_i_136 ),
        .O(\data_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[23]_inst_i_297 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[15]_inst_i_81 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_81 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[15]_inst_i_81_0 ),
        .O(\data_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__137
   (\data_reg[15]_0 ,
    Q,
    \data_reg[15]_1 ,
    clk);
  output [2:0]\data_reg[15]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[15]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[15]_0 ;
  wire [3:0]\data_reg[15]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[15]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[15]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[15]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[15]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__138
   (\data_reg[14]_0 ,
    Q,
    \data_reg[14]_1 ,
    clk);
  output [2:0]\data_reg[14]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[14]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[14]_0 ;
  wire [3:0]\data_reg[14]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[14]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[14]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[14]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[14]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__139
   (\data_reg[13]_0 ,
    Q,
    \data_reg[13]_1 ,
    clk);
  output [2:0]\data_reg[13]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[13]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[13]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[13]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[13]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__14
   (S,
    Q,
    data,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_687 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__140
   (S,
    Q,
    data,
    \data_reg[12]_0 ,
    \data_reg[12]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[12]_0 ;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[12]_0 ,\data_reg[12]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_693 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__141
   (\data_reg[9]_0 ,
    Q,
    data,
    \data_reg[11]_0 ,
    \data_reg[11]_1 ,
    clk);
  output [0:0]\data_reg[9]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[11]_0 ;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;
  wire [0:0]\data_reg[9]_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[11]_0 ,\data_reg[11]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_692 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__142
   (S,
    Q,
    data,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_695 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__143
   (DI,
    Q,
    \data_reg[7]_0 ,
    data,
    \out_Final_OBUF[23]_inst_i_329 ,
    \out_Final_OBUF[23]_inst_i_329_0 ,
    O,
    \out_Final_OBUF[15]_inst_i_83 ,
    \out_Final_OBUF[15]_inst_i_83_0 ,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[7]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_329 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_329_0 ;
  input [0:0]O;
  input [0:0]\out_Final_OBUF[15]_inst_i_83 ;
  input \out_Final_OBUF[15]_inst_i_83_0 ;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire \data_reg[7]_0 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_83 ;
  wire \out_Final_OBUF[15]_inst_i_83_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_329 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_329_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[15]_inst_i_120 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(\out_Final_OBUF[15]_inst_i_83 ),
        .I3(\out_Final_OBUF[15]_inst_i_83_0 ),
        .O(\data_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_325 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_329_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_329 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_326 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_329 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__144
   (\data_reg[7]_0 ,
    Q,
    \data_reg[8]_0 ,
    \out_Final_OBUF[23]_inst_i_298 ,
    \out_Final_OBUF[23]_inst_i_298_0 ,
    \out_Final_OBUF[15]_inst_i_82 ,
    \out_Final_OBUF[15]_inst_i_82_0 ,
    result,
    \data_reg[8]_1 ,
    \data_reg[8]_2 ,
    clk);
  output \data_reg[7]_0 ;
  output [2:0]Q;
  output \data_reg[8]_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_298 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_298_0 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_82 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_82_0 ;
  input [0:0]result;
  input [3:0]\data_reg[8]_1 ;
  input [3:0]\data_reg[8]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[7]_0 ;
  wire \data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;
  wire [3:0]\data_reg[8]_2 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_82 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_82_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_298 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_298_0 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_1 ,\data_reg[8]_2 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[15]_inst_i_118 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[23]_inst_i_298 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_298 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[23]_inst_i_298_0 ),
        .O(\data_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[15]_inst_i_122 
       (.I0(\data_reg[7]_0 ),
        .I1(\out_Final_OBUF[15]_inst_i_82 ),
        .I2(\out_Final_OBUF[15]_inst_i_82_0 ),
        .I3(result),
        .O(\data_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__145
   (\data_reg[14]_0 ,
    Q,
    \data_reg[14]_1 ,
    clk);
  output [2:0]\data_reg[14]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[14]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[14]_0 ;
  wire [3:0]\data_reg[14]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[14]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[14]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[14]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[14]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__146
   (\data_reg[13]_0 ,
    Q,
    \data_reg[13]_1 ,
    clk);
  output [2:0]\data_reg[13]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[13]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[13]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[13]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[13]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__147
   (\data_reg[12]_0 ,
    Q,
    \data_reg[12]_1 ,
    clk);
  output [2:0]\data_reg[12]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[12]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[12]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[12]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[12]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__148
   (S,
    Q,
    data,
    \data_reg[11]_0 ,
    \data_reg[11]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[11]_0 ;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[11]_0 ,\data_reg[11]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_719 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__149
   (\data_reg[8]_0 ,
    Q,
    data,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [0:0]\data_reg[8]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;
  wire [0:0]\data_reg[8]_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_718 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__15
   (DI,
    Q,
    \data_reg[7]_0 ,
    data,
    \out_Final_OBUF[23]_inst_i_494 ,
    \out_Final_OBUF[23]_inst_i_494_0 ,
    O,
    \out_Final_OBUF[15]_inst_i_116 ,
    \out_Final_OBUF[15]_inst_i_116_0 ,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[7]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_494 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_494_0 ;
  input [0:0]O;
  input [0:0]\out_Final_OBUF[15]_inst_i_116 ;
  input \out_Final_OBUF[15]_inst_i_116_0 ;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire \data_reg[7]_0 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_116 ;
  wire \out_Final_OBUF[15]_inst_i_116_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_494 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_494_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[15]_inst_i_135 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(\out_Final_OBUF[15]_inst_i_116 ),
        .I3(\out_Final_OBUF[15]_inst_i_116_0 ),
        .O(\data_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_490 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_494_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_494 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_491 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_494 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__150
   (S,
    Q,
    data,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_721 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__151
   (DI,
    Q,
    data,
    \out_Final_OBUF[23]_inst_i_550 ,
    \out_Final_OBUF[23]_inst_i_550_0 ,
    O,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_550 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_550_0 ;
  input [0:0]O;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_550 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_550_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_546 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_550_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_550 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_547 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_550 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__152
   (\data_reg[6]_0 ,
    Q,
    \out_Final_OBUF[15]_inst_i_119 ,
    \out_Final_OBUF[15]_inst_i_119_0 ,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output \data_reg[6]_0 ;
  output [2:0]Q;
  input [1:0]\out_Final_OBUF[15]_inst_i_119 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_119_0 ;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[6]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_119 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_119_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[15]_inst_i_138 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[15]_inst_i_119 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_119 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[15]_inst_i_119_0 ),
        .O(\data_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__153
   (\data_reg[13]_0 ,
    Q,
    \data_reg[13]_1 ,
    clk);
  output [2:0]\data_reg[13]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[13]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[13]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[13]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[13]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__154
   (\data_reg[12]_0 ,
    Q,
    \data_reg[12]_1 ,
    clk);
  output [2:0]\data_reg[12]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[12]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[12]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[12]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[12]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__155
   (\data_reg[11]_0 ,
    Q,
    \data_reg[11]_1 ,
    clk);
  output [2:0]\data_reg[11]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[11]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[11]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[11]_0 [0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[11]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__156
   (S,
    Q,
    data,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_723 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__157
   (\data_reg[7]_0 ,
    Q,
    data,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [0:0]\data_reg[7]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_722 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__158
   (S,
    Q,
    data,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_725 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__159
   (DI,
    Q,
    \data_reg[5]_0 ,
    data,
    \out_Final_OBUF[23]_inst_i_558 ,
    \out_Final_OBUF[23]_inst_i_558_0 ,
    O,
    \out_Final_OBUF[15]_inst_i_84 ,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output [0:0]\data_reg[5]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_558 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_558_0 ;
  input [0:0]O;
  input [0:0]\out_Final_OBUF[15]_inst_i_84 ;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_84 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_558 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_558_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h60)) 
    \out_Final_OBUF[15]_inst_i_80 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(\out_Final_OBUF[15]_inst_i_84 ),
        .O(\data_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_554 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_558_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_558 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_555 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_558 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__16
   (\data_reg[7]_0 ,
    Q,
    \data_reg[8]_0 ,
    \out_Final_OBUF[23]_inst_i_463 ,
    \out_Final_OBUF[23]_inst_i_463_0 ,
    \out_Final_OBUF[15]_inst_i_115 ,
    \out_Final_OBUF[15]_inst_i_115_0 ,
    result,
    \data_reg[8]_1 ,
    \data_reg[8]_2 ,
    clk);
  output \data_reg[7]_0 ;
  output [2:0]Q;
  output \data_reg[8]_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_463 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_463_0 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_115 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_115_0 ;
  input [0:0]result;
  input [3:0]\data_reg[8]_1 ;
  input [3:0]\data_reg[8]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[7]_0 ;
  wire \data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;
  wire [3:0]\data_reg[8]_2 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_115 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_115_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_463 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_463_0 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_1 ,\data_reg[8]_2 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[15]_inst_i_133 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[23]_inst_i_463 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_463 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[23]_inst_i_463_0 ),
        .O(\data_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[15]_inst_i_137 
       (.I0(\data_reg[7]_0 ),
        .I1(\out_Final_OBUF[15]_inst_i_115 ),
        .I2(\out_Final_OBUF[15]_inst_i_115_0 ),
        .I3(result),
        .O(\data_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__160
   (\data_reg[5]_0 ,
    Q,
    \out_Final_OBUF[15]_inst_i_79 ,
    \out_Final_OBUF[15]_inst_i_79_0 ,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output \data_reg[5]_0 ;
  output [2:0]Q;
  input [1:0]\out_Final_OBUF[15]_inst_i_79 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_79_0 ;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[5]_0 ;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_79 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_79_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[15]_inst_i_121 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[15]_inst_i_79 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_79 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[15]_inst_i_79_0 ),
        .O(\data_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__161
   (\data_reg[12]_0 ,
    Q,
    \data_reg[12]_1 ,
    clk);
  output [2:0]\data_reg[12]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[12]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[12]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[12]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[12]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__162
   (\data_reg[11]_0 ,
    Q,
    \data_reg[11]_1 ,
    clk);
  output [2:0]\data_reg[11]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[11]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[11]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[11]_0 [0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[11]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__163
   (\data_reg[10]_0 ,
    Q,
    \data_reg[10]_1 ,
    clk);
  output [2:0]\data_reg[10]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[10]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[10]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[10]_0 [1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[10]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__164
   (\data_reg[7]_0 ,
    Q,
    data,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [0:0]\data_reg[7]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_713 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(\data_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__165
   (\data_reg[6]_0 ,
    Q,
    data,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [0:0]\data_reg[6]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_712 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__166
   (\data_reg[5]_0 ,
    Q,
    data,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [0:0]\data_reg[5]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_715 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__167
   (DI,
    Q,
    \data_reg[4]_0 ,
    data,
    \out_Final_OBUF[19]_inst_i_124 ,
    \out_Final_OBUF[19]_inst_i_124_0 ,
    O,
    result,
    \out_Final_OBUF[7]_inst_i_22 ,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[4]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[19]_inst_i_124 ;
  input [0:0]\out_Final_OBUF[19]_inst_i_124_0 ;
  input [0:0]O;
  input [0:0]result;
  input \out_Final_OBUF[7]_inst_i_22 ;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire \data_reg[4]_0 ;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_124 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_124_0 ;
  wire \out_Final_OBUF[7]_inst_i_22 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[19]_inst_i_120 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[19]_inst_i_124_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[19]_inst_i_124 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[19]_inst_i_121 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[19]_inst_i_124 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'hF660)) 
    \out_Final_OBUF[7]_inst_i_58 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(result),
        .I3(\out_Final_OBUF[7]_inst_i_22 ),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__168
   (\data_reg[4]_0 ,
    Q,
    \data_reg[4]_1 ,
    DI,
    \data_reg[3]_0 ,
    \out_Final_OBUF[7]_inst_i_22 ,
    \out_Final_OBUF[7]_inst_i_22_0 ,
    result,
    \out_Final_OBUF[15]_inst_i_45 ,
    \out_Final_OBUF[7]_inst_i_22_1 ,
    \out_Final_OBUF[7]_inst_i_22_2 ,
    \out_Final_OBUF[7]_inst_i_23 ,
    data,
    \out_Final_OBUF[7]_inst_i_23_0 ,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output \data_reg[4]_0 ;
  output [2:0]Q;
  output \data_reg[4]_1 ;
  output [0:0]DI;
  output \data_reg[3]_0 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_22 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_22_0 ;
  input [1:0]result;
  input [0:0]\out_Final_OBUF[15]_inst_i_45 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_22_1 ;
  input \out_Final_OBUF[7]_inst_i_22_2 ;
  input \out_Final_OBUF[7]_inst_i_23 ;
  input [0:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_23_0 ;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]DI;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire \data_reg[3]_0 ;
  wire \data_reg[4]_0 ;
  wire \data_reg[4]_1 ;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_45 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_22 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_22_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_22_1 ;
  wire \out_Final_OBUF[7]_inst_i_22_2 ;
  wire \out_Final_OBUF[7]_inst_i_23 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_23_0 ;
  wire [1:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'hE8)) 
    \out_Final_OBUF[15]_inst_i_76 
       (.I0(\data_reg[4]_0 ),
        .I1(result[1]),
        .I2(\out_Final_OBUF[15]_inst_i_45 ),
        .O(\data_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    \out_Final_OBUF[7]_inst_i_18 
       (.I0(\out_Final_OBUF[7]_inst_i_22_1 ),
        .I1(result[0]),
        .I2(\out_Final_OBUF[7]_inst_i_22 [0]),
        .I3(Q[1]),
        .I4(\out_Final_OBUF[7]_inst_i_22_2 ),
        .I5(\data_reg[3]_0 ),
        .O(DI));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \out_Final_OBUF[7]_inst_i_53 
       (.I0(Q[0]),
        .I1(\out_Final_OBUF[7]_inst_i_23 ),
        .I2(data),
        .I3(\out_Final_OBUF[7]_inst_i_23_0 ),
        .O(\data_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_56 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[7]_inst_i_22 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_22 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[7]_inst_i_22_0 ),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__169
   (\data_reg[11]_0 ,
    Q,
    \data_reg[11]_1 ,
    clk);
  output [2:0]\data_reg[11]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[11]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[11]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[11]_0 [0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[11]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__17
   (\data_reg[14]_0 ,
    Q,
    \data_reg[14]_1 ,
    clk);
  output [2:0]\data_reg[14]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[14]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[14]_0 ;
  wire [3:0]\data_reg[14]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[14]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[14]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[14]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[14]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__170
   (\data_reg[10]_0 ,
    Q,
    \data_reg[10]_1 ,
    clk);
  output [2:0]\data_reg[10]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[10]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[10]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[10]_0 [1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[10]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__171
   (\data_reg[9]_0 ,
    Q,
    \data_reg[9]_1 ,
    clk);
  output [2:0]\data_reg[9]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[9]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[9]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[9]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[9]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__172
   (S,
    Q,
    data,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_235 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__173
   (\data_reg[5]_0 ,
    Q,
    data,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [0:0]\data_reg[5]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_234 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__174
   (S,
    Q,
    data,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_237 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__175
   (DI,
    Q,
    \data_reg[3]_0 ,
    data,
    \out_Final_OBUF[7]_inst_i_113 ,
    \out_Final_OBUF[7]_inst_i_113_0 ,
    O,
    \out_Final_OBUF[7]_inst_i_24 ,
    \out_Final_OBUF[7]_inst_i_24_0 ,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[3]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_113 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_113_0 ;
  input [0:0]O;
  input [0:0]\out_Final_OBUF[7]_inst_i_24 ;
  input \out_Final_OBUF[7]_inst_i_24_0 ;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire \data_reg[3]_0 ;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_113 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_113_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_24 ;
  wire \out_Final_OBUF[7]_inst_i_24_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[7]_inst_i_109 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[7]_inst_i_113_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_113 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[7]_inst_i_110 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[7]_inst_i_113 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_54 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(\out_Final_OBUF[7]_inst_i_24 ),
        .I3(\out_Final_OBUF[7]_inst_i_24_0 ),
        .O(\data_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__176
   (\data_reg[3]_0 ,
    Q,
    \data_reg[4]_0 ,
    \out_Final_OBUF[7]_inst_i_58 ,
    \out_Final_OBUF[7]_inst_i_58_0 ,
    \out_Final_OBUF[7]_inst_i_23 ,
    \out_Final_OBUF[7]_inst_i_23_0 ,
    result,
    \data_reg[4]_1 ,
    \data_reg[4]_2 ,
    clk);
  output \data_reg[3]_0 ;
  output [2:0]Q;
  output \data_reg[4]_0 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_58 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_58_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_23 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_23_0 ;
  input [0:0]result;
  input [3:0]\data_reg[4]_1 ;
  input [3:0]\data_reg[4]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[3]_0 ;
  wire \data_reg[4]_0 ;
  wire [3:0]\data_reg[4]_1 ;
  wire [3:0]\data_reg[4]_2 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_23 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_23_0 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_58 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_58_0 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[4]_1 ,\data_reg[4]_2 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_52 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[7]_inst_i_58 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_58 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[7]_inst_i_58_0 ),
        .O(\data_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_59 
       (.I0(\data_reg[3]_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_23 ),
        .I2(\out_Final_OBUF[7]_inst_i_23_0 ),
        .I3(result),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__177
   (\data_reg[10]_0 ,
    Q,
    \data_reg[10]_1 ,
    clk);
  output [2:0]\data_reg[10]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[10]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[10]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[10]_0 [1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[10]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__178
   (\data_reg[9]_0 ,
    Q,
    \data_reg[9]_1 ,
    clk);
  output [2:0]\data_reg[9]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[9]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[9]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[9]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[9]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__179
   (\data_reg[8]_0 ,
    Q,
    \data_reg[8]_1 ,
    clk);
  output [2:0]\data_reg[8]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[8]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[8]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[8]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[8]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__18
   (\data_reg[13]_0 ,
    Q,
    \data_reg[13]_1 ,
    clk);
  output [2:0]\data_reg[13]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[13]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[13]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[13]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[13]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__180
   (S,
    Q,
    data,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_231 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__181
   (\data_reg[4]_0 ,
    Q,
    data,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [0:0]\data_reg[4]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[4]_0 ;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_230 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__182
   (S,
    Q,
    data,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_233 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__183
   (DI,
    Q,
    data,
    \out_Final_OBUF[7]_inst_i_104 ,
    \out_Final_OBUF[7]_inst_i_104_0 ,
    O,
    \data_reg[4]_0 ,
    \data_reg[4]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_104 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_104_0 ;
  input [0:0]O;
  input [3:0]\data_reg[4]_0 ;
  input [3:0]\data_reg[4]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[4]_0 ;
  wire [3:0]\data_reg[4]_1 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_104 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_104_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[4]_0 ,\data_reg[4]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[7]_inst_i_100 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[7]_inst_i_104_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_104 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[7]_inst_i_101 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[7]_inst_i_104 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__184
   (\data_reg[2]_0 ,
    Q,
    \sum_b[2]_218 ,
    \out_Final_OBUF[7]_inst_i_53 ,
    \out_Final_OBUF[7]_inst_i_53_0 ,
    data,
    \out_Final_OBUF[3]_inst_i_9 ,
    \data_reg[3]_0 ,
    \data_reg[3]_1 ,
    clk);
  output \data_reg[2]_0 ;
  output [2:0]Q;
  output [0:0]\sum_b[2]_218 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_53 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_53_0 ;
  input [0:0]data;
  input [0:0]\out_Final_OBUF[3]_inst_i_9 ;
  input [3:0]\data_reg[3]_0 ;
  input [3:0]\data_reg[3]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire \data_reg[2]_0 ;
  wire [3:0]\data_reg[3]_0 ;
  wire [3:0]\data_reg[3]_1 ;
  wire [0:0]\out_Final_OBUF[3]_inst_i_9 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_53 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_53_0 ;
  wire [0:0]\sum_b[2]_218 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[3]_0 ,\data_reg[3]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[3]_inst_i_12 
       (.I0(Q[0]),
        .I1(data),
        .I2(\out_Final_OBUF[3]_inst_i_9 ),
        .O(\sum_b[2]_218 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_106 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[7]_inst_i_53 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_53 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[7]_inst_i_53_0 ),
        .O(\data_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__185
   (\data_reg[9]_0 ,
    Q,
    \data_reg[9]_1 ,
    clk);
  output [2:0]\data_reg[9]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[9]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[9]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[9]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[9]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__186
   (\data_reg[8]_0 ,
    Q,
    \data_reg[8]_1 ,
    clk);
  output [2:0]\data_reg[8]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[8]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[8]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[8]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[8]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__187
   (\data_reg[7]_0 ,
    Q,
    \data_reg[7]_1 ,
    clk);
  output [2:0]\data_reg[7]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[7]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[7]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[7]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[7]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__188
   (S,
    Q,
    data,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_227 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__189
   (\data_reg[3]_0 ,
    Q,
    data,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output [0:0]\data_reg[3]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[3]_0 ;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_226 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__19
   (\data_reg[12]_0 ,
    Q,
    \data_reg[12]_1 ,
    clk);
  output [2:0]\data_reg[12]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[12]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[12]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[12]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[12]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__190
   (S,
    Q,
    data,
    \data_reg[4]_0 ,
    \data_reg[4]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[4]_0 ;
  input [3:0]\data_reg[4]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[4]_0 ;
  wire [3:0]\data_reg[4]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[4]_0 ,\data_reg[4]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_229 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__191
   (\data_reg[3]_0 ,
    Q,
    data,
    \out_Final_OBUF[7]_inst_i_96 ,
    \out_Final_OBUF[7]_inst_i_96_0 ,
    O,
    \data_reg[3]_1 ,
    \data_reg[3]_2 ,
    clk);
  output [1:0]\data_reg[3]_0 ;
  output [2:0]Q;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_96 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_96_0 ;
  input [0:0]O;
  input [3:0]\data_reg[3]_1 ;
  input [3:0]\data_reg[3]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [1:0]\data_reg[3]_0 ;
  wire [3:0]\data_reg[3]_1 ;
  wire [3:0]\data_reg[3]_2 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_96 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_96_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[3]_1 ,\data_reg[3]_2 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[7]_inst_i_92 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[7]_inst_i_96_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_96 ),
        .I5(Q[1]),
        .O(\data_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[7]_inst_i_93 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[7]_inst_i_96 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(\data_reg[3]_0 [0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__192
   (DI,
    \data_reg[1]_0 ,
    \data_reg[2]_0 ,
    \data_reg[1]_1 ,
    Q,
    \out_Final_OBUF[7]_inst_i_24 ,
    \out_Final_OBUF[7]_inst_i_24_0 ,
    \out_Final_OBUF[7]_inst_i_21 ,
    \out_Final_OBUF[7]_inst_i_21_0 ,
    \sum_b[3]_291 ,
    \sum_b[1]_145 ,
    \data_reg[2]_1 ,
    \data_reg[2]_2 ,
    clk);
  output [0:0]DI;
  output \data_reg[1]_0 ;
  output [2:0]\data_reg[2]_0 ;
  output \data_reg[1]_1 ;
  input [1:0]Q;
  input [0:0]\out_Final_OBUF[7]_inst_i_24 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_24_0 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_21 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_21_0 ;
  input [0:0]\sum_b[3]_291 ;
  input [0:0]\sum_b[1]_145 ;
  input [3:0]\data_reg[2]_1 ;
  input [3:0]\data_reg[2]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]DI;
  wire [1:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[1]_0 ;
  wire \data_reg[1]_1 ;
  wire [2:0]\data_reg[2]_0 ;
  wire [3:0]\data_reg[2]_1 ;
  wire [3:0]\data_reg[2]_2 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_21 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_21_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_24 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_24_0 ;
  wire [0:0]\sum_b[1]_145 ;
  wire [0:0]\sum_b[3]_291 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[0] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[2]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[2]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[2]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[2]_1 ,\data_reg[2]_2 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h96696996)) 
    \out_Final_OBUF[3]_inst_i_10 
       (.I0(\data_reg[2]_0 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_21 [0]),
        .I2(Q[0]),
        .I3(\sum_b[3]_291 ),
        .I4(\sum_b[1]_145 ),
        .O(\data_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h8228)) 
    \out_Final_OBUF[7]_inst_i_20 
       (.I0(\data_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\out_Final_OBUF[7]_inst_i_24 ),
        .I3(\out_Final_OBUF[7]_inst_i_24_0 ),
        .O(DI));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_55 
       (.I0(\data_reg[2]_0 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_21 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_21 [1]),
        .I3(\data_reg[2]_0 [2]),
        .I4(\out_Final_OBUF[7]_inst_i_21_0 ),
        .O(\data_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__193
   (\data_reg[16]_0 ,
    Q,
    \data_reg[16]_1 ,
    clk);
  output [2:0]\data_reg[16]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[16]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[16]_0 ;
  wire [3:0]\data_reg[16]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[16]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[16]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[16] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[16]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[16]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__194
   (\data_reg[15]_0 ,
    Q,
    \data_reg[15]_1 ,
    clk);
  output [2:0]\data_reg[15]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[15]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[15]_0 ;
  wire [3:0]\data_reg[15]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[15]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[15]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[15]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[15]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__195
   (\data_reg[14]_0 ,
    Q,
    \data_reg[14]_1 ,
    clk);
  output [2:0]\data_reg[14]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[14]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[14]_0 ;
  wire [3:0]\data_reg[14]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[14]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[14]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[14]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[14]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__196
   (S,
    Q,
    data,
    \data_reg[13]_0 ,
    \data_reg[13]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[13]_0 ;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[13]_0 ,\data_reg[13]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_705 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__197
   (\data_reg[10]_0 ,
    Q,
    data,
    \data_reg[12]_0 ,
    \data_reg[12]_1 ,
    clk);
  output [0:0]\data_reg[10]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[12]_0 ;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[12]_0 ,\data_reg[12]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_704 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[10]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__198
   (S,
    Q,
    data,
    \data_reg[11]_0 ,
    \data_reg[11]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[11]_0 ;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[11]_0 ,\data_reg[11]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_707 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__199
   (DI,
    Q,
    \data_reg[8]_0 ,
    data,
    \out_Final_OBUF[23]_inst_i_431 ,
    \out_Final_OBUF[23]_inst_i_431_0 ,
    O,
    result,
    \out_Final_OBUF[15]_inst_i_103 ,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[8]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_431 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_431_0 ;
  input [0:0]O;
  input [0:0]result;
  input \out_Final_OBUF[15]_inst_i_103 ;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;
  wire \data_reg[8]_0 ;
  wire \out_Final_OBUF[15]_inst_i_103 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_431 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_431_0 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT4 #(
    .INIT(16'hF660)) 
    \out_Final_OBUF[23]_inst_i_408 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(result),
        .I3(\out_Final_OBUF[15]_inst_i_103 ),
        .O(\data_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_427 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_431_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_431 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_428 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_431 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__2
   (\data_reg[15]_0 ,
    Q,
    \data_reg[15]_1 ,
    clk);
  output [2:0]\data_reg[15]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[15]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[15]_0 ;
  wire [3:0]\data_reg[15]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[15]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[15]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[15]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[15]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__20
   (S,
    Q,
    data,
    \data_reg[11]_0 ,
    \data_reg[11]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[11]_0 ;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[11]_0 ,\data_reg[11]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_761 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__200
   (\data_reg[8]_0 ,
    Q,
    \data_reg[8]_1 ,
    \data_reg[8]_2 ,
    \data_reg[7]_0 ,
    \out_Final_OBUF[15]_inst_i_103 ,
    \out_Final_OBUF[15]_inst_i_103_0 ,
    result,
    \out_Final_OBUF[23]_inst_i_180 ,
    \out_Final_OBUF[15]_inst_i_103_1 ,
    \out_Final_OBUF[15]_inst_i_103_2 ,
    \out_Final_OBUF[15]_inst_i_104 ,
    data,
    \out_Final_OBUF[15]_inst_i_104_0 ,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output \data_reg[8]_0 ;
  output [2:0]Q;
  output \data_reg[8]_1 ;
  output [0:0]\data_reg[8]_2 ;
  output \data_reg[7]_0 ;
  input [1:0]\out_Final_OBUF[15]_inst_i_103 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_103_0 ;
  input [1:0]result;
  input [0:0]\out_Final_OBUF[23]_inst_i_180 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_103_1 ;
  input \out_Final_OBUF[15]_inst_i_103_2 ;
  input \out_Final_OBUF[15]_inst_i_104 ;
  input [0:0]data;
  input [0:0]\out_Final_OBUF[15]_inst_i_104_0 ;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire \data_reg[7]_0 ;
  wire \data_reg[8]_0 ;
  wire \data_reg[8]_1 ;
  wire [0:0]\data_reg[8]_2 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_103 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_103_0 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_103_1 ;
  wire \out_Final_OBUF[15]_inst_i_103_2 ;
  wire \out_Final_OBUF[15]_inst_i_104 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_104_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_180 ;
  wire [1:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \out_Final_OBUF[15]_inst_i_129 
       (.I0(Q[0]),
        .I1(\out_Final_OBUF[15]_inst_i_104 ),
        .I2(data),
        .I3(\out_Final_OBUF[15]_inst_i_104_0 ),
        .O(\data_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    \out_Final_OBUF[15]_inst_i_99 
       (.I0(\out_Final_OBUF[15]_inst_i_103_1 ),
        .I1(result[0]),
        .I2(\out_Final_OBUF[15]_inst_i_103 [0]),
        .I3(Q[1]),
        .I4(\out_Final_OBUF[15]_inst_i_103_2 ),
        .I5(\data_reg[7]_0 ),
        .O(\data_reg[8]_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \out_Final_OBUF[23]_inst_i_406 
       (.I0(\data_reg[8]_0 ),
        .I1(result[1]),
        .I2(\out_Final_OBUF[23]_inst_i_180 ),
        .O(\data_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[23]_inst_i_407 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[15]_inst_i_103 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_103 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[15]_inst_i_103_0 ),
        .O(\data_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__201
   (\data_reg[15]_0 ,
    Q,
    \data_reg[15]_1 ,
    clk);
  output [2:0]\data_reg[15]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[15]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[15]_0 ;
  wire [3:0]\data_reg[15]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[15]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[15]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[15]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[15]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__202
   (\data_reg[14]_0 ,
    Q,
    \data_reg[14]_1 ,
    clk);
  output [2:0]\data_reg[14]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[14]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[14]_0 ;
  wire [3:0]\data_reg[14]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[14]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[14]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[14]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[14]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__203
   (\data_reg[13]_0 ,
    Q,
    \data_reg[13]_1 ,
    clk);
  output [2:0]\data_reg[13]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[13]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[13]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[13]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[13]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__204
   (S,
    Q,
    data,
    \data_reg[12]_0 ,
    \data_reg[12]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[12]_0 ;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[12]_0 ,\data_reg[12]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_709 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__205
   (\data_reg[9]_0 ,
    Q,
    data,
    \data_reg[11]_0 ,
    \data_reg[11]_1 ,
    clk);
  output [0:0]\data_reg[9]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[11]_0 ;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;
  wire [0:0]\data_reg[9]_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[11]_0 ,\data_reg[11]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_708 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__206
   (S,
    Q,
    data,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_711 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__207
   (DI,
    Q,
    \data_reg[7]_0 ,
    data,
    \out_Final_OBUF[23]_inst_i_439 ,
    \out_Final_OBUF[23]_inst_i_439_0 ,
    O,
    \out_Final_OBUF[15]_inst_i_105 ,
    \out_Final_OBUF[15]_inst_i_105_0 ,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[7]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_439 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_439_0 ;
  input [0:0]O;
  input [0:0]\out_Final_OBUF[15]_inst_i_105 ;
  input \out_Final_OBUF[15]_inst_i_105_0 ;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire \data_reg[7]_0 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_105 ;
  wire \out_Final_OBUF[15]_inst_i_105_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_439 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_439_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[15]_inst_i_130 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(\out_Final_OBUF[15]_inst_i_105 ),
        .I3(\out_Final_OBUF[15]_inst_i_105_0 ),
        .O(\data_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_435 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_439_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_439 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_436 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_439 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__208
   (\data_reg[7]_0 ,
    Q,
    \data_reg[8]_0 ,
    \out_Final_OBUF[23]_inst_i_408 ,
    \out_Final_OBUF[23]_inst_i_408_0 ,
    \out_Final_OBUF[15]_inst_i_104 ,
    \out_Final_OBUF[15]_inst_i_104_0 ,
    result,
    \data_reg[8]_1 ,
    \data_reg[8]_2 ,
    clk);
  output \data_reg[7]_0 ;
  output [2:0]Q;
  output \data_reg[8]_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_408 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_408_0 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_104 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_104_0 ;
  input [0:0]result;
  input [3:0]\data_reg[8]_1 ;
  input [3:0]\data_reg[8]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[7]_0 ;
  wire \data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;
  wire [3:0]\data_reg[8]_2 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_104 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_104_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_408 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_408_0 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_1 ,\data_reg[8]_2 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[15]_inst_i_128 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[23]_inst_i_408 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_408 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[23]_inst_i_408_0 ),
        .O(\data_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[15]_inst_i_132 
       (.I0(\data_reg[7]_0 ),
        .I1(\out_Final_OBUF[15]_inst_i_104 ),
        .I2(\out_Final_OBUF[15]_inst_i_104_0 ),
        .I3(result),
        .O(\data_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__209
   (\data_reg[14]_0 ,
    Q,
    \data_reg[14]_1 ,
    clk);
  output [2:0]\data_reg[14]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[14]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[14]_0 ;
  wire [3:0]\data_reg[14]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[14]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[14]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[14]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[14]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__21
   (\data_reg[8]_0 ,
    Q,
    data,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [0:0]\data_reg[8]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;
  wire [0:0]\data_reg[8]_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_760 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__210
   (\data_reg[13]_0 ,
    Q,
    \data_reg[13]_1 ,
    clk);
  output [2:0]\data_reg[13]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[13]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[13]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[13]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[13]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__211
   (\data_reg[12]_0 ,
    Q,
    \data_reg[12]_1 ,
    clk);
  output [2:0]\data_reg[12]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[12]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[12]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[12]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[12]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__212
   (S,
    Q,
    data,
    \data_reg[11]_0 ,
    \data_reg[11]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[11]_0 ;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[11]_0 ,\data_reg[11]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_747 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__213
   (\data_reg[8]_0 ,
    Q,
    data,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [0:0]\data_reg[8]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;
  wire [0:0]\data_reg[8]_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_746 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__214
   (S,
    Q,
    data,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_749 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__215
   (DI,
    Q,
    data,
    \out_Final_OBUF[23]_inst_i_622 ,
    \out_Final_OBUF[23]_inst_i_622_0 ,
    O,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_622 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_622_0 ;
  input [0:0]O;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_622 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_622_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_618 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_622_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_622 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_619 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_622 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__216
   (\data_reg[6]_0 ,
    Q,
    \out_Final_OBUF[15]_inst_i_129 ,
    \out_Final_OBUF[15]_inst_i_129_0 ,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output \data_reg[6]_0 ;
  output [2:0]Q;
  input [1:0]\out_Final_OBUF[15]_inst_i_129 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_129_0 ;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[6]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_129 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_129_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[15]_inst_i_140 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[15]_inst_i_129 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_129 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[15]_inst_i_129_0 ),
        .O(\data_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__217
   (\data_reg[13]_0 ,
    Q,
    \data_reg[13]_1 ,
    clk);
  output [2:0]\data_reg[13]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[13]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[13]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[13]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[13]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__218
   (\data_reg[12]_0 ,
    Q,
    \data_reg[12]_1 ,
    clk);
  output [2:0]\data_reg[12]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[12]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[12]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[12]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[12]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__219
   (\data_reg[11]_0 ,
    Q,
    \data_reg[11]_1 ,
    clk);
  output [2:0]\data_reg[11]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[11]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[11]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[11]_0 [0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[11]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__22
   (S,
    Q,
    data,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_763 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__220
   (S,
    Q,
    data,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_751 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__221
   (\data_reg[7]_0 ,
    Q,
    data,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [0:0]\data_reg[7]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_750 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__222
   (S,
    Q,
    data,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_753 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__223
   (DI,
    Q,
    \data_reg[5]_0 ,
    data,
    \out_Final_OBUF[23]_inst_i_630 ,
    \out_Final_OBUF[23]_inst_i_630_0 ,
    O,
    \out_Final_OBUF[15]_inst_i_106 ,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output [0:0]\data_reg[5]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_630 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_630_0 ;
  input [0:0]O;
  input [0:0]\out_Final_OBUF[15]_inst_i_106 ;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_106 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_630 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_630_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h60)) 
    \out_Final_OBUF[15]_inst_i_102 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(\out_Final_OBUF[15]_inst_i_106 ),
        .O(\data_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_626 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_630_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_630 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_627 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_630 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__224
   (\data_reg[5]_0 ,
    Q,
    \out_Final_OBUF[15]_inst_i_101 ,
    \out_Final_OBUF[15]_inst_i_101_0 ,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output \data_reg[5]_0 ;
  output [2:0]Q;
  input [1:0]\out_Final_OBUF[15]_inst_i_101 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_101_0 ;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[5]_0 ;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_101 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_101_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[15]_inst_i_131 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[15]_inst_i_101 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_101 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[15]_inst_i_101_0 ),
        .O(\data_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__225
   (\data_reg[12]_0 ,
    Q,
    \data_reg[12]_1 ,
    clk);
  output [2:0]\data_reg[12]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[12]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[12]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[12]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[12]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__226
   (\data_reg[11]_0 ,
    Q,
    \data_reg[11]_1 ,
    clk);
  output [2:0]\data_reg[11]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[11]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[11]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[11]_0 [0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[11]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__227
   (\data_reg[10]_0 ,
    Q,
    \data_reg[10]_1 ,
    clk);
  output [2:0]\data_reg[10]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[10]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[10]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[10]_0 [1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[10]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__228
   (\data_reg[7]_0 ,
    Q,
    data,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [0:0]\data_reg[7]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_741 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(\data_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__229
   (\data_reg[6]_0 ,
    Q,
    data,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [0:0]\data_reg[6]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_740 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__23
   (DI,
    Q,
    data,
    \out_Final_OBUF[23]_inst_i_658 ,
    \out_Final_OBUF[23]_inst_i_658_0 ,
    O,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_658 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_658_0 ;
  input [0:0]O;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_658 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_658_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_654 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_658_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_658 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_655 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_658 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__230
   (\data_reg[5]_0 ,
    Q,
    data,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [0:0]\data_reg[5]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_743 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__231
   (DI,
    Q,
    \data_reg[4]_0 ,
    data,
    \out_Final_OBUF[19]_inst_i_172 ,
    \out_Final_OBUF[19]_inst_i_172_0 ,
    O,
    result,
    \out_Final_OBUF[7]_inst_i_38 ,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[4]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[19]_inst_i_172 ;
  input [0:0]\out_Final_OBUF[19]_inst_i_172_0 ;
  input [0:0]O;
  input [0:0]result;
  input \out_Final_OBUF[7]_inst_i_38 ;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire \data_reg[4]_0 ;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_172 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_172_0 ;
  wire \out_Final_OBUF[7]_inst_i_38 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[19]_inst_i_168 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[19]_inst_i_172_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[19]_inst_i_172 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[19]_inst_i_169 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[19]_inst_i_172 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'hF660)) 
    \out_Final_OBUF[7]_inst_i_78 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(result),
        .I3(\out_Final_OBUF[7]_inst_i_38 ),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__232
   (\data_reg[4]_0 ,
    Q,
    \data_reg[4]_1 ,
    DI,
    \data_reg[3]_0 ,
    \out_Final_OBUF[7]_inst_i_38 ,
    \out_Final_OBUF[7]_inst_i_38_0 ,
    result,
    \out_Final_OBUF[15]_inst_i_63 ,
    \out_Final_OBUF[7]_inst_i_38_1 ,
    \out_Final_OBUF[7]_inst_i_38_2 ,
    \out_Final_OBUF[7]_inst_i_39 ,
    data,
    \out_Final_OBUF[7]_inst_i_39_0 ,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output \data_reg[4]_0 ;
  output [2:0]Q;
  output \data_reg[4]_1 ;
  output [0:0]DI;
  output \data_reg[3]_0 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_38 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_38_0 ;
  input [1:0]result;
  input [0:0]\out_Final_OBUF[15]_inst_i_63 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_38_1 ;
  input \out_Final_OBUF[7]_inst_i_38_2 ;
  input \out_Final_OBUF[7]_inst_i_39 ;
  input [0:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_39_0 ;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]DI;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire \data_reg[3]_0 ;
  wire \data_reg[4]_0 ;
  wire \data_reg[4]_1 ;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_63 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_38 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_38_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_38_1 ;
  wire \out_Final_OBUF[7]_inst_i_38_2 ;
  wire \out_Final_OBUF[7]_inst_i_39 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_39_0 ;
  wire [1:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'hE8)) 
    \out_Final_OBUF[15]_inst_i_98 
       (.I0(\data_reg[4]_0 ),
        .I1(result[1]),
        .I2(\out_Final_OBUF[15]_inst_i_63 ),
        .O(\data_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    \out_Final_OBUF[7]_inst_i_34 
       (.I0(\out_Final_OBUF[7]_inst_i_38_1 ),
        .I1(result[0]),
        .I2(\out_Final_OBUF[7]_inst_i_38 [0]),
        .I3(Q[1]),
        .I4(\out_Final_OBUF[7]_inst_i_38_2 ),
        .I5(\data_reg[3]_0 ),
        .O(DI));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \out_Final_OBUF[7]_inst_i_73 
       (.I0(Q[0]),
        .I1(\out_Final_OBUF[7]_inst_i_39 ),
        .I2(data),
        .I3(\out_Final_OBUF[7]_inst_i_39_0 ),
        .O(\data_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_76 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[7]_inst_i_38 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_38 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[7]_inst_i_38_0 ),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__233
   (\data_reg[11]_0 ,
    Q,
    \data_reg[11]_1 ,
    clk);
  output [2:0]\data_reg[11]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[11]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[11]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[11]_0 [0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[11]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__234
   (\data_reg[10]_0 ,
    Q,
    \data_reg[10]_1 ,
    clk);
  output [2:0]\data_reg[10]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[10]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[10]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[10]_0 [1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[10]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__235
   (\data_reg[9]_0 ,
    Q,
    \data_reg[9]_1 ,
    clk);
  output [2:0]\data_reg[9]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[9]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[9]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[9]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[9]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__236
   (S,
    Q,
    data,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_259 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__237
   (\data_reg[5]_0 ,
    Q,
    data,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [0:0]\data_reg[5]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_258 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__238
   (S,
    Q,
    data,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_261 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__239
   (DI,
    Q,
    \data_reg[3]_0 ,
    data,
    \out_Final_OBUF[7]_inst_i_163 ,
    \out_Final_OBUF[7]_inst_i_163_0 ,
    O,
    \out_Final_OBUF[7]_inst_i_40 ,
    \out_Final_OBUF[7]_inst_i_40_0 ,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[3]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_163 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_163_0 ;
  input [0:0]O;
  input [0:0]\out_Final_OBUF[7]_inst_i_40 ;
  input \out_Final_OBUF[7]_inst_i_40_0 ;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire \data_reg[3]_0 ;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_163 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_163_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_40 ;
  wire \out_Final_OBUF[7]_inst_i_40_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[7]_inst_i_159 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[7]_inst_i_163_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_163 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[7]_inst_i_160 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[7]_inst_i_163 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_74 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(\out_Final_OBUF[7]_inst_i_40 ),
        .I3(\out_Final_OBUF[7]_inst_i_40_0 ),
        .O(\data_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__24
   (\data_reg[6]_0 ,
    Q,
    \out_Final_OBUF[15]_inst_i_134 ,
    \out_Final_OBUF[15]_inst_i_134_0 ,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output \data_reg[6]_0 ;
  output [2:0]Q;
  input [1:0]\out_Final_OBUF[15]_inst_i_134 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_134_0 ;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[6]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_134 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_134_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[15]_inst_i_141 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[15]_inst_i_134 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_134 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[15]_inst_i_134_0 ),
        .O(\data_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__240
   (\data_reg[3]_0 ,
    Q,
    \data_reg[4]_0 ,
    \out_Final_OBUF[7]_inst_i_78 ,
    \out_Final_OBUF[7]_inst_i_78_0 ,
    \out_Final_OBUF[7]_inst_i_39 ,
    \out_Final_OBUF[7]_inst_i_39_0 ,
    result,
    \data_reg[4]_1 ,
    \data_reg[4]_2 ,
    clk);
  output \data_reg[3]_0 ;
  output [2:0]Q;
  output \data_reg[4]_0 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_78 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_78_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_39 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_39_0 ;
  input [0:0]result;
  input [3:0]\data_reg[4]_1 ;
  input [3:0]\data_reg[4]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[3]_0 ;
  wire \data_reg[4]_0 ;
  wire [3:0]\data_reg[4]_1 ;
  wire [3:0]\data_reg[4]_2 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_39 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_39_0 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_78 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_78_0 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[4]_1 ,\data_reg[4]_2 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_72 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[7]_inst_i_78 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_78 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[7]_inst_i_78_0 ),
        .O(\data_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_79 
       (.I0(\data_reg[3]_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_39 ),
        .I2(\out_Final_OBUF[7]_inst_i_39_0 ),
        .I3(result),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__241
   (\data_reg[10]_0 ,
    Q,
    \data_reg[10]_1 ,
    clk);
  output [2:0]\data_reg[10]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[10]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[10]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[10]_0 [1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[10]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__242
   (\data_reg[9]_0 ,
    Q,
    \data_reg[9]_1 ,
    clk);
  output [2:0]\data_reg[9]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[9]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[9]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[9]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[9]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__243
   (\data_reg[8]_0 ,
    Q,
    \data_reg[8]_1 ,
    clk);
  output [2:0]\data_reg[8]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[8]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[8]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[8]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[8]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__244
   (S,
    Q,
    data,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_255 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__245
   (\data_reg[4]_0 ,
    Q,
    data,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [0:0]\data_reg[4]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[4]_0 ;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_254 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__246
   (S,
    Q,
    data,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_257 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__247
   (DI,
    Q,
    data,
    \out_Final_OBUF[7]_inst_i_154 ,
    \out_Final_OBUF[7]_inst_i_154_0 ,
    O,
    \data_reg[4]_0 ,
    \data_reg[4]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_154 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_154_0 ;
  input [0:0]O;
  input [3:0]\data_reg[4]_0 ;
  input [3:0]\data_reg[4]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[4]_0 ;
  wire [3:0]\data_reg[4]_1 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_154 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_154_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[4]_0 ,\data_reg[4]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[7]_inst_i_150 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[7]_inst_i_154_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_154 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[7]_inst_i_151 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[7]_inst_i_154 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__248
   (\data_reg[2]_0 ,
    Q,
    \sum_b[3]_291 ,
    \out_Final_OBUF[7]_inst_i_73 ,
    \out_Final_OBUF[7]_inst_i_73_0 ,
    data,
    \out_Final_OBUF[3]_inst_i_10 ,
    \data_reg[3]_0 ,
    \data_reg[3]_1 ,
    clk);
  output \data_reg[2]_0 ;
  output [2:0]Q;
  output [0:0]\sum_b[3]_291 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_73 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_73_0 ;
  input [0:0]data;
  input [0:0]\out_Final_OBUF[3]_inst_i_10 ;
  input [3:0]\data_reg[3]_0 ;
  input [3:0]\data_reg[3]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire \data_reg[2]_0 ;
  wire [3:0]\data_reg[3]_0 ;
  wire [3:0]\data_reg[3]_1 ;
  wire [0:0]\out_Final_OBUF[3]_inst_i_10 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_73 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_73_0 ;
  wire [0:0]\sum_b[3]_291 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[3]_0 ,\data_reg[3]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h96)) 
    \out_Final_OBUF[3]_inst_i_13 
       (.I0(Q[0]),
        .I1(data),
        .I2(\out_Final_OBUF[3]_inst_i_10 ),
        .O(\sum_b[3]_291 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_156 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[7]_inst_i_73 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_73 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[7]_inst_i_73_0 ),
        .O(\data_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__249
   (\data_reg[9]_0 ,
    Q,
    \data_reg[9]_1 ,
    clk);
  output [2:0]\data_reg[9]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[9]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[9]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[9]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[9]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__25
   (\data_reg[13]_0 ,
    Q,
    \data_reg[13]_1 ,
    clk);
  output [2:0]\data_reg[13]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[13]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[13]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[13]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[13]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__250
   (\data_reg[8]_0 ,
    Q,
    \data_reg[8]_1 ,
    clk);
  output [2:0]\data_reg[8]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[8]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[8]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[8]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[8]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__251
   (\data_reg[7]_0 ,
    Q,
    \data_reg[7]_1 ,
    clk);
  output [2:0]\data_reg[7]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[7]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[7]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[7]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[7]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__252
   (S,
    Q,
    data,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_251 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__253
   (\data_reg[3]_0 ,
    Q,
    data,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output [0:0]\data_reg[3]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[3]_0 ;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_250 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__254
   (S,
    Q,
    data,
    \data_reg[4]_0 ,
    \data_reg[4]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[4]_0 ;
  input [3:0]\data_reg[4]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[4]_0 ;
  wire [3:0]\data_reg[4]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[4]_0 ,\data_reg[4]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_253 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__255
   (\data_reg[3]_0 ,
    Q,
    data,
    \out_Final_OBUF[7]_inst_i_146 ,
    \out_Final_OBUF[7]_inst_i_146_0 ,
    O,
    \data_reg[3]_1 ,
    \data_reg[3]_2 ,
    clk);
  output [1:0]\data_reg[3]_0 ;
  output [2:0]Q;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_146 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_146_0 ;
  input [0:0]O;
  input [3:0]\data_reg[3]_1 ;
  input [3:0]\data_reg[3]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [1:0]\data_reg[3]_0 ;
  wire [3:0]\data_reg[3]_1 ;
  wire [3:0]\data_reg[3]_2 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_146 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_146_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[3]_1 ,\data_reg[3]_2 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[7]_inst_i_142 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[7]_inst_i_146_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_146 ),
        .I5(Q[1]),
        .O(\data_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[7]_inst_i_143 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[7]_inst_i_146 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(\data_reg[3]_0 [0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__26
   (\data_reg[12]_0 ,
    Q,
    \data_reg[12]_1 ,
    clk);
  output [2:0]\data_reg[12]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[12]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[12]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[12]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[12]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__27
   (\data_reg[11]_0 ,
    Q,
    \data_reg[11]_1 ,
    clk);
  output [2:0]\data_reg[11]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[11]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[11]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[11]_0 [0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[11]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__28
   (S,
    Q,
    data,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_765 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__29
   (\data_reg[7]_0 ,
    Q,
    data,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [0:0]\data_reg[7]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_764 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__3
   (\data_reg[14]_0 ,
    Q,
    \data_reg[14]_1 ,
    clk);
  output [2:0]\data_reg[14]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[14]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[14]_0 ;
  wire [3:0]\data_reg[14]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[14]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[14]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[14]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[14]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__30
   (S,
    Q,
    data,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_767 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__31
   (DI,
    Q,
    \data_reg[5]_0 ,
    data,
    \out_Final_OBUF[23]_inst_i_666 ,
    \out_Final_OBUF[23]_inst_i_666_0 ,
    O,
    \out_Final_OBUF[15]_inst_i_117 ,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output [0:0]\data_reg[5]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_666 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_666_0 ;
  input [0:0]O;
  input [0:0]\out_Final_OBUF[15]_inst_i_117 ;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_117 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_666 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_666_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h60)) 
    \out_Final_OBUF[15]_inst_i_113 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(\out_Final_OBUF[15]_inst_i_117 ),
        .O(\data_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_662 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_666_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_666 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_663 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_666 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__32
   (\data_reg[5]_0 ,
    Q,
    \out_Final_OBUF[15]_inst_i_112 ,
    \out_Final_OBUF[15]_inst_i_112_0 ,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output \data_reg[5]_0 ;
  output [2:0]Q;
  input [1:0]\out_Final_OBUF[15]_inst_i_112 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_112_0 ;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[5]_0 ;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_112 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_112_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[15]_inst_i_136 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[15]_inst_i_112 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_112 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[15]_inst_i_112_0 ),
        .O(\data_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__33
   (\data_reg[12]_0 ,
    Q,
    \data_reg[12]_1 ,
    clk);
  output [2:0]\data_reg[12]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[12]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[12]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[12]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[12]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__34
   (\data_reg[11]_0 ,
    Q,
    \data_reg[11]_1 ,
    clk);
  output [2:0]\data_reg[11]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[11]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[11]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[11]_0 [0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[11]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__35
   (\data_reg[10]_0 ,
    Q,
    \data_reg[10]_1 ,
    clk);
  output [2:0]\data_reg[10]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[10]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[10]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[10]_0 [1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[10]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__36
   (\data_reg[7]_0 ,
    Q,
    data,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [0:0]\data_reg[7]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_755 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(\data_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__37
   (\data_reg[6]_0 ,
    Q,
    data,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [0:0]\data_reg[6]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_754 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__38
   (\data_reg[5]_0 ,
    Q,
    data,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [0:0]\data_reg[5]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_757 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__39
   (DI,
    Q,
    \data_reg[4]_0 ,
    data,
    \out_Final_OBUF[19]_inst_i_196 ,
    \out_Final_OBUF[19]_inst_i_196_0 ,
    O,
    result,
    \out_Final_OBUF[7]_inst_i_46 ,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[4]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[19]_inst_i_196 ;
  input [0:0]\out_Final_OBUF[19]_inst_i_196_0 ;
  input [0:0]O;
  input [0:0]result;
  input \out_Final_OBUF[7]_inst_i_46 ;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire \data_reg[4]_0 ;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_196 ;
  wire [0:0]\out_Final_OBUF[19]_inst_i_196_0 ;
  wire \out_Final_OBUF[7]_inst_i_46 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[19]_inst_i_192 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[19]_inst_i_196_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[19]_inst_i_196 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[19]_inst_i_193 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[19]_inst_i_196 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'hF660)) 
    \out_Final_OBUF[7]_inst_i_88 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(result),
        .I3(\out_Final_OBUF[7]_inst_i_46 ),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__4
   (S,
    Q,
    data,
    \data_reg[13]_0 ,
    \data_reg[13]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[13]_0 ;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[13]_0 ,\data_reg[13]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_681 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__40
   (\data_reg[4]_0 ,
    Q,
    \data_reg[4]_1 ,
    DI,
    \data_reg[3]_0 ,
    \out_Final_OBUF[7]_inst_i_46 ,
    \out_Final_OBUF[7]_inst_i_46_0 ,
    result,
    \out_Final_OBUF[15]_inst_i_72 ,
    \out_Final_OBUF[7]_inst_i_46_1 ,
    \out_Final_OBUF[7]_inst_i_46_2 ,
    \out_Final_OBUF[7]_inst_i_47 ,
    data,
    \out_Final_OBUF[7]_inst_i_47_0 ,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output \data_reg[4]_0 ;
  output [2:0]Q;
  output \data_reg[4]_1 ;
  output [0:0]DI;
  output \data_reg[3]_0 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_46 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_46_0 ;
  input [1:0]result;
  input [0:0]\out_Final_OBUF[15]_inst_i_72 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_46_1 ;
  input \out_Final_OBUF[7]_inst_i_46_2 ;
  input \out_Final_OBUF[7]_inst_i_47 ;
  input [0:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_47_0 ;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]DI;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire \data_reg[3]_0 ;
  wire \data_reg[4]_0 ;
  wire \data_reg[4]_1 ;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_72 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_46 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_46_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_46_1 ;
  wire \out_Final_OBUF[7]_inst_i_46_2 ;
  wire \out_Final_OBUF[7]_inst_i_47 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_47_0 ;
  wire [1:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'hE8)) 
    \out_Final_OBUF[15]_inst_i_109 
       (.I0(\data_reg[4]_0 ),
        .I1(result[1]),
        .I2(\out_Final_OBUF[15]_inst_i_72 ),
        .O(\data_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    \out_Final_OBUF[7]_inst_i_42 
       (.I0(\out_Final_OBUF[7]_inst_i_46_1 ),
        .I1(result[0]),
        .I2(\out_Final_OBUF[7]_inst_i_46 [0]),
        .I3(Q[1]),
        .I4(\out_Final_OBUF[7]_inst_i_46_2 ),
        .I5(\data_reg[3]_0 ),
        .O(DI));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \out_Final_OBUF[7]_inst_i_83 
       (.I0(Q[0]),
        .I1(\out_Final_OBUF[7]_inst_i_47 ),
        .I2(data),
        .I3(\out_Final_OBUF[7]_inst_i_47_0 ),
        .O(\data_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_86 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[7]_inst_i_46 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_46 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[7]_inst_i_46_0 ),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__41
   (\data_reg[11]_0 ,
    Q,
    \data_reg[11]_1 ,
    clk);
  output [2:0]\data_reg[11]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[11]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[11]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[11]_0 [0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[11]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__42
   (\data_reg[10]_0 ,
    Q,
    \data_reg[10]_1 ,
    clk);
  output [2:0]\data_reg[10]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[10]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[10]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[10]_0 [1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[10]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__43
   (\data_reg[9]_0 ,
    Q,
    \data_reg[9]_1 ,
    clk);
  output [2:0]\data_reg[9]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[9]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[9]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[9]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[9]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__44
   (S,
    Q,
    data,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_271 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__45
   (\data_reg[5]_0 ,
    Q,
    data,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [0:0]\data_reg[5]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_270 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__46
   (S,
    Q,
    data,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_273 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__47
   (DI,
    Q,
    \data_reg[3]_0 ,
    data,
    \out_Final_OBUF[7]_inst_i_188 ,
    \out_Final_OBUF[7]_inst_i_188_0 ,
    O,
    \out_Final_OBUF[7]_inst_i_48 ,
    \out_Final_OBUF[7]_inst_i_48_0 ,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[3]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_188 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_188_0 ;
  input [0:0]O;
  input [0:0]\out_Final_OBUF[7]_inst_i_48 ;
  input \out_Final_OBUF[7]_inst_i_48_0 ;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire \data_reg[3]_0 ;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_188 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_188_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_48 ;
  wire \out_Final_OBUF[7]_inst_i_48_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[7]_inst_i_184 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[7]_inst_i_188_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_188 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[7]_inst_i_185 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[7]_inst_i_188 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_84 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(\out_Final_OBUF[7]_inst_i_48 ),
        .I3(\out_Final_OBUF[7]_inst_i_48_0 ),
        .O(\data_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__48
   (\data_reg[3]_0 ,
    Q,
    \data_reg[4]_0 ,
    \out_Final_OBUF[7]_inst_i_88 ,
    \out_Final_OBUF[7]_inst_i_88_0 ,
    \out_Final_OBUF[7]_inst_i_47 ,
    \out_Final_OBUF[7]_inst_i_47_0 ,
    result,
    \data_reg[4]_1 ,
    \data_reg[4]_2 ,
    clk);
  output \data_reg[3]_0 ;
  output [2:0]Q;
  output \data_reg[4]_0 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_88 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_88_0 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_47 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_47_0 ;
  input [0:0]result;
  input [3:0]\data_reg[4]_1 ;
  input [3:0]\data_reg[4]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[3]_0 ;
  wire \data_reg[4]_0 ;
  wire [3:0]\data_reg[4]_1 ;
  wire [3:0]\data_reg[4]_2 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_47 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_47_0 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_88 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_88_0 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[4]_1 ,\data_reg[4]_2 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_82 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[7]_inst_i_88 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_88 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[7]_inst_i_88_0 ),
        .O(\data_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[7]_inst_i_89 
       (.I0(\data_reg[3]_0 ),
        .I1(\out_Final_OBUF[7]_inst_i_47 ),
        .I2(\out_Final_OBUF[7]_inst_i_47_0 ),
        .I3(result),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__49
   (\data_reg[10]_0 ,
    Q,
    \data_reg[10]_1 ,
    clk);
  output [2:0]\data_reg[10]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[10]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[10]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[10]_0 [1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[10]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__5
   (\data_reg[10]_0 ,
    Q,
    data,
    \data_reg[12]_0 ,
    \data_reg[12]_1 ,
    clk);
  output [0:0]\data_reg[10]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[12]_0 ;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[12]_0 ,\data_reg[12]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_680 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[10]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__50
   (\data_reg[9]_0 ,
    Q,
    \data_reg[9]_1 ,
    clk);
  output [2:0]\data_reg[9]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[9]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[9]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[9]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[9]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__51
   (\data_reg[8]_0 ,
    Q,
    \data_reg[8]_1 ,
    clk);
  output [2:0]\data_reg[8]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[8]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[8]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[8]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[8]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__52
   (S,
    Q,
    data,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_267 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__53
   (\data_reg[4]_0 ,
    Q,
    data,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [0:0]\data_reg[4]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[4]_0 ;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_266 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__54
   (S,
    Q,
    data,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_269 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__55
   (DI,
    Q,
    data,
    \out_Final_OBUF[7]_inst_i_179 ,
    \out_Final_OBUF[7]_inst_i_179_0 ,
    O,
    \data_reg[4]_0 ,
    \data_reg[4]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_179 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_179_0 ;
  input [0:0]O;
  input [3:0]\data_reg[4]_0 ;
  input [3:0]\data_reg[4]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[4]_0 ;
  wire [3:0]\data_reg[4]_1 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_179 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_179_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[4]_0 ,\data_reg[4]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[7]_inst_i_175 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[7]_inst_i_179_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_179 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[7]_inst_i_176 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[7]_inst_i_179 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__56
   (\data_reg[2]_0 ,
    Q,
    \out_Final_OBUF[7]_inst_i_83 ,
    \out_Final_OBUF[7]_inst_i_83_0 ,
    \data_reg[3]_0 ,
    \data_reg[3]_1 ,
    clk);
  output \data_reg[2]_0 ;
  output [2:0]Q;
  input [1:0]\out_Final_OBUF[7]_inst_i_83 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_83_0 ;
  input [3:0]\data_reg[3]_0 ;
  input [3:0]\data_reg[3]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[2]_0 ;
  wire [3:0]\data_reg[3]_0 ;
  wire [3:0]\data_reg[3]_1 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_83 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_83_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[3]_0 ,\data_reg[3]_1 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_181 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[7]_inst_i_83 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_83 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[7]_inst_i_83_0 ),
        .O(\data_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__57
   (\data_reg[9]_0 ,
    Q,
    \data_reg[9]_1 ,
    clk);
  output [2:0]\data_reg[9]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[9]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[9]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[9]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[9]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__58
   (\data_reg[8]_0 ,
    Q,
    \data_reg[8]_1 ,
    clk);
  output [2:0]\data_reg[8]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[8]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[8]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[8]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[8]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__59
   (\data_reg[7]_0 ,
    Q,
    \data_reg[7]_1 ,
    clk);
  output [2:0]\data_reg[7]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[7]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[7]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[7]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[7]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__6
   (S,
    Q,
    data,
    \data_reg[11]_0 ,
    \data_reg[11]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[11]_0 ;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[11]_0 ,\data_reg[11]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_683 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__60
   (S,
    Q,
    data,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_263 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__61
   (\data_reg[3]_0 ,
    Q,
    data,
    \data_reg[5]_0 ,
    \data_reg[5]_1 ,
    clk);
  output [0:0]\data_reg[3]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[5]_0 ;
  input [3:0]\data_reg[5]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[3]_0 ;
  wire [3:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[5]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[5]_0 ,\data_reg[5]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_262 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__62
   (S,
    Q,
    data,
    \data_reg[4]_0 ,
    \data_reg[4]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[4]_0 ;
  input [3:0]\data_reg[4]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[4]_0 ;
  wire [3:0]\data_reg[4]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[4]_0 ,\data_reg[4]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[7]_inst_i_265 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__63
   (\data_reg[3]_0 ,
    Q,
    data,
    \out_Final_OBUF[7]_inst_i_171 ,
    \out_Final_OBUF[7]_inst_i_171_0 ,
    O,
    \data_reg[3]_1 ,
    \data_reg[3]_2 ,
    clk);
  output [1:0]\data_reg[3]_0 ;
  output [2:0]Q;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[7]_inst_i_171 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_171_0 ;
  input [0:0]O;
  input [3:0]\data_reg[3]_1 ;
  input [3:0]\data_reg[3]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [1:0]\data_reg[3]_0 ;
  wire [3:0]\data_reg[3]_1 ;
  wire [3:0]\data_reg[3]_2 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_171 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_171_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[3]_1 ,\data_reg[3]_2 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[7]_inst_i_167 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[7]_inst_i_171_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[7]_inst_i_171 ),
        .I5(Q[1]),
        .O(\data_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[7]_inst_i_168 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[7]_inst_i_171 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(\data_reg[3]_0 [0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__64
   (DI,
    \data_reg[1]_0 ,
    \data_reg[2]_0 ,
    Q,
    \out_Final_OBUF[7]_inst_i_48 ,
    \out_Final_OBUF[7]_inst_i_48_0 ,
    \out_Final_OBUF[7]_inst_i_45 ,
    \out_Final_OBUF[7]_inst_i_45_0 ,
    \data_reg[2]_1 ,
    \data_reg[2]_2 ,
    clk);
  output [0:0]DI;
  output \data_reg[1]_0 ;
  output [2:0]\data_reg[2]_0 ;
  input [0:0]Q;
  input [0:0]\out_Final_OBUF[7]_inst_i_48 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_48_0 ;
  input [1:0]\out_Final_OBUF[7]_inst_i_45 ;
  input [0:0]\out_Final_OBUF[7]_inst_i_45_0 ;
  input [3:0]\data_reg[2]_1 ;
  input [3:0]\data_reg[2]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]DI;
  wire [0:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[1]_0 ;
  wire [2:0]\data_reg[2]_0 ;
  wire [3:0]\data_reg[2]_1 ;
  wire [3:0]\data_reg[2]_2 ;
  wire [1:0]\out_Final_OBUF[7]_inst_i_45 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_45_0 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_48 ;
  wire [0:0]\out_Final_OBUF[7]_inst_i_48_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[0] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[2]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[2]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[2]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[2]_1 ,\data_reg[2]_2 }),
        .spo(data_reg));
  LUT4 #(
    .INIT(16'h8228)) 
    \out_Final_OBUF[7]_inst_i_44 
       (.I0(\data_reg[1]_0 ),
        .I1(Q),
        .I2(\out_Final_OBUF[7]_inst_i_48 ),
        .I3(\out_Final_OBUF[7]_inst_i_48_0 ),
        .O(DI));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[7]_inst_i_85 
       (.I0(\data_reg[2]_0 [1]),
        .I1(\out_Final_OBUF[7]_inst_i_45 [0]),
        .I2(\out_Final_OBUF[7]_inst_i_45 [1]),
        .I3(\data_reg[2]_0 [2]),
        .I4(\out_Final_OBUF[7]_inst_i_45_0 ),
        .O(\data_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__65
   (\data_reg[16]_0 ,
    Q,
    \data_reg[16]_1 ,
    clk);
  output [2:0]\data_reg[16]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[16]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[16]_0 ;
  wire [3:0]\data_reg[16]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[16]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[16]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[16] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[16]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[16]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__66
   (\data_reg[15]_0 ,
    Q,
    \data_reg[15]_1 ,
    clk);
  output [2:0]\data_reg[15]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[15]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[15]_0 ;
  wire [3:0]\data_reg[15]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[15]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[15]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[15]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[15]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__67
   (\data_reg[14]_0 ,
    Q,
    \data_reg[14]_1 ,
    clk);
  output [2:0]\data_reg[14]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[14]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[14]_0 ;
  wire [3:0]\data_reg[14]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[14]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[14]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[14]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[14]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__68
   (S,
    Q,
    data,
    \data_reg[13]_0 ,
    \data_reg[13]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[13]_0 ;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[13]_0 ,\data_reg[13]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_697 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__69
   (\data_reg[10]_0 ,
    Q,
    data,
    \data_reg[12]_0 ,
    \data_reg[12]_1 ,
    clk);
  output [0:0]\data_reg[10]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[12]_0 ;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[12]_0 ,\data_reg[12]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_696 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[10]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__7
   (DI,
    Q,
    \data_reg[8]_0 ,
    data,
    \out_Final_OBUF[23]_inst_i_486 ,
    \out_Final_OBUF[23]_inst_i_486_0 ,
    O,
    result,
    \out_Final_OBUF[15]_inst_i_114 ,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[8]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_486 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_486_0 ;
  input [0:0]O;
  input [0:0]result;
  input \out_Final_OBUF[15]_inst_i_114 ;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;
  wire \data_reg[8]_0 ;
  wire \out_Final_OBUF[15]_inst_i_114 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_486 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_486_0 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT4 #(
    .INIT(16'hF660)) 
    \out_Final_OBUF[23]_inst_i_463 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(result),
        .I3(\out_Final_OBUF[15]_inst_i_114 ),
        .O(\data_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_482 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_486_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_486 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_483 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_486 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__70
   (S,
    Q,
    data,
    \data_reg[11]_0 ,
    \data_reg[11]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[11]_0 ;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[11]_0 ,\data_reg[11]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_699 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__71
   (DI,
    Q,
    \data_reg[8]_0 ,
    data,
    \out_Final_OBUF[23]_inst_i_376 ,
    \out_Final_OBUF[23]_inst_i_376_0 ,
    O,
    result,
    \out_Final_OBUF[15]_inst_i_92 ,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[8]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_376 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_376_0 ;
  input [0:0]O;
  input [0:0]result;
  input \out_Final_OBUF[15]_inst_i_92 ;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;
  wire \data_reg[8]_0 ;
  wire \out_Final_OBUF[15]_inst_i_92 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_376 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_376_0 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT4 #(
    .INIT(16'hF660)) 
    \out_Final_OBUF[23]_inst_i_353 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(result),
        .I3(\out_Final_OBUF[15]_inst_i_92 ),
        .O(\data_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_372 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_376_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_376 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_373 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_376 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__72
   (\data_reg[8]_0 ,
    Q,
    \data_reg[8]_1 ,
    \data_reg[8]_2 ,
    \data_reg[7]_0 ,
    \out_Final_OBUF[15]_inst_i_92 ,
    \out_Final_OBUF[15]_inst_i_92_0 ,
    result,
    \out_Final_OBUF[23]_inst_i_158 ,
    \out_Final_OBUF[15]_inst_i_92_1 ,
    \out_Final_OBUF[15]_inst_i_92_2 ,
    \out_Final_OBUF[15]_inst_i_93 ,
    data,
    \out_Final_OBUF[15]_inst_i_93_0 ,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output \data_reg[8]_0 ;
  output [2:0]Q;
  output \data_reg[8]_1 ;
  output [0:0]\data_reg[8]_2 ;
  output \data_reg[7]_0 ;
  input [1:0]\out_Final_OBUF[15]_inst_i_92 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_92_0 ;
  input [1:0]result;
  input [0:0]\out_Final_OBUF[23]_inst_i_158 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_92_1 ;
  input \out_Final_OBUF[15]_inst_i_92_2 ;
  input \out_Final_OBUF[15]_inst_i_93 ;
  input [0:0]data;
  input [0:0]\out_Final_OBUF[15]_inst_i_93_0 ;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire \data_reg[7]_0 ;
  wire \data_reg[8]_0 ;
  wire \data_reg[8]_1 ;
  wire [0:0]\data_reg[8]_2 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_92 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_92_0 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_92_1 ;
  wire \out_Final_OBUF[15]_inst_i_92_2 ;
  wire \out_Final_OBUF[15]_inst_i_93 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_93_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_158 ;
  wire [1:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \out_Final_OBUF[15]_inst_i_124 
       (.I0(Q[0]),
        .I1(\out_Final_OBUF[15]_inst_i_93 ),
        .I2(data),
        .I3(\out_Final_OBUF[15]_inst_i_93_0 ),
        .O(\data_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    \out_Final_OBUF[15]_inst_i_88 
       (.I0(\out_Final_OBUF[15]_inst_i_92_1 ),
        .I1(result[0]),
        .I2(\out_Final_OBUF[15]_inst_i_92 [0]),
        .I3(Q[1]),
        .I4(\out_Final_OBUF[15]_inst_i_92_2 ),
        .I5(\data_reg[7]_0 ),
        .O(\data_reg[8]_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \out_Final_OBUF[23]_inst_i_351 
       (.I0(\data_reg[8]_0 ),
        .I1(result[1]),
        .I2(\out_Final_OBUF[23]_inst_i_158 ),
        .O(\data_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[23]_inst_i_352 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[15]_inst_i_92 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_92 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[15]_inst_i_92_0 ),
        .O(\data_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__73
   (\data_reg[15]_0 ,
    Q,
    \data_reg[15]_1 ,
    clk);
  output [2:0]\data_reg[15]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[15]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[15]_0 ;
  wire [3:0]\data_reg[15]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[15]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[15]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[15]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[15]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__74
   (\data_reg[14]_0 ,
    Q,
    \data_reg[14]_1 ,
    clk);
  output [2:0]\data_reg[14]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[14]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[14]_0 ;
  wire [3:0]\data_reg[14]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[14]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[14]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[14]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[14]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__75
   (\data_reg[13]_0 ,
    Q,
    \data_reg[13]_1 ,
    clk);
  output [2:0]\data_reg[13]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[13]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[13]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[13]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[13]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__76
   (S,
    Q,
    data,
    \data_reg[12]_0 ,
    \data_reg[12]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[12]_0 ;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[12]_0 ,\data_reg[12]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_701 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__77
   (\data_reg[9]_0 ,
    Q,
    data,
    \data_reg[11]_0 ,
    \data_reg[11]_1 ,
    clk);
  output [0:0]\data_reg[9]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[11]_0 ;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;
  wire [0:0]\data_reg[9]_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[11]_0 ,\data_reg[11]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_700 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__78
   (S,
    Q,
    data,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_703 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__79
   (DI,
    Q,
    \data_reg[7]_0 ,
    data,
    \out_Final_OBUF[23]_inst_i_384 ,
    \out_Final_OBUF[23]_inst_i_384_0 ,
    O,
    \out_Final_OBUF[15]_inst_i_94 ,
    \out_Final_OBUF[15]_inst_i_94_0 ,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output \data_reg[7]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_384 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_384_0 ;
  input [0:0]O;
  input [0:0]\out_Final_OBUF[15]_inst_i_94 ;
  input \out_Final_OBUF[15]_inst_i_94_0 ;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire \data_reg[7]_0 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_94 ;
  wire \out_Final_OBUF[15]_inst_i_94_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_384 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_384_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[15]_inst_i_125 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(\out_Final_OBUF[15]_inst_i_94 ),
        .I3(\out_Final_OBUF[15]_inst_i_94_0 ),
        .O(\data_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_380 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_384_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_384 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_381 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_384 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__8
   (\data_reg[8]_0 ,
    Q,
    \data_reg[8]_1 ,
    \data_reg[8]_2 ,
    \data_reg[7]_0 ,
    \out_Final_OBUF[15]_inst_i_114 ,
    \out_Final_OBUF[15]_inst_i_114_0 ,
    result,
    \out_Final_OBUF[23]_inst_i_202 ,
    \out_Final_OBUF[15]_inst_i_114_1 ,
    \out_Final_OBUF[15]_inst_i_114_2 ,
    \out_Final_OBUF[15]_inst_i_115 ,
    data,
    \out_Final_OBUF[15]_inst_i_115_0 ,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output \data_reg[8]_0 ;
  output [2:0]Q;
  output \data_reg[8]_1 ;
  output [0:0]\data_reg[8]_2 ;
  output \data_reg[7]_0 ;
  input [1:0]\out_Final_OBUF[15]_inst_i_114 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_114_0 ;
  input [1:0]result;
  input [0:0]\out_Final_OBUF[23]_inst_i_202 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_114_1 ;
  input \out_Final_OBUF[15]_inst_i_114_2 ;
  input \out_Final_OBUF[15]_inst_i_115 ;
  input [0:0]data;
  input [0:0]\out_Final_OBUF[15]_inst_i_115_0 ;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire \data_reg[7]_0 ;
  wire \data_reg[8]_0 ;
  wire \data_reg[8]_1 ;
  wire [0:0]\data_reg[8]_2 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_114 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_114_0 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_114_1 ;
  wire \out_Final_OBUF[15]_inst_i_114_2 ;
  wire \out_Final_OBUF[15]_inst_i_115 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_115_0 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_202 ;
  wire [1:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'hBEEBEBBE28828228)) 
    \out_Final_OBUF[15]_inst_i_110 
       (.I0(\out_Final_OBUF[15]_inst_i_114_1 ),
        .I1(result[0]),
        .I2(\out_Final_OBUF[15]_inst_i_114 [0]),
        .I3(Q[1]),
        .I4(\out_Final_OBUF[15]_inst_i_114_2 ),
        .I5(\data_reg[7]_0 ),
        .O(\data_reg[8]_2 ));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \out_Final_OBUF[15]_inst_i_134 
       (.I0(Q[0]),
        .I1(\out_Final_OBUF[15]_inst_i_115 ),
        .I2(data),
        .I3(\out_Final_OBUF[15]_inst_i_115_0 ),
        .O(\data_reg[7]_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \out_Final_OBUF[23]_inst_i_461 
       (.I0(\data_reg[8]_0 ),
        .I1(result[1]),
        .I2(\out_Final_OBUF[23]_inst_i_202 ),
        .O(\data_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[23]_inst_i_462 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[15]_inst_i_114 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_114 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[15]_inst_i_114_0 ),
        .O(\data_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__80
   (\data_reg[7]_0 ,
    Q,
    \data_reg[8]_0 ,
    \out_Final_OBUF[23]_inst_i_353 ,
    \out_Final_OBUF[23]_inst_i_353_0 ,
    \out_Final_OBUF[15]_inst_i_93 ,
    \out_Final_OBUF[15]_inst_i_93_0 ,
    result,
    \data_reg[8]_1 ,
    \data_reg[8]_2 ,
    clk);
  output \data_reg[7]_0 ;
  output [2:0]Q;
  output \data_reg[8]_0 ;
  input [1:0]\out_Final_OBUF[23]_inst_i_353 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_353_0 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_93 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_93_0 ;
  input [0:0]result;
  input [3:0]\data_reg[8]_1 ;
  input [3:0]\data_reg[8]_2 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[7]_0 ;
  wire \data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;
  wire [3:0]\data_reg[8]_2 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_93 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_93_0 ;
  wire [1:0]\out_Final_OBUF[23]_inst_i_353 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_353_0 ;
  wire [0:0]result;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_1 ,\data_reg[8]_2 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[15]_inst_i_123 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[23]_inst_i_353 [0]),
        .I2(\out_Final_OBUF[23]_inst_i_353 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[23]_inst_i_353_0 ),
        .O(\data_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \out_Final_OBUF[15]_inst_i_127 
       (.I0(\data_reg[7]_0 ),
        .I1(\out_Final_OBUF[15]_inst_i_93 ),
        .I2(\out_Final_OBUF[15]_inst_i_93_0 ),
        .I3(result),
        .O(\data_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__81
   (\data_reg[14]_0 ,
    Q,
    \data_reg[14]_1 ,
    clk);
  output [2:0]\data_reg[14]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[14]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[14]_0 ;
  wire [3:0]\data_reg[14]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[14]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[14]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[14]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[14]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__82
   (\data_reg[13]_0 ,
    Q,
    \data_reg[13]_1 ,
    clk);
  output [2:0]\data_reg[13]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[13]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[13]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[13]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[13]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__83
   (\data_reg[12]_0 ,
    Q,
    \data_reg[12]_1 ,
    clk);
  output [2:0]\data_reg[12]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[12]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[12]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[12]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[12]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__84
   (S,
    Q,
    data,
    \data_reg[11]_0 ,
    \data_reg[11]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[11]_0 ;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[11]_0 ,\data_reg[11]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_733 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__85
   (\data_reg[8]_0 ,
    Q,
    data,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [0:0]\data_reg[8]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;
  wire [0:0]\data_reg[8]_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_732 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__86
   (S,
    Q,
    data,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_735 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__87
   (DI,
    Q,
    data,
    \out_Final_OBUF[23]_inst_i_586 ,
    \out_Final_OBUF[23]_inst_i_586_0 ,
    O,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_586 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_586_0 ;
  input [0:0]O;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_586 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_586_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_582 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_586_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_586 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_583 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_586 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__88
   (\data_reg[6]_0 ,
    Q,
    \out_Final_OBUF[15]_inst_i_124 ,
    \out_Final_OBUF[15]_inst_i_124_0 ,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output \data_reg[6]_0 ;
  output [2:0]Q;
  input [1:0]\out_Final_OBUF[15]_inst_i_124 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_124_0 ;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[6]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_124 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_124_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[15]_inst_i_139 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[15]_inst_i_124 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_124 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[15]_inst_i_124_0 ),
        .O(\data_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__89
   (\data_reg[13]_0 ,
    Q,
    \data_reg[13]_1 ,
    clk);
  output [2:0]\data_reg[13]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[13]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[13]_0 ;
  wire [3:0]\data_reg[13]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[13]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[13]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[13]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[13]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__9
   (\data_reg[15]_0 ,
    Q,
    \data_reg[15]_1 ,
    clk);
  output [2:0]\data_reg[15]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[15]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[15]_0 ;
  wire [3:0]\data_reg[15]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[15]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[15]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[15]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[15]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__90
   (\data_reg[12]_0 ,
    Q,
    \data_reg[12]_1 ,
    clk);
  output [2:0]\data_reg[12]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[12]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[12]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[12]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[12]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__91
   (\data_reg[11]_0 ,
    Q,
    \data_reg[11]_1 ,
    clk);
  output [2:0]\data_reg[11]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[11]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[11]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[11]_0 [0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[11]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__92
   (S,
    Q,
    data,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[10]_0 ;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[10]_0 ,\data_reg[10]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_737 
       (.I0(Q[0]),
        .I1(data),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__93
   (\data_reg[7]_0 ,
    Q,
    data,
    \data_reg[9]_0 ,
    \data_reg[9]_1 ,
    clk);
  output [0:0]\data_reg[7]_0 ;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[9]_0 ;
  input [3:0]\data_reg[9]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[9]_0 ;
  wire [3:0]\data_reg[9]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[9]_0 ,\data_reg[9]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_736 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__94
   (S,
    Q,
    data,
    \data_reg[8]_0 ,
    \data_reg[8]_1 ,
    clk);
  output [0:0]S;
  output [2:0]Q;
  input [0:0]data;
  input [3:0]\data_reg[8]_0 ;
  input [3:0]\data_reg[8]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire [0:0]S;
  wire clk;
  wire [0:0]data;
  wire [2:0]data_reg;
  wire [3:0]\data_reg[8]_0 ;
  wire [3:0]\data_reg[8]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[8]_0 ,\data_reg[8]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h78)) 
    \out_Final_OBUF[23]_inst_i_739 
       (.I0(data),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__95
   (DI,
    Q,
    \data_reg[5]_0 ,
    data,
    \out_Final_OBUF[23]_inst_i_594 ,
    \out_Final_OBUF[23]_inst_i_594_0 ,
    O,
    \out_Final_OBUF[15]_inst_i_95 ,
    \data_reg[7]_0 ,
    \data_reg[7]_1 ,
    clk);
  output [1:0]DI;
  output [2:0]Q;
  output [0:0]\data_reg[5]_0 ;
  input [1:0]data;
  input [0:0]\out_Final_OBUF[23]_inst_i_594 ;
  input [0:0]\out_Final_OBUF[23]_inst_i_594_0 ;
  input [0:0]O;
  input [0:0]\out_Final_OBUF[15]_inst_i_95 ;
  input [3:0]\data_reg[7]_0 ;
  input [3:0]\data_reg[7]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire clk;
  wire [1:0]data;
  wire [2:0]data_reg;
  wire [0:0]\data_reg[5]_0 ;
  wire [3:0]\data_reg[7]_0 ;
  wire [3:0]\data_reg[7]_1 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_95 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_594 ;
  wire [0:0]\out_Final_OBUF[23]_inst_i_594_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[7]_0 ,\data_reg[7]_1 }),
        .spo(data_reg));
  LUT3 #(
    .INIT(8'h60)) 
    \out_Final_OBUF[15]_inst_i_91 
       (.I0(Q[0]),
        .I1(data[0]),
        .I2(\out_Final_OBUF[15]_inst_i_95 ),
        .O(\data_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0096960000000000)) 
    \out_Final_OBUF[23]_inst_i_590 
       (.I0(Q[2]),
        .I1(\out_Final_OBUF[23]_inst_i_594_0 ),
        .I2(O),
        .I3(data[1]),
        .I4(\out_Final_OBUF[23]_inst_i_594 ),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h96000000)) 
    \out_Final_OBUF[23]_inst_i_591 
       (.I0(Q[1]),
        .I1(data[1]),
        .I2(\out_Final_OBUF[23]_inst_i_594 ),
        .I3(data[0]),
        .I4(Q[0]),
        .O(DI[0]));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__96
   (\data_reg[5]_0 ,
    Q,
    \out_Final_OBUF[15]_inst_i_90 ,
    \out_Final_OBUF[15]_inst_i_90_0 ,
    \data_reg[6]_0 ,
    \data_reg[6]_1 ,
    clk);
  output \data_reg[5]_0 ;
  output [2:0]Q;
  input [1:0]\out_Final_OBUF[15]_inst_i_90 ;
  input [0:0]\out_Final_OBUF[15]_inst_i_90_0 ;
  input [3:0]\data_reg[6]_0 ;
  input [3:0]\data_reg[6]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [2:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire \data_reg[5]_0 ;
  wire [3:0]\data_reg[6]_0 ;
  wire [3:0]\data_reg[6]_1 ;
  wire [1:0]\out_Final_OBUF[15]_inst_i_90 ;
  wire [0:0]\out_Final_OBUF[15]_inst_i_90_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({\data_reg[6]_0 ,\data_reg[6]_1 }),
        .spo(data_reg));
  LUT5 #(
    .INIT(32'h78878778)) 
    \out_Final_OBUF[15]_inst_i_126 
       (.I0(Q[1]),
        .I1(\out_Final_OBUF[15]_inst_i_90 [0]),
        .I2(\out_Final_OBUF[15]_inst_i_90 [1]),
        .I3(Q[2]),
        .I4(\out_Final_OBUF[15]_inst_i_90_0 ),
        .O(\data_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__97
   (\data_reg[12]_0 ,
    Q,
    \data_reg[12]_1 ,
    clk);
  output [2:0]\data_reg[12]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[12]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[12]_0 ;
  wire [3:0]\data_reg[12]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[12]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[12]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[12]_0 [2]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[12]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__98
   (\data_reg[11]_0 ,
    Q,
    \data_reg[11]_1 ,
    clk);
  output [2:0]\data_reg[11]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[11]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[11]_0 ;
  wire [3:0]\data_reg[11]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[11]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[11]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[11]_0 [0]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[11]_1 }),
        .spo(data_reg));
endmodule

(* ORIG_REF_NAME = "list" *) 
module list__xdcDup__99
   (\data_reg[10]_0 ,
    Q,
    \data_reg[10]_1 ,
    clk);
  output [2:0]\data_reg[10]_0 ;
  input [3:0]Q;
  input [3:0]\data_reg[10]_1 ;
  input clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]Q;
  wire clk;
  wire [2:0]data_reg;
  wire [2:0]\data_reg[10]_0 ;
  wire [3:0]\data_reg[10]_1 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[2]),
        .Q(\data_reg[10]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[0]),
        .Q(\data_reg[10]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(clk),
        .CE(\<const1> ),
        .D(data_reg[1]),
        .Q(\data_reg[10]_0 [1]),
        .R(\<const0> ));
  (* IMPORTED_FROM = "C:/Users/qq512/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-5752-DESKTOP-EAORN2I/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2022.2" *) 
  dist_mem_gen_0 list_ip
       (.a({Q,\data_reg[10]_1 }),
        .spo(data_reg));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
M9ERyrMNmk2Jjyg6ZCGYQpTqx5C+74+ICn/vAQ5KoRuxJNbql8tHJjFcOe3FAJX14Nokq4wtfvZP
2sPXAs/eYYzjjbnt4nx8oZRRPy0XyDpvba/qxyqBSxjChIoPMDwpXnxi+chZJU5N1zCNt9FZPAep
nLCjMCkQTlKbP3cUJIY=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
FBAg02qOh8M8uZkNvwWHoY3ELncwvHjjgL2y2qLN7xuxxaPQj3LdyD/IETTPdSjNCB/rhpJxbT1y
U5fbF28Hkp+bzDuxeTWPX251wMhiEmdm4jhyMl2z+GRf2Z6VJ4bVM5bieaJvsbjuyQ9Az6TDmueI
14citDEbyRCyJD9EiVckdS2mZcTl37oVFebKnIeJGmNjOc2XrcM84JVJIG5iv3ryS2hAG9/84hEr
u3DYC+xS2w5swJXVSf0zV+w8xZulS3PTPLELIM8O+SEFdHetZKnrgG1aJ7V5xu0RniGAsyVwVbgu
M1jPqNLyU+9kyETKfG9jcGEIM2I2gUfmOvRs+g==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
TYvdYOtu2OcY/hp0LCFlgwGgJeLJ5MSBDPjuyI3760LiXtklDVs7CUFlvRRXMgAzbHlMXbiHp/Xl
cvmN035ayt8D8gPWRXxnbQf3kRlW6EIFwFMZ1inL9b5f47gsuvCP6MaKiTg0W7+/ZeHbM4jHXvRe
b8HXvQvK5kVwtayEwt0=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
GkcGg32vdV7ZS9x4Uw9v3hZEcxD5hMmQXUqa6shDPbzqUGIxrKpTOb9W4Sgi8rq+qw7QpAZp2JW/
MkYAH1WikFlf+XWG57y55EFV7oRoKQDh2Yz0sZEwVhwTGwSAqfnjrmPITofdG5eiey1ySGprEKsT
mqWAV+ZN7TkQkKup0Ukf1O+8giYKT/7UibTRqG/CT9dgU/4atPgYh2QjNMVrsAH/uzDxh7stQMYe
nkjZBkpLWOq7mxEXTKVtYAD/8G5qCJELRcvCuUKYz4Une1wDj+L/vwRK3IAdWKQ+/5mvj0q5XEm7
IKu5HYvalbySwRWzaB00uobXZorNhfwSv45jHg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
JnT3Bfv/DUBx2mIm4+jpmHjzhKoX4mNpcc/lgscv3iYrJw8Uble396hMwPsVZ+kkAsmYtegNCiTG
Z7kqnoNeWHv+Grdizsq0QM9S2KJ5EoZhjelE+3Cii/ztNHf7Y3c0nBPnioUQ5YmWk7vgoQl3SJ3d
vwD3G0c+fGJBRpi14hTJOB2wtu4EeWcJ1f+01LjKINeucLlwacjnN0tElyRgCNKfsRDAQiMqwKqg
XCleeNY0cyLXGI30pXMpnbLizYlNKgVD6DSeNaby0dhW4phR0a+9xteo8l8eRVzTO+VSOcYSy8rU
6Uj2y0Up19vcq91C+/YeHlh24VwNI2TJeUEDwQ==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
AWr8D+IaT/X0jMJSrwmWnhWOjt0+8oyULINYaH7QGBLgqKCVtf8rqo68R3/TZ8gTkN73fZOx0QCU
3WEp7Ga1gUsqEgy+2zGlncYhOzx62FJm4Pm7S6LbE1qdg3/9Pp55JLaf1ouYlZccQJ+yawj0HgL4
zR0T347Zg2aIFxQZ28icCuJbxAZsZgAT30scXsTMMvXlQQ9NI21OjirKgHRn3dldIjpkL+BrVBkQ
Q7MMiTBhpCn/c+WXk4H9BPc3vMrVoh6r5oo+e1858Hk7osyxNI9zuACaGwdAatsW756kQBMsQoUj
TmJksSfucjrHVSuLFffpztOARH3LXrhZcCZdoQ==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
fPVwMHnHe1L8weZTnbBxjlAabwZZnO4DZSHaO7tHGHAw6U+w+7Rc3BwfQXtiTyGXP15rvoLhvVpo
i1Tzs4zrV1X8vlWrxhS6XA2VO4RFkpCjmnHpvdgnW9mpk7w90QOEZIWZQST/o15t0wDT/kv4J36r
Ho59mVFCGQQSSYx0209u6sG2rNpJ5HtWMM+tDEDHUArucrBmPOoZSq0VSQsTHtjJQxr3U5fv9l6q
aEBWkjnLJ6zqLkt12B3q7V3iFORPpz6XNMqA6wzArzWirzgTCw3CduiSAgbNgoGmV4eNrVb2DfOT
5V4ni19GigMG1fHCD9dNPWGiRCWpY6iiN6iE1w==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
NkQB16Pku9sdGFuAkY+DjFhWzKYvb26AsK/VO1//MS5ztnK+V9d/0K8nVee9kGDNC4zorSd1NjRc
Jkj/JJm1k/9QiQQwOSB/94zKWUyVH2Rvw3UOuaTu9pWRQsIdmPNwXBKCOF5L17HHGaNqYzvHF7YY
REIp6VR4HcyLq2beYXn09Mq0f84obUr7+CMgh8i1SaLa/ydMPS9xsm1i0NFB3qcEC0dDq6xklwsX
s198UBI5mBJTEUKi38eytWXzQPFTmqdlD3Qn4CgstxSdoLrFHchISqt+L62U4xU6aVyYXmVaeebF
I1F3MAXQZwZwGETW7RW9t/+3pJtkjPfPtdnqu/Sg+zP+vLjSV/NcONctKnTj86/z+TTehoSH8ccr
BsjV0PhAtR3+RTr3VGkKJoUNeE8yFQIHlES8UamuSNMh5XrbmcbFx22MZ9gLOa350ytm1N124jNF
V860l5gGbt/8NcGf8I3EVPrYblJ5ZLGsZkVg1cKBMUys1yMm6Ci2Mruc

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
JDELzo7luYHcwIl8sAAMR3hvm1tr+ZaD3VKTvYj1uwYFwuIPCkUfjVi8OMAgp3Hh/R1wDZSeoY7T
xpO0sKF9MsovKwwArnByLL8zZflfJIe5AmC+jE5a8qUxydp4liMdOypRTLu6U6EUYUwSj6VOR0Uj
deCoQCr/gVZ2GdNKF5sKZsGXZSvx1Wag70BiGs69qhgUvVVlpbqpNRSB0DR/2IuSKCHhkucLXiTk
zVS7zC7GiyNYE6l/Yu5Ov25Cl+lY5cMZkqKvIFm90UiTBNYk4No5ofXnH/E0rNcbydv0BvWDmgKt
NXVratbi0ztKLb27z2lw5ZZzXCihB41kx4VjqA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 3904)
`pragma protect data_block
TllxEJfqtgeTluQLJOyf/kn/ltUmjU/o/3rDkU+bOqlYsHGbhyVa5wXzIyfbix5UVL3L5xe4A/EI
H7QVFrIFZoByQDGC8wkmVhAn3GBreuP+V5ZBgORN/2lwq0rnax/doaFgHj1+1gT9EE3MMdOwB+eW
6OV9Kr1iOtiugXj9TbvIMaTijOusyzRAKpMHLbxomBAcfj6847+ez6OxPG9TCL4FiuiBQXHGJHT4
DyBbvGr4mLvd1cV5jTXhGBQa6I1hPoDgBckXzFRYvTeYvKtUUAa9jsnLshRl5B8pS+efC8JsMPzO
4kTsWGEwzDBrdBmJRDc9UPWZql9sz+xosfYSn5bX4SUfRuGsBQyKRb55mkPMrefei/Hg386vg3sI
dLYwzhxsJlDTMUxtYWVbqMUonWXB39e2a9Qa46Kg0zmybEyepJAaEsBwe9otJmMVJw4cM5U0JXji
HER/08EaeXiGpSDRvfMRM7xp4GvFO2LihjuIePAkxSdtXBhOZG5PeKHUV7Ok730QaElgKBHNe3TL
t7RFCLcVfyR8izLJlbl0BQEoedaVAtYrnq7MbmpPlRo48oG56saG4J5T0gr8BPcmmEH/CgeE2sYK
AY2rtWN+TMq7j1cNtBs0h1ZFhM8EXOgWiC70rQtFgI4AlM+AxZPzE66+pKMHCyl5RY84TbLf91sl
c1wo0Y6m24m/9/y6u+6aBhmg/hkNRX677SbOuRW1z8SBD60lGNAmeqqt0J7SOgxZ/gnK521pZV5c
27pkYrEvboJJaUWilw9ecuDke/nqGSrZAudqdtdibq8m/rVM+ljOowVsxcO0mcsvpAemrdqjMYIo
hX21amfAVLVctbYJfBZb6qBNDdRhweNSMWgq8Vt1ZH9aBmRSfZhTG9+Tftvc1DPrKHMAutCSt7Rk
6cPiXp2paunMjnEM3dKJXq3SUhAzAqyEpGyoN9wUqCp4clHKqS7fQLO1oQYq8mJ4CiiTOzrXi6qX
TPsFDhUjLdhRXjLL72gXIDuFaXcf0ZuT+LnhzDEVV1/qUUycTgNb0cHhpLmdwZTPwbIjk/wgBPLB
O1ZIl7pml/R4xMTvV6FZVZpA18htctGGcN/Ya3XRkO3RTUIDvznuXJRvhbFvrAvbBALcbZjpOgTv
Ipzf7oM0TKAp/hc66LCRuf9M4JlcxzRhkRQPX6Cxq68/s11qputTNH/KnTotC5UTvHwk7xRu+lej
LawoNKJGU9Av9XoCGBGlOkavblNOKVNibfkUh0c32nPwpRjiZ3dvZcJBZrdgkD4KQzuWTkJGpyEw
6uY/F3p/Z795E6SfT+7L/yknqr37k4MM3EfaHeRR7+BCkKkPIpObpoIZ20XruGp+GhhUS6dW5y69
TVFJjVux+OqLMOAtsrcsHMxxR0Zfj7KlIqkFJqH1yWsdbzXRMDRFNLvmfNbf2AO9l2qKy0O1XD4T
GNqucKnT8GkqJAyR8ppPtxgCXg2ndbm9O1yuPO6s2YToXu31RqVhsl1AReCnVMyMQ3EDBiJn5F2a
amYmX3xLmYcAGVA1SPpvR7ufDNz9suVOdfkFi39hvir9QJDYhTVBxhrmFwptfTCiPBhxeYSzWrOA
S2hWBLY5x7xGwaotv4lLXNdKyRmfuHnr0Nfyd1ZUt93jvh3oEBPhUXv8hsIGCda5NJ1IKCgt8YcQ
bNWdIHeSCdPb8AaQtOvWbLmKkuOv8YgHZtXsOUxFnbJ6OpA6/3m/VzM82Ciq4tJ0T0TNO71kZgOH
jRV1FYrTdWg9oHAFrAGgqxBpBnLssLXWXSAwJpfGv3LakfrKqAOjHALbkrxq/ZYhTS9df5ex5Zvh
33fKn+uIKN9iJ4QIg89oOOpQH0WvX0YfgbaPiNc51pADqZDUeDflguk3svUPN9YVBif4iPgkrhx4
Urzhi9VQvuv/k4LTo0/rf0a/zC1ytxBvINicIgjFkzF6lk9LQoXlvY7D1jq8qtzDcnbU7h309GdT
CZ/z53ezPzkO9YSqqCy90sXRG6/3wQxITqbga7fjYaQDrET/g6FOr1x9YcCmFCy+qBcZWWBXtx14
t0lNQV+TTAYRrkhbeR7lRsMvdVLgvXkMHu11TsvSr6K9rtRLqhqUIULfe9am1REv+xR+Lt4sazp+
lpzwsMByzJlzC4o0FBaBzHO7LOVLaqftR8CLf00ZMj8w5YkIGuCx/FPCjKbUuPCPcoLYVJ3p3d+I
sSigSqeG/uAz3zbibCG0ampvRGzTDTM9JTYt3bwMfE53vSSplWEVX9ul+2neV1OB1x3IBKyxOOWW
Gkds6kFRl+kaBNkOnKOGJFR0h8QyhREDpr+nX9d5nYKxlxzZeUCpiAz3ZJUutmdP/lF/fwtg+AHE
VwRlcRH43f2bE5TyYZTebPFkJAhAbTyhAtx1QXEd1DHqUcXvQ3YhZ/Hg9+2yZcrZGldhsQ9U4kmA
QM6/FRkz17o0j7t/NRKceKqHjWSuv3Iel5bQpYTxJYIfz8hBQNE9UuAzBZOYNT8X7ov2UWuIKH/L
uBUACvdey/Kw9HZiaX0ywYSyGyRkjzm82DVi9IW1Kkf6AcEm75LhK8BXo5hdDbrSlRLUgXGkbSIU
nIi4OPzyOHQIYU6VTsJqaXCRaIyHPsarvOiiXOU1ypGs+e9DnxOHpmQtedp5vg03vHqSQ3nwUwp+
gMPUwWOcnmOjti67fMNeqavb9JmUZK79MxKrlvzleKH5si1bzFKiV2jhCKuEcEdOTDTiybgvLk8Q
WzSWQItgcmnm3EHPIShiBw91/djV5nay+MYUM+CEmF2PW5471yTEs2IXT64LwZbJuY0WMDzFDqmS
pOFc+nJev7Fpgn5m31QcaVyIWk8FT2za4iflpytF5rc1Pt47AiBsjAVNAGbxHbxOMB1uyya976YH
NWUUIKkTNsXaPPNp1ixMbFzYFovKus0wk978mCp0P9NkNjgSzm9nHe9E8Ec1npOVN4P/eAYoQ4EZ
AC7QT+gC+Rf/PwZ5AxRnzacCRjImvIu8K+Xf1MDmdNIlVC3nEU3FzjvN/j8ipMjYSlSuuDyxu6sr
Th05+hx6dfrRBsC1QrIR3EPNaDmyeRUIEN7cAylSrEVkCL0q3nNJklnZ23LDxGwrWvWww8YTeAan
Usc27szOaM9zIM4NdEZuc8xX1/DDZW+u5VEedahvyy/CE6SaqtKFNVpuBZ7Svi7sX4ZuqSSMzu8H
wN5Y7tD5GjCzW+SCGBvEAzM+UvBnNH9vPSGtN/ME3WW624s1F5+3l5qa/8zbBdNFiAF1RGhoaFag
cWSIvSdhF5lbv6JHMO06a0PMduNzTyTh75Nmt8nBoV5cIUd1dXaLvafP55jOW3RcysCsfpbR/Vd3
/dOq5uh/tbNUSUVimXjiXUwuneGkPzQqS+D/HkPy9TqD9zyKjMA4S7oIsvP8rpmBidbrLCCDYVs7
70WSf6oHLsDjUNHALkM2FgJvTqqNx8KIkZOXTv4/lmCPXo+Ftg6qedRrj8jlq+L0KWCX6G3AOOA2
ZX8XHKSUeXs/Q7JjpyAZnQUDLZNwNWo8Be9zrudUdkzauHvkPtfbPQ7cjYD1kIJNzcH2tJMC1KN+
FXqM+MCmfsfUq7vLNuWz1wU/2W05g3cUj5e/2g51aZ+zaAKz0Kt1bVmrcULS976CtSRBg3YpnyFe
5rW1Nikp+LWqTHkE6CZp5DCu7JBtijLjsj+EHsBGbMJRDdMLwsvVKcKlUpS4seQUW9D9LuwUw0PK
n5uld/codVsoC8Jev/jsJetSfcX1g+HTjuWbQuQB2NKrltCYyi+L78rukTwbPXciaJU6kzZ0bTv6
Yn006Zpi7YHr+sNG3Qdx+dTHvr9NpDPYG/FAFYv8C+EjbHZhjUyWsEtnagbn5ML72064FZoe2G7f
AT6lcEBiNHAN/aBPoQD9zRuDiXfVPG9kk8N5s1qR4a8ZmHSRRq5exfLUIA9AWYZDcpCgF4bv/bgw
HwRReiWwv7H4CMtLtu/OgenOPbUb5yAIkiGuRDyASsf7oNNYetgC/lueheFCu8jE6ZiYjYr7tjxY
g+uPN6ZiWlwyLya5PLhkKb/uG409sdiT9W7nqEVj1a7z1Vb239F//0zIDBC6Km5cpLHLPaDFFDQ/
7tITkyHA+vNb7L5chxTv6GP4w1o+0VRpX1xmHVjsBc7t4rICdir4VPgDO85AMiVVbRfwlID+XoT3
BGWXlw7AbzY/uNq+CB9YVOy3OxCP7aJhp2Md7Lycs4/e2CTkd2D2bpV6HR5gBA0GBVlPYua85DAF
zbj2ezY6mgmVvwS1lLKeMsWy2/8UPEE5VATr66IVDI6TrvwDSqQ29wdymsdNo9KZ1BEmQB0epKDT
DpcrbIi5NS0pTudFCYEuakg3RVPeWgm2eZ2O+EUcO2Yh3qDXVH+RIC3fUGGRllnRVuZno6xhIdE1
rfEL5xZZb04EGOl/DknXyOdlvKVY7sNbSMcoP0goW/qWKDBAOtbv33e1xpVQp6LseFb41xCTypA4
ykbygeV75RWTiE2FWfdbxv04IJ7DYhmAwg2eIm7oXvXj2uw9wvxuM8XYD0Xmlid3DRmYHqLnbb5J
cOfCZOTyVJ+HClGHe0eeisLb2u4p/NqcVXtVg+rrgQQN2nzVEeqvHaLh0iF6wepEhILOCkefZ1WD
T2tGH5RW+QwBS/lVowhLPoI8SebjMSp1wE1rMvbfsp0UOhl7UJZj6X8NWwzNFooNOdnTtn+NeRbK
6R0rkWYo3fexHoDIt+59xo0exvHyK9U+kcMe3LMopAczBlCkjjG6ikERO2wosaLO2AdHmROxQg23
ZCmAKoJUkBYILbh9+TlwZ13D5TbluMKBcg/q/AkBM4gK9b0vWaMoY7uPoaKAB04pWYZBFpR+Htj2
wncEvBcCmkE9mJnSq2hI1cHYpt0XPmoVNpAlcg1jD54R/PyxqdCz0kQW2FdnTe+UtSbltPdzGST1
hoVBBmk6Kr3A+sx5H9TkdEf2oeWYXrLgm0x8hkXCIc0mI1yF+KYOSLs4XpGoVNkN/neGLpgcV/+5
8O7Zpd/pTziVVev3s2eKqhkahcVdViE809hmsWeH005o2FVCFrlauFUFoKBCotQgE1jJKEG1UdLc
+QyQqLJV8rwrMDIavh8RDLGDAIAoC2zKsyz+v9mfhw8jUawXV9S2a/rmDkbdLYg/S3KqDPtQrnA6
xFHWRIvxexpAfuA32nJl5AwiB0hGPv9AfWMlcQ==
`pragma protect end_protected
