# vsim -coverage -l cnt_counting_chk.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit cnt_counting_chk.ucdb; log -r /*;run -all" 
# Start time: 22:33:35 on Jan 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# coverage save -onexit cnt_counting_chk.ucdb
#  log -r /*
# run -all
# ===============================================================
# ====== Test Case: check counter couting check =================
# ===============================================================
# check at boundary of TDR0
# t=       100 [TB_WRITE]: addr=00000004 data=ffffff00
# t=       226 [TB_WRITE]: addr=00000008 data=00000000
# t=       376 [TB_WRITE]: addr=00000000 data=00000001
# t=     13475 [TB_READ]: addr=00000004 rdata=00000002
# t=     13625 [TB_READ]: addr=00000008 rdata=00000001
# ------------------------------------------------
# t=     13625 PASSED: cnt matches expect value 
# Actual:           4294967298
# ------------------------------------------------
# t=     13625 [TB_WRITE]: addr=00000000 data=00000000
# check at boundary of TDR1
# t=     13776 [TB_WRITE]: addr=00000004 data=ffffff00
# t=     13926 [TB_WRITE]: addr=00000008 data=ffffffff
# t=     14076 [TB_WRITE]: addr=00000000 data=00000001
# t=     27175 [TB_READ]: addr=00000004 rdata=00000002
# t=     27325 [TB_READ]: addr=00000008 rdata=00000000
# ------------------------------------------------
# t=     27325 PASSED: cnt matches expect value 
# Actual:                    2
# ------------------------------------------------
# t=     27325 [TB_WRITE]: addr=00000000 data=00000000
# check writing to counter when counting
# t=     27476 [TB_WRITE]: addr=00000004 data=00000000
# t=     27626 [TB_WRITE]: addr=00000008 data=00000000
# t=     27776 [TB_WRITE]: addr=00000000 data=00000001
# t=     40875 [TB_READ]: addr=00000004 rdata=00000102
# t=     41025 [TB_READ]: addr=00000008 rdata=00000000
# t=     41025 [TB_WRITE]: addr=00000004 data=ffffff00
# t=     54125 [TB_READ]: addr=00000004 rdata=00000002
# t=     54275 [TB_READ]: addr=00000008 rdata=00000001
# ------------------------------------------------
# t=     54275 PASSED: cnt matches expect value 
# Actual:           4294967298
# ------------------------------------------------
# t=     54275 [TB_WRITE]: addr=00000000 data=00000000
# check timer_en = 0, timer does not count
# t=     54575 [TB_READ]: addr=00000004 rdata=00000009
# t=     54725 [TB_READ]: addr=00000008 rdata=00000001
# t=     67675 [TB_READ]: addr=00000004 rdata=00000009
# t=     67825 [TB_READ]: addr=00000008 rdata=00000001
# --------------------------------------------------------
# t=     67825 PASSED: cnt does not increase when timer_en is 0 
# --------------------------------------------------------
# t=     67825 [TB_WRITE]: addr=00000004 data=00000000
# t=     67976 [TB_WRITE]: addr=00000008 data=00000000
# t=     68126 [TB_WRITE]: addr=00000000 data=00000001
# t=     81225 [TB_READ]: addr=00000004 rdata=00000102
# t=     81375 [TB_READ]: addr=00000008 rdata=00000000
# Test_result PASSED
# ** Note: $finish    : ../tb/test_bench.v(84)
#    Time: 81475 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 22:33:36 on Jan 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
