Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Feb  2 15:07:23 2023
| Host         : chao-ThinkPad-T490s running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file env5_top_reconfig_timing_summary_routed.rpt -pb env5_top_reconfig_timing_summary_routed.pb -rpx env5_top_reconfig_timing_summary_routed.rpx -warn_on_violation
| Design       : env5_top_reconfig
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (153)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (294)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (153)
--------------------------
 There are 116 register/latch pins with no clock driven by root clock pin: spi_clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: i_middleware/clk_icap_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_spi_slaver/re_s_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_spi_slaver/we_s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (294)
--------------------------------------------------
 There are 294 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.514        0.000                      0                   63        0.263        0.000                      0                   63        3.750        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100             6.514        0.000                      0                   63        0.263        0.000                      0                   63        3.750        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        6.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 i_spi_slaver/we_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_middleware/fsm/icap_address_reg[ready]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.867ns (27.372%)  route 2.300ns (72.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.365    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.461 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.634     5.096    i_spi_slaver/sys_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  i_spi_slaver/we_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.515 r  i_spi_slaver/we_s_reg/Q
                         net (fo=10, routed)          0.973     6.488    i_spi_slaver/sram_wr
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.299     6.787 r  i_spi_slaver/icap_address[ready]_i_2/O
                         net (fo=1, routed)           0.850     7.637    i_spi_slaver/icap_address[ready]_i_2_n_0
    SLICE_X4Y17          LUT5 (Prop_lut5_I1_O)        0.149     7.786 r  i_spi_slaver/icap_address[ready]_i_1/O
                         net (fo=1, routed)           0.477     8.263    i_middleware/fsm/icap_address_reg[ready]_0
    SLICE_X1Y17          FDRE                                         r  i_middleware/fsm/icap_address_reg[ready]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.368    11.368 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.192    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.283 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.511    14.794    i_middleware/fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  i_middleware/fsm/icap_address_reg[ready]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)       -0.255    14.777    i_middleware/fsm/icap_address_reg[ready]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 i_spi_slaver/we_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_middleware/fsm/led_signal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.746ns (26.360%)  route 2.084ns (73.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.365    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.461 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.634     5.096    i_spi_slaver/sys_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  i_spi_slaver/we_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.515 r  i_spi_slaver/we_s_reg/Q
                         net (fo=10, routed)          0.994     6.508    i_spi_slaver/sram_wr
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.327     6.835 r  i_spi_slaver/led_signal[3]_i_1/O
                         net (fo=4, routed)           1.090     7.926    i_middleware/fsm/led_signal
    SLICE_X3Y15          FDRE                                         r  i_middleware/fsm/led_signal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.368    11.368 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.192    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.283 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.513    14.796    i_middleware/fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  i_middleware/fsm/led_signal_reg[1]/C
                         clock pessimism              0.274    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.413    14.621    i_middleware/fsm/led_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 i_spi_slaver/we_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_middleware/fsm/led_signal_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.746ns (26.360%)  route 2.084ns (73.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.365    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.461 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.634     5.096    i_spi_slaver/sys_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  i_spi_slaver/we_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.515 r  i_spi_slaver/we_s_reg/Q
                         net (fo=10, routed)          0.994     6.508    i_spi_slaver/sram_wr
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.327     6.835 r  i_spi_slaver/led_signal[3]_i_1/O
                         net (fo=4, routed)           1.090     7.926    i_middleware/fsm/led_signal
    SLICE_X3Y15          FDRE                                         r  i_middleware/fsm/led_signal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.368    11.368 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.192    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.283 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.513    14.796    i_middleware/fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  i_middleware/fsm/led_signal_reg[3]/C
                         clock pessimism              0.274    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.413    14.621    i_middleware/fsm/led_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 i_spi_slaver/we_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_middleware/fsm/led_signal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.746ns (28.986%)  route 1.828ns (71.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 14.796 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.365    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.461 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.634     5.096    i_spi_slaver/sys_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  i_spi_slaver/we_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.515 r  i_spi_slaver/we_s_reg/Q
                         net (fo=10, routed)          0.994     6.508    i_spi_slaver/sram_wr
    SLICE_X5Y16          LUT5 (Prop_lut5_I2_O)        0.327     6.835 r  i_spi_slaver/led_signal[3]_i_1/O
                         net (fo=4, routed)           0.834     7.669    i_middleware/fsm/led_signal
    SLICE_X1Y15          FDRE                                         r  i_middleware/fsm/led_signal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.368    11.368 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.192    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.283 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.513    14.796    i_middleware/fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  i_middleware/fsm/led_signal_reg[2]/C
                         clock pessimism              0.274    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X1Y15          FDRE (Setup_fdre_C_CE)      -0.413    14.621    i_middleware/fsm/led_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 i_spi_slaver/we_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_middleware/fsm/icap_address_reg[data][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.718ns (28.425%)  route 1.808ns (71.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.365    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.461 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.634     5.096    i_spi_slaver/sys_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  i_spi_slaver/we_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.515 r  i_spi_slaver/we_s_reg/Q
                         net (fo=10, routed)          0.994     6.508    i_spi_slaver/sram_wr
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.299     6.807 r  i_spi_slaver/icap_address[data][15]_i_1/O
                         net (fo=8, routed)           0.814     7.622    i_middleware/fsm/icap_address_reg[data][15]_0
    SLICE_X6Y19          FDRE                                         r  i_middleware/fsm/icap_address_reg[data][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.368    11.368 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.192    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.283 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.789    i_middleware/fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  i_middleware/fsm/icap_address_reg[data][14]/C
                         clock pessimism              0.259    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X6Y19          FDRE (Setup_fdre_C_CE)      -0.169    14.843    i_middleware/fsm/icap_address_reg[data][14]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 i_spi_slaver/we_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_middleware/fsm/icap_address_reg[data][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.718ns (28.425%)  route 1.808ns (71.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.365    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.461 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.634     5.096    i_spi_slaver/sys_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  i_spi_slaver/we_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.515 r  i_spi_slaver/we_s_reg/Q
                         net (fo=10, routed)          0.994     6.508    i_spi_slaver/sram_wr
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.299     6.807 r  i_spi_slaver/icap_address[data][15]_i_1/O
                         net (fo=8, routed)           0.814     7.622    i_middleware/fsm/icap_address_reg[data][15]_0
    SLICE_X6Y19          FDRE                                         r  i_middleware/fsm/icap_address_reg[data][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.368    11.368 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.192    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.283 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.789    i_middleware/fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  i_middleware/fsm/icap_address_reg[data][15]/C
                         clock pessimism              0.259    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X6Y19          FDRE (Setup_fdre_C_CE)      -0.169    14.843    i_middleware/fsm/icap_address_reg[data][15]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 i_spi_slaver/we_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_middleware/fsm/icap_address_reg[data][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.718ns (28.425%)  route 1.808ns (71.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.365    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.461 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.634     5.096    i_spi_slaver/sys_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  i_spi_slaver/we_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.515 r  i_spi_slaver/we_s_reg/Q
                         net (fo=10, routed)          0.994     6.508    i_spi_slaver/sram_wr
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.299     6.807 r  i_spi_slaver/icap_address[data][15]_i_1/O
                         net (fo=8, routed)           0.814     7.622    i_middleware/fsm/icap_address_reg[data][15]_0
    SLICE_X6Y19          FDRE                                         r  i_middleware/fsm/icap_address_reg[data][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.368    11.368 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.192    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.283 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.789    i_middleware/fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  i_middleware/fsm/icap_address_reg[data][8]/C
                         clock pessimism              0.259    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X6Y19          FDRE (Setup_fdre_C_CE)      -0.169    14.843    i_middleware/fsm/icap_address_reg[data][8]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 i_spi_slaver/we_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_middleware/fsm/icap_address_reg[data][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.718ns (28.425%)  route 1.808ns (71.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.365    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.461 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.634     5.096    i_spi_slaver/sys_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  i_spi_slaver/we_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.515 r  i_spi_slaver/we_s_reg/Q
                         net (fo=10, routed)          0.994     6.508    i_spi_slaver/sram_wr
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.299     6.807 r  i_spi_slaver/icap_address[data][15]_i_1/O
                         net (fo=8, routed)           0.814     7.622    i_middleware/fsm/icap_address_reg[data][15]_0
    SLICE_X6Y19          FDRE                                         r  i_middleware/fsm/icap_address_reg[data][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.368    11.368 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.192    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.283 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.789    i_middleware/fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  i_middleware/fsm/icap_address_reg[data][9]/C
                         clock pessimism              0.259    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X6Y19          FDRE (Setup_fdre_C_CE)      -0.169    14.843    i_middleware/fsm/icap_address_reg[data][9]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 i_spi_slaver/we_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_buf_reg_0_15_4_4/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.718ns (33.668%)  route 1.415ns (66.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.365    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.461 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.634     5.096    i_spi_slaver/sys_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  i_spi_slaver/we_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.515 r  i_spi_slaver/we_s_reg/Q
                         net (fo=10, routed)          0.771     6.286    i_spi_slaver/sram_wr
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.299     6.585 r  i_spi_slaver/data_buf_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.643     7.228    data_buf_reg_0_15_4_4/WE
    SLICE_X2Y16          RAMS32                                       r  data_buf_reg_0_15_4_4/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.368    11.368 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.192    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.283 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.512    14.795    data_buf_reg_0_15_4_4/WCLK
    SLICE_X2Y16          RAMS32                                       r  data_buf_reg_0_15_4_4/SP/CLK
                         clock pessimism              0.274    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X2Y16          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    14.505    data_buf_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 i_spi_slaver/we_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_buf_reg_0_15_5_5/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.718ns (33.668%)  route 1.415ns (66.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.365    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.461 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.634     5.096    i_spi_slaver/sys_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  i_spi_slaver/we_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.419     5.515 r  i_spi_slaver/we_s_reg/Q
                         net (fo=10, routed)          0.771     6.286    i_spi_slaver/sram_wr
    SLICE_X4Y16          LUT5 (Prop_lut5_I2_O)        0.299     6.585 r  i_spi_slaver/data_buf_reg_0_15_0_0_i_1/O
                         net (fo=8, routed)           0.643     7.228    data_buf_reg_0_15_5_5/WE
    SLICE_X2Y16          RAMS32                                       r  data_buf_reg_0_15_5_5/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         1.368    11.368 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.192    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.283 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.512    14.795    data_buf_reg_0_15_5_5/WCLK
    SLICE_X2Y16          RAMS32                                       r  data_buf_reg_0_15_5_5/SP/CLK
                         clock pessimism              0.274    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X2Y16          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    14.505    data_buf_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  7.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_middleware/fsm/userlogic_reset_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_middleware/fsm/userlogic_reset_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.813    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.564     1.403    i_middleware/fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  i_middleware/fsm/userlogic_reset_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.544 r  i_middleware/fsm/userlogic_reset_signal_reg/Q
                         net (fo=2, routed)           0.168     1.712    i_spi_slaver/userlogic_reset_signal
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  i_spi_slaver/userlogic_reset_signal_i_1/O
                         net (fo=1, routed)           0.000     1.757    i_middleware/fsm/userlogic_reset_signal_reg_0
    SLICE_X1Y17          FDRE                                         r  i_middleware/fsm/userlogic_reset_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.053    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.082 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.913    i_middleware/fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  i_middleware/fsm/userlogic_reset_signal_reg/C
                         clock pessimism             -0.510     1.403    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.091     1.494    i_middleware/fsm/userlogic_reset_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 data_buf_reg_0_15_3_3/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            userlogic_data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.813    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.566     1.405    data_buf_reg_0_15_3_3/WCLK
    SLICE_X2Y15          RAMS32                                       r  data_buf_reg_0_15_3_3/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.791 r  data_buf_reg_0_15_3_3/SP/O
                         net (fo=1, routed)           0.000     1.791    p_1_out[3]
    SLICE_X2Y15          FDRE                                         r  userlogic_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.053    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.082 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.833     1.915    sys_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  userlogic_data_out_reg[3]/C
                         clock pessimism             -0.510     1.405    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     1.526    userlogic_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 data_buf_reg_0_15_7_7/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            userlogic_data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.813    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.565     1.404    data_buf_reg_0_15_7_7/WCLK
    SLICE_X2Y16          RAMS32                                       r  data_buf_reg_0_15_7_7/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.790 r  data_buf_reg_0_15_7_7/SP/O
                         net (fo=1, routed)           0.000     1.790    p_1_out[7]
    SLICE_X2Y16          FDRE                                         r  userlogic_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.053    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.082 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.832     1.914    sys_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  userlogic_data_out_reg[7]/C
                         clock pessimism             -0.510     1.404    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.121     1.525    userlogic_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 data_buf_reg_0_15_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            userlogic_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.813    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.566     1.405    data_buf_reg_0_15_2_2/WCLK
    SLICE_X2Y15          RAMS32                                       r  data_buf_reg_0_15_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.793 r  data_buf_reg_0_15_2_2/SP/O
                         net (fo=1, routed)           0.000     1.793    p_1_out[2]
    SLICE_X2Y15          FDRE                                         r  userlogic_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.053    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.082 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.833     1.915    sys_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  userlogic_data_out_reg[2]/C
                         clock pessimism             -0.510     1.405    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     1.526    userlogic_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 data_buf_reg_0_15_6_6/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            userlogic_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.813    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.565     1.404    data_buf_reg_0_15_6_6/WCLK
    SLICE_X2Y16          RAMS32                                       r  data_buf_reg_0_15_6_6/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.792 r  data_buf_reg_0_15_6_6/SP/O
                         net (fo=1, routed)           0.000     1.792    p_1_out[6]
    SLICE_X2Y16          FDRE                                         r  userlogic_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.053    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.082 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.832     1.914    sys_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  userlogic_data_out_reg[6]/C
                         clock pessimism             -0.510     1.404    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.121     1.525    userlogic_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 data_buf_reg_0_15_0_0/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            userlogic_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.813    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.566     1.405    data_buf_reg_0_15_0_0/WCLK
    SLICE_X2Y15          RAMS32                                       r  data_buf_reg_0_15_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          RAMS32 (Prop_rams32_CLK_O)
                                                      0.393     1.798 r  data_buf_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.000     1.798    p_1_out[0]
    SLICE_X2Y15          FDRE                                         r  userlogic_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.053    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.082 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.833     1.915    sys_clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  userlogic_data_out_reg[0]/C
                         clock pessimism             -0.510     1.405    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     1.526    userlogic_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 data_buf_reg_0_15_4_4/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            userlogic_data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.393ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.813    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.565     1.404    data_buf_reg_0_15_4_4/WCLK
    SLICE_X2Y16          RAMS32                                       r  data_buf_reg_0_15_4_4/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          RAMS32 (Prop_rams32_CLK_O)
                                                      0.393     1.797 r  data_buf_reg_0_15_4_4/SP/O
                         net (fo=1, routed)           0.000     1.797    p_1_out[4]
    SLICE_X2Y16          FDRE                                         r  userlogic_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.053    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.082 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.832     1.914    sys_clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  userlogic_data_out_reg[4]/C
                         clock pessimism             -0.510     1.404    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.121     1.525    userlogic_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 i_middleware/clk_icap_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_middleware/clk_icap_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.813    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.553     1.392    i_middleware/sys_clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  i_middleware/clk_icap_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164     1.556 f  i_middleware/clk_icap_reg/Q
                         net (fo=6, routed)           0.190     1.745    i_middleware/clk_icap
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.790 r  i_middleware/clk_icap_i_1/O
                         net (fo=1, routed)           0.000     1.790    i_middleware/clk_icap_i_1_n_0
    SLICE_X10Y24         FDRE                                         r  i_middleware/clk_icap_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.053    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.082 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.820     1.902    i_middleware/sys_clk_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  i_middleware/clk_icap_reg/C
                         clock pessimism             -0.510     1.392    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.120     1.512    i_middleware/clk_icap_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 i_middleware/fsm/led_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_middleware/fsm/middleware_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.946%)  route 0.228ns (55.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.813    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.565     1.404    i_middleware/fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  i_middleware/fsm/led_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.545 r  i_middleware/fsm/led_signal_reg[0]/Q
                         net (fo=2, routed)           0.228     1.773    i_spi_slaver/leds_OBUF[0]
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  i_spi_slaver/middleware_data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    i_middleware/fsm/middleware_data_out_reg[0]_0
    SLICE_X4Y17          FDRE                                         r  i_middleware/fsm/middleware_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.053    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.082 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.830     1.912    i_middleware/fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  i_middleware/fsm/middleware_data_out_reg[0]/C
                         clock pessimism             -0.477     1.435    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.091     1.526    i_middleware/fsm/middleware_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 i_spi_slaver/we_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_spi_slaver/we_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.230ns (56.483%)  route 0.177ns (43.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.813    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.566     1.405    i_spi_slaver/sys_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  i_spi_slaver/we_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.128     1.533 r  i_spi_slaver/we_s_reg/Q
                         net (fo=10, routed)          0.177     1.710    i_spi_slaver/sram_wr
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.102     1.812 r  i_spi_slaver/we_s_i_1/O
                         net (fo=1, routed)           0.000     1.812    i_spi_slaver/we_s_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  i_spi_slaver/we_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H11                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.053    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.082 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.834     1.916    i_spi_slaver/sys_clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  i_spi_slaver/we_s_reg/C
                         clock pessimism             -0.511     1.405    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.107     1.512    i_spi_slaver/we_s_reg
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y24   i_middleware/clk_icap_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y18    i_middleware/fsm/icap_address_reg[data][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y19    i_middleware/fsm/icap_address_reg[data][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y19    i_middleware/fsm/icap_address_reg[data][11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y19    i_middleware/fsm/icap_address_reg[data][12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y19    i_middleware/fsm/icap_address_reg[data][13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y19    i_middleware/fsm/icap_address_reg[data][14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y19    i_middleware/fsm/icap_address_reg[data][15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y18    i_middleware/fsm/icap_address_reg[data][16]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    data_buf_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    data_buf_reg_0_15_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    data_buf_reg_0_15_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    data_buf_reg_0_15_7_7/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    data_buf_reg_0_15_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    data_buf_reg_0_15_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    data_buf_reg_0_15_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    data_buf_reg_0_15_7_7/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y15    data_buf_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y15    data_buf_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y15    data_buf_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y15    data_buf_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y15    data_buf_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y15    data_buf_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y15    data_buf_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y15    data_buf_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y15    data_buf_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y15    data_buf_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    data_buf_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    data_buf_reg_0_15_5_5/SP/CLK



