
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190261                       # Simulator instruction rate (inst/s)
host_mem_usage                              201543860                       # Number of bytes of host memory used
host_op_rate                                   216974                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 81427.83                       # Real time elapsed on the host
host_tick_rate                               13151041                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 15492580853                       # Number of instructions simulated
sim_ops                                   17667758941                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  118                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  136                       # Number of system calls
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.workload.numSyscalls                  241                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4508704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9016843                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    95.264179                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      365971115                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    384164456                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      1900865                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    564425968                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     13277995                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     13609276                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses       331281                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      769981783                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       84349898                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          134                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads       1411661177                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes      1392171227                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      1892545                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         753775880                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    280994415                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     17489390                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts     95429750                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   3818220687                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    4459924112                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2555481060                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.745239                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.650208                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1418043650     55.49%     55.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    239388050      9.37%     64.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    300336336     11.75%     76.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     54420455      2.13%     78.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4    171337152      6.70%     85.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     47122679      1.84%     87.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     19183559      0.75%     88.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     24654764      0.96%     89.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    280994415     11.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2555481060                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     82608974                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       3825333178                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            796250308                       # Number of loads committed
system.switch_cpus0.commit.membars           19432323                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2757172276     61.82%     61.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    223066910      5.00%     66.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     32308498      0.72%     67.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     21375718      0.48%     68.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      8795276      0.20%     68.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     29148496      0.65%     68.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     35075348      0.79%     69.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      4907120      0.11%     69.77% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     30425706      0.68%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     70.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      1943168      0.04%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     70.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    796250308     17.85%     88.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    519455288     11.65%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   4459924112                       # Class of committed instruction
system.switch_cpus0.commit.refs            1315705596                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        269048747                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         3818220687                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           4459924112                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.672568                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.672568                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1482605625                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         8337                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    364947395                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    4574837545                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       312141259                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        656500934                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       1954356                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts        60353                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    114807332                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          769981783                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        485915956                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2079208466                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       972627                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3950005846                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles           80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        3925352                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.299836                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    486838240                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    463599008                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.538158                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2568009508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.792312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.864375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1666603219     64.90%     64.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       108761080      4.24%     69.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2       103674259      4.04%     73.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        52268658      2.04%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4       111212865      4.33%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        67340392      2.62%     82.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6       147756367      5.75%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        21474693      0.84%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       288917975     11.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2568009508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                   1733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2526742                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       761724481                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.764703                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1352293676                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         522776484                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      112698736                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    811339782                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     17550507                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        36239                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    525595047                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   4555331982                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    829517192                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3226933                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   4531776783                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1035346                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     62127401                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1954356                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     64197500                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        70785                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads    224884080                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         4446                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        92368                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     18919653                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     15089465                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      6139757                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        92368                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1100201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1426541                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       4544118089                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           4511436703                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.581968                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2644531619                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.756782                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            4511727902                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      5420474405                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     3207596843                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.486840                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.486840                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2782362089     61.35%     61.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    223111568      4.92%     66.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     66.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     34263595      0.76%     67.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     21376406      0.47%     67.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      9597355      0.21%     67.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     30094314      0.66%     68.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     35075352      0.77%     69.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      5873969      0.13%     69.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     37614371      0.83%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1943168      0.04%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            4      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    829747315     18.30%     88.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    523944153     11.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    4535003723                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           83869362                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.018494                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        8471932     10.10%     10.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       3871008      4.62%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt           69      0.00%     14.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      3454254      4.12%     18.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      2436077      2.90%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            1      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1857815      2.22%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     23.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      28044394     33.44%     57.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     35733812     42.61%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    4300519915                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads  11098333904                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   4219811419                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   4269315964                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        4537781474                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       4535003723                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     17550508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     95407838                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        10072                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        61118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    185764295                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2568009508                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765961                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.112623                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1097049919     42.72%     42.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    411123610     16.01%     58.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    291675912     11.36%     70.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    211833769      8.25%     78.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    193171065      7.52%     85.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5    172211709      6.71%     92.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    106664870      4.15%     96.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     42934275      1.67%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     41344379      1.61%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2568009508                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.765959                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     318353106                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    623562477                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    291625284                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    381516104                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     38308768                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     40603017                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    811339782                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    525595047                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     5065525913                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     201567547                       # number of misc regfile writes
system.switch_cpus0.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      222018235                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   4945246159                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      86667620                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       366620831                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     193283203                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents      7875407                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   8109962122                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    4564120987                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   5076115569                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        715335064                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      29809471                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       1954356                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    362962137                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       130869346                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   5423215234                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    899118883                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     26497547                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        641428839                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     17550524                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    432260352                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          6829838973                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         9123239440                       # The number of ROB writes
system.switch_cpus0.timesIdled                     20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       355592119                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      225815157                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    79.644840                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      228219869                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    286546961                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      4526768                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    394247477                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     15277150                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     15282579                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses         5429                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      467224425                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       19688959                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          138                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        855886392                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       841565190                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      4525906                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         443252246                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    164425613                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     20129560                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    115153063                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   2967154145                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3305533740                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2551684879                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.295432                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.206699                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1444721078     56.62%     56.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    415924338     16.30%     72.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    312416221     12.24%     85.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     41931688      1.64%     86.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4    105055183      4.12%     90.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     19849426      0.78%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     27420194      1.07%     92.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     19941138      0.78%     93.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    164425613      6.44%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2551684879                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     17969947                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2828101176                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            701074303                       # Number of loads committed
system.switch_cpus1.commit.membars           22365800                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   2009738899     60.80%     60.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    116323202      3.52%     64.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv      2236485      0.07%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     37192537      1.13%     65.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     24602971      0.74%     66.26% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     10125053      0.31%     66.56% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     33549187      1.01%     67.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     40373002      1.22%     68.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      5649229      0.17%     68.97% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     39428509      1.19%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      2236512      0.07%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    701074303     21.21%     91.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    283003851      8.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3305533740                       # Class of committed instruction
system.switch_cpus1.commit.refs             984078154                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        296227655                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         2967154145                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3305533740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.865480                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.865480                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1697628779                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred          886                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    223494031                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3454175328                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       306323852                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        449545147                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       4558082                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         2360                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    109954411                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          467224425                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        479519180                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2081727713                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes      2181823                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3182331358                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles          102                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        9117888                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.181940                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    481723458                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    263185978                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.239220                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2568010274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.379566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.659341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1878771724     73.16%     73.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        53672253      2.09%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2       150353896      5.85%     81.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        47722859      1.86%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        50333781      1.96%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        20513345      0.80%     85.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        29259185      1.14%     86.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7       133331462      5.19%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       204051769      7.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2568010274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    967                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5251350                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       451970128                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.320861                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1030958999                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         286178382                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      191297837                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    720482308                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     20201035                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts      2595926                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    289102050                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3420582401                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    744780617                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      7626444                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3391986003                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents      13408747                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     96974609                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       4558082                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    113545672                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       600162                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     29116001                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          414                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        43076                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     26657550                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     19407985                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      6098193                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        43076                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1692534                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      3558816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3005250003                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3362431216                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.719258                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2161551593                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.309352                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3362972343                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3788962309                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2445733078                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.155429                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.155429                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   2039864117     60.00%     60.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    116333043      3.42%     63.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      2236485      0.07%     63.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     39427438      1.16%     64.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     24603926      0.72%     65.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     11050354      0.33%     65.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     34655596      1.02%     66.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     40373013      1.19%     67.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv      6762848      0.20%     68.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     47653924      1.40%     69.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      2236512      0.07%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            3      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    746981500     21.97%     91.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    287433625      8.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3399612448                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           61293270                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.018029                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        8146724     13.29%     13.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          106      0.00%     13.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      4078341      6.65%     19.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      2815576      4.59%     24.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     24.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      2141520      3.49%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      26570929     43.35%     71.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     17540074     28.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    3096597661                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8718067760                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   3040376115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   3110989292                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3400381365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3399612448                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     20201036                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    115048543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        27134                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        71476                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    218491812                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2568010274                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.323831                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.919517                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1230627992     47.92%     47.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    654562769     25.49%     73.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    205776424      8.01%     81.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    110997892      4.32%     85.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    111954923      4.36%     90.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     63567919      2.48%     92.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6    125965443      4.91%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     37404086      1.46%     98.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     27152826      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2568010274                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.323831                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     364307993                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    710487813                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    322055101                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    424684663                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     60298776                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     13335452                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    720482308                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    289102050                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     4001012664                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     232009679                       # number of misc regfile writes
system.switch_cpus1.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles      456352205                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3683820529                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents     232229541                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       353696226                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents      24829463                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents       169796                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6079643954                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3436352367                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3847628655                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        506279749                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      18022598                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       4558082                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    325488342                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       163807998                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3801932424                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles    921635666                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     27534179                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        698396349                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     20201039                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    485151517                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5807944301                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         6857699493                       # The number of ROB writes
system.switch_cpus1.timesIdled                     13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       397318832                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      258301130                       # number of vector regfile writes
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    36.916843                       # BTB Hit Percentage
system.switch_cpus2.branchPred.BTBHits      174685451                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBLookups    473186322                       # Number of BTB lookups
system.switch_cpus2.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.condIncorrect      3410581                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.condPredicted    461535764                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.indirectHits     26952539                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectLookups     26962633                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectMisses        10094                       # Number of indirect misses.
system.switch_cpus2.branchPred.lookups      584132717                       # Number of BP lookups
system.switch_cpus2.branchPred.usedRAS       34730515                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPredindirectMispredicted          209                       # Number of mispredicted indirect branches.
system.switch_cpus2.cc_regfile_reads        868211928                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       839748918                       # number of cc regfile writes
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.branchMispredicts      3409253                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.branches         559318761                       # Number of branches committed
system.switch_cpus2.commit.bw_lim_events    193487965                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.commitNonSpecStalls     35500771                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.commitSquashedInsts    175592978                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.committedInsts   2834792209                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    3218546348                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.committed_per_cycle::samples   2545192817                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.264559                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.378194                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0   1613963176     63.41%     63.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    394132017     15.49%     78.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    109006766      4.28%     83.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     76309768      3.00%     86.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     61866360      2.43%     88.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     28855597      1.13%     89.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     35173826      1.38%     91.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7     32397342      1.27%     92.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8    193487965      7.60%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total   2545192817                       # Number of insts commited each cycle
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.function_calls     31691488                       # Number of function calls committed.
system.switch_cpus2.commit.int_insts       2601713990                       # Number of committed integer instructions.
system.switch_cpus2.commit.loads            636438024                       # Number of loads committed
system.switch_cpus2.commit.membars           39444628                       # Number of memory barriers committed
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu   1805281062     56.09%     56.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult     11873801      0.37%     56.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     65598542      2.04%     58.50% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     43389839      1.35%     59.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt     17857218      0.55%     60.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     59167489      1.84%     62.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMultAcc     71204530      2.21%     64.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      9964132      0.31%     64.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMisc     61776603      1.92%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu      3944339      0.12%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    636438024     19.77%     86.58% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    432050769     13.42%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   3218546348                       # Class of committed instruction
system.switch_cpus2.commit.refs            1068488793                       # Number of memory references committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.vec_insts        502479525                       # Number of committed Vector instructions.
system.switch_cpus2.committedInsts         2834792209                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           3218546348                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.905890                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.905890                       # CPI: Total CPI of All Threads
system.switch_cpus2.decode.BlockedCycles   1864191503                       # Number of cycles decode is blocked
system.switch_cpus2.decode.BranchMispred         1342                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.BranchResolved    174294641                       # Number of times decode resolved a branch
system.switch_cpus2.decode.DecodedInsts    3424940496                       # Number of instructions handled by decode
system.switch_cpus2.decode.IdleCycles       183860009                       # Number of cycles decode is idle
system.switch_cpus2.decode.RunCycles        414800649                       # Number of cycles decode is running
system.switch_cpus2.decode.SquashCycles       3422986                       # Number of cycles decode is squashing
system.switch_cpus2.decode.SquashedInsts         5533                       # Number of squashed instructions handled by decode
system.switch_cpus2.decode.UnblockCycles    101735140                       # Number of cycles decode is unblocking
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.fetch.Branches          584132717                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.CacheLines        379290506                       # Number of cache lines fetched
system.switch_cpus2.fetch.Cycles           2182807522                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.IcacheSquashes       820571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.Insts            3057788633                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.MiscStallCycles          155                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.SquashCycles        6848628                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.branchRate         0.227465                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.icacheStallCycles    381778273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.predictedBranches    236368505                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.rate               1.190722                       # Number of inst fetches per cycle
system.switch_cpus2.fetch.rateDist::samples   2568010288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.346480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.692846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0      1920555874     74.79%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        90141019      3.51%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        47483426      1.85%     80.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        62347368      2.43%     82.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        83733027      3.26%     85.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        25168199      0.98%     86.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        27602946      1.07%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7        28594623      1.11%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       282383806     11.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total   2568010288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.idleCycles                    953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3833392                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       572380505                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.300663                       # Inst execution rate
system.switch_cpus2.iew.exec_refs          1127912631                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores         437304416                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       19423675                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    664434440                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts     35626427                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        72237                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts    441519430                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts   3394139235                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    690608215                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      5478295                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts   3340117764                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents           261                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      1820741                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       3422986                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      1833558                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          438                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.lsq.thread0.forwLoads     16179507                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        18704                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads     27742360                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.squashedLoads     27996416                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.squashedStores      9468660                       # Number of stores squashed
system.switch_cpus2.iew.memOrderViolationEvents        18704                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1824396                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2008996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers       3319499106                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count           3310202545                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.588396                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers       1953180027                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.289014                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent            3311060510                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads      3177342693                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes     1988801487                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.103886                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.103886                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass          140      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu   1847154939     55.21%     55.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     11874416      0.35%     55.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     55.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     69574247      2.08%     57.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     43391299      1.30%     58.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt     18802151      0.56%     59.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     61084191      1.83%     61.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc     71204541      2.13%     63.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv     11928135      0.36%     63.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc     76404731      2.28%     66.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     66.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     66.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     66.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      3944339      0.12%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            8      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    690635420     20.64%     86.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    439597502     13.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    3345596059                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           68670320                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.020526                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        4974197      7.24%      7.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            40      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt          181      0.00%      7.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      8513503     12.40%     19.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc      4598225      6.70%     26.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            2      0.00%     26.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc      1949511      2.84%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     29.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      20164507     29.36%     58.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     28470154     41.46%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses    2817581048                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   8156418258                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   2762244979                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   2840459280                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded        3358512799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued       3345596059                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded     35626430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    175592880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         9565                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       125659                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    368771454                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   2568010288                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.302797                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.007799                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1460966046     56.89%     56.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    356995093     13.90%     70.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    210210233      8.19%     78.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3    139959748      5.45%     84.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4    147355260      5.74%     90.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     80250847      3.13%     93.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     86208710      3.36%     96.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     48141087      1.87%     98.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     37923264      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   2568010288                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.302797                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses     596685191                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads   1171464033                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses    547957566                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes    729291235                       # Number of vector instruction queue writes
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.memDep0.conflictingLoads     17718746                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     23673195                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    664434440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    441519430                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads     5102661838                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes     409183872                       # number of misc regfile writes
system.switch_cpus2.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.rename.BlockCycles       28159769                       # Number of cycles rename is blocking
system.switch_cpus2.rename.CommittedMaps   3528524411                       # Number of HB maps that are committed
system.switch_cpus2.rename.IQFullEvents      12670339                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.IdleCycles       232170743                       # Number of cycles rename is idle
system.switch_cpus2.rename.LQFullEvents     198683201                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.ROBFullEvents        22193                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.RenameLookups   6494412534                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.RenamedInsts    3404113493                       # Number of instructions processed by rename
system.switch_cpus2.rename.RenamedOperands   3768285097                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RunCycles        468156444                       # Number of cycles rename is running
system.switch_cpus2.rename.SQFullEvents         76968                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.SquashCycles       3422986                       # Number of cycles rename is squashing
system.switch_cpus2.rename.UnblockCycles    289497870                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.UndoneMaps       239760683                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.int_rename_lookups   3178410340                       # Number of integer rename lookups
system.switch_cpus2.rename.serializeStallCycles   1546602468                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.serializingInsts     48542255                       # count of serializing insts renamed
system.switch_cpus2.rename.skidInsts        525383046                       # count of insts added to the skid buffer
system.switch_cpus2.rename.tempSerializingInsts     35626670                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.vec_rename_lookups    846971248                       # Number of vector rename lookups
system.switch_cpus2.rob.rob_reads          5745841045                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         6811096620                       # The number of ROB writes
system.switch_cpus2.timesIdled                     13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.vec_regfile_reads       692627108                       # number of vector regfile reads
system.switch_cpus2.vec_regfile_writes      443931355                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        23591                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26686688                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1608                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     53373386                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1620                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4448683                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1745957                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2762180                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60023                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4448683                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      6771375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      6754174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     13525549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13525549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    400802304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    399794560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    800596864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               800596864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4508706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4508706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4508706                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13658897876                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13625137638                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        42841908073                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data    101953792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data    105555200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus2.data     81413760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         288933504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus2.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    111868800                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      111868800                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       796514                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       824650                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus2.data       636045                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2257293                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       873975                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            873975                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     95207335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         2749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     98570431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.inst         3825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus2.data     76026472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            269814279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         2749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus2.inst         3825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     104466250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           104466250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     104466250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     95207335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         2749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     98570431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.inst         3825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus2.data     76026472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           374280528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1747950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1592613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1648835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus2.data::samples   1271468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000242568040                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        98790                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        98790                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            7843091                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1650818                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2257293                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    873975                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4514586                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1747950                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1502                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           275992                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           276494                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           292866                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           304406                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           295225                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           293115                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           284377                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           275068                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           285277                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           287448                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          297463                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          298102                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          282392                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          278639                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          249711                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          236509                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           103808                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           109814                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           119616                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           124484                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           125066                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           116476                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           102326                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            92608                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           101044                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           105926                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          116628                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          124410                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          120060                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          112261                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           89138                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           84254                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.12                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.23                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                114133947929                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               22565420000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           198754272929                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    25289.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               44039.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2498458                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 802646                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                55.36                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.92                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4514586                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1747950                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2082768                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2098198                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 166738                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 152243                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   6910                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   5946                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    150                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    122                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 76148                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 77993                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 97649                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 98409                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 99419                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 99399                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 99466                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 99478                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 99435                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 99431                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 99516                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 99705                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                100131                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                101625                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                101009                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 99036                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 98867                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 98842                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  2325                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    48                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2959895                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   135.377667                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   127.778201                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    72.907803                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       178379      6.03%      6.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2682507     90.63%     96.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        40274      1.36%     98.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        12539      0.42%     98.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        12790      0.43%     98.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        13148      0.44%     99.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        20127      0.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           97      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           34      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2959895                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        98790                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.683025                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.281787                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    14.865657                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              4      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15           282      0.29%      0.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         3499      3.54%      3.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31        11741     11.88%     15.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        19746     19.99%     35.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        21714     21.98%     57.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        17750     17.97%     75.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        11705     11.85%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         6615      6.70%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3288      3.33%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1472      1.49%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          578      0.59%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          242      0.24%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          104      0.11%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           30      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           12      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        98790                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        98790                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.693279                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.663942                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.014153                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           20745     21.00%     21.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1600      1.62%     22.62% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           69499     70.35%     92.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1737      1.76%     94.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            4829      4.89%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             147      0.15%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             221      0.22%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        98790                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             288837376                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  96128                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              111866816                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              288933504                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           111868800                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      269.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      104.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   269.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   104.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.92                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.11                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860597842                       # Total gap between requests
system.mem_ctrls0.avgGap                    341989.44                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data    101927232                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data    105525440                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus2.data     81373952                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    111866816                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3466.370595683608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 95182532.301783770323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 2749.190472438724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 98542640.709206596017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.inst 3824.960657306051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus2.data 75989298.078493893147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 104464396.986839607358                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1593028                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1649300                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus2.data      1272090                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1747950                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2721946                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  74410311762                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2119916                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  66608011120                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.inst      2439090                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus2.data  57728669095                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24922373347167                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     46930.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     46709.98                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     46085.13                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     40385.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.inst     38110.78                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus2.data     45380.96                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  14258058.50                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   52.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         10384580220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          5519531490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        15818962740                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4456423620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    425309896410                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     53054793120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      599076856080                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       559.434913                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 134105676541                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 900996691183                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         10749098640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          5713270035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        16404457020                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        4667713560                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    425017144410                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     53301325440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      600385677585                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       560.657128                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 134749236379                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 900353131345                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data    101682688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data    105334016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus2.data     81155840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         288180864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         8320                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    111613696                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      111613696                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       794396                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       822922                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus2.data       634030                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2251413                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       871982                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            871982                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         2988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     94954170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         2271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     98363884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.inst         2510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus2.data     75785619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            269111442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         2988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         2271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus2.inst         2510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            7769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     104228026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           104228026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     104228026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         2988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     94954170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         2271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     98363884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.inst         2510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus2.data     75785619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           373339469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1743964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1588415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1645419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus2.data::samples   1267436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000218898286                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        98538                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        98538                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            7824057                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1647048                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2251413                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    871982                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4502826                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1743964                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1426                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           275284                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           274666                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           293192                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           305233                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           295841                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           292132                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           282796                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           275092                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           284794                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           287995                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          292825                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          297904                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          281200                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          278106                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          246631                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          237709                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           102458                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           110252                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           119084                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           124962                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           124852                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           116862                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           102198                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            92604                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            99902                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           106030                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          115620                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          125150                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          119568                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          112205                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           88538                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           83658                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.12                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.23                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                113794228372                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               22507000000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           198195478372                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    25279.74                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               44029.74                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2492411                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 801148                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                55.37                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.94                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4502826                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1743964                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2078546                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2093789                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 165032                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 150714                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   6989                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   6034                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    162                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    131                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 75953                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 77795                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 97444                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 98261                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 99160                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 99175                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 99332                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 99251                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 99172                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 99162                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 99231                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 99460                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 99950                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                101447                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                100759                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 98776                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 98628                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 98586                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  2344                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    61                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2951781                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   135.410306                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   127.791265                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    72.997638                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       177976      6.03%      6.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2674780     90.62%     96.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        40018      1.36%     98.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        12889      0.44%     98.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        12767      0.43%     98.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        13140      0.45%     99.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        20070      0.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           97      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2951781                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        98538                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.681788                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    43.278460                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    14.905184                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15           246      0.25%      0.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23         3458      3.51%      3.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31        11903     12.08%     15.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39        19734     20.03%     35.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        21553     21.87%     57.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        17717     17.98%     75.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        11613     11.79%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         6540      6.64%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         3271      3.32%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         1457      1.48%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          655      0.66%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          244      0.25%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           88      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           36      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        98538                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        98538                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.698177                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.668550                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.019874                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           20630     20.94%     20.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1629      1.65%     22.59% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           69169     70.20%     92.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1779      1.81%     94.59% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            4922      5.00%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             141      0.14%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             250      0.25%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        98538                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             288089600                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  91264                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              111612352                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              288180864                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           111613696                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      269.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      104.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   269.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   104.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.92                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.10                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860468989                       # Total gap between requests
system.mem_ctrls1.avgGap                    342851.44                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data    101658560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data    105306816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus2.data     81115904                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    111612352                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 2988.250513520352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 94931638.788668602705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 2271.070390275468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 98338483.434122875333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.inst 2510.130431357096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus2.data 75748325.557083621621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 104226771.306004464626                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1588792                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1645844                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus2.data      1268060                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1743964                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      1887392                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  74250182259                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1729760                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  66404018187                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.inst      1654322                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus2.data  57536006452                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24909890906231                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     37747.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     46733.73                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     45520.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     40346.48                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.inst     39388.62                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus2.data     45373.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  14283489.17                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   52.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         10343632320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          5497767165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        15759150960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4440502620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    424938923880                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     53367168000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      598879813425                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       559.250909                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 134922575910                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 900179791814                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         10732105440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          5704241730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        16380845040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4662879840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    424570622940                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     53677323360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      600260686830                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       560.540408                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 135731237630                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 899371130094                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst   1982756209                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    379290426                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2362046635                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst   1982756209                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    379290426                       # number of overall hits
system.cpu2.icache.overall_hits::total     2362046635                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          875                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           78                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           953                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          875                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           78                       # number of overall misses
system.cpu2.icache.overall_misses::total          953                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      6718704                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6718704                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      6718704                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6718704                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst   1982757084                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    379290504                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2362047588                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst   1982757084                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    379290504                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2362047588                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 86137.230769                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  7050.056663                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 86137.230769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  7050.056663                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          293                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    73.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu2.icache.writebacks::total              304                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           25                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      4859718                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4859718                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      4859718                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4859718                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 91692.792453                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 91692.792453                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 91692.792453                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 91692.792453                       # average overall mshr miss latency
system.cpu2.icache.replacements                   304                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst   1982756209                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    379290426                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2362046635                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          875                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           78                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          953                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      6718704                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6718704                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst   1982757084                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    379290504                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2362047588                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 86137.230769                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  7050.056663                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           25                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      4859718                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4859718                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 91692.792453                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 91692.792453                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          623.960432                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2362047563                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              928                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2545309.873922                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   597.660767                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    26.299664                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.957790                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.042147                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      92119856860                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     92119856860                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    668258472                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    991530176                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      1659788648                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    668258472                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    991530176                       # number of overall hits
system.cpu2.dcache.overall_hits::total     1659788648                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4657654                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     20151345                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      24808999                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4657654                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     20151345                       # number of overall misses
system.cpu2.dcache.overall_misses::total     24808999                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 660502230204                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 660502230204                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 660502230204                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 660502230204                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    672916126                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   1011681521                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   1684597647                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    672916126                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   1011681521                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   1684597647                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.006922                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.019919                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.006922                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.019919                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014727                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 32777.079158                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26623.493765                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 32777.079158                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26623.493765                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        36315                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        10468                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              382                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             89                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    95.065445                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   117.617978                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4633010                       # number of writebacks
system.cpu2.dcache.writebacks::total          4633010                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     13926736                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     13926736                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     13926736                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     13926736                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      6224609                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6224609                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      6224609                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6224609                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 174979539651                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 174979539651                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 174979539651                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 174979539651                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.006153                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003695                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.006153                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003695                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 28110.928679                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28110.928679                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 28110.928679                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28110.928679                       # average overall mshr miss latency
system.cpu2.dcache.replacements              10882231                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data    380656690                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    594990080                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      975646770                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3905543                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     20141201                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     24046744                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 659881375614                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 659881375614                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    384562233                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    615131281                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    999693514                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.010156                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.032743                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024054                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 32762.762043                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27441.610208                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     13918910                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     13918910                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      6222291                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6222291                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 174857788161                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 174857788161                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.010115                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006224                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 28101.833900                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28101.833900                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data    287601782                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    396540096                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     684141878                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       752111                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        10144                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       762255                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    620854590                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    620854590                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data    288353893                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    396550240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    684904133                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.002608                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000026                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001113                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 61204.119677                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total   814.497235                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         7826                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         7826                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         2318                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2318                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    121751490                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    121751490                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 52524.370147                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 52524.370147                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data     22466553                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data     35500738                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     57967291                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           98                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          359                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          457                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data      8825805                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      8825805                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data     22466651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data     35501097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     57967748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 24584.415042                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19312.483589                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus2.data          233                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          233                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          126                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          126                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      1303542                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1303542                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 10345.571429                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10345.571429                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data     22466651                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data     35500530                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     57967181                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data     22466651                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data     35500530                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     57967181                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         1786605607                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10882487                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           164.172547                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   148.035320                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   107.963991                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.578263                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.421734                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses      57627924919                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses     57627924919                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1890151310                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    485915877                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2376067187                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1890151310                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    485915877                       # number of overall hits
system.cpu0.icache.overall_hits::total     2376067187                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          926                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           78                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1004                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          926                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           78                       # number of overall misses
system.cpu0.icache.overall_misses::total         1004                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      7171149                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7171149                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      7171149                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7171149                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1890152236                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    485915955                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2376068191                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1890152236                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    485915955                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2376068191                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 91937.807692                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  7142.578685                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 91937.807692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  7142.578685                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          174                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.800000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          356                       # number of writebacks
system.cpu0.icache.writebacks::total              356                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           24                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           24                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           54                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           54                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      5168298                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5168298                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      5168298                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5168298                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 95709.222222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 95709.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 95709.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 95709.222222                       # average overall mshr miss latency
system.cpu0.icache.replacements                   356                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1890151310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    485915877                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2376067187                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          926                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           78                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1004                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      7171149                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7171149                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1890152236                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    485915955                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2376068191                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 91937.807692                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  7142.578685                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           24                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           54                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      5168298                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5168298                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 95709.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 95709.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.934704                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2376068167                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              980                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2424559.354082                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   595.600905                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    28.333799                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.954489                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.045407                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      92666660429                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     92666660429                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    629575195                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1036714125                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1666289320                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    629575195                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1036714125                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1666289320                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5298469                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     37653814                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42952283                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5298469                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37653814                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42952283                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1082735533023                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1082735533023                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1082735533023                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1082735533023                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    634873664                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1074367939                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1709241603                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    634873664                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1074367939                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1709241603                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.008346                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.035047                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.008346                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035047                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025129                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 28755.002960                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25207.869231                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 28755.002960                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25207.869231                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       820892                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3023                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            86177                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             31                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.525651                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    97.516129                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8963508                       # number of writebacks
system.cpu0.dcache.writebacks::total          8963508                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25882133                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25882133                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25882133                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25882133                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11771681                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11771681                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11771681                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11771681                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 263254355968                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 263254355968                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 263254355968                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 263254355968                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.010957                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006887                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.010957                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006887                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 22363.361356                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22363.361356                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 22363.361356                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22363.361356                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17082098                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    380044676                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    534955086                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      914999762                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4939107                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     37445344                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     42384451                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1073911143411                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1073911143411                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    384983783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    572400430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    957384213                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012829                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.065418                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.044271                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 28679.430570                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25337.384774                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25767445                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25767445                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     11677899                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11677899                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 261302223012                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 261302223012                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.020402                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012198                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 22375.790629                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22375.790629                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249530519                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    501759039                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     751289558                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       359362                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       208470                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       567832                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   8824389612                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8824389612                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    249889881                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    501967509                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    751857390                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001438                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000415                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000755                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 42329.302115                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15540.493688                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       114688                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       114688                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        93782                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        93782                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1952132956                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1952132956                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000187                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 20815.646457                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20815.646457                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      5561743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     17474342                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     23036085                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         4665                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        15106                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        19771                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    166464315                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    166464315                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      5566408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     17489448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     23055856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000838                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000864                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000858                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11019.748113                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8419.620404                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data         7567                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         7567                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data         7539                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7539                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data     75564570                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     75564570                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000431                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000327                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10023.155591                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10023.155591                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      5566408                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     17489272                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     23055680                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      5566408                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     17489272                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     23055680                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1729463439                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17082354                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           101.242688                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   121.079997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   134.919315                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.472969                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.527029                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      56188382802                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     56188382802                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2000204364                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    479519116                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2479723480                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2000204364                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    479519116                       # number of overall hits
system.cpu1.icache.overall_hits::total     2479723480                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          874                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           63                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           937                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          874                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           63                       # number of overall misses
system.cpu1.icache.overall_misses::total          937                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      4993992                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4993992                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      4993992                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4993992                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2000205238                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    479519179                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2479724417                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2000205238                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    479519179                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2479724417                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 79269.714286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5329.767343                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 79269.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5329.767343                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          260                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          295                       # number of writebacks
system.cpu1.icache.writebacks::total              295                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      4183761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4183761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      4183761                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4183761                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 78938.886792                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78938.886792                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 78938.886792                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78938.886792                       # average overall mshr miss latency
system.cpu1.icache.replacements                   295                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2000204364                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    479519116                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2479723480                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           63                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          937                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      4993992                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4993992                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    479519179                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2479724417                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 79269.714286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5329.767343                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      4183761                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4183761                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 78938.886792                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78938.886792                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          622.997047                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2479724407                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              927                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2674999.360302                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   600.684311                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    22.312737                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.962635                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.035758                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998393                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      96709253190                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     96709253190                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    633389752                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    892710689                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1526100441                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    633389752                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    892710689                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1526100441                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6152120                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     42668276                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      48820396                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6152120                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     42668276                       # number of overall misses
system.cpu1.dcache.overall_misses::total     48820396                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1600119706909                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1600119706909                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1600119706909                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1600119706909                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    639541872                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    935378965                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1574920837                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    639541872                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    935378965                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1574920837                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009620                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.045616                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.030999                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009620                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.045616                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030999                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 37501.391125                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32775.639651                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 37501.391125                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32775.639651                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        64052                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     92126138                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             3122                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets         598257                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    20.516336                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   153.990907                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4045875                       # number of writebacks
system.cpu1.dcache.writebacks::total          4045875                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     33985783                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     33985783                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     33985783                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     33985783                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8682493                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8682493                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8682493                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8682493                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 224870118124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 224870118124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 224870118124                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 224870118124                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.009282                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005513                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.009282                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005513                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 25899.257059                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25899.257059                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 25899.257059                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25899.257059                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14834514                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    453503589                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    629839641                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1083343230                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5814047                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     42535680                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     48349727                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1593845646855                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1593845646855                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    672375321                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1131692957                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.012658                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.063262                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.042723                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 37470.792682                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32964.935807                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     33868599                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     33868599                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      8667081                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8667081                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 224634867159                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 224634867159                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.012890                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007659                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 25918.168661                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25918.168661                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    179886163                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    262871048                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     442757211                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       338073                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       132596                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       470669                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   6274060054                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6274060054                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    263003644                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    443227880                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.001876                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000504                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001062                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47317.114046                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13330.089838                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       117184                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       117184                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        15412                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        15412                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    235250965                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    235250965                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 15264.142551                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15264.142551                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     13495618                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     20129390                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     33625008                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           73                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          230                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          303                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data     13754745                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13754745                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     20129620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     33625311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 59803.239130                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45395.198020                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           94                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       957849                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       957849                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10189.882979                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10189.882979                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     13495691                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     20129424                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     33625115                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     20129424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     33625115                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1608185389                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14834770                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           108.406493                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   135.766359                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   120.232953                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.530337                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.469660                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      52564315186                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     52564315186                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data     10188309                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      7035005                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      4954660                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22177975                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data     10188309                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      7035005                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      4954660                       # number of overall hits
system.l2.overall_hits::total                22177975                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           54                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1590911                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1647572                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1270075                       # number of demand (read+write) misses
system.l2.demand_misses::total                4508707                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           54                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1590911                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1647572                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1270075                       # number of overall misses
system.l2.overall_misses::total               4508707                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      5097825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 156983593986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      4093272                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 151145167812                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst      4788411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 123045987687                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     431188728993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5097825                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 156983593986                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      4093272                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 151145167812                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst      4788411                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 123045987687                       # number of overall miss cycles
system.l2.overall_miss_latency::total    431188728993                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     11779220                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      8682577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      6224735                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26686682                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     11779220                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      8682577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      6224735                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26686682                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.135061                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.189756                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.204037                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.168950                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.135061                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.189756                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.204037                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.168950                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 94404.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 98675.283524                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 97458.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 91738.126050                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 90347.377358                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 96880.883166                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95634.675084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 94404.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 98675.283524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 97458.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 91738.126050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 90347.377358                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 96880.883166                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95634.675084                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1745957                       # number of writebacks
system.l2.writebacks::total                   1745957                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus0.inst           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1590910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1647572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1270075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4508706                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1590910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1647572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1270075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4508706                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4637170                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 143382538984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3733954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 137053304198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst      4335184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 112186029673                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 392634579163                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4637170                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 143382538984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3733954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 137053304198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst      4335184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 112186029673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 392634579163                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.135061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.189756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.204037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.168950                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.135061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.189756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.204037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.168950                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85873.518519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 90126.115861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88903.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 83185.016617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 81795.924528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 88330.240083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87083.650866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85873.518519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 90126.115861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88903.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 83185.016617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 81795.924528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 88330.240083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87083.650866                       # average overall mshr miss latency
system.l2.replacements                        4509143                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10303957                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10303957                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10303957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10303957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          152                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              152                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          152                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          152                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          614                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           614                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus1.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data        82652                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        72435                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         1150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                156237                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        11130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        47717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         1176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60023                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   1080053352                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   4609360791                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data    109148916                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5798563059                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        93782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data       120152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data         2326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            216260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.118679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.397139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.505589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.277550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 97039.833962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 96597.874783                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 92813.704082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96605.685471                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        11130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        47717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         1176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    984872681                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4201428839                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data     99104213                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5285405733                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.118679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.397139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.505589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.277550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 88488.111500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 88048.889054                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 84272.289966                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88056.340619                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              149                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5097825                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      4093272                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst      4788411                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13979508                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           54                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           43                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst           53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.976744                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 94404.166667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 97458.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 90347.377358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93822.201342                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           54                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          149                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4637170                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3733954                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst      4335184                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12706308                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.976744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 85873.518519                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 88903.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 81795.924528                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85277.234899                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data     10105657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      6962570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      4953510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22021737                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1579781                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1599855                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1268899                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4448535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 155903540634                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 146535807021                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 122936838771                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 425376186426                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data     11685438                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      8562425                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      6222409                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26470272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.135192                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.186846                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.203924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.168058                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98686.805724                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 91593.180020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 96884.652578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95621.634184                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1579780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1599855                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1268899                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4448534                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 142397666303                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 132851875359                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 112086925460                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 387336467122                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.135192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.186846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.203924                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.168058                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 90137.656068                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 83039.947595                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 88334.000941                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87070.587102                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    73226667                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4541911                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.122435                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.048925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1068.148050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      767.162463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      587.124477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.296634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 10830.653558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.212475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 11066.659287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.282577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  8439.411554                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.032597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.330525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.337728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.257550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4026                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21308                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6923                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 858229575                       # Number of tag accesses
system.l2.tags.data_accesses                858229575                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          26470432                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12049914                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          152                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19145761                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           216260                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          216260                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           160                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26470272                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     35337660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     26047751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     18674205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              80060078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        13824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2242542208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        11264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1390407808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        13568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1101832576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4734821248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4509153                       # Total snoops (count)
system.tol2bus.snoopTraffic                 223483776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31195845                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000809                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028439                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               31170630     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  25203      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31195845                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        39443955774                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            110921                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24569898461                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            112590                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       18116100969                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            110505                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       12989543501                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
