---
content_type: page
description: This page provides an overview of the class schedule for the MIT course
  6.004 Computation Structure of Spring, 2017.
learning_resource_types: []
ocw_type: CourseSection
title: Calendar
uid: 676547cd-e026-1f59-fb0f-aad00c82837e
---

This calendar reflects the campus schedule when this course was taught at MIT. The lab exercises are currently not included.

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
SES #
{{< thclose >}}
{{< thopen >}}
TOPICS
{{< thclose >}}
{{< thopen >}}
KEY DATES
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
L1
{{< tdclose >}}
{{< tdopen >}}
Unit 1: Basics of information: entropy, encodings, error correction
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L2
{{< tdclose >}}
{{< tdopen >}}
Unit 2: The digital abstraction: combinational logic, voltage-based encoding
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L3
{{< tdclose >}}
{{< tdopen >}}
Unit 3: CMOS: MOSFETs, gate design; timing
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L4
{{< tdclose >}}
{{< tdopen >}}
Unit 4: Combinational logic: canonical forms, synthesis, simplification
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L5
{{< tdclose >}}
{{< tdopen >}}
Unit 5: Sequential logic: latches, registers, timing
{{< tdclose >}}
{{< tdopen >}}
Lab 1 due
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L6
{{< tdclose >}}
{{< tdopen >}}
Unit 6: Finite-state machines (FSMs); asynchronous inputs and metastability
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L7
{{< tdclose >}}
{{< tdopen >}}
Unit 7: Performance measures: throughput and latency, pipelining
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen colspan="3" >}}
**Quiz 1 (L1–L5)**
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L8
{{< tdclose >}}
{{< tdopen >}}
Unit 8: Design tradeoffs: power, speed, area, throughput
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L9
{{< tdclose >}}
{{< tdopen >}}
Unit 9: von Neumann architectures, Beta instruction set
{{< tdclose >}}
{{< tdopen >}}
Lab 2 due
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L10
{{< tdclose >}}
{{< tdopen >}}
Unit 10: Assmbly language
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L11
{{< tdclose >}}
{{< tdopen >}}
Unit 11: Compiling expressions and statements
{{< tdclose >}}
{{< tdopen >}}
Lab 3 due 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L12
{{< tdclose >}}
{{< tdopen >}}
Unit 12: Stacks and procedures
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L13
{{< tdclose >}}
{{< tdopen >}}
Unit 13: Beta implementation
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen colspan="3" >}}
**Quiz 2 (L6–L12)**
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L14
{{< tdclose >}}
{{< tdopen >}}
Unit 14: Multilevel memories: locality, performance, caches
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L15
{{< tdclose >}}
{{< tdopen >}}
Unit 14: Cache design issues (continued)
{{< tdclose >}}
{{< tdopen >}}
Lab 4 due
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L16
{{< tdclose >}}
{{< tdopen >}}
Unit 15: Pipelining the Beta: pipeline diagrams, data hazards
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L17
{{< tdclose >}}
{{< tdopen >}}
Unit 15: Pipelining the Beta: control hazards, dealing with exceptions (continued)
{{< tdclose >}}
{{< tdopen >}}
Lab 5 due
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L18
{{< tdclose >}}
{{< tdopen >}}
Unit 16: Virtual memory: mapping, protection, contexts
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen colspan="3" >}}
**Quiz 3 (L13–L17)**
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L19
{{< tdclose >}}
{{< tdopen >}}
Unit 17: Virtual machines: timesharing, OS kernels, supervisor calls
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L20
{{< tdclose >}}
{{< tdopen >}}
Unit 18: Devices and interrupts; real-time
{{< tdclose >}}
{{< tdopen >}}
Lab 6 due
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L21
{{< tdclose >}}
{{< tdopen >}}
Unit 19: Communicating processes: semaphores, synchronization, atomicity, deadlock
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L22
{{< tdclose >}}
{{< tdopen >}}
Unit 20: System-level communication
{{< tdclose >}}
{{< tdopen >}}
Lab 7 due
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L23
{{< tdclose >}}
{{< tdopen >}}
Unit 21: Parallel processing: performance limits, data- and thread-level parallelism
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L24
{{< tdclose >}}
{{< tdopen >}}
Building a Better Beta: tips for the design project
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen colspan="3" >}}
**Quiz 4 (L18–L22); design project due in one week after the quiz**
{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}