Timing Report Max Delay Analysis

SmartTime Version v11.9 SP1
Microsemi Corporation - Microsemi Libero Software Release v11.9 SP1 (Version 11.9.1.0)
Date: Fri Nov 23 23:19:37 2018


Design: creative
Family: SmartFusion2
Die: M2S025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               FCCC_0/GL0
Period (ns):                10.162
Frequency (MHz):            98.406
Required Period (ns):       6.250
Required Frequency (MHz):   160.000
External Setup (ns):        -0.581
Max Clock-To-Out (ns):      10.994

Clock Domain:               osc_in
Period (ns):                1.640
Frequency (MHz):            609.756
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain FCCC_0/GL0

SET Register to Register

Path 1
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret:D
  Delay (ns):            9.880                                                                           
  Slack (ns):            -3.912                                                                          
  Arrival (ns):          13.475                                                                          
  Required (ns):         9.563                                                                           
  Setup (ns):            0.254                                                                           
  Minimum Period (ns):   10.162                                                                          

Path 2
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.Y_ret_0:D
  Delay (ns):            9.373                                                                           
  Slack (ns):            -3.422                                                                          
  Arrival (ns):          12.968                                                                          
  Required (ns):         9.546                                                                           
  Setup (ns):            0.254                                                                           
  Minimum Period (ns):   9.672                                                                           

Path 3
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.read_mem_addr_ret_0[1]:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.ram_low_i.gen_if_proc.gen_for_proc[1].ram_8bit_1st.mem_mem_0_2/INST_RAM1K18_IP:A_WEN[0]
  Delay (ns):            9.193                                                                           
  Slack (ns):            -3.313                                                                          
  Arrival (ns):          12.785                                                                          
  Required (ns):         9.472                                                                           
  Setup (ns):            0.468                                                                           
  Minimum Period (ns):   9.563                                                                           

Path 4
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret_1:D
  Delay (ns):            9.128                                                                           
  Slack (ns):            -3.170                                                                          
  Arrival (ns):          12.723                                                                          
  Required (ns):         9.553                                                                           
  Setup (ns):            0.254                                                                           
  Minimum Period (ns):   9.420                                                                           

Path 5
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret_3:D
  Delay (ns):            9.125                                                                           
  Slack (ns):            -3.167                                                                          
  Arrival (ns):          12.720                                                                          
  Required (ns):         9.553                                                                           
  Setup (ns):            0.254                                                                           
  Minimum Period (ns):   9.417                                                                           


Expanded Path 1
  From: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret:D
  data required time                             9.563     
  data arrival time                          -   13.475    
  slack                                          -3.912    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     1.960          Clock generation
  1.960                        
               +     0.249          net: FCCC_0/GL0_net
  2.209                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.386                        FCCC_0/GL0_INST:YWn (f)
               +     0.374          net: FCCC_0/GL0_INST/U0_YWn
  2.760                        FCCC_0/GL0_INST/U0_RGB1_RGB36:An (f)
               +     0.316          cell: ADLIB:RGB
  3.076                        FCCC_0/GL0_INST/U0_RGB1_RGB36:YR (r)
               +     0.519          net: FCCC_0/GL0_INST/U0_RGB1_RGB36_rgbr_net_1
  3.595                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.682                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:Q (r)
               +     2.335          net: LED_RED_c
  6.017                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.reg_file_write_addr_0_o2[4]:A (r)
               +     0.100          cell: ADLIB:CFG2
  6.117                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.reg_file_write_addr_0_o2[4]:Y (f)
               +     0.226          net: Reindeer_0/N_624_i
  6.343                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.un1_read_rs1_data_out_i_2:C (f)
               +     0.209          cell: ADLIB:CFG4
  6.552                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.un1_read_rs1_data_out_i_2:Y (f)
               +     0.431          net: Reindeer_0/N_23_i_1
  6.983                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.un1_read_rs1_data_out_i_x2_RNI3LV51:B (f)
               +     0.147          cell: ADLIB:CFG4
  7.130                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.un1_read_rs1_data_out_i_x2_RNI3LV51:Y (r)
               +     1.475          net: Reindeer_0/N_23_i
  8.605                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.read_rs1_data_out[15]:B (r)
               +     0.158          cell: ADLIB:CFG4
  8.763                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_reg_file_i.read_rs1_data_out[15]:Y (r)
               +     1.703          net: Reindeer_0/reg_file_read_rs1_data_out[15]
  10.466                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.alu_proc.un12_ALU_out_axb_15_i:A (r)
               +     0.100          cell: ADLIB:CFG2
  10.566                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.alu_proc.un12_ALU_out_axb_15_i:Y (f)
               +     0.721          net: Reindeer_0/un12_ALU_out_axb_15_i_Z
  11.287                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.alu_proc.un12_ALU_out_cry_15:C (f)
               +     0.448          cell: ADLIB:ARI1_CC
  11.735                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.alu_proc.un12_ALU_out_cry_15:UB (f)
               +     0.000          net: NET_CC_CONFIG869
  11.735                       Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_alu_proc_un12_ALU_out_cry_0_CC_1:UB[3] (f)
               +     0.559          cell: ADLIB:CC_CONFIG
  12.294                       Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_alu_proc_un12_ALU_out_cry_0_CC_1:CO (r)
               +     0.000          net: CI_TO_CO822
  12.294                       Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_alu_proc_un12_ALU_out_cry_0_CC_2:CI (r)
               +     0.353          cell: ADLIB:CC_CONFIG
  12.647                       Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_alu_proc_un12_ALU_out_cry_0_CC_2:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG921
  12.647                       Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_alu_proc_un12_ALU_out_cry_31_FCINST1:CC (r)
               +     0.066          cell: ADLIB:FCEND_BUFF_CC
  12.713                       Reindeer_0/PulseRain_RV2T_MCU_i_PulseRain_RV2T_core_i_RV2T_execution_unit_i_alu_proc_un12_ALU_out_cry_31_FCINST1:CO (r)
               +     0.762          net: Reindeer_0/un12_ALU_out_i
  13.475                       Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret:D (r)
                                    
  13.475                       data arrival time
  ________________________________________________________
  Data required time calculation
  6.250                        FCCC_0/GL0
               +     0.000          Clock source
  6.250                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     1.960          Clock generation
  8.210                        
               +     0.249          net: FCCC_0/GL0_net
  8.459                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  8.636                        FCCC_0/GL0_INST:YWn (f)
               +     0.361          net: FCCC_0/GL0_INST/U0_YWn
  8.997                        FCCC_0/GL0_INST/U0_RGB1_RGB11:An (f)
               +     0.316          cell: ADLIB:RGB
  9.313                        FCCC_0/GL0_INST/U0_RGB1_RGB11:YR (r)
               +     0.504          net: FCCC_0/GL0_INST/U0_RGB1_RGB11_rgbr_net_1
  9.817                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  9.563                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.X_ret:D
                                    
  9.563                        data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                  RXD
  To:                    Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D
  Delay (ns):            2.620                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          2.620                                                                           
  Required (ns):                                                                                         
  Setup (ns):            0.254                                                                           
  External Setup (ns):   -0.581                                                                          


Expanded Path 1
  From: RXD
  To: Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D
  data required time                             N/C       
  data arrival time                          -   2.620     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        RXD (r)
               +     0.000          net: RXD
  0.000                        RXD_ibuf/U0/U_IOPAD:PAD (r)
               +     1.111          cell: ADLIB:IOPAD_IN
  1.111                        RXD_ibuf/U0/U_IOPAD:Y (r)
               +     0.010          net: RXD_ibuf/U0/YIN1
  1.121                        RXD_ibuf/U0/U_IOINFF:A (r)
               +     0.079          cell: ADLIB:IOINFF_BYPASS
  1.200                        RXD_ibuf/U0/U_IOINFF:Y (r)
               +     1.420          net: RXD_c
  2.620                        Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D (r)
                                    
  2.620                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     1.901          Clock generation
  N/C                          
               +     0.242          net: FCCC_0/GL0_net
  N/C                          FCCC_0/GL0_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  N/C                          FCCC_0/GL0_INST:YEn (f)
               +     0.363          net: FCCC_0/GL0_INST/U0_YWn_GEast
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB25:An (f)
               +     0.307          cell: ADLIB:RGB
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB25:YL (r)
               +     0.469          net: FCCC_0/GL0_INST/U0_RGB1_RGB25_rgbl_net_1
  N/C                          Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  N/C                          Reindeer_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    LED_GREEN
  Delay (ns):            7.399                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          10.994                                                                          
  Required (ns):                                                                                         
  Clock to Out (ns):     10.994                                                                          

Path 2
  From:                  Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To:                    LED_RED
  Delay (ns):            5.449                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          9.044                                                                           
  Required (ns):                                                                                         
  Clock to Out (ns):     9.044                                                                           

Path 3
  From:                  Reindeer_0/TXD_Z:CLK
  To:                    TXD
  Delay (ns):            4.332                                                                           
  Slack (ns):                                                                                            
  Arrival (ns):          7.908                                                                           
  Required (ns):                                                                                         
  Clock to Out (ns):     7.908                                                                           


Expanded Path 1
  From: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK
  To: LED_GREEN
  data required time                             N/C       
  data arrival time                          -   10.994    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     1.960          Clock generation
  1.960                        
               +     0.249          net: FCCC_0/GL0_net
  2.209                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.386                        FCCC_0/GL0_INST:YWn (f)
               +     0.374          net: FCCC_0/GL0_INST/U0_YWn
  2.760                        FCCC_0/GL0_INST/U0_RGB1_RGB36:An (f)
               +     0.316          cell: ADLIB:RGB
  3.076                        FCCC_0/GL0_INST/U0_RGB1_RGB36:YR (r)
               +     0.519          net: FCCC_0/GL0_INST/U0_RGB1_RGB36_rgbr_net_1
  3.595                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.682                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state[1]:Q (r)
               +     2.983          net: LED_RED_c
  6.665                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state_RNIBCFF[1]:A (r)
               +     0.100          cell: ADLIB:CFG1
  6.765                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_controller_i.current_state_RNIBCFF[1]:Y (f)
               +     1.475          net: LED_GREEN_c
  8.240                        LED_GREEN_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  8.570                        LED_GREEN_obuf/U0/U_IOOUTFF:Y (f)
               +     0.054          net: LED_GREEN_obuf/U0/DOUT
  8.624                        LED_GREEN_obuf/U0/U_IOPAD:D (f)
               +     2.370          cell: ADLIB:IOPAD_TRI
  10.994                       LED_GREEN_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: LED_GREEN
  10.994                       LED_GREEN (f)
                                    
  10.994                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     1.960          Clock generation
  N/C                          
                                    
  N/C                          LED_GREEN (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.LUI_out[31]:ALn
  Delay (ns):            3.171                                                                           
  Slack (ns):            2.720                                                                           
  Arrival (ns):          6.745                                                                           
  Required (ns):         9.465                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.530                                                                           
  Skew (ns):             0.006                                                                           

Path 2
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_instruction_decode_i.PC_out[3]:ALn
  Delay (ns):            3.168                                                                           
  Slack (ns):            2.720                                                                           
  Arrival (ns):          6.742                                                                           
  Required (ns):         9.462                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.530                                                                           
  Skew (ns):             0.009                                                                           

Path 3
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.AUIPC_out[24]:ALn
  Delay (ns):            3.171                                                                           
  Slack (ns):            2.720                                                                           
  Arrival (ns):          6.745                                                                           
  Required (ns):         9.465                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.530                                                                           
  Skew (ns):             0.006                                                                           

Path 4
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.fetch_start_addr_ret_20:ALn
  Delay (ns):            3.168                                                                           
  Slack (ns):            2.720                                                                           
  Arrival (ns):          6.742                                                                           
  Required (ns):         9.462                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.530                                                                           
  Skew (ns):             0.009                                                                           

Path 5
  From:                  Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:                    Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_fetch_instruction_i.PC_out[8]:ALn
  Delay (ns):            3.168                                                                           
  Slack (ns):            2.720                                                                           
  Arrival (ns):          6.742                                                                           
  Required (ns):         9.462                                                                           
  Recovery (ns):         0.353                                                                           
  Minimum Period (ns):   3.530                                                                           
  Skew (ns):             0.009                                                                           


Expanded Path 1
  From: Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To: Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.LUI_out[31]:ALn
  data required time                             9.465     
  data arrival time                          -   6.745     
  slack                                          2.720     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     1.960          Clock generation
  1.960                        
               +     0.249          net: FCCC_0/GL0_net
  2.209                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  2.387                        FCCC_0/GL0_INST:YEn (f)
               +     0.374          net: FCCC_0/GL0_INST/U0_YWn_GEast
  2.761                        FCCC_0/GL0_INST/U0_RGB1_RGB31:An (f)
               +     0.317          cell: ADLIB:RGB
  3.078                        FCCC_0/GL0_INST/U0_RGB1_RGB31:YL (r)
               +     0.496          net: FCCC_0/GL0_INST/U0_RGB1_RGB31_rgbl_net_1
  3.574                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK (r)
               +     0.108          cell: ADLIB:SLE
  3.682                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset:Q (f)
               +     0.320          net: Reindeer_0/cpu_reset
  4.002                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK:A (f)
               +     0.099          cell: ADLIB:CFG2
  4.101                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK:Y (r)
               +     1.039          net: Reindeer_0/N_15962
  5.140                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK_0:An (f)
               +     0.374          cell: ADLIB:GBM
  5.514                        Reindeer_0/ocd_i.debug_coprocessor_i.cpu_reset_RNIKJKK_0:YWn (f)
               +     0.371          net: Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_YWn
  5.885                        Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB10:An (f)
               +     0.316          cell: ADLIB:RGB
  6.201                        Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB10:YR (r)
               +     0.544          net: Reindeer_0/ocd_i_debug_coprocessor_i_cpu_reset_RNIKJKK_0/U0_RGB1_RGB10_rgbr_net_1
  6.745                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.LUI_out[31]:ALn (r)
                                    
  6.745                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.250                        FCCC_0/GL0
               +     0.000          Clock source
  6.250                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     1.960          Clock generation
  8.210                        
               +     0.249          net: FCCC_0/GL0_net
  8.459                        FCCC_0/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  8.636                        FCCC_0/GL0_INST:YWn (f)
               +     0.375          net: FCCC_0/GL0_INST/U0_YWn
  9.011                        FCCC_0/GL0_INST/U0_RGB1_RGB17:An (f)
               +     0.316          cell: ADLIB:RGB
  9.327                        FCCC_0/GL0_INST/U0_RGB1_RGB17:YR (r)
               +     0.491          net: FCCC_0/GL0_INST/U0_RGB1_RGB17_rgbr_net_1
  9.818                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.LUI_out[31]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  9.465                        Reindeer_0/PulseRain_RV2T_MCU_i.PulseRain_RV2T_core_i.RV2T_execution_unit_i.LUI_out[31]:ALn
                                    
  9.465                        data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain osc_in

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

