Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a726f658034a40a29d8ff452005703ce --debug typical --relax --mt 2 --include ../../../MIPSfpga_axi4.srcs/sources_1/ipshared/imgtec.org/mips_microaptiv_up_v1_3_1/9bb0f3a7/rtl_up --include ../../../MIPSfpga_axi4.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog -L xil_defaultlib -L ahblite_axi_bridge_v3_0 -L generic_baseblocks_v2_1 -L axi_infrastructure_v1_1 -L axi_register_slice_v2_1 -L fifo_generator_v12_0 -L axi_data_fifo_v2_1 -L axi_crossbar_v2_1 -L axi_lite_ipif_v3_0 -L lib_cdc_v1_0 -L interrupt_control_v3_1 -L axi_gpio_v2_0 -L blk_mem_gen_v8_2 -L axi_bram_ctrl_v4_0 -L util_ds_buf_v2_01_a -L util_vector_logic_v2_0 -L lib_pkg_v1_0 -L lib_srl_fifo_v1_0 -L axi_uart16550_v2_0 -L axi_iic_v2_0 -L v_tc_v6_1 -L v_tpg_v6_0 -L v_axi4s_vid_out_v3_0 -L axi_protocol_converter_v2_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot system_tb_behav xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Peripheral_Interface_lab/MIPSfpga_ADT7420/MIPSfpga_axi4.srcs/sources_1/ipshared/imgtec.org/mips_microaptiv_up_v1_3_1/9bb0f3a7/rtl_up/m14k_cpz_antitamper_stub.v" Line 9. Module m14k_cpz_antitamper_stub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Peripheral_Interface_lab/MIPSfpga_ADT7420/MIPSfpga_axi4.srcs/sources_1/ipshared/imgtec.org/mips_microaptiv_up_v1_3_1/9bb0f3a7/rtl_up/m14k_cpz_pc.v" Line 77. Module m14k_cpz_pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Peripheral_Interface_lab/MIPSfpga_ADT7420/MIPSfpga_axi4.srcs/sources_1/ipshared/imgtec.org/mips_microaptiv_up_v1_3_1/9bb0f3a7/rtl_up/m14k_cpz_pc.v" Line 77. Module m14k_cpz_pc(NXT_COUNTER=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Peripheral_Interface_lab/MIPSfpga_ADT7420/MIPSfpga_axi4.srcs/sources_1/ipshared/imgtec.org/mips_microaptiv_up_v1_3_1/9bb0f3a7/rtl_up/m14k_edp_add_simple.v" Line 73. Module m14k_edp_add_simple doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Peripheral_Interface_lab/MIPSfpga_ADT7420/MIPSfpga_axi4.srcs/sources_1/ipshared/imgtec.org/mips_microaptiv_up_v1_3_1/9bb0f3a7/rtl_up/m14k_mdl_add_simple.v" Line 72. Module m14k_mdl_add_simple doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Peripheral_Interface_lab/MIPSfpga_ADT7420/MIPSfpga_axi4.srcs/sources_1/ipshared/imgtec.org/mips_microaptiv_up_v1_3_1/9bb0f3a7/rtl_up/m14k_cpz_antitamper_stub.v" Line 9. Module m14k_cpz_antitamper_stub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Peripheral_Interface_lab/MIPSfpga_ADT7420/MIPSfpga_axi4.srcs/sources_1/ipshared/imgtec.org/mips_microaptiv_up_v1_3_1/9bb0f3a7/rtl_up/m14k_cpz_pc.v" Line 77. Module m14k_cpz_pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Peripheral_Interface_lab/MIPSfpga_ADT7420/MIPSfpga_axi4.srcs/sources_1/ipshared/imgtec.org/mips_microaptiv_up_v1_3_1/9bb0f3a7/rtl_up/m14k_cpz_pc.v" Line 77. Module m14k_cpz_pc(NXT_COUNTER=1'b0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Peripheral_Interface_lab/MIPSfpga_ADT7420/MIPSfpga_axi4.srcs/sources_1/ipshared/imgtec.org/mips_microaptiv_up_v1_3_1/9bb0f3a7/rtl_up/m14k_edp_add_simple.v" Line 73. Module m14k_edp_add_simple doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Peripheral_Interface_lab/MIPSfpga_ADT7420/MIPSfpga_axi4.srcs/sources_1/ipshared/imgtec.org/mips_microaptiv_up_v1_3_1/9bb0f3a7/rtl_up/m14k_mdl_add_simple.v" Line 72. Module m14k_mdl_add_simple doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ahblite_axi_bridge_v3_0.ahblite_axi_bridge_pkg
Compiling package axi_bram_ctrl_v4_0.axi_bram_ctrl_funcs
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0.ipif_pkg
Compiling package axi_iic_v2_0.iic_pkg
Compiling package lib_pkg_v1_0.lib_pkg
Compiling package ieee.std_logic_signed
Compiling package v_tc_v6_1.video_ctrl_pkg
Compiling package v_tc_v6_1.hwt_pkg
Compiling package v_tpg_v6_0.tpg_pkg
Compiling package v_tpg_v6_0.memxlib_utils
Compiling package v_tpg_v6_0.rlepatternpkg
Compiling package v_tpg_v6_0.zplatelib
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.m14k_clock_buf
Compiling module xil_defaultlib.m14k_clock_nogate
Compiling module xil_defaultlib.mvp_cregister(WIDTH=6)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=6)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=6)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=4)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=4)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=4)
Compiling module xil_defaultlib.mvp_cregister
Compiling module xil_defaultlib.mvp_cregister(WIDTH=9)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=9)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=9)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=32)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=32)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=32)
Compiling module xil_defaultlib.mvp_register
Compiling module xil_defaultlib.mvp_cregister(WIDTH=8)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=8)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=8)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=32)
Compiling module xil_defaultlib.mvp_register(WIDTH=32)
Compiling module xil_defaultlib.m14k_cpz_antitamper_stub
Compiling module xil_defaultlib.mvp_mux8(WIDTH=32)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=5)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=5)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=5)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=10)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=10)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=10)
Compiling module xil_defaultlib.m14k_cpz_eicoffset_stub
Compiling module xil_defaultlib.m14k_edp_clz_4b
Compiling module xil_defaultlib.m14k_edp_clz_16b
Compiling module xil_defaultlib.m14k_cpz_srs1
Compiling module xil_defaultlib.mvp_register(WIDTH=26)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=26)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=26)
Compiling module xil_defaultlib.mvp_register(WIDTH=15)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=15)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=15)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=38)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=38)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=38)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=2)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=17)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=17)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=17)
Compiling module xil_defaultlib.mvp_register(WIDTH=12)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=12)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=12)
Compiling module xil_defaultlib.mvp_mux4(WIDTH=32)
Compiling module xil_defaultlib.m14k_cpz_prid
Compiling module xil_defaultlib.mvp_cregister(WIDTH=18)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=18)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=18)
Compiling module xil_defaultlib.mvp_mux4(WIDTH=9)
Compiling module xil_defaultlib.mvp_register(WIDTH=28)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=28)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=28)
Compiling module xil_defaultlib.mvp_mux1hot_3(WIDTH=32)
Compiling module xil_defaultlib.mvp_register(WIDTH=5)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=5)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=5)
Compiling module xil_defaultlib.mvp_register(WIDTH=7)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=7)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=7)
Compiling module xil_defaultlib.mvp_mux1hot_24(WIDTH=32)
Compiling module xil_defaultlib.m14k_cpz_watch_stub
Compiling module xil_defaultlib.mvp_cregister(WIDTH=14)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=14)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=14)
Compiling module xil_defaultlib.m14k_cpz_sps_stub
Compiling module xil_defaultlib.mvp_cregister(WIDTH=28)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=28)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=28)
Compiling module xil_defaultlib.mvp_mux1hot_4(WIDTH=32)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=11)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=11)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=11)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=3)
Compiling module xil_defaultlib.mvp_mux4
Compiling module xil_defaultlib.mvp_register(WIDTH=256)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=256)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=256)
Compiling module xil_defaultlib.mvp_register(WIDTH=8)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=8)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=8)
Compiling module xil_defaultlib.m14k_cpz_pc
Compiling module xil_defaultlib.m14k_cpz_pc(NXT_COUNTER=1'b0)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=21)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=21)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=21)
Compiling module xil_defaultlib.m14k_cpz_pc_top
Compiling module xil_defaultlib.m14k_cpz_root_stub
Compiling module xil_defaultlib.m14k_cpz_guest_srs1
Compiling module xil_defaultlib.m14k_cpz_guest_stub
Compiling module xil_defaultlib.m14k_cpz
Compiling module xil_defaultlib.m14k_cdmmstub
Compiling module xil_defaultlib.m14k_cp2_stub
Compiling module xil_defaultlib.m14k_cp1_stub
Compiling module xil_defaultlib.mvp_mux2(WIDTH=16)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=5)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=11)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=8)
Compiling module xil_defaultlib.mvp_mux4(WIDTH=8)
Compiling module xil_defaultlib.m14k_edp_add_simple
Compiling module xil_defaultlib.mvp_mux2(WIDTH=3)
Compiling module xil_defaultlib.mvp_mux1hot_10(WIDTH=32)
Compiling module xil_defaultlib.m14k_edp_clz
Compiling module xil_defaultlib.m14k_edp_buf_misc
Compiling module xil_defaultlib.mvp_mux2(WIDTH=4)
Compiling module xil_defaultlib.mvp_mux2
Compiling module xil_defaultlib.m14k_alu_shft_32bit
Compiling module xil_defaultlib.m14k_alu_dsp_stub
Compiling module xil_defaultlib.m14k_edp
Compiling module xil_defaultlib.mvp_register(WIDTH=21)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=21)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=21)
Compiling module xil_defaultlib.m14k_mdl_ctl
Compiling module xil_defaultlib.m14k_mdl_add_simple
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=32)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=32)
Compiling module xil_defaultlib.m14k_mdl_dp
Compiling module xil_defaultlib.m14k_mdl
Compiling module xil_defaultlib.m14k_mpc_dec
Compiling module xil_defaultlib.mvp_cregister(WIDTH=51)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=51)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=51)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=47)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=47)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=47)
Compiling module xil_defaultlib.mvp_register(WIDTH=4)
Compiling module xil_defaultlib.mvp_register(WIDTH=3)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=26)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=26)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=26)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=20)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=20)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=20)
Compiling module xil_defaultlib.m14k_mpc_ctl
Compiling module xil_defaultlib.mvp_register(WIDTH=6)
Compiling module xil_defaultlib.mvp_register(WIDTH=2)
Compiling module xil_defaultlib.m14k_mpc_exc
Compiling module xil_defaultlib.m14k_mpc
Compiling module xil_defaultlib.m14k_rf_rngc
Compiling module xil_defaultlib.m14k_rf_stub
Compiling module xil_defaultlib.mvp_mux16(WIDTH=32)
Compiling module xil_defaultlib.m14k_rf_reg
Compiling module xil_defaultlib.mvp_cregister(WIDTH=45)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=45)
Compiling module xil_defaultlib.mvp_cregister_wide_tlb(WIDTH=45)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=27)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=27)
Compiling module xil_defaultlib.mvp_cregister_wide_tlb(WIDTH=27)
Compiling module xil_defaultlib.m14k_tlb_jtlb1entry
Compiling module xil_defaultlib.m14k_tlb_jtlb4entries
Compiling module xil_defaultlib.m14k_tlb_jtlb16entries
Compiling module xil_defaultlib.m14k_tlb_jtlb16
Compiling module xil_defaultlib.mvp_register(WIDTH=10)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=30)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=30)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=30)
Compiling module xil_defaultlib.mvp_mux1hot_8(WIDTH=32)
Compiling module xil_defaultlib.m14k_tlb_cpy
Compiling module xil_defaultlib.mvp_cregister(WIDTH=67)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=67)
Compiling module xil_defaultlib.mvp_cregister_wide_utlb(WIDTH=67...
Compiling module xil_defaultlib.m14k_tlb_utlbentry(AW=3)
Compiling module xil_defaultlib.m14k_tlb_utlb(AW=3)
Compiling module xil_defaultlib.m14k_tlb_itlb
Compiling module xil_defaultlib.m14k_tlb_utlbentry(AW=9)
Compiling module xil_defaultlib.m14k_tlb_utlb(AW=9)
Compiling module xil_defaultlib.m14k_tlb_dtlb
Compiling module xil_defaultlib.m14k_tlb_ctl
Compiling module xil_defaultlib.mvp_mux2(WIDTH=22)
Compiling module xil_defaultlib.mvp_register(WIDTH=24)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=24)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=24)
Compiling module xil_defaultlib.mvp_register(WIDTH=22)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=22)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=22)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=3)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=3)
Compiling module xil_defaultlib.m14k_mmuc
Compiling module xil_defaultlib.m14k_tlb_collector
Compiling module xil_defaultlib.m14k_tlb
Compiling module xil_defaultlib.mvp_cregister(WIDTH=19)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=19)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=19)
Compiling module xil_defaultlib.m14k_icc_spstub(PARITY=0)
Compiling module xil_defaultlib.mvp_register(WIDTH=48)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=48)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=48)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=22)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=22)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=22)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=16)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=16)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=16)
Compiling module xil_defaultlib.mvp_register(WIDTH=13)
Compiling module xil_defaultlib.mvp_register(WIDTH=18)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=18)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=18)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=6)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=6)
Compiling module xil_defaultlib.m14k_cache_cmp(WIDTH=22,ASSOC=2)
Compiling module xil_defaultlib.m14k_icc_umips_stub(WIDTH=3,MEMI...
Compiling module xil_defaultlib.m14k_icc_umips_stub(WIDTH=1,MEMI...
Compiling module xil_defaultlib.m14k_cache_mux(WIDTH=24,ASSOC=2)
Compiling module xil_defaultlib.m14k_cache_mux(WIDTH=48,ASSOC=2)
Compiling module xil_defaultlib.m14k_cache_mux(WIDTH=2,ASSOC=2)
Compiling module xil_defaultlib.m14k_icc_mb_stub(PARITY=0)
Compiling module xil_defaultlib.m14k_icc_spmb_stub(PARITY=0)
Compiling module xil_defaultlib.m14k_icc_parity_stub(PARITY=0)
Compiling module xil_defaultlib.m14k_icc_default
Compiling module xil_defaultlib.mvp_mux2(WIDTH=10)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=18)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=12)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=24)
Compiling module xil_defaultlib.m14k_dcc_spstub(PARITY=0)
Compiling module xil_defaultlib.mvp_register(WIDTH=16)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=13)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=13)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=13)
Compiling module xil_defaultlib.m14k_dcc_fb
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=4)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=4)
Compiling module xil_defaultlib.m14k_cache_mux(WIDTH=32,ASSOC=2)
Compiling module xil_defaultlib.m14k_dcc_mb_stub(PARITY=0)
Compiling module xil_defaultlib.m14k_dcc_spmb_stub(PARITY=0)
Compiling module xil_defaultlib.m14k_dcc_parity_stub(PARITY=0)
Compiling module xil_defaultlib.m14k_dcc_default
Compiling module xil_defaultlib.mvp_latchn
Compiling module xil_defaultlib.m14k_clockandlatch
Compiling module xil_defaultlib.mvp_cregister(WIDTH=128)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=128)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=128)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=128)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=36)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=36)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=36)
Compiling module xil_defaultlib.m14k_biu
Compiling module xil_defaultlib.mvp_register(WIDTH=17)
Compiling module xil_defaultlib.m14k_siu_int_sync
Compiling module xil_defaultlib.mvp_register(WIDTH=27)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=27)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=27)
Compiling module xil_defaultlib.m14k_siu
Compiling module xil_defaultlib.m14k_clockxnorgate
Compiling module xil_defaultlib.mvp_register_s(WIDTH=4)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=34)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=34)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=34)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=34)
Compiling module xil_defaultlib.mvp_cregister_c(WIDTH=4)
Compiling module xil_defaultlib.mvp_cregister_s
Compiling module xil_defaultlib.mvp_cregister_c
Compiling module xil_defaultlib.m14k_ejt_mux2
Compiling module xil_defaultlib.mvp_register_c
Compiling module xil_defaultlib.m14k_ejt_and2
Compiling module xil_defaultlib.mvp_cregister(WIDTH=56)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=56)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=56)
Compiling module xil_defaultlib.m14k_ejt_async_rec(WIDTH=56,TRIP...
Compiling module xil_defaultlib.mvp_mux1hot_13(WIDTH=98)
Compiling module xil_defaultlib.mvp_mux1hot_9(WIDTH=98)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=98)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=98)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=98)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=44)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=44)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=44)
Compiling module xil_defaultlib.m14k_ejt_async_rec(WIDTH=36,TRIP...
Compiling module xil_defaultlib.m14k_ejt_async_snd(WIDTH=36,TRIP...
Compiling module xil_defaultlib.m14k_gf_mux2
Compiling module xil_defaultlib.m14k_ejt_bus32mux2
Compiling module xil_defaultlib.mvp_register_s
Compiling module xil_defaultlib.m14k_ejt_tck
Compiling module xil_defaultlib.m14k_ejt_tap_pcsamstub
Compiling module xil_defaultlib.m14k_ejt_tap_dasamstub
Compiling module xil_defaultlib.m14k_ejt_tap_fdcstub
Compiling module xil_defaultlib.m14k_ejt_tap
Compiling module xil_defaultlib.mvp_mux1hot_6(WIDTH=32)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=23)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=23)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=23)
Compiling module xil_defaultlib.m14k_ejt_area
Compiling module xil_defaultlib.m14k_ejt_gate
Compiling module xil_defaultlib.m14k_ejt_ibrk
Compiling module xil_defaultlib.m14k_ejt_ibrk(CHANNEL=1)
Compiling module xil_defaultlib.mvp_mux1hot_5(WIDTH=32)
Compiling module xil_defaultlib.m14k_ejt_dbrk
Compiling module xil_defaultlib.m14k_ejt_brk21
Compiling module xil_defaultlib.m14k_ejt_pdttcb_stub
Compiling module xil_defaultlib.m14k_ejt
Compiling module xil_defaultlib.m14k_glue
Compiling module xil_defaultlib.m14k_core
Compiling module xil_defaultlib.m14k_cscramble_stub_default
Compiling module xil_defaultlib.m14k_cscramble_scanio_stub
Compiling module xil_defaultlib.m14k_cscramble_tpl
Compiling module xil_defaultlib.m14k_ic_bistctl
Compiling module xil_defaultlib.RAMB4_S16
Compiling module xil_defaultlib.tagram_2k2way_xilinx
Compiling module xil_defaultlib.RAMB4_S8
Compiling module xil_defaultlib.dataram_2k2way_xilinx
Compiling module xil_defaultlib.RAMB4_S2
Compiling module xil_defaultlib.i_wsram_2k2way_xilinx
Compiling module xil_defaultlib.m14k_ic_default
Compiling module xil_defaultlib.m14k_dc_bistctl
Compiling module xil_defaultlib.d_wsram_2k2way_xilinx
Compiling module xil_defaultlib.m14k_dc_default
Compiling module xil_defaultlib.m14k_bistctl
Compiling module xil_defaultlib.m14k_fpuclk1_nogate
Compiling module xil_defaultlib.m14k_cop1_stub
Compiling module xil_defaultlib.m14k_cpu
Compiling module xil_defaultlib.m14k_udi_stub
Compiling module xil_defaultlib.m14k_cop2_stub
Compiling module xil_defaultlib.m14k_dspram_ext_stub
Compiling module xil_defaultlib.m14k_ispram_ext_stub
Compiling module xil_defaultlib.m14k_spram_top
Compiling module xil_defaultlib.m14k_top
Compiling module xil_defaultlib.m14k_top_wrap
Compiling module xil_defaultlib.MIPSfpga_system_MIPS_MicroAptiv_...
Compiling module xil_defaultlib.PWM_w_Int_v1_0_S00_AXI(C_S_AXI_D...
Compiling module xil_defaultlib.PWM_Controller_Int(period=20)
Compiling module xil_defaultlib.PWM_w_Int_v1_0
Compiling module xil_defaultlib.MIPSfpga_system_PWM_w_Int_0_0
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.Video_Out_to_VGA
Compiling module xil_defaultlib.MIPSfpga_system_Video_Out_to_VGA...
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0.ahblite_axi_control [ahblite_axi_control_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0.ahb_if [\ahb_if(32,32,32,32,4,1)\]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0.counter_f [\counter_f(5,"virtex7")(1,7)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0.ahb_data_counter [ahb_data_counter_default]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0.axi_wchannel [\axi_wchannel("virtex7",32,32,32...]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0.axi_rchannel [\axi_rchannel(32,32,32,4)\]
Compiling architecture imp of entity ahblite_axi_bridge_v3_0.counter_f [\counter_f(8,"artix7")(1,6)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0.time_out [\time_out("artix7",256)(1,6)\]
Compiling architecture rtl of entity ahblite_axi_bridge_v3_0.ahblite_axi_bridge [\ahblite_axi_bridge("artix7","MI...]
Compiling architecture mipsfpga_system_ahblite_axi_bridge_0_0_arch of entity xil_defaultlib.MIPSfpga_system_ahblite_axi_bridge_0_0 [mipsfpga_system_ahblite_axi_brid...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.sng_port_arb [\sng_port_arb(13)\]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.wrap_brst [\wrap_brst(13,2,32)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0000000000000000",'0')(...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture imp of entity axi_bram_ctrl_v4_0.SRL_FIFO [\SRL_FIFO(4,8,false)\]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.wr_chnl [\wr_chnl(13,2,32,4,0,"AXI4",1,0,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.rd_chnl [\rd_chnl(13,2,32,4,0,"AXI4",1,0,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.full_axi [\full_axi(13,32,4,"AXI4",0,1,32,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(11,13,32,4,"A...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.axi_bram_ctrl [\axi_bram_ctrl("EXTERNAL",2048,1...]
Compiling architecture mipsfpga_system_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.MIPSfpga_system_axi_bram_ctrl_0_0 [mipsfpga_system_axi_bram_ctrl_0_...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.sng_port_arb [\sng_port_arb(16)\]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.wrap_brst [\wrap_brst(16,2,32)\]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.wr_chnl [\wr_chnl(16,2,32,4,0,"AXI4",1,0,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.rd_chnl [\rd_chnl(16,2,32,4,0,"AXI4",1,0,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.full_axi [\full_axi(16,32,4,"AXI4",0,1,32,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.axi_bram_ctrl_top [\axi_bram_ctrl_top(14,16,32,4,"A...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0.axi_bram_ctrl [\axi_bram_ctrl("EXTERNAL",16384,...]
Compiling architecture mipsfpga_system_axi_bram_ctrl_1_0_arch of entity xil_defaultlib.MIPSfpga_system_axi_bram_ctrl_1_0 [mipsfpga_system_axi_bram_ctrl_1_...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,2,"00","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,2,"01","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,2,"10","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,2,"11","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.address_decoder [\address_decoder(9,"000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.slave_attachment [\slave_attachment(("000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.axi_lite_ipif [\axi_lite_ipif(32,9,"00000000000...]
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,0,0,16,4)\]
Compiling architecture imp of entity axi_gpio_v2_0.GPIO_Core [\GPIO_Core(32,9,16,32,16,0,"0000...]
Compiling architecture imp of entity axi_gpio_v2_0.axi_gpio [\axi_gpio("artix7",9,32,16,32,0,...]
Compiling architecture mipsfpga_system_axi_gpio_0_0_arch of entity xil_defaultlib.MIPSfpga_system_axi_gpio_0_0 [mipsfpga_system_axi_gpio_0_0_def...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(3,9,"000000000","nofa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0000","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0001","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0010","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0011","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0100","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0101","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0110","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0111","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1000","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1001","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1010","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1011","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1100","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1101","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1110","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1111","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(7,9,"001000000","nofa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(1,9,"100000000","nofa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"00000","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"00001","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"00010","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"00011","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"00100","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"00101","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"00110","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"00111","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"01000","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"01001","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"01010","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"01011","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"01100","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"01101","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"01110","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"01111","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"10000","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(5,5,"10001","nofamily...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.address_decoder [\address_decoder(9,"000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.slave_attachment [\slave_attachment(("000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.axi_lite_ipif [\axi_lite_ipif(32,9,"00000000000...]
Compiling architecture implementation of entity interrupt_control_v3_1.interrupt_control [\interrupt_control(16,1,(3,3,3,3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1111111111001010")(0,15)\]
Compiling architecture fdrse_v of entity unisim.FDRSE [\FDRSE('0','0','0','0','0','0')\]
Compiling architecture implementation of entity axi_iic_v2_0.soft_reset [\soft_reset(32,4)\]
Compiling architecture rtl of entity axi_iic_v2_0.axi_ipif_ssp1 [\axi_ipif_ssp1(18,9,32,"artix7")...]
Compiling architecture rtl of entity axi_iic_v2_0.reg_interface [\reg_interface(0,100000000,10000...]
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,1,0,32,4)\]
Compiling architecture rtl of entity axi_iic_v2_0.debounce [\debounce(0,'1')\]
Compiling architecture rtl of entity axi_iic_v2_0.filter [\filter(0,0)\]
Compiling architecture rtl of entity axi_iic_v2_0.upcnt_n [\upcnt_n(10)\]
Compiling architecture rtl of entity axi_iic_v2_0.shift8 [shift8_default]
Compiling architecture rtl of entity axi_iic_v2_0.upcnt_n [\upcnt_n(4)\]
Compiling architecture rtl of entity axi_iic_v2_0.iic_control [\iic_control(0,100000000,100000,...]
Compiling architecture imp of entity axi_iic_v2_0.SRL_FIFO [\SRL_FIFO(8,4,false)\]
Compiling architecture rtl of entity axi_iic_v2_0.dynamic_master [dynamic_master_default]
Compiling architecture imp of entity axi_iic_v2_0.SRL_FIFO [\SRL_FIFO(2,4,false)\]
Compiling architecture rtl of entity axi_iic_v2_0.iic [\iic(18,100000000,100000,0,1,0,0...]
Compiling architecture rtl of entity axi_iic_v2_0.axi_iic [\axi_iic("artix7",9,32,100000,0,...]
Compiling architecture mipsfpga_system_axi_iic_0_0_arch of entity xil_defaultlib.MIPSfpga_system_axi_iic_0_0 [mipsfpga_system_axi_iic_0_0_defa...]
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_axi2vect...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_vector2a...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axi_regi...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_axi2vect...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_vector2a...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axi_regi...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s(...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_axi_...
Compiling module xil_defaultlib.MIPSfpga_system_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_QCWNXT
Compiling module xil_defaultlib.m01_couplers_imp_1XRQA7Z
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_axi2vect...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_vector2a...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axi_regi...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_axi2vect...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_vector2a...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axi_regi...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s(...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_axi_...
Compiling module xil_defaultlib.MIPSfpga_system_auto_pc_1
Compiling module xil_defaultlib.m02_couplers_imp_1LBNQ7G
Compiling module xil_defaultlib.m03_couplers_imp_TPIWRM
Compiling module xil_defaultlib.MIPSfpga_system_auto_pc_2
Compiling module xil_defaultlib.m04_couplers_imp_19UQ28A
Compiling module xil_defaultlib.MIPSfpga_system_auto_pc_3
Compiling module xil_defaultlib.m05_couplers_imp_7VAV8
Compiling module xil_defaultlib.m06_couplers_imp_EQT6S7
Compiling module xil_defaultlib.m07_couplers_imp_14583O9
Compiling module xil_defaultlib.s00_couplers_imp_Z1POH5
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_carry_an...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_comparat...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_comparat...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_comparat...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_comparat...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_comparat...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_comparat...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_addr_decoder(C...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_arbiter_resp(C...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_mux_enc(...
Compiling module unisims_ver.SRLC32E
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_ndeep_srl(C_F...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_srl_fifo...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_si_transactor(...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_mux_enc(...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_si_transactor(...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_splitter
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_ndeep_srl(C_F...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_reg_srl_...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_wdata_router(C...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_wdata_mux(C_FA...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_srl_fifo...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_axi2vect...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_vector2a...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axi_regi...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_wdata_mux(C_FA...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_srl_fifo...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_addr_arbiter(C...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_decerr_slave(C...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_crossbar(C_FAM...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_axi_crossbar(C...
Compiling module xil_defaultlib.MIPSfpga_system_xbar_0
Compiling module xil_defaultlib.MIPSfpga_system_axi_interconnect...
Compiling architecture imp of entity axi_lite_ipif_v3_0.address_decoder [\address_decoder(5,"000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.slave_attachment [\slave_attachment(("000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.axi_lite_ipif [\axi_lite_ipif(32,13,"0000000000...]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR("OPPOSITE_EDGE",'0','0','0...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"artix7...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(16,8,"artix7")(1,6)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"artix7")(1...]
Compiling architecture implementation of entity axi_uart16550_v2_0.tx_fifo_block [\tx_fifo_block("artix7")(1,6)\]
Compiling architecture implementation of entity axi_uart16550_v2_0.rx_fifo_control [\rx_fifo_control("artix7")(1,6)\]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(16,11,"artix7")(1,6)...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(11,16,"artix7")(...]
Compiling architecture implementation of entity axi_uart16550_v2_0.rx_fifo_block [\rx_fifo_block("artix7")(1,6)\]
Compiling architecture implementation of entity axi_uart16550_v2_0.xuart_tx_load_sm [xuart_tx_load_sm_default]
Compiling architecture implementation of entity axi_uart16550_v2_0.rx16550 [rx16550_default]
Compiling architecture implementation of entity axi_uart16550_v2_0.tx16550 [tx16550_default]
Compiling architecture implementation of entity axi_uart16550_v2_0.uart16550 [\uart16550(true,false,100000000,...]
Compiling architecture imp of entity axi_uart16550_v2_0.ipic_if [ipic_if_default]
Compiling architecture imp of entity axi_uart16550_v2_0.xuart [\xuart("artix7",100000000,32,13,...]
Compiling architecture rtl of entity axi_uart16550_v2_0.axi_uart16550 [\axi_uart16550("artix7",10000000...]
Compiling architecture mipsfpga_system_axi_uart16550_0_0_arch of entity xil_defaultlib.MIPSfpga_system_axi_uart16550_0_0 [mipsfpga_system_axi_uart16550_0_...]
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.MIPSfpga_system_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.MIPSfpga_system_blk_mem_gen_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.MIPSfpga_system_clk_wiz_0_0_clk_...
Compiling module xil_defaultlib.MIPSfpga_system_clk_wiz_0_0
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity util_ds_buf_v2_01_a.util_ds_buf [\util_ds_buf("BUFG",1)(1,4)\]
Compiling architecture mipsfpga_system_util_ds_buf_0_0_arch of entity xil_defaultlib.MIPSfpga_system_util_ds_buf_0_0 [mipsfpga_system_util_ds_buf_0_0_...]
Compiling architecture imp of entity util_vector_logic_v2_0.util_vector_logic [\util_vector_logic("not",1)(1,3)...]
Compiling architecture mipsfpga_system_util_vector_logic_0_0_arch of entity xil_defaultlib.MIPSfpga_system_util_vector_logic_0_0 [mipsfpga_system_util_vector_logi...]
Compiling architecture mipsfpga_system_util_vector_logic_1_0_arch of entity xil_defaultlib.MIPSfpga_system_util_vector_logic_1_0 [mipsfpga_system_util_vector_logi...]
Compiling module v_axi4s_vid_out_v3_0.v_axi4s_vid_out_v3_0_bridge_asyn...
Compiling module v_axi4s_vid_out_v3_0.v_axi4s_vid_out_v3_0_out_coupler...
Compiling module v_axi4s_vid_out_v3_0.v_axi4s_vid_out_v3_0_out_sync(RA...
Compiling module v_axi4s_vid_out_v3_0.v_axi4s_vid_out_v3_0_vid_out_for...
Compiling module v_axi4s_vid_out_v3_0.v_axi4s_vid_out_v3_0_axi4s_vid_o...
Compiling module xil_defaultlib.MIPSfpga_system_v_axi4s_vid_out_...
Compiling architecture rtl of entity v_tc_v6_1.video_ctrl [\video_ctrl("virtex5",0,0,2,9,32...]
Compiling architecture rtl of entity v_tc_v6_1.tc_generator [\tc_generator(1024,1024,1,1,1,1,...]
Compiling architecture rtl of entity v_tc_v6_1.tc_top [\tc_top(1024,1024,1,0,0,1,1,1,1,...]
Compiling architecture imp of entity v_tc_v6_1.v_tc [\v_tc(0,0,2,0,0,0,640,480,0,3,1,...]
Compiling architecture mipsfpga_system_v_tc_0_0_arch of entity xil_defaultlib.MIPSfpga_system_v_tc_0_0 [mipsfpga_system_v_tc_0_0_default]
Compiling architecture rtl of entity v_tc_v6_1.video_ctrl [\video_ctrl("virtex7",0,1,1,9,32...]
Compiling architecture rtl of entity v_tpg_v6_0.DELAY [\DELAY(1,1,1)\]
Compiling architecture synth of entity v_tpg_v6_0.axi4s_control_local [\axi4s_control_local(0,0,10,10,0...]
Compiling architecture rtl of entity v_tpg_v6_0.awgn_cos [awgn_cos_default]
Compiling architecture rtl of entity v_tpg_v6_0.awgn_ln [awgn_ln_default]
Compiling architecture behavioral of entity v_tpg_v6_0.prng [\prng(35)\]
Compiling architecture rtl of entity v_tpg_v6_0.zplate [\zplate(8,16)\]
Compiling architecture rtl of entity v_tpg_v6_0.DELAY [\DELAY(24,6,1)\]
Compiling architecture rtl of entity v_tpg_v6_0.tpg_core [\tpg_core(2,2,3,3,8)\]
Compiling architecture rtl of entity v_tpg_v6_0.dp_ram [\dp_ram(0,26,16,"distributed","W...]
Compiling architecture rtl of entity v_tpg_v6_0.synch_fifo_fallthru [\synch_fifo_fallthru(0,26,16,1,2...]
Compiling architecture rtl of entity v_tpg_v6_0.axis_output_buffer [\axis_output_buffer(16,24)\]
Compiling architecture synth of entity v_tpg_v6_0.tpg_top [\tpg_top(8,24,24,2,2,3,3,640,480...]
Compiling architecture imp of entity v_tpg_v6_0.v_tpg [\v_tpg(8,8,24,24,2,2,0,1,9,32,10...]
Compiling architecture mipsfpga_system_v_tpg_0_0_arch of entity xil_defaultlib.MIPSfpga_system_v_tpg_0_0 [mipsfpga_system_v_tpg_0_0_defaul...]
Compiling module xil_defaultlib.xlconcat(dout_width=8,NUM_PORTS=...
Compiling module xil_defaultlib.MIPSfpga_system_xlconcat_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b1)
Compiling module xil_defaultlib.MIPSfpga_system_xlconstant_0_0
Compiling module xil_defaultlib.xlconstant(CONST_VAL=1'b0)
Compiling module xil_defaultlib.MIPSfpga_system_xlconstant_1_0
Compiling module xil_defaultlib.MIPSfpga_system_xlconstant_2_0
Compiling module xil_defaultlib.MIPSfpga_system_xlconstant_3_0
Compiling module xil_defaultlib.MIPSfpga_system_xlconstant_4_0
Compiling module xil_defaultlib.MIPSfpga_system_xlconstant_5_0
Compiling module xil_defaultlib.MIPSfpga_system
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.MIPSfpga_system_wrapper
Compiling module xil_defaultlib.system_tb
Compiling module xil_defaultlib.glbl
Waiting for 7 sub-compilation(s) to finish...
Built simulation snapshot system_tb_behav
