{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767650150524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767650150524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  5 18:55:50 2026 " "Processing started: Mon Jan  5 18:55:50 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767650150524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767650150524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_2 -c projeto_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_2 -c projeto_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767650150525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767650150686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767650150687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOP.v 1 1 " "Found 1 design units, including 1 entities, in source file TOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "/home/joao-cerqueira/Documents/ENGG56/q2_acumulator/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767650157435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767650157435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Acumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file Acumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Acumulador " "Found entity 1: Acumulador" {  } { { "Acumulador.v" "" { Text "/home/joao-cerqueira/Documents/ENGG56/q2_acumulator/Acumulador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767650157436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767650157436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Load LOAD FSM.v(5) " "Verilog HDL Declaration information at FSM.v(5): object \"Load\" differs only in case from object \"LOAD\" in the same scope" {  } { { "FSM.v" "" { Text "/home/joao-cerqueira/Documents/ENGG56/q2_acumulator/FSM.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767650157437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ready READY FSM.v(5) " "Verilog HDL Declaration information at FSM.v(5): object \"Ready\" differs only in case from object \"READY\" in the same scope" {  } { { "FSM.v" "" { Text "/home/joao-cerqueira/Documents/ENGG56/q2_acumulator/FSM.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767650157437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.v 1 1 " "Found 1 design units, including 1 entities, in source file FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "/home/joao-cerqueira/Documents/ENGG56/q2_acumulator/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767650157437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767650157437 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tb_TOP.v(22) " "Verilog HDL warning at tb_TOP.v(22): extended using \"x\" or \"z\"" {  } { { "tb_TOP.v" "" { Text "/home/joao-cerqueira/Documents/ENGG56/q2_acumulator/tb_TOP.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1767650157438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_TOP.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_TOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_TOP " "Found entity 1: tb_TOP" {  } { { "tb_TOP.v" "" { Text "/home/joao-cerqueira/Documents/ENGG56/q2_acumulator/tb_TOP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767650157438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767650157438 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLock Acumulador.v(1) " "Verilog HDL error at Acumulador.v(1): object \"CLock\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Acumulador.v" "" { Text "/home/joao-cerqueira/Documents/ENGG56/q2_acumulator/Acumulador.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1767650157438 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Clock Acumulador.v(2) " "Verilog HDL Module Declaration error at Acumulador.v(2): top module port \"Clock\" is not found in the port list" {  } { { "Acumulador.v" "" { Text "/home/joao-cerqueira/Documents/ENGG56/q2_acumulator/Acumulador.v" 2 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1767650157438 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767650157478 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan  5 18:55:57 2026 " "Processing ended: Mon Jan  5 18:55:57 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767650157478 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767650157478 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767650157478 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767650157478 ""}
