# Generated by Yosys 0.7+460 (git sha1 f2cfe73, clang 3.5.0-10+rpi1 -fPIC -Os)

.model chip
.inputs clk switches[0] switches[1] switches[2] switches[3]
.outputs led[0] led[1] led[2] led[3]
.names $false
.names $true
1
.names $undef
.names switches[0] led[0]
1 1
.names switches[1] led[1]
1 1
.names switches[2] led[2]
1 1
.names switches[3] led[3]
1 1
.end
