$date
	Fri Sep 04 20:21:50 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 3 ! Y [2:0] $end
$var reg 1 " A $end
$var reg 1 # CLK $end
$var reg 3 $ E [2:0] $end
$var reg 1 % reset $end
$var reg 1 & set $end
$scope module U1 $end
$var wire 1 " A $end
$var wire 1 # C $end
$var wire 1 % R $end
$var wire 1 & S $end
$var wire 3 ' Y [2:0] $end
$var wire 3 ( Q [2:0] $end
$var wire 3 ) D [2:0] $end
$scope module U1 $end
$var wire 1 # CLK $end
$var wire 3 * D [2:0] $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var reg 3 + Q [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
bx (
bx '
x&
x%
bx $
0#
x"
bx !
$end
#1
1#
#2
0#
#3
b1 !
b1 '
b1 )
b1 *
b0 (
b0 +
1#
b1 $
0&
1"
1%
#4
0#
#5
b11 !
b11 '
b10 )
b10 *
b1 (
b1 +
1#
b10 $
0%
#6
0#
#7
b10 !
b10 '
b11 )
b11 *
b10 (
b10 +
1#
b11 $
#8
0#
#9
b110 !
b110 '
b100 )
b100 *
b11 (
b11 +
1#
b100 $
#10
0#
#11
b111 !
b111 '
b101 )
b101 *
b100 (
b100 +
1#
b101 $
#12
0#
#13
b101 !
b101 '
b110 )
b110 *
b101 (
b101 +
1#
b110 $
#14
0#
#15
b100 !
b100 '
b111 )
b111 *
b110 (
b110 +
1#
b111 $
#16
0#
#17
b0 !
b0 '
b0 )
b0 *
b111 (
b111 +
1#
b0 $
#18
0#
#19
b0 (
b0 +
b100 !
b100 '
b111 )
b111 *
1#
b111 $
0"
#20
0#
#21
b101 !
b101 '
b110 )
b110 *
b111 (
b111 +
1#
b110 $
#22
0#
#23
b111 !
b111 '
b101 )
b101 *
b110 (
b110 +
1#
b101 $
#24
0#
#25
b110 !
b110 '
b100 )
b100 *
b101 (
b101 +
1#
b100 $
#26
0#
#27
b10 !
b10 '
b11 )
b11 *
b100 (
b100 +
1#
b11 $
#28
0#
#29
b11 !
b11 '
b10 )
b10 *
b11 (
b11 +
1#
b1 $
#30
0#
b10 $
#31
b1 !
b1 '
b1 )
b1 *
b10 (
b10 +
1#
b1 $
#32
0#
#33
b0 !
b0 '
b0 )
b0 *
b1 (
b1 +
1#
b0 $
