{
  "Top": "img_filter",
  "RtlTop": "img_filter",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "8603522",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "img_filter",
    "Version": "1.0",
    "DisplayName": "Img_filter",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/filtro_imagen\/top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/img_filter_am_addbkb.vhd",
      "impl\/vhdl\/img_filter_img_V.vhd",
      "impl\/vhdl\/img_filter_kernelX.vhd",
      "impl\/vhdl\/img_filter_kernelY.vhd",
      "impl\/vhdl\/img_filter_mac_mucud.vhd",
      "impl\/vhdl\/img_filter_mac_mudEe.vhd",
      "impl\/vhdl\/img_filter.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/img_filter_am_addbkb.v",
      "impl\/verilog\/img_filter_img_V.v",
      "impl\/verilog\/img_filter_kernelX.v",
      "impl\/verilog\/img_filter_kernelX_rom.dat",
      "impl\/verilog\/img_filter_kernelY.v",
      "impl\/verilog\/img_filter_kernelY_rom.dat",
      "impl\/verilog\/img_filter_mac_mucud.v",
      "impl\/verilog\/img_filter_mac_mudEe.v",
      "impl\/verilog\/img_filter.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/estra\/Desktop\/proyectos_vivado\/VentanaDeslizanteHLS\/solution1\/.autopilot\/db\/img_filter.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "in_r_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "in_r_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "out_r_TSTRB": {
      "dir": "out",
      "width": "3"
    },
    "out_r_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "in_V_data_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_dest_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_keep_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_strb_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_user_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_last_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_V_id_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "out_V_data_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "out_V_dest_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "out_V_keep_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "out_V_strb_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "out_V_user_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "out_V_last_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "4"
    },
    "out_V_id_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "img_filter"},
    "Metrics": {"img_filter": {
        "Latency": {
          "LatencyBest": "8603522",
          "LatencyAvg": "8603522",
          "LatencyWorst": "8603522",
          "PipelineII": "8603523",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.105"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "480",
            "Latency": "308160",
            "PipelineII": "",
            "PipelineDepth": "642",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "640",
                "Latency": "640",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "480",
            "Latency": "8295360",
            "PipelineII": "",
            "PipelineDepth": "17282",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "640",
                "Latency": "17280",
                "PipelineII": "",
                "PipelineDepth": "27",
                "Loops": [{
                    "Name": "Loop 2.1.1",
                    "TripCount": "3",
                    "Latency": "24",
                    "PipelineII": "",
                    "PipelineDepth": "8",
                    "Loops": [{
                        "Name": "Loop 2.1.1.1",
                        "TripCount": "3",
                        "Latency": "6",
                        "PipelineII": "",
                        "PipelineDepth": "2"
                      }]
                  }]
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "150",
          "DSP48E": "3",
          "FF": "299",
          "LUT": "816",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "img_filter",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-11-28 11:24:36 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
