 
set ::env(PROJECT_NAME) mini_aes
set ::env(DESIGN_TOP) mini_aes
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/crypto_core/mini_aes/trunk/source
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/mini_aes/trunk/source/mini_aes.vhdl
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design

