TimeQuest Timing Analyzer report for OV5640_SDRAM
Wed Oct 24 20:52:04 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'clk'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'clk'
 19. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Output Enable Times
 31. Minimum Output Enable Times
 32. Output Disable Times
 33. Minimum Output Disable Times
 34. MTBF Summary
 35. Synchronizer Summary
 36. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 66. Slow 1200mV 0C Model Fmax Summary
 67. Slow 1200mV 0C Model Setup Summary
 68. Slow 1200mV 0C Model Hold Summary
 69. Slow 1200mV 0C Model Recovery Summary
 70. Slow 1200mV 0C Model Removal Summary
 71. Slow 1200mV 0C Model Minimum Pulse Width Summary
 72. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 73. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Setup: 'clk'
 75. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 76. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 77. Slow 1200mV 0C Model Hold: 'clk'
 78. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 79. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 80. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 81. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Output Enable Times
 90. Minimum Output Enable Times
 91. Output Disable Times
 92. Minimum Output Disable Times
 93. MTBF Summary
 94. Synchronizer Summary
 95. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
125. Fast 1200mV 0C Model Setup Summary
126. Fast 1200mV 0C Model Hold Summary
127. Fast 1200mV 0C Model Recovery Summary
128. Fast 1200mV 0C Model Removal Summary
129. Fast 1200mV 0C Model Minimum Pulse Width Summary
130. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
131. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
132. Fast 1200mV 0C Model Setup: 'clk'
133. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
134. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
135. Fast 1200mV 0C Model Hold: 'clk'
136. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
137. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
138. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
139. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
140. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
141. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
142. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[2]'
143. Setup Times
144. Hold Times
145. Clock to Output Times
146. Minimum Clock to Output Times
147. Output Enable Times
148. Minimum Output Enable Times
149. Output Disable Times
150. Minimum Output Disable Times
151. MTBF Summary
152. Synchronizer Summary
153. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
183. Multicorner Timing Analysis Summary
184. Setup Times
185. Hold Times
186. Clock to Output Times
187. Minimum Clock to Output Times
188. Board Trace Model Assignments
189. Input Transition Times
190. Signal Integrity Metrics (Slow 1200mv 0c Model)
191. Signal Integrity Metrics (Slow 1200mv 85c Model)
192. Signal Integrity Metrics (Fast 1200mv 0c Model)
193. Setup Transfers
194. Hold Transfers
195. Recovery Transfers
196. Removal Transfers
197. Report TCCS
198. Report RSKM
199. Unconstrained Paths
200. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; OV5640_SDRAM                                        ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; OV5640_SDRAM.sdc ; OK     ; Wed Oct 24 20:52:01 2018 ;
+------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -2.500 ; 2.500  ; 50.00      ; 1         ; 2           ; -90.0 ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 31.250 ; 32.0 MHz  ; 0.000  ; 15.625 ; 50.00      ; 25        ; 16          ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 34.4 MHz   ; 34.4 MHz        ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 112.87 MHz ; 112.87 MHz      ; clk                                             ;      ;
; 142.01 MHz ; 142.01 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; -5.358 ; -10.716       ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.598  ; 0.000         ;
; clk                                             ; 11.140 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.380 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.453 ; 0.000         ;
; clk                                             ; 0.485 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; -5.670 ; -3556.116     ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 3.093  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 4.948 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.954 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.701  ; 0.000         ;
; clk                                             ; 9.516  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 15.205 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -5.358 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                     ; sobel:sobel_inst|oDATA[1]                                                        ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.665     ; 3.884      ;
; -5.358 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                     ; sobel:sobel_inst|oDATA[0]                                                        ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.665     ; 3.884      ;
; 2.184  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 29.450     ;
; 2.211  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 29.423     ;
; 2.218  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 29.416     ;
; 2.224  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 29.410     ;
; 2.352  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 29.282     ;
; 2.464  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 29.170     ;
; 2.485  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 29.149     ;
; 2.520  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 29.114     ;
; 3.000  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 28.634     ;
; 3.027  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 28.607     ;
; 3.034  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 28.600     ;
; 3.040  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 28.594     ;
; 3.168  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 28.466     ;
; 3.280  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 28.354     ;
; 3.301  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 28.333     ;
; 3.336  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.383      ; 28.298     ;
; 4.568  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][12]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.400      ; 27.083     ;
; 4.781  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][13]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.400      ; 26.870     ;
; 5.384  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][12]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.400      ; 26.267     ;
; 5.597  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][13]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.400      ; 26.054     ;
; 8.274  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][11]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.400      ; 23.377     ;
; 8.398  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][10]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.400      ; 23.253     ;
; 9.090  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][11]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.400      ; 22.561     ;
; 9.214  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][10]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.400      ; 22.437     ;
; 11.756 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][9]                  ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.384      ; 19.879     ;
; 11.761 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 19.452     ;
; 11.796 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 19.417     ;
; 11.806 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 19.407     ;
; 11.876 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][8]                  ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.384      ; 19.759     ;
; 11.923 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 19.290     ;
; 11.944 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 19.269     ;
; 11.958 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 19.255     ;
; 11.968 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 19.245     ;
; 11.979 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 19.234     ;
; 11.989 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 19.224     ;
; 12.029 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 19.184     ;
; 12.064 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 19.149     ;
; 12.074 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 19.139     ;
; 12.182 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 19.031     ;
; 12.182 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 19.031     ;
; 12.217 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.996     ;
; 12.217 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.996     ;
; 12.227 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.986     ;
; 12.227 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.986     ;
; 12.235 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.978     ;
; 12.247 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.966     ;
; 12.247 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.966     ;
; 12.266 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.947     ;
; 12.270 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.943     ;
; 12.280 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.933     ;
; 12.301 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.912     ;
; 12.311 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.902     ;
; 12.404 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.054     ; 18.793     ;
; 12.409 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.804     ;
; 12.409 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.804     ;
; 12.430 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.783     ;
; 12.430 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.783     ;
; 12.439 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.054     ; 18.758     ;
; 12.449 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.054     ; 18.748     ;
; 12.454 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.750     ;
; 12.477 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.054     ; 18.720     ;
; 12.489 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.715     ;
; 12.489 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.715     ;
; 12.499 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.705     ;
; 12.501 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.703     ;
; 12.512 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.054     ; 18.685     ;
; 12.515 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.698     ;
; 12.515 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.698     ;
; 12.522 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.054     ; 18.675     ;
; 12.524 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.680     ;
; 12.534 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.670     ;
; 12.536 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.668     ;
; 12.545 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.053     ; 18.653     ;
; 12.546 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.658     ;
; 12.567 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.646     ;
; 12.572 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][9]                  ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.384      ; 19.063     ;
; 12.580 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.053     ; 18.618     ;
; 12.588 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.616     ;
; 12.590 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.053     ; 18.608     ;
; 12.598 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.606     ;
; 12.602 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.611     ;
; 12.612 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.601     ;
; 12.619 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.053     ; 18.579     ;
; 12.623 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.581     ;
; 12.633 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.571     ;
; 12.633 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.571     ;
; 12.634 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.048     ; 18.569     ;
; 12.643 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.047     ; 18.561     ;
; 12.651 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe28 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.054     ; 18.546     ;
; 12.654 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.053     ; 18.544     ;
; 12.664 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.053     ; 18.534     ;
; 12.668 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.545     ;
; 12.668 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.545     ;
; 12.668 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.545     ;
; 12.668 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.038     ; 18.545     ;
; 12.669 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.048     ; 18.534     ;
; 12.679 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.048     ; 18.524     ;
; 12.686 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe28 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.054     ; 18.511     ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.598 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.161     ; 5.182      ;
; 1.918 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.172     ; 4.851      ;
; 1.918 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.172     ; 4.851      ;
; 1.926 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.838      ;
; 1.926 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.838      ;
; 1.926 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.838      ;
; 1.926 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.838      ;
; 1.926 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.838      ;
; 1.926 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.838      ;
; 1.952 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.179     ; 4.810      ;
; 1.952 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.179     ; 4.810      ;
; 1.960 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.167     ; 4.814      ;
; 1.960 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.167     ; 4.814      ;
; 1.960 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.167     ; 4.814      ;
; 2.216 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.161     ; 4.564      ;
; 2.231 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 4.544      ;
; 2.231 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 4.544      ;
; 2.352 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 4.424      ;
; 2.352 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 4.424      ;
; 2.352 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 4.424      ;
; 2.352 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 4.424      ;
; 2.352 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 4.424      ;
; 2.352 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 4.424      ;
; 2.352 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 4.424      ;
; 2.352 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.165     ; 4.424      ;
; 2.510 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 4.265      ;
; 2.510 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 4.265      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[9]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[10] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[11] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[12] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[13] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[14] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[15] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[16] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[17] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[18] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[19] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[20] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[22] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.578 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.164     ; 4.199      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[8]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[9]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[10] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[11] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[12] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[13] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[14] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[15] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[16] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[17] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[18] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[19] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[20] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[21] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[22] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[23] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.177     ; 4.076      ;
; 2.958 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.931      ;
; 2.958 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.931      ;
; 2.966 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.918      ;
; 2.966 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.918      ;
; 2.966 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.918      ;
; 2.966 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.918      ;
; 2.966 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.918      ;
; 2.966 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 6.918      ;
; 2.977 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.913      ;
; 2.977 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.913      ;
; 2.985 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.900      ;
; 2.985 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.900      ;
; 2.985 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.900      ;
; 2.985 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.900      ;
; 2.985 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.900      ;
; 2.985 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.900      ;
; 2.992 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.890      ;
; 2.992 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.890      ;
; 3.000 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.894      ;
; 3.000 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.894      ;
; 3.000 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.894      ;
; 3.011 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.872      ;
; 3.011 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.872      ;
; 3.019 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.876      ;
; 3.019 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.876      ;
; 3.019 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.876      ;
; 3.077 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.813      ;
; 3.077 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.813      ;
; 3.085 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.800      ;
; 3.085 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.800      ;
; 3.085 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.800      ;
; 3.085 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.800      ;
; 3.085 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.800      ;
; 3.085 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 6.800      ;
; 3.111 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.772      ;
; 3.111 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.772      ;
; 3.119 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.776      ;
; 3.119 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.776      ;
; 3.119 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.776      ;
; 3.159 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.733      ;
; 3.159 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.733      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.140 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.546     ; 8.315      ;
; 11.224 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.546     ; 8.231      ;
; 12.075 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.817     ; 7.109      ;
; 12.090 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.817     ; 7.094      ;
; 12.121 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; -0.688     ; 7.192      ;
; 12.185 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                                   ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.070      ; 7.886      ;
; 12.187 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.817     ; 6.997      ;
; 12.207 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.817     ; 6.977      ;
; 12.262 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.817     ; 6.922      ;
; 12.280 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.780     ; 6.941      ;
; 12.282 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.817     ; 6.902      ;
; 12.287 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.087     ; 7.627      ;
; 12.327 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; -0.688     ; 6.986      ;
; 12.459 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.817     ; 6.725      ;
; 12.484 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; -0.817     ; 6.700      ;
; 12.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; -0.688     ; 6.828      ;
; 12.500 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.817     ; 6.684      ;
; 12.504 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; -0.651     ; 6.846      ;
; 12.524 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; -0.582     ; 6.895      ;
; 12.545 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.688     ; 6.768      ;
; 12.601 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.688     ; 6.712      ;
; 12.623 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.688     ; 6.690      ;
; 12.638 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.817     ; 6.546      ;
; 12.641 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.817     ; 6.543      ;
; 12.698 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.688     ; 6.615      ;
; 12.755 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.817     ; 6.429      ;
; 12.758 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.780     ; 6.463      ;
; 12.818 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.688     ; 6.495      ;
; 12.827 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.688     ; 6.486      ;
; 12.891 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.817     ; 6.293      ;
; 12.900 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                                   ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.124      ; 7.225      ;
; 12.912 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.817     ; 6.272      ;
; 12.932 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.817     ; 6.252      ;
; 12.935 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.124      ; 7.190      ;
; 12.967 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.651     ; 6.383      ;
; 12.980 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.567     ; 6.454      ;
; 12.992 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.546     ; 6.463      ;
; 12.996 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.817     ; 6.188      ;
; 13.001 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.817     ; 6.183      ;
; 13.002 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.765     ; 6.234      ;
; 13.004 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.817     ; 6.180      ;
; 13.004 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.765     ; 6.232      ;
; 13.017 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.780     ; 6.204      ;
; 13.044 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; -0.780     ; 6.177      ;
; 13.082 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; -0.582     ; 6.337      ;
; 13.086 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.817     ; 6.098      ;
; 13.132 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.728     ; 6.141      ;
; 13.146 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; -0.672     ; 6.183      ;
; 13.152 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk    ; clk          ; clk         ; 20.000       ; -0.751     ; 6.098      ;
; 13.159 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1   ; clk          ; clk         ; 20.000       ; -0.842     ; 6.000      ;
; 13.167 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4   ; clk          ; clk         ; 20.000       ; -0.842     ; 5.992      ;
; 13.174 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.688     ; 6.139      ;
; 13.175 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.817     ; 6.009      ;
; 13.179 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; -0.817     ; 6.005      ;
; 13.196 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.604     ; 6.201      ;
; 13.198 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; -0.817     ; 5.986      ;
; 13.232 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.688     ; 6.081      ;
; 13.258 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.688     ; 6.055      ;
; 13.262 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.688     ; 6.051      ;
; 13.280 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; -0.582     ; 6.139      ;
; 13.286 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.700     ; 6.015      ;
; 13.292 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.663     ; 6.046      ;
; 13.301 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3   ; clk          ; clk         ; 20.000       ; -0.842     ; 5.858      ;
; 13.304 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.604     ; 6.093      ;
; 13.311 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.817     ; 5.873      ;
; 13.341 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk    ; clk          ; clk         ; 20.000       ; -0.751     ; 5.909      ;
; 13.343 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1   ; clk          ; clk         ; 20.000       ; -0.842     ; 5.816      ;
; 13.351 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4   ; clk          ; clk         ; 20.000       ; -0.842     ; 5.808      ;
; 13.360 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; -0.672     ; 5.969      ;
; 13.366 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.651     ; 5.984      ;
; 13.379 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.124      ; 6.746      ;
; 13.379 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.688     ; 5.934      ;
; 13.385 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.688     ; 5.928      ;
; 13.397 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; -0.582     ; 6.022      ;
; 13.423 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; -0.688     ; 5.890      ;
; 13.427 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; -0.651     ; 5.923      ;
; 13.429 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.604     ; 5.968      ;
; 13.482 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.817     ; 5.702      ;
; 13.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3   ; clk          ; clk         ; 20.000       ; -0.842     ; 5.674      ;
; 13.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[21]                            ; clk          ; clk         ; 20.000       ; -0.604     ; 5.909      ;
; 13.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[21]                            ; clk          ; clk         ; 20.000       ; -0.604     ; 5.909      ;
; 13.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.780     ; 5.694      ;
; 13.540 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; -0.765     ; 5.696      ;
; 13.543 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[15]                            ; clk          ; clk         ; 20.000       ; -0.949     ; 5.509      ;
; 13.544 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.817     ; 5.640      ;
; 13.546 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk    ; clk          ; clk         ; 20.000       ; -0.751     ; 5.704      ;
; 13.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; -0.635     ; 5.813      ;
; 13.556 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1   ; clk          ; clk         ; 20.000       ; -0.842     ; 5.603      ;
; 13.564 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4   ; clk          ; clk         ; 20.000       ; -0.842     ; 5.595      ;
; 13.571 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.098     ; 6.332      ;
; 13.582 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1   ; clk          ; clk         ; 20.000       ; -0.842     ; 5.577      ;
; 13.584 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.688     ; 5.729      ;
; 13.590 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4   ; clk          ; clk         ; 20.000       ; -0.842     ; 5.569      ;
; 13.606 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.817     ; 5.578      ;
; 13.610 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.546     ; 5.845      ;
; 13.622 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.765     ; 5.614      ;
; 13.626 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; -0.688     ; 5.687      ;
; 13.636 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; -0.688     ; 5.677      ;
; 13.638 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.700     ; 5.663      ;
; 13.647 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk    ; clk          ; clk         ; 20.000       ; -0.751     ; 5.603      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.380 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_address_reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.106      ;
; 0.410 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[7]                                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_datain_reg0     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.151      ;
; 0.440 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_address_reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.166      ;
; 0.447 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_address_reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.173      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Write                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|Write                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.479 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.794      ;
; 0.479 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[10]                                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_datain_reg0     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.246      ;
; 0.481 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.796      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_done                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LOAD_MODE                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[22]                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|BA[1]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[3]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[3]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[6]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[17]                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|CS_N[0]                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[3]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.505 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|CKE                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.797      ;
; 0.506 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.799      ;
; 0.509 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.518 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.527 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.533 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.183      ;
; 0.533 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.535 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.191      ;
; 0.535 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.536 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.190      ;
; 0.538 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.188      ;
; 0.540 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR                                                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|Pre_WR                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.833      ;
; 0.546 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.200      ;
; 0.548 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[9]                                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_datain_reg0     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.315      ;
; 0.551 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.201      ;
; 0.552 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.845      ;
; 0.552 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.206      ;
; 0.552 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.202      ;
; 0.579 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.229      ;
; 0.582 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.238      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.482 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.794      ;
; 0.483 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.795      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.778      ;
; 0.491 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.225      ;
; 0.491 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.224      ;
; 0.491 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.225      ;
; 0.491 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.224      ;
; 0.497 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.231      ;
; 0.497 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.230      ;
; 0.498 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.232      ;
; 0.498 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.231      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.239      ;
; 0.503 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.238      ;
; 0.516 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.809      ;
; 0.519 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.812      ;
; 0.520 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.813      ;
; 0.535 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.828      ;
; 0.536 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.272      ;
; 0.536 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.271      ;
; 0.540 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.274      ;
; 0.540 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.273      ;
; 0.544 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.837      ;
; 0.544 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.278      ;
; 0.544 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.277      ;
; 0.549 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.285      ;
; 0.549 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.284      ;
; 0.551 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.287      ;
; 0.551 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.286      ;
; 0.556 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.292      ;
; 0.556 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.291      ;
; 0.556 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.290      ;
; 0.556 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.289      ;
; 0.625 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.918      ;
; 0.658 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.951      ;
; 0.681 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.993      ;
; 0.681 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.993      ;
; 0.691 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.006      ;
; 0.693 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.987      ;
; 0.699 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.993      ;
; 0.702 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                            ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 1.016      ;
; 0.702 ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT15                                            ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.448      ; 1.362      ;
; 0.704 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                            ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.017      ;
; 0.731 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.024      ;
; 0.740 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.055      ;
; 0.741 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.056      ;
; 0.741 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.056      ;
; 0.741 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.056      ;
; 0.741 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.056      ;
; 0.741 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.056      ;
; 0.741 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.056      ;
; 0.742 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.057      ;
; 0.742 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.057      ;
; 0.742 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.058      ;
; 0.743 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.058      ;
; 0.743 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.058      ;
; 0.743 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.058      ;
; 0.744 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.059      ;
; 0.749 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.064      ;
; 0.750 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 1.065      ;
; 0.752 ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT7                                             ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 1.373      ;
; 0.754 ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT6                                             ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.409      ; 1.375      ;
; 0.759 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.773 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.066      ;
; 0.776 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.068      ;
; 0.777 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.070      ;
; 0.783 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.076      ;
; 0.783 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.077      ;
; 0.785 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.079      ;
; 0.799 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.535      ;
; 0.799 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.534      ;
; 0.801 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.094      ;
; 0.817 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.551      ;
; 0.817 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.550      ;
; 0.824 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.117      ;
; 0.824 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[1]                              ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.127      ; 1.205      ;
; 0.826 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.560      ;
; 0.826 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.479      ; 1.559      ;
; 0.842 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.482      ; 1.578      ;
; 0.842 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.481      ; 1.577      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1         ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3         ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4         ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ; clk          ; clk         ; 0.000        ; 0.049      ; 0.746      ;
; 0.550 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; clk          ; clk         ; 0.000        ; 0.057      ; 0.819      ;
; 0.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ; clk          ; clk         ; 0.000        ; 0.056      ; 0.821      ;
; 0.695 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r1                                     ; clk          ; clk         ; 0.000        ; 0.056      ; 0.963      ;
; 0.769 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.030      ;
; 0.793 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.054      ;
; 0.793 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.054      ;
; 0.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; clk          ; clk         ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; clk          ; clk         ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.055      ;
; 0.794 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.055      ;
; 0.795 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; clk          ; clk         ; 0.000        ; 0.049      ; 1.056      ;
; 0.795 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.057      ;
; 0.797 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.058      ;
; 0.797 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; clk          ; clk         ; 0.000        ; 0.049      ; 1.058      ;
; 0.798 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; clk          ; clk         ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; clk          ; clk         ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; clk          ; clk         ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.059      ;
; 0.798 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.059      ;
; 0.799 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.060      ;
; 0.808 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; clk          ; clk         ; 0.000        ; 0.057      ; 1.077      ;
; 0.820 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.081      ;
; 0.823 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.084      ;
; 0.828 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.089      ;
; 0.836 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.097      ;
; 0.845 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; clk          ; clk         ; 0.000        ; 0.049      ; 1.106      ;
; 0.907 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ; clk          ; clk         ; 0.000        ; 0.057      ; 1.176      ;
; 0.949 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.057      ; 1.218      ;
; 0.999 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.260      ;
; 1.018 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; clk          ; clk         ; 0.000        ; 0.348      ; 1.578      ;
; 1.116 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.384      ;
; 1.124 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.392      ;
; 1.133 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.401      ;
; 1.141 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.409      ;
; 1.142 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.410      ;
; 1.142 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.410      ;
; 1.142 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.410      ;
; 1.142 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; clk          ; clk         ; 0.000        ; 0.056      ; 1.410      ;
; 1.142 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.411      ;
; 1.142 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; clk          ; clk         ; 0.000        ; 0.056      ; 1.410      ;
; 1.143 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.411      ;
; 1.143 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.411      ;
; 1.143 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; clk          ; clk         ; 0.000        ; 0.056      ; 1.411      ;
; 1.150 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.418      ;
; 1.150 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.418      ;
; 1.151 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.419      ;
; 1.151 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.419      ;
; 1.152 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.420      ;
; 1.152 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.420      ;
; 1.152 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.420      ;
; 1.152 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; clk          ; clk         ; 0.000        ; 0.056      ; 1.420      ;
; 1.152 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; clk          ; clk         ; 0.000        ; 0.056      ; 1.420      ;
; 1.157 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.159 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.427      ;
; 1.159 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.427      ;
; 1.160 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.428      ;
; 1.161 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.429      ;
; 1.161 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.429      ;
; 1.161 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.429      ;
; 1.161 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; clk          ; clk         ; 0.000        ; 0.056      ; 1.429      ;
; 1.161 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; clk          ; clk         ; 0.000        ; 0.056      ; 1.429      ;
; 1.166 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.435      ;
; 1.176 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; clk          ; clk         ; 0.000        ; 0.056      ; 1.444      ;
; 1.181 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.450      ;
; 1.182 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.451      ;
; 1.185 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; clk          ; clk         ; 0.000        ; 0.056      ; 1.453      ;
; 1.190 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.459      ;
; 1.203 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.057      ; 1.472      ;
; 1.205 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.057      ; 1.474      ;
; 1.219 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; clk          ; clk         ; 0.000        ; 0.144      ; 1.575      ;
; 1.247 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.515      ;
; 1.256 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.524      ;
; 1.264 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.532      ;
; 1.264 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk          ; clk          ; clk         ; 0.000        ; -0.355     ; 1.121      ;
; 1.272 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.540      ;
; 1.273 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.541      ;
; 1.273 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.541      ;
; 1.273 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.541      ;
; 1.273 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.541      ;
; 1.273 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; clk          ; clk         ; 0.000        ; 0.056      ; 1.541      ;
; 1.273 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.542      ;
; 1.274 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.542      ;
; 1.274 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.542      ;
; 1.274 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; clk          ; clk         ; 0.000        ; 0.056      ; 1.542      ;
; 1.281 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; clk          ; clk         ; 0.000        ; 0.056      ; 1.549      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -5.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.846     ; 3.930      ;
; -5.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.846     ; 3.930      ;
; -5.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.846     ; 3.930      ;
; -5.670 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.846     ; 3.930      ;
; -5.595 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~portb_address_reg0 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.839     ; 3.994      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10                                                    ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT1                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT2                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT3                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT4                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT5                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT6                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT7                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT8                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT9                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT10                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT11                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT12                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT13                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT14                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10                                                    ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT1                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT2                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT3                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT4                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT5                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT6                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT7                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT8                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT9                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT10                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT11                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT12                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT13                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT14                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.594 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.013     ; 3.523      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT0                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT1                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT2                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT3                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT4                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT5                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT6                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT7                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12                                                    ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT1                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT2                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT3                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT4                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT5                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT6                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT7                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT8                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT9                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT10                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT11                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT12                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT13                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT14                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT15                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.004     ; 3.531      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10                                                    ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT1                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT2                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT3                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT4                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT5                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT6                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT7                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT8                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT9                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT10                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT11                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT12                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT13                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
; -5.593 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT14                                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -3.005     ; 3.530      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 3.913      ;
; 3.168 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.843     ; 3.977      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.398      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.146     ; 3.395      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.146     ; 3.395      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[8]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.397      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.397      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.397      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.398      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.397      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.398      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.397      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.398      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.397      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.397      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.397      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.397      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.397      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.397      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.397      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[1]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.397      ;
; 3.400 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.397      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.163     ; 3.377      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.163     ; 3.377      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.167     ; 3.373      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.163     ; 3.377      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.163     ; 3.377      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.374      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.374      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.374      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.163     ; 3.377      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.163     ; 3.377      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.163     ; 3.377      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.374      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.167     ; 3.373      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.374      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.163     ; 3.377      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.374      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.374      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.163     ; 3.377      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.163     ; 3.377      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.167     ; 3.373      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.374      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.374      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.374      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.397      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.396      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.397      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.397      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.397      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.397      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.397      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.397      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.397      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.397      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.397      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.397      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.397      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.145     ; 3.395      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.145     ; 3.395      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.145     ; 3.395      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.145     ; 3.395      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.143     ; 3.397      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.396      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.396      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.396      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.396      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.396      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.396      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.396      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.396      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.396      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.396      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.145     ; 3.395      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.144     ; 3.396      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.167     ; 3.373      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.167     ; 3.373      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.167     ; 3.373      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.374      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.167     ; 3.373      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.374      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.163     ; 3.377      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.163     ; 3.377      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.167     ; 3.373      ;
; 3.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.166     ; 3.374      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.095     ; 3.165      ;
; 4.948 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.099     ; 3.161      ;
; 4.952 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.064     ; 3.200      ;
; 4.955 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.074     ; 3.193      ;
; 4.955 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.074     ; 3.193      ;
; 4.955 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.074     ; 3.193      ;
; 4.955 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.074     ; 3.193      ;
; 4.955 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.074     ; 3.193      ;
; 4.955 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.074     ; 3.193      ;
; 4.955 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.074     ; 3.193      ;
; 4.955 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.074     ; 3.193      ;
; 4.955 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.074     ; 3.193      ;
; 4.955 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.074     ; 3.193      ;
; 4.955 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.074     ; 3.193      ;
; 4.956 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.071     ; 3.197      ;
; 4.956 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.071     ; 3.197      ;
; 4.956 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.071     ; 3.197      ;
; 4.956 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.071     ; 3.197      ;
; 4.956 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.071     ; 3.197      ;
; 4.956 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.071     ; 3.197      ;
; 4.956 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.071     ; 3.197      ;
; 4.956 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.071     ; 3.197      ;
; 4.956 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.071     ; 3.197      ;
; 4.956 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.071     ; 3.197      ;
; 4.956 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.071     ; 3.197      ;
; 4.956 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.071     ; 3.197      ;
; 4.961 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.099     ; 3.174      ;
; 4.963 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.095     ; 3.180      ;
; 4.963 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.095     ; 3.180      ;
; 4.963 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.095     ; 3.180      ;
; 4.963 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.095     ; 3.180      ;
; 4.963 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.095     ; 3.180      ;
; 4.963 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.095     ; 3.180      ;
; 4.963 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.095     ; 3.180      ;
; 4.963 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.095     ; 3.180      ;
; 4.963 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.095     ; 3.180      ;
; 4.964 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.100     ; 3.176      ;
; 4.964 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.100     ; 3.176      ;
; 4.964 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.097     ; 3.179      ;
; 4.964 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.100     ; 3.176      ;
; 4.964 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.097     ; 3.179      ;
; 4.964 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.097     ; 3.179      ;
; 4.964 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.100     ; 3.176      ;
; 4.964 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.100     ; 3.176      ;
; 4.964 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.100     ; 3.176      ;
; 4.976 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[0]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.122     ; 3.166      ;
; 4.976 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[1]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.122     ; 3.166      ;
; 4.976 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[2]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.122     ; 3.166      ;
; 4.976 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[3]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.122     ; 3.166      ;
; 4.976 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[4]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.122     ; 3.166      ;
; 4.976 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[5]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.122     ; 3.166      ;
; 4.976 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[6]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.122     ; 3.166      ;
; 4.976 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[7]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.122     ; 3.166      ;
; 4.976 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[8]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.122     ; 3.166      ;
; 4.977 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.121     ; 3.168      ;
; 4.977 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.121     ; 3.168      ;
; 4.977 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.121     ; 3.168      ;
; 4.977 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.121     ; 3.168      ;
; 4.977 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.121     ; 3.168      ;
; 4.977 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.121     ; 3.168      ;
; 4.977 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.121     ; 3.168      ;
; 4.977 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.121     ; 3.168      ;
; 4.977 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.121     ; 3.168      ;
; 4.979 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.127     ; 3.164      ;
; 4.979 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.166      ;
; 4.979 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.166      ;
; 4.979 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.166      ;
; 4.979 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.166      ;
; 4.979 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.166      ;
; 4.979 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.166      ;
; 4.979 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.166      ;
; 4.979 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.166      ;
; 4.979 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.166      ;
; 4.982 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.169      ;
; 4.982 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.169      ;
; 4.982 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.169      ;
; 4.982 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.169      ;
; 4.982 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.169      ;
; 4.982 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.169      ;
; 4.982 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.169      ;
; 4.982 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.169      ;
; 4.982 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.169      ;
; 4.982 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.169      ;
; 4.982 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.169      ;
; 4.982 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.169      ;
; 4.982 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.169      ;
; 4.982 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.169      ;
; 4.983 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.170      ;
; 4.983 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.125     ; 3.170      ;
; 4.992 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.136     ; 3.168      ;
; 4.992 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.135     ; 3.169      ;
; 4.992 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.139     ; 3.165      ;
; 4.992 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[0]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.136     ; 3.168      ;
; 4.992 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[1]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.136     ; 3.168      ;
; 4.992 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[2]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.136     ; 3.168      ;
; 4.992 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[3]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.136     ; 3.168      ;
; 4.992 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[4]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.136     ; 3.168      ;
; 4.992 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[5]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.136     ; 3.168      ;
; 4.992 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[6]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.136     ; 3.168      ;
; 4.992 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[7]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.136     ; 3.168      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 4.954 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.066     ; 3.200      ;
; 4.954 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.066     ; 3.200      ;
; 4.954 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.066     ; 3.200      ;
; 4.954 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.066     ; 3.200      ;
; 4.960 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.097     ; 3.175      ;
; 4.960 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.097     ; 3.175      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.185      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.185      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.185      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.186      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.185      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.185      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.186      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.186      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.185      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.186      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.186      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.186      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.186      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.186      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.186      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.186      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.186      ;
; 5.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.186      ;
; 5.487 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 3.196      ;
; 5.487 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.197      ;
; 5.487 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 3.196      ;
; 5.487 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.197      ;
; 5.487 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.197      ;
; 5.487 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.197      ;
; 5.487 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.197      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.198      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.200      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[8]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.200      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.200      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.200      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.198      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.198      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.198      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.198      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.198      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.198      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.198      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.198      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[1]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.198      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 3.199      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.198      ;
; 5.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.602     ; 3.198      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.177      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.624     ; 3.178      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.624     ; 3.178      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.624     ; 3.178      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.624     ; 3.178      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.177      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.624     ; 3.178      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.624     ; 3.178      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.624     ; 3.178      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.177      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.624     ; 3.178      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.624     ; 3.178      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.624     ; 3.178      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.177      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.177      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.177      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.624     ; 3.178      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.177      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.624     ; 3.178      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.177      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.624     ; 3.178      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.177      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.177      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.624     ; 3.178      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.627     ; 3.175      ;
; 5.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.177      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[14]                                                                                                     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|DQM[1]                                                                                                                                   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[13]                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|DQM[0]                                                                                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|SA[0]                                                                                                                                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|SA[10]                                                                                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|SA[11]                                                                                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|SA[4]                                                                                                                                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|SA[5]                                                                                                                                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|SA[6]                                                                                                                                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|SA[7]                                                                                                                                    ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE                                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[10]                                                                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[11]                                                                                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[1]                                                                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[2]                                                                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[3]                                                                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[4]                                                                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[5]                                                                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[6]                                                                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[7]                                                                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[8]                                                                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[7]                                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_shift[0]                                                                                                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_shift[1]                                                                                                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|PRECHARGE                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[12]                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[15]                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[16]                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[19]                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[23]                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[3]                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[4]                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[6]                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[7]                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[8]                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[10]                                                                                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[11]                                                                                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[12]                                                                                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[13]                                                                                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[14]                                                                                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[15]                                                                                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[1]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[2]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[3]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[4]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[5]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[6]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[7]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[8]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[9]                                                                                                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[0]                                                                                                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[10]                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[11]                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[12]                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[13]                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[14]                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[15]                                                                                                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[1]                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                        ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------+
; 9.516 ; 9.704        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ;
; 9.516 ; 9.704        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ;
; 9.516 ; 9.704        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ;
; 9.516 ; 9.704        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ;
; 9.516 ; 9.704        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ;
; 9.516 ; 9.704        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ;
; 9.516 ; 9.704        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ;
; 9.516 ; 9.704        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ;
; 9.584 ; 9.772        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ;
; 9.584 ; 9.772        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ;
; 9.584 ; 9.772        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw4         ;
; 9.584 ; 9.772        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ;
; 9.584 ; 9.772        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ;
; 9.584 ; 9.772        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ;
; 9.584 ; 9.772        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ;
; 9.584 ; 9.772        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ;
; 9.584 ; 9.772        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ;
; 9.592 ; 9.780        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                                   ;
; 9.592 ; 9.780        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                                   ;
; 9.594 ; 9.782        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                                  ;
; 9.594 ; 9.782        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[14]                                  ;
; 9.598 ; 9.786        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ;
; 9.598 ; 9.786        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ;
; 9.598 ; 9.786        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ;
; 9.598 ; 9.786        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ;
; 9.598 ; 9.786        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ;
; 9.598 ; 9.786        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ;
; 9.598 ; 9.786        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ;
; 9.609 ; 9.797        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                                  ;
; 9.609 ; 9.797        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                                  ;
; 9.609 ; 9.797        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                                   ;
; 9.609 ; 9.797        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                                   ;
; 9.609 ; 9.797        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                                   ;
; 9.617 ; 9.805        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                                  ;
; 9.623 ; 9.811        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ;
; 9.623 ; 9.811        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ;
; 9.623 ; 9.811        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r1                                     ;
; 9.623 ; 9.811        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ;
; 9.626 ; 9.814        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ;
; 9.631 ; 9.819        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit       ;
; 9.632 ; 9.820        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                                  ;
; 9.632 ; 9.820        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[21]                                  ;
; 9.632 ; 9.820        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[22]                                  ;
; 9.648 ; 9.836        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[15]                                  ;
; 9.648 ; 9.836        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[32]                                  ;
; 9.651 ; 9.839        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ;
; 9.651 ; 9.839        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ;
; 9.651 ; 9.839        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3         ;
; 9.651 ; 9.839        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4         ;
; 9.651 ; 9.839        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1         ;
; 9.655 ; 9.655        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[1]|clk                                                     ;
; 9.655 ; 9.655        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[2]|clk                                                     ;
; 9.655 ; 9.655        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[3]|clk                                                     ;
; 9.655 ; 9.655        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[4]|clk                                                     ;
; 9.655 ; 9.655        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[5]|clk                                                     ;
; 9.655 ; 9.655        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[6]|clk                                                     ;
; 9.655 ; 9.655        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[7]|clk                                                     ;
; 9.655 ; 9.655        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[8]|clk                                                     ;
; 9.660 ; 9.848        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                                  ;
; 9.660 ; 9.848        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                                  ;
; 9.660 ; 9.848        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                                  ;
; 9.660 ; 9.848        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                                   ;
; 9.660 ; 9.848        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                                   ;
; 9.660 ; 9.848        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                                   ;
; 9.665 ; 9.853        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk          ;
; 9.668 ; 9.856        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                                   ;
; 9.668 ; 9.856        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                                  ;
; 9.668 ; 9.856        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                                   ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                   ;
; 9.723 ; 9.723        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_trans|clk                                                        ;
; 9.723 ; 9.723        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_wr|clk                                                           ;
; 9.723 ; 9.723        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|setup_state.00|clk                                                   ;
; 9.723 ; 9.723        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|setup_state.01|clk                                                   ;
; 9.723 ; 9.723        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|setup_state.10|clk                                                   ;
; 9.723 ; 9.723        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2|clk                                           ;
; 9.723 ; 9.723        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3|clk                                           ;
; 9.723 ; 9.723        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4|clk                                           ;
; 9.723 ; 9.723        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end|clk                                         ;
; 9.731 ; 9.731        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[6]|clk                                                      ;
; 9.731 ; 9.731        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[7]|clk                                                      ;
; 9.733 ; 9.733        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[10]|clk                                                     ;
; 9.733 ; 9.733        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[14]|clk                                                     ;
; 9.737 ; 9.737        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[0]|clk                                   ;
; 9.737 ; 9.737        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[1]|clk                                   ;
; 9.737 ; 9.737        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]|clk                                   ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                           ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10                         ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT1                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT10               ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT11               ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT12               ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT13               ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT14               ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15               ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT2                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT3                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT4                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT5                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT6                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT7                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT8                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT9                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7 ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10                         ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT1                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT10               ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT11               ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT12               ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT13               ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT14               ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15               ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT2                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT3                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT4                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT5                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT6                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT7                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT8                ;
; 15.205 ; 15.606       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT9                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10                         ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT1                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT10               ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT11               ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT12               ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT13               ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT14               ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT15               ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT2                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT3                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT4                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT5                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT6                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT7                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT8                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT9                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10                         ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT1                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT10               ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT11               ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT12               ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT13               ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT14               ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT15               ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT2                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT3                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT4                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT5                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT6                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT7                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT8                ;
; 15.206 ; 15.607       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_out10~DATAOUT9                ;
; 15.207 ; 15.608       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 15.207 ; 15.608       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 15.207 ; 15.608       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 15.207 ; 15.608       ; 0.401          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 5.278 ; 5.473 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; 2.865 ; 2.884 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; 6.776 ; 6.849 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; clk        ; 5.026 ; 5.299 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 4.623 ; 4.913 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 5.026 ; 5.299 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 4.665 ; 4.963 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 4.759 ; 5.086 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n       ; clk        ; 4.141 ; 4.453 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; -3.123 ; -3.329 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; -1.222 ; -1.417 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; -1.740 ; -1.874 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; clk        ; -3.825 ; -4.094 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; -3.825 ; -4.094 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; -4.212 ; -4.465 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; -3.868 ; -4.145 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; -3.958 ; -4.263 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n       ; clk        ; -3.465 ; -3.769 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; cmos_sclk       ; clk        ; 14.511 ; 14.166 ; Rise       ; clk                                             ;
; cmos_sdat       ; clk        ; 7.501  ; 7.802  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 3.100  ; 3.062  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 3.100  ; 3.062  ; Fall       ; clk                                             ;
; sdram_addr[*]   ; clk        ; 7.393  ; 6.834  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 7.393  ; 6.834  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 5.119  ; 4.904  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 5.065  ; 4.862  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 4.763  ; 4.585  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 5.477  ; 5.223  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 5.065  ; 4.881  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 5.434  ; 5.168  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 5.081  ; 4.878  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 5.150  ; 4.921  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 4.760  ; 4.574  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 4.819  ; 4.649  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 5.188  ; 4.986  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 5.680  ; 5.513  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 5.477  ; 5.227  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 5.680  ; 5.513  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 5.194  ; 5.052  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 5.183  ; 4.977  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 5.240  ; 5.034  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]     ; clk        ; 8.364  ; 7.913  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]    ; clk        ; 7.922  ; 7.508  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]    ; clk        ; 7.942  ; 7.514  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]    ; clk        ; 8.364  ; 7.913  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]    ; clk        ; 7.909  ; 7.460  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]    ; clk        ; 7.882  ; 7.410  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]    ; clk        ; 7.307  ; 6.939  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]    ; clk        ; 7.897  ; 7.463  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]    ; clk        ; 7.546  ; 7.389  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]    ; clk        ; 8.072  ; 7.655  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]    ; clk        ; 7.616  ; 7.496  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]   ; clk        ; 8.033  ; 7.777  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]   ; clk        ; 7.942  ; 7.756  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]   ; clk        ; 7.620  ; 7.425  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]   ; clk        ; 7.978  ; 7.502  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]   ; clk        ; 7.234  ; 7.042  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]   ; clk        ; 8.111  ; 7.790  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]    ; clk        ; 5.247  ; 5.121  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]   ; clk        ; 5.247  ; 5.121  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]   ; clk        ; 4.728  ; 4.531  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 5.376  ; 5.133  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 5.789  ; 5.686  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; 0.630  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; 0.450  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; TFT_DE          ; clk        ; 10.339 ; 10.119 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_HS          ; clk        ; 8.768  ; 8.517  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_RGB[*]      ; clk        ; 9.082  ; 8.516  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[0]     ; clk        ; 7.006  ; 6.775  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[1]     ; clk        ; 6.427  ; 6.236  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[2]     ; clk        ; 7.010  ; 6.778  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[3]     ; clk        ; 7.000  ; 6.768  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[4]     ; clk        ; 7.010  ; 6.778  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[5]     ; clk        ; 7.728  ; 7.330  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[6]     ; clk        ; 9.082  ; 8.516  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[7]     ; clk        ; 7.041  ; 6.787  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[8]     ; clk        ; 6.837  ; 6.620  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[9]     ; clk        ; 6.731  ; 6.527  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[10]    ; clk        ; 6.711  ; 6.507  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[11]    ; clk        ; 7.021  ; 6.767  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[12]    ; clk        ; 7.088  ; 6.853  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[13]    ; clk        ; 7.240  ; 6.989  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[14]    ; clk        ; 7.049  ; 6.819  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[15]    ; clk        ; 7.240  ; 6.989  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ; 3.089  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VS          ; clk        ; 8.852  ; 8.656  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ;        ; 2.953  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------------+------------+-------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+-------+--------+------------+-------------------------------------------------+
; cmos_sclk       ; clk        ; 7.592 ; 7.211  ; Rise       ; clk                                             ;
; cmos_sdat       ; clk        ; 7.232 ; 7.526  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 2.601 ; 2.568  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 2.601 ; 2.568  ; Fall       ; clk                                             ;
; sdram_addr[*]   ; clk        ; 4.186 ; 4.002  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 6.801 ; 6.245  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 4.529 ; 4.318  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 4.477 ; 4.278  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 4.188 ; 4.012  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 4.872 ; 4.623  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 4.476 ; 4.294  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 4.831 ; 4.571  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 4.493 ; 4.293  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 4.559 ; 4.334  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 4.186 ; 4.002  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 4.240 ; 4.072  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 4.595 ; 4.396  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 4.872 ; 4.628  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 4.872 ; 4.628  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 5.066 ; 4.901  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 4.600 ; 4.460  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 4.590 ; 4.387  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 4.645 ; 4.443  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]     ; clk        ; 5.626 ; 5.292  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]    ; clk        ; 6.191 ; 5.836  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]    ; clk        ; 6.161 ; 5.806  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]    ; clk        ; 6.522 ; 6.259  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]    ; clk        ; 6.143 ; 5.764  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]    ; clk        ; 5.785 ; 5.401  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]    ; clk        ; 6.252 ; 5.989  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]    ; clk        ; 5.626 ; 5.292  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]    ; clk        ; 5.686 ; 5.372  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]    ; clk        ; 5.759 ; 5.458  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]    ; clk        ; 5.767 ; 5.408  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]   ; clk        ; 6.327 ; 5.993  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]   ; clk        ; 6.439 ; 6.079  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]   ; clk        ; 6.474 ; 6.059  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]   ; clk        ; 6.528 ; 6.206  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]   ; clk        ; 5.713 ; 5.423  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]   ; clk        ; 6.553 ; 6.119  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]    ; clk        ; 4.154 ; 3.959  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]   ; clk        ; 4.652 ; 4.526  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]   ; clk        ; 4.154 ; 3.959  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 4.776 ; 4.538  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 5.173 ; 5.069  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; 0.131 ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;       ; -0.046 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; TFT_DE          ; clk        ; 6.305 ; 5.992  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_HS          ; clk        ; 5.591 ; 5.354  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_RGB[*]      ; clk        ; 5.779 ; 5.590  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[0]     ; clk        ; 6.341 ; 6.114  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[1]     ; clk        ; 5.779 ; 5.590  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[2]     ; clk        ; 6.345 ; 6.117  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[3]     ; clk        ; 6.335 ; 6.107  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[4]     ; clk        ; 6.345 ; 6.117  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[5]     ; clk        ; 7.035 ; 6.648  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[6]     ; clk        ; 8.416 ; 7.855  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[7]     ; clk        ; 6.368 ; 6.120  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[8]     ; clk        ; 6.172 ; 5.959  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[9]     ; clk        ; 6.071 ; 5.871  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[10]    ; clk        ; 6.051 ; 5.851  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[11]    ; clk        ; 6.348 ; 6.100  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[12]    ; clk        ; 6.415 ; 6.185  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[13]    ; clk        ; 6.566 ; 6.321  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[14]    ; clk        ; 6.383 ; 6.157  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[15]    ; clk        ; 6.566 ; 6.321  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ; 2.591 ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VS          ; clk        ; 6.291 ; 6.126  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ;       ; 2.457  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 12.117 ; 11.947 ; Rise       ; clk                                             ;
; sdram_dq[*]   ; clk        ; 5.316  ; 5.146  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; clk        ; 6.299  ; 6.129  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; clk        ; 6.299  ; 6.129  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; clk        ; 6.288  ; 6.118  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; clk        ; 6.288  ; 6.118  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; clk        ; 6.317  ; 6.147  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; clk        ; 6.317  ; 6.147  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; clk        ; 6.285  ; 6.115  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 6.949  ; 6.779  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 7.310  ; 7.140  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 7.310  ; 7.140  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 7.310  ; 7.140  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; clk        ; 6.317  ; 6.147  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; clk        ; 6.292  ; 6.122  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; clk        ; 6.292  ; 6.122  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; clk        ; 6.949  ; 6.779  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; clk        ; 5.316  ; 5.146  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 9.301 ; 9.131 ; Rise       ; clk                                             ;
; sdram_dq[*]   ; clk        ; 4.691 ; 4.521 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; clk        ; 5.635 ; 5.465 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; clk        ; 5.635 ; 5.465 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; clk        ; 5.624 ; 5.454 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; clk        ; 5.624 ; 5.454 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; clk        ; 5.652 ; 5.482 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; clk        ; 5.652 ; 5.482 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; clk        ; 5.621 ; 5.451 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 6.258 ; 6.088 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 6.605 ; 6.435 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 6.605 ; 6.435 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 6.605 ; 6.435 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; clk        ; 5.652 ; 5.482 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; clk        ; 5.628 ; 5.458 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; clk        ; 5.628 ; 5.458 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; clk        ; 6.258 ; 6.088 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; clk        ; 4.691 ; 4.521 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 11.865    ; 12.035    ; Rise       ; clk                                             ;
; sdram_dq[*]   ; clk        ; 5.068     ; 5.238     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; clk        ; 6.011     ; 6.181     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; clk        ; 6.011     ; 6.181     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; clk        ; 5.995     ; 6.165     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; clk        ; 5.995     ; 6.165     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; clk        ; 6.035     ; 6.205     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; clk        ; 6.035     ; 6.205     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; clk        ; 5.995     ; 6.165     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 6.559     ; 6.729     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 6.883     ; 7.053     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 6.883     ; 7.053     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 6.883     ; 7.053     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; clk        ; 6.035     ; 6.205     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; clk        ; 6.004     ; 6.174     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; clk        ; 6.004     ; 6.174     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; clk        ; 6.559     ; 6.729     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; clk        ; 5.068     ; 5.238     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 8.989     ; 9.159     ; Rise       ; clk                                             ;
; sdram_dq[*]   ; clk        ; 4.446     ; 4.616     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; clk        ; 5.351     ; 5.521     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; clk        ; 5.351     ; 5.521     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; clk        ; 5.336     ; 5.506     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; clk        ; 5.336     ; 5.506     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; clk        ; 5.375     ; 5.545     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; clk        ; 5.375     ; 5.545     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; clk        ; 5.336     ; 5.506     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 5.877     ; 6.047     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 6.188     ; 6.358     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 6.188     ; 6.358     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 6.188     ; 6.358     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; clk        ; 5.375     ; 5.545     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; clk        ; 5.345     ; 5.515     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; clk        ; 5.345     ; 5.515     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; clk        ; 5.877     ; 6.047     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; clk        ; 4.446     ; 4.616     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.280 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                             ; Synchronization Node                                                                                                                                                             ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 13.280                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 8.507        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 4.773        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 13.600                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 8.504        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 5.096        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 13.737                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 9.017        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 4.720        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 13.885                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.037        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 4.848        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 14.070                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 9.037        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.033        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 14.155                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 9.015        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 5.140        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 14.215                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 8.639        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 5.576        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 14.240                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 8.675        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 5.565        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 14.351                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 8.632        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.719        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 14.384                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 8.867        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 5.517        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 14.493                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.646        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 5.847        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 14.595                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 8.828        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 5.767        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 14.660                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 9.037        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 5.623        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 14.669                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 9.036        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 5.633        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 14.682                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 8.834        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 5.848        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 14.801                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 9.039        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 5.762        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 14.804                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 8.842        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.962        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 15.152                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 8.865        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 6.287        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 15.463                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.852        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.611        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 15.536                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 8.829        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.707        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 56.041                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 29.751       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 26.290       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 56.073                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 30.058       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 26.015       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 56.207                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 30.058       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 26.149       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 56.216                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 30.271       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 25.945       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 56.349                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 30.269       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 26.080       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 56.709                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 30.079       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 26.630       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 56.849                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 30.288       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 26.561       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 56.973                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 30.078       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 26.895       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 57.881                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 29.922       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 27.959       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 58.016                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 30.125       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 27.891       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 37.8 MHz   ; 37.8 MHz        ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 117.94 MHz ; 117.94 MHz      ; clk                                             ;      ;
; 150.53 MHz ; 150.53 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; -4.791 ; -9.582        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.258  ; 0.000         ;
; clk                                             ; 11.521 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.363 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.401 ; 0.000         ;
; clk                                             ; 0.430 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; -4.937 ; -3090.483     ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 3.825  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 4.362 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.374 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.668  ; 0.000         ;
; clk                                             ; 9.419  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 15.232 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -4.791 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                     ; sobel:sobel_inst|oDATA[1]                                                        ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.299     ; 3.684      ;
; -4.791 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                     ; sobel:sobel_inst|oDATA[0]                                                        ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.299     ; 3.684      ;
; 4.794  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 26.827     ;
; 4.800  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 26.821     ;
; 4.831  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 26.790     ;
; 4.885  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 26.736     ;
; 4.973  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 26.648     ;
; 5.004  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 26.617     ;
; 5.062  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 26.559     ;
; 5.091  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 26.530     ;
; 5.570  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 26.051     ;
; 5.576  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 26.045     ;
; 5.607  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 26.014     ;
; 5.661  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 25.960     ;
; 5.749  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 25.872     ;
; 5.780  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 25.841     ;
; 5.838  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 25.783     ;
; 5.867  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.369      ; 25.754     ;
; 6.937  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][12]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.381      ; 24.696     ;
; 7.155  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][13]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.381      ; 24.478     ;
; 7.713  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][12]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.381      ; 23.920     ;
; 7.931  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][13]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.381      ; 23.702     ;
; 10.344 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][11]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.381      ; 21.289     ;
; 10.451 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][10]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.381      ; 21.182     ;
; 11.120 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][11]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.381      ; 20.513     ;
; 11.227 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][10]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.381      ; 20.406     ;
; 13.167 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 18.052     ;
; 13.187 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 18.032     ;
; 13.223 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.996     ;
; 13.272 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.947     ;
; 13.292 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.927     ;
; 13.316 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.903     ;
; 13.322 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.897     ;
; 13.328 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.891     ;
; 13.336 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.883     ;
; 13.342 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.877     ;
; 13.372 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.847     ;
; 13.378 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.841     ;
; 13.456 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.763     ;
; 13.476 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.743     ;
; 13.495 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.724     ;
; 13.509 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][9]                  ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.367      ; 18.110     ;
; 13.512 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.707     ;
; 13.515 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.704     ;
; 13.551 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.668     ;
; 13.598 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.621     ;
; 13.618 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.601     ;
; 13.623 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.596     ;
; 13.624 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.595     ;
; 13.624 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][8]                  ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.367      ; 17.995     ;
; 13.632 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.587     ;
; 13.652 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.567     ;
; 13.654 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.565     ;
; 13.688 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.531     ;
; 13.728 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.491     ;
; 13.729 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.483     ;
; 13.729 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.490     ;
; 13.749 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.463     ;
; 13.750 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.046     ; 17.456     ;
; 13.761 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.451     ;
; 13.768 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.444     ;
; 13.770 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.046     ; 17.436     ;
; 13.772 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.447     ;
; 13.773 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.446     ;
; 13.778 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.441     ;
; 13.779 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.440     ;
; 13.781 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.431     ;
; 13.785 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.427     ;
; 13.788 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.424     ;
; 13.793 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.046     ; 17.413     ;
; 13.806 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.046     ; 17.400     ;
; 13.813 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.046     ; 17.393     ;
; 13.816 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.403     ;
; 13.817 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.395     ;
; 13.824 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.388     ;
; 13.835 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.377     ;
; 13.836 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.383     ;
; 13.849 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.046     ; 17.357     ;
; 13.855 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.357     ;
; 13.872 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.347     ;
; 13.884 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.045     ; 17.323     ;
; 13.885 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.327     ;
; 13.891 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.321     ;
; 13.904 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.045     ; 17.303     ;
; 13.905 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.307     ;
; 13.910 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.043     ; 17.299     ;
; 13.912 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.307     ;
; 13.913 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.306     ;
; 13.930 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.043     ; 17.279     ;
; 13.940 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.045     ; 17.267     ;
; 13.941 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.045     ; 17.266     ;
; 13.941 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.271     ;
; 13.951 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.268     ;
; 13.951 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.261     ;
; 13.952 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.033     ; 17.267     ;
; 13.960 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe28 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.046     ; 17.246     ;
; 13.961 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.045     ; 17.246     ;
; 13.966 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.043     ; 17.243     ;
; 13.971 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.040     ; 17.241     ;
; 13.971 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.043     ; 17.238     ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.258 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.769     ; 4.915      ;
; 2.518 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.779     ; 4.645      ;
; 2.518 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.779     ; 4.645      ;
; 2.526 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 4.630      ;
; 2.526 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 4.630      ;
; 2.526 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 4.630      ;
; 2.526 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 4.630      ;
; 2.526 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 4.630      ;
; 2.526 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 4.630      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.787     ; 4.602      ;
; 2.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.787     ; 4.602      ;
; 2.560 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 4.608      ;
; 2.560 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 4.608      ;
; 2.560 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 4.608      ;
; 2.788 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.769     ; 4.385      ;
; 2.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.775     ; 4.290      ;
; 2.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.775     ; 4.290      ;
; 2.933 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.775     ; 4.234      ;
; 2.933 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.775     ; 4.234      ;
; 2.933 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.775     ; 4.234      ;
; 2.933 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.775     ; 4.234      ;
; 2.933 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.775     ; 4.234      ;
; 2.933 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.775     ; 4.234      ;
; 2.933 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.775     ; 4.234      ;
; 2.933 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.775     ; 4.234      ;
; 3.091 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.775     ; 4.076      ;
; 3.091 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.775     ; 4.076      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[9]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[10] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[11] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[12] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[13] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[14] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[15] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[16] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[17] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[18] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[19] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[20] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[22] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.209 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.774     ; 3.959      ;
; 3.357 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.545      ;
; 3.357 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.545      ;
; 3.365 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.530      ;
; 3.365 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.530      ;
; 3.365 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.530      ;
; 3.365 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.530      ;
; 3.365 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.530      ;
; 3.365 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.530      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[8]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[9]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[10] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[11] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[12] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[13] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[14] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[15] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[16] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[17] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[18] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[19] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[20] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[21] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[22] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.377 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[23] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.786     ; 3.779      ;
; 3.392 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.502      ;
; 3.392 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.502      ;
; 3.399 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.508      ;
; 3.399 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.508      ;
; 3.399 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.508      ;
; 3.465 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.438      ;
; 3.465 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.438      ;
; 3.473 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.423      ;
; 3.473 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.423      ;
; 3.473 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.423      ;
; 3.473 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.423      ;
; 3.473 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.423      ;
; 3.473 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.423      ;
; 3.500 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.395      ;
; 3.500 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.395      ;
; 3.507 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.401      ;
; 3.507 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.401      ;
; 3.507 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 6.401      ;
; 3.523 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.380      ;
; 3.523 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 6.380      ;
; 3.531 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.365      ;
; 3.531 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.365      ;
; 3.531 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.365      ;
; 3.531 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.365      ;
; 3.531 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.365      ;
; 3.531 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.365      ;
; 3.534 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.372      ;
; 3.534 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.372      ;
; 3.542 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.357      ;
; 3.542 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.357      ;
; 3.542 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.357      ;
; 3.542 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.357      ;
; 3.542 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.357      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.521 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.499     ; 7.982      ;
; 11.610 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.499     ; 7.893      ;
; 12.478 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.721     ; 6.803      ;
; 12.493 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                                   ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.061      ; 7.570      ;
; 12.498 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.721     ; 6.783      ;
; 12.549 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; -0.613     ; 6.840      ;
; 12.553 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.721     ; 6.728      ;
; 12.572 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.721     ; 6.709      ;
; 12.639 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.703     ; 6.660      ;
; 12.672 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.721     ; 6.609      ;
; 12.674 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.078     ; 7.250      ;
; 12.714 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.721     ; 6.567      ;
; 12.801 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; -0.613     ; 6.588      ;
; 12.834 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; -0.613     ; 6.555      ;
; 12.864 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.721     ; 6.417      ;
; 12.869 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; -0.595     ; 6.538      ;
; 12.891 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; -0.721     ; 6.390      ;
; 12.967 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.721     ; 6.314      ;
; 12.976 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.721     ; 6.305      ;
; 12.992 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; -0.515     ; 6.495      ;
; 12.992 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.613     ; 6.397      ;
; 13.041 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.721     ; 6.240      ;
; 13.048 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.613     ; 6.341      ;
; 13.048 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.613     ; 6.341      ;
; 13.094 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.703     ; 6.205      ;
; 13.098 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.613     ; 6.291      ;
; 13.104 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.721     ; 6.177      ;
; 13.166 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                                   ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.106      ; 6.942      ;
; 13.196 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.106      ; 6.912      ;
; 13.265 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.613     ; 6.124      ;
; 13.275 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.721     ; 6.006      ;
; 13.278 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.519     ; 6.205      ;
; 13.296 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.613     ; 6.093      ;
; 13.333 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.595     ; 6.074      ;
; 13.340 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.721     ; 5.941      ;
; 13.349 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.721     ; 5.932      ;
; 13.355 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.499     ; 6.148      ;
; 13.369 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.721     ; 5.912      ;
; 13.394 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.703     ; 5.905      ;
; 13.415 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; -0.703     ; 5.884      ;
; 13.434 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.721     ; 5.847      ;
; 13.436 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.678     ; 5.888      ;
; 13.454 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.721     ; 5.827      ;
; 13.457 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.721     ; 5.824      ;
; 13.468 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.678     ; 5.856      ;
; 13.515 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.660     ; 5.827      ;
; 13.525 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; -0.515     ; 5.962      ;
; 13.531 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk    ; clk          ; clk         ; 20.000       ; -0.680     ; 5.791      ;
; 13.538 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.537     ; 5.927      ;
; 13.541 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; -0.600     ; 5.861      ;
; 13.566 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; -0.721     ; 5.715      ;
; 13.569 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.721     ; 5.712      ;
; 13.592 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.613     ; 5.797      ;
; 13.614 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; -0.721     ; 5.667      ;
; 13.630 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.613     ; 5.759      ;
; 13.632 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.609     ; 5.761      ;
; 13.637 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.613     ; 5.752      ;
; 13.649 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; -0.515     ; 5.838      ;
; 13.651 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.613     ; 5.738      ;
; 13.654 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.106      ; 6.454      ;
; 13.655 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1   ; clk          ; clk         ; 20.000       ; -0.765     ; 5.582      ;
; 13.659 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4   ; clk          ; clk         ; 20.000       ; -0.765     ; 5.578      ;
; 13.698 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.627     ; 5.677      ;
; 13.719 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.721     ; 5.562      ;
; 13.731 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.613     ; 5.658      ;
; 13.732 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.537     ; 5.733      ;
; 13.738 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; -0.600     ; 5.664      ;
; 13.742 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk    ; clk          ; clk         ; 20.000       ; -0.680     ; 5.580      ;
; 13.750 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.537     ; 5.715      ;
; 13.756 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; -0.595     ; 5.651      ;
; 13.779 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.595     ; 5.628      ;
; 13.783 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.613     ; 5.606      ;
; 13.793 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; -0.613     ; 5.596      ;
; 13.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3   ; clk          ; clk         ; 20.000       ; -0.765     ; 5.430      ;
; 13.809 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; -0.515     ; 5.678      ;
; 13.819 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1   ; clk          ; clk         ; 20.000       ; -0.765     ; 5.418      ;
; 13.823 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4   ; clk          ; clk         ; 20.000       ; -0.765     ; 5.414      ;
; 13.852 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.703     ; 5.447      ;
; 13.887 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.086     ; 6.029      ;
; 13.888 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.721     ; 5.393      ;
; 13.894 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[21]                            ; clk          ; clk         ; 20.000       ; -0.537     ; 5.571      ;
; 13.895 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.721     ; 5.386      ;
; 13.919 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.721     ; 5.362      ;
; 13.934 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk    ; clk          ; clk         ; 20.000       ; -0.680     ; 5.388      ;
; 13.951 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                                   ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.106      ; 6.157      ;
; 13.955 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; -0.582     ; 5.465      ;
; 13.956 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.613     ; 5.433      ;
; 13.962 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[15]                            ; clk          ; clk         ; 20.000       ; -0.845     ; 5.195      ;
; 13.967 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; -0.613     ; 5.422      ;
; 13.971 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3   ; clk          ; clk         ; 20.000       ; -0.765     ; 5.266      ;
; 13.973 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; -0.678     ; 5.351      ;
; 13.975 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk    ; clk          ; clk         ; 20.000       ; -0.680     ; 5.347      ;
; 13.980 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.678     ; 5.344      ;
; 13.983 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; -0.613     ; 5.406      ;
; 13.990 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.627     ; 5.385      ;
; 13.997 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r1                                     ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.519     ; 5.486      ;
; 13.997 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r1                                     ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[21]                            ; clk          ; clk         ; 20.000       ; -0.519     ; 5.486      ;
; 13.997 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r1                                     ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[22]                            ; clk          ; clk         ; 20.000       ; -0.519     ; 5.486      ;
; 13.997 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.499     ; 5.506      ;
; 13.999 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.627     ; 5.376      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.363 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_address_reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.007      ;
; 0.397 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[7]                                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_datain_reg0     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.057      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|Write                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|Write                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_address_reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.062      ;
; 0.426 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_address_reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.070      ;
; 0.450 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.738      ;
; 0.451 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.739      ;
; 0.461 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[10]                                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_datain_reg0     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.144      ;
; 0.469 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LOAD_MODE                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_done                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[22]                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|BA[1]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[3]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[3]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[6]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|CS_N[0]                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[3]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[17]                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|CKE                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.476 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
; 0.480 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.747      ;
; 0.492 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.079      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.085      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.086      ;
; 0.505 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR                                                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|Pre_WR                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.507 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.084      ;
; 0.510 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.092      ;
; 0.517 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.785      ;
; 0.519 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.101      ;
; 0.520 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.097      ;
; 0.520 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.097      ;
; 0.522 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[9]                                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_datain_reg0     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.205      ;
; 0.544 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.121      ;
; 0.549 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.132      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.448 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.716      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.737      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.738      ;
; 0.465 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.119      ;
; 0.465 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.119      ;
; 0.465 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.119      ;
; 0.465 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.119      ;
; 0.468 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.122      ;
; 0.468 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.122      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.125      ;
; 0.471 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.125      ;
; 0.476 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.134      ;
; 0.476 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.134      ;
; 0.477 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.746      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.769      ;
; 0.505 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.163      ;
; 0.505 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.163      ;
; 0.505 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.159      ;
; 0.505 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.159      ;
; 0.510 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.778      ;
; 0.511 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.165      ;
; 0.511 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.165      ;
; 0.513 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.171      ;
; 0.513 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.171      ;
; 0.517 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.175      ;
; 0.517 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.175      ;
; 0.523 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.177      ;
; 0.523 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.177      ;
; 0.526 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.184      ;
; 0.526 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.184      ;
; 0.578 ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT15                                            ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.434      ; 1.207      ;
; 0.579 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.608 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.876      ;
; 0.618 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.887      ;
; 0.622 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.910      ;
; 0.625 ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT6                                             ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.397      ; 1.217      ;
; 0.625 ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT7                                             ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.397      ; 1.217      ;
; 0.630 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.915      ;
; 0.630 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.915      ;
; 0.645 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                            ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.933      ;
; 0.646 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                            ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.934      ;
; 0.647 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.915      ;
; 0.673 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.941      ;
; 0.686 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.974      ;
; 0.687 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.975      ;
; 0.687 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.975      ;
; 0.687 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.975      ;
; 0.687 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.975      ;
; 0.687 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.975      ;
; 0.687 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.976      ;
; 0.688 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.976      ;
; 0.688 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.976      ;
; 0.690 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.978      ;
; 0.690 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.979      ;
; 0.691 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.979      ;
; 0.691 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.979      ;
; 0.691 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.979      ;
; 0.695 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.983      ;
; 0.696 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 0.984      ;
; 0.704 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.972      ;
; 0.706 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.709 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.978      ;
; 0.716 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.984      ;
; 0.718 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.986      ;
; 0.723 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.991      ;
; 0.725 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.993      ;
; 0.726 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.994      ;
; 0.729 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.387      ;
; 0.729 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.387      ;
; 0.733 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.001      ;
; 0.746 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.400      ;
; 0.746 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.400      ;
; 0.748 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.016      ;
; 0.748 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[1]                              ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.114      ; 1.092      ;
; 0.758 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[3]                              ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.242      ; 1.195      ;
; 0.763 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.031      ;
; 0.765 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.419      ;
; 0.765 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.424      ; 1.419      ;
; 0.771 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.429      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.669      ;
; 0.515 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; clk          ; clk         ; 0.000        ; 0.052      ; 0.762      ;
; 0.516 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ; clk          ; clk         ; 0.000        ; 0.050      ; 0.761      ;
; 0.646 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r1                                     ; clk          ; clk         ; 0.000        ; 0.050      ; 0.891      ;
; 0.714 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.953      ;
; 0.734 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.973      ;
; 0.734 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.973      ;
; 0.735 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.974      ;
; 0.735 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.974      ;
; 0.736 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.975      ;
; 0.736 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.975      ;
; 0.737 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.976      ;
; 0.737 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.976      ;
; 0.738 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.977      ;
; 0.739 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.978      ;
; 0.740 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.979      ;
; 0.740 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.979      ;
; 0.741 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.980      ;
; 0.741 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.980      ;
; 0.741 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.980      ;
; 0.742 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; clk          ; clk         ; 0.000        ; 0.044      ; 0.981      ;
; 0.753 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; clk          ; clk         ; 0.000        ; 0.052      ; 1.000      ;
; 0.758 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.997      ;
; 0.768 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 1.007      ;
; 0.773 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 1.012      ;
; 0.777 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 1.016      ;
; 0.787 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; clk          ; clk         ; 0.000        ; 0.044      ; 1.026      ;
; 0.844 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ; clk          ; clk         ; 0.000        ; 0.052      ; 1.091      ;
; 0.875 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.052      ; 1.122      ;
; 0.904 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; clk          ; clk         ; 0.000        ; 0.327      ; 1.426      ;
; 0.909 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 1.148      ;
; 1.027 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.273      ;
; 1.031 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.277      ;
; 1.044 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.290      ;
; 1.048 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.294      ;
; 1.049 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.295      ;
; 1.049 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.295      ;
; 1.049 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; clk          ; clk         ; 0.000        ; 0.051      ; 1.295      ;
; 1.050 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.296      ;
; 1.050 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.296      ;
; 1.050 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; clk          ; clk         ; 0.000        ; 0.051      ; 1.296      ;
; 1.050 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; clk          ; clk         ; 0.000        ; 0.051      ; 1.296      ;
; 1.050 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; clk          ; clk         ; 0.000        ; 0.051      ; 1.296      ;
; 1.051 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; clk          ; clk         ; 0.000        ; 0.051      ; 1.297      ;
; 1.051 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; clk          ; clk         ; 0.000        ; 0.051      ; 1.297      ;
; 1.051 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; clk          ; clk         ; 0.000        ; 0.051      ; 1.297      ;
; 1.051 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; clk          ; clk         ; 0.000        ; 0.051      ; 1.297      ;
; 1.051 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; clk          ; clk         ; 0.000        ; 0.050      ; 1.296      ;
; 1.052 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.298      ;
; 1.052 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; clk          ; clk         ; 0.000        ; 0.051      ; 1.298      ;
; 1.054 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; clk          ; clk         ; 0.000        ; 0.051      ; 1.300      ;
; 1.054 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.300      ;
; 1.055 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; clk          ; clk         ; 0.000        ; 0.051      ; 1.301      ;
; 1.058 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; clk          ; clk         ; 0.000        ; 0.050      ; 1.303      ;
; 1.063 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.309      ;
; 1.066 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.312      ;
; 1.067 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.313      ;
; 1.067 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; clk          ; clk         ; 0.000        ; 0.051      ; 1.313      ;
; 1.067 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; clk          ; clk         ; 0.000        ; 0.051      ; 1.313      ;
; 1.067 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; clk          ; clk         ; 0.000        ; 0.051      ; 1.313      ;
; 1.068 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; clk          ; clk         ; 0.000        ; 0.051      ; 1.314      ;
; 1.068 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; clk          ; clk         ; 0.000        ; 0.051      ; 1.314      ;
; 1.073 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; clk          ; clk         ; 0.000        ; 0.050      ; 1.318      ;
; 1.074 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; clk          ; clk         ; 0.000        ; 0.051      ; 1.320      ;
; 1.086 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; clk          ; clk         ; 0.000        ; 0.050      ; 1.331      ;
; 1.090 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; clk          ; clk         ; 0.000        ; 0.051      ; 1.336      ;
; 1.095 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; clk          ; clk         ; 0.000        ; 0.050      ; 1.340      ;
; 1.101 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; clk          ; clk         ; 0.000        ; 0.050      ; 1.346      ;
; 1.101 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; clk          ; clk         ; 0.000        ; 0.114      ; 1.410      ;
; 1.111 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.052      ; 1.358      ;
; 1.125 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.371      ;
; 1.128 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.052      ; 1.375      ;
; 1.142 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.388      ;
; 1.143 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.389      ;
; 1.143 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; clk          ; clk         ; 0.000        ; 0.051      ; 1.389      ;
; 1.143 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; clk          ; clk         ; 0.000        ; 0.051      ; 1.389      ;
; 1.143 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; clk          ; clk         ; 0.000        ; 0.051      ; 1.389      ;
; 1.144 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 1.383      ;
; 1.145 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; clk          ; clk         ; 0.000        ; 0.050      ; 1.390      ;
; 1.149 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.395      ;
; 1.149 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; clk          ; clk         ; 0.000        ; 0.051      ; 1.395      ;
; 1.150 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.396      ;
; 1.150 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; clk          ; clk         ; 0.000        ; 0.051      ; 1.396      ;
; 1.151 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 1.390      ;
; 1.153 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.051      ; 1.399      ;
; 1.153 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk          ; clk          ; clk         ; 0.000        ; -0.311     ; 1.037      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -4.937 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.492     ; 3.559      ;
; -4.937 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.492     ; 3.559      ;
; -4.937 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.492     ; 3.559      ;
; -4.937 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.492     ; 3.559      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT1                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT2                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT3                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT4                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT5                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT6                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT7                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT8                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT9                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT10                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT11                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT12                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT13                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT14                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT1                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT2                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT3                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT4                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT5                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT6                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT7                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT8                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT9                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT10                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT11                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT12                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT13                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT14                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.639     ; 3.199      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT1                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT2                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT3                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT4                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT5                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT6                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT7                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT8                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT9                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT10                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT11                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT12                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT13                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT14                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.645     ; 3.192      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT0  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT1  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT2  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT3  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT4  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT5  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT6  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT7  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT1                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT2                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT3                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT4                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT5                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT6                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT7                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT8                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT9                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT10                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT11                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT12                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT13                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT14                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
; -4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT15                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -2.642     ; 3.195      ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.825 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.495     ; 3.544      ;
; 3.885 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.489     ; 3.605      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.077      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.757     ; 3.076      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.757     ; 3.076      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[8]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.753     ; 3.080      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.753     ; 3.080      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.753     ; 3.080      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.753     ; 3.080      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.753     ; 3.080      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.752     ; 3.081      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.077      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.753     ; 3.080      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.077      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.077      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.077      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.077      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.077      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.753     ; 3.080      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.753     ; 3.080      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.753     ; 3.080      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.077      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.753     ; 3.080      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.753     ; 3.080      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.077      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.753     ; 3.080      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[1]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.753     ; 3.080      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.077      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.753     ; 3.080      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.077      ;
; 4.109 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.077      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.771     ; 3.061      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.771     ; 3.061      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.777     ; 3.055      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.777     ; 3.055      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.771     ; 3.061      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.771     ; 3.061      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.776     ; 3.056      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.776     ; 3.056      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.776     ; 3.056      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.771     ; 3.061      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.771     ; 3.061      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.771     ; 3.061      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.776     ; 3.056      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.777     ; 3.055      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.777     ; 3.055      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.777     ; 3.055      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.776     ; 3.056      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.771     ; 3.061      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.776     ; 3.056      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.776     ; 3.056      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.777     ; 3.055      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.771     ; 3.061      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.771     ; 3.061      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.777     ; 3.055      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.776     ; 3.056      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.776     ; 3.056      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.776     ; 3.056      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.076      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.076      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.076      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.076      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.756     ; 3.076      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.777     ; 3.055      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.777     ; 3.055      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.777     ; 3.055      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.776     ; 3.056      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.777     ; 3.055      ;
; 4.110 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.776     ; 3.056      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 4.362 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.796     ; 2.861      ;
; 4.371 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.800     ; 2.866      ;
; 4.372 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.770     ; 2.897      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.779     ; 2.891      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.779     ; 2.891      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.779     ; 2.891      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.779     ; 2.891      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.779     ; 2.891      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.779     ; 2.891      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.779     ; 2.891      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.779     ; 2.891      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.779     ; 2.891      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.779     ; 2.891      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.779     ; 2.891      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.777     ; 2.893      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.777     ; 2.893      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.777     ; 2.893      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.777     ; 2.893      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.777     ; 2.893      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.777     ; 2.893      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.777     ; 2.893      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.777     ; 2.893      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.777     ; 2.893      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.777     ; 2.893      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.777     ; 2.893      ;
; 4.375 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.777     ; 2.893      ;
; 4.376 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.796     ; 2.875      ;
; 4.376 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.796     ; 2.875      ;
; 4.376 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.796     ; 2.875      ;
; 4.376 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.796     ; 2.875      ;
; 4.376 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.796     ; 2.875      ;
; 4.376 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.796     ; 2.875      ;
; 4.379 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.801     ; 2.873      ;
; 4.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.799     ; 2.879      ;
; 4.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.799     ; 2.879      ;
; 4.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.799     ; 2.879      ;
; 4.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.799     ; 2.879      ;
; 4.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.799     ; 2.879      ;
; 4.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.799     ; 2.879      ;
; 4.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.799     ; 2.879      ;
; 4.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.799     ; 2.879      ;
; 4.383 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.799     ; 2.879      ;
; 4.384 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.801     ; 2.878      ;
; 4.384 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.801     ; 2.878      ;
; 4.384 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.801     ; 2.878      ;
; 4.392 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[0]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.820     ; 2.867      ;
; 4.392 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[1]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.820     ; 2.867      ;
; 4.392 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[2]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.820     ; 2.867      ;
; 4.392 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[3]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.820     ; 2.867      ;
; 4.392 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[4]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.820     ; 2.867      ;
; 4.392 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[5]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.820     ; 2.867      ;
; 4.392 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[6]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.820     ; 2.867      ;
; 4.392 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[7]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.820     ; 2.867      ;
; 4.392 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[8]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.820     ; 2.867      ;
; 4.398 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.867      ;
; 4.398 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.867      ;
; 4.398 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.867      ;
; 4.398 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.867      ;
; 4.398 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.867      ;
; 4.398 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.867      ;
; 4.398 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.867      ;
; 4.398 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.867      ;
; 4.398 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.867      ;
; 4.399 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.868      ;
; 4.399 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.868      ;
; 4.399 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.868      ;
; 4.399 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.868      ;
; 4.399 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.868      ;
; 4.399 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.868      ;
; 4.399 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.868      ;
; 4.399 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.868      ;
; 4.399 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.826     ; 2.868      ;
; 4.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.830     ; 2.866      ;
; 4.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.864      ;
; 4.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.864      ;
; 4.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.864      ;
; 4.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.864      ;
; 4.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.864      ;
; 4.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.864      ;
; 4.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.864      ;
; 4.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.864      ;
; 4.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.837     ; 2.864      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.831     ; 2.871      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.831     ; 2.871      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.830     ; 2.872      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.831     ; 2.871      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.830     ; 2.872      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.831     ; 2.871      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.831     ; 2.871      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.831     ; 2.871      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.831     ; 2.871      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.831     ; 2.871      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.831     ; 2.871      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.831     ; 2.871      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.831     ; 2.871      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.831     ; 2.871      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.831     ; 2.871      ;
; 4.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.831     ; 2.871      ;
; 4.410 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.842     ; 2.863      ;
; 4.410 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.842     ; 2.863      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 4.374 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.771     ; 2.898      ;
; 4.374 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.771     ; 2.898      ;
; 4.374 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.771     ; 2.898      ;
; 4.374 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.771     ; 2.898      ;
; 4.380 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.801     ; 2.874      ;
; 4.380 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.801     ; 2.874      ;
; 4.864 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.885      ;
; 4.864 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.885      ;
; 4.864 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.885      ;
; 4.864 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.885      ;
; 4.864 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.885      ;
; 4.864 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.885      ;
; 4.864 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.885      ;
; 4.864 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.885      ;
; 4.864 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.885      ;
; 4.864 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.885      ;
; 4.864 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.885      ;
; 4.864 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.885      ;
; 4.865 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.885      ;
; 4.865 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.885      ;
; 4.865 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.885      ;
; 4.865 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.885      ;
; 4.865 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.885      ;
; 4.865 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.885      ;
; 4.876 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.898      ;
; 4.876 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.898      ;
; 4.876 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.898      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.898      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.898      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.898      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.898      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.898      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.898      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.898      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.898      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.898      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.273     ; 2.899      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.898      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.898      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.898      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[8]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.897      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.897      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.898      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.897      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.897      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.897      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.897      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.897      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.897      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.897      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.897      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.897      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.897      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[1]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.897      ;
; 4.877 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.897      ;
; 4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.895      ;
; 4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.895      ;
; 4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.895      ;
; 4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.895      ;
; 4.878 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.895      ;
; 4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.895      ;
; 4.879 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.895      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.881      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.881      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.875      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.881      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.881      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.881      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.881      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.881      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.875      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.875      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.881      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.875      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.881      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.881      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.897      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.897      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.897      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.897      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.897      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.897      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.897      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.897      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.897      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.897      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.897      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.897      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.881      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.881      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.301     ; 2.874      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.875      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.875      ;
; 4.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 2.875      ;
; 4.881 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.299     ; 2.877      ;
; 4.881 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.299     ; 2.877      ;
; 4.881 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.299     ; 2.877      ;
; 4.881 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.299     ; 2.877      ;
; 4.881 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.299     ; 2.877      ;
; 4.881 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.299     ; 2.877      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ;
; 4.668 ; 4.884        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[14]                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|CKE                                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|CMD[0]                                                                                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|CMD[1]                                                                                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|CS_N[0]                                                                                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|SA[2]                                                                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|SA[8]                                                                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE                                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[1]                                                                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[2]                                                                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[7]                                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_shift[0]                                                                                                             ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_shift[1]                                                                                                             ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|PRECHARGE                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|READA                                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[10]                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[13]                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[23]                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[4]                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|WRITEA                                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[0]                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[10]                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[11]                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[12]                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[13]                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[14]                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[15]                                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[1]                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[2]                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[3]                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[4]                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[5]                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[6]                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[7]                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[8]                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[9]                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]                                                                                                                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]                                                                                                                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]                                                                                                                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]                                                                                                                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]                                                                                                                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]                                                                                                                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[7]                                                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[8]                                                                                                                              ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|DQM[0]                                                                                                                                   ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|DQM[1]                                                                                                                                   ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                              ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                        ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------+
; 9.419 ; 9.603        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ;
; 9.419 ; 9.603        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ;
; 9.419 ; 9.603        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ;
; 9.419 ; 9.603        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ;
; 9.419 ; 9.603        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ;
; 9.419 ; 9.603        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ;
; 9.419 ; 9.603        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ;
; 9.419 ; 9.603        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ;
; 9.499 ; 9.683        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ;
; 9.499 ; 9.683        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ;
; 9.499 ; 9.683        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ;
; 9.499 ; 9.683        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ;
; 9.499 ; 9.683        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ;
; 9.502 ; 9.686        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ;
; 9.502 ; 9.686        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ;
; 9.502 ; 9.686        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw4         ;
; 9.502 ; 9.686        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ;
; 9.533 ; 9.717        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                                   ;
; 9.533 ; 9.717        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                                   ;
; 9.534 ; 9.718        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ;
; 9.534 ; 9.718        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ;
; 9.534 ; 9.718        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ;
; 9.534 ; 9.718        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ;
; 9.534 ; 9.718        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ;
; 9.534 ; 9.718        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ;
; 9.534 ; 9.718        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ;
; 9.537 ; 9.721        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                                  ;
; 9.537 ; 9.721        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[14]                                  ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ;
; 9.542 ; 9.726        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[1]|clk                                                     ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[2]|clk                                                     ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[3]|clk                                                     ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[4]|clk                                                     ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[5]|clk                                                     ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[6]|clk                                                     ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[7]|clk                                                     ;
; 9.549 ; 9.549        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|lut_index[8]|clk                                                     ;
; 9.552 ; 9.736        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ;
; 9.552 ; 9.736        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ;
; 9.552 ; 9.736        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r1                                     ;
; 9.552 ; 9.736        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ;
; 9.555 ; 9.739        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                                  ;
; 9.555 ; 9.739        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                                  ;
; 9.555 ; 9.739        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                                   ;
; 9.555 ; 9.739        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                                   ;
; 9.555 ; 9.739        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                                   ;
; 9.566 ; 9.750        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                                  ;
; 9.576 ; 9.760        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit       ;
; 9.576 ; 9.760        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                                  ;
; 9.576 ; 9.760        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[21]                                  ;
; 9.576 ; 9.760        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[22]                                  ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                   ;
; 9.618 ; 9.802        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ;
; 9.618 ; 9.802        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ;
; 9.618 ; 9.802        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3         ;
; 9.618 ; 9.802        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4         ;
; 9.618 ; 9.802        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1         ;
; 9.621 ; 9.805        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[15]                                  ;
; 9.621 ; 9.805        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[32]                                  ;
; 9.623 ; 9.807        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                                   ;
; 9.623 ; 9.807        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                                  ;
; 9.623 ; 9.807        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                                   ;
; 9.626 ; 9.810        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                                  ;
; 9.626 ; 9.810        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                                  ;
; 9.626 ; 9.810        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                                  ;
; 9.626 ; 9.810        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                                   ;
; 9.626 ; 9.810        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                                   ;
; 9.626 ; 9.810        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                                   ;
; 9.628 ; 9.812        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk          ;
; 9.629 ; 9.629        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_trans|clk                                                        ;
; 9.629 ; 9.629        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_wr|clk                                                           ;
; 9.629 ; 9.629        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|setup_state.00|clk                                                   ;
; 9.629 ; 9.629        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|setup_state.01|clk                                                   ;
; 9.629 ; 9.629        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|setup_state.10|clk                                                   ;
; 9.632 ; 9.632        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2|clk                                           ;
; 9.632 ; 9.632        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3|clk                                           ;
; 9.632 ; 9.632        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4|clk                                           ;
; 9.632 ; 9.632        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end|clk                                         ;
; 9.663 ; 9.663        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[6]|clk                                                      ;
; 9.663 ; 9.663        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[7]|clk                                                      ;
; 9.664 ; 9.664        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[0]|clk                                   ;
; 9.664 ; 9.664        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[1]|clk                                   ;
; 9.664 ; 9.664        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]|clk                                   ;
; 9.664 ; 9.664        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[3]|clk                                   ;
; 9.664 ; 9.664        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[4]|clk                                   ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT0 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT1 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT2 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT3 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT4 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT5 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT6 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT7 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12                          ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT1                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT10                ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT11                ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT12                ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT13                ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT14                ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT15                ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT2                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT3                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT4                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT5                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT6                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT7                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT8                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT9                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT0 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT1 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT2 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT3 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT4 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT5 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT6 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT7 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12                          ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT1                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT10                ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT11                ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT12                ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT13                ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT14                ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT15                ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT2                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT3                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT4                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT5                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT6                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT7                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT8                 ;
; 15.232 ; 15.614       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT9                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10                          ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT1                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT10                ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT11                ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT12                ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT13                ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT14                ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT2                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT3                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT4                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT5                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT6                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT7                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT8                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT9                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7  ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10                          ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT1                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT10                ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT11                ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT12                ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT13                ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT14                ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT2                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT3                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT4                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT5                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT6                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT7                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT8                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT9                 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT0 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT1 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT2 ;
; 15.233 ; 15.615       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_mult11~OBSERVABLEDATAA_REGOUT3 ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 4.850 ; 4.748 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; 2.720 ; 2.715 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; 6.166 ; 6.242 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; clk        ; 4.424 ; 4.524 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 4.034 ; 4.182 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 4.424 ; 4.524 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 4.072 ; 4.227 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 4.160 ; 4.336 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n       ; clk        ; 3.618 ; 4.130 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; -2.862 ; -2.829 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; -1.126 ; -1.416 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; -1.491 ; -1.686 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; clk        ; -3.327 ; -3.463 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; -3.327 ; -3.463 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; -3.701 ; -3.792 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; -3.365 ; -3.509 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; -3.450 ; -3.614 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n       ; clk        ; -3.022 ; -3.513 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; cmos_sclk       ; clk        ; 13.530 ; 13.068 ; Rise       ; clk                                             ;
; cmos_sdat       ; clk        ; 6.796  ; 7.213  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 2.929  ; 2.866  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 2.929  ; 2.866  ; Fall       ; clk                                             ;
; sdram_addr[*]   ; clk        ; 6.781  ; 6.116  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 6.781  ; 6.116  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 4.833  ; 4.529  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 4.775  ; 4.492  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 4.490  ; 4.242  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 5.181  ; 4.802  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 4.791  ; 4.497  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 5.122  ; 4.770  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 4.803  ; 4.491  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 4.858  ; 4.547  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 4.486  ; 4.233  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 4.536  ; 4.291  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 4.884  ; 4.606  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 5.360  ; 5.080  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 5.200  ; 4.816  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 5.360  ; 5.080  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 4.906  ; 4.646  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 4.889  ; 4.598  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 4.945  ; 4.648  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]     ; clk        ; 7.920  ; 7.305  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]    ; clk        ; 7.520  ; 6.828  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]    ; clk        ; 7.542  ; 6.838  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]    ; clk        ; 7.920  ; 7.188  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]    ; clk        ; 7.510  ; 6.786  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]    ; clk        ; 7.482  ; 6.747  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]    ; clk        ; 6.907  ; 6.372  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]    ; clk        ; 7.482  ; 6.788  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]    ; clk        ; 7.160  ; 6.931  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]    ; clk        ; 7.623  ; 6.968  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]    ; clk        ; 7.221  ; 7.049  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]   ; clk        ; 7.625  ; 7.301  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]   ; clk        ; 7.551  ; 7.259  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]   ; clk        ; 7.204  ; 6.935  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]   ; clk        ; 7.563  ; 6.984  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]   ; clk        ; 6.840  ; 6.594  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]   ; clk        ; 7.698  ; 7.305  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]    ; clk        ; 4.953  ; 4.708  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]   ; clk        ; 4.953  ; 4.708  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]   ; clk        ; 4.456  ; 4.190  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 5.095  ; 4.730  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 5.441  ; 5.252  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; 0.461  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; 0.248  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; TFT_DE          ; clk        ; 9.660  ; 9.322  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_HS          ; clk        ; 8.198  ; 7.869  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_RGB[*]      ; clk        ; 8.405  ; 7.658  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[0]     ; clk        ; 6.585  ; 6.170  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[1]     ; clk        ; 6.082  ; 5.755  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[2]     ; clk        ; 6.588  ; 6.171  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[3]     ; clk        ; 6.578  ; 6.161  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[4]     ; clk        ; 6.588  ; 6.171  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[5]     ; clk        ; 7.296  ; 6.667  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[6]     ; clk        ; 8.405  ; 7.658  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[7]     ; clk        ; 6.687  ; 6.236  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[8]     ; clk        ; 6.472  ; 6.095  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[9]     ; clk        ; 6.386  ; 6.007  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[10]    ; clk        ; 6.366  ; 5.987  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[11]    ; clk        ; 6.667  ; 6.216  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[12]    ; clk        ; 6.724  ; 6.303  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[13]    ; clk        ; 6.819  ; 6.358  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[14]    ; clk        ; 6.627  ; 6.212  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[15]    ; clk        ; 6.819  ; 6.358  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ; 2.856  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VS          ; clk        ; 8.247  ; 7.907  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ;        ; 2.682  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; cmos_sclk       ; clk        ; 7.001  ; 6.524  ; Rise       ; clk                                             ;
; cmos_sdat       ; clk        ; 6.534  ; 6.938  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 2.468  ; 2.409  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 2.468  ; 2.409  ; Fall       ; clk                                             ;
; sdram_addr[*]   ; clk        ; 3.955  ; 3.707  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 6.233  ; 5.575  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 4.286  ; 3.990  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 4.231  ; 3.955  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 3.959  ; 3.716  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 4.620  ; 4.252  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 4.246  ; 3.959  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 4.563  ; 4.221  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 4.258  ; 3.954  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 4.311  ; 4.008  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 3.955  ; 3.707  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 4.001  ; 3.761  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 4.335  ; 4.064  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 4.639  ; 4.265  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 4.639  ; 4.265  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 4.792  ; 4.518  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 4.357  ; 4.103  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 4.341  ; 4.057  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 4.395  ; 4.105  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]     ; clk        ; 5.316  ; 4.837  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]    ; clk        ; 5.870  ; 5.320  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]    ; clk        ; 5.840  ; 5.292  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]    ; clk        ; 6.099  ; 5.709  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]    ; clk        ; 5.825  ; 5.254  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]    ; clk        ; 5.481  ; 4.934  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]    ; clk        ; 5.824  ; 5.479  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]    ; clk        ; 5.316  ; 4.837  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]    ; clk        ; 5.366  ; 4.911  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]    ; clk        ; 5.417  ; 4.994  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]    ; clk        ; 5.466  ; 4.936  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]   ; clk        ; 5.960  ; 5.472  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]   ; clk        ; 6.093  ; 5.555  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]   ; clk        ; 6.128  ; 5.519  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]   ; clk        ; 6.160  ; 5.673  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]   ; clk        ; 5.389  ; 4.965  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]   ; clk        ; 6.183  ; 5.570  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]    ; clk        ; 3.924  ; 3.665  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]   ; clk        ; 4.402  ; 4.163  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]   ; clk        ; 3.924  ; 3.665  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 4.539  ; 4.183  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 4.871  ; 4.685  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; -0.001 ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; -0.209 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; TFT_DE          ; clk        ; 5.923  ; 5.560  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_HS          ; clk        ; 5.305  ; 4.937  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_RGB[*]      ; clk        ; 5.481  ; 5.163  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[0]     ; clk        ; 5.968  ; 5.565  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[1]     ; clk        ; 5.481  ; 5.163  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[2]     ; clk        ; 5.972  ; 5.565  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[3]     ; clk        ; 5.962  ; 5.555  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[4]     ; clk        ; 5.972  ; 5.565  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[5]     ; clk        ; 6.652  ; 6.042  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[6]     ; clk        ; 7.788  ; 7.052  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[7]     ; clk        ; 6.062  ; 5.626  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[8]     ; clk        ; 5.855  ; 5.490  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[9]     ; clk        ; 5.774  ; 5.406  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[10]    ; clk        ; 5.754  ; 5.386  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[11]    ; clk        ; 6.042  ; 5.606  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[12]    ; clk        ; 6.099  ; 5.691  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[13]    ; clk        ; 6.194  ; 5.746  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[14]    ; clk        ; 6.010  ; 5.606  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[15]    ; clk        ; 6.194  ; 5.746  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ; 2.399  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VS          ; clk        ; 5.903  ; 5.578  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ;        ; 2.227  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 11.188 ; 11.022 ; Rise       ; clk                                             ;
; sdram_dq[*]   ; clk        ; 4.995  ; 4.829  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; clk        ; 5.955  ; 5.789  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; clk        ; 5.955  ; 5.789  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; clk        ; 5.949  ; 5.783  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; clk        ; 5.949  ; 5.783  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; clk        ; 5.970  ; 5.804  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; clk        ; 5.970  ; 5.804  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; clk        ; 5.942  ; 5.776  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 6.593  ; 6.427  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 6.932  ; 6.766  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 6.932  ; 6.766  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 6.932  ; 6.766  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; clk        ; 5.970  ; 5.804  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; clk        ; 5.948  ; 5.782  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; clk        ; 5.948  ; 5.782  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; clk        ; 6.593  ; 6.427  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; clk        ; 4.995  ; 4.829  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 8.503 ; 8.337 ; Rise       ; clk                                             ;
; sdram_dq[*]   ; clk        ; 4.427 ; 4.261 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; clk        ; 5.349 ; 5.183 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; clk        ; 5.349 ; 5.183 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; clk        ; 5.343 ; 5.177 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; clk        ; 5.343 ; 5.177 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; clk        ; 5.363 ; 5.197 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; clk        ; 5.363 ; 5.197 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; clk        ; 5.336 ; 5.170 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 5.961 ; 5.795 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 6.287 ; 6.121 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 6.287 ; 6.121 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 6.287 ; 6.121 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; clk        ; 5.363 ; 5.197 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; clk        ; 5.342 ; 5.176 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; clk        ; 5.342 ; 5.176 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; clk        ; 5.961 ; 5.795 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; clk        ; 4.427 ; 4.261 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 10.942    ; 11.108    ; Rise       ; clk                                             ;
; sdram_dq[*]   ; clk        ; 4.658     ; 4.824     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; clk        ; 5.498     ; 5.664     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; clk        ; 5.498     ; 5.664     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; clk        ; 5.483     ; 5.649     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; clk        ; 5.483     ; 5.649     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; clk        ; 5.520     ; 5.686     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; clk        ; 5.520     ; 5.686     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; clk        ; 5.483     ; 5.649     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 5.985     ; 6.151     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 6.279     ; 6.445     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 6.279     ; 6.445     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 6.279     ; 6.445     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; clk        ; 5.520     ; 5.686     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; clk        ; 5.491     ; 5.657     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; clk        ; 5.491     ; 5.657     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; clk        ; 5.985     ; 6.151     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; clk        ; 4.658     ; 4.824     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 8.194     ; 8.360     ; Rise       ; clk                                             ;
; sdram_dq[*]   ; clk        ; 4.097     ; 4.263     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; clk        ; 4.903     ; 5.069     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; clk        ; 4.903     ; 5.069     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; clk        ; 4.889     ; 5.055     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; clk        ; 4.889     ; 5.055     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; clk        ; 4.924     ; 5.090     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; clk        ; 4.924     ; 5.090     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; clk        ; 4.889     ; 5.055     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 5.371     ; 5.537     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 5.653     ; 5.819     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 5.653     ; 5.819     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 5.653     ; 5.819     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; clk        ; 4.924     ; 5.090     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; clk        ; 4.896     ; 5.062     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; clk        ; 4.896     ; 5.062     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; clk        ; 5.371     ; 5.537     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; clk        ; 4.097     ; 4.263     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.726 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                             ; Synchronization Node                                                                                                                                                             ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 13.726                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 8.635        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 5.091        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 14.010                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 8.632        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 5.378        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 14.114                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 9.114        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 5.000        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 14.247                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.133        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 5.114        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 14.495                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 9.132        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.363        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 14.508                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 9.112        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 5.396        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 14.598                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 8.732        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 5.866        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 14.618                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 8.776        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 5.842        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 14.697                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 8.727        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.970        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 14.751                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 8.939        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 5.812        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 14.843                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.737        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.106        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 14.936                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 8.925        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 6.011        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 15.014                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 9.133        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 5.881        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 15.016                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 9.131        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 5.885        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 15.022                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 8.901        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 6.121        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 15.140                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 9.134        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.006        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 15.147                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 8.907        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 6.240        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 15.464                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 8.936        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 6.528        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 15.731                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.913        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.818        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 15.834                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 8.927        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.907        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 56.432                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 29.877       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 26.555       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 56.477                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 30.158       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 26.319       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 56.595                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 30.158       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 26.437       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 56.620                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 30.368       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 26.252       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 56.737                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 30.366       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 26.371       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 57.076                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 30.177       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 26.899       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 57.215                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 30.383       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 26.832       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 57.347                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 30.175       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 27.172       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 58.187                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 30.022       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 28.165       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 58.290                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 30.191       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 28.099       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; -1.952 ; -3.904        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 6.051  ; 0.000         ;
; clk                                             ; 16.156 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.127 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.164 ; 0.000         ;
; clk                                             ; 0.201 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; -2.067 ; -1292.111     ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 6.688  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.396 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 2.396 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.734  ; 0.000         ;
; clk                                             ; 9.285  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 15.359 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -1.952 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                     ; sobel:sobel_inst|oDATA[1]                                                        ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.415     ; 1.714      ;
; -1.952 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                     ; sobel:sobel_inst|oDATA[0]                                                        ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.415     ; 1.714      ;
; 18.505 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.884     ;
; 18.507 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.882     ;
; 18.559 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.830     ;
; 18.562 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.827     ;
; 18.585 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.804     ;
; 18.616 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.773     ;
; 18.647 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.742     ;
; 18.701 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.688     ;
; 18.819 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.570     ;
; 18.821 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.568     ;
; 18.873 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.516     ;
; 18.876 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.513     ;
; 18.899 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.490     ;
; 18.930 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.459     ;
; 18.961 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.428     ;
; 19.015 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3]                ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 12.374     ;
; 19.518 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][12]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.159      ; 11.878     ;
; 19.613 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][13]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.159      ; 11.783     ;
; 19.832 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][12]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.159      ; 11.564     ;
; 19.927 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][13]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.159      ; 11.469     ;
; 21.130 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][11]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.159      ; 10.266     ;
; 21.193 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][10]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.159      ; 10.203     ;
; 21.444 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][11]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.159      ; 9.952      ;
; 21.507 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][10]                 ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.159      ; 9.889      ;
; 22.655 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][9]                  ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 8.734      ;
; 22.673 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.553      ;
; 22.677 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.549      ;
; 22.681 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.545      ;
; 22.706 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][8]                  ; sobel:sobel_inst|oDATA[0]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 8.683      ;
; 22.746 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.480      ;
; 22.750 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.476      ;
; 22.754 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.472      ;
; 22.818 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.408      ;
; 22.822 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.404      ;
; 22.826 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.400      ;
; 22.841 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.385      ;
; 22.842 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.384      ;
; 22.871 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.355      ;
; 22.875 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.351      ;
; 22.879 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.347      ;
; 22.890 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.336      ;
; 22.894 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.332      ;
; 22.898 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.328      ;
; 22.910 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.316      ;
; 22.912 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.314      ;
; 22.914 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.312      ;
; 22.914 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.312      ;
; 22.915 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.311      ;
; 22.916 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.310      ;
; 22.918 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.308      ;
; 22.920 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.306      ;
; 22.931 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.295      ;
; 22.935 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.291      ;
; 22.939 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.287      ;
; 22.969 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][9]                  ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 8.420      ;
; 22.975 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.019     ; 8.243      ;
; 22.979 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.019     ; 8.239      ;
; 22.983 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.019     ; 8.235      ;
; 22.986 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.240      ;
; 22.987 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.239      ;
; 23.000 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.019     ; 8.218      ;
; 23.004 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.019     ; 8.214      ;
; 23.008 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.019     ; 8.210      ;
; 23.020 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][8]                  ; sobel:sobel_inst|oDATA[1]                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; 0.152      ; 8.369      ;
; 23.039 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.187      ;
; 23.040 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.186      ;
; 23.046 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.014     ; 8.177      ;
; 23.050 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.014     ; 8.173      ;
; 23.054 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.014     ; 8.169      ;
; 23.058 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.168      ;
; 23.059 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.167      ;
; 23.065 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.017     ; 8.155      ;
; 23.066 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.014     ; 8.157      ;
; 23.069 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.017     ; 8.151      ;
; 23.070 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.014     ; 8.153      ;
; 23.073 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.017     ; 8.147      ;
; 23.074 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.014     ; 8.149      ;
; 23.078 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.148      ;
; 23.079 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe28 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.019     ; 8.139      ;
; 23.079 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.147      ;
; 23.080 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.146      ;
; 23.081 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.145      ;
; 23.083 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe28 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.019     ; 8.135      ;
; 23.087 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe28 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.019     ; 8.131      ;
; 23.099 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.127      ;
; 23.100 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.126      ;
; 23.103 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.123      ;
; 23.104 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.014     ; 8.119      ;
; 23.107 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.119      ;
; 23.108 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.014     ; 8.115      ;
; 23.111 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.011     ; 8.115      ;
; 23.112 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.014     ; 8.111      ;
; 23.112 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.014     ; 8.111      ;
; 23.114 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.017     ; 8.106      ;
; 23.116 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.014     ; 8.107      ;
; 23.118 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.017     ; 8.102      ;
; 23.120 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.014     ; 8.103      ;
; 23.122 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 31.250       ; -0.017     ; 8.098      ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 6.051 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.258      ;
; 6.162 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.138      ;
; 6.162 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.627     ; 2.138      ;
; 6.178 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.120      ;
; 6.178 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.120      ;
; 6.178 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.120      ;
; 6.178 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.120      ;
; 6.178 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.120      ;
; 6.178 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.120      ;
; 6.202 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.096      ;
; 6.202 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.096      ;
; 6.205 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.100      ;
; 6.205 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.100      ;
; 6.205 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.100      ;
; 6.305 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.004      ;
; 6.335 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.623     ; 1.969      ;
; 6.335 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.623     ; 1.969      ;
; 6.388 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.917      ;
; 6.388 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.917      ;
; 6.388 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.917      ;
; 6.388 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.917      ;
; 6.388 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.917      ;
; 6.388 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.917      ;
; 6.388 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.917      ;
; 6.388 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.917      ;
; 6.433 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.623     ; 1.871      ;
; 6.433 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.623     ; 1.871      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[9]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[10] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[11] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[12] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[13] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[14] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[15] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[16] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[17] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[18] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[19] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[20] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[22] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.481 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 1.824      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[8]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[9]  ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[10] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[11] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[12] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[13] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[14] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[15] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[16] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[17] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[18] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[19] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[20] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[21] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[22] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[23] ; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 1.771      ;
; 6.853 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.079      ;
; 6.853 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.079      ;
; 6.869 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.061      ;
; 6.869 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.061      ;
; 6.869 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.061      ;
; 6.869 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.061      ;
; 6.869 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.061      ;
; 6.869 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.061      ;
; 6.893 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.037      ;
; 6.893 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.037      ;
; 6.896 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.041      ;
; 6.896 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.041      ;
; 6.896 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.041      ;
; 6.906 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.026      ;
; 6.906 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.026      ;
; 6.922 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.008      ;
; 6.922 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.008      ;
; 6.922 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.008      ;
; 6.922 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.008      ;
; 6.922 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.008      ;
; 6.922 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.008      ;
; 6.929 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.003      ;
; 6.929 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.003      ;
; 6.945 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.985      ;
; 6.945 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.985      ;
; 6.945 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.985      ;
; 6.945 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.985      ;
; 6.945 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.985      ;
; 6.945 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.985      ;
; 6.946 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.984      ;
; 6.946 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.984      ;
; 6.949 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 2.988      ;
; 6.949 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 2.988      ;
; 6.949 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 2.988      ;
; 6.950 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.982      ;
; 6.950 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.982      ;
; 6.951 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.981      ;
; 6.951 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.981      ;
; 6.966 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.964      ;
; 6.966 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.964      ;
; 6.966 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.964      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.156 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.294     ; 3.537      ;
; 16.193 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.294     ; 3.500      ;
; 16.411 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.385     ; 3.191      ;
; 16.446 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.385     ; 3.156      ;
; 16.467 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; -0.340     ; 3.180      ;
; 16.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.385     ; 3.129      ;
; 16.487 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.406     ; 3.094      ;
; 16.509 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.385     ; 3.093      ;
; 16.571 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.385     ; 3.031      ;
; 16.573 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.385     ; 3.029      ;
; 16.601 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; -0.361     ; 3.025      ;
; 16.606 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; -0.385     ; 2.996      ;
; 16.618 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.340     ; 3.029      ;
; 16.637 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.385     ; 2.965      ;
; 16.637 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; -0.340     ; 3.010      ;
; 16.648 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.385     ; 2.954      ;
; 16.652 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.385     ; 2.950      ;
; 16.674 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.340     ; 2.973      ;
; 16.681 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                            ; clk          ; clk         ; 20.000       ; -0.340     ; 2.966      ;
; 16.685 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.340     ; 2.962      ;
; 16.698 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                                   ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.038      ; 3.327      ;
; 16.707 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.385     ; 2.895      ;
; 16.709 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; -0.282     ; 2.996      ;
; 16.715 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.406     ; 2.866      ;
; 16.716 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.340     ; 2.931      ;
; 16.725 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.385     ; 2.877      ;
; 16.746 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.340     ; 2.901      ;
; 16.758 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.340     ; 2.889      ;
; 16.767 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.041     ; 3.179      ;
; 16.771 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.385     ; 2.831      ;
; 16.784 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.361     ; 2.842      ;
; 16.785 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.385     ; 2.817      ;
; 16.815 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.406     ; 2.766      ;
; 16.817 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.385     ; 2.785      ;
; 16.830 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.314     ; 2.843      ;
; 16.841 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.385     ; 2.761      ;
; 16.846 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; -0.406     ; 2.735      ;
; 16.850 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.385     ; 2.752      ;
; 16.872 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; -0.330     ; 2.785      ;
; 16.880 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.391     ; 2.716      ;
; 16.882 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.340     ; 2.765      ;
; 16.890 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.370     ; 2.727      ;
; 16.910 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.370     ; 2.707      ;
; 16.921 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; -0.294     ; 2.772      ;
; 16.924 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                             ; clk          ; clk         ; 20.000       ; -0.340     ; 2.723      ;
; 16.925 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.367     ; 2.695      ;
; 16.945 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.053      ; 3.095      ;
; 16.945 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; -0.385     ; 2.657      ;
; 16.945 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.385     ; 2.657      ;
; 16.951 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.293     ; 2.743      ;
; 16.954 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.385     ; 2.648      ;
; 16.960 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.340     ; 2.687      ;
; 16.964 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.340     ; 2.683      ;
; 16.965 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; -0.361     ; 2.661      ;
; 16.969 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; -0.340     ; 2.678      ;
; 16.972 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; -0.282     ; 2.733      ;
; 16.976 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                                   ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.053      ; 3.064      ;
; 16.976 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; -0.385     ; 2.626      ;
; 16.977 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.346     ; 2.664      ;
; 16.980 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; -0.282     ; 2.725      ;
; 16.984 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.340     ; 2.663      ;
; 16.985 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                             ; clk          ; clk         ; 20.000       ; -0.385     ; 2.617      ;
; 16.998 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1   ; clk          ; clk         ; 20.000       ; -0.445     ; 2.544      ;
; 16.998 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.406     ; 2.583      ;
; 17.004 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk    ; clk          ; clk         ; 20.000       ; -0.402     ; 2.581      ;
; 17.006 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4   ; clk          ; clk         ; 20.000       ; -0.445     ; 2.536      ;
; 17.007 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.340     ; 2.640      ;
; 17.016 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                             ; clk          ; clk         ; 20.000       ; -0.385     ; 2.586      ;
; 17.017 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk    ; clk          ; clk         ; 20.000       ; -0.402     ; 2.568      ;
; 17.024 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                            ; clk          ; clk         ; 20.000       ; -0.361     ; 2.602      ;
; 17.036 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; -0.330     ; 2.621      ;
; 17.040 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; -0.351     ; 2.596      ;
; 17.042 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3   ; clk          ; clk         ; 20.000       ; -0.445     ; 2.500      ;
; 17.065 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                             ; clk          ; clk         ; 20.000       ; -0.370     ; 2.552      ;
; 17.066 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                            ; clk          ; clk         ; 20.000       ; -0.385     ; 2.536      ;
; 17.070 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.293     ; 2.624      ;
; 17.072 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1   ; clk          ; clk         ; 20.000       ; -0.445     ; 2.470      ;
; 17.074 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; -0.340     ; 2.573      ;
; 17.074 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.346     ; 2.567      ;
; 17.080 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4   ; clk          ; clk         ; 20.000       ; -0.445     ; 2.462      ;
; 17.080 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                             ; clk          ; clk         ; 20.000       ; -0.340     ; 2.567      ;
; 17.085 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[21]                            ; clk          ; clk         ; 20.000       ; -0.293     ; 2.609      ;
; 17.091 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                             ; clk          ; clk         ; 20.000       ; -0.330     ; 2.566      ;
; 17.093 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                            ; clk          ; clk         ; 20.000       ; -0.282     ; 2.612      ;
; 17.097 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[15]                            ; clk          ; clk         ; 20.000       ; -0.466     ; 2.424      ;
; 17.098 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.346     ; 2.543      ;
; 17.117 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                            ; clk          ; clk         ; 20.000       ; -0.346     ; 2.524      ;
; 17.118 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3   ; clk          ; clk         ; 20.000       ; -0.445     ; 2.424      ;
; 17.118 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.340     ; 2.529      ;
; 17.120 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                             ; clk          ; clk         ; 20.000       ; -0.385     ; 2.482      ;
; 17.121 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[21]                            ; clk          ; clk         ; 20.000       ; -0.293     ; 2.573      ;
; 17.126 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                             ; clk          ; clk         ; 20.000       ; -0.370     ; 2.491      ;
; 17.129 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                            ; clk          ; clk         ; 20.000       ; -0.385     ; 2.473      ;
; 17.145 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk    ; clk          ; clk         ; 20.000       ; -0.402     ; 2.440      ;
; 17.147 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                             ; clk          ; clk         ; 20.000       ; -0.340     ; 2.500      ;
; 17.149 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit ; clk          ; clk         ; 20.000       ; 0.053      ; 2.891      ;
; 17.149 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                             ; clk          ; clk         ; 20.000       ; -0.351     ; 2.487      ;
; 17.150 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                            ; clk          ; clk         ; 20.000       ; -0.293     ; 2.544      ;
; 17.166 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                            ; clk          ; clk         ; 20.000       ; -0.385     ; 2.436      ;
; 17.176 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[15]                            ; clk          ; clk         ; 20.000       ; -0.466     ; 2.345      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.127 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_address_reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.447      ;
; 0.135 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[7]                                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_datain_reg0     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.467      ;
; 0.160 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_address_reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.480      ;
; 0.161 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_address_reg0    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.481      ;
; 0.178 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[10]                                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_datain_reg0     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.523      ;
; 0.185 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.316      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Write                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|Write                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LOAD_MODE                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|BA[1]                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_done                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|CS_N[0]                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[22]                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[3]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[3]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[6]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[3]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[17]                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|CKE                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.488      ;
; 0.200 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.482      ;
; 0.203 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[9]                                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_datain_reg0     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.548      ;
; 0.204 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.491      ;
; 0.205 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.489      ;
; 0.208 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.495      ;
; 0.209 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.498      ;
; 0.210 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.492      ;
; 0.210 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR                                                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|Pre_WR                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.502      ;
; 0.216 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.498      ;
; 0.218 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.220 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.223 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.505      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.164 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.495      ;
; 0.165 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.494      ;
; 0.166 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.497      ;
; 0.167 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.498      ;
; 0.167 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.496      ;
; 0.168 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.497      ;
; 0.169 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.504      ;
; 0.170 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.503      ;
; 0.172 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.503      ;
; 0.173 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.502      ;
; 0.182 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.513      ;
; 0.183 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.518      ;
; 0.183 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.512      ;
; 0.184 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.517      ;
; 0.184 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.515      ;
; 0.185 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.520      ;
; 0.185 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.520      ;
; 0.185 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.514      ;
; 0.186 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.519      ;
; 0.186 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.519      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.523      ;
; 0.189 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.522      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.529      ;
; 0.199 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.528      ;
; 0.208 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.331      ;
; 0.211 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.332      ;
; 0.211 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.332      ;
; 0.215 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.336      ;
; 0.251 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.372      ;
; 0.260 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.382      ;
; 0.261 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.389      ;
; 0.261 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.389      ;
; 0.267 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.396      ;
; 0.268 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                            ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.397      ;
; 0.270 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                            ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.399      ;
; 0.281 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.402      ;
; 0.292 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.627      ;
; 0.292 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.626      ;
; 0.295 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.629      ;
; 0.299 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.628      ;
; 0.301 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.430      ;
; 0.302 ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.431      ;
; 0.304 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.311 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.649      ;
; 0.319 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.648      ;
; 0.322 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 0.657      ;
; 0.322 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.443      ;
; 0.323 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                               ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.229      ; 0.656      ;
; 0.329 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                            ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.458      ;
; 0.330 ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT6                                             ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[6]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.150      ; 0.564      ;
; 0.331 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.452      ;
; 0.331 ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|mac_out12~DATAOUT7                                             ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[7]                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.150      ; 0.565      ;
; 0.333 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                            ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.462      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1         ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4         ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3         ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ; clk          ; clk         ; 0.000        ; 0.022      ; 0.307      ;
; 0.217 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ; clk          ; clk         ; 0.000        ; 0.026      ; 0.327      ;
; 0.220 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; clk          ; clk         ; 0.000        ; 0.025      ; 0.329      ;
; 0.278 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r1                                     ; clk          ; clk         ; 0.000        ; 0.026      ; 0.388      ;
; 0.308 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.414      ;
; 0.318 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; clk          ; clk         ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; clk          ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; clk          ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; clk          ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; clk          ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; clk          ; clk         ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; clk          ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; clk          ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; clk          ; clk         ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; clk          ; clk         ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; clk          ; clk         ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; clk          ; clk         ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; clk          ; clk         ; 0.000        ; 0.022      ; 0.428      ;
; 0.328 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; clk          ; clk         ; 0.000        ; 0.025      ; 0.437      ;
; 0.331 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.437      ;
; 0.331 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.437      ;
; 0.340 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.446      ;
; 0.342 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.448      ;
; 0.344 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; clk          ; clk         ; 0.000        ; 0.022      ; 0.450      ;
; 0.364 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; clk          ; clk         ; 0.000        ; 0.208      ; 0.656      ;
; 0.369 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ; clk          ; clk         ; 0.000        ; 0.025      ; 0.478      ;
; 0.372 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.025      ; 0.481      ;
; 0.391 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.497      ;
; 0.452 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.563      ;
; 0.461 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.572      ;
; 0.463 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.574      ;
; 0.463 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.574      ;
; 0.463 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; clk          ; clk         ; 0.000        ; 0.027      ; 0.574      ;
; 0.463 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; clk          ; clk         ; 0.000        ; 0.027      ; 0.574      ;
; 0.464 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.575      ;
; 0.464 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.575      ;
; 0.464 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; clk          ; clk         ; 0.000        ; 0.027      ; 0.575      ;
; 0.464 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; clk          ; clk         ; 0.000        ; 0.026      ; 0.574      ;
; 0.464 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; clk          ; clk         ; 0.000        ; 0.026      ; 0.574      ;
; 0.465 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; clk          ; clk         ; 0.000        ; 0.026      ; 0.575      ;
; 0.465 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; clk          ; clk         ; 0.000        ; 0.025      ; 0.574      ;
; 0.473 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.584      ;
; 0.474 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.585      ;
; 0.474 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.585      ;
; 0.474 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.585      ;
; 0.474 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; clk          ; clk         ; 0.000        ; 0.027      ; 0.585      ;
; 0.475 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; clk          ; clk         ; 0.000        ; 0.027      ; 0.586      ;
; 0.475 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; clk          ; clk         ; 0.000        ; 0.027      ; 0.586      ;
; 0.476 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.587      ;
; 0.476 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; clk          ; clk         ; 0.000        ; 0.026      ; 0.586      ;
; 0.476 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; clk          ; clk         ; 0.000        ; 0.026      ; 0.586      ;
; 0.477 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.588      ;
; 0.477 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.588      ;
; 0.477 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; clk          ; clk         ; 0.000        ; 0.027      ; 0.588      ;
; 0.478 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; clk          ; clk         ; 0.000        ; 0.027      ; 0.589      ;
; 0.478 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ; clk          ; clk         ; 0.000        ; 0.027      ; 0.589      ;
; 0.479 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ; clk          ; clk         ; 0.000        ; 0.026      ; 0.589      ;
; 0.479 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ; clk          ; clk         ; 0.000        ; 0.026      ; 0.589      ;
; 0.480 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; clk          ; clk         ; 0.000        ; 0.025      ; 0.589      ;
; 0.482 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.025      ; 0.591      ;
; 0.483 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; clk          ; clk         ; 0.000        ; 0.025      ; 0.592      ;
; 0.487 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; clk          ; clk         ; 0.000        ; 0.026      ; 0.597      ;
; 0.488 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; clk          ; clk         ; 0.000        ; 0.025      ; 0.597      ;
; 0.490 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ; clk          ; clk         ; 0.000        ; 0.026      ; 0.600      ;
; 0.495 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; clk          ; clk         ; 0.000        ; 0.025      ; 0.604      ;
; 0.498 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ; clk          ; clk         ; 0.000        ; 0.025      ; 0.607      ;
; 0.504 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.610      ;
; 0.504 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ; clk          ; clk         ; 0.000        ; 0.025      ; 0.613      ;
; 0.510 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ; clk          ; clk         ; 0.000        ; 0.022      ; 0.616      ;
; 0.515 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.626      ;
; 0.518 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.629      ;
; 0.526 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.637      ;
; 0.526 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.637      ;
; 0.526 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; clk          ; clk         ; 0.000        ; 0.027      ; 0.637      ;
; 0.526 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ; clk          ; clk         ; 0.000        ; 0.027      ; 0.637      ;
; 0.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.638      ;
; 0.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.638      ;
; 0.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ; clk          ; clk         ; 0.000        ; 0.027      ; 0.638      ;
; 0.527 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ; clk          ; clk         ; 0.000        ; 0.026      ; 0.637      ;
; 0.528 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ; clk          ; clk         ; 0.000        ; 0.026      ; 0.638      ;
; 0.528 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ; clk          ; clk         ; 0.000        ; 0.025      ; 0.637      ;
; 0.528 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ; clk          ; clk         ; 0.000        ; 0.031      ; 0.643      ;
; 0.529 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ; clk          ; clk         ; 0.000        ; 0.027      ; 0.640      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; -2.067 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.477     ; 1.735      ;
; -2.067 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.477     ; 1.735      ;
; -2.067 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.477     ; 1.735      ;
; -2.067 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.477     ; 1.735      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT1                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT2                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT3                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT4                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT5                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT6                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT7                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT8                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT9                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT10                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT11                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT12                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT13                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT14                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT1                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT2                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT3                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT4                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT5                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT6                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT7                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT8                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT9                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT10                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT11                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT12                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT13                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT14                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT1                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT2                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT3                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT4                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT5                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT6                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT7                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT8                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT9                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT10                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT11                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT12                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT13                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT14                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.546     ; 1.555      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT1                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT2                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT3                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT4                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT5                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT6                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT7                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT8                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT9                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT10                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT11                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT12                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT13                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT14                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
; -2.039 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|mac_out10~DATAOUT15                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.250        ; -1.542     ; 1.559      ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.688 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.729      ;
; 6.740 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.478     ; 1.731      ;
; 6.805 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.511      ;
; 6.805 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.511      ;
; 6.805 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.511      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 1.496      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 1.495      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 1.496      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 1.495      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 1.495      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 1.495      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 1.496      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.612     ; 1.509      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.610     ; 1.511      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.613     ; 1.508      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.613     ; 1.508      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.613     ; 1.508      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.613     ; 1.508      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[8]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.613     ; 1.508      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.613     ; 1.508      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.612     ; 1.509      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.612     ; 1.509      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.612     ; 1.509      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.612     ; 1.509      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.612     ; 1.509      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.612     ; 1.509      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.612     ; 1.509      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.612     ; 1.509      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[1]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.612     ; 1.509      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 1.510      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.612     ; 1.509      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.613     ; 1.508      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.612     ; 1.509      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 1.496      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 1.496      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 1.496      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 1.496      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 1.496      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 1.496      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 1.496      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 1.495      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 1.495      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 1.496      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.625     ; 1.496      ;
; 6.806 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.626     ; 1.495      ;
; 6.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 1.500      ;
; 6.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 1.500      ;
; 6.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 1.500      ;
; 6.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 1.500      ;
; 6.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 1.496      ;
; 6.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 1.496      ;
; 6.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 1.496      ;
; 6.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 1.500      ;
; 6.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 1.500      ;
; 6.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 1.500      ;
; 6.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 1.496      ;
; 6.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 1.496      ;
; 6.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.620     ; 1.500      ;
; 6.807 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.624     ; 1.496      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.138     ; 1.442      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.138     ; 1.442      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.138     ; 1.442      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.138     ; 1.442      ;
; 2.399 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.157     ; 1.426      ;
; 2.399 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.157     ; 1.426      ;
; 2.600 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.436      ;
; 2.600 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.436      ;
; 2.600 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.436      ;
; 2.600 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.436      ;
; 2.600 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.436      ;
; 2.600 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.436      ;
; 2.601 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.437      ;
; 2.601 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.437      ;
; 2.601 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.437      ;
; 2.601 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.437      ;
; 2.601 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.437      ;
; 2.601 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.437      ;
; 2.601 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.437      ;
; 2.601 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.437      ;
; 2.601 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.437      ;
; 2.601 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.437      ;
; 2.601 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.437      ;
; 2.601 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.348     ; 1.437      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.442      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.441      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.442      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.442      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.442      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.442      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.442      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.442      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.442      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.442      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.442      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.442      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.442      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[7]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.353     ; 1.439      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.352     ; 1.440      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[6]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.353     ; 1.439      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.352     ; 1.440      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.352     ; 1.440      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.352     ; 1.440      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.442      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.441      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.441      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.441      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.441      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.441      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.441      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.441      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.441      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.441      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.441      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.352     ; 1.440      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.441      ;
; 2.608 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.366     ; 1.426      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 1.433      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 1.433      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.365     ; 1.428      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.365     ; 1.428      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 1.433      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 1.433      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.364     ; 1.429      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.364     ; 1.429      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.364     ; 1.429      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 1.433      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 1.433      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 1.433      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.364     ; 1.429      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.365     ; 1.428      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.365     ; 1.428      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.365     ; 1.428      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.364     ; 1.429      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 1.433      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.364     ; 1.429      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.364     ; 1.429      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.365     ; 1.428      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 1.433      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.360     ; 1.433      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.365     ; 1.428      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.364     ; 1.429      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.364     ; 1.429      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.364     ; 1.429      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.443      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[8]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.442      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.442      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.442      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.443      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.442      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.443      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.442      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                           ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.350     ; 1.443      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.442      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.442      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.442      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.442      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.442      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                   ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.442      ;
; 2.609 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; clk          ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.351     ; 1.442      ;
+-------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.137     ; 1.443      ;
; 2.396 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.155     ; 1.425      ;
; 2.397 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.159     ; 1.422      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.147     ; 1.438      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.147     ; 1.438      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.147     ; 1.438      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.147     ; 1.438      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.147     ; 1.438      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.147     ; 1.438      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.147     ; 1.438      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.147     ; 1.438      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.147     ; 1.438      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.147     ; 1.438      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.147     ; 1.438      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[4]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.145     ; 1.440      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[2]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.145     ; 1.440      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[9]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.145     ; 1.440      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[3]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.145     ; 1.440      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[7]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.145     ; 1.440      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[10]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.145     ; 1.440      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[8]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.145     ; 1.440      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.145     ; 1.440      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[6]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.145     ; 1.440      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[1]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.145     ; 1.440      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[0]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.145     ; 1.440      ;
; 2.401 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|vcount_r[11]                                                                                                                      ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.145     ; 1.440      ;
; 2.403 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.159     ; 1.428      ;
; 2.403 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.159     ; 1.428      ;
; 2.403 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.155     ; 1.432      ;
; 2.403 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.159     ; 1.428      ;
; 2.403 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.155     ; 1.432      ;
; 2.403 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.155     ; 1.432      ;
; 2.403 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.159     ; 1.428      ;
; 2.403 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.159     ; 1.428      ;
; 2.403 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.159     ; 1.428      ;
; 2.404 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.162     ; 1.426      ;
; 2.404 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.155     ; 1.433      ;
; 2.404 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.155     ; 1.433      ;
; 2.404 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.155     ; 1.433      ;
; 2.404 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.155     ; 1.433      ;
; 2.404 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.155     ; 1.433      ;
; 2.404 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.155     ; 1.433      ;
; 2.404 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.155     ; 1.433      ;
; 2.404 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.155     ; 1.433      ;
; 2.404 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.155     ; 1.433      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[0]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[1]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[2]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[3]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[4]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[5]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[6]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[7]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[8]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.406 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.165     ; 1.425      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.163     ; 1.428      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.163     ; 1.428      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.162     ; 1.429      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.163     ; 1.428      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.162     ; 1.429      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.163     ; 1.428      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.163     ; 1.428      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                            ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.168     ; 1.423      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.163     ; 1.428      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.163     ; 1.428      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.163     ; 1.428      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.163     ; 1.428      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.163     ; 1.428      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.163     ; 1.428      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.163     ; 1.428      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.163     ; 1.428      ;
; 2.407 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.163     ; 1.428      ;
; 2.408 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.167     ; 1.425      ;
; 2.408 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.167     ; 1.425      ;
; 2.408 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.167     ; 1.425      ;
; 2.408 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.167     ; 1.425      ;
; 2.408 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.167     ; 1.425      ;
; 2.408 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.167     ; 1.425      ;
; 2.408 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.167     ; 1.425      ;
; 2.408 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.167     ; 1.425      ;
; 2.408 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.167     ; 1.425      ;
; 2.412 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[0]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.426      ;
; 2.412 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[1]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.426      ;
; 2.412 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[2]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.426      ;
; 2.412 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[3]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.426      ;
; 2.412 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[4]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.426      ;
; 2.412 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[5]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.426      ;
; 2.412 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[6]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.426      ;
; 2.412 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[7]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.426      ;
; 2.412 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[8]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.170     ; 1.426      ;
; 2.412 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.174     ; 1.422      ;
; 2.412 ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ; clk          ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.174     ; 1.422      ;
+-------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                           ; Clock Edge ; Target                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_we_reg          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                            ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                             ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|BA[0]                                                                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|BA[1]                                                                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Pre_RD                                                                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Pre_WR                                                                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|ST[5]                                                                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|ST[6]                                                                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|ST[7]                                                                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|ST[8]                                                                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|ST[9]                                                                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[0]                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[1]                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[2]                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[3]                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[4]                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[5]                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[8]                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|wrptr_g[9]                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
+-------+--------------+----------------+-----------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                              ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                        ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------+
; 9.285 ; 9.469        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[15]                                  ;
; 9.285 ; 9.469        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[32]                                  ;
; 9.292 ; 9.476        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr1         ;
; 9.292 ; 9.476        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr2         ;
; 9.292 ; 9.476        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr3         ;
; 9.292 ; 9.476        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackr4         ;
; 9.292 ; 9.476        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw1         ;
; 9.299 ; 9.483        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[10]                                  ;
; 9.299 ; 9.483        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[14]                                  ;
; 9.301 ; 9.485        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[11]                                  ;
; 9.301 ; 9.485        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[13]                                  ;
; 9.301 ; 9.485        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[1]                                   ;
; 9.301 ; 9.485        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[2]                                   ;
; 9.301 ; 9.485        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[5]                                   ;
; 9.304 ; 9.488        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sclk          ;
; 9.306 ; 9.490        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[12]                                  ;
; 9.306 ; 9.490        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[18]                                  ;
; 9.306 ; 9.490        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[19]                                  ;
; 9.306 ; 9.490        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[3]                                   ;
; 9.306 ; 9.490        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[4]                                   ;
; 9.306 ; 9.490        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[6]                                   ;
; 9.306 ; 9.490        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[7]                                   ;
; 9.306 ; 9.490        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[9]                                   ;
; 9.311 ; 9.495        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_bit       ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[0]                                   ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[20]                                  ;
; 9.312 ; 9.496        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[8]                                   ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[16]                                  ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[21]                                  ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[22]                                  ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_data[17]                                  ;
; 9.326 ; 9.510        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw2         ;
; 9.326 ; 9.510        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw3         ;
; 9.326 ; 9.510        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|ackw4         ;
; 9.326 ; 9.510        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|i2c_end       ;
; 9.326 ; 9.510        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_trans                                     ;
; 9.326 ; 9.510        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_wr                                        ;
; 9.326 ; 9.510        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.00                                ;
; 9.326 ; 9.510        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.01                                ;
; 9.326 ; 9.510        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|setup_state.10                                ;
; 9.329 ; 9.513        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[1]                                  ;
; 9.329 ; 9.513        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[2]                                  ;
; 9.329 ; 9.513        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[3]                                  ;
; 9.329 ; 9.513        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[4]                                  ;
; 9.329 ; 9.513        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[5]                                  ;
; 9.329 ; 9.513        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[6]                                  ;
; 9.329 ; 9.513        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[7]                                  ;
; 9.329 ; 9.513        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[8]                                  ;
; 9.353 ; 9.537        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[0] ;
; 9.353 ; 9.537        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[1] ;
; 9.353 ; 9.537        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[2] ;
; 9.353 ; 9.537        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[3] ;
; 9.353 ; 9.537        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[4] ;
; 9.353 ; 9.537        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[5] ;
; 9.353 ; 9.537        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|I2C_Controller:u_I2C_Controller|sd_counter[6] ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]                                ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]                               ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]                               ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]                               ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]                               ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]                               ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]                               ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]                                ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]                                ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]                                ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]                                ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]                                ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]                                ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]                                ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]                                ;
; 9.367 ; 9.551        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]                                ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk                                  ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r0                                     ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|i2c_en_r1                                     ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|lut_index[0]                                  ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; I2C_OV5640_Init_RGB565:u_I2C_OV5640_Init_RGB565|Config_done                                   ;
; 9.423 ; 9.423        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]                                               ;
; 9.423 ; 9.423        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]                                               ;
; 9.423 ; 9.423        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2]                                               ;
; 9.423 ; 9.423        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout                                     ;
; 9.448 ; 9.448        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                   ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]                                             ;
; 9.464 ; 9.464        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[15]|clk                                                     ;
; 9.464 ; 9.464        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[32]|clk                                                     ;
; 9.471 ; 9.471        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1|clk                                           ;
; 9.471 ; 9.471        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2|clk                                           ;
; 9.471 ; 9.471        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3|clk                                           ;
; 9.471 ; 9.471        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4|clk                                           ;
; 9.471 ; 9.471        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1|clk                                           ;
; 9.477 ; 9.477        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[10]|clk                                                     ;
; 9.477 ; 9.477        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[14]|clk                                                     ;
; 9.480 ; 9.480        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[11]|clk                                                     ;
; 9.480 ; 9.480        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[13]|clk                                                     ;
; 9.480 ; 9.480        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[1]|clk                                                      ;
; 9.480 ; 9.480        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[2]|clk                                                      ;
; 9.480 ; 9.480        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[5]|clk                                                      ;
; 9.482 ; 9.482        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk|clk                                            ;
; 9.484 ; 9.484        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[12]|clk                                                     ;
; 9.484 ; 9.484        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[18]|clk                                                     ;
; 9.484 ; 9.484        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; u_I2C_OV5640_Init_RGB565|i2c_data[19]|clk                                                     ;
+-------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                           ; Clock Edge ; Target                                                                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 15.359 ; 15.589       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0     ;
; 15.359 ; 15.589       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0     ;
; 15.359 ; 15.589       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0     ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[0]                              ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[10]                             ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[11]                             ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[12]                             ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[13]                             ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[14]                             ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[15]                             ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[16]                             ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[17]                             ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[18]                             ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[19]                             ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[1]                              ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[20]                             ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[21]                             ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[22]                             ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[23]                             ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[2]                              ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[3]                              ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[4]                              ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[5]                              ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[6]                              ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[7]                              ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[8]                              ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|q_b[9]                              ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0     ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0     ;
; 15.360 ; 15.590       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0     ;
; 15.361 ; 15.591       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0      ;
; 15.361 ; 15.591       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_datain_reg0      ;
; 15.361 ; 15.591       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_datain_reg0      ;
; 15.362 ; 15.592       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                            ;
; 15.362 ; 15.592       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                             ;
; 15.362 ; 15.592       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                             ;
; 15.362 ; 15.592       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                             ;
; 15.362 ; 15.592       ; 0.230          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a7~portb_address_reg0   ;
; 15.391 ; 15.575       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ;
; 15.391 ; 15.575       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ;
; 15.391 ; 15.575       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ;
; 15.391 ; 15.575       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ;
; 15.391 ; 15.575       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ;
; 15.391 ; 15.575       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ;
; 15.391 ; 15.575       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ;
; 15.391 ; 15.575       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ;
; 15.391 ; 15.575       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ;
; 15.393 ; 15.577       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[5]                                                                                                                       ;
; 15.393 ; 15.577       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ;
; 15.393 ; 15.577       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ;
; 15.393 ; 15.577       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ;
; 15.393 ; 15.577       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ;
; 15.393 ; 15.577       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ;
; 15.393 ; 15.577       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ;
; 15.393 ; 15.577       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ;
; 15.393 ; 15.577       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ;
; 15.393 ; 15.577       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                            ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                            ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                            ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                            ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                            ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                            ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                            ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                            ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                            ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                            ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                            ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                            ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                            ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                            ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[0]                                                                              ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[1]                                                                              ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[2]                                                                              ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[3]                                                                              ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[4]                                                                              ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[5]                                                                              ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[6]                                                                              ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[7]                                                                              ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[8]                                                                              ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[10]                                                                             ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[11]                                                                             ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[12]                                                                             ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[13]                                                                             ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[14]                                                                             ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[15]                                                                             ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[16]                                                                             ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[17]                                                                             ;
; 15.394 ; 15.578       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|dffe8a[9]                                                                              ;
; 15.395 ; 15.579       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 15.395 ; 15.579       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[0]                                                                                                                       ;
; 15.395 ; 15.579       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[10]                                                                                                                      ;
; 15.395 ; 15.579       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[11]                                                                                                                      ;
; 15.395 ; 15.579       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[1]                                                                                                                       ;
; 15.395 ; 15.579       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[2]                                                                                                                       ;
; 15.395 ; 15.579       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[3]                                                                                                                       ;
; 15.395 ; 15.579       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[4]                                                                                                                       ;
; 15.395 ; 15.579       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[6]                                                                                                                       ;
; 15.395 ; 15.579       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[7]                                                                                                                       ;
; 15.395 ; 15.579       ; 0.184          ; Low Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TFT_CTRL_800_480_16bit:TFT_CTRL_800_480_16bit|hcount_r[8]                                                                                                                       ;
+--------+--------------+----------------+-----------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 2.283 ; 3.151 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; 1.220 ; 1.743 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; 3.117 ; 3.586 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; clk        ; 2.437 ; 3.220 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 2.260 ; 3.017 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 2.437 ; 3.220 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 2.284 ; 3.045 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 2.325 ; 3.105 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n       ; clk        ; 2.094 ; 2.498 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; -1.340 ; -2.156 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; -0.581 ; -1.038 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; -0.946 ; -1.412 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; clk        ; -1.897 ; -2.639 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; -1.897 ; -2.639 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; -2.068 ; -2.835 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; -1.922 ; -2.668 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; -1.961 ; -2.725 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n       ; clk        ; -1.774 ; -2.183 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; cmos_sclk       ; clk        ; 6.530  ; 6.536  ; Rise       ; clk                                             ;
; cmos_sdat       ; clk        ; 3.646  ; 3.604  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 1.432  ; 1.998  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 1.432  ; 1.998  ; Fall       ; clk                                             ;
; sdram_addr[*]   ; clk        ; 3.856  ; 3.652  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 3.856  ; 3.652  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 2.294  ; 2.322  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 2.282  ; 2.306  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 2.153  ; 2.163  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 2.425  ; 2.471  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 2.262  ; 2.294  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 2.420  ; 2.462  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 2.270  ; 2.288  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 2.311  ; 2.344  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 2.156  ; 2.162  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 2.165  ; 2.183  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 2.341  ; 2.373  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 2.556  ; 2.651  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 2.434  ; 2.484  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 2.556  ; 2.651  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 2.312  ; 2.358  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 2.336  ; 2.376  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 2.366  ; 2.412  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]     ; clk        ; 3.686  ; 3.794  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]    ; clk        ; 3.483  ; 3.609  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]    ; clk        ; 3.485  ; 3.618  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]    ; clk        ; 3.621  ; 3.794  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]    ; clk        ; 3.470  ; 3.595  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]    ; clk        ; 3.437  ; 3.555  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]    ; clk        ; 3.225  ; 3.340  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]    ; clk        ; 3.448  ; 3.583  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]    ; clk        ; 3.481  ; 3.430  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]    ; clk        ; 3.565  ; 3.716  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]    ; clk        ; 3.552  ; 3.494  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]   ; clk        ; 3.658  ; 3.675  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]   ; clk        ; 3.673  ; 3.645  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]   ; clk        ; 3.509  ; 3.490  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]   ; clk        ; 3.537  ; 3.642  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]   ; clk        ; 3.336  ; 3.286  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]   ; clk        ; 3.686  ; 3.691  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]    ; clk        ; 2.348  ; 2.407  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]   ; clk        ; 2.348  ; 2.407  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]   ; clk        ; 2.118  ; 2.127  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 2.397  ; 2.442  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 2.654  ; 2.785  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; -1.051 ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; -1.060 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; TFT_DE          ; clk        ; 4.512  ; 4.678  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_HS          ; clk        ; 3.809  ; 3.822  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_RGB[*]      ; clk        ; 4.555  ; 4.472  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[0]     ; clk        ; 3.111  ; 3.227  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[1]     ; clk        ; 2.840  ; 2.956  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[2]     ; clk        ; 3.108  ; 3.221  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[3]     ; clk        ; 3.098  ; 3.211  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[4]     ; clk        ; 3.108  ; 3.221  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[5]     ; clk        ; 3.399  ; 3.509  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[6]     ; clk        ; 4.555  ; 4.472  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[7]     ; clk        ; 3.089  ; 3.224  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[8]     ; clk        ; 3.021  ; 3.158  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[9]     ; clk        ; 2.966  ; 3.093  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[10]    ; clk        ; 2.946  ; 3.073  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[11]    ; clk        ; 3.069  ; 3.204  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[12]    ; clk        ; 3.133  ; 3.271  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[13]    ; clk        ; 3.205  ; 3.321  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[14]    ; clk        ; 3.145  ; 3.261  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[15]    ; clk        ; 3.205  ; 3.321  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ; 1.448  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VS          ; clk        ; 3.870  ; 3.978  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ;        ; 1.426  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; cmos_sclk       ; clk        ; 3.475  ; 3.454  ; Rise       ; clk                                             ;
; cmos_sdat       ; clk        ; 3.522  ; 3.483  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 1.198  ; 1.763  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 1.198  ; 1.763  ; Fall       ; clk                                             ;
; sdram_addr[*]   ; clk        ; 1.885  ; 1.892  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 3.580  ; 3.373  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 2.019  ; 2.045  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 2.008  ; 2.029  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 1.885  ; 1.893  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 2.145  ; 2.187  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 1.989  ; 2.017  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 2.141  ; 2.179  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 1.998  ; 2.013  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 2.037  ; 2.066  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 1.888  ; 1.892  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 1.895  ; 1.911  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 2.065  ; 2.093  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 2.155  ; 2.201  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 2.155  ; 2.201  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 2.270  ; 2.359  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 2.037  ; 2.079  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 2.061  ; 2.096  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 2.090  ; 2.132  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]     ; clk        ; 2.464  ; 2.513  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]    ; clk        ; 2.713  ; 2.781  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]    ; clk        ; 2.699  ; 2.767  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]    ; clk        ; 2.853  ; 2.906  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]    ; clk        ; 2.688  ; 2.754  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]    ; clk        ; 2.517  ; 2.561  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]    ; clk        ; 2.727  ; 2.787  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]    ; clk        ; 2.464  ; 2.513  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]    ; clk        ; 2.478  ; 2.515  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]    ; clk        ; 2.557  ; 2.615  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]    ; clk        ; 2.519  ; 2.563  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]   ; clk        ; 2.780  ; 2.861  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]   ; clk        ; 2.825  ; 2.908  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]   ; clk        ; 2.828  ; 2.904  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]   ; clk        ; 2.884  ; 2.981  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]   ; clk        ; 2.513  ; 2.560  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]   ; clk        ; 2.839  ; 2.903  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]    ; clk        ; 1.851  ; 1.858  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]   ; clk        ; 2.072  ; 2.127  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]   ; clk        ; 1.851  ; 1.858  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 2.119  ; 2.160  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 2.366  ; 2.489  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; -1.285 ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; -1.296 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; TFT_DE          ; clk        ; 2.742  ; 2.735  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_HS          ; clk        ; 2.398  ; 2.459  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_RGB[*]      ; clk        ; 2.544  ; 2.653  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[0]     ; clk        ; 2.808  ; 2.917  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[1]     ; clk        ; 2.544  ; 2.653  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[2]     ; clk        ; 2.805  ; 2.911  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[3]     ; clk        ; 2.795  ; 2.901  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[4]     ; clk        ; 2.805  ; 2.911  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[5]     ; clk        ; 3.085  ; 3.188  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[6]     ; clk        ; 4.252  ; 4.161  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[7]     ; clk        ; 2.783  ; 2.911  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[8]     ; clk        ; 2.718  ; 2.848  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[9]     ; clk        ; 2.665  ; 2.785  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[10]    ; clk        ; 2.645  ; 2.765  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[11]    ; clk        ; 2.763  ; 2.891  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[12]    ; clk        ; 2.827  ; 2.957  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[13]    ; clk        ; 2.899  ; 3.008  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[14]    ; clk        ; 2.842  ; 2.950  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[15]    ; clk        ; 2.899  ; 3.008  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ; 1.217  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VS          ; clk        ; 2.780  ; 2.897  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ;        ; 1.193  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 5.609 ; 5.535 ; Rise       ; clk                                             ;
; sdram_dq[*]   ; clk        ; 2.410 ; 2.336 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; clk        ; 2.828 ; 2.754 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; clk        ; 2.828 ; 2.754 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; clk        ; 2.820 ; 2.746 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; clk        ; 2.820 ; 2.746 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; clk        ; 2.838 ; 2.764 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; clk        ; 2.838 ; 2.764 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; clk        ; 2.818 ; 2.744 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 3.081 ; 3.007 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 3.236 ; 3.162 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 3.236 ; 3.162 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 3.236 ; 3.162 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; clk        ; 2.838 ; 2.764 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; clk        ; 2.822 ; 2.748 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; clk        ; 2.822 ; 2.748 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; clk        ; 3.081 ; 3.007 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; clk        ; 2.410 ; 2.336 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 4.337 ; 4.263 ; Rise       ; clk                                             ;
; sdram_dq[*]   ; clk        ; 2.131 ; 2.057 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; clk        ; 2.533 ; 2.459 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; clk        ; 2.533 ; 2.459 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; clk        ; 2.525 ; 2.451 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; clk        ; 2.525 ; 2.451 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; clk        ; 2.542 ; 2.468 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; clk        ; 2.542 ; 2.468 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; clk        ; 2.524 ; 2.450 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 2.775 ; 2.701 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 2.925 ; 2.851 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 2.925 ; 2.851 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 2.925 ; 2.851 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; clk        ; 2.542 ; 2.468 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; clk        ; 2.527 ; 2.453 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; clk        ; 2.527 ; 2.453 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; clk        ; 2.775 ; 2.701 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; clk        ; 2.131 ; 2.057 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 5.495     ; 5.569     ; Rise       ; clk                                             ;
; sdram_dq[*]   ; clk        ; 2.434     ; 2.508     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; clk        ; 2.917     ; 2.991     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; clk        ; 2.917     ; 2.991     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; clk        ; 2.907     ; 2.981     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; clk        ; 2.907     ; 2.981     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; clk        ; 2.931     ; 3.005     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; clk        ; 2.931     ; 3.005     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; clk        ; 2.905     ; 2.979     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 3.190     ; 3.264     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 3.366     ; 3.440     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 3.366     ; 3.440     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 3.366     ; 3.440     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; clk        ; 2.931     ; 3.005     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; clk        ; 2.911     ; 2.985     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; clk        ; 2.911     ; 2.985     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; clk        ; 3.190     ; 3.264     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; clk        ; 2.434     ; 2.508     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 4.275     ; 4.349     ; Rise       ; clk                                             ;
; sdram_dq[*]   ; clk        ; 2.152     ; 2.226     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; clk        ; 2.615     ; 2.689     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; clk        ; 2.615     ; 2.689     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; clk        ; 2.606     ; 2.680     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; clk        ; 2.606     ; 2.680     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; clk        ; 2.629     ; 2.703     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; clk        ; 2.629     ; 2.703     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; clk        ; 2.604     ; 2.678     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 2.877     ; 2.951     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 3.046     ; 3.120     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 3.046     ; 3.120     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 3.046     ; 3.120     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; clk        ; 2.629     ; 2.703     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; clk        ; 2.609     ; 2.683     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; clk        ; 2.609     ; 2.683     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; clk        ; 2.877     ; 2.951     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; clk        ; 2.152     ; 2.226     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.106 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                             ; Synchronization Node                                                                                                                                                             ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 17.106                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 9.369        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 7.737        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 17.258                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 9.366        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 7.892        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 17.295                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 9.569        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 7.726        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 17.309                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.575        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 7.734        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 17.431                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 9.576        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 7.855        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 17.475                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 9.567        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 7.908        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 17.501                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 9.419        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 8.082        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 17.523                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 9.438        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 8.085        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 17.554                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 9.492        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 8.062        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 17.577                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 9.416        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 8.161        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 17.615                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 9.424        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 8.191        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 17.695                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 9.480        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 8.215        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 17.696                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 9.574        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 8.122        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 17.708                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 9.511        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 8.197        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 17.714                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 9.578        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 8.136        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 17.716                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 9.484        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 8.232        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 17.747                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 9.578        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 8.169        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 17.882                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 4                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 9.493        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 8.389        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 18.053                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 9.488        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 8.565        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                      ; 18.103                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                  ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 9.512        ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 8.591        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 59.700                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 30.613       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 29.087       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 59.741                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 30.752       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 28.989       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 59.795                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 30.820       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 28.975       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 59.810                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 30.753       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 29.057       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 59.865                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 30.820       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 29.045       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 60.027                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 30.763       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 29.264       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 60.077                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 30.826       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 29.251       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 60.121                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 30.760       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 29.361       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 60.537                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 30.685       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 29.852       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                     ; 60.587                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                        ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                 ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                 ;                        ; 31.250       ; 32.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 30.747       ;
;  Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_peq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 29.840       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+--------------------------------------------------+---------+-------+-----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+-------+-----------+---------+---------------------+
; Worst-case Slack                                 ; -5.358  ; 0.127 ; -5.670    ; 2.396   ; 4.668               ;
;  clk                                             ; 11.140  ; 0.201 ; N/A       ; N/A     ; 9.285               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 1.598   ; 0.127 ; 3.093     ; 2.396   ; 4.668               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -5.358  ; 0.164 ; -5.670    ; 2.396   ; 15.205              ;
; Design-wide TNS                                  ; -10.716 ; 0.0   ; -3556.116 ; 0.0     ; 0.0                 ;
;  clk                                             ; 0.000   ; 0.000 ; N/A       ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -10.716 ; 0.000 ; -3556.116 ; 0.000   ; 0.000               ;
+--------------------------------------------------+---------+-------+-----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; 5.278 ; 5.473 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; 2.865 ; 2.884 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; 6.776 ; 6.849 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; clk        ; 5.026 ; 5.299 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; 4.623 ; 4.913 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; 5.026 ; 5.299 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; 4.665 ; 4.963 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; 4.759 ; 5.086 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n       ; clk        ; 4.141 ; 4.453 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+
; cmos_sdat     ; clk        ; -1.340 ; -2.156 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; -0.581 ; -1.038 ; Rise       ; clk                                             ;
; reset_n       ; clk        ; -0.946 ; -1.412 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; clk        ; -1.897 ; -2.639 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; clk        ; -1.897 ; -2.639 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; clk        ; -2.068 ; -2.835 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; clk        ; -1.922 ; -2.668 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; clk        ; -1.961 ; -2.725 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; reset_n       ; clk        ; -1.774 ; -2.183 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; cmos_sclk       ; clk        ; 14.511 ; 14.166 ; Rise       ; clk                                             ;
; cmos_sdat       ; clk        ; 7.501  ; 7.802  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 3.100  ; 3.062  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 3.100  ; 3.062  ; Fall       ; clk                                             ;
; sdram_addr[*]   ; clk        ; 7.393  ; 6.834  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 7.393  ; 6.834  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 5.119  ; 4.904  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 5.065  ; 4.862  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 4.763  ; 4.585  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 5.477  ; 5.223  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 5.065  ; 4.881  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 5.434  ; 5.168  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 5.081  ; 4.878  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 5.150  ; 4.921  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 4.760  ; 4.574  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 4.819  ; 4.649  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 5.188  ; 4.986  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 5.680  ; 5.513  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 5.477  ; 5.227  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 5.680  ; 5.513  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 5.194  ; 5.052  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 5.183  ; 4.977  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 5.240  ; 5.034  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]     ; clk        ; 8.364  ; 7.913  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]    ; clk        ; 7.922  ; 7.508  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]    ; clk        ; 7.942  ; 7.514  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]    ; clk        ; 8.364  ; 7.913  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]    ; clk        ; 7.909  ; 7.460  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]    ; clk        ; 7.882  ; 7.410  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]    ; clk        ; 7.307  ; 6.939  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]    ; clk        ; 7.897  ; 7.463  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]    ; clk        ; 7.546  ; 7.389  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]    ; clk        ; 8.072  ; 7.655  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]    ; clk        ; 7.616  ; 7.496  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]   ; clk        ; 8.033  ; 7.777  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]   ; clk        ; 7.942  ; 7.756  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]   ; clk        ; 7.620  ; 7.425  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]   ; clk        ; 7.978  ; 7.502  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]   ; clk        ; 7.234  ; 7.042  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]   ; clk        ; 8.111  ; 7.790  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]    ; clk        ; 5.247  ; 5.121  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]   ; clk        ; 5.247  ; 5.121  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]   ; clk        ; 4.728  ; 4.531  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 5.376  ; 5.133  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 5.789  ; 5.686  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; 0.630  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; 0.450  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; TFT_DE          ; clk        ; 10.339 ; 10.119 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_HS          ; clk        ; 8.768  ; 8.517  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_RGB[*]      ; clk        ; 9.082  ; 8.516  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[0]     ; clk        ; 7.006  ; 6.775  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[1]     ; clk        ; 6.427  ; 6.236  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[2]     ; clk        ; 7.010  ; 6.778  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[3]     ; clk        ; 7.000  ; 6.768  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[4]     ; clk        ; 7.010  ; 6.778  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[5]     ; clk        ; 7.728  ; 7.330  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[6]     ; clk        ; 9.082  ; 8.516  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[7]     ; clk        ; 7.041  ; 6.787  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[8]     ; clk        ; 6.837  ; 6.620  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[9]     ; clk        ; 6.731  ; 6.527  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[10]    ; clk        ; 6.711  ; 6.507  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[11]    ; clk        ; 7.021  ; 6.767  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[12]    ; clk        ; 7.088  ; 6.853  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[13]    ; clk        ; 7.240  ; 6.989  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[14]    ; clk        ; 7.049  ; 6.819  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[15]    ; clk        ; 7.240  ; 6.989  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ; 3.089  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VS          ; clk        ; 8.852  ; 8.656  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ;        ; 2.953  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+
; cmos_sclk       ; clk        ; 3.475  ; 3.454  ; Rise       ; clk                                             ;
; cmos_sdat       ; clk        ; 3.522  ; 3.483  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 1.198  ; 1.763  ; Rise       ; clk                                             ;
; cmos_xclk       ; clk        ; 1.198  ; 1.763  ; Fall       ; clk                                             ;
; sdram_addr[*]   ; clk        ; 1.885  ; 1.892  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk        ; 3.580  ; 3.373  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk        ; 2.019  ; 2.045  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk        ; 2.008  ; 2.029  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk        ; 1.885  ; 1.893  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk        ; 2.145  ; 2.187  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk        ; 1.989  ; 2.017  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk        ; 2.141  ; 2.179  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk        ; 1.998  ; 2.013  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk        ; 2.037  ; 2.066  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk        ; 1.888  ; 1.892  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk        ; 1.895  ; 1.911  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk        ; 2.065  ; 2.093  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; clk        ; 2.155  ; 2.201  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; clk        ; 2.155  ; 2.201  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; clk        ; 2.270  ; 2.359  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk        ; 2.037  ; 2.079  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; clk        ; 2.061  ; 2.096  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; clk        ; 2.090  ; 2.132  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]     ; clk        ; 2.464  ; 2.513  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]    ; clk        ; 2.713  ; 2.781  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]    ; clk        ; 2.699  ; 2.767  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]    ; clk        ; 2.853  ; 2.906  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]    ; clk        ; 2.688  ; 2.754  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]    ; clk        ; 2.517  ; 2.561  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]    ; clk        ; 2.727  ; 2.787  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]    ; clk        ; 2.464  ; 2.513  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]    ; clk        ; 2.478  ; 2.515  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]    ; clk        ; 2.557  ; 2.615  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]    ; clk        ; 2.519  ; 2.563  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]   ; clk        ; 2.780  ; 2.861  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]   ; clk        ; 2.825  ; 2.908  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]   ; clk        ; 2.828  ; 2.904  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]   ; clk        ; 2.884  ; 2.981  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]   ; clk        ; 2.513  ; 2.560  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]   ; clk        ; 2.839  ; 2.903  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]    ; clk        ; 1.851  ; 1.858  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]   ; clk        ; 2.072  ; 2.127  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]   ; clk        ; 1.851  ; 1.858  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk        ; 2.119  ; 2.160  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk        ; 2.366  ; 2.489  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk        ; -1.285 ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ;        ; -1.296 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; TFT_DE          ; clk        ; 2.742  ; 2.735  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_HS          ; clk        ; 2.398  ; 2.459  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_RGB[*]      ; clk        ; 2.544  ; 2.653  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[0]     ; clk        ; 2.808  ; 2.917  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[1]     ; clk        ; 2.544  ; 2.653  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[2]     ; clk        ; 2.805  ; 2.911  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[3]     ; clk        ; 2.795  ; 2.901  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[4]     ; clk        ; 2.805  ; 2.911  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[5]     ; clk        ; 3.085  ; 3.188  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[6]     ; clk        ; 4.252  ; 4.161  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[7]     ; clk        ; 2.783  ; 2.911  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[8]     ; clk        ; 2.718  ; 2.848  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[9]     ; clk        ; 2.665  ; 2.785  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[10]    ; clk        ; 2.645  ; 2.765  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[11]    ; clk        ; 2.763  ; 2.891  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[12]    ; clk        ; 2.827  ; 2.957  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[13]    ; clk        ; 2.899  ; 3.008  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[14]    ; clk        ; 2.842  ; 2.950  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
;  TFT_RGB[15]    ; clk        ; 2.899  ; 3.008  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ; 1.217  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VS          ; clk        ; 2.780  ; 2.897  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; TFT_VCLK        ; clk        ;        ; 1.193  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cmos_sclk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_xclk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_rst_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_pwdn      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_VCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_HS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_VS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_DE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_RGB[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TFT_BL         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_sdat      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cmos_sdat               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset_n                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_pclk               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_href               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_data[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cmos_vsync              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_sclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; cmos_xclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; cmos_rst_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; cmos_pwdn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TFT_VCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_HS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_VS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_DE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TFT_RGB[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_RGB[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TFT_BL         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; cmos_sdat      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_sclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; cmos_rst_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TFT_VCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_HS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_VS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_DE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; TFT_RGB[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_RGB[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TFT_BL         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; cmos_sdat      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_sclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; cmos_xclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; cmos_rst_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; cmos_pwdn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TFT_VCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_HS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_VS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_DE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; TFT_RGB[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TFT_RGB[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_RGB[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TFT_BL         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; cmos_sdat      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; clk                                             ; clk                                             ; 2717         ; 0        ; 0        ; 0        ;
; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 91           ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 9776         ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10           ; 0        ; 0        ; 0        ;
; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2            ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 10           ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; clk                                             ; clk                                             ; 2717         ; 0        ; 0        ; 0        ;
; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; 91           ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 9776         ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10           ; 0        ; 0        ; 0        ;
; clk                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2            ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 10           ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                       ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; clk        ; pll|altpll_component|auto_generated|pll1|clk[0] ; 151      ; 0        ; 0        ; 0        ;
; clk        ; pll|altpll_component|auto_generated|pll1|clk[2] ; 661      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
; clk        ; pll|altpll_component|auto_generated|pll1|clk[0] ; 151      ; 0        ; 0        ; 0        ;
; clk        ; pll|altpll_component|auto_generated|pll1|clk[2] ; 661      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 1245  ; 1245 ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 166   ; 166  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Wed Oct 24 20:52:00 2018
Info: Command: quartus_sta OV5640_SDRAM -c OV5640_SDRAM
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_peq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'OV5640_SDRAM.sdc'
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(41): altera_reserved_tck could not be matched with a port
Warning (332049): Ignored create_clock at OV5640_SDRAM.sdc(41): Argument <targets> is an empty collection
    Info (332050): create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(64): altera_reserved_tck could not be matched with a clock
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(64): Argument -rise_from with value [get_clocks {altera_reserved_tck}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(64): Argument -rise_to with value [get_clocks {altera_reserved_tck}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(65): Argument -rise_from with value [get_clocks {altera_reserved_tck}] contains zero elements
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(65): Argument -fall_to with value [get_clocks {altera_reserved_tck}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(66): Argument -fall_from with value [get_clocks {altera_reserved_tck}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(66): Argument -rise_to with value [get_clocks {altera_reserved_tck}] contains zero elements
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(67): Argument -fall_from with value [get_clocks {altera_reserved_tck}] contains zero elements
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.020  
Warning (332049): Ignored set_clock_uncertainty at OV5640_SDRAM.sdc(67): Argument -fall_to with value [get_clocks {altera_reserved_tck}] contains zero elements
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(129): *altera_std_synchronizer:*|din_s1 could not be matched with a keeper
Warning (332049): Ignored set_false_path at OV5640_SDRAM.sdc(129): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(130): *ws_dgrp|dffpipe_se9:dffpipe9|dffe10a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at OV5640_SDRAM.sdc(130): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_se9:dffpipe9|dffe10a*}]
Warning (332174): Ignored filter at OV5640_SDRAM.sdc(131): *rs_dgwp|dffpipe_re9:dffpipe6|dffe7a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at OV5640_SDRAM.sdc(131): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_re9:dffpipe6|dffe7a*}]
Warning (332060): Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: pll|altpll_component|auto_generated|pll1|clk[2] was found on node: pll|altpll_component|auto_generated|pll1|clk[2] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25)
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.358       -10.716 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.598         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.140         0.000 clk 
Info (332146): Worst-case hold slack is 0.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.380         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.485         0.000 clk 
Info (332146): Worst-case recovery slack is -5.670
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.670     -3556.116 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     3.093         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.948
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.948         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.954         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.701
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.701         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.516         0.000 clk 
    Info (332119):    15.205         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.280 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: pll|altpll_component|auto_generated|pll1|clk[2] was found on node: pll|altpll_component|auto_generated|pll1|clk[2] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25)
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.791
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.791        -9.582 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.258         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.521         0.000 clk 
Info (332146): Worst-case hold slack is 0.363
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.363         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.430         0.000 clk 
Info (332146): Worst-case recovery slack is -4.937
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.937     -3090.483 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     3.825         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.362
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.362         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.374         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.668
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.668         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.419         0.000 clk 
    Info (332119):    15.232         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.726 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: pll|altpll_component|auto_generated|pll1|clk[2] was found on node: pll|altpll_component|auto_generated|pll1|clk[2] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 3, found: 16), -divide_by (expected: 5, found: 25)
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.952
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.952        -3.904 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.051         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.156         0.000 clk 
Info (332146): Worst-case hold slack is 0.127
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.127         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.164         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.201         0.000 clk 
Info (332146): Worst-case recovery slack is -2.067
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.067     -1292.111 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.688         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.396
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.396         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.396         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.734
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.734         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.285         0.000 clk 
    Info (332119):    15.359         0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.106 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 510 megabytes
    Info: Processing ended: Wed Oct 24 20:52:04 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


