#ifndef ACPM_FRAMEWORK

struct pmucal_seq aud_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_DSIF", 0x18c00000, 0x1008, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_PCMC", 0x18c00000, 0x1010, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_SCLK", 0x18c00000, 0x1014, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_SERIAL_LIF", 0x18c00000, 0x1018, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_SERIAL_LIF_CORE", 0x18c00000, 0x101c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF0", 0x18c00000, 0x1020, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF1", 0x18c00000, 0x1024, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF2", 0x18c00000, 0x1028, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF3", 0x18c00000, 0x102c, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF4", 0x18c00000, 0x1030, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF5", 0x18c00000, 0x1034, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF6", 0x18c00000, 0x1038, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLKAUD_HSI0_NOC", 0x18c00000, 0x1800, (0x1f << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_ACP", 0x18c00000, 0x1814, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_MCLK", 0x18c00000, 0x1804, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_CNT", 0x18c00000, 0x180c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_DSIF", 0x18c00000, 0x181c, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_PCMC", 0x18c00000, 0x182c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_SERIAL_LIF", 0x18c00000, 0x1830, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_SERIAL_LIF_CORE", 0x18c00000, 0x1834, (0x1f << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF0", 0x18c00000, 0x1838, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF1", 0x18c00000, 0x183c, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF2", 0x18c00000, 0x1840, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF3", 0x18c00000, 0x1844, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF4", 0x18c00000, 0x1848, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF5", 0x18c00000, 0x184c, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF6", 0x18c00000, 0x1850, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK", 0x18c00000, 0x1810, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_NOC", 0x18c00000, 0x100c, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON3_PLL_AUD", 0x18c00000, 0x010c, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_CPU", 0x18c00000, 0x1004, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG", 0x18c00000, 0x1818, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_NOCP", 0x18c00000, 0x1828, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AUD_AUDIF", 0x18c00000, 0x1808, (0x1f << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON1_PLL_AUD", 0x18c00000, 0x0104, (0xffffffff << 0), (0x18000001 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_HCHGEN_CLKMUX", 0x18c00000, 0x0850, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON2_PLL_AUD", 0x18c00000, 0x0108, (0xffffffff << 0), (0x8000000f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AUD_NOC_USER", 0x18c00000, 0x0630, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AUD_CPU_USER", 0x18c00000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AUD_AUDIF0_USER", 0x18c00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AUD_AUDIF1_USER", 0x18c00000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLK_AUD_RCO_USER", 0x18c00000, 0x0660, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CP_PCMC_CLK_USER", 0x18c00000, 0x0670, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKVTS_AUD_DMIC0_USER", 0x18c00000, 0x0640, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CMU_AUD_CONTROLLER_OPTION", 0x18c00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_HCHGEN_CLKMUX", 0x18c00000, 0x0850, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x18c10000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CONFIGURATION", 0x15860000, 0x1840, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AUD_STATUS", 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_OUT", 0x15860000, 0x1860, (0x1 << 6), (0x1 << 6), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_LOCKTIME_PLL_AUD", 0x18c00000, 0x0000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_AUD", 0x18c00000, 0x0108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_AUD", 0x18c00000, 0x0110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON5_PLL_AUD", 0x18c00000, 0x0114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON6_PLL_AUD", 0x18c00000, 0x0118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON7_PLL_AUD", 0x18c00000, 0x011c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON8_PLL_AUD", 0x18c00000, 0x0120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKAUD_HSI0_NOC", 0x18c00000, 0x1800, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_MCLK", 0x18c00000, 0x1804, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_AUDIF", 0x18c00000, 0x1808, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CNT", 0x18c00000, 0x180c, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK", 0x18c00000, 0x1810, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_ACP", 0x18c00000, 0x1814, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG", 0x18c00000, 0x1818, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_DSIF", 0x18c00000, 0x181c, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_ECU", 0x18c00000, 0x1820, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_NOC", 0x18c00000, 0x1824, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_NOCP", 0x18c00000, 0x1828, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_PCMC", 0x18c00000, 0x182c, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_SERIAL_LIF", 0x18c00000, 0x1830, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_SERIAL_LIF_CORE", 0x18c00000, 0x1834, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF0", 0x18c00000, 0x1838, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF1", 0x18c00000, 0x183c, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF2", 0x18c00000, 0x1840, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF3", 0x18c00000, 0x1844, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF4", 0x18c00000, 0x1848, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF5", 0x18c00000, 0x184c, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AUD_UAIF6", 0x18c00000, 0x1850, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_AUDIF", 0x18c00000, 0x1000, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_CPU", 0x18c00000, 0x1004, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_DSIF", 0x18c00000, 0x1008, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_NOC", 0x18c00000, 0x100c, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_PCMC", 0x18c00000, 0x1010, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_SCLK", 0x18c00000, 0x1014, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_SERIAL_LIF", 0x18c00000, 0x1018, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_SERIAL_LIF_CORE", 0x18c00000, 0x101c, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF0", 0x18c00000, 0x1020, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF1", 0x18c00000, 0x1024, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF2", 0x18c00000, 0x1028, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF3", 0x18c00000, 0x102c, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF4", 0x18c00000, 0x1030, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF5", 0x18c00000, 0x1034, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF6", 0x18c00000, 0x1038, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU", 0x18c00000, 0x103c, 0xffffffff, 0, 0x15860000, 0x1844, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_AUDIF0_USER", 0x18c00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_AUDIF1_USER", 0x18c00000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_CPU_USER", 0x18c00000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_NOC_USER", 0x18c00000, 0x0630, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKVTS_AUD_DMIC0_USER", 0x18c00000, 0x0640, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLK_AUD_RCO_USER", 0x18c00000, 0x0660, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CP_PCMC_CLK_USER", 0x18c00000, 0x0670, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_AUD", 0x18c00000, 0x010c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "PLL_CON3_PLL_AUD", 0x18c00000, 0x010c, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON3_PLL_AUD", 0x18c00000, 0x010c, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_AUD", 0x18c00000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_AUD", 0x18c00000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "AUD_HCHGEN_CLKMUX", 0x18c00000, 0x0850, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_CPU", 0x18c00000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_AUD_QCH", 0x18c00000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_AUD0_QCH_DMIC", 0x18c00000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_AUD1_QCH_DMIC", 0x18c00000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_AUD2_QCH_DMIC", 0x18c00000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_ACLK", 0x18c00000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_ACLK_ACP", 0x18c00000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_ACLK_ASB", 0x18c00000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK0", 0x18c00000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK1", 0x18c00000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK2", 0x18c00000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK3", 0x18c00000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK4", 0x18c00000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK5", 0x18c00000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK6", 0x18c00000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK_DSIF", 0x18c00000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_C2A0", 0x18c00000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_C2A1", 0x18c00000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CCLK_ACP", 0x18c00000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CCLK_ASB", 0x18c00000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CNT", 0x18c00000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CPU0", 0x18c00000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CPU1", 0x18c00000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CPU2", 0x18c00000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_L2", 0x18c00000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_NEON0", 0x18c00000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_NEON1", 0x18c00000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_NEON2", 0x18c00000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_PCMC_CLK", 0x18c00000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_XCLK0", 0x18c00000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_AUD_CMU_AUD_QCH", 0x18c00000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BAAW_D_AUDCHUBVTS_QCH", 0x18c00000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMAILBOX_AUD_QCH_ACLK", 0x18c00000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMAILBOX_AUD_QCH_CCLK", 0x18c00000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMAILBOX_AUD_QCH_PCLK", 0x18c00000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_AUD0_QCH_PCLK", 0x18c00000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_AUD1_QCH_PCLK", 0x18c00000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_AUD2_QCH_PCLK", 0x18c00000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_AUD_QCH", 0x18c00000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_AUD_QCH", 0x18c00000, 0x30e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D_AUD_QCH", 0x18c00000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_P_PERI_ASB_INT_QCH", 0x18c00000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_P_PERI_ASB_INT_QCH", 0x18c00000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AUD0_QCH", 0x18c00000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AUD1_QCH", 0x18c00000, 0x30f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AUD2_QCH", 0x18c00000, 0x30f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AUD3_QCH", 0x18c00000, 0x30fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_AUD_QCH", 0x18c00000, 0x3100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH", 0x18c00000, 0x3104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH", 0x18c00000, 0x3108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH", 0x18c00000, 0x310c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH", 0x18c00000, 0x3110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_QCH_ACLK", 0x18c00000, 0x3114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_QCH_BCLK", 0x18c00000, 0x3118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_QCH_CCLK", 0x18c00000, 0x311c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_QCH_PCLK", 0x18c00000, 0x3120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_AUD_QCH", 0x18c00000, 0x3124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_D_HSI0AUD_QCH", 0x18c00000, 0x3128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_AUD_QCH", 0x18c00000, 0x312c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_D_AUDHSI0_QCH", 0x18c00000, 0x3130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_AUDCHUBVTS_QCH", 0x18c00000, 0x3134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_AUD_S0_PMMU0_QCH_S0", 0x18c00000, 0x3138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SMMU_AUD_S0_QCH_S0", 0x18c00000, 0x313c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_AUD_QCH", 0x18c00000, 0x3140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_AUD_QCH", 0x18c00000, 0x3144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_AUD_QCH", 0x18c00000, 0x3148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_AUD_QCH", 0x18c00000, 0x314c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_ABOX_QCH_CPU", 0x18c00000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DFTMUX_AUD_QCH", 0x18c00000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DMIC_AUD0_QCH_DMIC", 0x18c00000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DMIC_AUD1_QCH_DMIC", 0x18c00000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DMIC_AUD2_QCH_DMIC", 0x18c00000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_ACLK", 0x18c00000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_ACLK_ACP", 0x18c00000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_ACLK_ASB", 0x18c00000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_BCLK0", 0x18c00000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_BCLK1", 0x18c00000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_BCLK2", 0x18c00000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_BCLK3", 0x18c00000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_BCLK4", 0x18c00000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_BCLK5", 0x18c00000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_BCLK6", 0x18c00000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_BCLK_DSIF", 0x18c00000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_C2A0", 0x18c00000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_C2A1", 0x18c00000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_CCLK_ACP", 0x18c00000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_CCLK_ASB", 0x18c00000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_CNT", 0x18c00000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_CPU0", 0x18c00000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_CPU1", 0x18c00000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_CPU2", 0x18c00000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_L2", 0x18c00000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_NEON0", 0x18c00000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_NEON1", 0x18c00000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_NEON2", 0x18c00000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_PCMC_CLK", 0x18c00000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ABOX_QCH_XCLK0", 0x18c00000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_AUD_CMU_AUD_QCH", 0x18c00000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BAAW_D_AUDCHUBVTS_QCH", 0x18c00000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DMAILBOX_AUD_QCH_ACLK", 0x18c00000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DMAILBOX_AUD_QCH_CCLK", 0x18c00000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DMAILBOX_AUD_QCH_PCLK", 0x18c00000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DMIC_AUD0_QCH_PCLK", 0x18c00000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DMIC_AUD1_QCH_PCLK", 0x18c00000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DMIC_AUD2_QCH_PCLK", 0x18c00000, 0x70d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_AUD_QCH", 0x18c00000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ECU_AUD_QCH", 0x18c00000, 0x70e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ACEL_SI_D_AUD_QCH", 0x18c00000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_P_PERI_ASB_INT_QCH", 0x18c00000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_P_PERI_ASB_INT_QCH", 0x18c00000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_AUD0_QCH", 0x18c00000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_AUD1_QCH", 0x18c00000, 0x70f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_AUD2_QCH", 0x18c00000, 0x70f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_AUD3_QCH", 0x18c00000, 0x70fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_AUD_QCH", 0x18c00000, 0x7100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH", 0x18c00000, 0x7104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH", 0x18c00000, 0x7108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH", 0x18c00000, 0x710c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH", 0x18c00000, 0x7110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SERIAL_LIF_QCH_ACLK", 0x18c00000, 0x7114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SERIAL_LIF_QCH_BCLK", 0x18c00000, 0x7118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SERIAL_LIF_QCH_CCLK", 0x18c00000, 0x711c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SERIAL_LIF_QCH_PCLK", 0x18c00000, 0x7120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_AUD_QCH", 0x18c00000, 0x7124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_D_HSI0AUD_QCH", 0x18c00000, 0x7128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_AUD_QCH", 0x18c00000, 0x712c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_D_AUDHSI0_QCH", 0x18c00000, 0x7130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_AUDCHUBVTS_QCH", 0x18c00000, 0x7134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SMMU_AUD_S0_PMMU0_QCH_S0", 0x18c00000, 0x7138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SMMU_AUD_S0_QCH_S0", 0x18c00000, 0x713c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_AUD_QCH", 0x18c00000, 0x7140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_TREX_AUD_QCH", 0x18c00000, 0x7144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_AUD_QCH", 0x18c00000, 0x7148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_WDT_AUD_QCH", 0x18c00000, 0x714c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_ABOX_0", 0x18c00000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_ABOX_1", 0x18c00000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_ABOX_15", 0x18c00000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_DMIC_AUD0_18", 0x18c00000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_DMIC_AUD1_19", 0x18c00000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_DMIC_AUD2_20", 0x18c00000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_SMMU_AUD_S0_12", 0x18c00000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_TREX_AUD_14", 0x18c00000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "AUD_CMU_AUD_CONTROLLER_OPTION", 0x18c00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x18c10000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "AUD_STATUS", 0x15860000, 0x1844, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_AUD_UAIF6", 0x18c00000, 0x1038, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CMU_AUD_CONTROLLER_OPTION", 0x18c00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_AUD", 0x18c00000, 0x0100, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CONFIGURATION", 0x15860000, 0x1840, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AUD_STATUS", 0x15860000, 0x1844, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq brp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_BRP_NOCP", 0x17400000, 0x1808, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_BRP_NOC_USER", 0x17400000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BRP_CMU_BRP_CONTROLLER_OPTION", 0x17400000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x17420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq brp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BRP_CONFIGURATION", 0x15860000, 0x1880, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BRP_STATUS", 0x15860000, 0x1884, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq brp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_BRP_NOCP", 0x17400000, 0x1808, 0xffffffff, 0, 0x15860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_BRP_NOC_USER", 0x17400000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BRP_CMU_BRP_QCH", 0x17400000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BYRP_QCH", 0x17400000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BYRP_QCH_VOTF0", 0x17400000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BYRP_QCH_VOTF1", 0x17400000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_BRP_QCH", 0x17400000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_CSISBRP_QCH", 0x17400000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_BRPRGBP_QCH", 0x17400000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_BRPRGBP_QCH", 0x17400000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_BRP_QCH", 0x17400000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D_BRP_QCH", 0x17400000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_BRP_QCH", 0x17400000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_BRP_QCH", 0x17400000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_BRP_S0_PMMU0_QCH_S0", 0x17400000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_BRP_S0_QCH_S0", 0x17400000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_BRP_QCH", 0x17400000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_BYRP_QCH", 0x17400000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BRP_CMU_BRP_QCH", 0x17400000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BYRP_QCH", 0x17400000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BYRP_QCH_VOTF0", 0x17400000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BYRP_QCH_VOTF1", 0x17400000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_BRP_QCH", 0x17400000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF_CSISBRP_QCH", 0x17400000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF_BRPRGBP_QCH", 0x17400000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_BRPRGBP_QCH", 0x17400000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_BRP_QCH", 0x17400000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D_BRP_QCH", 0x17400000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_BRP_QCH", 0x17400000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_BRP_QCH", 0x17400000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_BRP_S0_PMMU0_QCH_S0", 0x17400000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_BRP_S0_QCH_S0", 0x17400000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_BRP_QCH", 0x17400000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_BYRP_QCH", 0x17400000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BRP_CMU_BRP_CONTROLLER_OPTION", 0x17400000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x17420000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq brp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "BRP_STATUS", 0x15860000, 0x1884, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq brp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BRP_CMU_BRP_CONTROLLER_OPTION", 0x17400000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BRP_CONFIGURATION", 0x15860000, 0x1880, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BRP_STATUS", 0x15860000, 0x1884, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl1c_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1a620000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_1", 0x1a620000, 0x010c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_2", 0x1a620000, 0x0110, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_NOCL1C_NOCP", 0x1a600000, 0x1804, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_NOCL1C_NOC_USER", 0x1a600000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NOCL1C_CMU_NOCL1C_CONTROLLER_OPTION", 0x1a600000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NOCL1C_HCHGEN_CLKMUX_CMUREF", 0x1a600000, 0x0840, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl1c_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NOCL1C_CONFIGURATION", 0x15860000, 0x1940, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "NOCL1C_STATUS", 0x15860000, 0x1944, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl1c_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_NOCL1C_ECU", 0x1a600000, 0x1800, 0xffffffff, 0, 0x15860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_NOCL1C_NOCP", 0x1a600000, 0x1804, 0xffffffff, 0, 0x15860000, 0x1944, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_NOCL1C_NOC_USER", 0x1a600000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_NOCL1C_QCH", 0x1a600000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_NOCL1C_QCH", 0x1a600000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_MI_D0_MCFP_QCH", 0x1a600000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_MI_D3_MCFP_QCH", 0x1a600000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_MI_D4_MCFP_QCH", 0x1a600000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_MI_D_ICPU_QCH", 0x1a600000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_G_DEBUG_MUX_NOCL1C_INT_QCH", 0x1a600000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_G_DEBUG_MUX_NOCL1C_INT_QCH", 0x1a600000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_G_NOCL1C_QCH", 0x1a600000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D0_CSIS_QCH", 0x1a600000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D0_RGBP_QCH", 0x1a600000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D0_YUVP_QCH", 0x1a600000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D1_CSIS_QCH", 0x1a600000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D1_MCFP_QCH", 0x1a600000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D1_RGBP_QCH", 0x1a600000, 0x30e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D1_YUVP_QCH", 0x1a600000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D2_CSIS_QCH", 0x1a600000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D2_MCFP_QCH", 0x1a600000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_BRP_QCH", 0x1a600000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_CSTAT_QCH", 0x1a600000, 0x30f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1C_QCH", 0x1a600000, 0x30f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D0_NOCL1C_NOCL0_QCH", 0x1a600000, 0x30fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D1_NOCL1C_NOCL0_QCH", 0x1a600000, 0x3100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_NOCL1C_CMU_NOCL1C_QCH", 0x1a600000, 0x3104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_DP_NOCL1C_QCH", 0x1a600000, 0x3108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_S0_NOCL1C_QCH", 0x1a600000, 0x310c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_S1_NOCL1C_QCH", 0x1a600000, 0x3110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_2X1_P0_NOCL1C_QCH", 0x1a600000, 0x3114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_2X1_P1_NOCL1C_QCH", 0x1a600000, 0x3118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_8X1_P0_NOCL1C_QCH", 0x1a600000, 0x311c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_G_PPMU_BRP_QCH", 0x1a600000, 0x3120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_G_PPMU_CSIS_QCH", 0x1a600000, 0x3124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_G_PPMU_CSTAT_QCH", 0x1a600000, 0x3128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_G_PPMU_ICPU_QCH", 0x1a600000, 0x312c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_G_PPMU_MCFP_QCH", 0x1a600000, 0x3130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_G_PPMU_RGBP_QCH", 0x1a600000, 0x3134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_G_PPMU_YUVP_QCH", 0x1a600000, 0x3138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_NOCL1C_QCH", 0x1a600000, 0x313c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_BRP_QCH", 0x1a600000, 0x3140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_CSIS_QCH", 0x1a600000, 0x3144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_CSTAT_QCH", 0x1a600000, 0x3148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_ICPU_QCH", 0x1a600000, 0x314c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_MCFP_QCH", 0x1a600000, 0x3150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_MCSC_QCH", 0x1a600000, 0x3154, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_RGBP_QCH", 0x1a600000, 0x3158, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_YUVP_QCH", 0x1a600000, 0x315c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_NOCL1C_QCH", 0x1a600000, 0x3160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_D_NOCL1C_QCH", 0x1a600000, 0x3164, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_P_NOCL1C_QCH", 0x1a600000, 0x3168, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_CMU_NOCL1C_CMUREF_QCH", 0x1a600000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_NOCL1C_QCH", 0x1a600000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ECU_NOCL1C_QCH", 0x1a600000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ACEL_MI_D0_MCFP_QCH", 0x1a600000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ACEL_MI_D3_MCFP_QCH", 0x1a600000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ACEL_MI_D4_MCFP_QCH", 0x1a600000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ACEL_MI_D_ICPU_QCH", 0x1a600000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_G_DEBUG_MUX_NOCL1C_INT_QCH", 0x1a600000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_G_DEBUG_MUX_NOCL1C_INT_QCH", 0x1a600000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_G_NOCL1C_QCH", 0x1a600000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D0_CSIS_QCH", 0x1a600000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D0_RGBP_QCH", 0x1a600000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D0_YUVP_QCH", 0x1a600000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D1_CSIS_QCH", 0x1a600000, 0x70d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D1_MCFP_QCH", 0x1a600000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D1_RGBP_QCH", 0x1a600000, 0x70e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D1_YUVP_QCH", 0x1a600000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D2_CSIS_QCH", 0x1a600000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D2_MCFP_QCH", 0x1a600000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_BRP_QCH", 0x1a600000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_CSTAT_QCH", 0x1a600000, 0x70f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1C_QCH", 0x1a600000, 0x70f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_TAXI_SI_D0_NOCL1C_NOCL0_QCH", 0x1a600000, 0x70fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_TAXI_SI_D1_NOCL1C_NOCL0_QCH", 0x1a600000, 0x7100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_NOCL1C_CMU_NOCL1C_QCH", 0x1a600000, 0x7104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_DP_NOCL1C_QCH", 0x1a600000, 0x7108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_S0_NOCL1C_QCH", 0x1a600000, 0x710c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_S1_NOCL1C_QCH", 0x1a600000, 0x7110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SIU_2X1_P0_NOCL1C_QCH", 0x1a600000, 0x7114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SIU_2X1_P1_NOCL1C_QCH", 0x1a600000, 0x7118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SIU_8X1_P0_NOCL1C_QCH", 0x1a600000, 0x711c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_MI_G_PPMU_BRP_QCH", 0x1a600000, 0x7120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_MI_G_PPMU_CSIS_QCH", 0x1a600000, 0x7124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_MI_G_PPMU_CSTAT_QCH", 0x1a600000, 0x7128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_MI_G_PPMU_ICPU_QCH", 0x1a600000, 0x712c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_MI_G_PPMU_MCFP_QCH", 0x1a600000, 0x7130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_MI_G_PPMU_RGBP_QCH", 0x1a600000, 0x7134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_MI_G_PPMU_YUVP_QCH", 0x1a600000, 0x7138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_NOCL1C_QCH", 0x1a600000, 0x713c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_BRP_QCH", 0x1a600000, 0x7140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_CSIS_QCH", 0x1a600000, 0x7144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_CSTAT_QCH", 0x1a600000, 0x7148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_ICPU_QCH", 0x1a600000, 0x714c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_MCFP_QCH", 0x1a600000, 0x7150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_MCSC_QCH", 0x1a600000, 0x7154, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_RGBP_QCH", 0x1a600000, 0x7158, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_YUVP_QCH", 0x1a600000, 0x715c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_NOCL1C_QCH", 0x1a600000, 0x7160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_TREX_D_NOCL1C_QCH", 0x1a600000, 0x7164, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_TREX_P_NOCL1C_QCH", 0x1a600000, 0x7168, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "NOCL1C_HCHGEN_CLKMUX_CMUREF", 0x1a600000, 0x0840, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "NOCL1C_CMU_NOCL1C_CONTROLLER_OPTION", 0x1a600000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1a620000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_1", 0x1a620000, 0x010c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_2", 0x1a620000, 0x0110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl1c_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "NOCL1C_STATUS", 0x15860000, 0x1944, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq nocl1c_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NOCL1C_CMU_NOCL1C_CONTROLLER_OPTION", 0x1a600000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_GAT_CLK_BLK_NOCL1C_UID_TREX_P_NOCL1C_IPCLKPORT_ACLK_NOCL1C", 0x1a600000, 0x20ec, (0x3 << 20), (0x3 << 20), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_GAT_CLK_BLK_NOCL1C_UID_TREX_P_NOCL1C_IPCLKPORT_PCLK", 0x1a600000, 0x20f0, (0x3 << 20), (0x3 << 20), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_GAT_CLK_BLK_NOCL1C_UID_TREX_P_NOCL1C_IPCLKPORT_PCLK_NOCL1C", 0x1a600000, 0x20f4, (0x3 << 20), (0x3 << 20), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_TREX_P_NOCL1C_QCH", 0x1a600000, 0x3168, (0x7 << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NOCL1C_CONFIGURATION", 0x15860000, 0x1940, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "NOCL1C_STATUS", 0x15860000, 0x1944, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq chub_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CHUB_TIMER", 0x14800000, 0x1000, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_CHUB_NOC", 0x14800000, 0x1008, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_CHUB_I2C", 0x14800000, 0x1004, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_CHUB_SPI_I2C0", 0x14800000, 0x100c, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_CHUB_SPI_I2C1", 0x14800000, 0x1010, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_CHUB_SPI_MS_CTRL", 0x14800000, 0x1014, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_CHUB_USI0", 0x14800000, 0x1018, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_CHUB_USI1", 0x14800000, 0x101c, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_CHUB_USI2", 0x14800000, 0x1020, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_CHUB_USI3", 0x14800000, 0x1024, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_CHUB_I2C", 0x14800000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_CHUB_NOC", 0x14800000, 0x1804, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_CHUB_SPI_I2C0", 0x14800000, 0x1810, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_CHUB_SPI_I2C1", 0x14800000, 0x1814, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_CHUB_SPI_MS_CTRL", 0x14800000, 0x1818, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_CHUB_USI0", 0x14800000, 0x181c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_CHUB_USI1", 0x14800000, 0x1820, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_CHUB_USI2", 0x14800000, 0x1824, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_CHUB_USI3", 0x14800000, 0x1828, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_CHUB_SERIAL_LIF_US_PROX", 0x14800000, 0x1808, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE", 0x14800000, 0x180c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_CHUB_NOC_USER", 0x14800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_CHUB_PERI_USER", 0x14800000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_CHUB_RCO_USER", 0x14800000, 0x0620, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CHUB_CMU_CHUB_CONTROLLER_OPTION", 0x14800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x149e0000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq chub_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CHUB_CONFIGURATION", 0x15860000, 0x1980, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CHUB_STATUS", 0x15860000, 0x1984, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq chub_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_I2C", 0x14800000, 0x1800, 0xffffffff, 0, 0x15860000, 0x1984, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_NOC", 0x14800000, 0x1804, 0xffffffff, 0, 0x15860000, 0x1984, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_SERIAL_LIF_US_PROX", 0x14800000, 0x1808, 0xffffffff, 0, 0x15860000, 0x1984, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE", 0x14800000, 0x180c, 0xffffffff, 0, 0x15860000, 0x1984, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_SPI_I2C0", 0x14800000, 0x1810, 0xffffffff, 0, 0x15860000, 0x1984, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_SPI_I2C1", 0x14800000, 0x1814, 0xffffffff, 0, 0x15860000, 0x1984, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_SPI_MS_CTRL", 0x14800000, 0x1818, 0xffffffff, 0, 0x15860000, 0x1984, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_USI0", 0x14800000, 0x181c, 0xffffffff, 0, 0x15860000, 0x1984, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_USI1", 0x14800000, 0x1820, 0xffffffff, 0, 0x15860000, 0x1984, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_USI2", 0x14800000, 0x1824, 0xffffffff, 0, 0x15860000, 0x1984, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUB_USI3", 0x14800000, 0x1828, 0xffffffff, 0, 0x15860000, 0x1984, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_CHUB_NOC_USER", 0x14800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_CHUB_PERI_USER", 0x14800000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_CHUB_RCO_USER", 0x14800000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH", 0x14800000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_GPIO_CHUB_QCH", 0x14800000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CHUB_CMU_CHUB_QCH", 0x14800000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CM4_CHUB_QCH_CPU", 0x14800000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_CHUB_QCH", 0x14800000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I3C_CHUB_QCH_P", 0x14800000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I3C_CHUB_QCH_S", 0x14800000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_P_VC2CHUB_INT_QCH", 0x14800000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_CHUB2VC_INT_QCH", 0x14800000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_CHUB_ABOX_QCH", 0x14800000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_CHUB_DNC_QCH", 0x14800000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PWM_CHUB_QCH", 0x14800000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK", 0x14800000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK", 0x14800000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK", 0x14800000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK", 0x14800000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPI_I2C_CHUB0_QCH", 0x14800000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPI_I2C_CHUB1_QCH", 0x14800000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH", 0x14800000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CHUB_QCH", 0x14800000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH", 0x14800000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH", 0x14800000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TIMER_CHUB_QCH", 0x14800000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CHUB0_QCH", 0x14800000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CHUB1_QCH", 0x14800000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CHUB2_QCH", 0x14800000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USI_CHUB3_QCH", 0x14800000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_CHUB_QCH", 0x14800000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CHUB_CMU_CHUB_CONTROLLER_OPTION", 0x14800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x149e0000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq chub_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "CHUB_STATUS", 0x15860000, 0x1984, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq chub_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CHUB_CMU_CHUB_CONTROLLER_OPTION", 0x14800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CHUB_CONFIGURATION", 0x15860000, 0x1980, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CHUB_STATUS", 0x15860000, 0x1984, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aoccsis_cmu_init[] = {
};

struct pmucal_seq aoccsis_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MIPI_DCPHY_M0S4S4S4S4S2_CONFIGURATION", 0x15860000, 0x0710, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AOCCSIS_CONFIGURATION", 0x15860000, 0x1b80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AOCCSIS_STATUS", 0x15860000, 0x1b84, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aoccsis_save[] = {
};

struct pmucal_seq aoccsis_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "AOCCSIS_STATUS", 0x15860000, 0x1b84, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aoccsis_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AOCCSIS_CONFIGURATION", 0x15860000, 0x1b80, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AOCCSIS_STATUS", 0x15860000, 0x1b84, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MIPI_DCPHY_M0S4S4S4S4S2_CONFIGURATION", 0x15860000, 0x0710, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_CSTAT_NOCP", 0x17600000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_CSTAT_NOC_USER", 0x17600000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSTAT_CMU_CSTAT_CONTROLLER_OPTION", 0x17600000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN1", 0x17620000, 0x010c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSTAT_CONFIGURATION", 0x15860000, 0x1bc0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CSTAT_STATUS", 0x15860000, 0x1bc4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CSTAT_NOCP", 0x17600000, 0x1800, 0xffffffff, 0, 0x15860000, 0x1bc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_CSTAT_NOC_USER", 0x17600000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSTAT_CMU_CSTAT_QCH", 0x17600000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_CSTAT_QCH", 0x17600000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_CSISCSTAT_QCH", 0x17600000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_CSISCSTAT_QCH", 0x17600000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF2_CSISCSTAT_QCH", 0x17600000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF3_CSISCSTAT_QCH", 0x17600000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_CSTAT_QCH", 0x17600000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_CSTAT_QCH", 0x17600000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_CSTAT_QCH", 0x17600000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_CSTAT_QCH_C2DS", 0x17600000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_CSTAT_QCH_C2RD", 0x17600000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_CSTAT_QCH", 0x17600000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_CSTAT_QCH", 0x17600000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_CSTAT_S0_PMMU0_QCH_S0", 0x17600000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_CSTAT_S0_QCH_S0", 0x17600000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CSTAT_QCH", 0x17600000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_CSTAT0_QCH", 0x17600000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_CSTAT1_QCH", 0x17600000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CSTAT_CMU_CSTAT_QCH", 0x17600000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_CSTAT_QCH", 0x17600000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF0_CSISCSTAT_QCH", 0x17600000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF1_CSISCSTAT_QCH", 0x17600000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF2_CSISCSTAT_QCH", 0x17600000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF3_CSISCSTAT_QCH", 0x17600000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_CSTAT_QCH", 0x17600000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_CSTAT_QCH", 0x17600000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SIPU_CSTAT_QCH", 0x17600000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SIPU_CSTAT_QCH_C2DS", 0x17600000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SIPU_CSTAT_QCH_C2RD", 0x17600000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_CSTAT_QCH", 0x17600000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_CSTAT_QCH", 0x17600000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_CSTAT_S0_PMMU0_QCH_S0", 0x17600000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_CSTAT_S0_QCH_S0", 0x17600000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CSTAT_QCH", 0x17600000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_CSTAT0_QCH", 0x17600000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_CSTAT1_QCH", 0x17600000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CSTAT_CMU_CSTAT_CONTROLLER_OPTION", 0x17600000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN1", 0x17620000, 0x010c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "CSTAT_STATUS", 0x15860000, 0x1bc4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq cstat_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSTAT_CMU_CSTAT_CONTROLLER_OPTION", 0x17600000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSTAT_CONFIGURATION", 0x15860000, 0x1bc0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CSTAT_STATUS", 0x15860000, 0x1bc4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCD_USER", 0x17100000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCP_USER", 0x17100000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER", 0x17100000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CMU_CSIS_CONTROLLER_OPTION", 0x17100000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x17120000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_1", 0x17120000, 0x0400, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AOCCSIS_DCPHY", 0x17000000, 0x1800, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_AOCCSIS_NOCP", 0x17000000, 0x1804, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_AOCCSIS_NOC_USER", 0x17000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_DCPHY_USER", 0x17000000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_NOC_USER", 0x17000000, 0x0630, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER", 0x17000000, 0x0640, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AOCCSIS_CMU_AOCCSIS_CONTROLLER_OPTION", 0x17000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x17020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CONFIGURATION", 0x15860000, 0x1c00, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CSIS_STATUS", 0x15860000, 0x1c04, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCD_USER", 0x17100000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCP_USER", 0x17100000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER", 0x17100000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_CMU_CSIS_QCH", 0x17100000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_CSIS_TOP", 0x17100000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_DMA", 0x17100000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_PDP", 0x17100000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_PDP_VOTF", 0x17100000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_VOTF0", 0x17100000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_VOTF1", 0x17100000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_CSIS_QCH", 0x17100000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_CSISCSTAT_QCH", 0x17100000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_CSISCSTAT_QCH", 0x17100000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF2_CSISCSTAT_QCH", 0x17100000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF3_CSISCSTAT_QCH", 0x17100000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_CSISBRP_QCH", 0x17100000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_P_P0OIS_CSIS_INT_QCH", 0x17100000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_CSIS_QCH", 0x17100000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_CSIS_QCH", 0x17100000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D2_CSIS_QCH", 0x17100000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_P_P0OIS_CSIS_INT_QCH", 0x17100000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_P_P0P1_CSIS_INT_QCH", 0x17100000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_OIS_MCU_TOP_QCH", 0x17100000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_QCH", 0x17100000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_QCH", 0x17100000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_QCH", 0x17100000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA0_QCH", 0x17100000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA1_QCH", 0x17100000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA2_QCH", 0x17100000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA3_QCH", 0x17100000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA4_QCH", 0x17100000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_PDP_D0_QCH", 0x17100000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_CSIS_NOCD_QCH", 0x17100000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_CSIS_NOCP_QCH", 0x17100000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH", 0x17100000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_QCH", 0x17100000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_CSIS_NOCD_QCH", 0x17100000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_CSIS_NOCP_QCH", 0x17100000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_QCH", 0x17100000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_CSIS_QCH", 0x17100000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_CSIS_QCH", 0x17100000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_CSIS_QCH", 0x17100000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_CSISPERIC2_QCH", 0x17100000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_CSIS_S0_PMMU0_QCH_S0", 0x17100000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_CSIS_S0_PMMU1_QCH_S0", 0x17100000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_CSIS_S0_PMMU2_QCH_S0", 0x17100000, 0x30e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_CSIS_S0_QCH_S0", 0x17100000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CSIS_QCH", 0x17100000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D0_QCH", 0x17100000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D1_QCH", 0x17100000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CSIS_CMU_CSIS_QCH", 0x17100000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CSIS_PDP_QCH_CSIS_TOP", 0x17100000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CSIS_PDP_QCH_DMA", 0x17100000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CSIS_PDP_QCH_PDP", 0x17100000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CSIS_PDP_QCH_PDP_VOTF", 0x17100000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CSIS_PDP_QCH_VOTF0", 0x17100000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CSIS_PDP_QCH_VOTF1", 0x17100000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_CSIS_QCH", 0x17100000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF0_CSISCSTAT_QCH", 0x17100000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF1_CSISCSTAT_QCH", 0x17100000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF2_CSISCSTAT_QCH", 0x17100000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF3_CSISCSTAT_QCH", 0x17100000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF_CSISBRP_QCH", 0x17100000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_P_P0OIS_CSIS_INT_QCH", 0x17100000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D0_CSIS_QCH", 0x17100000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D1_CSIS_QCH", 0x17100000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D2_CSIS_QCH", 0x17100000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_P_P0OIS_CSIS_INT_QCH", 0x17100000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_P_P0P1_CSIS_INT_QCH", 0x17100000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_OIS_MCU_TOP_QCH", 0x17100000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D0_QCH", 0x17100000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D1_QCH", 0x17100000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D2_QCH", 0x17100000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_QE_CSIS_WDMA0_QCH", 0x17100000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_QE_CSIS_WDMA1_QCH", 0x17100000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_QE_CSIS_WDMA2_QCH", 0x17100000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_QE_CSIS_WDMA3_QCH", 0x17100000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_QE_CSIS_WDMA4_QCH", 0x17100000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_QE_PDP_D0_QCH", 0x17100000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_CSIS_NOCD_QCH", 0x17100000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_CSIS_NOCP_QCH", 0x17100000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH", 0x17100000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_QCH", 0x17100000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_CSIS_NOCD_QCH", 0x17100000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_CSIS_NOCP_QCH", 0x17100000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_QCH", 0x17100000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SIU_G_PPMU_CSIS_QCH", 0x17100000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_CSIS_QCH", 0x17100000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_CSIS_QCH", 0x17100000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_CSISPERIC2_QCH", 0x17100000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_CSIS_S0_PMMU0_QCH_S0", 0x17100000, 0x70d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_CSIS_S0_PMMU1_QCH_S0", 0x17100000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_CSIS_S0_PMMU2_QCH_S0", 0x17100000, 0x70e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_CSIS_S0_QCH_S0", 0x17100000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CSIS_QCH", 0x17100000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_D0_QCH", 0x17100000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_D1_QCH", 0x17100000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CSIS_CMU_CSIS_CONTROLLER_OPTION", 0x17100000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x17120000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_1", 0x17120000, 0x0400, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AOCCSIS_DCPHY", 0x17000000, 0x1800, 0xffffffff, 0, 0x15860000, 0x1b84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_AOCCSIS_NOCP", 0x17000000, 0x1804, 0xffffffff, 0, 0x15860000, 0x1b84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_AOCCSIS_NOC_USER", 0x17000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_DCPHY_USER", 0x17000000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_NOC_USER", 0x17000000, 0x0630, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER", 0x17000000, 0x0640, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_AOCCSIS_CMU_AOCCSIS_QCH", 0x17000000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_AOCCSIS_QCH", 0x17000000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_P_P0P1_CSIS_INT_QCH", 0x17000000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0", 0x17000000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1", 0x17000000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2", 0x17000000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3", 0x17000000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4", 0x17000000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5", 0x17000000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6", 0x17000000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_UFD", 0x17000000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_OTF_CSISUFD_QCH", 0x17000000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_UFDCSIS_QCH", 0x17000000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_AOCCSIS_QCH", 0x17000000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "AOCCSIS_CMU_AOCCSIS_CONTROLLER_OPTION", 0x17000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x17020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "CSIS_STATUS", 0x15860000, 0x1c04, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CMU_CSIS_CONTROLLER_OPTION", 0x17100000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AOCCSIS_CMU_AOCCSIS_CONTROLLER_OPTION", 0x17000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CONFIGURATION", 0x15860000, 0x1c00, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CSIS_STATUS", 0x15860000, 0x1c04, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_DPUB_NOCP", 0x19e00000, 0x1804, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER", 0x19e00000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER", 0x19e00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUB_CMU_DPUB_CONTROLLER_OPTION", 0x19e00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x19e20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUB_CONFIGURATION", 0x15860000, 0x1c40, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUB_STATUS", 0x15860000, 0x1c44, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DPUB_ECU", 0x19e00000, 0x1800, 0xffffffff, 0, 0x15860000, 0x1c44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DPUB_NOCP", 0x19e00000, 0x1804, 0xffffffff, 0, 0x15860000, 0x1c44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER", 0x19e00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER", 0x19e00000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_CMU_DPUB_QCH", 0x19e00000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_ALV_DSIM0", 0x19e00000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_ALV_DSIM1", 0x19e00000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_ALV_DSIM2", 0x19e00000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_DECON", 0x19e00000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_OSC_DSIM0", 0x19e00000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_OSC_DSIM1", 0x19e00000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_OSC_DSIM2", 0x19e00000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DPUB_QCH", 0x19e00000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_DPUB_QCH", 0x19e00000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DPUB_QCH", 0x19e00000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DPUB_QCH", 0x19e00000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUB_CMU_DPUB_QCH", 0x19e00000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUB_QCH_ALV_DSIM0", 0x19e00000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUB_QCH_ALV_DSIM1", 0x19e00000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUB_QCH_ALV_DSIM2", 0x19e00000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUB_QCH_DECON", 0x19e00000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUB_QCH_OSC_DSIM0", 0x19e00000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUB_QCH_OSC_DSIM1", 0x19e00000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUB_QCH_OSC_DSIM2", 0x19e00000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_DPUB_QCH", 0x19e00000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ECU_DPUB_QCH", 0x19e00000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_DPUB_QCH", 0x19e00000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_DPUB_QCH", 0x19e00000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DPUB_CMU_DPUB_CONTROLLER_OPTION", 0x19e00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x19e20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DPUB_STATUS", 0x15860000, 0x1c44, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUB_CMU_DPUB_CONTROLLER_OPTION", 0x19e00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUB_CONFIGURATION", 0x15860000, 0x1c40, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUB_STATUS", 0x15860000, 0x1c44, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK", 0x1ac00000, 0x2098, (0x3 << 20), (0x3 << 20), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK", 0x1ac00000, 0x209c, (0x3 << 20), (0x3 << 20), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_DPUF0_NOCP", 0x1ac00000, 0x1804, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER", 0x1ac00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF0_CMU_DPUF0_CONTROLLER_OPTION", 0x1ac00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1ac20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF0_CONFIGURATION", 0x15860000, 0x1c80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF0_STATUS", 0x15860000, 0x1c84, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK", 0x1ac00000, 0x2098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_GAT_CLK_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK", 0x1ac00000, 0x209c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DPUF0_ECU", 0x1ac00000, 0x1800, 0xffffffff, 0, 0x15860000, 0x1c84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DPUF0_NOCP", 0x1ac00000, 0x1804, 0xffffffff, 0, 0x15860000, 0x1c84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER", 0x1ac00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF0_CMU_DPUF0_QCH", 0x1ac00000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF0_QCH_DPUF", 0x1ac00000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF0_QCH_SRAMC", 0x1ac00000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF0_QCH_VOTF", 0x1ac00000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DPUF0_QCH", 0x1ac00000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_DPUF0_QCH", 0x1ac00000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D0_DPUF1DPUF0_QCH", 0x1ac00000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D1_DPUF1DPUF0_QCH", 0x1ac00000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_DPUF0_QCH", 0x1ac00000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_DPUF0_QCH", 0x1ac00000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_DPUF0_QCH", 0x1ac00000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_DPUF1_QCH", 0x1ac00000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_DPUF0_QCH", 0x1ac00000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_DPUF1_QCH", 0x1ac00000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_DPUF0_QCH", 0x1ac00000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_DPUF0_QCH", 0x1ac00000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DPUF0_QCH", 0x1ac00000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_DPUF0DPUF1_QCH", 0x1ac00000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DPUF_S0_PMMU0_QCH_S0", 0x1ac00000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DPUF_S0_PMMU1_QCH_S0", 0x1ac00000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DPUF_S0_QCH_S0", 0x1ac00000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DPUF_S1_PMMU0_QCH_S0", 0x1ac00000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DPUF_S1_PMMU1_QCH_S0", 0x1ac00000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DPUF_S1_QCH_S0", 0x1ac00000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DPUF0_QCH", 0x1ac00000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUF0_CMU_DPUF0_QCH", 0x1ac00000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUF0_QCH_DPUF", 0x1ac00000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUF0_QCH_SRAMC", 0x1ac00000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUF0_QCH_VOTF", 0x1ac00000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_DPUF0_QCH", 0x1ac00000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ECU_DPUF0_QCH", 0x1ac00000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D0_DPUF1DPUF0_QCH", 0x1ac00000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D1_DPUF1DPUF0_QCH", 0x1ac00000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D0_DPUF0_QCH", 0x1ac00000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D1_DPUF0_QCH", 0x1ac00000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D0_DPUF0_QCH", 0x1ac00000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D0_DPUF1_QCH", 0x1ac00000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D1_DPUF0_QCH", 0x1ac00000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D1_DPUF1_QCH", 0x1ac00000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SIU_DPUF0_QCH", 0x1ac00000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_DPUF0_QCH", 0x1ac00000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_DPUF0_QCH", 0x1ac00000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_DPUF0DPUF1_QCH", 0x1ac00000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_DPUF_S0_PMMU0_QCH_S0", 0x1ac00000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_DPUF_S0_PMMU1_QCH_S0", 0x1ac00000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_DPUF_S0_QCH_S0", 0x1ac00000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_DPUF_S1_PMMU0_QCH_S0", 0x1ac00000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_DPUF_S1_PMMU1_QCH_S0", 0x1ac00000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_DPUF_S1_QCH_S0", 0x1ac00000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_DPUF0_QCH", 0x1ac00000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DPUF0_CMU_DPUF0_CONTROLLER_OPTION", 0x1ac00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1ac20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DPUF0_STATUS", 0x15860000, 0x1c84, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF0_CMU_DPUF0_CONTROLLER_OPTION", 0x1ac00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF0_CONFIGURATION", 0x15860000, 0x1c80, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF0_STATUS", 0x15860000, 0x1c84, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_DPUF1_NOCP", 0x1ae00000, 0x1804, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER", 0x1ae00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF1_CMU_DPUF1_CONTROLLER_OPTION", 0x1ae00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1ae20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF1_CONFIGURATION", 0x15860000, 0x2540, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF1_STATUS", 0x15860000, 0x2544, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DPUF1_ECU", 0x1ae00000, 0x1800, 0xffffffff, 0, 0x15860000, 0x2544, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DPUF1_NOCP", 0x1ae00000, 0x1804, 0xffffffff, 0, 0x15860000, 0x2544, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER", 0x1ae00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF1_CMU_DPUF1_QCH", 0x1ae00000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF1_QCH_DPUF", 0x1ae00000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF1_QCH_SRAMC", 0x1ae00000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF1_QCH_VOTF", 0x1ae00000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DPUF1_QCH", 0x1ae00000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_DPUF1_QCH", 0x1ae00000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_DPUF1DPUF0_QCH", 0x1ae00000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_DPUF1DPUF0_QCH", 0x1ae00000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DPUF0DPUF1_QCH", 0x1ae00000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DPUF1_QCH", 0x1ae00000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUF1_CMU_DPUF1_QCH", 0x1ae00000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUF1_QCH_DPUF", 0x1ae00000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUF1_QCH_SRAMC", 0x1ae00000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DPUF1_QCH_VOTF", 0x1ae00000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_DPUF1_QCH", 0x1ae00000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ECU_DPUF1_QCH", 0x1ae00000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D0_DPUF1DPUF0_QCH", 0x1ae00000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D1_DPUF1DPUF0_QCH", 0x1ae00000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_DPUF0DPUF1_QCH", 0x1ae00000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_DPUF1_QCH", 0x1ae00000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DPUF1_CMU_DPUF1_CONTROLLER_OPTION", 0x1ae00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1ae20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DPUF1_STATUS", 0x15860000, 0x2544, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF1_CMU_DPUF1_CONTROLLER_OPTION", 0x1ae00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF1_CONFIGURATION", 0x15860000, 0x2540, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF1_STATUS", 0x15860000, 0x2544, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq chubvts_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_CHUBVTS_DMAILBOX_CCLK", 0x15500000, 0x1000, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_CHUBVTS_NOC", 0x15500000, 0x1004, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_CHUBVTS_DMAILBOX_CCLK", 0x15500000, 0x1800, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_CHUBVTS_NOC_USER", 0x15500000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_CHUBVTS_RCO_USER", 0x15500000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CHUBVTS_CMU_CHUBVTS_CONTROLLER_OPTION", 0x15500000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15570000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq chubvts_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CHUBVTS_CONFIGURATION", 0x15860000, 0x1cc0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CHUBVTS_STATUS", 0x15860000, 0x1cc4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq chubvts_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUBVTS_DMAILBOX_CCLK", 0x15500000, 0x1800, 0xffffffff, 0, 0x15860000, 0x1cc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUBVTS_ECU", 0x15500000, 0x1804, 0xffffffff, 0, 0x15860000, 0x1cc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_CHUBVTS_NOC", 0x15500000, 0x1808, 0xffffffff, 0, 0x15860000, 0x1cc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CHUBVTS_DMAILBOX_CCLK", 0x15500000, 0x1000, 0xffffffff, 0, 0x15860000, 0x1cc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_CHUBVTS_NOC", 0x15500000, 0x1004, 0xffffffff, 0, 0x15860000, 0x1cc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_CHUBVTS_NOC_USER", 0x15500000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_CHUBVTS_RCO_USER", 0x15500000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APBIF_UPMU_CHUB_QCH", 0x15500000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_APB_SEMA_DMAILBOX_QCH", 0x15500000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BAAW_CHUB_QCH", 0x15500000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BAAW_LD_CHUBVTS_QCH", 0x15500000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CHUBVTS_CMU_CHUBVTS_QCH", 0x15500000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CHUB_ALV_QCH_PMU", 0x15500000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMAILBOX_CHUBVTS_QCH_ACLK", 0x15500000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMAILBOX_CHUBVTS_QCH_CCLK", 0x15500000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMAILBOX_CHUBVTS_QCH_PCLK", 0x15500000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_CHUBVTS_QCH", 0x15500000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_CHUBVTS_QCH", 0x15500000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_CHUB2VC_INT_QCH", 0x15500000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_VTS2VC_INT_QCH", 0x15500000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_P_VC2CHUB_INT_QCH", 0x15500000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_P_VC2VTS_INT_QCH", 0x15500000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_VTS_CHUB_QCH", 0x15500000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_CHUBVTS_QCH", 0x15500000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_ALIVECHUBVTS_QCH", 0x15500000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_AUDCHUBVTS_QCH", 0x15500000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_SDMACHUBVTS_QCH", 0x15500000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_D_CHUBVTSALIVE_QCH", 0x15500000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SWEEPER_LD_CHUBVTS_QCH", 0x15500000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CHUBVTS_QCH", 0x15500000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_CHUBVTS_QCH", 0x15500000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APBIF_UPMU_CHUB_QCH", 0x15500000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_APB_SEMA_DMAILBOX_QCH", 0x15500000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BAAW_CHUB_QCH", 0x15500000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BAAW_LD_CHUBVTS_QCH", 0x15500000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CHUBVTS_CMU_CHUBVTS_QCH", 0x15500000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_CHUB_ALV_QCH_PMU", 0x15500000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DMAILBOX_CHUBVTS_QCH_ACLK", 0x15500000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DMAILBOX_CHUBVTS_QCH_CCLK", 0x15500000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DMAILBOX_CHUBVTS_QCH_PCLK", 0x15500000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_CHUBVTS_QCH", 0x15500000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ECU_CHUBVTS_QCH", 0x15500000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_CHUB2VC_INT_QCH", 0x15500000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_VTS2VC_INT_QCH", 0x15500000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_P_VC2CHUB_INT_QCH", 0x15500000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_P_VC2VTS_INT_QCH", 0x15500000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_VTS_CHUB_QCH", 0x15500000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_S2PC_CHUBVTS_QCH", 0x15500000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_ALIVECHUBVTS_QCH", 0x15500000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_AUDCHUBVTS_QCH", 0x15500000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_SDMACHUBVTS_QCH", 0x15500000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_D_CHUBVTSALIVE_QCH", 0x15500000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SWEEPER_LD_CHUBVTS_QCH", 0x15500000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_CHUBVTS_QCH", 0x15500000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_CHUBVTS_QCH", 0x15500000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CHUBVTS_CMU_CHUBVTS_CONTROLLER_OPTION", 0x15500000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x15570000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq chubvts_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "CHUBVTS_STATUS", 0x15860000, 0x1cc4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq chubvts_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CHUBVTS_CMU_CHUBVTS_CONTROLLER_OPTION", 0x15500000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CHUBVTS_CONFIGURATION", 0x15860000, 0x1cc0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CHUBVTS_STATUS", 0x15860000, 0x1cc4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_G3D_DDD", 0x16c30000, 0x1804, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_G3D_ADD_CH_CLK", 0x16c30000, 0x1800, (0x1f << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_HCHGEN_CLKMUX_CORE", 0x16c30000, 0x0860, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_HCHGEN_CLKMUX_CORE", 0x16c30000, 0x0860, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GLOBALTHROTTEN", 0x16c40000, 0x0200, (0x3 << 6), (0x3 << 6), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3DCORE_CMU_G3DCORE_CONTROLLER_OPTION", 0x16c30000, 0x0800, (0xff << 24), (0xf0 << 24), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BG3D_PWRCTL_CTL2", 0x16cd0000, 0x0004, (0x1ff << 0), (0x12 << 0), 0x16cd0000, 0x0004, (0x3 << 7), (0x0 << 7)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BG3D_PWRCTL_CTL2", 0x16cd0000, 0x0004, (0x1ff << 0), (0x8a << 0), 0x16cd0000, 0x0004, (0x3 << 7), (0x1 << 7)),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BG3D_PWRCTL_STATUS", 0x16cd0000, 0x0008, (0x1 << 1), (0x1 << 1), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3DCORE_STATUS", 0x15860000, 0x1d44, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STR_MUX_CTRL_CORE_STR_MUX_CTRL", 0x16c80000, 0x0000, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_HCHGEN_CLKMUX_CORE", 0x16c30000, 0x0860, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_G3D", 0x16c30000, 0x0100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_G3D", 0x16c30000, 0x0100, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_G3D", 0x16c30000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "G3DCORE_STATUS", 0x15860000, 0x1d44, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_off[] = {
//	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "PGS_G3D_RET", 0x15860000, 0x0768, (0x3 << 19), (0x3 << 19), 0x15860000, 0x1d44, (0x1 << 0), (0x0 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BG3D_PWRCTL_CTL2", 0x16cd0000, 0x0004, (0x1ff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BG3D_PWRCTL_STATUS", 0x16cd0000, 0x0008, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3DCORE_STATUS", 0x15860000, 0x1d44, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),

};

struct pmucal_seq g3dcore_ifpo_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BG3D_PWRCTL_CTL2", 0x16cd0000, 0x0004, (0x1ff << 0), (0x89 << 0), 0, 0, 0xffffffff, 0),
};


struct pmucal_seq strong_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STRONG_CMU_STRONG_CONTROLLER_OPTION", 0x18260000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq strong_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STRONG_CONFIGURATION", 0x15860000, 0x1d80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STRONG_STATUS", 0x15860000, 0x1d84, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq strong_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "STRONG_CMU_STRONG_CONTROLLER_OPTION", 0x18260000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq strong_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "STRONG_STATUS", 0x15860000, 0x1d84, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq strong_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STRONG_CONFIGURATION", 0x15860000, 0x1d80, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STRONG_STATUS", 0x15860000, 0x1d84, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_GNPU_NOC", 0x16a00000, 0x1000, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_GNPU_XMAA", 0x16a00000, 0x1004, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_GNPU_NOCP", 0x16a00000, 0x1804, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_GNPU_NOC_USER", 0x16a00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER", 0x16a00000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER", 0x16a00000, 0x0630, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CMU_GNPU_CONTROLLER_OPTION", 0x16a00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CLKDIVSTEP_CON", 0x16a00000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CLKDIVSTEP", 0x16a00000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x16a20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_DNC", 0x16a20000, 0x0320, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_SDMA", 0x16a20000, 0x0324, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU0_CONFIGURATION", 0x15860000, 0x1dc0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU0_STATUS", 0x15860000, 0x1dc4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_GNPU_NOC", 0x16a00000, 0x1800, 0xffffffff, 0, 0x15860000, 0x1dc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_GNPU_NOCP", 0x16a00000, 0x1804, 0xffffffff, 0, 0x15860000, 0x1dc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_GNPU_XMAA", 0x16a00000, 0x1808, 0xffffffff, 0, 0x15860000, 0x1dc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_GNPU_NOC_USER", 0x16a00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER", 0x16a00000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER", 0x16a00000, 0x0630, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_GNPU_QCH", 0x16a00000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GNPU_CMU_GNPU_QCH", 0x16a00000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_CLK", 0x16a00000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_PCLK", 0x16a00000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_NPUCORE_QCH_CORE", 0x16a00000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_CSTFIFO_SDMA_GNPU_QCH", 0x16a00000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDRSP0_SDMA_GNPU_QCH", 0x16a00000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDRSP1_SDMA_GNPU_QCH", 0x16a00000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDRSP2_SDMA_GNPU_QCH", 0x16a00000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDRSP3_SDMA_GNPU_QCH", 0x16a00000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDRSP4_SDMA_GNPU_QCH", 0x16a00000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDRSP5_SDMA_GNPU_QCH", 0x16a00000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDREQ0_GNPU_SDMA_QCH", 0x16a00000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDREQ1_GNPU_SDMA_QCH", 0x16a00000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDREQ2_GNPU_SDMA_QCH", 0x16a00000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDREQ3_GNPU_SDMA_QCH", 0x16a00000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDREQ4_GNPU_SDMA_QCH", 0x16a00000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDREQ5_GNPU_SDMA_QCH", 0x16a00000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_WR0_GNPU_SDMA_QCH", 0x16a00000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_WR1_GNPU_SDMA_QCH", 0x16a00000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_WR2_GNPU_SDMA_QCH", 0x16a00000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_CTRL_DNC_GNPU_QCH", 0x16a00000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_CTRL_GNPU_DNC_QCH", 0x16a00000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_DRAM_GNPU_DNC_QCH", 0x16a00000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DNC_GNPU_QCH", 0x16a00000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_GNPU_QCH", 0x16a00000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_GNPU_QCH", 0x16a00000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GNPU_CMU_GNPU_QCH", 0x16a00000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_HTU_GNPU_QCH_CLK", 0x16a00000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_HTU_GNPU_QCH_PCLK", 0x16a00000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IP_NPUCORE_QCH_CORE", 0x16a00000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_CSTFIFO_SDMA_GNPU_QCH", 0x16a00000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDRSP0_SDMA_GNPU_QCH", 0x16a00000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDRSP1_SDMA_GNPU_QCH", 0x16a00000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDRSP2_SDMA_GNPU_QCH", 0x16a00000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDRSP3_SDMA_GNPU_QCH", 0x16a00000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDRSP4_SDMA_GNPU_QCH", 0x16a00000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDRSP5_SDMA_GNPU_QCH", 0x16a00000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDREQ0_GNPU_SDMA_QCH", 0x16a00000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDREQ1_GNPU_SDMA_QCH", 0x16a00000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDREQ2_GNPU_SDMA_QCH", 0x16a00000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDREQ3_GNPU_SDMA_QCH", 0x16a00000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDREQ4_GNPU_SDMA_QCH", 0x16a00000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDREQ5_GNPU_SDMA_QCH", 0x16a00000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_WR0_GNPU_SDMA_QCH", 0x16a00000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_WR1_GNPU_SDMA_QCH", 0x16a00000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_WR2_GNPU_SDMA_QCH", 0x16a00000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_CTRL_DNC_GNPU_QCH", 0x16a00000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_CTRL_GNPU_DNC_QCH", 0x16a00000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_DRAM_GNPU_DNC_QCH", 0x16a00000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_DNC_GNPU_QCH", 0x16a00000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_GNPU_QCH", 0x16a00000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GNPU_CMU_GNPU_CONTROLLER_OPTION", 0x16a00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GNPU_CLKDIVSTEP_CON", 0x16a00000, 0x0838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GNPU_CLKDIVSTEP", 0x16a00000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x16a20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_DNC", 0x16a20000, 0x0320, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_SDMA", 0x16a20000, 0x0324, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "GNPU0_STATUS", 0x15860000, 0x1dc4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CMU_GNPU_CONTROLLER_OPTION", 0x16a00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU0_CONFIGURATION", 0x15860000, 0x1dc0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU0_STATUS", 0x15860000, 0x1dc4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_GNPU_NOC", 0x16b00000, 0x1000, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_GNPU_XMAA", 0x16b00000, 0x1004, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_GNPU_NOCP", 0x16b00000, 0x1804, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_GNPU_NOC_USER", 0x16b00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER", 0x16b00000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER", 0x16b00000, 0x0630, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CMU_GNPU_CONTROLLER_OPTION", 0x16b00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CLKDIVSTEP_CON", 0x16b00000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CLKDIVSTEP", 0x16b00000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x16b20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_DNC", 0x16b20000, 0x0320, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_SDMA", 0x16b20000, 0x0324, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU1_CONFIGURATION", 0x15860000, 0x1e00, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU1_STATUS", 0x15860000, 0x1e04, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_GNPU_NOC", 0x16b00000, 0x1800, 0xffffffff, 0, 0x15860000, 0x1e04, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_GNPU_NOCP", 0x16b00000, 0x1804, 0xffffffff, 0, 0x15860000, 0x1e04, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_GNPU_XMAA", 0x16b00000, 0x1808, 0xffffffff, 0, 0x15860000, 0x1e04, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_GNPU_NOC_USER", 0x16b00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER", 0x16b00000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER", 0x16b00000, 0x0630, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_GNPU_QCH", 0x16b00000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GNPU_CMU_GNPU_QCH", 0x16b00000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_CLK", 0x16b00000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_PCLK", 0x16b00000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_NPUCORE_QCH_CORE", 0x16b00000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_CSTFIFO_SDMA_GNPU_QCH", 0x16b00000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDRSP0_SDMA_GNPU_QCH", 0x16b00000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDRSP1_SDMA_GNPU_QCH", 0x16b00000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDRSP2_SDMA_GNPU_QCH", 0x16b00000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDRSP3_SDMA_GNPU_QCH", 0x16b00000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDRSP4_SDMA_GNPU_QCH", 0x16b00000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDRSP5_SDMA_GNPU_QCH", 0x16b00000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDREQ0_GNPU_SDMA_QCH", 0x16b00000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDREQ1_GNPU_SDMA_QCH", 0x16b00000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDREQ2_GNPU_SDMA_QCH", 0x16b00000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDREQ3_GNPU_SDMA_QCH", 0x16b00000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDREQ4_GNPU_SDMA_QCH", 0x16b00000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDREQ5_GNPU_SDMA_QCH", 0x16b00000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_WR0_GNPU_SDMA_QCH", 0x16b00000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_WR1_GNPU_SDMA_QCH", 0x16b00000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_WR2_GNPU_SDMA_QCH", 0x16b00000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_CTRL_DNC_GNPU_QCH", 0x16b00000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_CTRL_GNPU_DNC_QCH", 0x16b00000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_DRAM_GNPU_DNC_QCH", 0x16b00000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DNC_GNPU_QCH", 0x16b00000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_GNPU_QCH", 0x16b00000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_GNPU_QCH", 0x16b00000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GNPU_CMU_GNPU_QCH", 0x16b00000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_HTU_GNPU_QCH_CLK", 0x16b00000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_HTU_GNPU_QCH_PCLK", 0x16b00000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IP_NPUCORE_QCH_CORE", 0x16b00000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_CSTFIFO_SDMA_GNPU_QCH", 0x16b00000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDRSP0_SDMA_GNPU_QCH", 0x16b00000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDRSP1_SDMA_GNPU_QCH", 0x16b00000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDRSP2_SDMA_GNPU_QCH", 0x16b00000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDRSP3_SDMA_GNPU_QCH", 0x16b00000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDRSP4_SDMA_GNPU_QCH", 0x16b00000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDRSP5_SDMA_GNPU_QCH", 0x16b00000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDREQ0_GNPU_SDMA_QCH", 0x16b00000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDREQ1_GNPU_SDMA_QCH", 0x16b00000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDREQ2_GNPU_SDMA_QCH", 0x16b00000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDREQ3_GNPU_SDMA_QCH", 0x16b00000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDREQ4_GNPU_SDMA_QCH", 0x16b00000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDREQ5_GNPU_SDMA_QCH", 0x16b00000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_WR0_GNPU_SDMA_QCH", 0x16b00000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_WR1_GNPU_SDMA_QCH", 0x16b00000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_WR2_GNPU_SDMA_QCH", 0x16b00000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_CTRL_DNC_GNPU_QCH", 0x16b00000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_CTRL_GNPU_DNC_QCH", 0x16b00000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_DRAM_GNPU_DNC_QCH", 0x16b00000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_DNC_GNPU_QCH", 0x16b00000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_GNPU_QCH", 0x16b00000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GNPU_CMU_GNPU_CONTROLLER_OPTION", 0x16b00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GNPU_CLKDIVSTEP_CON", 0x16b00000, 0x0838, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GNPU_CLKDIVSTEP", 0x16b00000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x16b20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_DNC", 0x16b20000, 0x0320, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_SDMA", 0x16b20000, 0x0324, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "GNPU1_STATUS", 0x15860000, 0x1e04, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CMU_GNPU_CONTROLLER_OPTION", 0x16b00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU1_CONFIGURATION", 0x15860000, 0x1e00, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU1_STATUS", 0x15860000, 0x1e04, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_HSI0_NOC", 0x10a00000, 0x1000, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_HSI0_RTCCLK", 0x10a00000, 0x1004, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_HSI0_USB32DRD", 0x10a00000, 0x1008, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_HSI0_EUSB", 0x10a00000, 0x1804, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER", 0x10a00000, 0x0630, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER", 0x10a00000, 0x0610, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER", 0x10a00000, 0x0620, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER", 0x10a00000, 0x0640, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI0_CMU_HSI0_CONTROLLER_OPTION", 0x10a00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x10a20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI0_CONFIGURATION", 0x15860000, 0x1e80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "HSI0_STATUS", 0x15860000, 0x1e84, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_HSI0_ECU", 0x10a00000, 0x1800, 0xffffffff, 0, 0x15860000, 0x1e84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_HSI0_EUSB", 0x10a00000, 0x1804, 0xffffffff, 0, 0x15860000, 0x1e84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKAUD_HSI0_NOC_USER", 0x10a00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER", 0x10a00000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER", 0x10a00000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER", 0x10a00000, 0x0630, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER", 0x10a00000, 0x0640, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_USB32DRD_QCH_S_REF", 0x10a00000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DP_LINK_QCH_GTC_CLK", 0x10a00000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DP_LINK_QCH_OSC_CLK", 0x10a00000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DP_LINK_QCH_PCLK", 0x10a00000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_HSI0_QCH", 0x10a00000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_HSI0_QCH", 0x10a00000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HSI0_CMU_HSI0_QCH", 0x10a00000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_HSI0_BUS1_QCH", 0x10a00000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2MPU_HSI0_S0_PMMU0_QCH", 0x10a00000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2MPU_HSI0_S0_QCH", 0x10a00000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_HSI0_QCH", 0x10a00000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_ACEL_SI_D_HSI0_QCH", 0x10a00000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_HSI0_QCH", 0x10a00000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_D_AUDHSI0_QCH", 0x10a00000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_HSI0_QCH", 0x10a00000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_D_HSI0AUD_QCH", 0x10a00000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_HSI0_QCH", 0x10a00000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_HSI0_QCH", 0x10a00000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_CTRL", 0x10a00000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_EUSBCTL", 0x10a00000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_EUSBPHY", 0x10a00000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_LINK", 0x10a00000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_SUBCTRL", 0x10a00000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_TCA", 0x10a00000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_HSI0_QCH", 0x10a00000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_USB32DRD_QCH_S_REF", 0x10a00000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DP_LINK_QCH_GTC_CLK", 0x10a00000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DP_LINK_QCH_OSC_CLK", 0x10a00000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DP_LINK_QCH_PCLK", 0x10a00000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_HSI0_QCH", 0x10a00000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ECU_HSI0_QCH", 0x10a00000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_HSI0_CMU_HSI0_QCH", 0x10a00000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_HSI0_BUS1_QCH", 0x10a00000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_S2MPU_HSI0_S0_PMMU0_QCH", 0x10a00000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_S2MPU_HSI0_S0_QCH", 0x10a00000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_S2PC_HSI0_QCH", 0x10a00000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_ACEL_SI_D_HSI0_QCH", 0x10a00000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_HSI0_QCH", 0x10a00000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_D_AUDHSI0_QCH", 0x10a00000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_HSI0_QCH", 0x10a00000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_D_HSI0AUD_QCH", 0x10a00000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SPC_HSI0_QCH", 0x10a00000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_HSI0_QCH", 0x10a00000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USB32DRD_QCH_S_CTRL", 0x10a00000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USB32DRD_QCH_S_EUSBCTL", 0x10a00000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USB32DRD_QCH_S_EUSBPHY", 0x10a00000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USB32DRD_QCH_S_LINK", 0x10a00000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USB32DRD_QCH_S_SUBCTRL", 0x10a00000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_USB32DRD_QCH_S_TCA", 0x10a00000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_HSI0_QCH", 0x10a00000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "HSI0_CMU_HSI0_CONTROLLER_OPTION", 0x10a00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x10a20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "HSI0_STATUS", 0x15860000, 0x1e84, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI0_CMU_HSI0_CONTROLLER_OPTION", 0x10a00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI0_CONFIGURATION", 0x15860000, 0x1e80, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "HSI0_STATUS", 0x15860000, 0x1e84, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER", 0x11200000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER", 0x11200000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI1_CMU_HSI1_CONTROLLER_OPTION", 0x11200000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x11220000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI1_CONFIGURATION", 0x15860000, 0x1ec0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "HSI1_STATUS", 0x15860000, 0x1ec4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER", 0x11200000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER", 0x11200000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_PCIE_GEN3_1L_QCH_REF", 0x11200000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_PCIE_GEN3_2L_QCH_REF", 0x11200000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_HSI1_QCH", 0x11200000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_HSI1_QCH", 0x11200000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_HSI1_QCH", 0x11200000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HSI1_CMU_HSI1_QCH", 0x11200000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D_HSI1_QCH", 0x11200000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN3_1L_QCH_APB", 0x11200000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN3_1L_QCH_AXI", 0x11200000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN3_1L_QCH_DBI", 0x11200000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN3_1L_QCH_PCS_APB", 0x11200000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN3_1L_QCH_S_IF", 0x11200000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN3_1L_QCH_UDBG_APB", 0x11200000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN3_2L_QCH_APB", 0x11200000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN3_2L_QCH_AXI", 0x11200000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN3_2L_QCH_DBI", 0x11200000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN3_2L_QCH_PCS_APB", 0x11200000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN3_2L_QCH_PMA_APB", 0x11200000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN3_2L_QCH_UDBG_APB", 0x11200000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_IA__DEBUG_0_QCH", 0x11200000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_IA__DEBUG_1_QCH", 0x11200000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_IA__DEBUG_2_QCH", 0x11200000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_HSI1_QCH", 0x11200000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_HSI1_QCH", 0x11200000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_HSI1_QCH", 0x11200000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_HSI1_S0_PMMU0_QCH_S0", 0x11200000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_HSI1_S0_QCH_S0", 0x11200000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_HSI1_QCH", 0x11200000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_HSI1_QCH", 0x11200000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_PCIE_GEN3_1L_QCH_REF", 0x11200000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_PCIE_GEN3_2L_QCH_REF", 0x11200000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_HSI1_QCH", 0x11200000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ECU_HSI1_QCH", 0x11200000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_HSI1_QCH", 0x11200000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_HSI1_CMU_HSI1_QCH", 0x11200000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ACEL_SI_D_HSI1_QCH", 0x11200000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_GEN3_1L_QCH_APB", 0x11200000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_GEN3_1L_QCH_AXI", 0x11200000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_GEN3_1L_QCH_DBI", 0x11200000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_GEN3_1L_QCH_PCS_APB", 0x11200000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_GEN3_1L_QCH_S_IF", 0x11200000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_GEN3_1L_QCH_UDBG_APB", 0x11200000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_GEN3_2L_QCH_APB", 0x11200000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_GEN3_2L_QCH_AXI", 0x11200000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_GEN3_2L_QCH_DBI", 0x11200000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_GEN3_2L_QCH_PCS_APB", 0x11200000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_GEN3_2L_QCH_PMA_APB", 0x11200000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_GEN3_2L_QCH_UDBG_APB", 0x11200000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_IA__DEBUG_0_QCH", 0x11200000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_IA__DEBUG_1_QCH", 0x11200000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PCIE_IA__DEBUG_2_QCH", 0x11200000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_HSI1_QCH", 0x11200000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_HSI1_QCH", 0x11200000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_HSI1_QCH", 0x11200000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_HSI1_S0_PMMU0_QCH_S0", 0x11200000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_HSI1_S0_QCH_S0", 0x11200000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_HSI1_QCH", 0x11200000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_HSI1_QCH", 0x11200000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "HSI1_CMU_HSI1_CONTROLLER_OPTION", 0x11200000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x11220000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "HSI1_STATUS", 0x15860000, 0x1ec4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI1_CMU_HSI1_CONTROLLER_OPTION", 0x11200000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI1_CONFIGURATION", 0x15860000, 0x1ec0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "HSI1_STATUS", 0x15860000, 0x1ec4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_LME_NOCP", 0x18400000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_LME_NOC_USER", 0x18400000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LME_CMU_LME_CONTROLLER_OPTION", 0x18400000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x18420000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LME_CONFIGURATION", 0x15860000, 0x1f00, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "LME_STATUS", 0x15860000, 0x1f04, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_LME_NOCP", 0x18400000, 0x1800, 0xffffffff, 0, 0x15860000, 0x1f04, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_LME_NOC_USER", 0x18400000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_LME_QCH", 0x18400000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC1_QCH", 0x18400000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC1_QCH_C2_M", 0x18400000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC1_QCH_C2_S", 0x18400000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D0_LME_QCH", 0x18400000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D1_LME_QCH", 0x18400000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_LMEMFC_QCH", 0x18400000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_LMEMFC_QCH", 0x18400000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D2_LME_QCH", 0x18400000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LME_CMU_LME_QCH", 0x18400000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LME_QCH_0", 0x18400000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_LME_QCH", 0x18400000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_LME_QCH", 0x18400000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_LME_QCH", 0x18400000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_LME_QCH", 0x18400000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_LME_QCH", 0x18400000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_LME_S0_PMMU0_QCH_S0", 0x18400000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_LME_S0_PMMU1_QCH_S0", 0x18400000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_LME_S0_QCH_S0", 0x18400000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_LME_QCH", 0x18400000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_LME1_QCH", 0x18400000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_LME_QCH", 0x18400000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GDC1_QCH", 0x18400000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GDC1_QCH_C2_M", 0x18400000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GDC1_QCH_C2_S", 0x18400000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ACEL_SI_D0_LME_QCH", 0x18400000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ACEL_SI_D1_LME_QCH", 0x18400000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF0_LMEMFC_QCH", 0x18400000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF1_LMEMFC_QCH", 0x18400000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D2_LME_QCH", 0x18400000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LME_CMU_LME_QCH", 0x18400000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LME_QCH_0", 0x18400000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D1_LME_QCH", 0x18400000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D2_LME_QCH", 0x18400000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SIU_G_PPMU_LME_QCH", 0x18400000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_LME_QCH", 0x18400000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_LME_QCH", 0x18400000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_LME_S0_PMMU0_QCH_S0", 0x18400000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_LME_S0_PMMU1_QCH_S0", 0x18400000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_LME_S0_QCH_S0", 0x18400000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_LME_QCH", 0x18400000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_LME1_QCH", 0x18400000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "LME_CMU_LME_CONTROLLER_OPTION", 0x18400000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x18420000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "LME_STATUS", 0x15860000, 0x1f04, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LME_CMU_LME_CONTROLLER_OPTION", 0x18400000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LME_CONFIGURATION", 0x15860000, 0x1f00, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "LME_STATUS", 0x15860000, 0x1f04, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_M2M_NOCP", 0x18a00000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER", 0x18a00000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_M2M_NOC_USER", 0x18a00000, 0x0640, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_CMU_M2M_CONTROLLER_OPTION", 0x18a00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x18a20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_CONFIGURATION", 0x15860000, 0x1f40, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "M2M_STATUS", 0x15860000, 0x1f44, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_M2M_NOCP", 0x18a00000, 0x1800, 0xffffffff, 0, 0x15860000, 0x1f44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER", 0x18a00000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_M2M_NOC_USER", 0x18a00000, 0x0640, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_M2M_QCH", 0x18a00000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_FRC_MC_QCH", 0x18a00000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_JPEG0_QCH", 0x18a00000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_JPEG1_QCH", 0x18a00000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_JSQZ_QCH", 0x18a00000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D_M2M_QCH", 0x18a00000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_JPEG0_INT_QCH", 0x18a00000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_JPEG1_INT_QCH", 0x18a00000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_JPEG0_INT_QCH", 0x18a00000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_JPEG1_INT_QCH", 0x18a00000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_M2M_CMU_M2M_QCH", 0x18a00000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_M2M_QCH", 0x18a00000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_M2M_QCH_VOTF", 0x18a00000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D_M2M_QCH", 0x18a00000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_FRC_MC_QCH", 0x18a00000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_JPEG0_QCH", 0x18a00000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_JPEG1_QCH", 0x18a00000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_JSQZ_QCH", 0x18a00000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_M2M_QCH", 0x18a00000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_M2M_QCH", 0x18a00000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_M2M_QCH", 0x18a00000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_M2M_S0_PMMU0_QCH_S0", 0x18a00000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_M2M_S0_QCH_S0", 0x18a00000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_M2M_QCH", 0x18a00000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_M2M_QCH", 0x18a00000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_M2M_QCH", 0x18a00000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_FRC_MC_QCH", 0x18a00000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_JPEG0_QCH", 0x18a00000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_JPEG1_QCH", 0x18a00000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_JSQZ_QCH", 0x18a00000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ACEL_SI_D_M2M_QCH", 0x18a00000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_JPEG0_INT_QCH", 0x18a00000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_JPEG1_INT_QCH", 0x18a00000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_JPEG0_INT_QCH", 0x18a00000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_JPEG1_INT_QCH", 0x18a00000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_M2M_CMU_M2M_QCH", 0x18a00000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_M2M_QCH", 0x18a00000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_M2M_QCH_VOTF", 0x18a00000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D_M2M_QCH", 0x18a00000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_QE_FRC_MC_QCH", 0x18a00000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_QE_JPEG0_QCH", 0x18a00000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_QE_JPEG1_QCH", 0x18a00000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_QE_JSQZ_QCH", 0x18a00000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_QE_M2M_QCH", 0x18a00000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_M2M_QCH", 0x18a00000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_M2M_QCH", 0x18a00000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_M2M_S0_PMMU0_QCH_S0", 0x18a00000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_M2M_S0_QCH_S0", 0x18a00000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_M2M_QCH", 0x18a00000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_M2M_QCH", 0x18a00000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "M2M_CMU_M2M_CONTROLLER_OPTION", 0x18a00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x18a20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "M2M_STATUS", 0x15860000, 0x1f44, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_CMU_M2M_CONTROLLER_OPTION", 0x18a00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_CONFIGURATION", 0x15860000, 0x1f40, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "M2M_STATUS", 0x15860000, 0x1f44, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_MCSC_NOCP", 0x17e00000, 0x1804, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER", 0x17e00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCSC_CMU_MCSC_CONTROLLER_OPTION", 0x17e00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x17e20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCSC_CONFIGURATION", 0x15860000, 0x1fc0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MCSC_STATUS", 0x15860000, 0x1fc4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MCSC_NOCP", 0x17e00000, 0x1804, 0xffffffff, 0, 0x15860000, 0x1fc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER", 0x17e00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MCSC_QCH", 0x17e00000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_YUVPMCSC_QCH", 0x17e00000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_MCSCMCFP_QCH", 0x17e00000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_MCSCMCFP_QCH", 0x17e00000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D2_MCSCMCFP_QCH", 0x17e00000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D3_MCSCMCFP_QCH", 0x17e00000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D4_MCSCMCFP_QCH", 0x17e00000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D5_MCSCMCFP_QCH", 0x17e00000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D6_MCSCMCFP_QCH", 0x17e00000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D7_MCSCMCFP_QCH", 0x17e00000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCSC_CMU_MCSC_QCH", 0x17e00000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCSC_QCH", 0x17e00000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCSC_QCH_C2R", 0x17e00000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCSC_QCH_C2W", 0x17e00000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_MCSC_QCH", 0x17e00000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MCSC_QCH", 0x17e00000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_MCSC_QCH", 0x17e00000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_MCSC_QCH", 0x17e00000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF_YUVPMCSC_QCH", 0x17e00000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D0_MCSCMCFP_QCH", 0x17e00000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D1_MCSCMCFP_QCH", 0x17e00000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D2_MCSCMCFP_QCH", 0x17e00000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D3_MCSCMCFP_QCH", 0x17e00000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D4_MCSCMCFP_QCH", 0x17e00000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D5_MCSCMCFP_QCH", 0x17e00000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D6_MCSCMCFP_QCH", 0x17e00000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D7_MCSCMCFP_QCH", 0x17e00000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MCSC_CMU_MCSC_QCH", 0x17e00000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MCSC_QCH", 0x17e00000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MCSC_QCH_C2R", 0x17e00000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MCSC_QCH_C2W", 0x17e00000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_MCSC_QCH", 0x17e00000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_MCSC_QCH", 0x17e00000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_MCSC_QCH", 0x17e00000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MCSC_CMU_MCSC_CONTROLLER_OPTION", 0x17e00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x17e20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MCSC_STATUS", 0x15860000, 0x1fc4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCSC_CMU_MCSC_CONTROLLER_OPTION", 0x17e00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCSC_CONFIGURATION", 0x15860000, 0x1fc0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MCSC_STATUS", 0x15860000, 0x1fc4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcfp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_MCFP_NOCP", 0x17c00000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MCFP_NOC_USER", 0x17c00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCFP_CMU_MCFP_CONTROLLER_OPTION", 0x17c00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x17c20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN1", 0x17c20000, 0x010c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcfp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCFP_CONFIGURATION", 0x15860000, 0x2580, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MCFP_STATUS", 0x15860000, 0x2584, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcfp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MCFP_NOCP", 0x17c00000, 0x1800, 0xffffffff, 0, 0x15860000, 0x2584, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MCFP_NOC_USER", 0x17c00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MCFP_QCH", 0x17c00000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D0_MCFP_QCH", 0x17c00000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D3_MCFP_QCH", 0x17c00000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D4_MCFP_QCH", 0x17c00000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_RGBPMCFP_QCH", 0x17c00000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_YUVPMCFP_QCH", 0x17c00000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_MCFPYUVP_QCH", 0x17c00000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D0_MCSCMCFP_QCH", 0x17c00000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D1_MCSCMCFP_QCH", 0x17c00000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D2_MCSCMCFP_QCH", 0x17c00000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D3_MCSCMCFP_QCH", 0x17c00000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D4_MCSCMCFP_QCH", 0x17c00000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D5_MCSCMCFP_QCH", 0x17c00000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D6_MCSCMCFP_QCH", 0x17c00000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D7_MCSCMCFP_QCH", 0x17c00000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_MCFP_QCH", 0x17c00000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D2_MCFP_QCH", 0x17c00000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCFP_CMU_MCFP_QCH", 0x17c00000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCFP_QCH", 0x17c00000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_MCFP_QCH", 0x17c00000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_MCFP_QCH", 0x17c00000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_MCFP_QCH", 0x17c00000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D3_MCFP_QCH", 0x17c00000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D4_MCFP_QCH", 0x17c00000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_MCFP_QCH", 0x17c00000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_MCFP_QCH", 0x17c00000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_MCFP_QCH", 0x17c00000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MCFP_S0_PMMU0_QCH_S0", 0x17c00000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MCFP_S0_PMMU1_QCH_S0", 0x17c00000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MCFP_S0_QCH_S0", 0x17c00000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MCFP_S1_PMMU0_QCH_S0", 0x17c00000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MCFP_S1_PMMU1_QCH_S0", 0x17c00000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MCFP_S1_PMMU2_QCH_S0", 0x17c00000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MCFP_S1_QCH_S0", 0x17c00000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MCFP_QCH", 0x17c00000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D0_MCFP_QCH", 0x17c00000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D1_MCFP_QCH", 0x17c00000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_MCFP_QCH", 0x17c00000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ACEL_SI_D0_MCFP_QCH", 0x17c00000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ACEL_SI_D3_MCFP_QCH", 0x17c00000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ACEL_SI_D4_MCFP_QCH", 0x17c00000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF_RGBPMCFP_QCH", 0x17c00000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF_YUVPMCFP_QCH", 0x17c00000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF_MCFPYUVP_QCH", 0x17c00000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D0_MCSCMCFP_QCH", 0x17c00000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D1_MCSCMCFP_QCH", 0x17c00000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D2_MCSCMCFP_QCH", 0x17c00000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D3_MCSCMCFP_QCH", 0x17c00000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D4_MCSCMCFP_QCH", 0x17c00000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D5_MCSCMCFP_QCH", 0x17c00000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D6_MCSCMCFP_QCH", 0x17c00000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D7_MCSCMCFP_QCH", 0x17c00000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D1_MCFP_QCH", 0x17c00000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D2_MCFP_QCH", 0x17c00000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MCFP_CMU_MCFP_QCH", 0x17c00000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MCFP_QCH", 0x17c00000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D0_MCFP_QCH", 0x17c00000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D1_MCFP_QCH", 0x17c00000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D2_MCFP_QCH", 0x17c00000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D3_MCFP_QCH", 0x17c00000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D4_MCFP_QCH", 0x17c00000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SIU_G_PPMU_MCFP_QCH", 0x17c00000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_MCFP_QCH", 0x17c00000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_MCFP_QCH", 0x17c00000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MCFP_S0_PMMU0_QCH_S0", 0x17c00000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MCFP_S0_PMMU1_QCH_S0", 0x17c00000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MCFP_S0_QCH_S0", 0x17c00000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MCFP_S1_PMMU0_QCH_S0", 0x17c00000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MCFP_S1_PMMU1_QCH_S0", 0x17c00000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MCFP_S1_PMMU2_QCH_S0", 0x17c00000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MCFP_S1_QCH_S0", 0x17c00000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_MCFP_QCH", 0x17c00000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_D0_MCFP_QCH", 0x17c00000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_D1_MCFP_QCH", 0x17c00000, 0x70d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MCFP_CMU_MCFP_CONTROLLER_OPTION", 0x17c00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x17c20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN1", 0x17c20000, 0x010c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcfp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MCFP_STATUS", 0x15860000, 0x2584, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcfp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCFP_CMU_MCFP_CONTROLLER_OPTION", 0x17c00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCFP_CONFIGURATION", 0x15860000, 0x2580, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MCFP_STATUS", 0x15860000, 0x2584, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_MFC_NOCP", 0x18600000, 0x1804, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MFC_MFC_USER", 0x18600000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MFC_WFD_USER", 0x18600000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CMU_MFC_CONTROLLER_OPTION", 0x18600000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x18620000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONFIGURATION", 0x15860000, 0x2000, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_STATUS", 0x15860000, 0x2004, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MFC_ECU", 0x18600000, 0x1800, 0xffffffff, 0, 0x15860000, 0x2004, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MFC_NOCP", 0x18600000, 0x1804, 0xffffffff, 0, 0x15860000, 0x2004, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFC_MFC_USER", 0x18600000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFC_WFD_USER", 0x18600000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MFC_QCH", 0x18600000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_MFC_QCH", 0x18600000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_LMEMFC_QCH", 0x18600000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_MFDMFC_QCH", 0x18600000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_LMEMFC_QCH", 0x18600000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_MFDMFC_QCH", 0x18600000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF2_MFDMFC_QCH", 0x18600000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF3_MFDMFC_QCH", 0x18600000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_MFCMFD_QCH", 0x18600000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_MFCMFD_QCH", 0x18600000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF2_MFCMFD_QCH", 0x18600000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF3_MFCMFD_QCH", 0x18600000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ATB_MFC_QCH_MI", 0x18600000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ATB_MFC_QCH_SI", 0x18600000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_MFC_INT_QCH", 0x18600000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_MFC_QCH", 0x18600000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_MFC_QCH", 0x18600000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_MFC_INT_QCH", 0x18600000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFC_CMU_MFC_QCH", 0x18600000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFC_QCH", 0x18600000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFC_QCH_VOTF", 0x18600000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_MFC_QCH", 0x18600000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_MFC_QCH", 0x18600000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_WFD_QCH", 0x18600000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH", 0x18600000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH", 0x18600000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH", 0x18600000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH", 0x18600000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH", 0x18600000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH", 0x18600000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH", 0x18600000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH", 0x18600000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH", 0x18600000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH", 0x18600000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH", 0x18600000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH", 0x18600000, 0x30e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH", 0x18600000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_MFC_QCH", 0x18600000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_MFC_QCH", 0x18600000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_MFC_QCH", 0x18600000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MFC_S0_PMMU0_QCH_S0", 0x18600000, 0x30f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MFC_S0_PMMU1_QCH_S0", 0x18600000, 0x30f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MFC_S0_QCH_S0", 0x18600000, 0x30fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MFC_QCH", 0x18600000, 0x3100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_MFC_QCH", 0x18600000, 0x3104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WFD_QCH", 0x18600000, 0x3108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_MFC_QCH", 0x18600000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ECU_MFC_QCH", 0x18600000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF0_LMEMFC_QCH", 0x18600000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF0_MFDMFC_QCH", 0x18600000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF1_LMEMFC_QCH", 0x18600000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF1_MFDMFC_QCH", 0x18600000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF2_MFDMFC_QCH", 0x18600000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF3_MFDMFC_QCH", 0x18600000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF0_MFCMFD_QCH", 0x18600000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF1_MFCMFD_QCH", 0x18600000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF2_MFCMFD_QCH", 0x18600000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF3_MFCMFD_QCH", 0x18600000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ATB_MFC_QCH_MI", 0x18600000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ATB_MFC_QCH_SI", 0x18600000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_MFC_INT_QCH", 0x18600000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D0_MFC_QCH", 0x18600000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D1_MFC_QCH", 0x18600000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_MFC_INT_QCH", 0x18600000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MFC_CMU_MFC_QCH", 0x18600000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MFC_QCH", 0x18600000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MFC_QCH_VOTF", 0x18600000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D0_MFC_QCH", 0x18600000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D1_MFC_QCH", 0x18600000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D2_WFD_QCH", 0x18600000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH", 0x18600000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH", 0x18600000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH", 0x18600000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH", 0x18600000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH", 0x18600000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH", 0x18600000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH", 0x18600000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH", 0x18600000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH", 0x18600000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH", 0x18600000, 0x70d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH", 0x18600000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH", 0x18600000, 0x70e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH", 0x18600000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SIU_G_PPMU_MFC_QCH", 0x18600000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_MFC_QCH", 0x18600000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_MFC_QCH", 0x18600000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MFC_S0_PMMU0_QCH_S0", 0x18600000, 0x70f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MFC_S0_PMMU1_QCH_S0", 0x18600000, 0x70f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MFC_S0_QCH_S0", 0x18600000, 0x70fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_MFC_QCH", 0x18600000, 0x7100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_MFC_QCH", 0x18600000, 0x7104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_WFD_QCH", 0x18600000, 0x7108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MFC_CMU_MFC_CONTROLLER_OPTION", 0x18600000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x18620000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MFC_STATUS", 0x15860000, 0x2004, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CMU_MFC_CONTROLLER_OPTION", 0x18600000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONFIGURATION", 0x15860000, 0x2000, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_STATUS", 0x15860000, 0x2004, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_MFD_NOCP", 0x18800000, 0x1804, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MFD_MFD_USER", 0x18800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFD_CMU_MFD_CONTROLLER_OPTION", 0x18800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x18820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFD_CONFIGURATION", 0x15860000, 0x2040, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFD_STATUS", 0x15860000, 0x2044, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MFD_ECU", 0x18800000, 0x1800, 0xffffffff, 0, 0x15860000, 0x2044, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_MFD_NOCP", 0x18800000, 0x1804, 0xffffffff, 0, 0x15860000, 0x2044, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFD_MFD_USER", 0x18800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MFD_QCH", 0x18800000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_MFD_QCH", 0x18800000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_MFCMFD_QCH", 0x18800000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_MFCMFD_QCH", 0x18800000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF2_MFCMFD_QCH", 0x18800000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF3_MFCMFD_QCH", 0x18800000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_MFDMFC_QCH", 0x18800000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_MFDMFC_QCH", 0x18800000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF2_MFDMFC_QCH", 0x18800000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF3_MFDMFC_QCH", 0x18800000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_MFD0_INT_QCH", 0x18800000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_MFD1_INT_QCH", 0x18800000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_MFD_QCH", 0x18800000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_MFD_QCH", 0x18800000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_MFD0_INT_QCH", 0x18800000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_MFD1_INT_QCH", 0x18800000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFD_CMU_MFD_QCH", 0x18800000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFD_QCH", 0x18800000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFD_QCH_FG", 0x18800000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_MFD_QCH", 0x18800000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_MFD_QCH", 0x18800000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_MFD_QCH", 0x18800000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D3_MFD_QCH", 0x18800000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH", 0x18800000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH", 0x18800000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH", 0x18800000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH", 0x18800000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH", 0x18800000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH", 0x18800000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH", 0x18800000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH", 0x18800000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH", 0x18800000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH", 0x18800000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_MFD_QCH", 0x18800000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_MFD_QCH", 0x18800000, 0x30e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_MFD_QCH", 0x18800000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MFD_S0_PMMU0_QCH_S0", 0x18800000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MFD_S0_PMMU1_QCH_S0", 0x18800000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_MFD_S0_QCH_S0", 0x18800000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MFD_QCH", 0x18800000, 0x30f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_MFD_QCH", 0x18800000, 0x30f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_MFD_QCH", 0x18800000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ECU_MFD_QCH", 0x18800000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF0_MFCMFD_QCH", 0x18800000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF1_MFCMFD_QCH", 0x18800000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF2_MFCMFD_QCH", 0x18800000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF3_MFCMFD_QCH", 0x18800000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF0_MFDMFC_QCH", 0x18800000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF1_MFDMFC_QCH", 0x18800000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF2_MFDMFC_QCH", 0x18800000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF3_MFDMFC_QCH", 0x18800000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_MFD0_INT_QCH", 0x18800000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_MFD1_INT_QCH", 0x18800000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D0_MFD_QCH", 0x18800000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D1_MFD_QCH", 0x18800000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_MFD0_INT_QCH", 0x18800000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_MFD1_INT_QCH", 0x18800000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MFD_CMU_MFD_QCH", 0x18800000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MFD_QCH", 0x18800000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MFD_QCH_FG", 0x18800000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D0_MFD_QCH", 0x18800000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D1_MFD_QCH", 0x18800000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D2_MFD_QCH", 0x18800000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D3_MFD_QCH", 0x18800000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH", 0x18800000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH", 0x18800000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH", 0x18800000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH", 0x18800000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH", 0x18800000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH", 0x18800000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH", 0x18800000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH", 0x18800000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH", 0x18800000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH", 0x18800000, 0x70d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SIU_G_PPMU_MFD_QCH", 0x18800000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_MFD_QCH", 0x18800000, 0x70e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_MFD_QCH", 0x18800000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MFD_S0_PMMU0_QCH_S0", 0x18800000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MFD_S0_PMMU1_QCH_S0", 0x18800000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_MFD_S0_QCH_S0", 0x18800000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_MFD_QCH", 0x18800000, 0x70f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_MFD_QCH", 0x18800000, 0x70f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MFD_CMU_MFD_CONTROLLER_OPTION", 0x18800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x18820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MFD_STATUS", 0x15860000, 0x2044, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFD_CMU_MFD_CONTROLLER_OPTION", 0x18800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFD_CONFIGURATION", 0x15860000, 0x2040, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFD_STATUS", 0x15860000, 0x2044, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_DNC_NOC", 0x16500000, 0x1000, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_DNC_NOCP", 0x16500000, 0x1804, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_DNC_NOC_USER", 0x16500000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DNC_NOC_USER", 0x16500000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CMU_DNC_CONTROLLER_OPTION", 0x16500000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CLKDIVSTEP_CON", 0x16500000, 0x0834, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CLKDIVSTEP", 0x16500000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x16520000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LH_PERI", 0x16520000, 0x040c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LH_IPDNC", 0x16520000, 0x0410, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_SDMA", 0x16520000, 0x0414, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_DSP", 0x16520000, 0x0418, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_GNPU0", 0x16520000, 0x041c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_GNPU1", 0x16520000, 0x0420, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_BLK", 0x16520000, 0x0424, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CONFIGURATION", 0x15860000, 0x2380, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DNC_STATUS", 0x15860000, 0x2384, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DNC_NOC", 0x16500000, 0x1800, 0xffffffff, 0, 0x15860000, 0x2384, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DNC_NOCP", 0x16500000, 0x1804, 0xffffffff, 0, 0x15860000, 0x2384, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_DNC_NOC_USER", 0x16500000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DNC_NOC_USER", 0x16500000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ADM_DAP_DNC_QCH", 0x16500000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DNC_CMU_DNC_QCH", 0x16500000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DNC_QCH", 0x16500000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_DNC_QCH_CLK", 0x16500000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_DNC_QCH_PCLK", 0x16500000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_DNC_QCH", 0x16500000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_CTRL_DSP_DNC_QCH", 0x16500000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_CTRL_GNPU0_DNC_QCH", 0x16500000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_CTRL_GNPU1_DNC_QCH", 0x16500000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_DRAM_DSP_DNC_QCH", 0x16500000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_DRAM_GNPU0_DNC_QCH", 0x16500000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_DRAM_GNPU1_DNC_QCH", 0x16500000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_MMU_SDMA0_DNC_QCH", 0x16500000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_MMU_SDMA1_DNC_QCH", 0x16500000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_MMU_SDMA2_DNC_QCH", 0x16500000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_MMU_SDMA3_DNC_QCH", 0x16500000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_IPDNC_INT_QCH", 0x16500000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_CTRL_DNC_DSP_QCH", 0x16500000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_CTRL_DNC_GNPU0_QCH", 0x16500000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_CTRL_DNC_GNPU1_QCH", 0x16500000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_CTRL_DNC_SDMA_QCH", 0x16500000, 0x30e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_SRAM_DNC_SDMA_QCH", 0x16500000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_IPDNC_INT_QCH", 0x16500000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D0_DNC_NOCL1A_QCH", 0x16500000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D1_DNC_NOCL1A_QCH", 0x16500000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D2_DNC_NOCL1A_QCH", 0x16500000, 0x30f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D3_DNC_NOCL1A_QCH", 0x16500000, 0x30f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_DNC0_QCH", 0x16500000, 0x30fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_DNC1_QCH", 0x16500000, 0x3100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_DNC2_QCH", 0x16500000, 0x3104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_DNC3_QCH", 0x16500000, 0x3108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_IPDNC_QCH", 0x16500000, 0x310c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_DNC_QCH", 0x16500000, 0x3110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_DNC_QCH", 0x16500000, 0x3114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_DNC_QCH", 0x16500000, 0x3118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_ALIVE_DNC_QCH", 0x16500000, 0x311c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DNC_QCH", 0x16500000, 0x3120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_DNC_DSP_QCH", 0x16500000, 0x3124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_DNC_GNPU0_QCH", 0x16500000, 0x3128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_DNC_GNPU1_QCH", 0x16500000, 0x312c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_DNC_SDMA_QCH", 0x16500000, 0x3130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DNC_S0_PMMU0_QCH_S0", 0x16500000, 0x3134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DNC_S0_PMMU1_QCH_S0", 0x16500000, 0x3138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DNC_S0_PMMU2_QCH_S0", 0x16500000, 0x313c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DNC_S0_PMMU3_QCH_S0", 0x16500000, 0x3140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DNC_S0_QCH_S0", 0x16500000, 0x3144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DNC_S1_PMMU0_QCH_S0", 0x16500000, 0x3148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_DNC_S1_QCH_S0", 0x16500000, 0x314c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DNC_QCH", 0x16500000, 0x3150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_D_DNC_QCH", 0x16500000, 0x3154, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_DNC_QCH", 0x16500000, 0x3158, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_DNC_QCH", 0x16500000, 0x315c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_ADM_DAP_DNC_QCH", 0x16500000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DNC_CMU_DNC_QCH", 0x16500000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_DNC_QCH", 0x16500000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_HTU_DNC_QCH_CLK", 0x16500000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_HTU_DNC_QCH_PCLK", 0x16500000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IP_DNC_QCH", 0x16500000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_CTRL_DSP_DNC_QCH", 0x16500000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_CTRL_GNPU0_DNC_QCH", 0x16500000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_CTRL_GNPU1_DNC_QCH", 0x16500000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_DRAM_DSP_DNC_QCH", 0x16500000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_DRAM_GNPU0_DNC_QCH", 0x16500000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_DRAM_GNPU1_DNC_QCH", 0x16500000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_MMU_SDMA0_DNC_QCH", 0x16500000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_MMU_SDMA1_DNC_QCH", 0x16500000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_MMU_SDMA2_DNC_QCH", 0x16500000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_MMU_SDMA3_DNC_QCH", 0x16500000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_IPDNC_INT_QCH", 0x16500000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_CTRL_DNC_DSP_QCH", 0x16500000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_CTRL_DNC_GNPU0_QCH", 0x16500000, 0x70d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_CTRL_DNC_GNPU1_QCH", 0x16500000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_CTRL_DNC_SDMA_QCH", 0x16500000, 0x70e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_SRAM_DNC_SDMA_QCH", 0x16500000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_IPDNC_INT_QCH", 0x16500000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_TAXI_SI_D0_DNC_NOCL1A_QCH", 0x16500000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_TAXI_SI_D1_DNC_NOCL1A_QCH", 0x16500000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_TAXI_SI_D2_DNC_NOCL1A_QCH", 0x16500000, 0x70f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_TAXI_SI_D3_DNC_NOCL1A_QCH", 0x16500000, 0x70f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_DNC0_QCH", 0x16500000, 0x70fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_DNC1_QCH", 0x16500000, 0x7100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_DNC2_QCH", 0x16500000, 0x7104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_DNC3_QCH", 0x16500000, 0x7108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_IPDNC_QCH", 0x16500000, 0x710c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_S2PC_DNC_QCH", 0x16500000, 0x7110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SIU_G_PPMU_DNC_QCH", 0x16500000, 0x7114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_DNC_QCH", 0x16500000, 0x7118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_ALIVE_DNC_QCH", 0x16500000, 0x711c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_DNC_QCH", 0x16500000, 0x7120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_DNC_DSP_QCH", 0x16500000, 0x7124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_DNC_GNPU0_QCH", 0x16500000, 0x7128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_DNC_GNPU1_QCH", 0x16500000, 0x712c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_DNC_SDMA_QCH", 0x16500000, 0x7130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_DNC_S0_PMMU0_QCH_S0", 0x16500000, 0x7134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_DNC_S0_PMMU1_QCH_S0", 0x16500000, 0x7138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_DNC_S0_PMMU2_QCH_S0", 0x16500000, 0x713c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_DNC_S0_PMMU3_QCH_S0", 0x16500000, 0x7140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_DNC_S0_QCH_S0", 0x16500000, 0x7144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_DNC_S1_PMMU0_QCH_S0", 0x16500000, 0x7148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_DNC_S1_QCH_S0", 0x16500000, 0x714c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_DNC_QCH", 0x16500000, 0x7150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_TREX_D_DNC_QCH", 0x16500000, 0x7154, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_DNC_QCH", 0x16500000, 0x7158, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_DNC_QCH", 0x16500000, 0x715c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DNC_CMU_DNC_CONTROLLER_OPTION", 0x16500000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DNC_CLKDIVSTEP_CON", 0x16500000, 0x0834, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DNC_CLKDIVSTEP", 0x16500000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x16520000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LH_PERI", 0x16520000, 0x040c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LH_IPDNC", 0x16520000, 0x0410, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_SDMA", 0x16520000, 0x0414, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_DSP", 0x16520000, 0x0418, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_GNPU0", 0x16520000, 0x041c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_GNPU1", 0x16520000, 0x0420, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_BLK", 0x16520000, 0x0424, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DNC_STATUS", 0x15860000, 0x2384, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_IP_DNC_QCH", 0x16500000, 0x30a4, (0x7 << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CMU_DNC_CONTROLLER_OPTION", 0x16500000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CONFIGURATION", 0x15860000, 0x2380, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DNC_STATUS", 0x15860000, 0x2384, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_DSP_NOC", 0x16900000, 0x1000, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_DSP_NOCP", 0x16900000, 0x1804, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_DSP_NOC_USER", 0x16900000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DSP_NOC_USER", 0x16900000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CMU_DSP_CONTROLLER_OPTION", 0x16900000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CLKDIVSTEP_CON", 0x16900000, 0x0834, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CLKDIVSTEP", 0x16900000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x16920000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_IP_DSP_DRCG_EN", 0x16920000, 0x0420, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CONFIGURATION", 0x15860000, 0x23c0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DSP_STATUS", 0x15860000, 0x23c4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DSP_NOC", 0x16900000, 0x1800, 0xffffffff, 0, 0x15860000, 0x23c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_DSP_NOCP", 0x16900000, 0x1804, 0xffffffff, 0, 0x15860000, 0x23c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_DSP_NOC_USER", 0x16900000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DSP_NOC_USER", 0x16900000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DSP_CMU_DSP_QCH", 0x16900000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DSP_QCH", 0x16900000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_DSP_QCH", 0x16900000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_DSP_SDMA_QCH", 0x16900000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_CTRL_DNC_DSP_QCH", 0x16900000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_SRAM_SDMA_DSP_QCH", 0x16900000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_CTRL_DSP_DNC_QCH", 0x16900000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_DRAM_DSP_DNC_QCH", 0x16900000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DNC_DSP_QCH", 0x16900000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DSP_QCH", 0x16900000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DSP_CMU_DSP_QCH", 0x16900000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_DSP_QCH", 0x16900000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IP_DSP_QCH", 0x16900000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_DSP_SDMA_QCH", 0x16900000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_CTRL_DNC_DSP_QCH", 0x16900000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_SRAM_SDMA_DSP_QCH", 0x16900000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_CTRL_DSP_DNC_QCH", 0x16900000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_DRAM_DSP_DNC_QCH", 0x16900000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_DNC_DSP_QCH", 0x16900000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_DSP_QCH", 0x16900000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DSP_CMU_DSP_CONTROLLER_OPTION", 0x16900000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DSP_CLKDIVSTEP_CON", 0x16900000, 0x0834, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DSP_CLKDIVSTEP", 0x16900000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x16920000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_IP_DSP_DRCG_EN", 0x16920000, 0x0420, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DSP_STATUS", 0x15860000, 0x23c4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CMU_DSP_CONTROLLER_OPTION", 0x16900000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CONFIGURATION", 0x15860000, 0x23c0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DSP_STATUS", 0x15860000, 0x23c4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_VTS_DMIC", 0x15300000, 0x1000, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_VTS_NOC", 0x15300000, 0x1004, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_VTS_AUD_DMIC", 0x15300000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_VTS_CPU", 0x15300000, 0x1808, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF", 0x15300000, 0x180c, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2", 0x15300000, 0x1810, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_VTS_NOC", 0x15300000, 0x1814, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF", 0x15300000, 0x1818, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_CORE", 0x15300000, 0x181c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_US_PROX", 0x15300000, 0x1820, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE", 0x15300000, 0x1824, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_VTS_NOC_USER", 0x15300000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_VTS_DMIC_USER", 0x15300000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_VTS_RCO_USER", 0x15300000, 0x0610, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CMU_VTS_CONTROLLER_OPTION", 0x15300000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15310000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONFIGURATION", 0x15860000, 0x2400, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VTS_STATUS", 0x15860000, 0x2404, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_AUD_DMIC", 0x15300000, 0x1800, 0xffffffff, 0, 0x15860000, 0x2404, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_CPU", 0x15300000, 0x1808, 0xffffffff, 0, 0x15860000, 0x2404, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF", 0x15300000, 0x180c, 0xffffffff, 0, 0x15860000, 0x2404, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2", 0x15300000, 0x1810, 0xffffffff, 0, 0x15860000, 0x2404, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_NOC", 0x15300000, 0x1814, 0xffffffff, 0, 0x15860000, 0x2404, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF", 0x15300000, 0x1818, 0xffffffff, 0, 0x15860000, 0x2404, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_CORE", 0x15300000, 0x181c, 0xffffffff, 0, 0x15860000, 0x2404, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_US_PROX", 0x15300000, 0x1820, 0xffffffff, 0, 0x15860000, 0x2404, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE", 0x15300000, 0x1824, 0xffffffff, 0, 0x15860000, 0x2404, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_VTS_DMIC", 0x15300000, 0x1000, 0xffffffff, 0, 0x15860000, 0x2404, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_MUX_CLK_VTS_NOC", 0x15300000, 0x1004, 0xffffffff, 0, 0x15860000, 0x2404, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_VTS_NOC_USER", 0x15300000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_VTS_RCO_USER", 0x15300000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_VTS_DMIC_USER", 0x15300000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_IF0_QCH_DMIC", 0x15300000, 0x3000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_IF1_QCH_DMIC", 0x15300000, 0x3004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_IF2_QCH_DMIC", 0x15300000, 0x3008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_PDM_DELAY_REMOVER_QCH", 0x15300000, 0x300c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0", 0x15300000, 0x3010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1", 0x15300000, 0x3014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2", 0x15300000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT", 0x15300000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BAAW_VTS_QCH", 0x15300000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_IF0_QCH_PCLK", 0x15300000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_IF1_QCH_PCLK", 0x15300000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_IF2_QCH_PCLK", 0x15300000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_VTS_QCH", 0x15300000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_INTMEM_CODE_QCH", 0x15300000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_INTMEM_DATA0_QCH", 0x15300000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_INTMEM_DATA1_QCH", 0x15300000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_INTMEM_PCM_QCH", 0x15300000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_P_VC2VTS_INT_QCH", 0x15300000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_VTS2VC_INT_QCH", 0x15300000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_ABOX_VTS_QCH", 0x15300000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AP_VTS_QCH", 0x15300000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_DNC_VTS_QCH", 0x15300000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_ACLK", 0x15300000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_CCLK", 0x15300000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_PCLK", 0x15300000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK", 0x15300000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_VT_QCH_ACLK", 0x15300000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_VT_QCH_BCLK", 0x15300000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_VT_QCH_CCLK", 0x15300000, 0x3098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_VT_QCH_PCLK", 0x15300000, 0x309c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_VTS_QCH", 0x15300000, 0x30a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TIMER_QCH", 0x15300000, 0x30a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VTS_CMU_VTS_QCH", 0x15300000, 0x30a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_VTS_QCH", 0x15300000, 0x30ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_YAMIN_MCU_VTS_QCH_CLKIN", 0x15300000, 0x30b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_YAMIN_MCU_VTS_QCH_DBGCLK", 0x15300000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DMIC_IF0_QCH_DMIC", 0x15300000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DMIC_IF1_QCH_DMIC", 0x15300000, 0x7004, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_DMIC_IF2_QCH_DMIC", 0x15300000, 0x7008, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_PDM_DELAY_REMOVER_QCH", 0x15300000, 0x700c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0", 0x15300000, 0x7010, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1", 0x15300000, 0x7014, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2", 0x15300000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT", 0x15300000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BAAW_VTS_QCH", 0x15300000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DMIC_IF0_QCH_PCLK", 0x15300000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DMIC_IF1_QCH_PCLK", 0x15300000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_DMIC_IF2_QCH_PCLK", 0x15300000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_GPIO_VTS_QCH", 0x15300000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_INTMEM_CODE_QCH", 0x15300000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_INTMEM_DATA0_QCH", 0x15300000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_INTMEM_DATA1_QCH", 0x15300000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_INTMEM_PCM_QCH", 0x15300000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_P_VC2VTS_INT_QCH", 0x15300000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_VTS2VC_INT_QCH", 0x15300000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_ABOX_VTS_QCH", 0x15300000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_AP_VTS_QCH", 0x15300000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_MAILBOX_DNC_VTS_QCH", 0x15300000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_ACLK", 0x15300000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_CCLK", 0x15300000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_PCLK", 0x15300000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK", 0x15300000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SERIAL_LIF_VT_QCH_ACLK", 0x15300000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SERIAL_LIF_VT_QCH_BCLK", 0x15300000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SERIAL_LIF_VT_QCH_CCLK", 0x15300000, 0x7098, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SERIAL_LIF_VT_QCH_PCLK", 0x15300000, 0x709c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_VTS_QCH", 0x15300000, 0x70a0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_TIMER_QCH", 0x15300000, 0x70a4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VTS_CMU_VTS_QCH", 0x15300000, 0x70a8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_WDT_VTS_QCH", 0x15300000, 0x70ac, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_YAMIN_MCU_VTS_QCH_CLKIN", 0x15300000, 0x70b0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_YAMIN_MCU_VTS_QCH_DBGCLK", 0x15300000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "VTS_CMU_VTS_CONTROLLER_OPTION", 0x15300000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x15310000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "VTS_STATUS", 0x15860000, 0x2404, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CMU_VTS_CONTROLLER_OPTION", 0x15300000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONFIGURATION", 0x15860000, 0x2400, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VTS_STATUS", 0x15860000, 0x2404, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_YUVP_NOCP", 0x17a00000, 0x180c, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER", 0x17a00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CMU_YUVP_CONTROLLER_OPTION", 0x17a00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x17a20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CONFIGURATION", 0x15860000, 0x2440, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "YUVP_STATUS", 0x15860000, 0x2444, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_YUVP_NOCP", 0x17a00000, 0x180c, 0xffffffff, 0, 0x15860000, 0x2444, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER", 0x17a00000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_MCFPYUVP_QCH", 0x17a00000, 0x3018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_YUVPMCFP_QCH", 0x17a00000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_YUVP_QCH", 0x17a00000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_YUVP_QCH", 0x17a00000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_YUVP_QCH", 0x17a00000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_YUVPMCSC_QCH", 0x17a00000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_YUVP_QCH", 0x17a00000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_YUVP_QCH", 0x17a00000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_YUVP_QCH", 0x17a00000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_YUVP_QCH", 0x17a00000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_YUVP_QCH", 0x17a00000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_YUVP_S0_PMMU1_QCH_S0", 0x17a00000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_YUVP_S0_PMMU0_QCH_S0", 0x17a00000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_YUVP_S0_QCH_S0", 0x17a00000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_YUVP_QCH", 0x17a00000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_YUVP_QCH", 0x17a00000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_YUVP_CMU_YUVP_QCH", 0x17a00000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_YUVP_QCH", 0x17a00000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_YUVP_QCH_VOTF0", 0x17a00000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF_MCFPYUVP_QCH", 0x17a00000, 0x7018, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF_YUVPMCFP_QCH", 0x17a00000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D0_YUVP_QCH", 0x17a00000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D1_YUVP_QCH", 0x17a00000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_YUVP_QCH", 0x17a00000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF_YUVPMCSC_QCH", 0x17a00000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D1_YUVP_QCH", 0x17a00000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SIU_G_PPMU_YUVP_QCH", 0x17a00000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D0_YUVP_QCH", 0x17a00000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_YUVP_QCH", 0x17a00000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_YUVP_QCH", 0x17a00000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_YUVP_S0_PMMU1_QCH_S0", 0x17a00000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_YUVP_S0_PMMU0_QCH_S0", 0x17a00000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_YUVP_S0_QCH_S0", 0x17a00000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_YUVP_QCH", 0x17a00000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_YUVP_QCH", 0x17a00000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_YUVP_CMU_YUVP_QCH", 0x17a00000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_YUVP_QCH", 0x17a00000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_YUVP_QCH_VOTF0", 0x17a00000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "YUVP_CMU_YUVP_CONTROLLER_OPTION", 0x17a00000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x17a20000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "YUVP_STATUS", 0x15860000, 0x2444, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CMU_YUVP_CONTROLLER_OPTION", 0x17a00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CONFIGURATION", 0x15860000, 0x2440, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "YUVP_STATUS", 0x15860000, 0x2444, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_MUX_CLK_SDMA_NOC", 0x16700000, 0x1000, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_SDMA_NOCP", 0x16700000, 0x1804, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_SDMA_NOC_USER", 0x16700000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER", 0x16700000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CMU_SDMA_CONTROLLER_OPTION", 0x16700000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CLKDIVSTEP_CON", 0x16700000, 0x0834, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CLKDIVSTEP", 0x16700000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x16720000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_SDMA_DRCG_EN", 0x16720000, 0x041c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_IP_SDMA_WRAP_DRCG_EN", 0x16720000, 0x0420, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CONFIGURATION", 0x15860000, 0x2480, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SDMA_STATUS", 0x15860000, 0x2484, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_SDMA_NOC", 0x16700000, 0x1800, 0xffffffff, 0, 0x15860000, 0x2484, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_SDMA_NOCP", 0x16700000, 0x1804, 0xffffffff, 0, 0x15860000, 0x2484, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_SDMA_NOC_USER", 0x16700000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER", 0x16700000, 0x0620, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BAAW_SDMACHUBVTS_QCH", 0x16700000, 0x30b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_SDMA_QCH", 0x16700000, 0x30b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_SDMA_WRAP_QCH", 0x16700000, 0x30bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_SDMA_WRAP_QCH_2", 0x16700000, 0x30c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_DSP_SDMA_QCH", 0x16700000, 0x30c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDREQ0_GNPU0_SDMA_QCH", 0x16700000, 0x30c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDREQ0_GNPU1_SDMA_QCH", 0x16700000, 0x30cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDREQ1_GNPU0_SDMA_QCH", 0x16700000, 0x30d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDREQ1_GNPU1_SDMA_QCH", 0x16700000, 0x30d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDREQ2_GNPU0_SDMA_QCH", 0x16700000, 0x30d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDREQ2_GNPU1_SDMA_QCH", 0x16700000, 0x30dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDREQ3_GNPU0_SDMA_QCH", 0x16700000, 0x30e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDREQ3_GNPU1_SDMA_QCH", 0x16700000, 0x30e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDREQ4_GNPU0_SDMA_QCH", 0x16700000, 0x30e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDREQ4_GNPU1_SDMA_QCH", 0x16700000, 0x30ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDREQ5_GNPU0_SDMA_QCH", 0x16700000, 0x30f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_RDREQ5_GNPU1_SDMA_QCH", 0x16700000, 0x30f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_WR0_GNPU0_SDMA_QCH", 0x16700000, 0x30f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_WR0_GNPU1_SDMA_QCH", 0x16700000, 0x30fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_WR1_GNPU0_SDMA_QCH", 0x16700000, 0x3100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_WR1_GNPU1_SDMA_QCH", 0x16700000, 0x3104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_WR2_GNPU0_SDMA_QCH", 0x16700000, 0x3108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_D_SRAM_WR2_GNPU1_SDMA_QCH", 0x16700000, 0x310c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_UFDSDMA_QCH", 0x16700000, 0x3110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_CSTFIFO_SDMA_GNPU0_QCH", 0x16700000, 0x3114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_CSTFIFO_SDMA_GNPU1_QCH", 0x16700000, 0x3118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDRSP0_SDMA_GNPU0_QCH", 0x16700000, 0x311c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDRSP0_SDMA_GNPU1_QCH", 0x16700000, 0x3120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDRSP1_SDMA_GNPU0_QCH", 0x16700000, 0x3124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDRSP1_SDMA_GNPU1_QCH", 0x16700000, 0x3128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDRSP2_SDMA_GNPU0_QCH", 0x16700000, 0x312c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDRSP2_SDMA_GNPU1_QCH", 0x16700000, 0x3130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDRSP3_SDMA_GNPU0_QCH", 0x16700000, 0x3134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDRSP3_SDMA_GNPU1_QCH", 0x16700000, 0x3138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDRSP4_SDMA_GNPU0_QCH", 0x16700000, 0x313c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDRSP4_SDMA_GNPU1_QCH", 0x16700000, 0x3140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDRSP5_SDMA_GNPU0_QCH", 0x16700000, 0x3144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_D_SRAM_RDRSP5_SDMA_GNPU1_QCH", 0x16700000, 0x3148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_CTRL_DNC_SDMA_QCH", 0x16700000, 0x314c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_SRAM_DNC_SDMA_QCH", 0x16700000, 0x3150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_MMU_SDMA0_DNC_QCH", 0x16700000, 0x3154, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_MMU_SDMA1_DNC_QCH", 0x16700000, 0x3158, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_MMU_SDMA2_DNC_QCH", 0x16700000, 0x315c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_MMU_SDMA3_DNC_QCH", 0x16700000, 0x3160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D_SRAM_SDMA_DSP_QCH", 0x16700000, 0x3164, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SDMA_CMU_SDMA_QCH", 0x16700000, 0x3168, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_D_UFDSDMA_QCH", 0x16700000, 0x316c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DNC_SDMA_QCH", 0x16700000, 0x3170, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_SDMACHUBVTS_QCH", 0x16700000, 0x3174, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_SDMA_QCH", 0x16700000, 0x3178, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BAAW_SDMACHUBVTS_QCH", 0x16700000, 0x70b4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_SDMA_QCH", 0x16700000, 0x70b8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IP_SDMA_WRAP_QCH", 0x16700000, 0x70bc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_IP_SDMA_WRAP_QCH_2", 0x16700000, 0x70c0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_DSP_SDMA_QCH", 0x16700000, 0x70c4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDREQ0_GNPU0_SDMA_QCH", 0x16700000, 0x70c8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDREQ0_GNPU1_SDMA_QCH", 0x16700000, 0x70cc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDREQ1_GNPU0_SDMA_QCH", 0x16700000, 0x70d0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDREQ1_GNPU1_SDMA_QCH", 0x16700000, 0x70d4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDREQ2_GNPU0_SDMA_QCH", 0x16700000, 0x70d8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDREQ2_GNPU1_SDMA_QCH", 0x16700000, 0x70dc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDREQ3_GNPU0_SDMA_QCH", 0x16700000, 0x70e0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDREQ3_GNPU1_SDMA_QCH", 0x16700000, 0x70e4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDREQ4_GNPU0_SDMA_QCH", 0x16700000, 0x70e8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDREQ4_GNPU1_SDMA_QCH", 0x16700000, 0x70ec, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDREQ5_GNPU0_SDMA_QCH", 0x16700000, 0x70f0, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_RDREQ5_GNPU1_SDMA_QCH", 0x16700000, 0x70f4, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_WR0_GNPU0_SDMA_QCH", 0x16700000, 0x70f8, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_WR0_GNPU1_SDMA_QCH", 0x16700000, 0x70fc, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_WR1_GNPU0_SDMA_QCH", 0x16700000, 0x7100, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_WR1_GNPU1_SDMA_QCH", 0x16700000, 0x7104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_WR2_GNPU0_SDMA_QCH", 0x16700000, 0x7108, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_D_SRAM_WR2_GNPU1_SDMA_QCH", 0x16700000, 0x710c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF_UFDSDMA_QCH", 0x16700000, 0x7110, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_CSTFIFO_SDMA_GNPU0_QCH", 0x16700000, 0x7114, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_CSTFIFO_SDMA_GNPU1_QCH", 0x16700000, 0x7118, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDRSP0_SDMA_GNPU0_QCH", 0x16700000, 0x711c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDRSP0_SDMA_GNPU1_QCH", 0x16700000, 0x7120, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDRSP1_SDMA_GNPU0_QCH", 0x16700000, 0x7124, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDRSP1_SDMA_GNPU1_QCH", 0x16700000, 0x7128, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDRSP2_SDMA_GNPU0_QCH", 0x16700000, 0x712c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDRSP2_SDMA_GNPU1_QCH", 0x16700000, 0x7130, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDRSP3_SDMA_GNPU0_QCH", 0x16700000, 0x7134, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDRSP3_SDMA_GNPU1_QCH", 0x16700000, 0x7138, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDRSP4_SDMA_GNPU0_QCH", 0x16700000, 0x713c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDRSP4_SDMA_GNPU1_QCH", 0x16700000, 0x7140, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDRSP5_SDMA_GNPU0_QCH", 0x16700000, 0x7144, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_D_SRAM_RDRSP5_SDMA_GNPU1_QCH", 0x16700000, 0x7148, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_CTRL_DNC_SDMA_QCH", 0x16700000, 0x714c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_SRAM_DNC_SDMA_QCH", 0x16700000, 0x7150, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_MMU_SDMA0_DNC_QCH", 0x16700000, 0x7154, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_MMU_SDMA1_DNC_QCH", 0x16700000, 0x7158, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_MMU_SDMA2_DNC_QCH", 0x16700000, 0x715c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_MMU_SDMA3_DNC_QCH", 0x16700000, 0x7160, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D_SRAM_SDMA_DSP_QCH", 0x16700000, 0x7164, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SDMA_CMU_SDMA_QCH", 0x16700000, 0x7168, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_D_UFDSDMA_QCH", 0x16700000, 0x716c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_DNC_SDMA_QCH", 0x16700000, 0x7170, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_SDMACHUBVTS_QCH", 0x16700000, 0x7174, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_SDMA_QCH", 0x16700000, 0x7178, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SDMA_CMU_SDMA_CONTROLLER_OPTION", 0x16700000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SDMA_CLKDIVSTEP_CON", 0x16700000, 0x0834, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SDMA_CLKDIVSTEP", 0x16700000, 0x0830, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x16720000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_SDMA_DRCG_EN", 0x16720000, 0x041c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_IP_SDMA_WRAP_DRCG_EN", 0x16720000, 0x0420, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "SDMA_STATUS", 0x15860000, 0x2484, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CMU_SDMA_CONTROLLER_OPTION", 0x16700000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CONFIGURATION", 0x15860000, 0x2480, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SDMA_STATUS", 0x15860000, 0x2484, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_UFD_I2C", 0x15000000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_UFD_NOC", 0x15000000, 0x1804, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_UFD_NOC_USER", 0x15000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_UFD_PERI_USER", 0x15000000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UFD_CMU_UFD_CONTROLLER_OPTION", 0x15000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15150000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UFD_CONFIGURATION", 0x15860000, 0x2500, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "UFD_STATUS", 0x15860000, 0x2504, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_UFD_I2C", 0x15000000, 0x1800, 0xffffffff, 0, 0x15860000, 0x2504, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_UFD_NOC", 0x15000000, 0x1804, 0xffffffff, 0, 0x15860000, 0x2504, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_UFD_NOC_USER", 0x15000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_UFD_PERI_USER", 0x15000000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BAAW_D_UFDSDMA_QCH", 0x15000000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_UFD_QCH", 0x15000000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_UFD_QCH", 0x15000000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I3C_UFD_QCH_PCLK", 0x15000000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I3C_UFD_QCH_SCLK", 0x15000000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_UFDSDMA_QCH", 0x15000000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PDMA_UFD_QCH", 0x15000000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D_UFD_QCH", 0x15000000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFDSDMA_SW_RESET_QCH", 0x15000000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSISUFD_SW_RESET_QCH", 0x15000000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH", 0x15000000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_UFD_QCH", 0x15000000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_OTF_CSISUFD_QCH", 0x15000000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_UFD_QCH", 0x15000000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_CMGPUFD_QCH", 0x15000000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_UFD_QCH", 0x15000000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_D_UFDSDMA_QCH", 0x15000000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_D_UFD_QCH", 0x15000000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_UFDCSIS_QCH", 0x15000000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SRAM_MIU_UFD_QCH", 0x15000000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_UFD_S0_PMMU0_QCH_S0", 0x15000000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_UFD_S0_QCH_S0", 0x15000000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_UFD_QCH", 0x15000000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_UFD_SECURE_QCH", 0x15000000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_UFD_CMU_UFD_QCH", 0x15000000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_UFD_QCH", 0x15000000, 0x3090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D_UFD_QCH", 0x15000000, 0x3094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_BAAW_D_UFDSDMA_QCH", 0x15000000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_UFD_QCH", 0x15000000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I2C_UFD_QCH", 0x15000000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I3C_UFD_QCH_PCLK", 0x15000000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_I3C_UFD_QCH_SCLK", 0x15000000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF_UFDSDMA_QCH", 0x15000000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PDMA_UFD_QCH", 0x15000000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D_UFD_QCH", 0x15000000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_LH_AST_SI_OTF_UFDSDMA_SW_RESET_QCH", 0x15000000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSISUFD_SW_RESET_QCH", 0x15000000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH", 0x15000000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_S2PC_UFD_QCH", 0x15000000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_MI_OTF_CSISUFD_QCH", 0x15000000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_UFD_QCH", 0x15000000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_CMGPUFD_QCH", 0x15000000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_UFD_QCH", 0x15000000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_D_UFDSDMA_QCH", 0x15000000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_D_UFD_QCH", 0x15000000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_SI_P_UFDCSIS_QCH", 0x15000000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SRAM_MIU_UFD_QCH", 0x15000000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_UFD_S0_PMMU0_QCH_S0", 0x15000000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_UFD_S0_QCH_S0", 0x15000000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_UFD_QCH", 0x15000000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_UFD_SECURE_QCH", 0x15000000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_UFD_CMU_UFD_QCH", 0x15000000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_UFD_QCH", 0x15000000, 0x7090, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_D_UFD_QCH", 0x15000000, 0x7094, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "UFD_CMU_UFD_CONTROLLER_OPTION", 0x15000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x15150000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "UFD_STATUS", 0x15860000, 0x2504, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UFD_CMU_UFD_CONTROLLER_OPTION", 0x15000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UFD_CONFIGURATION", 0x15860000, 0x2500, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "UFD_STATUS", 0x15860000, 0x2504, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_RGBP_NOCP", 0x17800000, 0x1804, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER", 0x17800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CMU_RGBP_CONTROLLER_OPTION", 0x17800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x17820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CONFIGURATION", 0x15860000, 0x2280, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "RGBP_STATUS", 0x15860000, 0x2284, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_RGBP_NOCP", 0x17800000, 0x1804, 0xffffffff, 0, 0x15860000, 0x2284, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER", 0x17800000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_RGBP_QCH", 0x17800000, 0x301c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_BRPRGBP_QCH", 0x17800000, 0x3020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_RGBPMCFP_QCH", 0x17800000, 0x3024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_D_BRPRGBP_QCH", 0x17800000, 0x3028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_RGBP_QCH", 0x17800000, 0x302c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_RGBP_QCH", 0x17800000, 0x3030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_L_SIU_RGBP_QCH", 0x17800000, 0x3034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_RGBP_QCH", 0x17800000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_RGBP_QCH", 0x17800000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RGBP_CMU_RGBP_QCH", 0x17800000, 0x3040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RGBP_QCH", 0x17800000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RGBP_QCH_VOTF0", 0x17800000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RGBP_QCH_VOTF1", 0x17800000, 0x304c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_RGBP_QCH", 0x17800000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_RGBP_QCH", 0x17800000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_RGBP_S0_PMMU0_QCH_S0", 0x17800000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_RGBP_S0_PMMU1_QCH_S0", 0x17800000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_RGBP_S0_QCH_S0", 0x17800000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_RGBP_QCH", 0x17800000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_RGBP_QCH", 0x17800000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_RGBP_QCH", 0x17800000, 0x701c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_MI_OTF_BRPRGBP_QCH", 0x17800000, 0x7020, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AST_SI_OTF_RGBPMCFP_QCH", 0x17800000, 0x7024, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_D_BRPRGBP_QCH", 0x17800000, 0x7028, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D0_RGBP_QCH", 0x17800000, 0x702c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_D1_RGBP_QCH", 0x17800000, 0x7030, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_L_SIU_RGBP_QCH", 0x17800000, 0x7034, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D0_RGBP_QCH", 0x17800000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D1_RGBP_QCH", 0x17800000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RGBP_CMU_RGBP_QCH", 0x17800000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RGBP_QCH", 0x17800000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RGBP_QCH_VOTF0", 0x17800000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RGBP_QCH_VOTF1", 0x17800000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_RGBP_QCH", 0x17800000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_RGBP_QCH", 0x17800000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_RGBP_S0_PMMU0_QCH_S0", 0x17800000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_RGBP_S0_PMMU1_QCH_S0", 0x17800000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_RGBP_S0_QCH_S0", 0x17800000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_RGBP_QCH", 0x17800000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_RGBP_QCH", 0x17800000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "RGBP_CMU_RGBP_CONTROLLER_OPTION", 0x17800000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x17820000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "RGBP_STATUS", 0x15860000, 0x2284, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CMU_RGBP_CONTROLLER_OPTION", 0x17800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CONFIGURATION", 0x15860000, 0x2280, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "RGBP_STATUS", 0x15860000, 0x2284, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_ICPU_NOCP", 0x18000000, 0x1800, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_DIV_CLK_ICPU_PCLKDBG", 0x18000000, 0x1804, (0x1f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_ICPU_NOC_0_USER", 0x18000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_ICPU_NOC_1_USER", 0x18000000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CMU_ICPU_CONTROLLER_OPTION", 0x18000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x18020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CONFIGURATION", 0x15860000, 0x22c0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ICPU_STATUS", 0x15860000, 0x22c4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ICPU_NOCP", 0x18000000, 0x1800, 0xffffffff, 0, 0x15860000, 0x22c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_DIV_CLK_ICPU_PCLKDBG", 0x18000000, 0x1804, 0xffffffff, 0, 0x15860000, 0x22c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_ICPU_NOC_0_USER", 0x18000000, 0x0600, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_ICPU_NOC_1_USER", 0x18000000, 0x0610, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_ICPU_QCH", 0x18000000, 0x3038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_CMU_ICPU_QCH", 0x18000000, 0x303c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_CPU_SI", 0x18000000, 0x3044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_NEON", 0x18000000, 0x3048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_PERI_MI", 0x18000000, 0x3050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D_ICPU_QCH", 0x18000000, 0x3054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ICPU0_INT_QCH", 0x18000000, 0x3058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ICPU1_INT_QCH", 0x18000000, 0x305c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ICPU0_INT_QCH", 0x18000000, 0x3060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ICPU1_INT_QCH", 0x18000000, 0x3064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D_ICPU_QCH", 0x18000000, 0x3068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH", 0x18000000, 0x306c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH", 0x18000000, 0x3070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH", 0x18000000, 0x3074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_ICPU_QCH", 0x18000000, 0x3078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_ICPU_QCH", 0x18000000, 0x307c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_ICPU_S0_PMMU0_QCH_S0", 0x18000000, 0x3080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_ICPU_S0_QCH_S0", 0x18000000, 0x3084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_ICPU_QCH", 0x18000000, 0x3088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_ICPU_QCH", 0x18000000, 0x308c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMYQCH_CON_ICPU_QCH_DAP", 0x18000000, 0x7000, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_D_TZPC_ICPU_QCH", 0x18000000, 0x7038, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ICPU_CMU_ICPU_QCH", 0x18000000, 0x703c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ICPU_QCH_CPU0", 0x18000000, 0x7040, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ICPU_QCH_CPU_SI", 0x18000000, 0x7044, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ICPU_QCH_NEON", 0x18000000, 0x7048, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ICPU_QCH_PERI", 0x18000000, 0x704c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_ICPU_QCH_PERI_MI", 0x18000000, 0x7050, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_ACEL_SI_D_ICPU_QCH", 0x18000000, 0x7054, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_ICPU0_INT_QCH", 0x18000000, 0x7058, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_MI_ICPU1_INT_QCH", 0x18000000, 0x705c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_ICPU0_INT_QCH", 0x18000000, 0x7060, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_LH_AXI_SI_ICPU1_INT_QCH", 0x18000000, 0x7064, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_PPMU_D_ICPU_QCH", 0x18000000, 0x7068, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_ICPU_CORE_QCH", 0x18000000, 0x706c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH", 0x18000000, 0x7070, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH", 0x18000000, 0x7074, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AST_SI_G_PPMU_ICPU_QCH", 0x18000000, 0x7078, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SLH_AXI_MI_P_ICPU_QCH", 0x18000000, 0x707c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_ICPU_S0_PMMU0_QCH_S0", 0x18000000, 0x7080, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSMMU_ICPU_S0_QCH_S0", 0x18000000, 0x7084, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_SYSREG_ICPU_QCH", 0x18000000, 0x7088, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QCH_CON_VGEN_LITE_ICPU_QCH", 0x18000000, 0x708c, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "ICPU_CMU_ICPU_CONTROLLER_OPTION", 0x18000000, 0x0800, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x18020000, 0x0104, 0xffffffff, 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "ICPU_STATUS", 0x15860000, 0x22c4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CMU_ICPU_CONTROLLER_OPTION", 0x18000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CONFIGURATION", 0x15860000, 0x22c0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ICPU_STATUS", 0x15860000, 0x22c4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};


enum pmucal_local_pdnum {
	PD_AUD,
	PD_BRP,
	PD_NOCL1C,
	PD_CHUB,
	PD_CSIS,
	PD_CSTAT,
	PD_AOCCSIS,
	PD_DPUB,
	PD_DPUF0,
	PD_DPUF1,
	PD_CHUBVTS,
	PD_G3DCORE,
	PD_STRONG,
	PD_GNPU0,
	PD_GNPU1,
	PD_HSI0,
	PD_HSI1,
	PD_LME,
	PD_M2M,
	PD_MCSC,
	PD_MCFP,
	PD_MFC,
	PD_MFD,
	PD_DNC,
	PD_DSP,
	PD_VTS,
	PD_YUVP,
	PD_SDMA,
	PD_UFD,
	PD_RGBP,
	PD_ICPU,
	PD_G3DIFPO,
	PD_MAX,
};

struct pmucal_pd pmucal_pd_list[PMUCAL_NUM_PDS] = {
	PMUCAL_PD_DESC(PD_AUD, "blkpwr_aud", aud_cmu_init, aud_on, aud_save, aud_off, aud_status),
	PMUCAL_PD_DESC(PD_BRP, "blkpwr_brp", brp_cmu_init, brp_on, brp_save, brp_off, brp_status),
	PMUCAL_PD_DESC(PD_NOCL1C, "blkpwr_nocl1c", nocl1c_cmu_init, nocl1c_on, nocl1c_save, nocl1c_off, nocl1c_status),
	PMUCAL_PD_DESC(PD_CHUB, "blkpwr_chub", chub_cmu_init, chub_on, chub_save, chub_off, chub_status),
	PMUCAL_PD_DESC(PD_CSIS, "blkpwr_csis", csis_cmu_init, csis_on, csis_save, csis_off, csis_status),
	PMUCAL_PD_DESC(PD_CSTAT, "blkpwr_cstat", cstat_cmu_init, cstat_on, cstat_save, cstat_off, cstat_status),
	PMUCAL_PD_DESC(PD_AOCCSIS, "blkpwr_aoccsis", aoccsis_cmu_init, aoccsis_on, aoccsis_save, aoccsis_off, aoccsis_status),
	PMUCAL_PD_DESC(PD_DPUB, "blkpwr_dpub", dpub_cmu_init, dpub_on, dpub_save, dpub_off, dpub_status),
	PMUCAL_PD_DESC(PD_DPUF0, "blkpwr_dpuf0", dpuf0_cmu_init, dpuf0_on, dpuf0_save, dpuf0_off, dpuf0_status),
	PMUCAL_PD_DESC(PD_DPUF1, "blkpwr_dpuf1", dpuf1_cmu_init, dpuf1_on, dpuf1_save, dpuf1_off, dpuf1_status),
	PMUCAL_PD_DESC(PD_CHUBVTS, "blkpwr_chubvts", chubvts_cmu_init, chubvts_on, chubvts_save, chubvts_off, chubvts_status),
	PMUCAL_PD_DESC(PD_G3DCORE, "blkpwr_g3dcore", g3dcore_cmu_init, g3dcore_on, g3dcore_save, g3dcore_off, g3dcore_status),
	PMUCAL_PD_DESC(PD_STRONG, "blkpwr_strong", strong_cmu_init, strong_on, strong_save, strong_off, strong_status),
	PMUCAL_PD_DESC(PD_GNPU0, "blkpwr_gnpu0", gnpu0_cmu_init, gnpu0_on, gnpu0_save, gnpu0_off, gnpu0_status),
	PMUCAL_PD_DESC(PD_GNPU1, "blkpwr_gnpu1", gnpu1_cmu_init, gnpu1_on, gnpu1_save, gnpu1_off, gnpu1_status),
	PMUCAL_PD_DESC(PD_HSI0, "blkpwr_hsi0", hsi0_cmu_init, hsi0_on, hsi0_save, hsi0_off, hsi0_status),
	PMUCAL_PD_DESC(PD_HSI1, "blkpwr_hsi1", hsi1_cmu_init, hsi1_on, hsi1_save, hsi1_off, hsi1_status),
	PMUCAL_PD_DESC(PD_LME, "blkpwr_lme", lme_cmu_init, lme_on, lme_save, lme_off, lme_status),
	PMUCAL_PD_DESC(PD_M2M, "blkpwr_m2m", m2m_cmu_init, m2m_on, m2m_save, m2m_off, m2m_status),
	PMUCAL_PD_DESC(PD_MCSC, "blkpwr_mcsc", mcsc_cmu_init, mcsc_on, mcsc_save, mcsc_off, mcsc_status),
	PMUCAL_PD_DESC(PD_MCFP, "blkpwr_mcfp", mcfp_cmu_init, mcfp_on, mcfp_save, mcfp_off, mcfp_status),
	PMUCAL_PD_DESC(PD_MFC, "blkpwr_mfc", mfc_cmu_init, mfc_on, mfc_save, mfc_off, mfc_status),
	PMUCAL_PD_DESC(PD_MFD, "blkpwr_mfd", mfd_cmu_init, mfd_on, mfd_save, mfd_off, mfd_status),
	PMUCAL_PD_DESC(PD_DNC, "blkpwr_dnc", dnc_cmu_init, dnc_on, dnc_save, dnc_off, dnc_status),
	PMUCAL_PD_DESC(PD_DSP, "blkpwr_dsp", dsp_cmu_init, dsp_on, dsp_save, dsp_off, dsp_status),
	PMUCAL_PD_DESC(PD_VTS, "blkpwr_vts", vts_cmu_init, vts_on, vts_save, vts_off, vts_status),
	PMUCAL_PD_DESC(PD_YUVP, "blkpwr_yuvp", yuvp_cmu_init, yuvp_on, yuvp_save, yuvp_off, yuvp_status),
	PMUCAL_PD_DESC(PD_SDMA, "blkpwr_sdma", sdma_cmu_init, sdma_on, sdma_save, sdma_off, sdma_status),
	PMUCAL_PD_DESC(PD_UFD, "blkpwr_ufd", ufd_cmu_init, ufd_on, ufd_save, ufd_off, ufd_status),
	PMUCAL_PD_DESC(PD_RGBP, "blkpwr_rgbp", rgbp_cmu_init, rgbp_on, rgbp_save, rgbp_off, rgbp_status),
	PMUCAL_PD_DESC(PD_ICPU, "blkpwr_icpu", icpu_cmu_init, icpu_on, icpu_save, icpu_off, icpu_status),
	PMUCAL_PD_DESC(PD_G3DIFPO, "blkpwr_g3difpo", g3dcore_cmu_init, g3dcore_on, g3dcore_save, g3dcore_ifpo_off, g3dcore_status),
};
unsigned int pmucal_pd_list_size = ARRAY_SIZE(pmucal_pd_list);
#else


enum pmucal_local_pdnum {
	PD_MAX,
};

struct pmucal_pd pmucal_pd_list[PMUCAL_NUM_PDS] = {
};
unsigned int pmucal_pd_list_size = ARRAY_SIZE(pmucal_pd_list);
#endif
