Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Apr 11 16:37:22 2022
| Host         : DIGITAL-21 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_object_drawer_timing_summary_routed.rpt -pb top_object_drawer_timing_summary_routed.pb -rpx top_object_drawer_timing_summary_routed.rpx -warn_on_violation
| Design       : top_object_drawer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.146        0.000                      0                  310        0.079        0.000                      0                  310        3.000        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_100_clk_generator   {0.000 5.000}      10.000          100.000         
  clk_25_clk_generator    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_generator  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100_clk_generator         4.146        0.000                      0                  119        0.218        0.000                      0                  119        4.500        0.000                       0                    26  
  clk_25_clk_generator         35.342        0.000                      0                  191        0.079        0.000                      0                  191       19.500        0.000                       0                    35  
  clkfbout_clk_generator                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_generator
  To Clock:  clk_100_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 VLineDrawer_inst/bit_tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 0.944ns (18.755%)  route 4.089ns (81.245%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 7.959 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.569    -2.450    VLineDrawer_inst/clk_100
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  VLineDrawer_inst/bit_tracker_reg[5]/Q
                         net (fo=6, routed)           1.044    -0.950    VLineDrawer_inst/bit_tracker_reg[5]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    -0.826 r  VLineDrawer_inst/ram_reg_0_0_i_12/O
                         net (fo=2, routed)           0.688    -0.138    VLineDrawer_inst/ram_reg_0_0_i_12_n_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124    -0.014 r  VLineDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=10, routed)          0.447     0.434    VLineDrawer_inst/vga_y[7]
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.124     0.558 r  VLineDrawer_inst/ram_reg_2_0_i_2/O
                         net (fo=8, routed)           1.201     1.758    BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_0[0]
    SLICE_X8Y61          LUT3 (Prop_lut3_I2_O)        0.116     1.874 r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.710     2.584    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y13         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.472     7.959    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X0Y13         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/CLKARDCLK
                         clock pessimism             -0.505     7.453    
                         clock uncertainty           -0.077     7.377    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647     6.730    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1
  -------------------------------------------------------------------
                         required time                          6.730    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 VLineDrawer_inst/bit_tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 0.828ns (16.866%)  route 4.081ns (83.134%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 7.959 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.569    -2.450    VLineDrawer_inst/clk_100
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  VLineDrawer_inst/bit_tracker_reg[5]/Q
                         net (fo=6, routed)           1.044    -0.950    VLineDrawer_inst/bit_tracker_reg[5]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    -0.826 r  VLineDrawer_inst/ram_reg_0_0_i_12/O
                         net (fo=2, routed)           0.688    -0.138    VLineDrawer_inst/ram_reg_0_0_i_12_n_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124    -0.014 r  VLineDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=10, routed)          0.447     0.434    VLineDrawer_inst/vga_y[7]
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.124     0.558 r  VLineDrawer_inst/ram_reg_2_0_i_2/O
                         net (fo=8, routed)           1.902     2.460    BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_0[0]
    RAMB36_X0Y13         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.472     7.959    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X0Y13         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/CLKARDCLK
                         clock pessimism             -0.505     7.453    
                         clock uncertainty           -0.077     7.377    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     6.845    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1
  -------------------------------------------------------------------
                         required time                          6.845    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.402ns  (required time - arrival time)
  Source:                 VLineDrawer_inst/bit_tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.144ns (23.961%)  route 3.630ns (76.039%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 7.968 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.569    -2.450    VLineDrawer_inst/clk_100
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  VLineDrawer_inst/bit_tracker_reg[5]/Q
                         net (fo=6, routed)           1.044    -0.950    VLineDrawer_inst/bit_tracker_reg[5]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    -0.826 r  VLineDrawer_inst/ram_reg_0_0_i_12/O
                         net (fo=2, routed)           0.688    -0.138    VLineDrawer_inst/ram_reg_0_0_i_12_n_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124    -0.014 f  VLineDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=10, routed)          0.447     0.434    VLineDrawer_inst/vga_y[7]
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.117     0.551 r  VLineDrawer_inst/ram_reg_0_0_i_11/O
                         net (fo=8, routed)           0.952     1.503    BitmapToVga_inst/VgaRam_inst/WEA[0]
    SLICE_X8Y55          LUT3 (Prop_lut3_I2_O)        0.323     1.826 f  BitmapToVga_inst/VgaRam_inst/ram_reg_1_1_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.499     2.325    BitmapToVga_inst/VgaRam_inst/ram_reg_1_1_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y11         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.481     7.968    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X0Y11         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/CLKARDCLK
                         clock pessimism             -0.505     7.462    
                         clock uncertainty           -0.077     7.386    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.659     6.727    BitmapToVga_inst/VgaRam_inst/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                  4.402    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 VLineDrawer_inst/bit_tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 0.978ns (20.684%)  route 3.750ns (79.316%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.569    -2.450    VLineDrawer_inst/clk_100
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  VLineDrawer_inst/bit_tracker_reg[5]/Q
                         net (fo=6, routed)           1.044    -0.950    VLineDrawer_inst/bit_tracker_reg[5]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    -0.826 r  VLineDrawer_inst/ram_reg_0_0_i_12/O
                         net (fo=2, routed)           0.688    -0.138    VLineDrawer_inst/ram_reg_0_0_i_12_n_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124    -0.014 r  VLineDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=10, routed)          0.447     0.434    VLineDrawer_inst/vga_y[7]
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.124     0.558 r  VLineDrawer_inst/ram_reg_2_0_i_2/O
                         net (fo=8, routed)           1.035     1.592    BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_0[0]
    SLICE_X8Y37          LUT3 (Prop_lut3_I2_O)        0.150     1.742 r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.536     2.279    BitmapToVga_inst/VgaRam_inst/ram_reg_3_0_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y7          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.490     7.976    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X0Y7          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKARDCLK
                         clock pessimism             -0.411     7.565    
                         clock uncertainty           -0.077     7.488    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647     6.841    BitmapToVga_inst/VgaRam_inst/ram_reg_3_0
  -------------------------------------------------------------------
                         required time                          6.841    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 VLineDrawer_inst/bit_tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 0.952ns (19.767%)  route 3.864ns (80.233%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.569    -2.450    VLineDrawer_inst/clk_100
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  VLineDrawer_inst/bit_tracker_reg[5]/Q
                         net (fo=6, routed)           1.044    -0.950    VLineDrawer_inst/bit_tracker_reg[5]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    -0.826 r  VLineDrawer_inst/ram_reg_0_0_i_12/O
                         net (fo=2, routed)           0.688    -0.138    VLineDrawer_inst/ram_reg_0_0_i_12_n_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124    -0.014 r  VLineDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=10, routed)          0.447     0.434    VLineDrawer_inst/vga_y[7]
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.124     0.558 r  VLineDrawer_inst/ram_reg_2_0_i_2/O
                         net (fo=8, routed)           1.201     1.758    BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_0[0]
    SLICE_X8Y61          LUT3 (Prop_lut3_I2_O)        0.124     1.882 r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_1_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.484     2.367    BitmapToVga_inst/VgaRam_inst/ram_reg_2_1_ENARDEN_cooolgate_en_sig_8
    RAMB36_X0Y12         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.477     7.964    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X0Y12         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/CLKARDCLK
                         clock pessimism             -0.505     7.458    
                         clock uncertainty           -0.077     7.382    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.939    BitmapToVga_inst/VgaRam_inst/ram_reg_2_1
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -2.367    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 VLineDrawer_inst/bit_tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 1.152ns (24.082%)  route 3.632ns (75.918%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.569    -2.450    VLineDrawer_inst/clk_100
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  VLineDrawer_inst/bit_tracker_reg[5]/Q
                         net (fo=6, routed)           1.044    -0.950    VLineDrawer_inst/bit_tracker_reg[5]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    -0.826 r  VLineDrawer_inst/ram_reg_0_0_i_12/O
                         net (fo=2, routed)           0.688    -0.138    VLineDrawer_inst/ram_reg_0_0_i_12_n_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124    -0.014 f  VLineDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=10, routed)          0.447     0.434    VLineDrawer_inst/vga_y[7]
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.117     0.551 r  VLineDrawer_inst/ram_reg_0_0_i_11/O
                         net (fo=8, routed)           0.952     1.503    BitmapToVga_inst/VgaRam_inst/WEA[0]
    SLICE_X8Y55          LUT3 (Prop_lut3_I2_O)        0.331     1.834 f  BitmapToVga_inst/VgaRam_inst/ram_reg_0_1_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.500     2.334    BitmapToVga_inst/VgaRam_inst/ram_reg_0_1_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y10         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.482     7.969    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X0Y10         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/CLKARDCLK
                         clock pessimism             -0.505     7.463    
                         clock uncertainty           -0.077     7.387    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.944    BitmapToVga_inst/VgaRam_inst/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          6.944    
                         arrival time                          -2.334    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 VLineDrawer_inst/bit_tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 0.952ns (19.792%)  route 3.858ns (80.208%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.569    -2.450    VLineDrawer_inst/clk_100
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  VLineDrawer_inst/bit_tracker_reg[5]/Q
                         net (fo=6, routed)           1.044    -0.950    VLineDrawer_inst/bit_tracker_reg[5]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    -0.826 r  VLineDrawer_inst/ram_reg_0_0_i_12/O
                         net (fo=2, routed)           0.688    -0.138    VLineDrawer_inst/ram_reg_0_0_i_12_n_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124    -0.014 r  VLineDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=10, routed)          0.447     0.434    VLineDrawer_inst/vga_y[7]
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.124     0.558 r  VLineDrawer_inst/ram_reg_2_0_i_2/O
                         net (fo=8, routed)           1.035     1.592    BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_0[0]
    SLICE_X8Y37          LUT3 (Prop_lut3_I2_O)        0.124     1.716 r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.644     2.361    BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_ENARDEN_cooolgate_en_sig_7
    RAMB36_X0Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.486     7.972    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X0Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/CLKARDCLK
                         clock pessimism             -0.411     7.561    
                         clock uncertainty           -0.077     7.484    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.041    BitmapToVga_inst/VgaRam_inst/ram_reg_2_0
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 VLineDrawer_inst/bit_tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.145ns (25.017%)  route 3.432ns (74.983%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.569    -2.450    VLineDrawer_inst/clk_100
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  VLineDrawer_inst/bit_tracker_reg[5]/Q
                         net (fo=6, routed)           1.044    -0.950    VLineDrawer_inst/bit_tracker_reg[5]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    -0.826 r  VLineDrawer_inst/ram_reg_0_0_i_12/O
                         net (fo=2, routed)           0.688    -0.138    VLineDrawer_inst/ram_reg_0_0_i_12_n_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124    -0.014 f  VLineDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=10, routed)          0.447     0.434    VLineDrawer_inst/vga_y[7]
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.117     0.551 r  VLineDrawer_inst/ram_reg_0_0_i_11/O
                         net (fo=8, routed)           0.623     1.174    BitmapToVga_inst/VgaRam_inst/WEA[0]
    SLICE_X8Y46          LUT3 (Prop_lut3_I2_O)        0.324     1.498 f  BitmapToVga_inst/VgaRam_inst/ram_reg_1_0_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.630     2.127    BitmapToVga_inst/VgaRam_inst/ram_reg_1_0_ENARDEN_cooolgate_en_sig_1
    RAMB36_X0Y9          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.494     7.980    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X0Y9          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/CLKARDCLK
                         clock pessimism             -0.411     7.569    
                         clock uncertainty           -0.077     7.492    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.665     6.827    BitmapToVga_inst/VgaRam_inst/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                          6.827    
                         arrival time                          -2.127    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 VLineDrawer_inst/FSM_sequential_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.897ns (19.794%)  route 3.635ns (80.206%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 7.959 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.569    -2.450    VLineDrawer_inst/clk_100
    SLICE_X8Y44          FDRE                                         r  VLineDrawer_inst/FSM_sequential_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.478    -1.972 f  VLineDrawer_inst/FSM_sequential_cs_reg[1]/Q
                         net (fo=9, routed)           0.884    -1.087    VLineDrawer_inst/cs[1]
    SLICE_X8Y43          LUT4 (Prop_lut4_I2_O)        0.295    -0.792 r  VLineDrawer_inst/ram_reg_0_0_i_10/O
                         net (fo=29, routed)          0.463    -0.329    VLineDrawer_inst/ADDRARDADDR[0]
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.124    -0.205 r  VLineDrawer_inst/ram_reg_0_0_i_7/O
                         net (fo=8, routed)           2.287     2.082    BitmapToVga_inst/VgaRam_inst/ADDRARDADDR[3]
    RAMB36_X0Y13         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.472     7.959    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X0Y13         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/CLKARDCLK
                         clock pessimism             -0.505     7.453    
                         clock uncertainty           -0.077     7.377    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.811    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1
  -------------------------------------------------------------------
                         required time                          6.811    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 VLineDrawer_inst/bit_tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.828ns (18.190%)  route 3.724ns (81.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.569    -2.450    VLineDrawer_inst/clk_100
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456    -1.994 r  VLineDrawer_inst/bit_tracker_reg[5]/Q
                         net (fo=6, routed)           1.044    -0.950    VLineDrawer_inst/bit_tracker_reg[5]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    -0.826 r  VLineDrawer_inst/ram_reg_0_0_i_12/O
                         net (fo=2, routed)           0.688    -0.138    VLineDrawer_inst/ram_reg_0_0_i_12_n_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124    -0.014 r  VLineDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=10, routed)          0.447     0.434    VLineDrawer_inst/vga_y[7]
    SLICE_X8Y44          LUT5 (Prop_lut5_I4_O)        0.124     0.558 r  VLineDrawer_inst/ram_reg_2_0_i_2/O
                         net (fo=8, routed)           1.545     2.102    BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_0[0]
    RAMB36_X0Y12         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          1.477     7.964    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X0Y12         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/CLKARDCLK
                         clock pessimism             -0.505     7.458    
                         clock uncertainty           -0.077     7.382    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     6.850    BitmapToVga_inst/VgaRam_inst/ram_reg_2_1
  -------------------------------------------------------------------
                         required time                          6.850    
                         arrival time                          -2.102    
  -------------------------------------------------------------------
                         slack                                  4.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 VLineDrawer_inst/bit_tracker_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VLineDrawer_inst/bit_tracker_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.563    VLineDrawer_inst/clk_100
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.435 r  VLineDrawer_inst/bit_tracker_reg[1]/Q
                         net (fo=15, routed)          0.083    -0.352    VLineDrawer_inst/bit_tracker_reg[1]
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.099    -0.253 r  VLineDrawer_inst/bit_tracker[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    VLineDrawer_inst/p_0_in[5]
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.836    -0.333    VLineDrawer_inst/clk_100
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[5]/C
                         clock pessimism             -0.231    -0.563    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.092    -0.471    VLineDrawer_inst/bit_tracker_reg[5]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 VLineDrawer_inst/bit_tracker_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VLineDrawer_inst/bit_tracker_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.325%)  route 0.144ns (43.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.563    VLineDrawer_inst/clk_100
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  VLineDrawer_inst/bit_tracker_reg[6]/Q
                         net (fo=5, routed)           0.144    -0.278    VLineDrawer_inst/bit_tracker_reg[6]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.045    -0.233 r  VLineDrawer_inst/bit_tracker[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    VLineDrawer_inst/p_0_in[6]
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.836    -0.333    VLineDrawer_inst/clk_100
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[6]/C
                         clock pessimism             -0.231    -0.563    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.091    -0.472    VLineDrawer_inst/bit_tracker_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.536    clk_100
    SLICE_X7Y43          FDRE                                         r  sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  sreg_reg[1]/Q
                         net (fo=1, routed)           0.170    -0.225    sreg_reg_n_0_[1]
    SLICE_X7Y43          FDRE                                         r  sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.305    clk_100
    SLICE_X7Y43          FDRE                                         r  sreg_reg[2]/C
                         clock pessimism             -0.232    -0.536    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.066    -0.470    sreg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VLineDrawer_inst/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.209ns (28.211%)  route 0.532ns (71.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.563    VLineDrawer_inst/clk_100
    SLICE_X8Y44          FDRE                                         r  VLineDrawer_inst/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  VLineDrawer_inst/FSM_sequential_cs_reg[0]/Q
                         net (fo=10, routed)          0.158    -0.241    VLineDrawer_inst/cs[0]
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.045    -0.196 r  VLineDrawer_inst/ram_reg_0_0_i_8/O
                         net (fo=8, routed)           0.374     0.177    BitmapToVga_inst/VgaRam_inst/ADDRARDADDR[2]
    RAMB36_X0Y10         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.292    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X0Y10         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.039    -0.253    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.070    BitmapToVga_inst/VgaRam_inst/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 sreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.536    clk_100
    SLICE_X7Y43          FDRE                                         r  sreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  sreg_reg[3]/Q
                         net (fo=1, routed)           0.201    -0.194    sreg_reg_n_0_[3]
    SLICE_X7Y43          FDRE                                         r  sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.305    clk_100
    SLICE_X7Y43          FDRE                                         r  sreg_reg[4]/C
                         clock pessimism             -0.232    -0.536    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.072    -0.464    sreg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VLineDrawer_inst/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VLineDrawer_inst/FSM_sequential_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.563    VLineDrawer_inst/clk_100
    SLICE_X8Y44          FDRE                                         r  VLineDrawer_inst/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  VLineDrawer_inst/FSM_sequential_cs_reg[0]/Q
                         net (fo=10, routed)          0.197    -0.202    VLineDrawer_inst/cs[0]
    SLICE_X8Y44          LUT4 (Prop_lut4_I2_O)        0.043    -0.159 r  VLineDrawer_inst/FSM_sequential_cs[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    VLineDrawer_inst/ns[1]
    SLICE_X8Y44          FDRE                                         r  VLineDrawer_inst/FSM_sequential_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.836    -0.333    VLineDrawer_inst/clk_100
    SLICE_X8Y44          FDRE                                         r  VLineDrawer_inst/FSM_sequential_cs_reg[1]/C
                         clock pessimism             -0.231    -0.563    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.131    -0.432    VLineDrawer_inst/FSM_sequential_cs_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VLineDrawer_inst/FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VLineDrawer_inst/FSM_sequential_cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.563    VLineDrawer_inst/clk_100
    SLICE_X8Y44          FDRE                                         r  VLineDrawer_inst/FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  VLineDrawer_inst/FSM_sequential_cs_reg[0]/Q
                         net (fo=10, routed)          0.197    -0.202    VLineDrawer_inst/cs[0]
    SLICE_X8Y44          LUT4 (Prop_lut4_I2_O)        0.045    -0.157 r  VLineDrawer_inst/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    VLineDrawer_inst/ns[0]
    SLICE_X8Y44          FDRE                                         r  VLineDrawer_inst/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.836    -0.333    VLineDrawer_inst/clk_100
    SLICE_X8Y44          FDRE                                         r  VLineDrawer_inst/FSM_sequential_cs_reg[0]/C
                         clock pessimism             -0.231    -0.563    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.120    -0.443    VLineDrawer_inst/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 VLineDrawer_inst/bit_tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.710%)  route 0.598ns (76.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.563    VLineDrawer_inst/clk_100
    SLICE_X9Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  VLineDrawer_inst/bit_tracker_reg[5]/Q
                         net (fo=6, routed)           0.229    -0.194    VLineDrawer_inst/bit_tracker_reg[5]
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.045    -0.149 r  VLineDrawer_inst/ram_reg_0_0_i_4/O
                         net (fo=8, routed)           0.370     0.221    BitmapToVga_inst/VgaRam_inst/ADDRARDADDR[6]
    RAMB36_X0Y10         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.876    -0.292    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X0Y10         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.039    -0.253    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.070    BitmapToVga_inst/VgaRam_inst/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 VLineDrawer_inst/bit_tracker_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VLineDrawer_inst/bit_tracker_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.207ns (48.400%)  route 0.221ns (51.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.566    -0.563    VLineDrawer_inst/clk_100
    SLICE_X8Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  VLineDrawer_inst/bit_tracker_reg[3]/Q
                         net (fo=10, routed)          0.221    -0.179    VLineDrawer_inst/bit_tracker_reg[3]
    SLICE_X8Y43          LUT5 (Prop_lut5_I1_O)        0.043    -0.136 r  VLineDrawer_inst/bit_tracker[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    VLineDrawer_inst/p_0_in[4]
    SLICE_X8Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.836    -0.333    VLineDrawer_inst/clk_100
    SLICE_X8Y43          FDRE                                         r  VLineDrawer_inst/bit_tracker_reg[4]/C
                         clock pessimism             -0.231    -0.563    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.131    -0.432    VLineDrawer_inst/bit_tracker_reg[4]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 sreg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.284%)  route 0.224ns (57.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.536    clk_100
    SLICE_X6Y43          FDSE                                         r  sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDSE (Prop_fdse_C_Q)         0.164    -0.372 r  sreg_reg[0]/Q
                         net (fo=1, routed)           0.224    -0.149    sreg_reg_n_0_[0]
    SLICE_X7Y43          FDRE                                         r  sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.305    clk_100
    SLICE_X7Y43          FDRE                                         r  sreg_reg[1]/C
                         clock pessimism             -0.219    -0.523    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.070    -0.453    sreg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator_inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10    BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9     BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11    BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6     BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12    BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7     BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8     BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_generator_inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44     VLineDrawer_inst/FSM_sequential_cs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44     VLineDrawer_inst/FSM_sequential_cs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y43    VLineDrawer_inst/bit_tracker_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43     VLineDrawer_inst/bit_tracker_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43     VLineDrawer_inst/bit_tracker_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y43     VLineDrawer_inst/bit_tracker_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y43     VLineDrawer_inst/bit_tracker_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43     VLineDrawer_inst/bit_tracker_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43     VLineDrawer_inst/bit_tracker_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y43    VLineDrawer_inst/bit_tracker_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44     VLineDrawer_inst/FSM_sequential_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44     VLineDrawer_inst/FSM_sequential_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44     VLineDrawer_inst/FSM_sequential_cs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y44     VLineDrawer_inst/FSM_sequential_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y43    VLineDrawer_inst/bit_tracker_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y43    VLineDrawer_inst/bit_tracker_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43     VLineDrawer_inst/bit_tracker_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43     VLineDrawer_inst/bit_tracker_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43     VLineDrawer_inst/bit_tracker_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43     VLineDrawer_inst/bit_tracker_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_generator
  To Clock:  clk_25_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       35.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.342ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.890ns (22.037%)  route 3.149ns (77.963%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 37.936 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.568    -2.451    BitmapToVga_inst/clk_25
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -1.933 r  BitmapToVga_inst/hcount_reg[0]/Q
                         net (fo=8, routed)           0.998    -0.934    BitmapToVga_inst/hcount_reg__0[0]
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.124    -0.810 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=6, routed)           0.482    -0.328    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.204 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=11, routed)          0.593     0.389    BitmapToVga_inst/hcount_clear
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124     0.513 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          1.075     1.588    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.449    37.936    BitmapToVga_inst/clk_25
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/C
                         clock pessimism             -0.386    37.549    
                         clock uncertainty           -0.095    37.454    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524    36.930    BitmapToVga_inst/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                          -1.588    
  -------------------------------------------------------------------
                         slack                                 35.342    

Slack (MET) :             35.342ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.890ns (22.037%)  route 3.149ns (77.963%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 37.936 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.568    -2.451    BitmapToVga_inst/clk_25
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -1.933 r  BitmapToVga_inst/hcount_reg[0]/Q
                         net (fo=8, routed)           0.998    -0.934    BitmapToVga_inst/hcount_reg__0[0]
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.124    -0.810 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=6, routed)           0.482    -0.328    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.204 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=11, routed)          0.593     0.389    BitmapToVga_inst/hcount_clear
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124     0.513 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          1.075     1.588    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.449    37.936    BitmapToVga_inst/clk_25
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[5]/C
                         clock pessimism             -0.386    37.549    
                         clock uncertainty           -0.095    37.454    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524    36.930    BitmapToVga_inst/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                          -1.588    
  -------------------------------------------------------------------
                         slack                                 35.342    

Slack (MET) :             35.415ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.890ns (22.037%)  route 3.149ns (77.963%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 37.936 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.568    -2.451    BitmapToVga_inst/clk_25
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -1.933 r  BitmapToVga_inst/hcount_reg[0]/Q
                         net (fo=8, routed)           0.998    -0.934    BitmapToVga_inst/hcount_reg__0[0]
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.124    -0.810 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=6, routed)           0.482    -0.328    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.204 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=11, routed)          0.593     0.389    BitmapToVga_inst/hcount_clear
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124     0.513 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          1.075     1.588    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.449    37.936    BitmapToVga_inst/clk_25
    SLICE_X9Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[1]/C
                         clock pessimism             -0.408    37.527    
                         clock uncertainty           -0.095    37.432    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429    37.003    BitmapToVga_inst/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         37.003    
                         arrival time                          -1.588    
  -------------------------------------------------------------------
                         slack                                 35.415    

Slack (MET) :             35.415ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.890ns (22.037%)  route 3.149ns (77.963%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 37.936 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.568    -2.451    BitmapToVga_inst/clk_25
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -1.933 r  BitmapToVga_inst/hcount_reg[0]/Q
                         net (fo=8, routed)           0.998    -0.934    BitmapToVga_inst/hcount_reg__0[0]
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.124    -0.810 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=6, routed)           0.482    -0.328    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.204 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=11, routed)          0.593     0.389    BitmapToVga_inst/hcount_clear
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124     0.513 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          1.075     1.588    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.449    37.936    BitmapToVga_inst/clk_25
    SLICE_X9Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
                         clock pessimism             -0.408    37.527    
                         clock uncertainty           -0.095    37.432    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429    37.003    BitmapToVga_inst/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         37.003    
                         arrival time                          -1.588    
  -------------------------------------------------------------------
                         slack                                 35.415    

Slack (MET) :             35.461ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.890ns (22.927%)  route 2.992ns (77.073%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 37.937 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.568    -2.451    BitmapToVga_inst/clk_25
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -1.933 r  BitmapToVga_inst/hcount_reg[0]/Q
                         net (fo=8, routed)           0.998    -0.934    BitmapToVga_inst/hcount_reg__0[0]
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.124    -0.810 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=6, routed)           0.482    -0.328    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.204 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=11, routed)          0.593     0.389    BitmapToVga_inst/hcount_clear
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124     0.513 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.918     1.431    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  BitmapToVga_inst/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.450    37.937    BitmapToVga_inst/clk_25
    SLICE_X10Y42         FDRE                                         r  BitmapToVga_inst/hcount_reg[3]/C
                         clock pessimism             -0.425    37.511    
                         clock uncertainty           -0.095    37.416    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    36.892    BitmapToVga_inst/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                 35.461    

Slack (MET) :             35.461ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.890ns (22.927%)  route 2.992ns (77.073%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 37.937 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.568    -2.451    BitmapToVga_inst/clk_25
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -1.933 r  BitmapToVga_inst/hcount_reg[0]/Q
                         net (fo=8, routed)           0.998    -0.934    BitmapToVga_inst/hcount_reg__0[0]
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.124    -0.810 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=6, routed)           0.482    -0.328    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.204 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=11, routed)          0.593     0.389    BitmapToVga_inst/hcount_clear
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124     0.513 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.918     1.431    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  BitmapToVga_inst/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.450    37.937    BitmapToVga_inst/clk_25
    SLICE_X10Y42         FDRE                                         r  BitmapToVga_inst/hcount_reg[4]/C
                         clock pessimism             -0.425    37.511    
                         clock uncertainty           -0.095    37.416    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    36.892    BitmapToVga_inst/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                 35.461    

Slack (MET) :             35.474ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.478ns (13.281%)  route 3.121ns (86.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 37.962 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.569    -2.450    BitmapToVga_inst/clk_25
    SLICE_X8Y46          FDRE                                         r  BitmapToVga_inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.478    -1.972 r  BitmapToVga_inst/vcount_reg[3]/Q
                         net (fo=14, routed)          3.121     1.150    BitmapToVga_inst/VgaRam_inst/Q[2]
    RAMB36_X0Y13         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.475    37.962    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X0Y13         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/CLKBWRCLK
                         clock pessimism             -0.505    37.456    
                         clock uncertainty           -0.095    37.361    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.737    36.624    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1
  -------------------------------------------------------------------
                         required time                         36.624    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                 35.474    

Slack (MET) :             35.606ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.890ns (23.220%)  route 2.943ns (76.780%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.938 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.568    -2.451    BitmapToVga_inst/clk_25
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -1.933 r  BitmapToVga_inst/hcount_reg[0]/Q
                         net (fo=8, routed)           0.998    -0.934    BitmapToVga_inst/hcount_reg__0[0]
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.124    -0.810 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=6, routed)           0.482    -0.328    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.204 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=11, routed)          0.593     0.389    BitmapToVga_inst/hcount_clear
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124     0.513 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.869     1.382    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  BitmapToVga_inst/hcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.451    37.938    BitmapToVga_inst/clk_25
    SLICE_X11Y43         FDRE                                         r  BitmapToVga_inst/hcount_reg[6]/C
                         clock pessimism             -0.425    37.512    
                         clock uncertainty           -0.095    37.417    
    SLICE_X11Y43         FDRE (Setup_fdre_C_R)       -0.429    36.988    BitmapToVga_inst/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                 35.606    

Slack (MET) :             35.810ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.890ns (25.182%)  route 2.644ns (74.818%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.938 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.568    -2.451    BitmapToVga_inst/clk_25
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -1.933 r  BitmapToVga_inst/hcount_reg[0]/Q
                         net (fo=8, routed)           0.998    -0.934    BitmapToVga_inst/hcount_reg__0[0]
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.124    -0.810 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=6, routed)           0.482    -0.328    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.204 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=11, routed)          0.593     0.389    BitmapToVga_inst/hcount_clear
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124     0.513 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.571     1.084    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  BitmapToVga_inst/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.451    37.938    BitmapToVga_inst/clk_25
    SLICE_X10Y44         FDRE                                         r  BitmapToVga_inst/hcount_reg[7]/C
                         clock pessimism             -0.425    37.512    
                         clock uncertainty           -0.095    37.417    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.524    36.893    BitmapToVga_inst/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         36.893    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 35.810    

Slack (MET) :             35.810ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.890ns (25.182%)  route 2.644ns (74.818%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 37.938 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.568    -2.451    BitmapToVga_inst/clk_25
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518    -1.933 r  BitmapToVga_inst/hcount_reg[0]/Q
                         net (fo=8, routed)           0.998    -0.934    BitmapToVga_inst/hcount_reg__0[0]
    SLICE_X10Y42         LUT5 (Prop_lut5_I2_O)        0.124    -0.810 f  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=6, routed)           0.482    -0.328    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I5_O)        0.124    -0.204 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=11, routed)          0.593     0.389    BitmapToVga_inst/hcount_clear
    SLICE_X9Y44          LUT2 (Prop_lut2_I0_O)        0.124     0.513 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.571     1.084    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X10Y44         FDRE                                         r  BitmapToVga_inst/hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          1.451    37.938    BitmapToVga_inst/clk_25
    SLICE_X10Y44         FDRE                                         r  BitmapToVga_inst/hcount_reg[8]/C
                         clock pessimism             -0.425    37.512    
                         clock uncertainty           -0.095    37.417    
    SLICE_X10Y44         FDRE (Setup_fdre_C_R)       -0.524    36.893    BitmapToVga_inst/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         36.893    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 35.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.011%)  route 0.179ns (55.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.565    -0.564    BitmapToVga_inst/clk_25
    SLICE_X9Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  BitmapToVga_inst/hcount_reg[1]/Q
                         net (fo=15, routed)          0.179    -0.244    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1_0[0]
    RAMB36_X0Y8          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.877    -0.291    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X0Y8          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.215    -0.506    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.323    BitmapToVga_inst/VgaRam_inst/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.676%)  route 0.455ns (76.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.563    BitmapToVga_inst/clk_25
    SLICE_X11Y43         FDRE                                         r  BitmapToVga_inst/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  BitmapToVga_inst/hcount_reg[6]/Q
                         net (fo=15, routed)          0.455     0.032    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1_0[5]
    RAMB36_X0Y10         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.877    -0.291    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X0Y10         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.039    -0.252    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.069    BitmapToVga_inst/VgaRam_inst/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.920%)  route 0.502ns (78.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.563    BitmapToVga_inst/clk_25
    SLICE_X9Y46          FDRE                                         r  BitmapToVga_inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  BitmapToVga_inst/vcount_reg[4]/Q
                         net (fo=13, routed)          0.502     0.080    BitmapToVga_inst/VgaRam_inst/Q[3]
    RAMB36_X0Y12         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.874    -0.294    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X0Y12         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/CLKBWRCLK
                         clock pessimism              0.039    -0.255    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.072    BitmapToVga_inst/VgaRam_inst/ram_reg_2_1
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.761%)  route 0.253ns (64.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.563    BitmapToVga_inst/clk_25
    SLICE_X9Y46          FDRE                                         r  BitmapToVga_inst/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  BitmapToVga_inst/vcount_reg[6]/Q
                         net (fo=15, routed)          0.253    -0.169    BitmapToVga_inst/VgaRam_inst/Q[5]
    RAMB36_X0Y9          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.878    -0.290    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X0Y9          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/CLKBWRCLK
                         clock pessimism             -0.215    -0.505    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.322    BitmapToVga_inst/VgaRam_inst/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.918%)  route 0.205ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.563    BitmapToVga_inst/clk_25
    SLICE_X8Y46          FDRE                                         r  BitmapToVga_inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.148    -0.415 r  BitmapToVga_inst/vcount_reg[3]/Q
                         net (fo=14, routed)          0.205    -0.210    BitmapToVga_inst/VgaRam_inst/Q[2]
    RAMB36_X0Y9          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.878    -0.290    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X0Y9          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/CLKBWRCLK
                         clock pessimism             -0.215    -0.505    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.130    -0.375    BitmapToVga_inst/VgaRam_inst/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.384%)  route 0.263ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.565    -0.564    BitmapToVga_inst/clk_25
    SLICE_X10Y42         FDRE                                         r  BitmapToVga_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  BitmapToVga_inst/hcount_reg[3]/Q
                         net (fo=13, routed)          0.263    -0.137    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1_0[2]
    RAMB36_X0Y8          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.877    -0.291    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X0Y8          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.195    -0.486    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.303    BitmapToVga_inst/VgaRam_inst/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.565    -0.564    BitmapToVga_inst/clk_25
    SLICE_X9Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  BitmapToVga_inst/hcount_reg[1]/Q
                         net (fo=15, routed)          0.115    -0.308    BitmapToVga_inst/hcount_reg[1]
    SLICE_X8Y42          LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  BitmapToVga_inst/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    BitmapToVga_inst/p_0_in__0[5]
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.835    -0.334    BitmapToVga_inst/clk_25
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[5]/C
                         clock pessimism             -0.218    -0.551    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.121    -0.430    BitmapToVga_inst/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.605%)  route 0.250ns (60.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.565    -0.564    BitmapToVga_inst/clk_25
    SLICE_X8Y42          FDRE                                         r  BitmapToVga_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  BitmapToVga_inst/hcount_reg[5]/Q
                         net (fo=16, routed)          0.250    -0.150    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1_0[4]
    RAMB36_X0Y8          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.877    -0.291    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X0Y8          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.215    -0.506    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.323    BitmapToVga_inst/VgaRam_inst/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.164ns (24.564%)  route 0.504ns (75.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.563    BitmapToVga_inst/clk_25
    SLICE_X10Y44         FDRE                                         r  BitmapToVga_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  BitmapToVga_inst/hcount_reg[7]/Q
                         net (fo=15, routed)          0.504     0.104    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1_0[6]
    RAMB36_X0Y10         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.877    -0.291    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X0Y10         RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.039    -0.252    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.069    BitmapToVga_inst/VgaRam_inst/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.566    -0.563    BitmapToVga_inst/clk_25
    SLICE_X9Y46          FDRE                                         r  BitmapToVga_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  BitmapToVga_inst/vcount_reg[0]/Q
                         net (fo=9, routed)           0.133    -0.290    BitmapToVga_inst/vcount_reg__0[0]
    SLICE_X8Y46          LUT4 (Prop_lut4_I1_O)        0.048    -0.242 r  BitmapToVga_inst/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    BitmapToVga_inst/p_0_in__1[3]
    SLICE_X8Y46          FDRE                                         r  BitmapToVga_inst/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=33, routed)          0.836    -0.333    BitmapToVga_inst/clk_25
    SLICE_X8Y46          FDRE                                         r  BitmapToVga_inst/vcount_reg[3]/C
                         clock pessimism             -0.218    -0.550    
    SLICE_X8Y46          FDRE (Hold_fdre_C_D)         0.131    -0.419    BitmapToVga_inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_clk_generator
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_generator_inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10    BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y9     BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11    BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6     BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12    BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7     BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8     BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   clk_generator_inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y41    BitmapToVga_inst/VGA_hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y41    BitmapToVga_inst/VGA_hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y45     BitmapToVga_inst/VGA_vsync_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y41     BitmapToVga_inst/VgaRam_inst/BitmapToVga_inst/VgaRam_inst/ram_reg_0_0_cooolgate_en_gate_17_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y45     BitmapToVga_inst/VgaRam_inst/BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_cooolgate_en_gate_22_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y45     BitmapToVga_inst/VgaRam_inst/ram_reg_mux_sel__1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y42     BitmapToVga_inst/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y42     BitmapToVga_inst/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y42     BitmapToVga_inst/hcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y42    BitmapToVga_inst/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y41    BitmapToVga_inst/VGA_hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y45     BitmapToVga_inst/VGA_vsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y41     BitmapToVga_inst/VgaRam_inst/BitmapToVga_inst/VgaRam_inst/ram_reg_0_0_cooolgate_en_gate_17_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y45     BitmapToVga_inst/VgaRam_inst/BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_cooolgate_en_gate_22_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y45     BitmapToVga_inst/VgaRam_inst/ram_reg_mux_sel__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y42     BitmapToVga_inst/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y42     BitmapToVga_inst/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y42     BitmapToVga_inst/hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y42    BitmapToVga_inst/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y42    BitmapToVga_inst/hcount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator_inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clk_generator_inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBOUT



