TimeQuest Timing Analyzer report for Project4
Mon Dec 01 01:15:09 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'
 14. Slow Model Minimum Pulse Width: 'CLOCK_50'
 15. Slow Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'
 26. Fast Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'
 27. Fast Model Minimum Pulse Width: 'CLOCK_50'
 28. Fast Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Multicorner Timing Analysis Summary
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths
 43. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Project4                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Project4.sdc  ; OK     ; Mon Dec 01 01:15:06 2014 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                             ;
+--------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------+
; CLOCK_50                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { CLOCK_50 }                             ;
; PLL_inst|altpll_component|pll|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL_inst|altpll_component|pll|inclk[0] ; { PLL_inst|altpll_component|pll|clk[0] } ;
+--------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------+


+---------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                   ;
+-----------+-----------------+--------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                           ; Note ;
+-----------+-----------------+--------------------------------------+------+
; 29.56 MHz ; 29.56 MHz       ; PLL_inst|altpll_component|pll|clk[0] ;      ;
+-----------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow Model Setup Summary                                      ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 66.173 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow Model Hold Summary                                      ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 0.445 ; 0.000         ;
+--------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; CLOCK_50                             ; 10.000 ; 0.000         ;
; PLL_inst|altpll_component|pll|clk[0] ; 47.436 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                            ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 66.173 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.105      ; 33.892     ;
; 66.299 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.112      ; 33.773     ;
; 66.417 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.106      ; 33.649     ;
; 66.428 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.107      ; 33.639     ;
; 66.480 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.106      ; 33.586     ;
; 66.520 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 33.550     ;
; 66.534 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 33.535     ;
; 66.543 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.106      ; 33.523     ;
; 66.583 ; PipeBuffer:pipeBuffer|dPipeAluOut[10] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.106      ; 33.483     ;
; 66.593 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 33.475     ;
; 66.646 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.117      ; 33.431     ;
; 66.660 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.116      ; 33.416     ;
; 66.719 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.115      ; 33.356     ;
; 66.749 ; PipeBuffer:pipeBuffer|dPipeAluOut[16] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.105      ; 33.316     ;
; 66.764 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.111      ; 33.307     ;
; 66.775 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.112      ; 33.297     ;
; 66.776 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.101      ; 33.285     ;
; 66.778 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 33.292     ;
; 66.789 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.111      ; 33.282     ;
; 66.820 ; PipeBuffer:pipeBuffer|dPipeAluOut[15] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.103      ; 33.243     ;
; 66.827 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.111      ; 33.244     ;
; 66.837 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 33.232     ;
; 66.841 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 33.229     ;
; 66.848 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a6~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.106      ; 33.218     ;
; 66.848 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 33.222     ;
; 66.857 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg9 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 33.211     ;
; 66.890 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.111      ; 33.181     ;
; 66.900 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 33.169     ;
; 66.902 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 33.166     ;
; 66.904 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 33.166     ;
; 66.910 ; Register:pc|dataOut[3]                ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 33.158     ;
; 66.930 ; PipeBuffer:pipeBuffer|dPipeAluOut[10] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.111      ; 33.141     ;
; 66.940 ; PipeBuffer:pipeBuffer|dPipeAluOut[13] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.103      ; 33.123     ;
; 66.944 ; PipeBuffer:pipeBuffer|dPipeAluOut[10] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 33.126     ;
; 66.957 ; PipeBuffer:pipeBuffer|dPipeAluOut[19] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.106      ; 33.109     ;
; 66.958 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a8~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.111      ; 33.113     ;
; 66.963 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 33.106     ;
; 66.974 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a6~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.113      ; 33.099     ;
; 66.976 ; Register:pc|dataOut[2]                ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 33.092     ;
; 66.978 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 33.091     ;
; 66.983 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg9 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.115      ; 33.092     ;
; 67.003 ; PipeBuffer:pipeBuffer|dPipeAluOut[10] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 33.066     ;
; 67.008 ; Register:pc|dataOut[7]                ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 33.060     ;
; 67.020 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.102      ; 33.042     ;
; 67.031 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.103      ; 33.032     ;
; 67.083 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.102      ; 32.979     ;
; 67.084 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a8~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.118      ; 32.994     ;
; 67.092 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a6~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.107      ; 32.975     ;
; 67.096 ; PipeBuffer:pipeBuffer|dPipeAluOut[16] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 32.974     ;
; 67.101 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg9 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 32.968     ;
; 67.103 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a6~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 32.965     ;
; 67.104 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.116      ; 32.972     ;
; 67.110 ; PipeBuffer:pipeBuffer|dPipeAluOut[16] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 32.959     ;
; 67.112 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg9 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 32.958     ;
; 67.146 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.102      ; 32.916     ;
; 67.155 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a6~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.107      ; 32.912     ;
; 67.164 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg9 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 32.905     ;
; 67.167 ; PipeBuffer:pipeBuffer|dPipeAluOut[15] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 32.901     ;
; 67.169 ; PipeBuffer:pipeBuffer|dPipeAluOut[16] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 32.899     ;
; 67.178 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a12~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.111      ; 32.893     ;
; 67.181 ; PipeBuffer:pipeBuffer|dPipeAluOut[15] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.107      ; 32.886     ;
; 67.186 ; PipeBuffer:pipeBuffer|dPipeAluOut[10] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.102      ; 32.876     ;
; 67.202 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a8~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.112      ; 32.870     ;
; 67.213 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a8~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.113      ; 32.860     ;
; 67.217 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a8~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.111      ; 32.854     ;
; 67.218 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a19~portb_address_reg3 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.113      ; 32.855     ;
; 67.218 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a6~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.107      ; 32.849     ;
; 67.222 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 32.848     ;
; 67.227 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg9 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 32.842     ;
; 67.233 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.111      ; 32.838     ;
; 67.234 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a2~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.112      ; 32.838     ;
; 67.239 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg3 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 32.831     ;
; 67.240 ; PipeBuffer:pipeBuffer|dPipeAluOut[15] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.106      ; 32.826     ;
; 67.244 ; Register:pc|dataOut[4]                ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 32.824     ;
; 67.245 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a2~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.112      ; 32.827     ;
; 67.251 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a19~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.113      ; 32.822     ;
; 67.257 ; Register:pc|dataOut[3]                ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.113      ; 32.816     ;
; 67.258 ; PipeBuffer:pipeBuffer|dPipeAluOut[10] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a6~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.107      ; 32.809     ;
; 67.265 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a8~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.112      ; 32.807     ;
; 67.267 ; PipeBuffer:pipeBuffer|dPipeAluOut[10] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg9 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.109      ; 32.802     ;
; 67.271 ; Register:pc|dataOut[3]                ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.112      ; 32.801     ;
; 67.272 ; PipeBuffer:pipeBuffer|dPipeAluOut[31] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.103      ; 32.791     ;
; 67.285 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 32.785     ;
; 67.287 ; PipeBuffer:pipeBuffer|dPipeAluOut[13] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.108      ; 32.781     ;
; 67.301 ; PipeBuffer:pipeBuffer|dPipeAluOut[13] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.107      ; 32.766     ;
; 67.304 ; PipeBuffer:pipeBuffer|dPipeAluOut[19] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.111      ; 32.767     ;
; 67.304 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a12~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.118      ; 32.774     ;
; 67.318 ; PipeBuffer:pipeBuffer|dPipeAluOut[19] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 32.752     ;
; 67.323 ; Register:pc|dataOut[2]                ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.113      ; 32.750     ;
; 67.328 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a8~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.112      ; 32.744     ;
; 67.330 ; Register:pc|dataOut[3]                ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.111      ; 32.741     ;
; 67.334 ; PipeBuffer:pipeBuffer|dPipeAluOut[7]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.103      ; 32.729     ;
; 67.337 ; Register:pc|dataOut[2]                ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.112      ; 32.735     ;
; 67.343 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a8~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.118      ; 32.735     ;
; 67.344 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a19~portb_address_reg3 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.120      ; 32.736     ;
; 67.348 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.110      ; 32.722     ;
; 67.352 ; PipeBuffer:pipeBuffer|dPipeAluOut[16] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.101      ; 32.709     ;
; 67.355 ; Register:pc|dataOut[7]                ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.113      ; 32.718     ;
; 67.360 ; PipeBuffer:pipeBuffer|dPipeAluOut[13] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.106      ; 32.706     ;
; 67.360 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a2~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.119      ; 32.719     ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.445 ; SWDevice:sw_device|holding           ; SWDevice:sw_device|holding                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; KeyDevice:key_device|IE              ; KeyDevice:key_device|IE                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SWDevice:sw_device|IE                ; SWDevice:sw_device|IE                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; KeyDevice:key_device|RE              ; KeyDevice:key_device|RE                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SWDevice:sw_device|RE                ; SWDevice:sw_device|RE                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Timer:timer|TCTL[0]                  ; Timer:timer|TCTL[0]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Timer:timer|TCTL[2]                  ; Timer:timer|TCTL[2]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; SWDevice:sw_device|OR                ; SWDevice:sw_device|OR                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.614 ; SWDevice:sw_device|prev[3]           ; SWDevice:sw_device|switches[3]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.900      ;
; 0.624 ; SWDevice:sw_device|counter[19]       ; SWDevice:sw_device|counter[19]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; SWDevice:sw_device|prev[1]           ; SWDevice:sw_device|switches[1]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; SWDevice:sw_device|prev[6]           ; SWDevice:sw_device|switches[6]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.910      ;
; 0.626 ; SWDevice:sw_device|prev[9]           ; SWDevice:sw_device|switches[9]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; SWDevice:sw_device|prev[0]           ; SWDevice:sw_device|switches[0]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; SWDevice:sw_device|prev[7]           ; SWDevice:sw_device|switches[7]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; Timer:timer|TCNT[31]                 ; Timer:timer|TCNT[31]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; Timer:timer|count[31]                ; Timer:timer|count[31]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.638 ; PipeBuffer:pipeBuffer|branchOut[0]   ; Register:pc|dataOut[0]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.924      ;
; 0.641 ; PipeBuffer:pipeBuffer|dPipeAluOut[5] ; DataMemory:dataMemory|data_rtl_0_bypass[7] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.927      ;
; 0.777 ; PipeBuffer:pipeBuffer|dPipeAluOut[3] ; DataMemory:dataMemory|data_rtl_0_bypass[3] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.791 ; SWDevice:sw_device|prev[5]           ; SWDevice:sw_device|switches[5]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.077      ;
; 0.877 ; Register:pc|dataOut[11]              ; PipeBuffer:pipeBuffer|sysSelOut[1]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.163      ;
; 0.891 ; Register:pc|dataOut[11]              ; PipeBuffer:pipeBuffer|sysSelOut[0]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.177      ;
; 0.919 ; PipeBuffer:pipeBuffer|pcMux          ; PipeBuffer:pipeBuffer|jal                  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.205      ;
; 0.919 ; PipeBuffer:pipeBuffer|pcMux          ; PipeBuffer:pipeBuffer|pcMux                ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.205      ;
; 0.961 ; Register:pc|dataOut[26]              ; PipeBuffer:pipeBuffer|pipePcOut[26]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.247      ;
; 0.962 ; PipeBuffer:pipeBuffer|pipePcOut[1]   ; RegisterFile:dprf|REGS~449                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.248      ;
; 0.963 ; Register:pc|dataOut[13]              ; PipeBuffer:pipeBuffer|pipePcOut[13]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.249      ;
; 0.968 ; SWDevice:sw_device|counter[10]       ; SWDevice:sw_device|counter[10]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; Timer:timer|TCNT[0]                  ; Timer:timer|TCNT[0]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; Timer:timer|count[0]                 ; Timer:timer|count[0]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.254      ;
; 0.970 ; SWDevice:sw_device|prev[4]           ; SWDevice:sw_device|switches[4]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.256      ;
; 0.971 ; Timer:timer|count[16]                ; Timer:timer|count[16]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.257      ;
; 0.972 ; Timer:timer|TCNT[16]                 ; Timer:timer|TCNT[16]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.258      ;
; 0.975 ; SWDevice:sw_device|counter[3]        ; SWDevice:sw_device|counter[3]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; SWDevice:sw_device|counter[11]       ; SWDevice:sw_device|counter[11]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; Timer:timer|TCNT[1]                  ; Timer:timer|TCNT[1]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; Timer:timer|TCNT[17]                 ; Timer:timer|TCNT[17]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; Timer:timer|count[1]                 ; Timer:timer|count[1]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; Timer:timer|count[17]                ; Timer:timer|count[17]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; SWDevice:sw_device|counter[1]        ; SWDevice:sw_device|counter[1]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; SWDevice:sw_device|counter[5]        ; SWDevice:sw_device|counter[5]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; Timer:timer|TCNT[2]                  ; Timer:timer|TCNT[2]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; Timer:timer|TCNT[9]                  ; Timer:timer|TCNT[9]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; Timer:timer|TCNT[18]                 ; Timer:timer|TCNT[18]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; Timer:timer|TCNT[25]                 ; Timer:timer|TCNT[25]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; Timer:timer|count[2]                 ; Timer:timer|count[2]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; Timer:timer|count[9]                 ; Timer:timer|count[9]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; Timer:timer|count[18]                ; Timer:timer|count[18]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; Timer:timer|count[25]                ; Timer:timer|count[25]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; Timer:timer|TCNT[7]                  ; Timer:timer|TCNT[7]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; SWDevice:sw_device|prev[8]           ; SWDevice:sw_device|switches[8]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|TCNT[11]                 ; Timer:timer|TCNT[11]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|TCNT[4]                  ; Timer:timer|TCNT[4]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|TCNT[13]                 ; Timer:timer|TCNT[13]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|TCNT[15]                 ; Timer:timer|TCNT[15]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|TCNT[20]                 ; Timer:timer|TCNT[20]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|TCNT[23]                 ; Timer:timer|TCNT[23]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|TCNT[29]                 ; Timer:timer|TCNT[29]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|TCNT[30]                 ; Timer:timer|TCNT[30]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|count[4]                 ; Timer:timer|count[4]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|count[7]                 ; Timer:timer|count[7]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|count[11]                ; Timer:timer|count[11]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|count[13]                ; Timer:timer|count[13]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|count[14]                ; Timer:timer|count[14]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|count[15]                ; Timer:timer|count[15]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|count[20]                ; Timer:timer|count[20]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|count[23]                ; Timer:timer|count[23]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|count[27]                ; Timer:timer|count[27]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|count[29]                ; Timer:timer|count[29]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; Timer:timer|count[30]                ; Timer:timer|count[30]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.983 ; SWDevice:sw_device|counter[12]       ; SWDevice:sw_device|counter[12]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.269      ;
; 0.984 ; SWDevice:sw_device|counter[8]        ; SWDevice:sw_device|counter[8]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; SWDevice:sw_device|counter[14]       ; SWDevice:sw_device|counter[14]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.270      ;
; 0.985 ; SWDevice:sw_device|counter[7]        ; SWDevice:sw_device|counter[7]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; SWDevice:sw_device|counter[9]        ; SWDevice:sw_device|counter[9]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; SWDevice:sw_device|counter[17]       ; SWDevice:sw_device|counter[17]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.271      ;
; 0.986 ; Timer:timer|TCNT[14]                 ; Timer:timer|TCNT[14]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.272      ;
; 0.986 ; Timer:timer|TCNT[27]                 ; Timer:timer|TCNT[27]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.272      ;
; 1.000 ; SWDevice:sw_device|prev[2]           ; SWDevice:sw_device|switches[2]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.286      ;
; 1.006 ; SWDevice:sw_device|counter[18]       ; SWDevice:sw_device|counter[18]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.292      ;
; 1.014 ; SWDevice:sw_device|counter[0]        ; SWDevice:sw_device|counter[0]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.300      ;
; 1.015 ; Timer:timer|TCNT[8]                  ; Timer:timer|TCNT[8]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.301      ;
; 1.015 ; Timer:timer|count[8]                 ; Timer:timer|count[8]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.301      ;
; 1.015 ; Timer:timer|count[24]                ; Timer:timer|count[24]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.301      ;
; 1.016 ; Timer:timer|TCNT[5]                  ; Timer:timer|TCNT[5]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; Timer:timer|TCNT[6]                  ; Timer:timer|TCNT[6]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; Timer:timer|TCNT[3]                  ; Timer:timer|TCNT[3]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; Timer:timer|TCNT[12]                 ; Timer:timer|TCNT[12]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; Timer:timer|TCNT[19]                 ; Timer:timer|TCNT[19]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; Timer:timer|TCNT[21]                 ; Timer:timer|TCNT[21]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; Timer:timer|TCNT[26]                 ; Timer:timer|TCNT[26]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; Timer:timer|count[3]                 ; Timer:timer|count[3]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; Timer:timer|count[5]                 ; Timer:timer|count[5]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; Timer:timer|count[6]                 ; Timer:timer|count[6]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; Timer:timer|count[10]                ; Timer:timer|count[10]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; Timer:timer|count[12]                ; Timer:timer|count[12]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; Timer:timer|count[19]                ; Timer:timer|count[19]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; Timer:timer|count[21]                ; Timer:timer|count[21]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; Timer:timer|count[22]                ; Timer:timer|count[22]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.302      ;
+-------+--------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 17.369 ; 20.000       ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_we_reg         ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_we_reg         ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_we_reg        ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_we_reg        ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.436 ; 50.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.436 ; 50.000       ; 2.564          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; CLOCK_50   ; 9.197 ; 9.197 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 8.935 ; 8.935 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 8.920 ; 8.920 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_50   ; 9.197 ; 9.197 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_50   ; 9.182 ; 9.182 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_50   ; 7.114 ; 7.114 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.691 ; 6.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 7.008 ; 7.008 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 6.946 ; 6.946 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 7.114 ; 7.114 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 5.763 ; 5.763 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 6.275 ; 6.275 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 6.812 ; 6.812 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_50   ; 6.330 ; 6.330 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_50   ; 5.188 ; 5.188 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_50   ; 5.558 ; 5.558 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; CLOCK_50   ; -7.092 ; -7.092 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -7.275 ; -7.275 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -7.092 ; -7.092 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_50   ; -7.151 ; -7.151 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_50   ; -7.369 ; -7.369 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_50   ; -2.302 ; -2.302 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.718 ; -2.718 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -3.105 ; -3.105 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -2.640 ; -2.640 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -2.613 ; -2.613 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -2.302 ; -2.302 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -2.573 ; -2.573 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -2.803 ; -2.803 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_50   ; -2.340 ; -2.340 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_50   ; -2.475 ; -2.475 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_50   ; -2.601 ; -2.601 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 6.833 ; 6.833 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_50   ; 6.399 ; 6.399 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_50   ; 6.539 ; 6.539 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_50   ; 6.730 ; 6.730 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_50   ; 6.736 ; 6.736 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_50   ; 6.782 ; 6.782 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_50   ; 6.833 ; 6.833 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_50   ; 6.779 ; 6.779 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_50   ; 6.869 ; 6.869 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_50   ; 7.067 ; 7.067 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_50   ; 6.929 ; 6.929 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_50   ; 7.236 ; 7.236 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_50   ; 7.255 ; 7.255 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_50   ; 7.074 ; 7.074 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_50   ; 7.087 ; 7.087 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_50   ; 6.936 ; 6.936 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_50   ; 6.983 ; 6.983 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_50   ; 6.997 ; 6.997 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_50   ; 7.020 ; 7.020 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_50   ; 6.996 ; 6.996 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_50   ; 6.997 ; 6.997 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_50   ; 7.087 ; 7.087 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_50   ; 6.684 ; 6.684 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_50   ; 6.572 ; 6.572 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_50   ; 6.684 ; 6.684 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_50   ; 5.808 ; 5.808 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_50   ; 5.794 ; 5.794 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_50   ; 6.076 ; 6.076 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_50   ; 6.520 ; 6.520 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_50   ; 5.678 ; 5.678 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_50   ; 4.982 ; 4.982 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_50   ; 5.186 ; 5.186 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_50   ; 4.935 ; 4.935 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_50   ; 4.932 ; 4.932 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_50   ; 5.543 ; 5.543 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_50   ; 5.678 ; 5.678 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_50   ; 5.018 ; 5.018 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_50   ; 4.966 ; 4.966 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_50   ; 6.865 ; 6.865 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_50   ; 4.602 ; 4.602 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_50   ; 4.906 ; 4.906 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_50   ; 5.357 ; 5.357 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_50   ; 5.339 ; 5.339 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_50   ; 5.445 ; 5.445 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_50   ; 5.464 ; 5.464 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_50   ; 5.188 ; 5.188 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_50   ; 5.455 ; 5.455 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_50   ; 6.865 ; 6.865 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_50   ; 6.104 ; 6.104 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 6.036 ; 6.036 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_50   ; 6.036 ; 6.036 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_50   ; 6.169 ; 6.169 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_50   ; 6.363 ; 6.363 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_50   ; 6.376 ; 6.376 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_50   ; 6.416 ; 6.416 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_50   ; 6.499 ; 6.499 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_50   ; 6.415 ; 6.415 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_50   ; 6.073 ; 6.073 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_50   ; 6.073 ; 6.073 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_50   ; 6.146 ; 6.146 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_50   ; 6.401 ; 6.401 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_50   ; 6.267 ; 6.267 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_50   ; 6.583 ; 6.583 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_50   ; 6.601 ; 6.601 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_50   ; 6.410 ; 6.410 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_50   ; 6.120 ; 6.120 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_50   ; 6.120 ; 6.120 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_50   ; 6.347 ; 6.347 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_50   ; 6.358 ; 6.358 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_50   ; 6.386 ; 6.386 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_50   ; 6.394 ; 6.394 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_50   ; 6.367 ; 6.367 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_50   ; 6.422 ; 6.422 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_50   ; 5.408 ; 5.408 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_50   ; 6.276 ; 6.276 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_50   ; 6.186 ; 6.186 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_50   ; 6.298 ; 6.298 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_50   ; 5.426 ; 5.426 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_50   ; 5.408 ; 5.408 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_50   ; 5.691 ; 5.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_50   ; 6.134 ; 6.134 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_50   ; 4.932 ; 4.932 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_50   ; 4.982 ; 4.982 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_50   ; 5.186 ; 5.186 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_50   ; 4.935 ; 4.935 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_50   ; 4.932 ; 4.932 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_50   ; 5.543 ; 5.543 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_50   ; 5.678 ; 5.678 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_50   ; 5.018 ; 5.018 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_50   ; 4.966 ; 4.966 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_50   ; 4.602 ; 4.602 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_50   ; 4.602 ; 4.602 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_50   ; 4.906 ; 4.906 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_50   ; 5.357 ; 5.357 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_50   ; 5.339 ; 5.339 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_50   ; 5.445 ; 5.445 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_50   ; 5.464 ; 5.464 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_50   ; 5.188 ; 5.188 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_50   ; 5.455 ; 5.455 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_50   ; 6.865 ; 6.865 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_50   ; 6.104 ; 6.104 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+---------------------------------------------------------------+
; Fast Model Setup Summary                                      ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 87.037 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast Model Hold Summary                                      ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+--------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; CLOCK_50                             ; 10.000 ; 0.000         ;
; PLL_inst|altpll_component|pll|clk[0] ; 47.873 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                            ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 87.037 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.063      ; 13.025     ;
; 87.095 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.064      ; 12.968     ;
; 87.109 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.064      ; 12.954     ;
; 87.115 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.069      ; 12.953     ;
; 87.134 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.065      ; 12.930     ;
; 87.176 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.890     ;
; 87.181 ; PipeBuffer:pipeBuffer|dPipeAluOut[10] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.064      ; 12.882     ;
; 87.191 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.064      ; 12.872     ;
; 87.212 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.854     ;
; 87.224 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.066      ; 12.841     ;
; 87.234 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 12.833     ;
; 87.248 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 12.819     ;
; 87.254 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 12.818     ;
; 87.258 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.059      ; 12.800     ;
; 87.260 ; PipeBuffer:pipeBuffer|dPipeAluOut[16] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.063      ; 12.802     ;
; 87.270 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 12.797     ;
; 87.273 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.069      ; 12.795     ;
; 87.282 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.784     ;
; 87.284 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 12.783     ;
; 87.290 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 12.782     ;
; 87.296 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.770     ;
; 87.302 ; PipeBuffer:pipeBuffer|dPipeAluOut[15] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.061      ; 12.758     ;
; 87.302 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.072      ; 12.769     ;
; 87.309 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.069      ; 12.759     ;
; 87.316 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.060      ; 12.743     ;
; 87.320 ; PipeBuffer:pipeBuffer|dPipeAluOut[10] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 12.747     ;
; 87.321 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 12.746     ;
; 87.330 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 12.737     ;
; 87.330 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.060      ; 12.729     ;
; 87.336 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a6~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.064      ; 12.727     ;
; 87.336 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.065      ; 12.728     ;
; 87.348 ; PipeBuffer:pipeBuffer|dPipeAluOut[19] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.063      ; 12.714     ;
; 87.355 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.061      ; 12.705     ;
; 87.356 ; PipeBuffer:pipeBuffer|dPipeAluOut[10] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 12.711     ;
; 87.366 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 12.701     ;
; 87.368 ; PipeBuffer:pipeBuffer|dPipeAluOut[10] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.698     ;
; 87.371 ; PipeBuffer:pipeBuffer|dPipeAluOut[13] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.061      ; 12.689     ;
; 87.375 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg9 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.066      ; 12.690     ;
; 87.378 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.688     ;
; 87.379 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a8~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 12.688     ;
; 87.394 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a6~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.065      ; 12.670     ;
; 87.398 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.668     ;
; 87.399 ; PipeBuffer:pipeBuffer|dPipeAluOut[16] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.667     ;
; 87.402 ; PipeBuffer:pipeBuffer|dPipeAluOut[10] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.060      ; 12.657     ;
; 87.408 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a6~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.065      ; 12.656     ;
; 87.412 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.060      ; 12.647     ;
; 87.414 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a6~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.070      ; 12.655     ;
; 87.433 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg9 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.633     ;
; 87.433 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a6~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.066      ; 12.632     ;
; 87.435 ; PipeBuffer:pipeBuffer|dPipeAluOut[16] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.631     ;
; 87.437 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a8~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.069      ; 12.631     ;
; 87.441 ; PipeBuffer:pipeBuffer|dPipeAluOut[15] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.065      ; 12.623     ;
; 87.447 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg9 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.619     ;
; 87.447 ; PipeBuffer:pipeBuffer|dPipeAluOut[16] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.066      ; 12.618     ;
; 87.450 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[30]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.581     ;
; 87.451 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a8~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.069      ; 12.617     ;
; 87.453 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg9 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.072      ; 12.618     ;
; 87.456 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 12.611     ;
; 87.457 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a8~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.074      ; 12.616     ;
; 87.470 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 12.597     ;
; 87.472 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg9 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 12.595     ;
; 87.476 ; PipeBuffer:pipeBuffer|dPipeAluOut[1]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.073      ; 12.596     ;
; 87.476 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a8~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.070      ; 12.593     ;
; 87.477 ; PipeBuffer:pipeBuffer|dPipeAluOut[15] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.065      ; 12.587     ;
; 87.480 ; PipeBuffer:pipeBuffer|dPipeAluOut[10] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a6~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.065      ; 12.584     ;
; 87.481 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a8~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.068      ; 12.586     ;
; 87.481 ; PipeBuffer:pipeBuffer|dPipeAluOut[16] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a23~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.059      ; 12.577     ;
; 87.482 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a2~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.069      ; 12.586     ;
; 87.484 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[13]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.002      ; 12.550     ;
; 87.484 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[15]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.002      ; 12.550     ;
; 87.484 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[6]                                                                          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.002      ; 12.550     ;
; 87.487 ; PipeBuffer:pipeBuffer|dPipeAluOut[19] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.579     ;
; 87.489 ; PipeBuffer:pipeBuffer|dPipeAluOut[7]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.061      ; 12.571     ;
; 87.489 ; PipeBuffer:pipeBuffer|dPipeAluOut[15] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.064      ; 12.574     ;
; 87.490 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a19~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.070      ; 12.579     ;
; 87.490 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a19~portb_address_reg3 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.070      ; 12.579     ;
; 87.490 ; PipeBuffer:pipeBuffer|dPipeAluOut[14] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a6~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.065      ; 12.574     ;
; 87.491 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[17]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.540     ;
; 87.491 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[18]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.540     ;
; 87.491 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[19]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.540     ;
; 87.491 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[20]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.540     ;
; 87.491 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[21]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.540     ;
; 87.491 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[22]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.540     ;
; 87.491 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[23]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.540     ;
; 87.491 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[24]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.540     ;
; 87.491 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[25]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.540     ;
; 87.491 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[26]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.540     ;
; 87.491 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[27]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.540     ;
; 87.491 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[28]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.540     ;
; 87.491 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[29]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.540     ;
; 87.491 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; PipeBuffer:pipeBuffer|branchOut[31]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 12.540     ;
; 87.492 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a12~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.574     ;
; 87.492 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg3 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.574     ;
; 87.495 ; PipeBuffer:pipeBuffer|dPipeAluOut[0]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.069      ; 12.573     ;
; 87.503 ; PipeBuffer:pipeBuffer|dPipeAluOut[9]  ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a2~portb_address_reg3  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.069      ; 12.565     ;
; 87.508 ; PipeBuffer:pipeBuffer|dPipeAluOut[12] ; PipeBuffer:pipeBuffer|branchOut[30]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.000      ; 12.524     ;
; 87.510 ; PipeBuffer:pipeBuffer|dPipeAluOut[13] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a25~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.065      ; 12.554     ;
; 87.518 ; PipeBuffer:pipeBuffer|dPipeAluOut[31] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a17~portb_address_reg8 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.061      ; 12.542     ;
; 87.519 ; PipeBuffer:pipeBuffer|dPipeAluOut[10] ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a21~portb_address_reg9 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.067      ; 12.547     ;
; 87.522 ; PipeBuffer:pipeBuffer|dPipeAluOut[11] ; PipeBuffer:pipeBuffer|branchOut[30]                                                                         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 100.000      ; 0.000      ; 12.510     ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                    ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.215 ; SWDevice:sw_device|holding           ; SWDevice:sw_device|holding                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyDevice:key_device|IE              ; KeyDevice:key_device|IE                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SWDevice:sw_device|IE                ; SWDevice:sw_device|IE                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyDevice:key_device|RE              ; KeyDevice:key_device|RE                    ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SWDevice:sw_device|RE                ; SWDevice:sw_device|RE                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Timer:timer|TCTL[0]                  ; Timer:timer|TCTL[0]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Timer:timer|TCTL[2]                  ; Timer:timer|TCTL[2]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SWDevice:sw_device|OR                ; SWDevice:sw_device|OR                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; SWDevice:sw_device|prev[3]           ; SWDevice:sw_device|switches[3]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.242 ; SWDevice:sw_device|counter[19]       ; SWDevice:sw_device|counter[19]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; SWDevice:sw_device|prev[1]           ; SWDevice:sw_device|switches[1]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Timer:timer|TCNT[31]                 ; Timer:timer|TCNT[31]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Timer:timer|count[31]                ; Timer:timer|count[31]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; SWDevice:sw_device|prev[6]           ; SWDevice:sw_device|switches[6]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; SWDevice:sw_device|prev[9]           ; SWDevice:sw_device|switches[9]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; SWDevice:sw_device|prev[0]           ; SWDevice:sw_device|switches[0]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; SWDevice:sw_device|prev[7]           ; SWDevice:sw_device|switches[7]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.251 ; PipeBuffer:pipeBuffer|dPipeAluOut[5] ; DataMemory:dataMemory|data_rtl_0_bypass[7] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; PipeBuffer:pipeBuffer|branchOut[0]   ; Register:pc|dataOut[0]                     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.311 ; SWDevice:sw_device|prev[5]           ; SWDevice:sw_device|switches[5]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.463      ;
; 0.331 ; PipeBuffer:pipeBuffer|dPipeAluOut[3] ; DataMemory:dataMemory|data_rtl_0_bypass[3] ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.353 ; Register:pc|dataOut[11]              ; PipeBuffer:pipeBuffer|sysSelOut[1]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; SWDevice:sw_device|counter[10]       ; SWDevice:sw_device|counter[10]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; Timer:timer|TCNT[0]                  ; Timer:timer|TCNT[0]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; Register:pc|dataOut[26]              ; PipeBuffer:pipeBuffer|pipePcOut[26]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; Timer:timer|count[0]                 ; Timer:timer|count[0]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; PipeBuffer:pipeBuffer|pipePcOut[1]   ; RegisterFile:dprf|REGS~449                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; Register:pc|dataOut[13]              ; PipeBuffer:pipeBuffer|pipePcOut[13]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; Timer:timer|count[16]                ; Timer:timer|count[16]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; Timer:timer|TCNT[16]                 ; Timer:timer|TCNT[16]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; SWDevice:sw_device|counter[11]       ; SWDevice:sw_device|counter[11]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; Timer:timer|TCNT[1]                  ; Timer:timer|TCNT[1]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; Timer:timer|TCNT[17]                 ; Timer:timer|TCNT[17]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; Timer:timer|count[1]                 ; Timer:timer|count[1]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; Timer:timer|count[17]                ; Timer:timer|count[17]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Timer:timer|TCNT[2]                  ; Timer:timer|TCNT[2]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Timer:timer|TCNT[9]                  ; Timer:timer|TCNT[9]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Timer:timer|TCNT[11]                 ; Timer:timer|TCNT[11]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; SWDevice:sw_device|prev[4]           ; SWDevice:sw_device|switches[4]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Timer:timer|TCNT[18]                 ; Timer:timer|TCNT[18]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Timer:timer|TCNT[25]                 ; Timer:timer|TCNT[25]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Timer:timer|count[2]                 ; Timer:timer|count[2]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Timer:timer|count[9]                 ; Timer:timer|count[9]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Timer:timer|count[11]                ; Timer:timer|count[11]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Timer:timer|count[18]                ; Timer:timer|count[18]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Timer:timer|count[25]                ; Timer:timer|count[25]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Timer:timer|count[27]                ; Timer:timer|count[27]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Timer:timer|TCNT[7]                  ; Timer:timer|TCNT[7]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|TCNT[4]                  ; Timer:timer|TCNT[4]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|TCNT[13]                 ; Timer:timer|TCNT[13]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|TCNT[15]                 ; Timer:timer|TCNT[15]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|TCNT[20]                 ; Timer:timer|TCNT[20]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|TCNT[23]                 ; Timer:timer|TCNT[23]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|TCNT[29]                 ; Timer:timer|TCNT[29]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|TCNT[30]                 ; Timer:timer|TCNT[30]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|count[4]                 ; Timer:timer|count[4]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|count[7]                 ; Timer:timer|count[7]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|count[13]                ; Timer:timer|count[13]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|count[14]                ; Timer:timer|count[14]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|count[15]                ; Timer:timer|count[15]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|count[20]                ; Timer:timer|count[20]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|count[23]                ; Timer:timer|count[23]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|count[29]                ; Timer:timer|count[29]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Timer:timer|count[30]                ; Timer:timer|count[30]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; SWDevice:sw_device|counter[3]        ; SWDevice:sw_device|counter[3]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; SWDevice:sw_device|counter[5]        ; SWDevice:sw_device|counter[5]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; SWDevice:sw_device|prev[8]           ; SWDevice:sw_device|switches[8]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Timer:timer|TCNT[27]                 ; Timer:timer|TCNT[27]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; SWDevice:sw_device|counter[1]        ; SWDevice:sw_device|counter[1]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Timer:timer|TCNT[14]                 ; Timer:timer|TCNT[14]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; Register:pc|dataOut[11]              ; PipeBuffer:pipeBuffer|sysSelOut[0]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; SWDevice:sw_device|counter[12]       ; SWDevice:sw_device|counter[12]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; SWDevice:sw_device|counter[7]        ; SWDevice:sw_device|counter[7]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; SWDevice:sw_device|counter[8]        ; SWDevice:sw_device|counter[8]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; SWDevice:sw_device|counter[9]        ; SWDevice:sw_device|counter[9]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; SWDevice:sw_device|counter[14]       ; SWDevice:sw_device|counter[14]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; SWDevice:sw_device|counter[17]       ; SWDevice:sw_device|counter[17]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; SWDevice:sw_device|counter[18]       ; SWDevice:sw_device|counter[18]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; Timer:timer|TCNT[8]                  ; Timer:timer|TCNT[8]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Timer:timer|TCNT[3]                  ; Timer:timer|TCNT[3]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Timer:timer|TCNT[19]                 ; Timer:timer|TCNT[19]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Timer:timer|TCNT[26]                 ; Timer:timer|TCNT[26]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Timer:timer|count[3]                 ; Timer:timer|count[3]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Timer:timer|count[8]                 ; Timer:timer|count[8]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Timer:timer|count[10]                ; Timer:timer|count[10]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Timer:timer|count[19]                ; Timer:timer|count[19]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Timer:timer|count[24]                ; Timer:timer|count[24]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Timer:timer|count[26]                ; Timer:timer|count[26]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; SWDevice:sw_device|counter[0]        ; SWDevice:sw_device|counter[0]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Timer:timer|TCNT[5]                  ; Timer:timer|TCNT[5]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Timer:timer|TCNT[6]                  ; Timer:timer|TCNT[6]                        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Timer:timer|TCNT[12]                 ; Timer:timer|TCNT[12]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Timer:timer|TCNT[21]                 ; Timer:timer|TCNT[21]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Timer:timer|count[5]                 ; Timer:timer|count[5]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Timer:timer|count[6]                 ; Timer:timer|count[6]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Timer:timer|count[12]                ; Timer:timer|count[12]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Timer:timer|count[21]                ; Timer:timer|count[21]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Timer:timer|count[22]                ; Timer:timer|count[22]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Timer:timer|count[28]                ; Timer:timer|count[28]                      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Timer:timer|TCNT[28]                 ; Timer:timer|TCNT[28]                       ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
+-------+--------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_we_reg         ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~porta_we_reg         ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_we_reg        ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~porta_we_reg        ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; PLL_inst|altpll_component|pll|clk[0] ; Rise       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_bue1:auto_generated|ram_block1a10~portb_address_reg7  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; CLOCK_50   ; 4.923 ; 4.923 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 4.844 ; 4.844 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 4.850 ; 4.850 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_50   ; 4.923 ; 4.923 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_50   ; 4.918 ; 4.918 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_50   ; 3.227 ; 3.227 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.126 ; 3.126 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 3.212 ; 3.212 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 3.211 ; 3.211 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 3.227 ; 3.227 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 2.789 ; 2.789 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 2.914 ; 2.914 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 3.184 ; 3.184 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_50   ; 2.982 ; 2.982 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_50   ; 2.518 ; 2.518 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_50   ; 2.641 ; 2.641 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; CLOCK_50   ; -4.070 ; -4.070 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -4.140 ; -4.140 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -4.070 ; -4.070 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_50   ; -4.107 ; -4.107 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_50   ; -4.177 ; -4.177 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_50   ; -1.355 ; -1.355 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.542 ; -1.542 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -1.669 ; -1.669 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -1.504 ; -1.504 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -1.451 ; -1.451 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -1.390 ; -1.390 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -1.435 ; -1.435 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -1.544 ; -1.544 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_50   ; -1.355 ; -1.355 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_50   ; -1.405 ; -1.405 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_50   ; -1.447 ; -1.447 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_50   ; 2.635 ; 2.635 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_50   ; 2.727 ; 2.727 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_50   ; 2.773 ; 2.773 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_50   ; 2.779 ; 2.779 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_50   ; 2.807 ; 2.807 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_50   ; 2.856 ; 2.856 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_50   ; 2.806 ; 2.806 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_50   ; 3.046 ; 3.046 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_50   ; 2.882 ; 2.882 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_50   ; 2.976 ; 2.976 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_50   ; 2.916 ; 2.916 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_50   ; 2.883 ; 2.883 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_50   ; 3.024 ; 3.024 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_50   ; 3.046 ; 3.046 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_50   ; 2.939 ; 2.939 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_50   ; 2.933 ; 2.933 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_50   ; 2.847 ; 2.847 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_50   ; 2.887 ; 2.887 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_50   ; 2.900 ; 2.900 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_50   ; 2.899 ; 2.899 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_50   ; 2.878 ; 2.878 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_50   ; 2.933 ; 2.933 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_50   ; 2.832 ; 2.832 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_50   ; 2.795 ; 2.795 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_50   ; 2.805 ; 2.805 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_50   ; 2.832 ; 2.832 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_50   ; 2.420 ; 2.420 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_50   ; 2.415 ; 2.415 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_50   ; 2.554 ; 2.554 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_50   ; 2.713 ; 2.713 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_50   ; 2.443 ; 2.443 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_50   ; 2.149 ; 2.149 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_50   ; 2.208 ; 2.208 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_50   ; 2.120 ; 2.120 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_50   ; 2.120 ; 2.120 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_50   ; 2.353 ; 2.353 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_50   ; 2.443 ; 2.443 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_50   ; 2.178 ; 2.178 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_50   ; 2.145 ; 2.145 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_50   ; 2.833 ; 2.833 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_50   ; 1.988 ; 1.988 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_50   ; 2.093 ; 2.093 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_50   ; 2.303 ; 2.303 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_50   ; 2.296 ; 2.296 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_50   ; 2.372 ; 2.372 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_50   ; 2.338 ; 2.338 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_50   ; 2.248 ; 2.248 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_50   ; 2.379 ; 2.379 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_50   ; 2.833 ; 2.833 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_50   ; 2.608 ; 2.608 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 2.520 ; 2.520 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_50   ; 2.520 ; 2.520 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_50   ; 2.607 ; 2.607 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_50   ; 2.657 ; 2.657 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_50   ; 2.740 ; 2.740 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_50   ; 2.606 ; 2.606 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_50   ; 2.617 ; 2.617 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_50   ; 2.606 ; 2.606 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_50   ; 2.670 ; 2.670 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_50   ; 2.641 ; 2.641 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_50   ; 2.789 ; 2.789 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_50   ; 2.810 ; 2.810 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_50   ; 2.695 ; 2.695 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_50   ; 2.578 ; 2.578 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_50   ; 2.578 ; 2.578 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_50   ; 2.634 ; 2.634 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_50   ; 2.660 ; 2.660 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_50   ; 2.677 ; 2.677 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_50   ; 2.672 ; 2.672 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_50   ; 2.658 ; 2.658 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_50   ; 2.279 ; 2.279 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_50   ; 2.660 ; 2.660 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_50   ; 2.676 ; 2.676 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_50   ; 2.703 ; 2.703 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_50   ; 2.292 ; 2.292 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_50   ; 2.279 ; 2.279 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_50   ; 2.426 ; 2.426 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_50   ; 2.584 ; 2.584 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_50   ; 2.120 ; 2.120 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_50   ; 2.149 ; 2.149 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_50   ; 2.208 ; 2.208 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_50   ; 2.120 ; 2.120 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_50   ; 2.120 ; 2.120 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_50   ; 2.353 ; 2.353 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_50   ; 2.443 ; 2.443 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_50   ; 2.178 ; 2.178 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_50   ; 2.145 ; 2.145 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_50   ; 1.988 ; 1.988 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_50   ; 1.988 ; 1.988 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_50   ; 2.093 ; 2.093 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_50   ; 2.303 ; 2.303 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_50   ; 2.296 ; 2.296 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_50   ; 2.372 ; 2.372 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_50   ; 2.338 ; 2.338 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_50   ; 2.248 ; 2.248 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_50   ; 2.379 ; 2.379 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_50   ; 2.833 ; 2.833 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_50   ; 2.608 ; 2.608 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; 66.173 ; 0.215 ; N/A      ; N/A     ; 10.000              ;
;  CLOCK_50                             ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  PLL_inst|altpll_component|pll|clk[0] ; 66.173 ; 0.215 ; N/A      ; N/A     ; 47.436              ;
; Design-wide TNS                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; CLOCK_50   ; 9.197 ; 9.197 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 8.935 ; 8.935 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 8.920 ; 8.920 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_50   ; 9.197 ; 9.197 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_50   ; 9.182 ; 9.182 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_50   ; 7.114 ; 7.114 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.691 ; 6.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 7.008 ; 7.008 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 6.946 ; 6.946 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 7.114 ; 7.114 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 5.763 ; 5.763 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 6.275 ; 6.275 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 6.812 ; 6.812 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_50   ; 6.330 ; 6.330 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_50   ; 5.188 ; 5.188 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_50   ; 5.558 ; 5.558 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; CLOCK_50   ; -4.070 ; -4.070 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -4.140 ; -4.140 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -4.070 ; -4.070 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_50   ; -4.107 ; -4.107 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_50   ; -4.177 ; -4.177 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_50   ; -1.355 ; -1.355 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.542 ; -1.542 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -1.669 ; -1.669 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -1.504 ; -1.504 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -1.451 ; -1.451 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -1.390 ; -1.390 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -1.435 ; -1.435 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -1.544 ; -1.544 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_50   ; -1.355 ; -1.355 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_50   ; -1.405 ; -1.405 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_50   ; -1.447 ; -1.447 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 6.833 ; 6.833 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_50   ; 6.399 ; 6.399 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_50   ; 6.539 ; 6.539 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_50   ; 6.730 ; 6.730 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_50   ; 6.736 ; 6.736 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_50   ; 6.782 ; 6.782 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_50   ; 6.833 ; 6.833 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_50   ; 6.779 ; 6.779 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_50   ; 6.869 ; 6.869 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_50   ; 7.264 ; 7.264 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_50   ; 7.067 ; 7.067 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_50   ; 6.929 ; 6.929 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_50   ; 7.236 ; 7.236 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_50   ; 7.255 ; 7.255 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_50   ; 7.074 ; 7.074 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_50   ; 7.087 ; 7.087 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_50   ; 6.936 ; 6.936 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_50   ; 6.983 ; 6.983 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_50   ; 6.997 ; 6.997 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_50   ; 7.020 ; 7.020 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_50   ; 6.996 ; 6.996 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_50   ; 6.997 ; 6.997 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_50   ; 7.087 ; 7.087 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_50   ; 6.684 ; 6.684 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_50   ; 6.661 ; 6.661 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_50   ; 6.572 ; 6.572 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_50   ; 6.684 ; 6.684 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_50   ; 5.808 ; 5.808 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_50   ; 5.794 ; 5.794 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_50   ; 6.076 ; 6.076 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_50   ; 6.520 ; 6.520 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_50   ; 5.678 ; 5.678 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_50   ; 4.982 ; 4.982 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_50   ; 5.186 ; 5.186 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_50   ; 4.935 ; 4.935 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_50   ; 4.932 ; 4.932 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_50   ; 5.543 ; 5.543 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_50   ; 5.678 ; 5.678 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_50   ; 5.018 ; 5.018 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_50   ; 4.966 ; 4.966 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_50   ; 6.865 ; 6.865 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_50   ; 4.602 ; 4.602 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_50   ; 4.906 ; 4.906 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_50   ; 5.357 ; 5.357 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_50   ; 5.339 ; 5.339 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_50   ; 5.445 ; 5.445 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_50   ; 5.464 ; 5.464 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_50   ; 5.188 ; 5.188 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_50   ; 5.455 ; 5.455 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_50   ; 6.865 ; 6.865 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_50   ; 6.104 ; 6.104 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; CLOCK_50   ; 2.520 ; 2.520 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_50   ; 2.520 ; 2.520 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_50   ; 2.607 ; 2.607 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_50   ; 2.657 ; 2.657 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_50   ; 2.664 ; 2.664 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_50   ; 2.740 ; 2.740 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_50   ; 2.606 ; 2.606 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_50   ; 2.617 ; 2.617 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_50   ; 2.606 ; 2.606 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_50   ; 2.670 ; 2.670 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_50   ; 2.641 ; 2.641 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_50   ; 2.789 ; 2.789 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_50   ; 2.810 ; 2.810 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_50   ; 2.695 ; 2.695 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_50   ; 2.578 ; 2.578 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_50   ; 2.578 ; 2.578 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_50   ; 2.634 ; 2.634 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_50   ; 2.660 ; 2.660 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_50   ; 2.677 ; 2.677 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_50   ; 2.672 ; 2.672 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_50   ; 2.658 ; 2.658 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_50   ; 2.691 ; 2.691 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_50   ; 2.279 ; 2.279 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_50   ; 2.660 ; 2.660 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_50   ; 2.676 ; 2.676 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_50   ; 2.703 ; 2.703 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_50   ; 2.292 ; 2.292 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_50   ; 2.279 ; 2.279 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_50   ; 2.426 ; 2.426 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_50   ; 2.584 ; 2.584 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_50   ; 2.120 ; 2.120 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_50   ; 2.149 ; 2.149 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_50   ; 2.208 ; 2.208 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_50   ; 2.120 ; 2.120 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_50   ; 2.120 ; 2.120 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_50   ; 2.353 ; 2.353 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_50   ; 2.443 ; 2.443 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_50   ; 2.178 ; 2.178 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_50   ; 2.145 ; 2.145 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_50   ; 1.988 ; 1.988 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_50   ; 1.988 ; 1.988 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_50   ; 2.093 ; 2.093 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_50   ; 2.303 ; 2.303 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_50   ; 2.296 ; 2.296 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_50   ; 2.372 ; 2.372 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_50   ; 2.338 ; 2.338 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_50   ; 2.248 ; 2.248 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_50   ; 2.379 ; 2.379 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_50   ; 2.833 ; 2.833 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_50   ; 2.608 ; 2.608 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                          ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 559687142 ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                           ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 559687142 ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 344   ; 344  ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 130   ; 130  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 01 01:15:05 2014
Info: Command: quartus_sta Project4 -c Project4
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Project4.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 66.173
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    66.173         0.000 PLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 PLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    47.436         0.000 PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 87.037
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    87.037         0.000 PLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 PLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    47.873         0.000 PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 436 megabytes
    Info: Processing ended: Mon Dec 01 01:15:09 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


