// Seed: 3306439293
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output wor id_2,
    input wand id_3,
    output uwire id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wire id_10,
    input uwire id_11,
    input wire id_12
    , id_15,
    input wand id_13
);
  uwire id_16 = id_6 - id_3;
endmodule
module module_1 #(
    parameter id_6 = 32'd23
) (
    input supply1 id_0,
    input wor id_1,
    output wor id_2,
    input tri0 id_3[1 : id_6],
    input wand id_4,
    output uwire id_5,
    input wor _id_6,
    output uwire id_7,
    input uwire id_8,
    input wire id_9,
    input tri1 id_10,
    output tri1 void id_11,
    input wire id_12,
    output tri id_13,
    input uwire id_14
);
  assign id_5 = id_4;
  wire  id_16;
  logic id_17;
  ;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_4,
      id_13,
      id_1,
      id_8,
      id_3,
      id_14,
      id_14,
      id_12,
      id_8,
      id_9,
      id_10
  );
  assign modCall_1.id_12 = 0;
endmodule
