define void @P7Fastmodelmaker(%struct.msa_struct* %msa, i8** nocapture readonly %dsq, float %maxgap, %struct.plan7_s** %ret_hmm, %struct.p7trace_s*** %ret_tr) #0 {
  tail call void @llvm.dbg.value(metadata %struct.msa_struct* %msa, i64 0, metadata !171, metadata !347), !dbg !1205
  tail call void @llvm.dbg.value(metadata i8** %dsq, i64 0, metadata !172, metadata !347), !dbg !1206
  tail call void @llvm.dbg.value(metadata float %maxgap, i64 0, metadata !173, metadata !347), !dbg !1207
  tail call void @llvm.dbg.value(metadata %struct.plan7_s** %ret_hmm, i64 0, metadata !174, metadata !347), !dbg !1208
  tail call void @llvm.dbg.value(metadata %struct.p7trace_s*** %ret_tr, i64 0, metadata !175, metadata !347), !dbg !1209
  %1 = getelementptr inbounds %struct.msa_struct* %msa, i64 0, i32 3, !dbg !1210
  %2 = load i32* %1, align 4, !dbg !1210, !tbaa !364
  %3 = add nsw i32 %2, 1, !dbg !1210
  %4 = sext i32 %3 to i64, !dbg !1210
  %5 = shl nsw i64 %4, 2, !dbg !1210
  %6 = tail call i8* @sre_malloc(i8* getelementptr inbounds ([69 x i8]* @.str1, i64 0, i64 0), i32 172, i64 %5) #6, !dbg !1210
  %7 = bitcast i8* %6 to i32*, !dbg !1211
  tail call void @llvm.dbg.value(metadata i32* %7, i64 0, metadata !176, metadata !347), !dbg !1212
  store i32 0, i32* %7, align 4, !dbg !1213, !tbaa !368
  tail call void @llvm.dbg.value(metadata i32 0, i64 0, metadata !178, metadata !347), !dbg !1214
  %8 = load i32* %1, align 4, !dbg !1215, !tbaa !364
  %9 = icmp sgt i32 %8, 0, !dbg !1218
  br i1 %9, label %.lr.ph6, label %._crit_edge7, !dbg !1219

.lr.ph6:                                          ; preds = %0
  %10 = getelementptr inbounds %struct.msa_struct* %msa, i64 0, i32 4, !dbg !1220
  %11 = getelementptr inbounds %struct.msa_struct* %msa, i64 0, i32 0, !dbg !1224
  br label %12, !dbg !1219

; <label>:12                                      ; preds = %.lr.ph6, %._crit_edge
  %indvars.iv8 = phi i64 [ 0, %.lr.ph6 ], [ %indvars.iv.next9, %._crit_edge ]
  %indvars.iv.next9 = add nuw nsw i64 %indvars.iv8, 1, !dbg !1219
  %13 = getelementptr inbounds i32* %7, i64 %indvars.iv.next9, !dbg !1226
  store i32 0, i32* %13, align 4, !dbg !1227, !tbaa !368
  tail call void @llvm.dbg.value(metadata i32 0, i64 0, metadata !179, metadata !347), !dbg !1228
  tail call void @llvm.dbg.value(metadata i32 0, i64 0, metadata !177, metadata !347), !dbg !1229
  %14 = load i32* %10, align 4, !dbg !1220, !tbaa !437
  %15 = icmp sgt i32 %14, 0, !dbg !1230
  br i1 %15, label %.lr.ph, label %._crit_edge, !dbg !1231

.lr.ph:                                           ; preds = %12
  %16 = load i8*** %11, align 8, !dbg !1224, !tbaa !435
  %17 = sext i32 %14 to i64, !dbg !1231
  br label %18, !dbg !1231

; <label>:18                                      ; preds = %.lr.ph, %25
  %indvars.iv = phi i64 [ 0, %.lr.ph ], [ %indvars.iv.next, %25 ]
  %ngap.02 = phi i32 [ 0, %.lr.ph ], [ %ngap.1, %25 ]
  %19 = getelementptr inbounds i8** %16, i64 %indvars.iv, !dbg !1224
  %20 = load i8** %19, align 8, !dbg !1224, !tbaa !463
  %21 = getelementptr inbounds i8* %20, i64 %indvars.iv8, !dbg !1224
  %22 = load i8* %21, align 1, !dbg !1224, !tbaa !380
  switch i8 %22, label %25 [
    i8 32, label %23
    i8 46, label %23
    i8 95, label %23
    i8 45, label %23
    i8 126, label %23
  ], !dbg !1224

; <label>:23                                      ; preds = %18, %18, %18, %18, %18
  %24 = add nsw i32 %ngap.02, 1, !dbg !1232
  tail call void @llvm.dbg.value(metadata i32 %24, i64 0, metadata !179, metadata !347), !dbg !1228
  br label %25, !dbg !1233

; <label>:25                                      ; preds = %18, %23
  %ngap.1 = phi i32 [ %24, %23 ], [ %ngap.02, %18 ]
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1, !dbg !1231
  %26 = icmp slt i64 %indvars.iv.next, %17, !dbg !1230
  br i1 %26, label %18, label %._crit_edge, !dbg !1231

._crit_edge:                                      ; preds = %25, %12
  %ngap.0.lcssa = phi i32 [ 0, %12 ], [ %ngap.1, %25 ]
  %27 = sitofp i32 %ngap.0.lcssa to float, !dbg !1234
  %28 = sitofp i32 %14 to float, !dbg !1236
  %29 = fdiv float %27, %28, !dbg !1237
  %30 = fcmp ogt float %29, %maxgap, !dbg !1238
  %storemerge.v = select i1 %30, i32 8, i32 1, !dbg !1239
  store i32 %storemerge.v, i32* %13, align 4, !dbg !1240, !tbaa !368
  %31 = load i32* %1, align 4, !dbg !1215, !tbaa !364
  %32 = sext i32 %31 to i64, !dbg !1218
  %33 = icmp slt i64 %indvars.iv.next9, %32, !dbg !1218
  br i1 %33, label %12, label %._crit_edge7, !dbg !1219

._crit_edge7:                                     ; preds = %._crit_edge, %0
  tail call fastcc void @matassign2hmm(%struct.msa_struct* %msa, i8** %dsq, i32* %7, %struct.plan7_s** %ret_hmm, %struct.p7trace_s*** %ret_tr) #7, !dbg !1241
  tail call void @free(i8* %6) #7, !dbg !1242
  ret void, !dbg !1243
}
