Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Mon Feb 29 23:48:07 2016
| Host         : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zybo_dvi_output_wrapper_timing_summary_routed.rpt -rpx zybo_dvi_output_wrapper_timing_summary_routed.rpx
| Design       : zybo_dvi_output_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 182 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.964        0.000                      0                  291        0.036        0.000                      0                  291       -0.808       -3.365                       9                   198  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                         ------------         ----------      --------------
clk                                           {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_dvi_output_clk_wiz_0_0        {0.000 3.368}        6.737           148.438         
    zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk  {0.000 0.674}        1.347           742.188         
  clk_out2_zybo_dvi_output_clk_wiz_0_0        {0.000 0.674}        1.347           742.187         
  clkfbout_zybo_dvi_output_clk_wiz_0_0        {0.000 8.000}        16.000          62.500          
sys_clk_pin                                   {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_dvi_output_clk_wiz_0_0_1      {0.000 3.368}        6.737           148.438         
  clk_out2_zybo_dvi_output_clk_wiz_0_0_1      {0.000 0.674}        1.347           742.187         
  clkfbout_zybo_dvi_output_clk_wiz_0_0_1      {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_zybo_dvi_output_clk_wiz_0_0              1.964        0.000                      0                  291        0.122        0.000                      0                  291        2.868        0.000                       0                   184  
    zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk                                                                                                                                                   -0.320       -2.557                       8                     8  
  clk_out2_zybo_dvi_output_clk_wiz_0_0                                                                                                                                                         -0.808       -0.808                       1                     2  
  clkfbout_zybo_dvi_output_clk_wiz_0_0                                                                                                                                                         13.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_zybo_dvi_output_clk_wiz_0_0_1            1.965        0.000                      0                  291        0.122        0.000                      0                  291        2.868        0.000                       0                   184  
  clk_out2_zybo_dvi_output_clk_wiz_0_0_1                                                                                                                                                       -0.808       -0.808                       1                     2  
  clkfbout_zybo_dvi_output_clk_wiz_0_0_1                                                                                                                                                       13.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_zybo_dvi_output_clk_wiz_0_0_1  clk_out1_zybo_dvi_output_clk_wiz_0_0          1.964        0.000                      0                  291        0.036        0.000                      0                  291  
clk_out1_zybo_dvi_output_clk_wiz_0_0    clk_out1_zybo_dvi_output_clk_wiz_0_0_1        1.964        0.000                      0                  291        0.036        0.000                      0                  291  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0
  To Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.525ns (32.413%)  route 3.180ns (67.587%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.717     3.323    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X41Y89         LUT5 (Prop_lut5_I4_O)        0.119     3.442 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2/O
                         net (fo=1, routed)           0.308     3.750    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2_n_0
    SLICE_X42Y89         LUT3 (Prop_lut3_I0_O)        0.332     4.082 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_1/O
                         net (fo=1, routed)           0.000     4.082    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[3]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.079     6.046    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.229ns (27.895%)  route 3.177ns (72.105%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 5.467 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.740    -0.619    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.108     0.909    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X43Y95         LUT5 (Prop_lut5_I0_O)        0.329     1.238 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=3, routed)           0.685     1.922    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.327     2.249 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1/O
                         net (fo=9, routed)           0.996     3.245    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1_n_0
    SLICE_X40Y95         LUT4 (Prop_lut4_I1_O)        0.154     3.399 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.388     3.787    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X40Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563     5.467    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.626     6.093    
                         clock uncertainty           -0.086     6.007    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)       -0.250     5.757    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          5.757    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.198ns (26.928%)  route 3.251ns (73.072%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.717     3.323    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X41Y89         LUT4 (Prop_lut4_I1_O)        0.124     3.447 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.379     3.826    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/minusOp[0]
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X41Y89         FDRE (Setup_fdre_C_D)       -0.067     5.900    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          5.900    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.762ns (39.191%)  route 2.734ns (60.809%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 5.464 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.478    -0.143 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.079     0.936    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X40Y88         LUT4 (Prop_lut4_I0_O)        0.323     1.259 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.564     1.823    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I1_O)        0.326     2.149 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.658     2.807    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I2_O)        0.124     2.931 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.931    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     3.143 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.433     3.576    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.299     3.875 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     3.875    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.560     5.464    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.588     6.052    
                         clock uncertainty           -0.086     5.966    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.031     5.997    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.636ns (36.436%)  route 2.854ns (63.564%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.103 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/Q
                         net (fo=3, routed)           1.201     1.098    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]
    SLICE_X42Y90         LUT6 (Prop_lut6_I1_O)        0.124     1.222 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_12/O
                         net (fo=3, routed)           0.463     1.685    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_12_n_0
    SLICE_X42Y90         LUT4 (Prop_lut4_I3_O)        0.150     1.835 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5/O
                         net (fo=3, routed)           0.599     2.434    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.328     2.762 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_14__0/O
                         net (fo=1, routed)           0.000     2.762    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_14__0_n_0
    SLICE_X40Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     2.979 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7/O
                         net (fo=1, routed)           0.592     3.570    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I5_O)        0.299     3.869 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     3.869    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X41Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626     6.091    
                         clock uncertainty           -0.086     6.005    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)        0.029     6.034    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.198ns (27.512%)  route 3.157ns (72.488%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.623     3.229    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124     3.353 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.379     3.732    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[0]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)       -0.016     5.951    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.371ns (31.037%)  route 3.046ns (68.963%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.478    -0.143 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.079     0.936    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X40Y88         LUT5 (Prop_lut5_I3_O)        0.295     1.231 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_3/O
                         net (fo=3, routed)           0.831     2.062    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_3_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I3_O)        0.146     2.208 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_6/O
                         net (fo=1, routed)           0.690     2.899    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_6_n_0
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.328     3.227 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_5/O
                         net (fo=1, routed)           0.446     3.673    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_5_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.797 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000     3.797    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X40Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.626     6.091    
                         clock uncertainty           -0.086     6.005    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.031     6.036    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.739ns (39.583%)  route 2.654ns (60.417%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 5.467 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=16, routed)          1.020     0.822    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X38Y99         LUT5 (Prop_lut5_I3_O)        0.325     1.147 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0/O
                         net (fo=3, routed)           0.818     1.965    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I1_O)        0.328     2.293 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14/O
                         net (fo=1, routed)           0.516     2.809    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     2.933 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0/O
                         net (fo=1, routed)           0.000     2.933    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0_n_0
    SLICE_X36Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     3.178 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6/O
                         net (fo=1, routed)           0.300     3.478    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.298     3.776 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.776    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563     5.467    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.588     6.055    
                         clock uncertainty           -0.086     5.969    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.081     6.050    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          6.050    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.198ns (27.480%)  route 3.162ns (72.520%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           1.007     3.613    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.124     3.737 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000     3.737    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[2]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.079     6.046    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.198ns (27.537%)  route 3.153ns (72.463%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.998     3.604    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.728 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000     3.728    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/minusOp[2]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.077     6.044    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  2.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.575    -0.486    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.289    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.842    -0.721    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.486    
    SLICE_X43Y75         FDPE (Hold_fdpe_C_D)         0.075    -0.411    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.098    -0.232    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.045    -0.187 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.187    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0_n_0
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121    -0.335    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/Q
                         net (fo=1, routed)           0.122    -0.213    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X40Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism              0.268    -0.438    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.070    -0.368    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/vde_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vde_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vde_reg/Q
                         net (fo=1, routed)           0.107    -0.228    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X36Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.708    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.248    -0.460    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.070    -0.390    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.388%)  route 0.094ns (33.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.094    -0.239    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X43Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.194 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X43Y91         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X43Y91         FDSE (Hold_fdse_C_D)         0.092    -0.366    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.237    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X43Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.192 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[3]
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.091    -0.367    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.058%)  route 0.140ns (42.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=20, routed)          0.140    -0.191    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/Q[0]
    SLICE_X42Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.146 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.146    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121    -0.335    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.192    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X42Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.147 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.147    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1_n_0
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120    -0.340    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.312 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]/Q
                         net (fo=4, routed)           0.094    -0.218    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.173 r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.173    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_i_1_n_0
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.708    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
                         clock pessimism              0.245    -0.463    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.091    -0.372    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.632%)  route 0.130ns (38.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=5, routed)           0.130    -0.179    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in6_in
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.134 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.134    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1_n_0
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.336    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_dvi_output_clk_wiz_0_0
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.737       4.582      BUFGCTRL_X0Y16   zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y74     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y73     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y98     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y97     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y96     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y95     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.737       5.488      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X40Y89     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y89     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y88     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y89     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y88     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X40Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X40Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X36Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y92     zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y92     zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y91     zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y91     zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y91     zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y92     zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y92     zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X39Y91     zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X37Y92     zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk
  To Clock:  zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -2.557ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { zybo_dvi_output_i/rgb2dvi_0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X0Y74  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X0Y73  zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X0Y98  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X0Y97  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X0Y92  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X0Y91  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X0Y96  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X0Y95  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_dvi_output_clk_wiz_0_0
  To Clock:  clk_out2_zybo_dvi_output_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.808ns,  Total Violation       -0.808ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zybo_dvi_output_clk_wiz_0_0
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y17   zybo_dvi_output_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_dvi_output_clk_wiz_0_0
  To Clock:  clkfbout_zybo_dvi_output_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_dvi_output_clk_wiz_0_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         16.000      13.845     BUFGCTRL_X0Y18   zybo_dvi_output_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.525ns (32.413%)  route 3.180ns (67.587%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.717     3.323    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X41Y89         LUT5 (Prop_lut5_I4_O)        0.119     3.442 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2/O
                         net (fo=1, routed)           0.308     3.750    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2_n_0
    SLICE_X42Y89         LUT3 (Prop_lut3_I0_O)        0.332     4.082 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_1/O
                         net (fo=1, routed)           0.000     4.082    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[3]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.079     6.047    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                          6.047    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.229ns (27.895%)  route 3.177ns (72.105%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 5.467 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.740    -0.619    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.108     0.909    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X43Y95         LUT5 (Prop_lut5_I0_O)        0.329     1.238 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=3, routed)           0.685     1.922    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.327     2.249 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1/O
                         net (fo=9, routed)           0.996     3.245    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1_n_0
    SLICE_X40Y95         LUT4 (Prop_lut4_I1_O)        0.154     3.399 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.388     3.787    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X40Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563     5.467    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.626     6.093    
                         clock uncertainty           -0.085     6.008    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)       -0.250     5.758    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          5.758    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.198ns (26.928%)  route 3.251ns (73.072%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.717     3.323    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X41Y89         LUT4 (Prop_lut4_I1_O)        0.124     3.447 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.379     3.826    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/minusOp[0]
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X41Y89         FDRE (Setup_fdre_C_D)       -0.067     5.901    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.762ns (39.191%)  route 2.734ns (60.809%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 5.464 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.478    -0.143 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.079     0.936    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X40Y88         LUT4 (Prop_lut4_I0_O)        0.323     1.259 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.564     1.823    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I1_O)        0.326     2.149 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.658     2.807    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I2_O)        0.124     2.931 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.931    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     3.143 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.433     3.576    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.299     3.875 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     3.875    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.560     5.464    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.588     6.052    
                         clock uncertainty           -0.085     5.967    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.031     5.998    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.636ns (36.436%)  route 2.854ns (63.564%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.103 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/Q
                         net (fo=3, routed)           1.201     1.098    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]
    SLICE_X42Y90         LUT6 (Prop_lut6_I1_O)        0.124     1.222 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_12/O
                         net (fo=3, routed)           0.463     1.685    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_12_n_0
    SLICE_X42Y90         LUT4 (Prop_lut4_I3_O)        0.150     1.835 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5/O
                         net (fo=3, routed)           0.599     2.434    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.328     2.762 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_14__0/O
                         net (fo=1, routed)           0.000     2.762    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_14__0_n_0
    SLICE_X40Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     2.979 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7/O
                         net (fo=1, routed)           0.592     3.570    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I5_O)        0.299     3.869 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     3.869    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X41Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626     6.091    
                         clock uncertainty           -0.085     6.006    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)        0.029     6.035    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.198ns (27.512%)  route 3.157ns (72.488%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.623     3.229    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124     3.353 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.379     3.732    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[0]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)       -0.016     5.952    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          5.952    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.371ns (31.037%)  route 3.046ns (68.963%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.478    -0.143 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.079     0.936    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X40Y88         LUT5 (Prop_lut5_I3_O)        0.295     1.231 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_3/O
                         net (fo=3, routed)           0.831     2.062    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_3_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I3_O)        0.146     2.208 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_6/O
                         net (fo=1, routed)           0.690     2.899    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_6_n_0
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.328     3.227 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_5/O
                         net (fo=1, routed)           0.446     3.673    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_5_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.797 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000     3.797    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X40Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.626     6.091    
                         clock uncertainty           -0.085     6.006    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.031     6.037    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          6.037    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.739ns (39.583%)  route 2.654ns (60.417%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 5.467 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=16, routed)          1.020     0.822    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X38Y99         LUT5 (Prop_lut5_I3_O)        0.325     1.147 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0/O
                         net (fo=3, routed)           0.818     1.965    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I1_O)        0.328     2.293 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14/O
                         net (fo=1, routed)           0.516     2.809    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     2.933 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0/O
                         net (fo=1, routed)           0.000     2.933    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0_n_0
    SLICE_X36Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     3.178 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6/O
                         net (fo=1, routed)           0.300     3.478    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.298     3.776 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.776    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563     5.467    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.588     6.055    
                         clock uncertainty           -0.085     5.970    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.081     6.051    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          6.051    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.198ns (27.480%)  route 3.162ns (72.520%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           1.007     3.613    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.124     3.737 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000     3.737    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[2]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.079     6.047    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          6.047    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.198ns (27.537%)  route 3.153ns (72.463%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.998     3.604    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.728 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000     3.728    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/minusOp[2]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.085     5.968    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.077     6.045    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  2.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.575    -0.486    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.289    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.842    -0.721    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.486    
    SLICE_X43Y75         FDPE (Hold_fdpe_C_D)         0.075    -0.411    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.098    -0.232    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.045    -0.187 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.187    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0_n_0
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121    -0.335    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/Q
                         net (fo=1, routed)           0.122    -0.213    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X40Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism              0.268    -0.438    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.070    -0.368    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/vde_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vde_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vde_reg/Q
                         net (fo=1, routed)           0.107    -0.228    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X36Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.708    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.248    -0.460    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.070    -0.390    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.388%)  route 0.094ns (33.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.094    -0.239    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X43Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.194 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X43Y91         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X43Y91         FDSE (Hold_fdse_C_D)         0.092    -0.366    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.237    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X43Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.192 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[3]
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.458    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.091    -0.367    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.058%)  route 0.140ns (42.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=20, routed)          0.140    -0.191    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/Q[0]
    SLICE_X42Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.146 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.146    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121    -0.335    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.192    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X42Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.147 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.147    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1_n_0
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120    -0.340    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.312 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]/Q
                         net (fo=4, routed)           0.094    -0.218    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.173 r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.173    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_i_1_n_0
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.708    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
                         clock pessimism              0.245    -0.463    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.091    -0.372    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.632%)  route 0.130ns (38.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=5, routed)           0.130    -0.179    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in6_in
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.134 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.134    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1_n_0
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.336    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_dvi_output_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.737       4.582      BUFGCTRL_X0Y16   zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y74     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y73     zybo_dvi_output_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y98     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y97     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y91     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y96     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y95     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.737       5.488      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X40Y89     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y90     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y89     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y88     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y89     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y88     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X40Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X40Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X36Y92     zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y92     zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y92     zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y91     zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y91     zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y91     zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y92     zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y92     zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X39Y91     zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X37Y92     zybo_dvi_output_i/test_pattern_generator_0/inst/v_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_dvi_output_clk_wiz_0_0_1
  To Clock:  clk_out2_zybo_dvi_output_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.808ns,  Total Violation       -0.808ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zybo_dvi_output_clk_wiz_0_0_1
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y17   zybo_dvi_output_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_dvi_output_clk_wiz_0_0_1
  To Clock:  clkfbout_zybo_dvi_output_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_dvi_output_clk_wiz_0_0_1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         16.000      13.845     BUFGCTRL_X0Y18   zybo_dvi_output_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.525ns (32.413%)  route 3.180ns (67.587%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.717     3.323    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X41Y89         LUT5 (Prop_lut5_I4_O)        0.119     3.442 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2/O
                         net (fo=1, routed)           0.308     3.750    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2_n_0
    SLICE_X42Y89         LUT3 (Prop_lut3_I0_O)        0.332     4.082 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_1/O
                         net (fo=1, routed)           0.000     4.082    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[3]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.079     6.046    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.229ns (27.895%)  route 3.177ns (72.105%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 5.467 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.740    -0.619    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.108     0.909    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X43Y95         LUT5 (Prop_lut5_I0_O)        0.329     1.238 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=3, routed)           0.685     1.922    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.327     2.249 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1/O
                         net (fo=9, routed)           0.996     3.245    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1_n_0
    SLICE_X40Y95         LUT4 (Prop_lut4_I1_O)        0.154     3.399 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.388     3.787    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X40Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563     5.467    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.626     6.093    
                         clock uncertainty           -0.086     6.007    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)       -0.250     5.757    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          5.757    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.198ns (26.928%)  route 3.251ns (73.072%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.717     3.323    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X41Y89         LUT4 (Prop_lut4_I1_O)        0.124     3.447 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.379     3.826    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/minusOp[0]
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X41Y89         FDRE (Setup_fdre_C_D)       -0.067     5.900    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          5.900    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.762ns (39.191%)  route 2.734ns (60.809%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 5.464 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.478    -0.143 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.079     0.936    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X40Y88         LUT4 (Prop_lut4_I0_O)        0.323     1.259 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.564     1.823    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I1_O)        0.326     2.149 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.658     2.807    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I2_O)        0.124     2.931 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.931    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     3.143 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.433     3.576    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.299     3.875 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     3.875    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.560     5.464    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.588     6.052    
                         clock uncertainty           -0.086     5.966    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.031     5.997    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.636ns (36.436%)  route 2.854ns (63.564%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.103 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/Q
                         net (fo=3, routed)           1.201     1.098    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]
    SLICE_X42Y90         LUT6 (Prop_lut6_I1_O)        0.124     1.222 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_12/O
                         net (fo=3, routed)           0.463     1.685    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_12_n_0
    SLICE_X42Y90         LUT4 (Prop_lut4_I3_O)        0.150     1.835 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5/O
                         net (fo=3, routed)           0.599     2.434    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.328     2.762 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_14__0/O
                         net (fo=1, routed)           0.000     2.762    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_14__0_n_0
    SLICE_X40Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     2.979 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7/O
                         net (fo=1, routed)           0.592     3.570    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I5_O)        0.299     3.869 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     3.869    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X41Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626     6.091    
                         clock uncertainty           -0.086     6.005    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)        0.029     6.034    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.198ns (27.512%)  route 3.157ns (72.488%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.623     3.229    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124     3.353 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.379     3.732    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[0]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)       -0.016     5.951    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.371ns (31.037%)  route 3.046ns (68.963%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.478    -0.143 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.079     0.936    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X40Y88         LUT5 (Prop_lut5_I3_O)        0.295     1.231 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_3/O
                         net (fo=3, routed)           0.831     2.062    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_3_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I3_O)        0.146     2.208 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_6/O
                         net (fo=1, routed)           0.690     2.899    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_6_n_0
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.328     3.227 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_5/O
                         net (fo=1, routed)           0.446     3.673    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_5_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.797 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000     3.797    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X40Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.626     6.091    
                         clock uncertainty           -0.086     6.005    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.031     6.036    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.739ns (39.583%)  route 2.654ns (60.417%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 5.467 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=16, routed)          1.020     0.822    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X38Y99         LUT5 (Prop_lut5_I3_O)        0.325     1.147 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0/O
                         net (fo=3, routed)           0.818     1.965    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I1_O)        0.328     2.293 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14/O
                         net (fo=1, routed)           0.516     2.809    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     2.933 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0/O
                         net (fo=1, routed)           0.000     2.933    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0_n_0
    SLICE_X36Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     3.178 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6/O
                         net (fo=1, routed)           0.300     3.478    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.298     3.776 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.776    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563     5.467    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.588     6.055    
                         clock uncertainty           -0.086     5.969    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.081     6.050    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          6.050    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.198ns (27.480%)  route 3.162ns (72.520%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           1.007     3.613    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.124     3.737 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000     3.737    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[2]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.079     6.046    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.198ns (27.537%)  route 3.153ns (72.463%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.998     3.604    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.728 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000     3.728    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/minusOp[2]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.077     6.044    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  2.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.575    -0.486    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.289    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.842    -0.721    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.486    
                         clock uncertainty            0.086    -0.400    
    SLICE_X43Y75         FDPE (Hold_fdpe_C_D)         0.075    -0.325    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.098    -0.232    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.045    -0.187 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.187    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0_n_0
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.086    -0.370    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121    -0.249    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/Q
                         net (fo=1, routed)           0.122    -0.213    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X40Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism              0.268    -0.438    
                         clock uncertainty            0.086    -0.352    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.070    -0.282    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/vde_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vde_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vde_reg/Q
                         net (fo=1, routed)           0.107    -0.228    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X36Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.708    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.248    -0.460    
                         clock uncertainty            0.086    -0.374    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.070    -0.304    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.388%)  route 0.094ns (33.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.094    -0.239    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X43Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.194 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X43Y91         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.086    -0.372    
    SLICE_X43Y91         FDSE (Hold_fdse_C_D)         0.092    -0.280    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.237    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X43Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.192 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[3]
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.086    -0.372    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.091    -0.281    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.058%)  route 0.140ns (42.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=20, routed)          0.140    -0.191    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/Q[0]
    SLICE_X42Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.146 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.146    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.086    -0.370    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121    -0.249    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.192    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X42Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.147 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.147    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1_n_0
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.245    -0.460    
                         clock uncertainty            0.086    -0.374    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120    -0.254    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.312 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]/Q
                         net (fo=4, routed)           0.094    -0.218    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.173 r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.173    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_i_1_n_0
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.708    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
                         clock pessimism              0.245    -0.463    
                         clock uncertainty            0.086    -0.377    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.091    -0.286    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.632%)  route 0.130ns (38.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=5, routed)           0.130    -0.179    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in6_in
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.134 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.134    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1_n_0
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.086    -0.371    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.250    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0
  To Clock:  clk_out1_zybo_dvi_output_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.525ns (32.413%)  route 3.180ns (67.587%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.717     3.323    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X41Y89         LUT5 (Prop_lut5_I4_O)        0.119     3.442 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2/O
                         net (fo=1, routed)           0.308     3.750    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_2_n_0
    SLICE_X42Y89         LUT3 (Prop_lut3_I0_O)        0.332     4.082 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_1/O
                         net (fo=1, routed)           0.000     4.082    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[3]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.079     6.046    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.229ns (27.895%)  route 3.177ns (72.105%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 5.467 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.740    -0.619    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.108     0.909    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X43Y95         LUT5 (Prop_lut5_I0_O)        0.329     1.238 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=3, routed)           0.685     1.922    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.327     2.249 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1/O
                         net (fo=9, routed)           0.996     3.245    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1_n_0
    SLICE_X40Y95         LUT4 (Prop_lut4_I1_O)        0.154     3.399 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.388     3.787    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X40Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563     5.467    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.626     6.093    
                         clock uncertainty           -0.086     6.007    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)       -0.250     5.757    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          5.757    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.198ns (26.928%)  route 3.251ns (73.072%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.717     3.323    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X41Y89         LUT4 (Prop_lut4_I1_O)        0.124     3.447 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.379     3.826    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/minusOp[0]
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X41Y89         FDRE (Setup_fdre_C_D)       -0.067     5.900    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          5.900    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.762ns (39.191%)  route 2.734ns (60.809%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 5.464 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.478    -0.143 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.079     0.936    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X40Y88         LUT4 (Prop_lut4_I0_O)        0.323     1.259 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9/O
                         net (fo=2, routed)           0.564     1.823    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_9_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I1_O)        0.326     2.149 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15/O
                         net (fo=2, routed)           0.658     2.807    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_15_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I2_O)        0.124     2.931 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1/O
                         net (fo=1, routed)           0.000     2.931    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_6__1_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     3.143 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.433     3.576    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.299     3.875 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     3.875    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.560     5.464    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.588     6.052    
                         clock uncertainty           -0.086     5.966    
    SLICE_X39Y90         FDRE (Setup_fdre_C_D)        0.031     5.997    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.636ns (36.436%)  route 2.854ns (63.564%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.103 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/Q
                         net (fo=3, routed)           1.201     1.098    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]
    SLICE_X42Y90         LUT6 (Prop_lut6_I1_O)        0.124     1.222 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_12/O
                         net (fo=3, routed)           0.463     1.685    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_12_n_0
    SLICE_X42Y90         LUT4 (Prop_lut4_I3_O)        0.150     1.835 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5/O
                         net (fo=3, routed)           0.599     2.434    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.328     2.762 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_14__0/O
                         net (fo=1, routed)           0.000     2.762    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_14__0_n_0
    SLICE_X40Y90         MUXF7 (Prop_muxf7_I1_O)      0.217     2.979 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7/O
                         net (fo=1, routed)           0.592     3.570    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]_i_7_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I5_O)        0.299     3.869 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     3.869    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X41Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626     6.091    
                         clock uncertainty           -0.086     6.005    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)        0.029     6.034    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.198ns (27.512%)  route 3.157ns (72.488%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.623     3.229    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y89         LUT4 (Prop_lut4_I1_O)        0.124     3.353 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.379     3.732    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[0]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)       -0.016     5.951    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.371ns (31.037%)  route 3.046ns (68.963%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.738    -0.621    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.478    -0.143 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.079     0.936    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X40Y88         LUT5 (Prop_lut5_I3_O)        0.295     1.231 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_3/O
                         net (fo=3, routed)           0.831     2.062    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[1]_i_3_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I3_O)        0.146     2.208 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_6/O
                         net (fo=1, routed)           0.690     2.899    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_6_n_0
    SLICE_X39Y88         LUT6 (Prop_lut6_I0_O)        0.328     3.227 f  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_5/O
                         net (fo=1, routed)           0.446     3.673    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_5_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     3.797 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]_i_1/O
                         net (fo=1, routed)           0.000     3.797    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[2]
    SLICE_X40Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.626     6.091    
                         clock uncertainty           -0.086     6.005    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)        0.031     6.036    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 1.739ns (39.583%)  route 2.654ns (60.417%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 5.467 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.741    -0.618    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=16, routed)          1.020     0.822    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X38Y99         LUT5 (Prop_lut5_I3_O)        0.325     1.147 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0/O
                         net (fo=3, routed)           0.818     1.965    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_3__0_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I1_O)        0.328     2.293 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14/O
                         net (fo=1, routed)           0.516     2.809    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_14_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I0_O)        0.124     2.933 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0/O
                         net (fo=1, routed)           0.000     2.933    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_12__0_n_0
    SLICE_X36Y97         MUXF7 (Prop_muxf7_I1_O)      0.245     3.178 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6/O
                         net (fo=1, routed)           0.300     3.478    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]_i_6_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.298     3.776 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.776    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.563     5.467    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y97         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.588     6.055    
                         clock uncertainty           -0.086     5.969    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.081     6.050    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          6.050    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.198ns (27.480%)  route 3.162ns (72.520%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           1.007     3.613    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.124     3.737 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000     3.737    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_1[2]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.079     6.046    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@6.737ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.198ns (27.537%)  route 3.153ns (72.463%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.465 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.736    -0.623    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.204 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=3, routed)           1.430     1.227    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.328     1.555 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=3, routed)           0.724     2.279    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.327     2.606 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=9, routed)           0.998     3.604    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_1_in13_in
    SLICE_X42Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.728 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000     3.728    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/minusOp[2]
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      6.737     6.737 r  
    L16                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     8.157 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.319    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908     2.412 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     3.814    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.905 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.561     5.465    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y89         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.588     6.053    
                         clock uncertainty           -0.086     5.967    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.077     6.044    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          6.044    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  2.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.575    -0.486    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.289    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.842    -0.721    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.486    
                         clock uncertainty            0.086    -0.400    
    SLICE_X43Y75         FDPE (Hold_fdpe_C_D)         0.075    -0.325    zybo_dvi_output_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.098    -0.232    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.045    -0.187 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.187    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0_n_0
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.086    -0.370    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121    -0.249    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X37Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vsync_reg/Q
                         net (fo=1, routed)           0.122    -0.213    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X40Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism              0.268    -0.438    
                         clock uncertainty            0.086    -0.352    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.070    -0.282    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/vde_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y92         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/vde_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  zybo_dvi_output_i/test_pattern_generator_0/inst/vde_reg/Q
                         net (fo=1, routed)           0.107    -0.228    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X36Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.708    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y92         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.248    -0.460    
                         clock uncertainty            0.086    -0.374    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.070    -0.304    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.388%)  route 0.094ns (33.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.094    -0.239    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X43Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.194 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X43Y91         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDSE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.086    -0.372    
    SLICE_X43Y91         FDSE (Hold_fdse_C_D)         0.092    -0.280    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.587    -0.474    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.237    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X43Y91         LUT5 (Prop_lut5_I0_O)        0.045    -0.192 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[3]
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.857    -0.706    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.248    -0.458    
                         clock uncertainty            0.086    -0.372    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.091    -0.281    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.058%)  route 0.140ns (42.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.472    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=20, routed)          0.140    -0.191    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/Q[0]
    SLICE_X42Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.146 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.146    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.859    -0.704    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y99         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.086    -0.370    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121    -0.249    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.192    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X42Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.147 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.147    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[1]_i_1__1_n_0
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y96         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.245    -0.460    
                         clock uncertainty            0.086    -0.374    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120    -0.254    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.585    -0.476    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X38Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.312 f  zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]/Q
                         net (fo=4, routed)           0.094    -0.218    zybo_dvi_output_i/test_pattern_generator_0/inst/h_count_reg[4]
    SLICE_X39Y91         LUT6 (Prop_lut6_I1_O)        0.045    -0.173 r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.173    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_i_1_n_0
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.855    -0.708    zybo_dvi_output_i/test_pattern_generator_0/inst/clk
    SLICE_X39Y91         FDRE                                         r  zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg/C
                         clock pessimism              0.245    -0.463    
                         clock uncertainty            0.086    -0.377    
    SLICE_X39Y91         FDRE (Hold_fdre_C_D)         0.091    -0.286    zybo_dvi_output_i/test_pattern_generator_0/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_output_clk_wiz_0_0_1  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_zybo_dvi_output_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_output_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.632%)  route 0.130ns (38.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.588    -0.473    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=5, routed)           0.130    -0.179    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in6_in
    SLICE_X42Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.134 r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.134    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1_n_0
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_output_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_output_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    zybo_dvi_output_i/clk_wiz_0/inst/clk_in1_zybo_dvi_output_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  zybo_dvi_output_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    zybo_dvi_output_i/clk_wiz_0/inst/clk_out1_zybo_dvi_output_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  zybo_dvi_output_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.705    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.248    -0.457    
                         clock uncertainty            0.086    -0.371    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121    -0.250    zybo_dvi_output_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.116    





