git clone --depth 1 --no-tags https://github.com/matthewbarondeau/AES_Hardware_Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225995463
git clone --depth 1 --no-tags https://github.com/meawoppl/nextpnr-bug-repro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227150258
git clone --depth 1 --no-tags https://github.com/Digital-circuits-team/Final-DC-exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228354727
git clone --depth 1 --no-tags https://github.com/samjijina/fpga-arm-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228792610
git clone --depth 1 --no-tags https://github.com/midimaster21b/SHA-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226040848
git clone --depth 1 --no-tags https://github.com/aquaxis/aq_axi_getfreq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225620784
git clone --depth 1 --no-tags https://github.com/jmjos/traffic_generator_receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225396238
git clone --depth 1 --no-tags https://github.com/monkeyboiii/multichannel-answering-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228013793
git clone --depth 1 --no-tags https://github.com/shashanksathish/Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228112147
git clone --depth 1 --no-tags https://github.com/kamelMohsen/Logic-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230173218
git clone --depth 1 --no-tags https://github.com/SidaChen1999/Snake-Game-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231176552
git clone --depth 1 --no-tags https://github.com/SerCharles/EDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226846006
git clone --depth 1 --no-tags https://github.com/ruiyang69/ece550_tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225746718
git clone --depth 1 --no-tags https://github.com/sakib-reza/Verilog-Pong-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231494320
git clone --depth 1 --no-tags https://github.com/zhaoxuyang13/DCD-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231312817
git clone --depth 1 --no-tags https://github.com/1999akinori/idealgaslawsimulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230012547
git clone --depth 1 --no-tags https://github.com/jameskokoska/VerilogPlaygroundFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229886376
git clone --depth 1 --no-tags https://github.com/kkamankun/Digital-Logic-Circuits-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231361607
git clone --depth 1 --no-tags https://github.com/heijligen/zynq_yosys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231472422
git clone --depth 1 --no-tags https://github.com/nakengelhardt/abc9_script_opt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229113882
git clone --depth 1 --no-tags https://github.com/vsiddaia/CpuDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225773622
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2019-2/work03-simulacion-OV7670.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227729922
git clone --depth 1 --no-tags https://github.com/danaur/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229892953
git clone --depth 1 --no-tags https://github.com/Gogomoe/SUSTech_CS207_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226091289
git clone --depth 1 --no-tags https://github.com/Zeta611/cpu-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226359665
git clone --depth 1 --no-tags https://github.com/jack141088/VLSI1-Final-Floating-Point-Pipelined-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227502477
git clone --depth 1 --no-tags https://github.com/aquaxis/aq_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225788920
git clone --depth 1 --no-tags https://github.com/apullin/curve25519_periph_i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229510357
git clone --depth 1 --no-tags https://github.com/Lu-YuCheng/CA2019_project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228566890
git clone --depth 1 --no-tags https://github.com/meganewalsh/ECE411-computer-org-and-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231614446
git clone --depth 1 --no-tags https://github.com/aquaxis/aq_axi_sdma64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225620420
git clone --depth 1 --no-tags https://github.com/nucfive/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229284596
git clone --depth 1 --no-tags https://github.com/hugoferreira/blackicemx-homebrew-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229646694
git clone --depth 1 --no-tags https://github.com/fmahon/BBAI_ECP5_Fusion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229151715
git clone --depth 1 --no-tags https://github.com/crlarsen/hp_mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228132307
git clone --depth 1 --no-tags https://github.com/PragmaticCoder/nios2RTOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231835779
git clone --depth 1 --no-tags https://github.com/kensaba101/LEDs-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228290789
git clone --depth 1 --no-tags https://github.com/calvinjarrod/Speculative-TLB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225521830
git clone --depth 1 --no-tags https://github.com/AHueya/Pipeline-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225780799
git clone --depth 1 --no-tags https://github.com/wklaebe/icebreaker-whirlygig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231220468
git clone --depth 1 --no-tags https://github.com/kennymcavoy/Verilog_AES_SHA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227725810
git clone --depth 1 --no-tags https://github.com/JurgeShi/e200_opensource.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230605841
git clone --depth 1 --no-tags https://github.com/tommythorn/OrangeCrab_Hello.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230727768
git clone --depth 1 --no-tags https://github.com/shubham-kinhikar/HDLC-Deframer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230115531
git clone --depth 1 --no-tags https://github.com/SylvieShen/Image-Edge-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227025927
git clone --depth 1 --no-tags https://github.com/jxwleong/altera-de1-traffic-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226250851
git clone --depth 1 --no-tags https://github.com/gabrielnogueiralt/Projeto-SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227416581
git clone --depth 1 --no-tags https://github.com/VI-Tran-computerEngineer/verilog_alarm_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227659368
git clone --depth 1 --no-tags https://github.com/yayayaya555/----FPGA--.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230415942
git clone --depth 1 --no-tags https://github.com/Hide-on-bush2/MultyCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226632871
git clone --depth 1 --no-tags https://github.com/yaohsiaopid/ee4292_graph.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228807355
git clone --depth 1 --no-tags https://github.com/stevenyu113228/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229570376
git clone --depth 1 --no-tags https://github.com/aquaxis/riscv_debug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227044016
git clone --depth 1 --no-tags https://github.com/RossComputerGuy/SlimProc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225890163
git clone --depth 1 --no-tags https://github.com/abhaypatil2000/Verilog-sobel-edge-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226111501
git clone --depth 1 --no-tags https://github.com/hsuanchia/FPGA-Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228751928
git clone --depth 1 --no-tags https://github.com/RemaJore/DDS-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231272593
git clone --depth 1 --no-tags https://github.com/merledu/5-Stage-Pipeline-RISC-V-Architecture-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226046827
git clone --depth 1 --no-tags https://github.com/EHash/MMX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226660548
git clone --depth 1 --no-tags https://github.com/marsohod4you/WS2812B-FPGA-Emulation-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230956259
git clone --depth 1 --no-tags https://github.com/Lauxin/DSP_PJ3_64FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225791550
git clone --depth 1 --no-tags https://github.com/raminrasoulinezhad/LUXOR_FPGA20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226449148
git clone --depth 1 --no-tags https://github.com/akshayr3/ECE385_final_project_3D_Rendering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227439675
git clone --depth 1 --no-tags https://github.com/dueToLife/FPGA_VGA_plane_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229212727
git clone --depth 1 --no-tags https://github.com/redpanda3/soDLA_equi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227229861
git clone --depth 1 --no-tags https://github.com/MohammadrezaRezvani/SystolicArray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226730813
git clone --depth 1 --no-tags https://github.com/alexzhang007/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231201867
git clone --depth 1 --no-tags https://github.com/thanhtung2105/My_FPGA_DE1-SoC_Full_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229002973
git clone --depth 1 --no-tags https://github.com/2channelkrt/BLAS-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227071806
git clone --depth 1 --no-tags https://github.com/abclzr/Homework-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229385435
git clone --depth 1 --no-tags https://github.com/dpetrisko/bsg_hardfloat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228102798
git clone --depth 1 --no-tags https://github.com/jameskokoska/PianoTiles-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229895335
git clone --depth 1 --no-tags https://github.com/trongtran1234/CPU_RISV-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229090185
git clone --depth 1 --no-tags https://github.com/silencespeaker755/CA-project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225574466
git clone --depth 1 --no-tags https://github.com/Loosemond/WS2811-Controler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228054473
git clone --depth 1 --no-tags https://github.com/aniket0511/Vedic-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228419266
git clone --depth 1 --no-tags https://github.com/jxwleong/altera-de1-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226242163
git clone --depth 1 --no-tags https://github.com/razmikTovmas/Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/228598579
git clone --depth 1 --no-tags https://github.com/Yveh/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230711478
git clone --depth 1 --no-tags https://github.com/mkvachev/wm8731.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229240435
git clone --depth 1 --no-tags https://github.com/Rekodr/3DES-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227300100
git clone --depth 1 --no-tags https://github.com/guticketa/myfive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226355896
git clone --depth 1 --no-tags https://github.com/shakhovm/CpuProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229817914
git clone --depth 1 --no-tags https://github.com/tyler569/intcode-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226579025
git clone --depth 1 --no-tags https://github.com/ugurcanavcu/EECS2021_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231037970
git clone --depth 1 --no-tags https://github.com/hexthat/simple_npx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226178923
git clone --depth 1 --no-tags https://github.com/danmin20/ComputerStructure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/227546057
git clone --depth 1 --no-tags https://github.com/dgeller97/EECS-2021-P2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230310666
git clone --depth 1 --no-tags https://github.com/GitHubliu09/CBIT_V3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230574023
git clone --depth 1 --no-tags https://github.com/Second-Of-Time/SLTIU-3-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/230379836
git clone --depth 1 --no-tags https://github.com/ywang530/Doodle-Jump_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225539723
git clone --depth 1 --no-tags https://github.com/skycity11/Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/225756713
git clone --depth 1 --no-tags https://github.com/kibarra89/fibverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226462400
git clone --depth 1 --no-tags https://github.com/AldenHunt/WaveGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/226719440
git clone --depth 1 --no-tags https://github.com/m853183350/FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229707947
git clone --depth 1 --no-tags https://github.com/aria-23/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229598621
git clone --depth 1 --no-tags https://github.com/opensiriusfox/fpga-led_passthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/229500234
