<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/tests/clk_routing/clk_routing/synlog/clk_routing_clk_routing_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>clk_routing|CLK_100MHZ</data>
<data>200.0 MHz</data>
<data>1102.5 MHz</data>
<data>4.093</data>
</row>
<row>
<data>clk_routing|ETH_REFCLK</data>
<data>200.0 MHz</data>
<data>1102.5 MHz</data>
<data>4.093</data>
</row>
<row>
<data>clk_routing|ULPI_CLK</data>
<data>200.0 MHz</data>
<data>354.7 MHz</data>
<data>2.180</data>
</row>
<row>
<data>lpddr3|pll_clk_out_inferred_clock</data>
<data>200.0 MHz</data>
<data>346.6 MHz</data>
<data>2.115</data>
</row>
<row>
<data>System</data>
<data>200.0 MHz</data>
<data>545.1 MHz</data>
<data>3.166</data>
</row>
</report_table>
