// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _computeS2_HH_
#define _computeS2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ResizeStream_3.h"
#include "ResizeStream_2.h"
#include "CloneStream.h"
#include "grouperPE.h"
#include "Conv1DBuffer_new394.h"
#include "Conv1DMac_new395.h"
#include "Relu1D396.h"
#include "StreamingDataWidthCo_1.h"
#include "Conv1DBuffer_new398.h"
#include "Conv1DMac_new399.h"
#include "Relu1D400.h"
#include "StreamingDataWidthCo.h"
#include "Conv1DBuffer_new.h"
#include "Conv1DMac_new.h"
#include "Relu1D.h"
#include "StreamingDataWidthCo_2.h"
#include "StreamingMaxPool_Pre.h"
#include "Conv1DBuffer_new402.h"
#include "Conv1DMac_new403.h"
#include "Relu1D404.h"
#include "StreamingDataWidthCo_3.h"
#include "Conv1DBuffer_new_1.h"
#include "Conv1DMac_new_1.h"
#include "Relu1D_1.h"
#include "StreamingDataWidthCo_4.h"
#include "ResizeStream_1.h"
#include "ResizeStream.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w32_d2_A.h"
#include "start_for_CloneStUhA.h"
#include "start_for_grouperVhK.h"
#include "start_for_ResizeSWhU.h"
#include "start_for_Conv1DBXh4.h"
#include "start_for_Conv1DMYie.h"
#include "start_for_Relu1D3Zio.h"
#include "start_for_Streami0iy.h"
#include "start_for_Conv1DB1iI.h"
#include "start_for_Conv1DM2iS.h"
#include "start_for_Relu1D43i2.h"
#include "start_for_Streami4jc.h"
#include "start_for_Conv1DB5jm.h"
#include "start_for_Conv1DM6jw.h"
#include "start_for_Relu1D_U0.h"
#include "start_for_Streami7jG.h"
#include "start_for_Streami8jQ.h"
#include "start_for_Conv1DB9j0.h"
#include "start_for_Conv1DMbak.h"
#include "start_for_Relu1D4bbk.h"
#include "start_for_Streamibck.h"
#include "start_for_Conv1DBbdk.h"
#include "start_for_Conv1DMbek.h"
#include "start_for_Relu1D_bfk.h"
#include "start_for_Streamibgk.h"
#include "start_for_ResizeSbhl.h"

namespace ap_rtl {

struct computeS2 : public sc_module {
    // Port declarations 18
    sc_in< sc_lv<64> > input1_V_V_TDATA;
    sc_in< sc_lv<64> > inputGrp_V_V_TDATA;
    sc_out< sc_lv<64> > outputGrp_V_V_TDATA;
    sc_out< sc_lv<64> > s2_out_V_V_TDATA;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > inputGrp_V_V_TVALID;
    sc_out< sc_logic > inputGrp_V_V_TREADY;
    sc_in< sc_logic > input1_V_V_TVALID;
    sc_out< sc_logic > input1_V_V_TREADY;
    sc_out< sc_logic > outputGrp_V_V_TVALID;
    sc_in< sc_logic > outputGrp_V_V_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > s2_out_V_V_TVALID;
    sc_in< sc_logic > s2_out_V_V_TREADY;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    computeS2(sc_module_name name);
    SC_HAS_PROCESS(computeS2);

    ~computeS2();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    ResizeStream_3* ResizeStream_3_U0;
    ResizeStream_2* ResizeStream_2_U0;
    CloneStream* CloneStream_U0;
    grouperPE* grouperPE_U0;
    Conv1DBuffer_new394* Conv1DBuffer_new394_U0;
    Conv1DMac_new395* Conv1DMac_new395_U0;
    Relu1D396* Relu1D396_U0;
    StreamingDataWidthCo_1* StreamingDataWidthCo_1_U0;
    Conv1DBuffer_new398* Conv1DBuffer_new398_U0;
    Conv1DMac_new399* Conv1DMac_new399_U0;
    Relu1D400* Relu1D400_U0;
    StreamingDataWidthCo* StreamingDataWidthCo_U0;
    Conv1DBuffer_new* Conv1DBuffer_new_U0;
    Conv1DMac_new* Conv1DMac_new_U0;
    Relu1D* Relu1D_U0;
    StreamingDataWidthCo_2* StreamingDataWidthCo_2_U0;
    StreamingMaxPool_Pre* StreamingMaxPool_Pre_U0;
    Conv1DBuffer_new402* Conv1DBuffer_new402_U0;
    Conv1DMac_new403* Conv1DMac_new403_U0;
    Relu1D404* Relu1D404_U0;
    StreamingDataWidthCo_3* StreamingDataWidthCo_3_U0;
    Conv1DBuffer_new_1* Conv1DBuffer_new_1_U0;
    Conv1DMac_new_1* Conv1DMac_new_1_U0;
    Relu1D_1* Relu1D_1_U0;
    StreamingDataWidthCo_4* StreamingDataWidthCo_4_U0;
    ResizeStream_1* ResizeStream_1_U0;
    ResizeStream* ResizeStream_U0;
    fifo_w8_d2_A* inStr_V_V_U;
    fifo_w8_d2_A* cnv_26_V_V_U;
    fifo_w8_d2_A* in_1_V_V_U;
    fifo_w8_d2_A* in_2_V_V_U;
    fifo_w8_d2_A* cnv_27_V_V_U;
    fifo_w8_d2_A* cnv_28_V_V_U;
    fifo_w32_d2_A* cnv_29PRL_V_V_U;
    fifo_w32_d2_A* cnv_30PRL_V_V_U;
    fifo_w8_d2_A* cnv_31_V_V_U;
    fifo_w8_d2_A* cnv_32_V_V_U;
    fifo_w32_d2_A* cnv_33PRL_V_V_U;
    fifo_w32_d2_A* cnv_34PRL_V_V_U;
    fifo_w8_d2_A* cnv_35_V_V_U;
    fifo_w8_d2_A* cnv_36_V_V_U;
    fifo_w32_d2_A* cnv_37PRL_V_V_U;
    fifo_w32_d2_A* cnv_38PRL_V_V_U;
    fifo_w8_d2_A* cnv_39_V_V_U;
    fifo_w8_d2_A* cnv_40_V_V_U;
    fifo_w8_d2_A* cnv_41_V_V_U;
    fifo_w32_d2_A* cnv_42PRL_V_V_U;
    fifo_w32_d2_A* cnv_43PRL_V_V_U;
    fifo_w8_d2_A* cnv_44_V_V_U;
    fifo_w8_d2_A* cnv_45_V_V_U;
    fifo_w32_d2_A* cnv_46PRL_V_V_U;
    fifo_w32_d2_A* cnv_47PRL_V_V_U;
    fifo_w8_d2_A* cnv_48_V_V_U;
    start_for_CloneStUhA* start_for_CloneStUhA_U;
    start_for_grouperVhK* start_for_grouperVhK_U;
    start_for_ResizeSWhU* start_for_ResizeSWhU_U;
    start_for_Conv1DBXh4* start_for_Conv1DBXh4_U;
    start_for_Conv1DMYie* start_for_Conv1DMYie_U;
    start_for_Relu1D3Zio* start_for_Relu1D3Zio_U;
    start_for_Streami0iy* start_for_Streami0iy_U;
    start_for_Conv1DB1iI* start_for_Conv1DB1iI_U;
    start_for_Conv1DM2iS* start_for_Conv1DM2iS_U;
    start_for_Relu1D43i2* start_for_Relu1D43i2_U;
    start_for_Streami4jc* start_for_Streami4jc_U;
    start_for_Conv1DB5jm* start_for_Conv1DB5jm_U;
    start_for_Conv1DM6jw* start_for_Conv1DM6jw_U;
    start_for_Relu1D_U0* start_for_Relu1D_U0_U;
    start_for_Streami7jG* start_for_Streami7jG_U;
    start_for_Streami8jQ* start_for_Streami8jQ_U;
    start_for_Conv1DB9j0* start_for_Conv1DB9j0_U;
    start_for_Conv1DMbak* start_for_Conv1DMbak_U;
    start_for_Relu1D4bbk* start_for_Relu1D4bbk_U;
    start_for_Streamibck* start_for_Streamibck_U;
    start_for_Conv1DBbdk* start_for_Conv1DBbdk_U;
    start_for_Conv1DMbek* start_for_Conv1DMbek_U;
    start_for_Relu1D_bfk* start_for_Relu1D_bfk_U;
    start_for_Streamibgk* start_for_Streamibgk_U;
    start_for_ResizeSbhl* start_for_ResizeSbhl_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ResizeStream_3_U0_ap_start;
    sc_signal< sc_logic > ResizeStream_3_U0_ap_done;
    sc_signal< sc_logic > ResizeStream_3_U0_ap_continue;
    sc_signal< sc_logic > ResizeStream_3_U0_ap_idle;
    sc_signal< sc_logic > ResizeStream_3_U0_ap_ready;
    sc_signal< sc_logic > ResizeStream_3_U0_start_out;
    sc_signal< sc_logic > ResizeStream_3_U0_start_write;
    sc_signal< sc_logic > ResizeStream_3_U0_in_V_V_TREADY;
    sc_signal< sc_lv<8> > ResizeStream_3_U0_out_V_V_din;
    sc_signal< sc_logic > ResizeStream_3_U0_out_V_V_write;
    sc_signal< sc_logic > ResizeStream_2_U0_ap_start;
    sc_signal< sc_logic > ResizeStream_2_U0_ap_done;
    sc_signal< sc_logic > ResizeStream_2_U0_ap_continue;
    sc_signal< sc_logic > ResizeStream_2_U0_ap_idle;
    sc_signal< sc_logic > ResizeStream_2_U0_ap_ready;
    sc_signal< sc_logic > ResizeStream_2_U0_start_out;
    sc_signal< sc_logic > ResizeStream_2_U0_start_write;
    sc_signal< sc_logic > ResizeStream_2_U0_in_V_V_TREADY;
    sc_signal< sc_lv<8> > ResizeStream_2_U0_out_V_V_din;
    sc_signal< sc_logic > ResizeStream_2_U0_out_V_V_write;
    sc_signal< sc_logic > CloneStream_U0_ap_start;
    sc_signal< sc_logic > CloneStream_U0_ap_done;
    sc_signal< sc_logic > CloneStream_U0_ap_continue;
    sc_signal< sc_logic > CloneStream_U0_ap_idle;
    sc_signal< sc_logic > CloneStream_U0_ap_ready;
    sc_signal< sc_logic > CloneStream_U0_start_out;
    sc_signal< sc_logic > CloneStream_U0_start_write;
    sc_signal< sc_logic > CloneStream_U0_IN_V_V_read;
    sc_signal< sc_lv<8> > CloneStream_U0_out1_V_V_din;
    sc_signal< sc_logic > CloneStream_U0_out1_V_V_write;
    sc_signal< sc_lv<8> > CloneStream_U0_out2_V_V_din;
    sc_signal< sc_logic > CloneStream_U0_out2_V_V_write;
    sc_signal< sc_logic > grouperPE_U0_ap_start;
    sc_signal< sc_logic > grouperPE_U0_ap_done;
    sc_signal< sc_logic > grouperPE_U0_ap_continue;
    sc_signal< sc_logic > grouperPE_U0_ap_idle;
    sc_signal< sc_logic > grouperPE_U0_ap_ready;
    sc_signal< sc_logic > grouperPE_U0_start_out;
    sc_signal< sc_logic > grouperPE_U0_start_write;
    sc_signal< sc_logic > grouperPE_U0_inStream_V_V_read;
    sc_signal< sc_logic > grouperPE_U0_features_V_V_read;
    sc_signal< sc_lv<8> > grouperPE_U0_outStream_V_V_din;
    sc_signal< sc_logic > grouperPE_U0_outStream_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new394_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new394_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new394_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new394_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new394_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new394_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new394_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new394_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new394_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new394_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new395_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new395_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new395_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new395_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new395_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new395_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new395_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new395_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new395_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new395_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D396_U0_ap_start;
    sc_signal< sc_logic > Relu1D396_U0_ap_done;
    sc_signal< sc_logic > Relu1D396_U0_ap_continue;
    sc_signal< sc_logic > Relu1D396_U0_ap_idle;
    sc_signal< sc_logic > Relu1D396_U0_ap_ready;
    sc_signal< sc_logic > Relu1D396_U0_start_out;
    sc_signal< sc_logic > Relu1D396_U0_start_write;
    sc_signal< sc_logic > Relu1D396_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D396_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D396_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_1_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_1_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new398_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new398_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new398_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new398_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new398_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new398_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new398_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new398_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new398_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new398_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new399_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new399_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new399_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new399_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new399_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new399_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new399_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new399_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new399_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new399_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D400_U0_ap_start;
    sc_signal< sc_logic > Relu1D400_U0_ap_done;
    sc_signal< sc_logic > Relu1D400_U0_ap_continue;
    sc_signal< sc_logic > Relu1D400_U0_ap_idle;
    sc_signal< sc_logic > Relu1D400_U0_ap_ready;
    sc_signal< sc_logic > Relu1D400_U0_start_out;
    sc_signal< sc_logic > Relu1D400_U0_start_write;
    sc_signal< sc_logic > Relu1D400_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D400_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D400_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D_U0_ap_start;
    sc_signal< sc_logic > Relu1D_U0_ap_done;
    sc_signal< sc_logic > Relu1D_U0_ap_continue;
    sc_signal< sc_logic > Relu1D_U0_ap_idle;
    sc_signal< sc_logic > Relu1D_U0_ap_ready;
    sc_signal< sc_logic > Relu1D_U0_start_out;
    sc_signal< sc_logic > Relu1D_U0_start_write;
    sc_signal< sc_logic > Relu1D_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_2_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_2_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_start;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_done;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_continue;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_idle;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_ap_ready;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_start_out;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_start_write;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingMaxPool_Pre_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingMaxPool_Pre_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new402_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new402_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new402_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new402_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new402_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new402_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new402_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new402_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new402_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new402_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new403_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new403_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new403_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new403_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new403_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new403_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new403_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new403_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new403_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new403_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D404_U0_ap_start;
    sc_signal< sc_logic > Relu1D404_U0_ap_done;
    sc_signal< sc_logic > Relu1D404_U0_ap_continue;
    sc_signal< sc_logic > Relu1D404_U0_ap_idle;
    sc_signal< sc_logic > Relu1D404_U0_ap_ready;
    sc_signal< sc_logic > Relu1D404_U0_start_out;
    sc_signal< sc_logic > Relu1D404_U0_start_write;
    sc_signal< sc_logic > Relu1D404_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D404_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D404_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_3_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_3_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_start;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_done;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_continue;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_idle;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_ap_ready;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_start_out;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_start_write;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_in_V_V_read;
    sc_signal< sc_lv<8> > Conv1DBuffer_new_1_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DBuffer_new_1_U0_out_V_V_write;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_start;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_done;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_continue;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_idle;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_ap_ready;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_start_out;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_start_write;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Conv1DMac_new_1_U0_out_V_V_din;
    sc_signal< sc_logic > Conv1DMac_new_1_U0_out_V_V_write;
    sc_signal< sc_logic > Relu1D_1_U0_ap_start;
    sc_signal< sc_logic > Relu1D_1_U0_ap_done;
    sc_signal< sc_logic > Relu1D_1_U0_ap_continue;
    sc_signal< sc_logic > Relu1D_1_U0_ap_idle;
    sc_signal< sc_logic > Relu1D_1_U0_ap_ready;
    sc_signal< sc_logic > Relu1D_1_U0_start_out;
    sc_signal< sc_logic > Relu1D_1_U0_start_write;
    sc_signal< sc_logic > Relu1D_1_U0_in_V_V_read;
    sc_signal< sc_lv<32> > Relu1D_1_U0_out_V_V_din;
    sc_signal< sc_logic > Relu1D_1_U0_out_V_V_write;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_start;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_done;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_continue;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_idle;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_ap_ready;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_start_out;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_start_write;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_in_V_V_read;
    sc_signal< sc_lv<8> > StreamingDataWidthCo_4_U0_out_V_V_din;
    sc_signal< sc_logic > StreamingDataWidthCo_4_U0_out_V_V_write;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_start;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_done;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_continue;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_idle;
    sc_signal< sc_logic > ResizeStream_1_U0_ap_ready;
    sc_signal< sc_logic > ResizeStream_1_U0_in_V_V_read;
    sc_signal< sc_lv<64> > ResizeStream_1_U0_out_V_V_TDATA;
    sc_signal< sc_logic > ResizeStream_1_U0_out_V_V_TVALID;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ResizeStream_U0_ap_start;
    sc_signal< sc_logic > ResizeStream_U0_ap_done;
    sc_signal< sc_logic > ResizeStream_U0_ap_continue;
    sc_signal< sc_logic > ResizeStream_U0_ap_idle;
    sc_signal< sc_logic > ResizeStream_U0_ap_ready;
    sc_signal< sc_logic > ResizeStream_U0_in_V_V_read;
    sc_signal< sc_lv<64> > ResizeStream_U0_out_V_V_TDATA;
    sc_signal< sc_logic > ResizeStream_U0_out_V_V_TVALID;
    sc_signal< sc_logic > inStr_V_V_full_n;
    sc_signal< sc_lv<8> > inStr_V_V_dout;
    sc_signal< sc_logic > inStr_V_V_empty_n;
    sc_signal< sc_logic > cnv_26_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_26_V_V_dout;
    sc_signal< sc_logic > cnv_26_V_V_empty_n;
    sc_signal< sc_logic > in_1_V_V_full_n;
    sc_signal< sc_lv<8> > in_1_V_V_dout;
    sc_signal< sc_logic > in_1_V_V_empty_n;
    sc_signal< sc_logic > in_2_V_V_full_n;
    sc_signal< sc_lv<8> > in_2_V_V_dout;
    sc_signal< sc_logic > in_2_V_V_empty_n;
    sc_signal< sc_logic > cnv_27_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_27_V_V_dout;
    sc_signal< sc_logic > cnv_27_V_V_empty_n;
    sc_signal< sc_logic > cnv_28_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_28_V_V_dout;
    sc_signal< sc_logic > cnv_28_V_V_empty_n;
    sc_signal< sc_logic > cnv_29PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_29PRL_V_V_dout;
    sc_signal< sc_logic > cnv_29PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_30PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_30PRL_V_V_dout;
    sc_signal< sc_logic > cnv_30PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_31_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_31_V_V_dout;
    sc_signal< sc_logic > cnv_31_V_V_empty_n;
    sc_signal< sc_logic > cnv_32_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_32_V_V_dout;
    sc_signal< sc_logic > cnv_32_V_V_empty_n;
    sc_signal< sc_logic > cnv_33PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_33PRL_V_V_dout;
    sc_signal< sc_logic > cnv_33PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_34PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_34PRL_V_V_dout;
    sc_signal< sc_logic > cnv_34PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_35_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_35_V_V_dout;
    sc_signal< sc_logic > cnv_35_V_V_empty_n;
    sc_signal< sc_logic > cnv_36_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_36_V_V_dout;
    sc_signal< sc_logic > cnv_36_V_V_empty_n;
    sc_signal< sc_logic > cnv_37PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_37PRL_V_V_dout;
    sc_signal< sc_logic > cnv_37PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_38PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_38PRL_V_V_dout;
    sc_signal< sc_logic > cnv_38PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_39_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_39_V_V_dout;
    sc_signal< sc_logic > cnv_39_V_V_empty_n;
    sc_signal< sc_logic > cnv_40_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_40_V_V_dout;
    sc_signal< sc_logic > cnv_40_V_V_empty_n;
    sc_signal< sc_logic > cnv_41_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_41_V_V_dout;
    sc_signal< sc_logic > cnv_41_V_V_empty_n;
    sc_signal< sc_logic > cnv_42PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_42PRL_V_V_dout;
    sc_signal< sc_logic > cnv_42PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_43PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_43PRL_V_V_dout;
    sc_signal< sc_logic > cnv_43PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_44_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_44_V_V_dout;
    sc_signal< sc_logic > cnv_44_V_V_empty_n;
    sc_signal< sc_logic > cnv_45_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_45_V_V_dout;
    sc_signal< sc_logic > cnv_45_V_V_empty_n;
    sc_signal< sc_logic > cnv_46PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_46PRL_V_V_dout;
    sc_signal< sc_logic > cnv_46PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_47PRL_V_V_full_n;
    sc_signal< sc_lv<32> > cnv_47PRL_V_V_dout;
    sc_signal< sc_logic > cnv_47PRL_V_V_empty_n;
    sc_signal< sc_logic > cnv_48_V_V_full_n;
    sc_signal< sc_lv<8> > cnv_48_V_V_dout;
    sc_signal< sc_logic > cnv_48_V_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_ResizeStream_2_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_ResizeStream_2_U0_ap_ready;
    sc_signal< sc_lv<2> > ResizeStream_2_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_ResizeStream_3_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_ResizeStream_3_U0_ap_ready;
    sc_signal< sc_lv<2> > ResizeStream_3_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_CloneStream_U0_din;
    sc_signal< sc_logic > start_for_CloneStream_U0_full_n;
    sc_signal< sc_lv<1> > start_for_CloneStream_U0_dout;
    sc_signal< sc_logic > start_for_CloneStream_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_grouperPE_U0_din;
    sc_signal< sc_logic > start_for_grouperPE_U0_full_n;
    sc_signal< sc_lv<1> > start_for_grouperPE_U0_dout;
    sc_signal< sc_logic > start_for_grouperPE_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_ResizeStream_1_U0_din;
    sc_signal< sc_logic > start_for_ResizeStream_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_ResizeStream_1_U0_dout;
    sc_signal< sc_logic > start_for_ResizeStream_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new394_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new394_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new394_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new394_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new395_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new395_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new395_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new395_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D396_U0_din;
    sc_signal< sc_logic > start_for_Relu1D396_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D396_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D396_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_1_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_1_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new398_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new398_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new398_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new398_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new399_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new399_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new399_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new399_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D400_U0_din;
    sc_signal< sc_logic > start_for_Relu1D400_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D400_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D400_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_U0_din;
    sc_signal< sc_logic > start_for_Relu1D_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_2_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_2_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_2_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingMaxPool_Pre_U0_din;
    sc_signal< sc_logic > start_for_StreamingMaxPool_Pre_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingMaxPool_Pre_U0_dout;
    sc_signal< sc_logic > start_for_StreamingMaxPool_Pre_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new402_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new402_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new402_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new402_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new403_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new403_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new403_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new403_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D404_U0_din;
    sc_signal< sc_logic > start_for_Relu1D404_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D404_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D404_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_3_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_3_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_3_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_3_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_1_U0_din;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DBuffer_new_1_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DBuffer_new_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_1_U0_din;
    sc_signal< sc_logic > start_for_Conv1DMac_new_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Conv1DMac_new_1_U0_dout;
    sc_signal< sc_logic > start_for_Conv1DMac_new_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_1_U0_din;
    sc_signal< sc_logic > start_for_Relu1D_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Relu1D_1_U0_dout;
    sc_signal< sc_logic > start_for_Relu1D_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_4_U0_din;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_4_U0_full_n;
    sc_signal< sc_lv<1> > start_for_StreamingDataWidthCo_4_U0_dout;
    sc_signal< sc_logic > start_for_StreamingDataWidthCo_4_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_ResizeStream_U0_din;
    sc_signal< sc_logic > start_for_ResizeStream_U0_full_n;
    sc_signal< sc_lv<1> > start_for_ResizeStream_U0_dout;
    sc_signal< sc_logic > start_for_ResizeStream_U0_empty_n;
    sc_signal< sc_logic > ResizeStream_1_U0_start_full_n;
    sc_signal< sc_logic > ResizeStream_1_U0_start_write;
    sc_signal< sc_logic > ResizeStream_U0_start_full_n;
    sc_signal< sc_logic > ResizeStream_U0_start_write;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_CloneStream_U0_ap_continue();
    void thread_CloneStream_U0_ap_start();
    void thread_Conv1DBuffer_new394_U0_ap_continue();
    void thread_Conv1DBuffer_new394_U0_ap_start();
    void thread_Conv1DBuffer_new398_U0_ap_continue();
    void thread_Conv1DBuffer_new398_U0_ap_start();
    void thread_Conv1DBuffer_new402_U0_ap_continue();
    void thread_Conv1DBuffer_new402_U0_ap_start();
    void thread_Conv1DBuffer_new_1_U0_ap_continue();
    void thread_Conv1DBuffer_new_1_U0_ap_start();
    void thread_Conv1DBuffer_new_U0_ap_continue();
    void thread_Conv1DBuffer_new_U0_ap_start();
    void thread_Conv1DMac_new395_U0_ap_continue();
    void thread_Conv1DMac_new395_U0_ap_start();
    void thread_Conv1DMac_new399_U0_ap_continue();
    void thread_Conv1DMac_new399_U0_ap_start();
    void thread_Conv1DMac_new403_U0_ap_continue();
    void thread_Conv1DMac_new403_U0_ap_start();
    void thread_Conv1DMac_new_1_U0_ap_continue();
    void thread_Conv1DMac_new_1_U0_ap_start();
    void thread_Conv1DMac_new_U0_ap_continue();
    void thread_Conv1DMac_new_U0_ap_start();
    void thread_Relu1D396_U0_ap_continue();
    void thread_Relu1D396_U0_ap_start();
    void thread_Relu1D400_U0_ap_continue();
    void thread_Relu1D400_U0_ap_start();
    void thread_Relu1D404_U0_ap_continue();
    void thread_Relu1D404_U0_ap_start();
    void thread_Relu1D_1_U0_ap_continue();
    void thread_Relu1D_1_U0_ap_start();
    void thread_Relu1D_U0_ap_continue();
    void thread_Relu1D_U0_ap_start();
    void thread_ResizeStream_1_U0_ap_continue();
    void thread_ResizeStream_1_U0_ap_start();
    void thread_ResizeStream_1_U0_start_full_n();
    void thread_ResizeStream_1_U0_start_write();
    void thread_ResizeStream_2_U0_ap_continue();
    void thread_ResizeStream_2_U0_ap_start();
    void thread_ResizeStream_3_U0_ap_continue();
    void thread_ResizeStream_3_U0_ap_start();
    void thread_ResizeStream_U0_ap_continue();
    void thread_ResizeStream_U0_ap_start();
    void thread_ResizeStream_U0_start_full_n();
    void thread_ResizeStream_U0_start_write();
    void thread_StreamingDataWidthCo_1_U0_ap_continue();
    void thread_StreamingDataWidthCo_1_U0_ap_start();
    void thread_StreamingDataWidthCo_2_U0_ap_continue();
    void thread_StreamingDataWidthCo_2_U0_ap_start();
    void thread_StreamingDataWidthCo_3_U0_ap_continue();
    void thread_StreamingDataWidthCo_3_U0_ap_start();
    void thread_StreamingDataWidthCo_4_U0_ap_continue();
    void thread_StreamingDataWidthCo_4_U0_ap_start();
    void thread_StreamingDataWidthCo_U0_ap_continue();
    void thread_StreamingDataWidthCo_U0_ap_start();
    void thread_StreamingMaxPool_Pre_U0_ap_continue();
    void thread_StreamingMaxPool_Pre_U0_ap_start();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_ResizeStream_2_U0_ap_ready();
    void thread_ap_sync_ResizeStream_3_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_grouperPE_U0_ap_continue();
    void thread_grouperPE_U0_ap_start();
    void thread_input1_V_V_TREADY();
    void thread_inputGrp_V_V_TREADY();
    void thread_outputGrp_V_V_TDATA();
    void thread_outputGrp_V_V_TVALID();
    void thread_s2_out_V_V_TDATA();
    void thread_s2_out_V_V_TVALID();
    void thread_start_for_CloneStream_U0_din();
    void thread_start_for_Conv1DBuffer_new394_U0_din();
    void thread_start_for_Conv1DBuffer_new398_U0_din();
    void thread_start_for_Conv1DBuffer_new402_U0_din();
    void thread_start_for_Conv1DBuffer_new_1_U0_din();
    void thread_start_for_Conv1DBuffer_new_U0_din();
    void thread_start_for_Conv1DMac_new395_U0_din();
    void thread_start_for_Conv1DMac_new399_U0_din();
    void thread_start_for_Conv1DMac_new403_U0_din();
    void thread_start_for_Conv1DMac_new_1_U0_din();
    void thread_start_for_Conv1DMac_new_U0_din();
    void thread_start_for_Relu1D396_U0_din();
    void thread_start_for_Relu1D400_U0_din();
    void thread_start_for_Relu1D404_U0_din();
    void thread_start_for_Relu1D_1_U0_din();
    void thread_start_for_Relu1D_U0_din();
    void thread_start_for_ResizeStream_1_U0_din();
    void thread_start_for_ResizeStream_U0_din();
    void thread_start_for_StreamingDataWidthCo_1_U0_din();
    void thread_start_for_StreamingDataWidthCo_2_U0_din();
    void thread_start_for_StreamingDataWidthCo_3_U0_din();
    void thread_start_for_StreamingDataWidthCo_4_U0_din();
    void thread_start_for_StreamingDataWidthCo_U0_din();
    void thread_start_for_StreamingMaxPool_Pre_U0_din();
    void thread_start_for_grouperPE_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
