<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='152' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getEquivalentVGPRClass(const llvm::TargetRegisterClass * SRC) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='151'>/// \returns A VGPR reg class with the same width as \p SRC</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='290' u='c' c='_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1355' ll='1375' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getEquivalentVGPRClass(const llvm::TargetRegisterClass * SRC) const'/>
