############################################################
# 
# CAUTION: This file is automatically generated by libgen.
# Version: Xilinx EDK 7.1.2 EDK_H.12.5.1 
# Description: uClinux Configuration File
# 
############################################################



# MAIN_MEMORY Settings
define_hex CONFIG_XILINX_ERAM_START 0x24000000
define_hex CONFIG_XILINX_ERAM_SIZE 0x04000000

# FLASH_MEMORY Settings
define_hex CONFIG_XILINX_FLASH_START 0x22000000
define_hex CONFIG_XILINX_FLASH_SIZE 0x00800000

# LMB_MEMORY Settings
define_hex CONFIG_XILINX_LMB_START 0x00000000
define_hex CONFIG_XILINX_LMB_SIZE 0x00002000

# System Clock Frequency
define_int CONFIG_XILINX_CPU_CLOCK_FREQ 66666667

# Definitions for MICROBLAZE0
define_string CONFIG_XILINX_MICROBLAZE0_INSTANCE microblaze_0
define_string CONFIG_XILINX_MICROBLAZE0_FAMILY virtex4
define_string CONFIG_XILINX_MICROBLAZE0_INSTANCE microblaze_0
define_int CONFIG_XILINX_MICROBLAZE0_D_OPB 1
define_int CONFIG_XILINX_MICROBLAZE0_D_LMB 1
define_int CONFIG_XILINX_MICROBLAZE0_I_OPB 1
define_int CONFIG_XILINX_MICROBLAZE0_I_LMB 1
define_int CONFIG_XILINX_MICROBLAZE0_USE_BARREL 0
define_int CONFIG_XILINX_MICROBLAZE0_USE_DIV 0
define_int CONFIG_XILINX_MICROBLAZE0_USE_HW_MUL 1
define_int CONFIG_XILINX_MICROBLAZE0_USE_FPU 0
define_int CONFIG_XILINX_MICROBLAZE0_USE_MSR_INSTR 0
define_int CONFIG_XILINX_MICROBLAZE0_USE_PCMP_INSTR 0
define_int CONFIG_XILINX_MICROBLAZE0_UNALIGNED_EXCEPTIONS 0
define_int CONFIG_XILINX_MICROBLAZE0_ILL_OPCODE_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_IOPB_BUS_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_DOPB_BUS_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_DIV_ZERO_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_FPU_EXCEPTION 0
define_int CONFIG_XILINX_MICROBLAZE0_DEBUG_ENABLED 1
define_int CONFIG_XILINX_MICROBLAZE0_NUMBER_OF_PBRK 2
define_int CONFIG_XILINX_MICROBLAZE0_NUMBER_OF_RD_ADDR_BRK 1
define_int CONFIG_XILINX_MICROBLAZE0_NUMBER_OF_WR_ADDR_BRK 1
define_int CONFIG_XILINX_MICROBLAZE0_INTERRUPT_IS_EDGE 0
define_int CONFIG_XILINX_MICROBLAZE0_EDGE_IS_POSITIVE 1
define_int CONFIG_XILINX_MICROBLAZE0_FSL_LINKS 1
define_int CONFIG_XILINX_MICROBLAZE0_FSL_DATA_SIZE 32
define_hex CONFIG_XILINX_MICROBLAZE0_ICACHE_BASEADDR 0x24000000
define_hex CONFIG_XILINX_MICROBLAZE0_ICACHE_HIGHADDR 0x27FFFFFF
define_int CONFIG_XILINX_MICROBLAZE0_USE_ICACHE 1
define_int CONFIG_XILINX_MICROBLAZE0_ALLOW_ICACHE_WR 1
define_int CONFIG_XILINX_MICROBLAZE0_ADDR_TAG_BITS 13
define_int CONFIG_XILINX_MICROBLAZE0_CACHE_BYTE_SIZE 8192
define_int CONFIG_XILINX_MICROBLAZE0_ICACHE_USE_FSL 0
define_hex CONFIG_XILINX_MICROBLAZE0_DCACHE_BASEADDR 0x24000000
define_hex CONFIG_XILINX_MICROBLAZE0_DCACHE_HIGHADDR 0x27FFFFFF
define_int CONFIG_XILINX_MICROBLAZE0_USE_DCACHE 1
define_int CONFIG_XILINX_MICROBLAZE0_ALLOW_DCACHE_WR 1
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_ADDR_TAG 13
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_BYTE_SIZE 8192
define_int CONFIG_XILINX_MICROBLAZE0_DCACHE_USE_FSL 0
define_string CONFIG_XILINX_MICROBLAZE0_INSTANCE microblaze_0
define_string CONFIG_XILINX_MICROBLAZE0_HW_VER 4.00.a

# Definitions for LMB_BRAM_IF_CNTLR_0
define_string CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_INSTANCE dlmb_cntlr
define_hex CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_BASEADDR 0x00000000
define_hex CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_HIGHADDR 0x00001FFF
define_hex CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_MASK 0x46000000
define_int CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_LMB_AWIDTH 32
define_int CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_LMB_DWIDTH 32
define_string CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_INSTANCE dlmb_cntlr
define_string CONFIG_XILINX_LMB_BRAM_IF_CNTLR_0_HW_VER 1.00.b

# Definitions for LMB_BRAM_IF_CNTLR_1
define_string CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_INSTANCE ilmb_cntlr
define_hex CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_BASEADDR 0x00000000
define_hex CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_HIGHADDR 0x00001FFF
define_hex CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_MASK 0x46000000
define_int CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_LMB_AWIDTH 32
define_int CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_LMB_DWIDTH 32
define_string CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_INSTANCE ilmb_cntlr
define_string CONFIG_XILINX_LMB_BRAM_IF_CNTLR_1_HW_VER 1.00.b

# Definitions for MDM_0
define_string CONFIG_XILINX_MDM_0_INSTANCE debug_module
define_hex CONFIG_XILINX_MDM_0_BASEADDR 0x41400000
define_hex CONFIG_XILINX_MDM_0_HIGHADDR 0x4140FFFF
define_int CONFIG_XILINX_MDM_0_OPB_DWIDTH 32
define_int CONFIG_XILINX_MDM_0_OPB_AWIDTH 32
define_string CONFIG_XILINX_MDM_0_FAMILY virtex4
define_int CONFIG_XILINX_MDM_0_MB_DBG_PORTS 1
define_int CONFIG_XILINX_MDM_0_USE_UART 1
define_int CONFIG_XILINX_MDM_0_UART_WIDTH 8
define_int CONFIG_XILINX_MDM_0_WRITE_FSL_PORTS 1
define_string CONFIG_XILINX_MDM_0_INSTANCE debug_module
define_string CONFIG_XILINX_MDM_0_HW_VER 2.01.a

# Definitions for UARTLITE_0
define_string CONFIG_XILINX_UARTLITE_0_INSTANCE RS232_Uart
define_hex CONFIG_XILINX_UARTLITE_0_BASEADDR 0x40600000
define_hex CONFIG_XILINX_UARTLITE_0_HIGHADDR 0x4060FFFF
define_int CONFIG_XILINX_UARTLITE_0_OPB_DWIDTH 32
define_int CONFIG_XILINX_UARTLITE_0_OPB_AWIDTH 32
define_int CONFIG_XILINX_UARTLITE_0_DATA_BITS 8
define_int CONFIG_XILINX_UARTLITE_0_CLK_FREQ 66000000
define_int CONFIG_XILINX_UARTLITE_0_BAUDRATE 115200
define_int CONFIG_XILINX_UARTLITE_0_USE_PARITY 0
define_int CONFIG_XILINX_UARTLITE_0_ODD_PARITY 0
define_string CONFIG_XILINX_UARTLITE_0_INSTANCE RS232_Uart
define_string CONFIG_XILINX_UARTLITE_0_HW_VER 1.00.b
define_int CONFIG_XILINX_UARTLITE_0_IRQ 2

# Definitions for GPIO_0
define_string CONFIG_XILINX_GPIO_0_INSTANCE LEDs_4Bit
define_hex CONFIG_XILINX_GPIO_0_BASEADDR 0x40040000
define_hex CONFIG_XILINX_GPIO_0_HIGHADDR 0x4004FFFF
define_int CONFIG_XILINX_GPIO_0_USER_ID_CODE 3
define_int CONFIG_XILINX_GPIO_0_OPB_AWIDTH 32
define_int CONFIG_XILINX_GPIO_0_OPB_DWIDTH 32
define_string CONFIG_XILINX_GPIO_0_FAMILY virtex4
define_int CONFIG_XILINX_GPIO_0_GPIO_WIDTH 4
define_int CONFIG_XILINX_GPIO_0_ALL_INPUTS 0
define_int CONFIG_XILINX_GPIO_0_INTERRUPT_PRESENT 0
define_int CONFIG_XILINX_GPIO_0_IS_BIDIR 1
define_hex CONFIG_XILINX_GPIO_0_DOUT_DEFAULT 0x00000000
define_hex CONFIG_XILINX_GPIO_0_TRI_DEFAULT 0xFFFFFFFF
define_int CONFIG_XILINX_GPIO_0_IS_DUAL 0
define_int CONFIG_XILINX_GPIO_0_ALL_INPUTS_2 0
define_int CONFIG_XILINX_GPIO_0_IS_BIDIR_2 1
define_hex CONFIG_XILINX_GPIO_0_DOUT_DEFAULT_2 0x00000000
define_hex CONFIG_XILINX_GPIO_0_TRI_DEFAULT_2 0xFFFFFFFF
define_string CONFIG_XILINX_GPIO_0_INSTANCE LEDs_4Bit
define_string CONFIG_XILINX_GPIO_0_HW_VER 3.01.b

# Definitions for GPIO_1
define_string CONFIG_XILINX_GPIO_1_INSTANCE LEDs_Positions
define_hex CONFIG_XILINX_GPIO_1_BASEADDR 0x40020000
define_hex CONFIG_XILINX_GPIO_1_HIGHADDR 0x4002FFFF
define_int CONFIG_XILINX_GPIO_1_USER_ID_CODE 3
define_int CONFIG_XILINX_GPIO_1_OPB_AWIDTH 32
define_int CONFIG_XILINX_GPIO_1_OPB_DWIDTH 32
define_string CONFIG_XILINX_GPIO_1_FAMILY virtex4
define_int CONFIG_XILINX_GPIO_1_GPIO_WIDTH 5
define_int CONFIG_XILINX_GPIO_1_ALL_INPUTS 0
define_int CONFIG_XILINX_GPIO_1_INTERRUPT_PRESENT 0
define_int CONFIG_XILINX_GPIO_1_IS_BIDIR 1
define_hex CONFIG_XILINX_GPIO_1_DOUT_DEFAULT 0x00000000
define_hex CONFIG_XILINX_GPIO_1_TRI_DEFAULT 0xFFFFFFFF
define_int CONFIG_XILINX_GPIO_1_IS_DUAL 0
define_int CONFIG_XILINX_GPIO_1_ALL_INPUTS_2 0
define_int CONFIG_XILINX_GPIO_1_IS_BIDIR_2 1
define_hex CONFIG_XILINX_GPIO_1_DOUT_DEFAULT_2 0x00000000
define_hex CONFIG_XILINX_GPIO_1_TRI_DEFAULT_2 0xFFFFFFFF
define_string CONFIG_XILINX_GPIO_1_INSTANCE LEDs_Positions
define_string CONFIG_XILINX_GPIO_1_HW_VER 3.01.b

# Definitions for GPIO_2
define_string CONFIG_XILINX_GPIO_2_INSTANCE Push_Buttons_Position
define_hex CONFIG_XILINX_GPIO_2_BASEADDR 0x40000000
define_hex CONFIG_XILINX_GPIO_2_HIGHADDR 0x4000FFFF
define_int CONFIG_XILINX_GPIO_2_USER_ID_CODE 3
define_int CONFIG_XILINX_GPIO_2_OPB_AWIDTH 32
define_int CONFIG_XILINX_GPIO_2_OPB_DWIDTH 32
define_string CONFIG_XILINX_GPIO_2_FAMILY virtex4
define_int CONFIG_XILINX_GPIO_2_GPIO_WIDTH 5
define_int CONFIG_XILINX_GPIO_2_ALL_INPUTS 1
define_int CONFIG_XILINX_GPIO_2_INTERRUPT_PRESENT 0
define_int CONFIG_XILINX_GPIO_2_IS_BIDIR 1
define_hex CONFIG_XILINX_GPIO_2_DOUT_DEFAULT 0x00000000
define_hex CONFIG_XILINX_GPIO_2_TRI_DEFAULT 0xFFFFFFFF
define_int CONFIG_XILINX_GPIO_2_IS_DUAL 0
define_int CONFIG_XILINX_GPIO_2_ALL_INPUTS_2 0
define_int CONFIG_XILINX_GPIO_2_IS_BIDIR_2 1
define_hex CONFIG_XILINX_GPIO_2_DOUT_DEFAULT_2 0x00000000
define_hex CONFIG_XILINX_GPIO_2_TRI_DEFAULT_2 0xFFFFFFFF
define_string CONFIG_XILINX_GPIO_2_INSTANCE Push_Buttons_Position
define_string CONFIG_XILINX_GPIO_2_HW_VER 3.01.b

# Definitions for GPIO_3
define_string CONFIG_XILINX_GPIO_3_INSTANCE DIP_Switches_8Bit
define_hex CONFIG_XILINX_GPIO_3_BASEADDR 0x40060000
define_hex CONFIG_XILINX_GPIO_3_HIGHADDR 0x4006FFFF
define_int CONFIG_XILINX_GPIO_3_USER_ID_CODE 3
define_int CONFIG_XILINX_GPIO_3_OPB_AWIDTH 32
define_int CONFIG_XILINX_GPIO_3_OPB_DWIDTH 32
define_string CONFIG_XILINX_GPIO_3_FAMILY virtex4
define_int CONFIG_XILINX_GPIO_3_GPIO_WIDTH 8
define_int CONFIG_XILINX_GPIO_3_ALL_INPUTS 1
define_int CONFIG_XILINX_GPIO_3_INTERRUPT_PRESENT 0
define_int CONFIG_XILINX_GPIO_3_IS_BIDIR 0
define_hex CONFIG_XILINX_GPIO_3_DOUT_DEFAULT 0x00000000
define_hex CONFIG_XILINX_GPIO_3_TRI_DEFAULT 0xFFFFFFFF
define_int CONFIG_XILINX_GPIO_3_IS_DUAL 0
define_int CONFIG_XILINX_GPIO_3_ALL_INPUTS_2 0
define_int CONFIG_XILINX_GPIO_3_IS_BIDIR_2 1
define_hex CONFIG_XILINX_GPIO_3_DOUT_DEFAULT_2 0x00000000
define_hex CONFIG_XILINX_GPIO_3_TRI_DEFAULT_2 0xFFFFFFFF
define_string CONFIG_XILINX_GPIO_3_INSTANCE DIP_Switches_8Bit
define_string CONFIG_XILINX_GPIO_3_HW_VER 3.01.b

# Definitions for MCH_OPB_DDR_0
define_string CONFIG_XILINX_MCH_OPB_DDR_0_INSTANCE DDR_SDRAM_64Mx32
define_string CONFIG_XILINX_MCH_OPB_DDR_0_FAMILY virtex4
define_int CONFIG_XILINX_MCH_OPB_DDR_0_REG_DIMM 0
define_int CONFIG_XILINX_MCH_OPB_DDR_0_NUM_BANKS_MEM 1
define_int CONFIG_XILINX_MCH_OPB_DDR_0_NUM_CLK_PAIRS 1
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_ASYNSUPPORT 0
define_int CONFIG_XILINX_MCH_OPB_DDR_0_EXTRA_TSU 0
define_int CONFIG_XILINX_MCH_OPB_DDR_0_USE_OPEN_ROW_MNGT 0
define_int CONFIG_XILINX_MCH_OPB_DDR_0_INCLUDE_DDR_PIPE 1
define_int CONFIG_XILINX_MCH_OPB_DDR_0_NUM_CHANNELS 2
define_int CONFIG_XILINX_MCH_OPB_DDR_0_PRIORITY_MODE 0
define_int CONFIG_XILINX_MCH_OPB_DDR_0_INCLUDE_OPB_IPIF 1
define_int CONFIG_XILINX_MCH_OPB_DDR_0_INCLUDE_OPB_BURST_SUPPORT 0
define_int CONFIG_XILINX_MCH_OPB_DDR_0_INCLUDE_TIMEOUT_CNTR 0
define_int CONFIG_XILINX_MCH_OPB_DDR_0_TIMEOUT 16
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH_OPB_DWIDTH 32
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH_OPB_AWIDTH 32
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH_OPB_CLK_PERIOD_PS 14999
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_TMRD 20000
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_TWR 20000
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_TWTR 1
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_TRAS 60000
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_TRC 90000
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_TRFC 80000
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_TRCD 30000
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_TRRD 15000
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_TREFI 7800000
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_TRP 30000
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_TXSR 80000
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_CAS_LAT 2
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_DWIDTH 16
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_AWIDTH 13
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_COL_AWIDTH 9
define_int CONFIG_XILINX_MCH_OPB_DDR_0_DDR_BANK_AWIDTH 2
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH0_PROTOCOL 0
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH0_ACCESSBUF_DEPTH 16
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH0_RDDATABUF_DEPTH 16
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH1_PROTOCOL 0
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH1_ACCESSBUF_DEPTH 16
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH1_RDDATABUF_DEPTH 16
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH2_PROTOCOL 0
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH2_ACCESSBUF_DEPTH 16
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH2_RDDATABUF_DEPTH 16
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH3_PROTOCOL 0
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH3_ACCESSBUF_DEPTH 16
define_int CONFIG_XILINX_MCH_OPB_DDR_0_MCH3_RDDATABUF_DEPTH 16
define_int CONFIG_XILINX_MCH_OPB_DDR_0_XCL0_LINESIZE 4
define_int CONFIG_XILINX_MCH_OPB_DDR_0_XCL0_WRITEXFER 1
define_int CONFIG_XILINX_MCH_OPB_DDR_0_XCL1_LINESIZE 4
define_int CONFIG_XILINX_MCH_OPB_DDR_0_XCL1_WRITEXFER 1
define_int CONFIG_XILINX_MCH_OPB_DDR_0_XCL2_LINESIZE 4
define_int CONFIG_XILINX_MCH_OPB_DDR_0_XCL2_WRITEXFER 1
define_int CONFIG_XILINX_MCH_OPB_DDR_0_XCL3_LINESIZE 4
define_int CONFIG_XILINX_MCH_OPB_DDR_0_XCL3_WRITEXFER 1
define_hex CONFIG_XILINX_MCH_OPB_DDR_0_MEM0_BASEADDR 0x24000000
define_hex CONFIG_XILINX_MCH_OPB_DDR_0_MEM0_HIGHADDR 0x27FFFFFF
define_hex CONFIG_XILINX_MCH_OPB_DDR_0_MEM1_BASEADDR 0xFFFFFFFF
define_hex CONFIG_XILINX_MCH_OPB_DDR_0_MEM1_HIGHADDR 0x00000000
define_hex CONFIG_XILINX_MCH_OPB_DDR_0_MEM2_BASEADDR 0xFFFFFFFF
define_hex CONFIG_XILINX_MCH_OPB_DDR_0_MEM2_HIGHADDR 0x00000000
define_hex CONFIG_XILINX_MCH_OPB_DDR_0_MEM3_BASEADDR 0xFFFFFFFF
define_hex CONFIG_XILINX_MCH_OPB_DDR_0_MEM3_HIGHADDR 0x00000000
define_int CONFIG_XILINX_MCH_OPB_DDR_0_SIM_INIT_TIME_PS 100000000
define_string CONFIG_XILINX_MCH_OPB_DDR_0_INSTANCE DDR_SDRAM_64Mx32
define_string CONFIG_XILINX_MCH_OPB_DDR_0_HW_VER 1.00.a

# Definitions for ETHERNET_0
define_string CONFIG_XILINX_ETHERNET_0_INSTANCE Ethernet_MAC
define_int CONFIG_XILINX_ETHERNET_0_DEV_BLK_ID 1
define_int CONFIG_XILINX_ETHERNET_0_DEV_MIR_ENABLE 1
define_hex CONFIG_XILINX_ETHERNET_0_BASEADDR 0x40C00000
define_hex CONFIG_XILINX_ETHERNET_0_HIGHADDR 0x40C0FFFF
define_int CONFIG_XILINX_ETHERNET_0_RESET_PRESENT 1
define_int CONFIG_XILINX_ETHERNET_0_INCLUDE_DEV_PENCODER 1
define_int CONFIG_XILINX_ETHERNET_0_DMA_PRESENT 1
define_int CONFIG_XILINX_ETHERNET_0_DMA_INTR_COALESCE 1
define_int CONFIG_XILINX_ETHERNET_0_OPB_AWIDTH 32
define_int CONFIG_XILINX_ETHERNET_0_OPB_DWIDTH 32
define_int CONFIG_XILINX_ETHERNET_0_OPB_CLK_PERIOD_PS 14999
define_string CONFIG_XILINX_ETHERNET_0_FAMILY virtex4
define_int CONFIG_XILINX_ETHERNET_0_IPIF_RDFIFO_DEPTH 32768
define_int CONFIG_XILINX_ETHERNET_0_IPIF_WRFIFO_DEPTH 32768
define_hex CONFIG_XILINX_ETHERNET_0_MIIM_CLKDVD 0x0000001F
define_int CONFIG_XILINX_ETHERNET_0_SOURCE_ADDR_INSERT_EXIST 1
define_int CONFIG_XILINX_ETHERNET_0_PAD_INSERT_EXIST 1
define_int CONFIG_XILINX_ETHERNET_0_FCS_INSERT_EXIST 1
define_int CONFIG_XILINX_ETHERNET_0_MAFIFO_DEPTH 64
define_int CONFIG_XILINX_ETHERNET_0_MAFIFO_BRAM_1_SRL_0 0
define_int CONFIG_XILINX_ETHERNET_0_HALF_DUPLEX_EXIST 1
define_int CONFIG_XILINX_ETHERNET_0_ERR_COUNT_EXIST 1
define_int CONFIG_XILINX_ETHERNET_0_CAM_EXIST 0
define_int CONFIG_XILINX_ETHERNET_0_CAM_BRAM_0_SRL_1 1
define_int CONFIG_XILINX_ETHERNET_0_JUMBO_EXIST 0
define_int CONFIG_XILINX_ETHERNET_0_MII_EXIST 1
define_string CONFIG_XILINX_ETHERNET_0_INSTANCE Ethernet_MAC
define_string CONFIG_XILINX_ETHERNET_0_HW_VER 1.02.a
define_int CONFIG_XILINX_ETHERNET_0_IRQ 1

# Definitions for EMC_0
define_string CONFIG_XILINX_EMC_0_INSTANCE FLASH_2Mx32
define_int CONFIG_XILINX_EMC_0_NUM_BANKS_MEM 1
define_int CONFIG_XILINX_EMC_0_INCLUDE_BURST 0
define_int CONFIG_XILINX_EMC_0_INCLUDE_NEGEDGE_IOREGS 0
define_string CONFIG_XILINX_EMC_0_FAMILY virtex4
define_hex CONFIG_XILINX_EMC_0_MEM0_BASEADDR 0x22000000
define_hex CONFIG_XILINX_EMC_0_MEM0_HIGHADDR 0x227FFFFF
define_hex CONFIG_XILINX_EMC_0_MEM1_BASEADDR 0xFFFFFFFF
define_hex CONFIG_XILINX_EMC_0_MEM1_HIGHADDR 0x00000000
define_hex CONFIG_XILINX_EMC_0_MEM2_BASEADDR 0xFFFFFFFF
define_hex CONFIG_XILINX_EMC_0_MEM2_HIGHADDR 0x00000000
define_hex CONFIG_XILINX_EMC_0_MEM3_BASEADDR 0xFFFFFFFF
define_hex CONFIG_XILINX_EMC_0_MEM3_HIGHADDR 0x00000000
define_int CONFIG_XILINX_EMC_0_MEM0_WIDTH 32
define_int CONFIG_XILINX_EMC_0_MEM1_WIDTH 32
define_int CONFIG_XILINX_EMC_0_MEM2_WIDTH 32
define_int CONFIG_XILINX_EMC_0_MEM3_WIDTH 32
define_int CONFIG_XILINX_EMC_0_MAX_MEM_WIDTH 32
define_int CONFIG_XILINX_EMC_0_INCLUDE_DATAWIDTH_MATCHING_0 0
define_int CONFIG_XILINX_EMC_0_INCLUDE_DATAWIDTH_MATCHING_1 1
define_int CONFIG_XILINX_EMC_0_INCLUDE_DATAWIDTH_MATCHING_2 1
define_int CONFIG_XILINX_EMC_0_INCLUDE_DATAWIDTH_MATCHING_3 1
define_int CONFIG_XILINX_EMC_0_SYNCH_MEM_0 0
define_int CONFIG_XILINX_EMC_0_SYNCH_PIPEDELAY_0 2
define_int CONFIG_XILINX_EMC_0_TCEDV_PS_MEM_0 110000
define_int CONFIG_XILINX_EMC_0_TAVDV_PS_MEM_0 110000
define_int CONFIG_XILINX_EMC_0_THZCE_PS_MEM_0 10000
define_int CONFIG_XILINX_EMC_0_THZOE_PS_MEM_0 7000
define_int CONFIG_XILINX_EMC_0_TWPS_MEM_0 55000
define_int CONFIG_XILINX_EMC_0_TWP_PS_MEM_0 55000
define_int CONFIG_XILINX_EMC_0_TLZWE_PS_MEM_0 35000
define_int CONFIG_XILINX_EMC_0_SYNCH_MEM_1 0
define_int CONFIG_XILINX_EMC_0_SYNCH_PIPEDELAY_1 2
define_int CONFIG_XILINX_EMC_0_TCEDV_PS_MEM_1 15000
define_int CONFIG_XILINX_EMC_0_TAVDV_PS_MEM_1 15000
define_int CONFIG_XILINX_EMC_0_THZCE_PS_MEM_1 7000
define_int CONFIG_XILINX_EMC_0_THZOE_PS_MEM_1 7000
define_int CONFIG_XILINX_EMC_0_TWPS_MEM_1 15000
define_int CONFIG_XILINX_EMC_0_TWP_PS_MEM_1 12000
define_int CONFIG_XILINX_EMC_0_TLZWE_PS_MEM_1 0
define_int CONFIG_XILINX_EMC_0_SYNCH_MEM_2 0
define_int CONFIG_XILINX_EMC_0_SYNCH_PIPEDELAY_2 2
define_int CONFIG_XILINX_EMC_0_TCEDV_PS_MEM_2 15000
define_int CONFIG_XILINX_EMC_0_TAVDV_PS_MEM_2 15000
define_int CONFIG_XILINX_EMC_0_THZCE_PS_MEM_2 7000
define_int CONFIG_XILINX_EMC_0_THZOE_PS_MEM_2 7000
define_int CONFIG_XILINX_EMC_0_TWPS_MEM_2 15000
define_int CONFIG_XILINX_EMC_0_TWP_PS_MEM_2 12000
define_int CONFIG_XILINX_EMC_0_TLZWE_PS_MEM_2 0
define_int CONFIG_XILINX_EMC_0_SYNCH_MEM_3 0
define_int CONFIG_XILINX_EMC_0_SYNCH_PIPEDELAY_3 2
define_int CONFIG_XILINX_EMC_0_TCEDV_PS_MEM_3 15000
define_int CONFIG_XILINX_EMC_0_TAVDV_PS_MEM_3 15000
define_int CONFIG_XILINX_EMC_0_THZCE_PS_MEM_3 7000
define_int CONFIG_XILINX_EMC_0_THZOE_PS_MEM_3 7000
define_int CONFIG_XILINX_EMC_0_TWPS_MEM_3 15000
define_int CONFIG_XILINX_EMC_0_TWP_PS_MEM_3 12000
define_int CONFIG_XILINX_EMC_0_TLZWE_PS_MEM_3 0
define_int CONFIG_XILINX_EMC_0_OPB_DWIDTH 32
define_int CONFIG_XILINX_EMC_0_OPB_AWIDTH 32
define_int CONFIG_XILINX_EMC_0_OPB_CLK_PERIOD_PS 14999
define_string CONFIG_XILINX_EMC_0_INSTANCE FLASH_2Mx32
define_string CONFIG_XILINX_EMC_0_HW_VER 2.00.a

# Definitions for TIMER_0
define_string CONFIG_XILINX_TIMER_0_INSTANCE opb_timer_1
define_string CONFIG_XILINX_TIMER_0_FAMILY virtex4
define_int CONFIG_XILINX_TIMER_0_COUNT_WIDTH 32
define_int CONFIG_XILINX_TIMER_0_ONE_TIMER_ONLY 0
define_int CONFIG_XILINX_TIMER_0_TRIG0_ASSERT 1
define_int CONFIG_XILINX_TIMER_0_TRIG1_ASSERT 1
define_int CONFIG_XILINX_TIMER_0_GEN0_ASSERT 1
define_int CONFIG_XILINX_TIMER_0_GEN1_ASSERT 1
define_int CONFIG_XILINX_TIMER_0_OPB_AWIDTH 32
define_int CONFIG_XILINX_TIMER_0_OPB_DWIDTH 32
define_hex CONFIG_XILINX_TIMER_0_BASEADDR 0x41C00000
define_hex CONFIG_XILINX_TIMER_0_HIGHADDR 0x41C0FFFF
define_string CONFIG_XILINX_TIMER_0_INSTANCE opb_timer_1
define_string CONFIG_XILINX_TIMER_0_HW_VER 1.00.b
define_int CONFIG_XILINX_TIMER_0_IRQ 0

# Definitions for INTC_0
define_string CONFIG_XILINX_INTC_0_INSTANCE opb_intc_0
define_string CONFIG_XILINX_INTC_0_FAMILY virtex4
define_int CONFIG_XILINX_INTC_0_Y 0
define_int CONFIG_XILINX_INTC_0_X 0
define_string CONFIG_XILINX_INTC_0_U_SET intc
define_int CONFIG_XILINX_INTC_0_OPB_AWIDTH 32
define_int CONFIG_XILINX_INTC_0_OPB_DWIDTH 32
define_hex CONFIG_XILINX_INTC_0_BASEADDR 0x41200000
define_hex CONFIG_XILINX_INTC_0_HIGHADDR 0x4120FFFF
define_int CONFIG_XILINX_INTC_0_NUM_INTR_INPUTS 3
define_hex CONFIG_XILINX_INTC_0_KIND_OF_INTR 0x00000004
define_hex CONFIG_XILINX_INTC_0_KIND_OF_EDGE 0x00000004
define_hex CONFIG_XILINX_INTC_0_KIND_OF_LVL 0x00000003
define_int CONFIG_XILINX_INTC_0_HAS_IPR 1
define_int CONFIG_XILINX_INTC_0_HAS_SIE 1
define_int CONFIG_XILINX_INTC_0_HAS_CIE 1
define_int CONFIG_XILINX_INTC_0_HAS_IVR 1
define_int CONFIG_XILINX_INTC_0_IRQ_IS_LEVEL 1
define_int CONFIG_XILINX_INTC_0_IRQ_ACTIVE 1
define_string CONFIG_XILINX_INTC_0_INSTANCE opb_intc_0
define_string CONFIG_XILINX_INTC_0_HW_VER 1.00.c

# Peripheral counts
define_int CONFIG_XILINX_LMB_BRAM_IF_CNTLR_NUM_INSTANCES 2
define_int CONFIG_XILINX_TIMER_NUM_INSTANCES 1
define_int CONFIG_XILINX_EMC_NUM_INSTANCES 1
define_int CONFIG_XILINX_MCH_OPB_DDR_NUM_INSTANCES 1
define_int CONFIG_XILINX_INTC_NUM_INSTANCES 1
define_int CONFIG_XILINX_UARTLITE_NUM_INSTANCES 1
define_int CONFIG_XILINX_MDM_NUM_INSTANCES 1
define_int CONFIG_XILINX_ETHERNET_NUM_INSTANCES 1
define_int CONFIG_XILINX_GPIO_NUM_INSTANCES 4

