
raspbian-preinstalled/date:     file format elf32-littlearm


Disassembly of section .init:

00011078 <.init>:
   11078:	push	{r3, lr}
   1107c:	bl	11b60 <__snprintf_chk@plt+0x774>
   11080:	pop	{r3, pc}

Disassembly of section .plt:

00011084 <calloc@plt-0x14>:
   11084:	push	{lr}		; (str lr, [sp, #-4]!)
   11088:	ldr	lr, [pc, #4]	; 11094 <calloc@plt-0x4>
   1108c:	add	lr, pc, lr
   11090:	ldr	pc, [lr, #8]!
   11094:	andeq	r3, r2, ip, ror #30

00011098 <calloc@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #143360	; 0x23000
   110a0:	ldr	pc, [ip, #3948]!	; 0xf6c

000110a4 <fputs_unlocked@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #143360	; 0x23000
   110ac:	ldr	pc, [ip, #3940]!	; 0xf64

000110b0 <raise@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #143360	; 0x23000
   110b8:	ldr	pc, [ip, #3932]!	; 0xf5c

000110bc <gmtime_r@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #143360	; 0x23000
   110c4:	ldr	pc, [ip, #3924]!	; 0xf54

000110c8 <__getdelim@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #143360	; 0x23000
   110d0:	ldr	pc, [ip, #3916]!	; 0xf4c

000110d4 <strcmp@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #143360	; 0x23000
   110dc:	ldr	pc, [ip, #3908]!	; 0xf44

000110e0 <mktime@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #143360	; 0x23000
   110e8:	ldr	pc, [ip, #3900]!	; 0xf3c

000110ec <fflush@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #143360	; 0x23000
   110f4:	ldr	pc, [ip, #3892]!	; 0xf34

000110f8 <free@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #143360	; 0x23000
   11100:	ldr	pc, [ip, #3884]!	; 0xf2c

00011104 <clock_gettime@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #143360	; 0x23000
   1110c:	ldr	pc, [ip, #3876]!	; 0xf24

00011110 <_exit@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #143360	; 0x23000
   11118:	ldr	pc, [ip, #3868]!	; 0xf1c

0001111c <memcpy@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #143360	; 0x23000
   11124:	ldr	pc, [ip, #3860]!	; 0xf14

00011128 <mbsinit@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #143360	; 0x23000
   11130:	ldr	pc, [ip, #3852]!	; 0xf0c

00011134 <time@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #143360	; 0x23000
   1113c:	ldr	pc, [ip, #3844]!	; 0xf04

00011140 <memcmp@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #143360	; 0x23000
   11148:	ldr	pc, [ip, #3836]!	; 0xefc

0001114c <dcgettext@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #143360	; 0x23000
   11154:	ldr	pc, [ip, #3828]!	; 0xef4

00011158 <__stack_chk_fail@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #143360	; 0x23000
   11160:	ldr	pc, [ip, #3820]!	; 0xeec

00011164 <realloc@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #143360	; 0x23000
   1116c:	ldr	pc, [ip, #3812]!	; 0xee4

00011170 <localtime_r@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #143360	; 0x23000
   11178:	ldr	pc, [ip, #3804]!	; 0xedc

0001117c <textdomain@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #143360	; 0x23000
   11184:	ldr	pc, [ip, #3796]!	; 0xed4

00011188 <iswprint@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #143360	; 0x23000
   11190:	ldr	pc, [ip, #3788]!	; 0xecc

00011194 <tzset@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #143360	; 0x23000
   1119c:	ldr	pc, [ip, #3780]!	; 0xec4

000111a0 <fwrite@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #143360	; 0x23000
   111a8:	ldr	pc, [ip, #3772]!	; 0xebc

000111ac <lseek64@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #143360	; 0x23000
   111b4:	ldr	pc, [ip, #3764]!	; 0xeb4

000111b8 <__stpcpy_chk@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #143360	; 0x23000
   111c0:	ldr	pc, [ip, #3756]!	; 0xeac

000111c4 <__ctype_get_mb_cur_max@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #143360	; 0x23000
   111cc:	ldr	pc, [ip, #3748]!	; 0xea4

000111d0 <gettimeofday@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #143360	; 0x23000
   111d8:	ldr	pc, [ip, #3740]!	; 0xe9c

000111dc <__fpending@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #143360	; 0x23000
   111e4:	ldr	pc, [ip, #3732]!	; 0xe94

000111e8 <mbrtowc@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #143360	; 0x23000
   111f0:	ldr	pc, [ip, #3724]!	; 0xe8c

000111f4 <error@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #143360	; 0x23000
   111fc:	ldr	pc, [ip, #3716]!	; 0xe84

00011200 <getenv@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #143360	; 0x23000
   11208:	ldr	pc, [ip, #3708]!	; 0xe7c

0001120c <malloc@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #143360	; 0x23000
   11214:	ldr	pc, [ip, #3700]!	; 0xe74

00011218 <settimeofday@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #143360	; 0x23000
   11220:	ldr	pc, [ip, #3692]!	; 0xe6c

00011224 <__libc_start_main@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #143360	; 0x23000
   1122c:	ldr	pc, [ip, #3684]!	; 0xe64

00011230 <strftime@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #143360	; 0x23000
   11238:	ldr	pc, [ip, #3676]!	; 0xe5c

0001123c <__freading@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #143360	; 0x23000
   11244:	ldr	pc, [ip, #3668]!	; 0xe54

00011248 <localtime@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #143360	; 0x23000
   11250:	ldr	pc, [ip, #3660]!	; 0xe4c

00011254 <__ctype_tolower_loc@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #143360	; 0x23000
   1125c:	ldr	pc, [ip, #3652]!	; 0xe44

00011260 <__ctype_toupper_loc@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #143360	; 0x23000
   11268:	ldr	pc, [ip, #3644]!	; 0xe3c

0001126c <__gmon_start__@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #143360	; 0x23000
   11274:	ldr	pc, [ip, #3636]!	; 0xe34

00011278 <getopt_long@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #143360	; 0x23000
   11280:	ldr	pc, [ip, #3628]!	; 0xe2c

00011284 <__ctype_b_loc@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #143360	; 0x23000
   1128c:	ldr	pc, [ip, #3620]!	; 0xe24

00011290 <exit@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #143360	; 0x23000
   11298:	ldr	pc, [ip, #3612]!	; 0xe1c

0001129c <strlen@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #143360	; 0x23000
   112a4:	ldr	pc, [ip, #3604]!	; 0xe14

000112a8 <strchr@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #143360	; 0x23000
   112b0:	ldr	pc, [ip, #3596]!	; 0xe0c

000112b4 <setenv@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #143360	; 0x23000
   112bc:	ldr	pc, [ip, #3588]!	; 0xe04

000112c0 <__errno_location@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #143360	; 0x23000
   112c8:	ldr	pc, [ip, #3580]!	; 0xdfc

000112cc <__sprintf_chk@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #143360	; 0x23000
   112d4:	ldr	pc, [ip, #3572]!	; 0xdf4

000112d8 <snprintf@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #143360	; 0x23000
   112e0:	ldr	pc, [ip, #3564]!	; 0xdec

000112e4 <__cxa_atexit@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #143360	; 0x23000
   112ec:	ldr	pc, [ip, #3556]!	; 0xde4

000112f0 <memset@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #143360	; 0x23000
   112f8:	ldr	pc, [ip, #3548]!	; 0xddc

000112fc <clock_settime@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #143360	; 0x23000
   11304:	ldr	pc, [ip, #3540]!	; 0xdd4

00011308 <__printf_chk@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #143360	; 0x23000
   11310:	ldr	pc, [ip, #3532]!	; 0xdcc

00011314 <fileno@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #143360	; 0x23000
   1131c:	ldr	pc, [ip, #3524]!	; 0xdc4

00011320 <__fprintf_chk@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #143360	; 0x23000
   11328:	ldr	pc, [ip, #3516]!	; 0xdbc

0001132c <fclose@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #143360	; 0x23000
   11334:	ldr	pc, [ip, #3508]!	; 0xdb4

00011338 <fseeko64@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #143360	; 0x23000
   11340:	ldr	pc, [ip, #3500]!	; 0xdac

00011344 <__overflow@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #143360	; 0x23000
   1134c:	ldr	pc, [ip, #3492]!	; 0xda4

00011350 <setlocale@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #143360	; 0x23000
   11358:	ldr	pc, [ip, #3484]!	; 0xd9c

0001135c <putenv@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #143360	; 0x23000
   11364:	ldr	pc, [ip, #3476]!	; 0xd94

00011368 <strrchr@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #143360	; 0x23000
   11370:	ldr	pc, [ip, #3468]!	; 0xd8c

00011374 <nl_langinfo@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #143360	; 0x23000
   1137c:	ldr	pc, [ip, #3460]!	; 0xd84

00011380 <fputc@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #143360	; 0x23000
   11388:	ldr	pc, [ip, #3452]!	; 0xd7c

0001138c <timegm@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #143360	; 0x23000
   11394:	ldr	pc, [ip, #3444]!	; 0xd74

00011398 <fopen64@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #143360	; 0x23000
   113a0:	ldr	pc, [ip, #3436]!	; 0xd6c

000113a4 <bindtextdomain@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #143360	; 0x23000
   113ac:	ldr	pc, [ip, #3428]!	; 0xd64

000113b0 <__xstat64@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #143360	; 0x23000
   113b8:	ldr	pc, [ip, #3420]!	; 0xd5c

000113bc <unsetenv@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #143360	; 0x23000
   113c4:	ldr	pc, [ip, #3412]!	; 0xd54

000113c8 <fputs@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #143360	; 0x23000
   113d0:	ldr	pc, [ip, #3404]!	; 0xd4c

000113d4 <strncmp@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #143360	; 0x23000
   113dc:	ldr	pc, [ip, #3396]!	; 0xd44

000113e0 <abort@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #143360	; 0x23000
   113e8:	ldr	pc, [ip, #3388]!	; 0xd3c

000113ec <__snprintf_chk@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #143360	; 0x23000
   113f4:	ldr	pc, [ip, #3380]!	; 0xd34

Disassembly of section .text:

000113f8 <.text>:
   113f8:	ldr	r3, [pc, #1676]	; 11a8c <__snprintf_chk@plt+0x6a0>
   113fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11400:	sub	sp, sp, #164	; 0xa4
   11404:	ldr	r3, [r3]
   11408:	mov	r6, r0
   1140c:	ldr	r0, [r1]
   11410:	str	r3, [sp, #156]	; 0x9c
   11414:	mov	r5, r1
   11418:	ldr	fp, [pc, #1648]	; 11a90 <__snprintf_chk@plt+0x6a4>
   1141c:	bl	1a324 <__snprintf_chk@plt+0x8f38>
   11420:	ldr	r1, [pc, #1644]	; 11a94 <__snprintf_chk@plt+0x6a8>
   11424:	mov	r0, #6
   11428:	mov	r9, #0
   1142c:	bl	11350 <setlocale@plt>
   11430:	ldr	r8, [pc, #1632]	; 11a98 <__snprintf_chk@plt+0x6ac>
   11434:	ldr	r1, [pc, #1632]	; 11a9c <__snprintf_chk@plt+0x6b0>
   11438:	ldr	r0, [pc, #1632]	; 11aa0 <__snprintf_chk@plt+0x6b4>
   1143c:	bl	113a4 <bindtextdomain@plt>
   11440:	add	r7, fp, #384	; 0x180
   11444:	ldr	r0, [pc, #1620]	; 11aa0 <__snprintf_chk@plt+0x6b4>
   11448:	mov	sl, r9
   1144c:	bl	1117c <textdomain@plt>
   11450:	add	r3, fp, #112	; 0x70
   11454:	ldr	r0, [pc, #1608]	; 11aa4 <__snprintf_chk@plt+0x6b8>
   11458:	str	r3, [sp, #28]
   1145c:	bl	2123c <__snprintf_chk@plt+0xfe50>
   11460:	str	r9, [sp, #12]
   11464:	str	r9, [sp, #16]
   11468:	str	r9, [sp, #24]
   1146c:	str	r9, [sp, #20]
   11470:	mov	r4, #0
   11474:	str	r4, [sp]
   11478:	mov	r3, r7
   1147c:	ldr	r2, [pc, #1572]	; 11aa8 <__snprintf_chk@plt+0x6bc>
   11480:	mov	r1, r5
   11484:	mov	r0, r6
   11488:	bl	11278 <getopt_long@plt>
   1148c:	cmn	r0, #1
   11490:	beq	1162c <__snprintf_chk@plt+0x240>
   11494:	cmp	r0, #102	; 0x66
   11498:	beq	115c4 <__snprintf_chk@plt+0x1d8>
   1149c:	ble	114bc <__snprintf_chk@plt+0xd0>
   114a0:	cmp	r0, #117	; 0x75
   114a4:	beq	115d0 <__snprintf_chk@plt+0x1e4>
   114a8:	bgt	11500 <__snprintf_chk@plt+0x114>
   114ac:	cmp	r0, #114	; 0x72
   114b0:	bne	114e4 <__snprintf_chk@plt+0xf8>
   114b4:	ldr	r9, [r8]
   114b8:	b	11470 <__snprintf_chk@plt+0x84>
   114bc:	cmp	r0, #73	; 0x49
   114c0:	beq	115e4 <__snprintf_chk@plt+0x1f8>
   114c4:	ble	1155c <__snprintf_chk@plt+0x170>
   114c8:	cmp	r0, #82	; 0x52
   114cc:	bne	11548 <__snprintf_chk@plt+0x15c>
   114d0:	ldr	r1, [pc, #1464]	; 11a90 <__snprintf_chk@plt+0x6a4>
   114d4:	cmp	sl, #0
   114d8:	bne	11920 <__snprintf_chk@plt+0x534>
   114dc:	mov	sl, r1
   114e0:	b	11470 <__snprintf_chk@plt+0x84>
   114e4:	cmp	r0, #115	; 0x73
   114e8:	bne	119f8 <__snprintf_chk@plt+0x60c>
   114ec:	ldr	r3, [r8]
   114f0:	str	r3, [sp, #24]
   114f4:	mov	r3, #1
   114f8:	str	r3, [sp, #16]
   114fc:	b	11470 <__snprintf_chk@plt+0x84>
   11500:	cmp	r0, #256	; 0x100
   11504:	bne	11594 <__snprintf_chk@plt+0x1a8>
   11508:	ldr	r3, [pc, #1436]	; 11aac <__snprintf_chk@plt+0x6c0>
   1150c:	ldr	r4, [sp, #28]
   11510:	ldr	r0, [pc, #1432]	; 11ab0 <__snprintf_chk@plt+0x6c4>
   11514:	ldr	r2, [r3]
   11518:	mov	r3, #4
   1151c:	str	r2, [sp, #4]
   11520:	str	r3, [sp]
   11524:	mov	r2, r4
   11528:	ldr	r3, [pc, #1412]	; 11ab4 <__snprintf_chk@plt+0x6c8>
   1152c:	ldr	r1, [r8]
   11530:	bl	1253c <__snprintf_chk@plt+0x1150>
   11534:	add	r1, r4, #16
   11538:	add	r0, fp, r0, lsl #2
   1153c:	ldr	r3, [r0, #92]	; 0x5c
   11540:	add	r1, r1, r3, lsl #5
   11544:	b	114d4 <__snprintf_chk@plt+0xe8>
   11548:	cmp	r0, #100	; 0x64
   1154c:	bne	119f8 <__snprintf_chk@plt+0x60c>
   11550:	ldr	r3, [r8]
   11554:	str	r3, [sp, #20]
   11558:	b	11470 <__snprintf_chk@plt+0x84>
   1155c:	cmn	r0, #3
   11560:	bne	115b4 <__snprintf_chk@plt+0x1c8>
   11564:	ldr	r1, [pc, #1356]	; 11ab8 <__snprintf_chk@plt+0x6cc>
   11568:	ldr	r3, [pc, #1356]	; 11abc <__snprintf_chk@plt+0x6d0>
   1156c:	ldr	r2, [pc, #1356]	; 11ac0 <__snprintf_chk@plt+0x6d4>
   11570:	str	r4, [sp, #4]
   11574:	ldr	r0, [r1]
   11578:	ldr	r3, [r3]
   1157c:	ldr	r1, [pc, #1344]	; 11ac4 <__snprintf_chk@plt+0x6d8>
   11580:	str	r2, [sp]
   11584:	ldr	r2, [pc, #1340]	; 11ac8 <__snprintf_chk@plt+0x6dc>
   11588:	bl	1ca88 <__snprintf_chk@plt+0xb69c>
   1158c:	mov	r0, r4
   11590:	bl	11290 <exit@plt>
   11594:	ldr	r3, [pc, #1328]	; 11acc <__snprintf_chk@plt+0x6e0>
   11598:	cmp	r0, r3
   1159c:	bne	119f8 <__snprintf_chk@plt+0x60c>
   115a0:	ldr	r2, [pc, #1320]	; 11ad0 <__snprintf_chk@plt+0x6e4>
   115a4:	ldr	r3, [r2]
   115a8:	orr	r3, r3, #1
   115ac:	str	r3, [r2]
   115b0:	b	11470 <__snprintf_chk@plt+0x84>
   115b4:	cmn	r0, #2
   115b8:	bne	119f8 <__snprintf_chk@plt+0x60c>
   115bc:	mov	r0, r4
   115c0:	bl	11d64 <__snprintf_chk@plt+0x978>
   115c4:	ldr	r3, [r8]
   115c8:	str	r3, [sp, #12]
   115cc:	b	11470 <__snprintf_chk@plt+0x84>
   115d0:	ldr	r0, [pc, #1276]	; 11ad4 <__snprintf_chk@plt+0x6e8>
   115d4:	bl	1135c <putenv@plt>
   115d8:	cmp	r0, #0
   115dc:	beq	11470 <__snprintf_chk@plt+0x84>
   115e0:	bl	1cdd4 <__snprintf_chk@plt+0xb9e8>
   115e4:	ldr	r1, [r8]
   115e8:	cmp	r1, #0
   115ec:	moveq	r3, r1
   115f0:	beq	11620 <__snprintf_chk@plt+0x234>
   115f4:	ldr	r3, [pc, #1200]	; 11aac <__snprintf_chk@plt+0x6c0>
   115f8:	mov	r0, #4
   115fc:	ldr	r2, [r3]
   11600:	ldr	r3, [pc, #1232]	; 11ad8 <__snprintf_chk@plt+0x6ec>
   11604:	str	r2, [sp, #4]
   11608:	str	r0, [sp]
   1160c:	add	r2, r3, #20
   11610:	ldr	r0, [pc, #1220]	; 11adc <__snprintf_chk@plt+0x6f0>
   11614:	bl	1253c <__snprintf_chk@plt+0x1150>
   11618:	add	r0, fp, r0, lsl #2
   1161c:	ldr	r3, [r0, #84]	; 0x54
   11620:	ldr	r1, [pc, #1208]	; 11ae0 <__snprintf_chk@plt+0x6f4>
   11624:	add	r1, r1, r3, lsl #5
   11628:	b	114d4 <__snprintf_chk@plt+0xe8>
   1162c:	ldr	r3, [sp, #12]
   11630:	subs	fp, r3, r4
   11634:	ldr	r3, [sp, #20]
   11638:	movne	fp, #1
   1163c:	cmp	r3, r4
   11640:	addne	fp, fp, #1
   11644:	cmp	r9, r4
   11648:	addne	fp, fp, #1
   1164c:	cmp	fp, #1
   11650:	bgt	11a68 <__snprintf_chk@plt+0x67c>
   11654:	ldr	r2, [sp, #16]
   11658:	and	r3, fp, #1
   1165c:	ands	r7, r3, r2
   11660:	movne	r2, #5
   11664:	ldrne	r1, [pc, #1144]	; 11ae4 <__snprintf_chk@plt+0x6f8>
   11668:	bne	11a70 <__snprintf_chk@plt+0x684>
   1166c:	ldr	r8, [pc, #1140]	; 11ae8 <__snprintf_chk@plt+0x6fc>
   11670:	ldr	r2, [r8]
   11674:	cmp	r2, r6
   11678:	bge	116a4 <__snprintf_chk@plt+0x2b8>
   1167c:	add	r1, r2, #1
   11680:	cmp	r1, r6
   11684:	blt	11a48 <__snprintf_chk@plt+0x65c>
   11688:	ldr	r2, [r5, r2, lsl #2]
   1168c:	ldrb	r0, [r2]
   11690:	cmp	r0, #43	; 0x2b
   11694:	beq	11910 <__snprintf_chk@plt+0x524>
   11698:	ldr	r2, [sp, #16]
   1169c:	orrs	r3, r3, r2
   116a0:	bne	119c4 <__snprintf_chk@plt+0x5d8>
   116a4:	cmp	sl, #0
   116a8:	beq	118f0 <__snprintf_chk@plt+0x504>
   116ac:	ldr	r0, [pc, #1080]	; 11aec <__snprintf_chk@plt+0x700>
   116b0:	bl	11200 <getenv@plt>
   116b4:	str	r0, [sp, #28]
   116b8:	bl	1d0c8 <__snprintf_chk@plt+0xbcdc>
   116bc:	mov	r7, r0
   116c0:	ldr	r0, [sp, #12]
   116c4:	cmp	r0, #0
   116c8:	beq	1179c <__snprintf_chk@plt+0x3b0>
   116cc:	ldr	r1, [pc, #1052]	; 11af0 <__snprintf_chk@plt+0x704>
   116d0:	bl	110d4 <strcmp@plt>
   116d4:	cmp	r0, #0
   116d8:	beq	11828 <__snprintf_chk@plt+0x43c>
   116dc:	ldr	r1, [pc, #1040]	; 11af4 <__snprintf_chk@plt+0x708>
   116e0:	ldr	r0, [sp, #12]
   116e4:	bl	11398 <fopen64@plt>
   116e8:	subs	r9, r0, #0
   116ec:	beq	11a30 <__snprintf_chk@plt+0x644>
   116f0:	ldr	fp, [pc, #984]	; 11ad0 <__snprintf_chk@plt+0x6e4>
   116f4:	mov	r4, #1
   116f8:	add	r8, sp, #40	; 0x28
   116fc:	mov	r3, #0
   11700:	str	r3, [sp, #36]	; 0x24
   11704:	str	r3, [sp, #40]	; 0x28
   11708:	mov	r3, r9
   1170c:	mov	r2, #10
   11710:	mov	r1, r8
   11714:	add	r0, sp, #36	; 0x24
   11718:	bl	110c8 <__getdelim@plt>
   1171c:	subs	r5, r0, #0
   11720:	blt	118d4 <__snprintf_chk@plt+0x4e8>
   11724:	ldr	r3, [sp, #28]
   11728:	str	r7, [sp]
   1172c:	str	r3, [sp, #4]
   11730:	add	r6, sp, #48	; 0x30
   11734:	mov	r0, r6
   11738:	ldr	r3, [fp]
   1173c:	mov	r2, #0
   11740:	ldr	r1, [sp, #36]	; 0x24
   11744:	bl	18068 <__snprintf_chk@plt+0x6c7c>
   11748:	cmp	r0, #0
   1174c:	bne	118bc <__snprintf_chk@plt+0x4d0>
   11750:	ldr	r3, [sp, #36]	; 0x24
   11754:	sub	r5, r5, #1
   11758:	ldr	r1, [pc, #920]	; 11af8 <__snprintf_chk@plt+0x70c>
   1175c:	ldrb	r2, [r3, r5]
   11760:	cmp	r2, #10
   11764:	strbeq	r0, [r3, r5]
   11768:	mov	r2, #5
   1176c:	mov	r0, #0
   11770:	bl	1114c <dcgettext@plt>
   11774:	mov	r4, r0
   11778:	ldr	r0, [sp, #36]	; 0x24
   1177c:	bl	1c588 <__snprintf_chk@plt+0xb19c>
   11780:	mov	r1, #0
   11784:	mov	r2, r4
   11788:	mov	r4, #0
   1178c:	mov	r3, r0
   11790:	mov	r0, r1
   11794:	bl	111f4 <error@plt>
   11798:	b	11708 <__snprintf_chk@plt+0x31c>
   1179c:	ldr	r3, [sp, #16]
   117a0:	eor	r4, fp, #1
   117a4:	eor	r3, r3, #1
   117a8:	ands	r4, r4, r3
   117ac:	bne	11844 <__snprintf_chk@plt+0x458>
   117b0:	cmp	r9, #0
   117b4:	beq	11950 <__snprintf_chk@plt+0x564>
   117b8:	add	r2, sp, #48	; 0x30
   117bc:	mov	r1, r9
   117c0:	mov	r0, #3
   117c4:	bl	113b0 <__xstat64@plt>
   117c8:	cmp	r0, #0
   117cc:	bne	11a04 <__snprintf_chk@plt+0x618>
   117d0:	ldr	r2, [sp, #132]	; 0x84
   117d4:	ldr	r3, [sp, #128]	; 0x80
   117d8:	add	r8, sp, #40	; 0x28
   117dc:	str	r2, [sp, #44]	; 0x2c
   117e0:	str	r3, [sp, #40]	; 0x28
   117e4:	ldr	r3, [sp, #16]
   117e8:	cmp	r3, #0
   117ec:	bne	1187c <__snprintf_chk@plt+0x490>
   117f0:	mov	r4, #1
   117f4:	mov	r3, r7
   117f8:	mov	r0, sl
   117fc:	ldm	r8, {r1, r2}
   11800:	bl	11c14 <__snprintf_chk@plt+0x828>
   11804:	and	r4, r4, r0
   11808:	ldr	r3, [pc, #636]	; 11a8c <__snprintf_chk@plt+0x6a0>
   1180c:	ldr	r2, [sp, #156]	; 0x9c
   11810:	eor	r0, r4, #1
   11814:	ldr	r3, [r3]
   11818:	cmp	r2, r3
   1181c:	bne	11a00 <__snprintf_chk@plt+0x614>
   11820:	add	sp, sp, #164	; 0xa4
   11824:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11828:	mov	r2, #5
   1182c:	ldr	r1, [pc, #712]	; 11afc <__snprintf_chk@plt+0x710>
   11830:	bl	1114c <dcgettext@plt>
   11834:	ldr	r3, [pc, #708]	; 11b00 <__snprintf_chk@plt+0x714>
   11838:	ldr	r9, [r3]
   1183c:	str	r0, [sp, #12]
   11840:	b	116f0 <__snprintf_chk@plt+0x304>
   11844:	ldr	r3, [r8]
   11848:	cmp	r3, r6
   1184c:	bge	11940 <__snprintf_chk@plt+0x554>
   11850:	ldr	r3, [r5, r3, lsl #2]
   11854:	add	r8, sp, #40	; 0x28
   11858:	mov	r1, r3
   1185c:	mov	r0, r8
   11860:	mov	r2, #7
   11864:	str	r3, [sp, #20]
   11868:	bl	1a060 <__snprintf_chk@plt+0x8c74>
   1186c:	ldr	r3, [sp, #12]
   11870:	str	r3, [sp, #44]	; 0x2c
   11874:	cmp	r0, #0
   11878:	beq	11994 <__snprintf_chk@plt+0x5a8>
   1187c:	mov	r0, r8
   11880:	bl	1c5a0 <__snprintf_chk@plt+0xb1b4>
   11884:	cmp	r0, #0
   11888:	beq	117f0 <__snprintf_chk@plt+0x404>
   1188c:	bl	112c0 <__errno_location@plt>
   11890:	mov	r4, #0
   11894:	mov	r2, #5
   11898:	ldr	r1, [pc, #612]	; 11b04 <__snprintf_chk@plt+0x718>
   1189c:	ldr	r5, [r0]
   118a0:	mov	r0, r4
   118a4:	bl	1114c <dcgettext@plt>
   118a8:	mov	r1, r5
   118ac:	mov	r2, r0
   118b0:	mov	r0, r4
   118b4:	bl	111f4 <error@plt>
   118b8:	b	117f4 <__snprintf_chk@plt+0x408>
   118bc:	mov	r3, r7
   118c0:	ldm	r6, {r1, r2}
   118c4:	mov	r0, sl
   118c8:	bl	11c14 <__snprintf_chk@plt+0x828>
   118cc:	and	r4, r4, r0
   118d0:	b	11708 <__snprintf_chk@plt+0x31c>
   118d4:	mov	r0, r9
   118d8:	bl	1ce14 <__snprintf_chk@plt+0xba28>
   118dc:	cmn	r0, #1
   118e0:	beq	11a30 <__snprintf_chk@plt+0x644>
   118e4:	ldr	r0, [sp, #36]	; 0x24
   118e8:	bl	110f8 <free@plt>
   118ec:	b	11808 <__snprintf_chk@plt+0x41c>
   118f0:	ldr	r0, [pc, #528]	; 11b08 <__snprintf_chk@plt+0x71c>
   118f4:	bl	11374 <nl_langinfo@plt>
   118f8:	ldr	r3, [pc, #524]	; 11b0c <__snprintf_chk@plt+0x720>
   118fc:	ldrb	r2, [r0]
   11900:	cmp	r2, #0
   11904:	movne	sl, r0
   11908:	moveq	sl, r3
   1190c:	b	116ac <__snprintf_chk@plt+0x2c0>
   11910:	cmp	sl, #0
   11914:	streq	r1, [r8]
   11918:	addeq	sl, r2, #1
   1191c:	beq	116a4 <__snprintf_chk@plt+0x2b8>
   11920:	mov	r2, #5
   11924:	ldr	r1, [pc, #484]	; 11b10 <__snprintf_chk@plt+0x724>
   11928:	mov	r0, #0
   1192c:	bl	1114c <dcgettext@plt>
   11930:	mov	r1, #0
   11934:	mov	r2, r0
   11938:	mov	r0, #1
   1193c:	bl	111f4 <error@plt>
   11940:	add	r8, sp, #40	; 0x28
   11944:	mov	r0, r8
   11948:	bl	14128 <__snprintf_chk@plt+0x2d3c>
   1194c:	b	117f4 <__snprintf_chk@plt+0x408>
   11950:	ldr	r2, [sp, #24]
   11954:	ldr	r1, [sp, #20]
   11958:	cmp	r2, #0
   1195c:	moveq	r2, r1
   11960:	ldr	r3, [pc, #360]	; 11ad0 <__snprintf_chk@plt+0x6e4>
   11964:	mov	r1, r2
   11968:	str	r2, [sp, #20]
   1196c:	ldr	r2, [sp, #28]
   11970:	add	r8, sp, #40	; 0x28
   11974:	str	r2, [sp, #4]
   11978:	str	r7, [sp]
   1197c:	mov	r2, r9
   11980:	ldr	r3, [r3]
   11984:	mov	r0, r8
   11988:	bl	18068 <__snprintf_chk@plt+0x6c7c>
   1198c:	cmp	r0, #0
   11990:	bne	117e4 <__snprintf_chk@plt+0x3f8>
   11994:	mov	r2, #5
   11998:	ldr	r1, [pc, #344]	; 11af8 <__snprintf_chk@plt+0x70c>
   1199c:	mov	r0, #0
   119a0:	bl	1114c <dcgettext@plt>
   119a4:	mov	r4, r0
   119a8:	ldr	r0, [sp, #20]
   119ac:	bl	1c588 <__snprintf_chk@plt+0xb19c>
   119b0:	mov	r2, r4
   119b4:	mov	r1, #0
   119b8:	mov	r3, r0
   119bc:	mov	r0, #1
   119c0:	bl	111f4 <error@plt>
   119c4:	mov	r2, #5
   119c8:	ldr	r1, [pc, #324]	; 11b14 <__snprintf_chk@plt+0x728>
   119cc:	mov	r0, r7
   119d0:	bl	1114c <dcgettext@plt>
   119d4:	ldr	r3, [r8]
   119d8:	mov	r4, r0
   119dc:	ldr	r0, [r5, r3, lsl #2]
   119e0:	bl	1c588 <__snprintf_chk@plt+0xb19c>
   119e4:	mov	r2, r4
   119e8:	mov	r1, r7
   119ec:	mov	r3, r0
   119f0:	mov	r0, r7
   119f4:	bl	111f4 <error@plt>
   119f8:	mov	r0, #1
   119fc:	bl	11d64 <__snprintf_chk@plt+0x978>
   11a00:	bl	11158 <__stack_chk_fail@plt>
   11a04:	bl	112c0 <__errno_location@plt>
   11a08:	mov	r2, r9
   11a0c:	mov	r1, #3
   11a10:	ldr	r4, [r0]
   11a14:	ldr	r0, [sp, #12]
   11a18:	bl	1c3bc <__snprintf_chk@plt+0xafd0>
   11a1c:	mov	r1, r4
   11a20:	ldr	r2, [pc, #240]	; 11b18 <__snprintf_chk@plt+0x72c>
   11a24:	mov	r3, r0
   11a28:	mov	r0, #1
   11a2c:	bl	111f4 <error@plt>
   11a30:	bl	112c0 <__errno_location@plt>
   11a34:	ldr	r2, [sp, #12]
   11a38:	mov	r1, #3
   11a3c:	ldr	r4, [r0]
   11a40:	mov	r0, #0
   11a44:	b	11a18 <__snprintf_chk@plt+0x62c>
   11a48:	mov	r2, #5
   11a4c:	ldr	r1, [pc, #200]	; 11b1c <__snprintf_chk@plt+0x730>
   11a50:	mov	r0, r7
   11a54:	bl	1114c <dcgettext@plt>
   11a58:	ldr	r3, [r8]
   11a5c:	add	r3, r3, #1
   11a60:	mov	r4, r0
   11a64:	b	119dc <__snprintf_chk@plt+0x5f0>
   11a68:	ldr	r1, [pc, #176]	; 11b20 <__snprintf_chk@plt+0x734>
   11a6c:	mov	r2, #5
   11a70:	mov	r0, r4
   11a74:	bl	1114c <dcgettext@plt>
   11a78:	mov	r1, r4
   11a7c:	mov	r2, r0
   11a80:	mov	r0, r4
   11a84:	bl	111f4 <error@plt>
   11a88:	b	119f8 <__snprintf_chk@plt+0x60c>
   11a8c:	andeq	r4, r3, r8, lsl #30
   11a90:	andeq	r1, r2, r0, ror #4
   11a94:	andeq	r4, r2, ip, ror #4
   11a98:	andeq	r5, r3, r8, lsr #3
   11a9c:	ldrdeq	r2, [r2], -r8
   11aa0:	andeq	r2, r2, r4, lsl r7
   11aa4:	andeq	r2, r1, r0, lsl r6
   11aa8:	andeq	r1, r2, r0, ror #9
   11aac:	andeq	r5, r3, ip, lsr r1
   11ab0:	andeq	r2, r2, ip, ror #15
   11ab4:			; <UNDEFINED> instruction: 0x000212bc
   11ab8:	andeq	r5, r3, r4, lsr #3
   11abc:	andeq	r5, r3, r8, lsr r1
   11ac0:	andeq	r2, r2, ip, lsl #16
   11ac4:	andeq	r1, r2, ip, lsl #10
   11ac8:	andeq	r2, r2, r0, lsl r7
   11acc:	andeq	r0, r0, r1, lsl #2
   11ad0:			; <UNDEFINED> instruction: 0x000351b0
   11ad4:	andeq	r2, r2, r4, lsl #16
   11ad8:			; <UNDEFINED> instruction: 0x000212b4
   11adc:	strdeq	r2, [r2], -r8
   11ae0:	andeq	r1, r2, r0, asr #6
   11ae4:	andeq	r2, r2, r4, lsl #17
   11ae8:	muleq	r3, r0, r1
   11aec:	andeq	r2, r2, ip, ror #18
   11af0:	andeq	r2, r2, r0, ror r9
   11af4:	andeq	r2, r2, r4, lsl #19
   11af8:	andeq	r2, r2, r8, lsl #19
   11afc:	andeq	r2, r2, r4, ror r9
   11b00:	andeq	r5, r3, r0, lsr #3
   11b04:	muleq	r2, r8, r9
   11b08:	andeq	r0, r2, ip, rrx
   11b0c:	andeq	r2, r2, r0, asr #15
   11b10:	andeq	r2, r2, ip, lsl r8
   11b14:	ldrdeq	r2, [r2], -r8
   11b18:	andeq	r2, r2, r0, lsr #22
   11b1c:	andeq	r2, r2, r4, asr #17
   11b20:	andeq	r2, r2, r0, asr #16
   11b24:	mov	fp, #0
   11b28:	mov	lr, #0
   11b2c:	pop	{r1}		; (ldr r1, [sp], #4)
   11b30:	mov	r2, sp
   11b34:	push	{r2}		; (str r2, [sp, #-4]!)
   11b38:	push	{r0}		; (str r0, [sp, #-4]!)
   11b3c:	ldr	ip, [pc, #16]	; 11b54 <__snprintf_chk@plt+0x768>
   11b40:	push	{ip}		; (str ip, [sp, #-4]!)
   11b44:	ldr	r0, [pc, #12]	; 11b58 <__snprintf_chk@plt+0x76c>
   11b48:	ldr	r3, [pc, #12]	; 11b5c <__snprintf_chk@plt+0x770>
   11b4c:	bl	11224 <__libc_start_main@plt>
   11b50:	bl	113e0 <abort@plt>
   11b54:	andeq	r1, r2, r8, lsr r2
   11b58:	strdeq	r1, [r1], -r8
   11b5c:	ldrdeq	r1, [r2], -r8
   11b60:	ldr	r3, [pc, #20]	; 11b7c <__snprintf_chk@plt+0x790>
   11b64:	ldr	r2, [pc, #20]	; 11b80 <__snprintf_chk@plt+0x794>
   11b68:	add	r3, pc, r3
   11b6c:	ldr	r2, [r3, r2]
   11b70:	cmp	r2, #0
   11b74:	bxeq	lr
   11b78:	b	1126c <__gmon_start__@plt>
   11b7c:	muleq	r2, r0, r4
   11b80:	andeq	r0, r0, ip, lsr #2
   11b84:	ldr	r0, [pc, #24]	; 11ba4 <__snprintf_chk@plt+0x7b8>
   11b88:	ldr	r3, [pc, #24]	; 11ba8 <__snprintf_chk@plt+0x7bc>
   11b8c:	cmp	r3, r0
   11b90:	bxeq	lr
   11b94:	ldr	r3, [pc, #16]	; 11bac <__snprintf_chk@plt+0x7c0>
   11b98:	cmp	r3, #0
   11b9c:	bxeq	lr
   11ba0:	bx	r3
   11ba4:	andeq	r5, r3, r4, lsl #3
   11ba8:	andeq	r5, r3, r4, lsl #3
   11bac:	andeq	r0, r0, r0
   11bb0:	ldr	r0, [pc, #36]	; 11bdc <__snprintf_chk@plt+0x7f0>
   11bb4:	ldr	r1, [pc, #36]	; 11be0 <__snprintf_chk@plt+0x7f4>
   11bb8:	sub	r1, r1, r0
   11bbc:	asr	r1, r1, #2
   11bc0:	add	r1, r1, r1, lsr #31
   11bc4:	asrs	r1, r1, #1
   11bc8:	bxeq	lr
   11bcc:	ldr	r3, [pc, #16]	; 11be4 <__snprintf_chk@plt+0x7f8>
   11bd0:	cmp	r3, #0
   11bd4:	bxeq	lr
   11bd8:	bx	r3
   11bdc:	andeq	r5, r3, r4, lsl #3
   11be0:	andeq	r5, r3, r4, lsl #3
   11be4:	andeq	r0, r0, r0
   11be8:	push	{r4, lr}
   11bec:	ldr	r4, [pc, #24]	; 11c0c <__snprintf_chk@plt+0x820>
   11bf0:	ldrb	r3, [r4]
   11bf4:	cmp	r3, #0
   11bf8:	popne	{r4, pc}
   11bfc:	bl	11b84 <__snprintf_chk@plt+0x798>
   11c00:	mov	r3, #1
   11c04:	strb	r3, [r4]
   11c08:	pop	{r4, pc}
   11c0c:	andeq	r5, r3, ip, lsr #3
   11c10:	b	11bb0 <__snprintf_chk@plt+0x7c4>
   11c14:	push	{r4, r5, r6, r7, lr}
   11c18:	sub	sp, sp, #92	; 0x5c
   11c1c:	ldr	r5, [pc, #296]	; 11d4c <__snprintf_chk@plt+0x960>
   11c20:	add	ip, sp, #8
   11c24:	mov	r6, r3
   11c28:	ldr	r3, [r5]
   11c2c:	stm	ip, {r1, r2}
   11c30:	mov	r7, r0
   11c34:	mov	r1, ip
   11c38:	mov	r0, r6
   11c3c:	add	r2, sp, #16
   11c40:	str	r3, [sp, #84]	; 0x54
   11c44:	bl	1d354 <__snprintf_chk@plt+0xbf68>
   11c48:	subs	r4, r0, #0
   11c4c:	beq	11cbc <__snprintf_chk@plt+0x8d0>
   11c50:	ldr	r3, [pc, #248]	; 11d50 <__snprintf_chk@plt+0x964>
   11c54:	cmp	r7, r3
   11c58:	beq	11cfc <__snprintf_chk@plt+0x910>
   11c5c:	ldr	r4, [pc, #240]	; 11d54 <__snprintf_chk@plt+0x968>
   11c60:	ldr	ip, [sp, #12]
   11c64:	mov	r3, r6
   11c68:	ldr	r0, [r4]
   11c6c:	add	r2, sp, #16
   11c70:	mov	r1, r7
   11c74:	str	ip, [sp]
   11c78:	bl	140d0 <__snprintf_chk@plt+0x2ce4>
   11c7c:	ldr	r0, [r4]
   11c80:	ldr	r3, [r0, #20]
   11c84:	ldr	r2, [r0, #24]
   11c88:	cmp	r3, r2
   11c8c:	bcs	11d38 <__snprintf_chk@plt+0x94c>
   11c90:	add	r1, r3, #1
   11c94:	str	r1, [r0, #20]
   11c98:	mov	r0, #1
   11c9c:	mov	r2, #10
   11ca0:	strb	r2, [r3]
   11ca4:	ldr	r2, [sp, #84]	; 0x54
   11ca8:	ldr	r3, [r5]
   11cac:	cmp	r2, r3
   11cb0:	bne	11d48 <__snprintf_chk@plt+0x95c>
   11cb4:	add	sp, sp, #92	; 0x5c
   11cb8:	pop	{r4, r5, r6, r7, pc}
   11cbc:	mov	r2, #5
   11cc0:	ldr	r1, [pc, #144]	; 11d58 <__snprintf_chk@plt+0x96c>
   11cc4:	bl	1114c <dcgettext@plt>
   11cc8:	add	r2, sp, #60	; 0x3c
   11ccc:	mov	r6, r0
   11cd0:	ldr	r0, [sp, #8]
   11cd4:	asr	r1, r0, #31
   11cd8:	bl	14198 <__snprintf_chk@plt+0x2dac>
   11cdc:	bl	1c588 <__snprintf_chk@plt+0xb19c>
   11ce0:	mov	r2, r6
   11ce4:	mov	r1, r4
   11ce8:	mov	r3, r0
   11cec:	mov	r0, r4
   11cf0:	bl	111f4 <error@plt>
   11cf4:	mov	r0, r4
   11cf8:	b	11ca4 <__snprintf_chk@plt+0x8b8>
   11cfc:	ldr	r1, [pc, #88]	; 11d5c <__snprintf_chk@plt+0x970>
   11d00:	ldr	r4, [pc, #76]	; 11d54 <__snprintf_chk@plt+0x968>
   11d04:	mov	r0, #2
   11d08:	bl	11350 <setlocale@plt>
   11d0c:	ldr	ip, [sp, #12]
   11d10:	mov	r1, r7
   11d14:	ldr	r0, [r4]
   11d18:	mov	r3, r6
   11d1c:	add	r2, sp, #16
   11d20:	str	ip, [sp]
   11d24:	bl	140d0 <__snprintf_chk@plt+0x2ce4>
   11d28:	ldr	r1, [pc, #48]	; 11d60 <__snprintf_chk@plt+0x974>
   11d2c:	mov	r0, #2
   11d30:	bl	11350 <setlocale@plt>
   11d34:	b	11c7c <__snprintf_chk@plt+0x890>
   11d38:	mov	r1, #10
   11d3c:	bl	11344 <__overflow@plt>
   11d40:	mov	r0, #1
   11d44:	b	11ca4 <__snprintf_chk@plt+0x8b8>
   11d48:	bl	11158 <__stack_chk_fail@plt>
   11d4c:	andeq	r4, r3, r8, lsl #30
   11d50:	andeq	r1, r2, r0, ror #4
   11d54:	andeq	r5, r3, r4, lsr #3
   11d58:	strdeq	r1, [r2], -r4
   11d5c:	strdeq	r1, [r2], -r0
   11d60:	andeq	r4, r2, ip, ror #4
   11d64:	ldr	r3, [pc, #1204]	; 12220 <__snprintf_chk@plt+0xe34>
   11d68:	push	{r7, lr}
   11d6c:	sub	sp, sp, #64	; 0x40
   11d70:	ldr	r3, [r3]
   11d74:	subs	r4, r0, #0
   11d78:	str	r3, [sp, #60]	; 0x3c
   11d7c:	beq	11db8 <__snprintf_chk@plt+0x9cc>
   11d80:	ldr	r3, [pc, #1180]	; 12224 <__snprintf_chk@plt+0xe38>
   11d84:	mov	r2, #5
   11d88:	ldr	r1, [pc, #1176]	; 12228 <__snprintf_chk@plt+0xe3c>
   11d8c:	mov	r0, #0
   11d90:	ldr	r5, [r3]
   11d94:	bl	1114c <dcgettext@plt>
   11d98:	ldr	r3, [pc, #1164]	; 1222c <__snprintf_chk@plt+0xe40>
   11d9c:	mov	r1, #1
   11da0:	ldr	r3, [r3]
   11da4:	mov	r2, r0
   11da8:	mov	r0, r5
   11dac:	bl	11320 <__fprintf_chk@plt>
   11db0:	mov	r0, r4
   11db4:	bl	11290 <exit@plt>
   11db8:	mov	r2, #5
   11dbc:	ldr	r1, [pc, #1132]	; 12230 <__snprintf_chk@plt+0xe44>
   11dc0:	bl	1114c <dcgettext@plt>
   11dc4:	ldr	r3, [pc, #1120]	; 1222c <__snprintf_chk@plt+0xe40>
   11dc8:	ldr	r5, [pc, #1124]	; 12234 <__snprintf_chk@plt+0xe48>
   11dcc:	ldr	r3, [r3]
   11dd0:	mov	r2, r3
   11dd4:	mov	r1, r0
   11dd8:	mov	r0, #1
   11ddc:	bl	11308 <__printf_chk@plt>
   11de0:	mov	r2, #5
   11de4:	ldr	r1, [pc, #1100]	; 12238 <__snprintf_chk@plt+0xe4c>
   11de8:	mov	r0, r4
   11dec:	bl	1114c <dcgettext@plt>
   11df0:	ldr	r1, [r5]
   11df4:	bl	110a4 <fputs_unlocked@plt>
   11df8:	mov	r2, #5
   11dfc:	ldr	r1, [pc, #1080]	; 1223c <__snprintf_chk@plt+0xe50>
   11e00:	mov	r0, r4
   11e04:	bl	1114c <dcgettext@plt>
   11e08:	ldr	r1, [r5]
   11e0c:	bl	110a4 <fputs_unlocked@plt>
   11e10:	mov	r2, #5
   11e14:	ldr	r1, [pc, #1060]	; 12240 <__snprintf_chk@plt+0xe54>
   11e18:	mov	r0, r4
   11e1c:	bl	1114c <dcgettext@plt>
   11e20:	ldr	r1, [r5]
   11e24:	bl	110a4 <fputs_unlocked@plt>
   11e28:	mov	r2, #5
   11e2c:	ldr	r1, [pc, #1040]	; 12244 <__snprintf_chk@plt+0xe58>
   11e30:	mov	r0, r4
   11e34:	bl	1114c <dcgettext@plt>
   11e38:	ldr	r1, [r5]
   11e3c:	bl	110a4 <fputs_unlocked@plt>
   11e40:	mov	r2, #5
   11e44:	ldr	r1, [pc, #1020]	; 12248 <__snprintf_chk@plt+0xe5c>
   11e48:	mov	r0, r4
   11e4c:	bl	1114c <dcgettext@plt>
   11e50:	ldr	r1, [r5]
   11e54:	bl	110a4 <fputs_unlocked@plt>
   11e58:	mov	r2, #5
   11e5c:	ldr	r1, [pc, #1000]	; 1224c <__snprintf_chk@plt+0xe60>
   11e60:	mov	r0, r4
   11e64:	bl	1114c <dcgettext@plt>
   11e68:	ldr	r1, [r5]
   11e6c:	bl	110a4 <fputs_unlocked@plt>
   11e70:	mov	r2, #5
   11e74:	ldr	r1, [pc, #980]	; 12250 <__snprintf_chk@plt+0xe64>
   11e78:	mov	r0, r4
   11e7c:	bl	1114c <dcgettext@plt>
   11e80:	ldr	r1, [r5]
   11e84:	bl	110a4 <fputs_unlocked@plt>
   11e88:	mov	r2, #5
   11e8c:	ldr	r1, [pc, #960]	; 12254 <__snprintf_chk@plt+0xe68>
   11e90:	mov	r0, r4
   11e94:	bl	1114c <dcgettext@plt>
   11e98:	ldr	r1, [r5]
   11e9c:	bl	110a4 <fputs_unlocked@plt>
   11ea0:	mov	r2, #5
   11ea4:	ldr	r1, [pc, #940]	; 12258 <__snprintf_chk@plt+0xe6c>
   11ea8:	mov	r0, r4
   11eac:	bl	1114c <dcgettext@plt>
   11eb0:	ldr	r1, [r5]
   11eb4:	bl	110a4 <fputs_unlocked@plt>
   11eb8:	mov	r2, #5
   11ebc:	ldr	r1, [pc, #920]	; 1225c <__snprintf_chk@plt+0xe70>
   11ec0:	mov	r0, r4
   11ec4:	bl	1114c <dcgettext@plt>
   11ec8:	ldr	r1, [r5]
   11ecc:	bl	110a4 <fputs_unlocked@plt>
   11ed0:	mov	r2, #5
   11ed4:	ldr	r1, [pc, #900]	; 12260 <__snprintf_chk@plt+0xe74>
   11ed8:	mov	r0, r4
   11edc:	bl	1114c <dcgettext@plt>
   11ee0:	ldr	r1, [r5]
   11ee4:	bl	110a4 <fputs_unlocked@plt>
   11ee8:	mov	r2, #5
   11eec:	ldr	r1, [pc, #880]	; 12264 <__snprintf_chk@plt+0xe78>
   11ef0:	mov	r0, r4
   11ef4:	bl	1114c <dcgettext@plt>
   11ef8:	ldr	r1, [r5]
   11efc:	bl	110a4 <fputs_unlocked@plt>
   11f00:	mov	r2, #5
   11f04:	ldr	r1, [pc, #860]	; 12268 <__snprintf_chk@plt+0xe7c>
   11f08:	mov	r0, r4
   11f0c:	bl	1114c <dcgettext@plt>
   11f10:	ldr	r1, [r5]
   11f14:	bl	110a4 <fputs_unlocked@plt>
   11f18:	mov	r2, #5
   11f1c:	ldr	r1, [pc, #840]	; 1226c <__snprintf_chk@plt+0xe80>
   11f20:	mov	r0, r4
   11f24:	bl	1114c <dcgettext@plt>
   11f28:	ldr	r1, [r5]
   11f2c:	bl	110a4 <fputs_unlocked@plt>
   11f30:	mov	r2, #5
   11f34:	ldr	r1, [pc, #820]	; 12270 <__snprintf_chk@plt+0xe84>
   11f38:	mov	r0, r4
   11f3c:	bl	1114c <dcgettext@plt>
   11f40:	ldr	r1, [r5]
   11f44:	bl	110a4 <fputs_unlocked@plt>
   11f48:	mov	r2, #5
   11f4c:	ldr	r1, [pc, #800]	; 12274 <__snprintf_chk@plt+0xe88>
   11f50:	mov	r0, r4
   11f54:	bl	1114c <dcgettext@plt>
   11f58:	ldr	r1, [r5]
   11f5c:	bl	110a4 <fputs_unlocked@plt>
   11f60:	mov	r2, #5
   11f64:	ldr	r1, [pc, #780]	; 12278 <__snprintf_chk@plt+0xe8c>
   11f68:	mov	r0, r4
   11f6c:	bl	1114c <dcgettext@plt>
   11f70:	ldr	r1, [r5]
   11f74:	bl	110a4 <fputs_unlocked@plt>
   11f78:	mov	r2, #5
   11f7c:	ldr	r1, [pc, #760]	; 1227c <__snprintf_chk@plt+0xe90>
   11f80:	mov	r0, r4
   11f84:	bl	1114c <dcgettext@plt>
   11f88:	ldr	r1, [r5]
   11f8c:	bl	110a4 <fputs_unlocked@plt>
   11f90:	mov	r2, #5
   11f94:	ldr	r1, [pc, #740]	; 12280 <__snprintf_chk@plt+0xe94>
   11f98:	mov	r0, r4
   11f9c:	bl	1114c <dcgettext@plt>
   11fa0:	ldr	r1, [r5]
   11fa4:	bl	110a4 <fputs_unlocked@plt>
   11fa8:	mov	r2, #5
   11fac:	ldr	r1, [pc, #720]	; 12284 <__snprintf_chk@plt+0xe98>
   11fb0:	mov	r0, r4
   11fb4:	bl	1114c <dcgettext@plt>
   11fb8:	ldr	r1, [r5]
   11fbc:	bl	110a4 <fputs_unlocked@plt>
   11fc0:	mov	r2, #5
   11fc4:	ldr	r1, [pc, #700]	; 12288 <__snprintf_chk@plt+0xe9c>
   11fc8:	mov	r0, r4
   11fcc:	bl	1114c <dcgettext@plt>
   11fd0:	ldr	r1, [r5]
   11fd4:	bl	110a4 <fputs_unlocked@plt>
   11fd8:	mov	r2, #5
   11fdc:	ldr	r1, [pc, #680]	; 1228c <__snprintf_chk@plt+0xea0>
   11fe0:	mov	r0, r4
   11fe4:	bl	1114c <dcgettext@plt>
   11fe8:	ldr	r1, [r5]
   11fec:	bl	110a4 <fputs_unlocked@plt>
   11ff0:	mov	r2, #5
   11ff4:	ldr	r1, [pc, #660]	; 12290 <__snprintf_chk@plt+0xea4>
   11ff8:	mov	r0, r4
   11ffc:	bl	1114c <dcgettext@plt>
   12000:	ldr	r1, [r5]
   12004:	bl	110a4 <fputs_unlocked@plt>
   12008:	mov	r2, #5
   1200c:	ldr	r1, [pc, #640]	; 12294 <__snprintf_chk@plt+0xea8>
   12010:	mov	r0, r4
   12014:	bl	1114c <dcgettext@plt>
   12018:	ldr	r1, [r5]
   1201c:	bl	110a4 <fputs_unlocked@plt>
   12020:	mov	r2, #5
   12024:	ldr	r1, [pc, #620]	; 12298 <__snprintf_chk@plt+0xeac>
   12028:	mov	r0, r4
   1202c:	bl	1114c <dcgettext@plt>
   12030:	ldr	r1, [r5]
   12034:	bl	110a4 <fputs_unlocked@plt>
   12038:	mov	r2, #5
   1203c:	ldr	r1, [pc, #600]	; 1229c <__snprintf_chk@plt+0xeb0>
   12040:	mov	r0, r4
   12044:	bl	1114c <dcgettext@plt>
   12048:	ldr	r1, [r5]
   1204c:	bl	110a4 <fputs_unlocked@plt>
   12050:	ldr	lr, [pc, #584]	; 122a0 <__snprintf_chk@plt+0xeb4>
   12054:	add	ip, sp, #4
   12058:	ldm	lr!, {r0, r1, r2, r3}
   1205c:	stmia	ip!, {r0, r1, r2, r3}
   12060:	ldm	lr!, {r0, r1, r2, r3}
   12064:	ldr	r6, [sp, #4]
   12068:	stmia	ip!, {r0, r1, r2, r3}
   1206c:	cmp	r6, #0
   12070:	ldm	lr!, {r0, r1, r2, r3}
   12074:	addeq	r5, sp, #4
   12078:	stmia	ip!, {r0, r1, r2, r3}
   1207c:	ldm	lr, {r0, r1}
   12080:	stm	ip, {r0, r1}
   12084:	beq	120b4 <__snprintf_chk@plt+0xcc8>
   12088:	ldr	r7, [pc, #532]	; 122a4 <__snprintf_chk@plt+0xeb8>
   1208c:	add	r5, sp, #4
   12090:	b	120a0 <__snprintf_chk@plt+0xcb4>
   12094:	ldr	r6, [r5, #8]!
   12098:	cmp	r6, #0
   1209c:	beq	120b4 <__snprintf_chk@plt+0xcc8>
   120a0:	mov	r1, r6
   120a4:	mov	r0, r7
   120a8:	bl	110d4 <strcmp@plt>
   120ac:	cmp	r0, #0
   120b0:	bne	12094 <__snprintf_chk@plt+0xca8>
   120b4:	ldr	r5, [r5, #4]
   120b8:	mov	r2, #5
   120bc:	cmp	r5, #0
   120c0:	ldr	r1, [pc, #480]	; 122a8 <__snprintf_chk@plt+0xebc>
   120c4:	beq	1216c <__snprintf_chk@plt+0xd80>
   120c8:	mov	r0, #0
   120cc:	bl	1114c <dcgettext@plt>
   120d0:	ldr	r3, [pc, #468]	; 122ac <__snprintf_chk@plt+0xec0>
   120d4:	ldr	r2, [pc, #468]	; 122b0 <__snprintf_chk@plt+0xec4>
   120d8:	mov	r1, r0
   120dc:	mov	r0, #1
   120e0:	bl	11308 <__printf_chk@plt>
   120e4:	mov	r1, #0
   120e8:	mov	r0, #5
   120ec:	bl	11350 <setlocale@plt>
   120f0:	cmp	r0, #0
   120f4:	ldreq	r6, [pc, #424]	; 122a4 <__snprintf_chk@plt+0xeb8>
   120f8:	beq	12114 <__snprintf_chk@plt+0xd28>
   120fc:	mov	r2, #3
   12100:	ldr	r1, [pc, #428]	; 122b4 <__snprintf_chk@plt+0xec8>
   12104:	bl	113d4 <strncmp@plt>
   12108:	ldr	r6, [pc, #404]	; 122a4 <__snprintf_chk@plt+0xeb8>
   1210c:	cmp	r0, #0
   12110:	bne	121fc <__snprintf_chk@plt+0xe10>
   12114:	mov	r2, #5
   12118:	ldr	r1, [pc, #408]	; 122b8 <__snprintf_chk@plt+0xecc>
   1211c:	mov	r0, #0
   12120:	bl	1114c <dcgettext@plt>
   12124:	ldr	r3, [pc, #376]	; 122a4 <__snprintf_chk@plt+0xeb8>
   12128:	ldr	r2, [pc, #380]	; 122ac <__snprintf_chk@plt+0xec0>
   1212c:	mov	r1, r0
   12130:	mov	r0, #1
   12134:	bl	11308 <__printf_chk@plt>
   12138:	mov	r2, #5
   1213c:	ldr	r1, [pc, #376]	; 122bc <__snprintf_chk@plt+0xed0>
   12140:	mov	r0, #0
   12144:	bl	1114c <dcgettext@plt>
   12148:	ldr	r2, [pc, #368]	; 122c0 <__snprintf_chk@plt+0xed4>
   1214c:	cmp	r5, r6
   12150:	ldr	r3, [pc, #364]	; 122c4 <__snprintf_chk@plt+0xed8>
   12154:	movne	r3, r2
   12158:	mov	r1, r0
   1215c:	mov	r2, r5
   12160:	mov	r0, #1
   12164:	bl	11308 <__printf_chk@plt>
   12168:	b	11db0 <__snprintf_chk@plt+0x9c4>
   1216c:	mov	r0, r5
   12170:	bl	1114c <dcgettext@plt>
   12174:	ldr	r3, [pc, #304]	; 122ac <__snprintf_chk@plt+0xec0>
   12178:	ldr	r2, [pc, #304]	; 122b0 <__snprintf_chk@plt+0xec4>
   1217c:	mov	r1, r0
   12180:	mov	r0, #1
   12184:	bl	11308 <__printf_chk@plt>
   12188:	mov	r1, r5
   1218c:	mov	r0, #5
   12190:	bl	11350 <setlocale@plt>
   12194:	cmp	r0, #0
   12198:	beq	121b0 <__snprintf_chk@plt+0xdc4>
   1219c:	mov	r2, #3
   121a0:	ldr	r1, [pc, #268]	; 122b4 <__snprintf_chk@plt+0xec8>
   121a4:	bl	113d4 <strncmp@plt>
   121a8:	cmp	r0, #0
   121ac:	bne	121f4 <__snprintf_chk@plt+0xe08>
   121b0:	mov	r2, #5
   121b4:	ldr	r1, [pc, #252]	; 122b8 <__snprintf_chk@plt+0xecc>
   121b8:	mov	r0, #0
   121bc:	bl	1114c <dcgettext@plt>
   121c0:	ldr	r3, [pc, #220]	; 122a4 <__snprintf_chk@plt+0xeb8>
   121c4:	ldr	r2, [pc, #224]	; 122ac <__snprintf_chk@plt+0xec0>
   121c8:	mov	r5, r3
   121cc:	mov	r1, r0
   121d0:	mov	r0, #1
   121d4:	bl	11308 <__printf_chk@plt>
   121d8:	ldr	r1, [pc, #220]	; 122bc <__snprintf_chk@plt+0xed0>
   121dc:	mov	r2, #5
   121e0:	mov	r0, #0
   121e4:	bl	1114c <dcgettext@plt>
   121e8:	ldr	r3, [pc, #212]	; 122c4 <__snprintf_chk@plt+0xed8>
   121ec:	mov	r1, r0
   121f0:	b	1215c <__snprintf_chk@plt+0xd70>
   121f4:	ldr	r6, [pc, #168]	; 122a4 <__snprintf_chk@plt+0xeb8>
   121f8:	mov	r5, r6
   121fc:	mov	r2, #5
   12200:	ldr	r1, [pc, #192]	; 122c8 <__snprintf_chk@plt+0xedc>
   12204:	mov	r0, #0
   12208:	bl	1114c <dcgettext@plt>
   1220c:	ldr	r2, [pc, #144]	; 122a4 <__snprintf_chk@plt+0xeb8>
   12210:	mov	r1, r0
   12214:	mov	r0, #1
   12218:	bl	11308 <__printf_chk@plt>
   1221c:	b	12114 <__snprintf_chk@plt+0xd28>
   12220:	andeq	r4, r3, r8, lsl #30
   12224:	muleq	r3, r8, r1
   12228:	andeq	r1, r2, r4, lsl r5
   1222c:			; <UNDEFINED> instruction: 0x000351bc
   12230:	andeq	r1, r2, ip, lsr r5
   12234:	andeq	r5, r3, r4, lsr #3
   12238:	muleq	r2, r8, r5
   1223c:	andeq	r1, r2, r0, ror #11
   12240:	andeq	r1, r2, ip, lsr #12
   12244:	andeq	r1, r2, r8, ror r6
   12248:	strdeq	r1, [r2], -ip
   1224c:	andeq	r1, r2, r8, asr #14
   12250:	andeq	r1, r2, r8, lsr #17
   12254:	andeq	r1, r2, r8, lsr r9
   12258:	andeq	r1, r2, r8, asr #20
   1225c:	muleq	r2, r4, sl
   12260:	andeq	r1, r2, ip, lsl fp
   12264:	andeq	r1, r2, ip, asr #22
   12268:	andeq	r1, r2, r4, lsl #23
   1226c:	andeq	r1, r2, r8, lsl #24
   12270:	ldrdeq	r1, [r2], -ip
   12274:	andeq	r1, r2, ip, lsl #27
   12278:	andeq	r1, r2, r4, lsr lr
   1227c:	muleq	r2, r0, lr
   12280:	andeq	r1, r2, r0, lsr #30
   12284:	andeq	r2, r2, r0, ror r0
   12288:	ldrdeq	r2, [r2], -ip
   1228c:	ldrdeq	r2, [r2], -r4
   12290:	andeq	r2, r2, r4, ror r2
   12294:			; <UNDEFINED> instruction: 0x000223bc
   12298:	muleq	r2, r0, r4
   1229c:	andeq	r2, r2, r0, lsl #11
   122a0:	andeq	r1, r2, ip, ror r2
   122a4:	andeq	r1, r2, ip, lsl #10
   122a8:	ldrdeq	r2, [r2], -r0
   122ac:	andeq	r2, r2, r8, ror #13
   122b0:	andeq	r2, r2, r0, lsl r7
   122b4:	andeq	r2, r2, r0, lsr #14
   122b8:	andeq	r2, r2, ip, ror #14
   122bc:	andeq	r2, r2, ip, lsl #15
   122c0:	andeq	r4, r2, ip, ror #4
   122c4:			; <UNDEFINED> instruction: 0x000229b0
   122c8:	andeq	r2, r2, r4, lsr #14
   122cc:	mov	r0, #1
   122d0:	b	11d64 <__snprintf_chk@plt+0x978>
   122d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   122d8:	mov	r5, r1
   122dc:	sub	sp, sp, #12
   122e0:	mov	r4, r2
   122e4:	str	r2, [sp]
   122e8:	mov	r7, r3
   122ec:	mov	sl, r0
   122f0:	bl	1129c <strlen@plt>
   122f4:	ldr	fp, [r5]
   122f8:	cmp	fp, #0
   122fc:	beq	123c0 <__snprintf_chk@plt+0xfd4>
   12300:	mov	r6, #0
   12304:	mov	r8, r0
   12308:	str	r6, [sp, #4]
   1230c:	mvn	r9, #0
   12310:	b	1233c <__snprintf_chk@plt+0xf50>
   12314:	bl	11140 <memcmp@plt>
   12318:	ldr	r3, [sp, #4]
   1231c:	cmp	r0, #0
   12320:	movne	r3, #1
   12324:	str	r3, [sp, #4]
   12328:	ldr	fp, [r5, #4]!
   1232c:	add	r6, r6, #1
   12330:	cmp	fp, #0
   12334:	add	r4, r4, r7
   12338:	beq	12398 <__snprintf_chk@plt+0xfac>
   1233c:	mov	r2, r8
   12340:	mov	r1, sl
   12344:	mov	r0, fp
   12348:	bl	113d4 <strncmp@plt>
   1234c:	cmp	r0, #0
   12350:	mov	r0, fp
   12354:	bne	12328 <__snprintf_chk@plt+0xf3c>
   12358:	bl	1129c <strlen@plt>
   1235c:	ldr	r3, [sp]
   12360:	mov	r2, r7
   12364:	mov	r1, r4
   12368:	cmp	r0, r8
   1236c:	mla	r0, r7, r9, r3
   12370:	beq	123b0 <__snprintf_chk@plt+0xfc4>
   12374:	cmn	r9, #1
   12378:	moveq	r9, r6
   1237c:	beq	12328 <__snprintf_chk@plt+0xf3c>
   12380:	ldr	r3, [sp]
   12384:	cmp	r3, #0
   12388:	bne	12314 <__snprintf_chk@plt+0xf28>
   1238c:	mov	r3, #1
   12390:	str	r3, [sp, #4]
   12394:	b	12328 <__snprintf_chk@plt+0xf3c>
   12398:	ldr	r3, [sp, #4]
   1239c:	cmp	r3, #0
   123a0:	mvnne	r9, #1
   123a4:	mov	r0, r9
   123a8:	add	sp, sp, #12
   123ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   123b0:	mov	r9, r6
   123b4:	mov	r0, r9
   123b8:	add	sp, sp, #12
   123bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   123c0:	mvn	r9, #0
   123c4:	b	123a4 <__snprintf_chk@plt+0xfb8>
   123c8:	cmn	r2, #1
   123cc:	push	{r4, r5, r6, lr}
   123d0:	mov	r2, #5
   123d4:	sub	sp, sp, #8
   123d8:	mov	r5, r1
   123dc:	mov	r6, r0
   123e0:	ldreq	r1, [pc, #76]	; 12434 <__snprintf_chk@plt+0x1048>
   123e4:	ldrne	r1, [pc, #76]	; 12438 <__snprintf_chk@plt+0x104c>
   123e8:	mov	r0, #0
   123ec:	bl	1114c <dcgettext@plt>
   123f0:	mov	r2, r5
   123f4:	mov	r1, #8
   123f8:	mov	r4, r0
   123fc:	mov	r0, #0
   12400:	bl	1c22c <__snprintf_chk@plt+0xae40>
   12404:	mov	r1, r6
   12408:	mov	r5, r0
   1240c:	mov	r0, #1
   12410:	bl	1c578 <__snprintf_chk@plt+0xb18c>
   12414:	mov	r1, #0
   12418:	mov	r3, r5
   1241c:	mov	r2, r4
   12420:	str	r0, [sp]
   12424:	mov	r0, r1
   12428:	bl	111f4 <error@plt>
   1242c:	add	sp, sp, #8
   12430:	pop	{r4, r5, r6, pc}
   12434:	andeq	r2, r2, ip, lsr #21
   12438:	andeq	r2, r2, r8, asr #21
   1243c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12440:	mov	r6, r0
   12444:	ldr	sl, [pc, #224]	; 1252c <__snprintf_chk@plt+0x1140>
   12448:	mov	r4, r1
   1244c:	mov	r7, r2
   12450:	ldr	r1, [pc, #216]	; 12530 <__snprintf_chk@plt+0x1144>
   12454:	mov	r2, #5
   12458:	mov	r0, #0
   1245c:	bl	1114c <dcgettext@plt>
   12460:	ldr	r1, [sl]
   12464:	bl	110a4 <fputs_unlocked@plt>
   12468:	ldr	fp, [r6]
   1246c:	cmp	fp, #0
   12470:	movne	r9, #0
   12474:	movne	r5, r9
   12478:	bne	124b4 <__snprintf_chk@plt+0x10c8>
   1247c:	b	124f8 <__snprintf_chk@plt+0x110c>
   12480:	mov	r0, fp
   12484:	bl	1c588 <__snprintf_chk@plt+0xb19c>
   12488:	ldr	r2, [pc, #164]	; 12534 <__snprintf_chk@plt+0x1148>
   1248c:	mov	r1, #1
   12490:	mov	r9, r4
   12494:	mov	r3, r0
   12498:	mov	r0, r8
   1249c:	bl	11320 <__fprintf_chk@plt>
   124a0:	ldr	fp, [r6, #4]!
   124a4:	add	r5, r5, #1
   124a8:	cmp	fp, #0
   124ac:	add	r4, r4, r7
   124b0:	beq	124f8 <__snprintf_chk@plt+0x110c>
   124b4:	cmp	r5, #0
   124b8:	mov	r1, r4
   124bc:	mov	r2, r7
   124c0:	mov	r0, r9
   124c4:	ldr	r8, [sl]
   124c8:	beq	12480 <__snprintf_chk@plt+0x1094>
   124cc:	bl	11140 <memcmp@plt>
   124d0:	cmp	r0, #0
   124d4:	bne	12480 <__snprintf_chk@plt+0x1094>
   124d8:	mov	r0, fp
   124dc:	bl	1c588 <__snprintf_chk@plt+0xb19c>
   124e0:	ldr	r2, [pc, #80]	; 12538 <__snprintf_chk@plt+0x114c>
   124e4:	mov	r1, #1
   124e8:	mov	r3, r0
   124ec:	mov	r0, r8
   124f0:	bl	11320 <__fprintf_chk@plt>
   124f4:	b	124a0 <__snprintf_chk@plt+0x10b4>
   124f8:	ldr	r0, [sl]
   124fc:	ldr	r3, [r0, #20]
   12500:	ldr	r2, [r0, #24]
   12504:	cmp	r3, r2
   12508:	bcs	12520 <__snprintf_chk@plt+0x1134>
   1250c:	add	r1, r3, #1
   12510:	mov	r2, #10
   12514:	str	r1, [r0, #20]
   12518:	strb	r2, [r3]
   1251c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12520:	mov	r1, #10
   12524:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12528:	b	11344 <__overflow@plt>
   1252c:	muleq	r3, r8, r1
   12530:	andeq	r2, r2, r8, ror #21
   12534:	andeq	r2, r2, r0, lsl #22
   12538:	andeq	r2, r2, r8, lsl #22
   1253c:	push	{r4, r5, r6, r7, r8, lr}
   12540:	mov	r6, r1
   12544:	mov	r4, r2
   12548:	mov	r5, r3
   1254c:	mov	r7, r0
   12550:	ldr	r3, [sp, #24]
   12554:	mov	r2, r5
   12558:	mov	r1, r4
   1255c:	mov	r0, r6
   12560:	bl	122d4 <__snprintf_chk@plt+0xee8>
   12564:	cmp	r0, #0
   12568:	popge	{r4, r5, r6, r7, r8, pc}
   1256c:	mov	r2, r0
   12570:	mov	r1, r6
   12574:	mov	r0, r7
   12578:	bl	123c8 <__snprintf_chk@plt+0xfdc>
   1257c:	mov	r0, r4
   12580:	ldr	r2, [sp, #24]
   12584:	mov	r1, r5
   12588:	bl	1243c <__snprintf_chk@plt+0x1050>
   1258c:	ldr	r3, [sp, #28]
   12590:	blx	r3
   12594:	mvn	r0, #0
   12598:	pop	{r4, r5, r6, r7, r8, pc}
   1259c:	push	{r4, r5, r6, r7, r8, lr}
   125a0:	ldr	r7, [r1]
   125a4:	cmp	r7, #0
   125a8:	beq	125e8 <__snprintf_chk@plt+0x11fc>
   125ac:	mov	r6, r3
   125b0:	mov	r8, r0
   125b4:	mov	r4, r2
   125b8:	mov	r5, r1
   125bc:	b	125cc <__snprintf_chk@plt+0x11e0>
   125c0:	ldr	r7, [r5, #4]!
   125c4:	cmp	r7, #0
   125c8:	beq	125e8 <__snprintf_chk@plt+0x11fc>
   125cc:	mov	r1, r4
   125d0:	mov	r2, r6
   125d4:	mov	r0, r8
   125d8:	bl	11140 <memcmp@plt>
   125dc:	add	r4, r4, r6
   125e0:	cmp	r0, #0
   125e4:	bne	125c0 <__snprintf_chk@plt+0x11d4>
   125e8:	mov	r0, r7
   125ec:	pop	{r4, r5, r6, r7, r8, pc}
   125f0:	ldr	r3, [pc, #4]	; 125fc <__snprintf_chk@plt+0x1210>
   125f4:	str	r0, [r3]
   125f8:	bx	lr
   125fc:			; <UNDEFINED> instruction: 0x000351b4
   12600:	ldr	r3, [pc, #4]	; 1260c <__snprintf_chk@plt+0x1220>
   12604:	strb	r0, [r3, #4]
   12608:	bx	lr
   1260c:			; <UNDEFINED> instruction: 0x000351b4
   12610:	ldr	r3, [pc, #180]	; 126cc <__snprintf_chk@plt+0x12e0>
   12614:	push	{r4, r5, r6, lr}
   12618:	sub	sp, sp, #8
   1261c:	ldr	r0, [r3]
   12620:	bl	1d620 <__snprintf_chk@plt+0xc234>
   12624:	cmp	r0, #0
   12628:	beq	12650 <__snprintf_chk@plt+0x1264>
   1262c:	bl	112c0 <__errno_location@plt>
   12630:	ldr	r5, [pc, #152]	; 126d0 <__snprintf_chk@plt+0x12e4>
   12634:	ldrb	r3, [r5, #4]
   12638:	cmp	r3, #0
   1263c:	mov	r4, r0
   12640:	beq	1266c <__snprintf_chk@plt+0x1280>
   12644:	ldr	r3, [r0]
   12648:	cmp	r3, #32
   1264c:	bne	1266c <__snprintf_chk@plt+0x1280>
   12650:	ldr	r3, [pc, #124]	; 126d4 <__snprintf_chk@plt+0x12e8>
   12654:	ldr	r0, [r3]
   12658:	bl	1d620 <__snprintf_chk@plt+0xc234>
   1265c:	cmp	r0, #0
   12660:	bne	126ac <__snprintf_chk@plt+0x12c0>
   12664:	add	sp, sp, #8
   12668:	pop	{r4, r5, r6, pc}
   1266c:	mov	r2, #5
   12670:	ldr	r1, [pc, #96]	; 126d8 <__snprintf_chk@plt+0x12ec>
   12674:	mov	r0, #0
   12678:	bl	1114c <dcgettext@plt>
   1267c:	mov	r6, r0
   12680:	ldr	r0, [r5]
   12684:	cmp	r0, #0
   12688:	beq	126b8 <__snprintf_chk@plt+0x12cc>
   1268c:	ldr	r4, [r4]
   12690:	bl	1c3a8 <__snprintf_chk@plt+0xafbc>
   12694:	mov	r1, r4
   12698:	str	r6, [sp]
   1269c:	ldr	r2, [pc, #56]	; 126dc <__snprintf_chk@plt+0x12f0>
   126a0:	mov	r3, r0
   126a4:	mov	r0, #0
   126a8:	bl	111f4 <error@plt>
   126ac:	ldr	r3, [pc, #44]	; 126e0 <__snprintf_chk@plt+0x12f4>
   126b0:	ldr	r0, [r3]
   126b4:	bl	11110 <_exit@plt>
   126b8:	mov	r3, r6
   126bc:	ldr	r1, [r4]
   126c0:	ldr	r2, [pc, #28]	; 126e4 <__snprintf_chk@plt+0x12f8>
   126c4:	bl	111f4 <error@plt>
   126c8:	b	126ac <__snprintf_chk@plt+0x12c0>
   126cc:	andeq	r5, r3, r4, lsr #3
   126d0:			; <UNDEFINED> instruction: 0x000351b4
   126d4:	muleq	r3, r8, r1
   126d8:	andeq	r2, r2, r0, lsl fp
   126dc:	andeq	r2, r2, ip, lsl fp
   126e0:	andeq	r5, r3, r0, asr #2
   126e4:	andeq	r2, r2, r0, lsr #22
   126e8:	cmp	r2, #0
   126ec:	bxeq	lr
   126f0:	push	{r4, r5, r6, r7, r8, lr}
   126f4:	mov	r6, r0
   126f8:	mov	r4, r1
   126fc:	add	r5, r1, r2
   12700:	bl	11254 <__ctype_tolower_loc@plt>
   12704:	mov	r7, r0
   12708:	ldrb	r2, [r4], #1
   1270c:	ldr	r3, [r7]
   12710:	mov	r1, r6
   12714:	ldr	r0, [r3, r2, lsl #2]
   12718:	bl	11380 <fputc@plt>
   1271c:	cmp	r4, r5
   12720:	bne	12708 <__snprintf_chk@plt+0x131c>
   12724:	pop	{r4, r5, r6, r7, r8, pc}
   12728:	cmp	r2, #0
   1272c:	bxeq	lr
   12730:	push	{r4, r5, r6, r7, r8, lr}
   12734:	mov	r6, r0
   12738:	mov	r4, r1
   1273c:	add	r5, r1, r2
   12740:	bl	11260 <__ctype_toupper_loc@plt>
   12744:	mov	r7, r0
   12748:	ldrb	r2, [r4], #1
   1274c:	ldr	r3, [r7]
   12750:	mov	r1, r6
   12754:	ldr	r0, [r3, r2, lsl #2]
   12758:	bl	11380 <fputc@plt>
   1275c:	cmp	r4, r5
   12760:	bne	12748 <__snprintf_chk@plt+0x135c>
   12764:	pop	{r4, r5, r6, r7, r8, pc}
   12768:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1276c:	sub	sp, sp, #1152	; 0x480
   12770:	sub	sp, sp, #4
   12774:	ldr	sl, [r2, #40]	; 0x28
   12778:	ldr	fp, [r2, #8]
   1277c:	str	r2, [sp, #28]
   12780:	ldr	r2, [pc, #4068]	; 1376c <__snprintf_chk@plt+0x2380>
   12784:	str	r3, [sp, #24]
   12788:	ldr	r3, [sp, #1192]	; 0x4a8
   1278c:	ldr	ip, [pc, #4060]	; 13770 <__snprintf_chk@plt+0x2384>
   12790:	cmp	sl, #0
   12794:	ldr	r2, [r2]
   12798:	str	r3, [sp, #36]	; 0x24
   1279c:	ldr	r3, [sp, #1196]	; 0x4ac
   127a0:	moveq	sl, ip
   127a4:	cmp	fp, #12
   127a8:	mov	r7, r0
   127ac:	mov	r6, r1
   127b0:	str	r2, [sp, #1148]	; 0x47c
   127b4:	str	r3, [sp, #32]
   127b8:	subgt	fp, fp, #12
   127bc:	bgt	127c8 <__snprintf_chk@plt+0x13dc>
   127c0:	cmp	fp, #0
   127c4:	moveq	fp, #12
   127c8:	ldrb	r0, [r6]
   127cc:	cmp	r0, #0
   127d0:	beq	12848 <__snprintf_chk@plt+0x145c>
   127d4:	mov	r8, #0
   127d8:	strd	sl, [sp, #40]	; 0x28
   127dc:	cmp	r0, #37	; 0x25
   127e0:	beq	12850 <__snprintf_chk@plt+0x1464>
   127e4:	cmn	r8, #3
   127e8:	bhi	12848 <__snprintf_chk@plt+0x145c>
   127ec:	cmp	r7, #0
   127f0:	beq	127fc <__snprintf_chk@plt+0x1410>
   127f4:	mov	r1, r7
   127f8:	bl	11380 <fputc@plt>
   127fc:	add	r8, r8, #1
   12800:	ldrb	r0, [r6, #1]
   12804:	add	r6, r6, #1
   12808:	cmp	r0, #0
   1280c:	bne	127dc <__snprintf_chk@plt+0x13f0>
   12810:	ldr	r3, [pc, #3924]	; 1376c <__snprintf_chk@plt+0x2380>
   12814:	ldr	r2, [sp, #1148]	; 0x47c
   12818:	mov	r0, r8
   1281c:	ldr	r3, [r3]
   12820:	cmp	r2, r3
   12824:	bne	140a0 <__snprintf_chk@plt+0x2cb4>
   12828:	add	sp, sp, #1152	; 0x480
   1282c:	add	sp, sp, #4
   12830:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12834:	cmp	r9, #95	; 0x5f
   12838:	beq	13c6c <__snprintf_chk@plt+0x2880>
   1283c:	ldr	r3, [sp, #52]	; 0x34
   12840:	cmp	r3, r2
   12844:	bcc	13198 <__snprintf_chk@plt+0x1dac>
   12848:	mov	r8, #0
   1284c:	b	12810 <__snprintf_chk@plt+0x1424>
   12850:	mov	sl, #0
   12854:	ldr	r3, [sp, #24]
   12858:	mov	r9, sl
   1285c:	str	r3, [sp, #20]
   12860:	ldrb	r4, [r6, #1]!
   12864:	cmp	r4, #48	; 0x30
   12868:	mov	r0, r4
   1286c:	beq	12abc <__snprintf_chk@plt+0x16d0>
   12870:	bhi	12aa4 <__snprintf_chk@plt+0x16b8>
   12874:	cmp	r4, #35	; 0x23
   12878:	moveq	sl, #1
   1287c:	beq	12860 <__snprintf_chk@plt+0x1474>
   12880:	cmp	r4, #45	; 0x2d
   12884:	beq	12abc <__snprintf_chk@plt+0x16d0>
   12888:	sub	r3, r4, #48	; 0x30
   1288c:	cmp	r3, #9
   12890:	mvnhi	r5, #0
   12894:	bls	12ad8 <__snprintf_chk@plt+0x16ec>
   12898:	cmp	r4, #69	; 0x45
   1289c:	beq	12ac4 <__snprintf_chk@plt+0x16d8>
   128a0:	cmp	r4, #79	; 0x4f
   128a4:	movne	fp, #0
   128a8:	beq	12ac4 <__snprintf_chk@plt+0x16d8>
   128ac:	cmp	r4, #122	; 0x7a
   128b0:	ldrls	pc, [pc, r4, lsl #2]
   128b4:	b	135ac <__snprintf_chk@plt+0x21c0>
   128b8:	andeq	r2, r1, r4, lsr lr
   128bc:	andeq	r3, r1, ip, lsr #11
   128c0:	andeq	r3, r1, ip, lsr #11
   128c4:	andeq	r3, r1, ip, lsr #11
   128c8:	andeq	r3, r1, ip, lsr #11
   128cc:	andeq	r3, r1, ip, lsr #11
   128d0:	andeq	r3, r1, ip, lsr #11
   128d4:	andeq	r3, r1, ip, lsr #11
   128d8:	andeq	r3, r1, ip, lsr #11
   128dc:	andeq	r3, r1, ip, lsr #11
   128e0:	andeq	r3, r1, ip, lsr #11
   128e4:	andeq	r3, r1, ip, lsr #11
   128e8:	andeq	r3, r1, ip, lsr #11
   128ec:	andeq	r3, r1, ip, lsr #11
   128f0:	andeq	r3, r1, ip, lsr #11
   128f4:	andeq	r3, r1, ip, lsr #11
   128f8:	andeq	r3, r1, ip, lsr #11
   128fc:	andeq	r3, r1, ip, lsr #11
   12900:	andeq	r3, r1, ip, lsr #11
   12904:	andeq	r3, r1, ip, lsr #11
   12908:	andeq	r3, r1, ip, lsr #11
   1290c:	andeq	r3, r1, ip, lsr #11
   12910:	andeq	r3, r1, ip, lsr #11
   12914:	andeq	r3, r1, ip, lsr #11
   12918:	andeq	r3, r1, ip, lsr #11
   1291c:	andeq	r3, r1, ip, lsr #11
   12920:	andeq	r3, r1, ip, lsr #11
   12924:	andeq	r3, r1, ip, lsr #11
   12928:	andeq	r3, r1, ip, lsr #11
   1292c:	andeq	r3, r1, ip, lsr #11
   12930:	andeq	r3, r1, ip, lsr #11
   12934:	andeq	r3, r1, ip, lsr #11
   12938:	andeq	r3, r1, ip, lsr #11
   1293c:	andeq	r3, r1, ip, lsr #11
   12940:	andeq	r3, r1, ip, lsr #11
   12944:	andeq	r3, r1, ip, lsr #11
   12948:	andeq	r3, r1, ip, lsr #11
   1294c:	andeq	r3, r1, ip, lsr #10
   12950:	andeq	r3, r1, ip, lsr #11
   12954:	andeq	r3, r1, ip, lsr #11
   12958:	andeq	r3, r1, ip, lsr #11
   1295c:	andeq	r3, r1, ip, lsr #11
   12960:	andeq	r3, r1, ip, lsr #11
   12964:	andeq	r3, r1, ip, lsr #11
   12968:	andeq	r3, r1, ip, lsr #11
   1296c:	andeq	r3, r1, ip, lsr #11
   12970:	andeq	r3, r1, ip, lsr #11
   12974:	andeq	r3, r1, ip, lsr #11
   12978:	andeq	r3, r1, ip, lsr #11
   1297c:	andeq	r3, r1, ip, lsr #11
   12980:	andeq	r3, r1, ip, lsr #11
   12984:	andeq	r3, r1, ip, lsr #11
   12988:	andeq	r3, r1, ip, lsr #11
   1298c:	andeq	r3, r1, ip, lsr #11
   12990:	andeq	r3, r1, ip, lsr #11
   12994:	andeq	r3, r1, ip, lsr #11
   12998:	andeq	r3, r1, ip, lsr #11
   1299c:	andeq	r3, r1, ip, lsr #11
   129a0:	andeq	r3, r1, r8, ror #18
   129a4:	andeq	r3, r1, ip, lsr #11
   129a8:	andeq	r3, r1, ip, lsr #11
   129ac:	andeq	r3, r1, ip, lsr #11
   129b0:	andeq	r3, r1, ip, lsr #11
   129b4:	andeq	r3, r1, ip, lsr #11
   129b8:	andeq	r3, r1, ip, lsr #11
   129bc:	andeq	r2, r1, r4, asr ip
   129c0:	andeq	r2, r1, r8, ror pc
   129c4:	andeq	r3, r1, r0, asr r3
   129c8:			; <UNDEFINED> instruction: 0x000133b8
   129cc:	andeq	r3, r1, ip, lsr #11
   129d0:	andeq	r3, r1, r8, asr #7
   129d4:	ldrdeq	r3, [r1], -r8
   129d8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   129dc:			; <UNDEFINED> instruction: 0x00012fb8
   129e0:	andeq	r3, r1, ip, lsr #11
   129e4:	andeq	r3, r1, ip, lsr #11
   129e8:	andeq	r3, r1, ip, lsr #11
   129ec:	ldrdeq	r2, [r1], -r0
   129f0:	andeq	r2, r1, ip, lsl #25
   129f4:	andeq	r3, r1, ip, lsr #11
   129f8:	muleq	r1, r0, r9
   129fc:	andeq	r3, r1, ip, lsr #11
   12a00:	strdeq	r2, [r1], -r8
   12a04:	ldrdeq	r2, [r1], -r0
   12a08:	muleq	r1, ip, r9
   12a0c:	ldrdeq	r3, [r1], -r8
   12a10:	ldrdeq	r3, [r1], -r8
   12a14:	andeq	r3, r1, ip, asr #13
   12a18:	andeq	r2, r1, ip, lsr fp
   12a1c:	andeq	r3, r1, r0, lsr #14
   12a20:			; <UNDEFINED> instruction: 0x000137b0
   12a24:	andeq	r3, r1, ip, lsr #11
   12a28:	andeq	r3, r1, ip, lsr #11
   12a2c:	andeq	r3, r1, ip, lsr #11
   12a30:	andeq	r3, r1, ip, lsr #11
   12a34:	andeq	r3, r1, ip, lsr #11
   12a38:	andeq	r3, r1, ip, lsr #11
   12a3c:	andeq	r2, r1, r4, asr ip
   12a40:	muleq	r1, r4, r5
   12a44:	andeq	r2, r1, ip, lsr fp
   12a48:	andeq	r3, r1, r8, lsl #13
   12a4c:	andeq	r3, r1, r4, lsr #13
   12a50:	andeq	r3, r1, ip, lsr #11
   12a54:	ldrdeq	r3, [r1], -r8
   12a58:	muleq	r1, r4, r5
   12a5c:	andeq	r3, r1, ip, lsr #11
   12a60:	andeq	r3, r1, r4, lsr #17
   12a64:	andeq	r3, r1, r4, asr r9
   12a68:	andeq	r3, r1, r0, lsl r9
   12a6c:	andeq	r3, r1, r0, lsr #18
   12a70:	andeq	r2, r1, ip, ror #29
   12a74:	andeq	r3, r1, ip, lsr #11
   12a78:	andeq	r2, r1, ip, asr #30
   12a7c:	andeq	r2, r1, ip, ror #31
   12a80:	andeq	r2, r1, r4, asr #22
   12a84:			; <UNDEFINED> instruction: 0x000131b8
   12a88:			; <UNDEFINED> instruction: 0x00012db8
   12a8c:	andeq	r3, r1, r8, lsl r3
   12a90:	andeq	r3, r1, ip, lsr #11
   12a94:	andeq	r2, r1, r8, lsl lr
   12a98:	andeq	r2, r1, ip, lsr fp
   12a9c:	andeq	r3, r1, r8, asr r8
   12aa0:	andeq	r3, r1, r4, ror #11
   12aa4:	cmp	r4, #94	; 0x5e
   12aa8:	moveq	r3, #1
   12aac:	streq	r3, [sp, #20]
   12ab0:	beq	12860 <__snprintf_chk@plt+0x1474>
   12ab4:	cmp	r4, #95	; 0x5f
   12ab8:	bne	12888 <__snprintf_chk@plt+0x149c>
   12abc:	mov	r9, r4
   12ac0:	b	12860 <__snprintf_chk@plt+0x1474>
   12ac4:	ldrb	r4, [r6, #1]
   12ac8:	mov	fp, r0
   12acc:	add	r6, r6, #1
   12ad0:	mov	r0, r4
   12ad4:	b	128ac <__snprintf_chk@plt+0x14c0>
   12ad8:	ldr	r0, [pc, #3220]	; 13774 <__snprintf_chk@plt+0x2388>
   12adc:	mov	r5, #0
   12ae0:	mov	r3, r6
   12ae4:	cmp	r5, r0
   12ae8:	ldrb	r4, [r3, #1]!
   12aec:	sub	r2, r4, #48	; 0x30
   12af0:	bgt	12b24 <__snprintf_chk@plt+0x1738>
   12af4:	ldrb	r1, [r6]
   12af8:	beq	12b1c <__snprintf_chk@plt+0x1730>
   12afc:	add	r5, r5, r5, lsl #2
   12b00:	sub	r1, r1, #48	; 0x30
   12b04:	add	r5, r1, r5, lsl #1
   12b08:	mov	r6, r3
   12b0c:	cmp	r2, #9
   12b10:	bls	12ae0 <__snprintf_chk@plt+0x16f4>
   12b14:	mov	r0, r4
   12b18:	b	12898 <__snprintf_chk@plt+0x14ac>
   12b1c:	cmp	r1, #55	; 0x37
   12b20:	bls	12afc <__snprintf_chk@plt+0x1710>
   12b24:	cmp	r2, #9
   12b28:	bhi	13a9c <__snprintf_chk@plt+0x26b0>
   12b2c:	ldrb	r4, [r6, #2]!
   12b30:	mvn	r5, #-2147483648	; 0x80000000
   12b34:	sub	r2, r4, #48	; 0x30
   12b38:	b	12b0c <__snprintf_chk@plt+0x1720>
   12b3c:	cmp	fp, #79	; 0x4f
   12b40:	beq	135ac <__snprintf_chk@plt+0x21c0>
   12b44:	mov	r3, #0
   12b48:	str	r3, [sp, #56]	; 0x38
   12b4c:	add	r3, sp, #128	; 0x80
   12b50:	mov	r2, r3
   12b54:	str	r3, [sp, #48]	; 0x30
   12b58:	cmp	fp, #0
   12b5c:	ldr	r3, [pc, #3092]	; 13778 <__snprintf_chk@plt+0x238c>
   12b60:	strh	r3, [r2, #-12]
   12b64:	ldreq	r3, [sp, #48]	; 0x30
   12b68:	subeq	ip, r3, #10
   12b6c:	bne	140b8 <__snprintf_chk@plt+0x2ccc>
   12b70:	ldr	r0, [sp, #48]	; 0x30
   12b74:	mov	sl, #0
   12b78:	sub	r2, r0, #12
   12b7c:	ldr	r3, [sp, #28]
   12b80:	mov	r1, #1024	; 0x400
   12b84:	strb	r4, [ip]
   12b88:	sub	r0, r0, #4
   12b8c:	strb	sl, [ip, #1]
   12b90:	bl	11230 <strftime@plt>
   12b94:	cmp	r0, #0
   12b98:	beq	12800 <__snprintf_chk@plt+0x1414>
   12b9c:	bic	r3, r5, r5, asr #31
   12ba0:	sub	r4, r0, #1
   12ba4:	cmp	r4, r3
   12ba8:	movcs	r2, r4
   12bac:	movcc	r2, r3
   12bb0:	mov	r1, r2
   12bb4:	str	r2, [sp, #52]	; 0x34
   12bb8:	mvn	r2, r8
   12bbc:	cmp	r2, r1
   12bc0:	bls	12848 <__snprintf_chk@plt+0x145c>
   12bc4:	cmp	r7, sl
   12bc8:	beq	12c48 <__snprintf_chk@plt+0x185c>
   12bcc:	cmp	r4, r3
   12bd0:	movcs	r3, #0
   12bd4:	movcc	r3, #1
   12bd8:	cmp	fp, sl
   12bdc:	moveq	fp, r3
   12be0:	movne	fp, sl
   12be4:	cmp	fp, sl
   12be8:	beq	12c1c <__snprintf_chk@plt+0x1830>
   12bec:	cmp	r9, #48	; 0x30
   12bf0:	sub	r5, r5, r4
   12bf4:	beq	13b90 <__snprintf_chk@plt+0x27a4>
   12bf8:	cmp	r5, #0
   12bfc:	movne	r9, sl
   12c00:	beq	12c1c <__snprintf_chk@plt+0x1830>
   12c04:	add	r9, r9, #1
   12c08:	mov	r1, r7
   12c0c:	mov	r0, #32
   12c10:	bl	11380 <fputc@plt>
   12c14:	cmp	r5, r9
   12c18:	bne	12c04 <__snprintf_chk@plt+0x1818>
   12c1c:	ldr	r3, [sp, #56]	; 0x38
   12c20:	cmp	r3, #0
   12c24:	bne	13b78 <__snprintf_chk@plt+0x278c>
   12c28:	ldr	r3, [sp, #20]
   12c2c:	cmp	r3, #0
   12c30:	beq	13b5c <__snprintf_chk@plt+0x2770>
   12c34:	ldr	r3, [sp, #48]	; 0x30
   12c38:	mov	r2, r4
   12c3c:	sub	r1, r3, #3
   12c40:	mov	r0, r7
   12c44:	bl	12728 <__snprintf_chk@plt+0x133c>
   12c48:	ldr	r3, [sp, #52]	; 0x34
   12c4c:	add	r8, r8, r3
   12c50:	b	12800 <__snprintf_chk@plt+0x1414>
   12c54:	cmp	fp, #0
   12c58:	bne	135ac <__snprintf_chk@plt+0x21c0>
   12c5c:	ldr	r3, [sp, #20]
   12c60:	cmp	sl, #0
   12c64:	movne	r3, sl
   12c68:	str	r3, [sp, #20]
   12c6c:	ldr	r3, [pc, #2820]	; 13778 <__snprintf_chk@plt+0x238c>
   12c70:	add	r2, sp, #128	; 0x80
   12c74:	mov	fp, #0
   12c78:	str	r2, [sp, #48]	; 0x30
   12c7c:	str	fp, [sp, #56]	; 0x38
   12c80:	strh	r3, [sp, #116]	; 0x74
   12c84:	add	ip, sp, #118	; 0x76
   12c88:	b	12b70 <__snprintf_chk@plt+0x1784>
   12c8c:	cmp	fp, #69	; 0x45
   12c90:	beq	135ac <__snprintf_chk@plt+0x21c0>
   12c94:	cmn	r5, #1
   12c98:	bne	13e84 <__snprintf_chk@plt+0x2a98>
   12c9c:	ldr	r3, [sp, #1200]	; 0x4b0
   12ca0:	mov	r5, #9
   12ca4:	str	r5, [sp, #52]	; 0x34
   12ca8:	lsr	sl, r3, #31
   12cac:	mov	r0, #0
   12cb0:	str	r0, [sp, #56]	; 0x38
   12cb4:	eor	r2, sl, #1
   12cb8:	cmp	fp, #79	; 0x4f
   12cbc:	movne	r2, #0
   12cc0:	andeq	r2, r2, #1
   12cc4:	cmp	r2, #0
   12cc8:	beq	13760 <__snprintf_chk@plt+0x2374>
   12ccc:	ldr	r3, [pc, #2724]	; 13778 <__snprintf_chk@plt+0x238c>
   12cd0:	add	r2, sp, #128	; 0x80
   12cd4:	mov	r1, #0
   12cd8:	str	r2, [sp, #48]	; 0x30
   12cdc:	str	r1, [sp, #56]	; 0x38
   12ce0:	strh	r3, [sp, #116]	; 0x74
   12ce4:	ldr	r3, [sp, #48]	; 0x30
   12ce8:	strb	fp, [sp, #118]	; 0x76
   12cec:	sub	ip, r3, #9
   12cf0:	ldr	fp, [sp, #52]	; 0x34
   12cf4:	b	12b70 <__snprintf_chk@plt+0x1784>
   12cf8:	ldr	fp, [pc, #2684]	; 1377c <__snprintf_chk@plt+0x2390>
   12cfc:	ldr	r3, [sp, #1200]	; 0x4b0
   12d00:	ldr	r2, [sp, #28]
   12d04:	str	r3, [sp, #8]
   12d08:	ldr	r3, [sp, #32]
   12d0c:	mov	r1, fp
   12d10:	str	r3, [sp, #4]
   12d14:	ldr	r3, [sp, #36]	; 0x24
   12d18:	mov	r0, #0
   12d1c:	str	r3, [sp]
   12d20:	ldr	r3, [sp, #20]
   12d24:	bl	12768 <__snprintf_chk@plt+0x137c>
   12d28:	bic	r3, r5, r5, asr #31
   12d2c:	mvn	r2, r8
   12d30:	cmp	r0, r3
   12d34:	movcs	r4, r0
   12d38:	movcc	r4, r3
   12d3c:	cmp	r2, r4
   12d40:	bls	12848 <__snprintf_chk@plt+0x145c>
   12d44:	cmp	r7, #0
   12d48:	beq	12db0 <__snprintf_chk@plt+0x19c4>
   12d4c:	cmp	r0, r3
   12d50:	bcs	12d84 <__snprintf_chk@plt+0x1998>
   12d54:	cmp	r9, #48	; 0x30
   12d58:	sub	r5, r5, r0
   12d5c:	beq	13dc8 <__snprintf_chk@plt+0x29dc>
   12d60:	cmp	r5, #0
   12d64:	movne	sl, #0
   12d68:	beq	12d84 <__snprintf_chk@plt+0x1998>
   12d6c:	add	sl, sl, #1
   12d70:	mov	r1, r7
   12d74:	mov	r0, #32
   12d78:	bl	11380 <fputc@plt>
   12d7c:	cmp	r5, sl
   12d80:	bne	12d6c <__snprintf_chk@plt+0x1980>
   12d84:	ldr	r3, [sp, #1200]	; 0x4b0
   12d88:	mov	r1, fp
   12d8c:	str	r3, [sp, #8]
   12d90:	ldr	r3, [sp, #32]
   12d94:	ldr	r2, [sp, #28]
   12d98:	str	r3, [sp, #4]
   12d9c:	ldr	r3, [sp, #36]	; 0x24
   12da0:	mov	r0, r7
   12da4:	str	r3, [sp]
   12da8:	ldr	r3, [sp, #20]
   12dac:	bl	12768 <__snprintf_chk@plt+0x137c>
   12db0:	add	r8, r8, r4
   12db4:	b	12800 <__snprintf_chk@plt+0x1414>
   12db8:	bic	r4, r5, r5, asr #31
   12dbc:	cmp	r4, #1
   12dc0:	movcc	r4, #1
   12dc4:	mvn	r3, r8
   12dc8:	cmp	r3, r4
   12dcc:	bls	12848 <__snprintf_chk@plt+0x145c>
   12dd0:	cmp	r7, #0
   12dd4:	beq	12db0 <__snprintf_chk@plt+0x19c4>
   12dd8:	cmp	r5, #1
   12ddc:	ble	12e08 <__snprintf_chk@plt+0x1a1c>
   12de0:	cmp	r9, #48	; 0x30
   12de4:	sub	r9, r5, #1
   12de8:	mov	r5, #0
   12dec:	beq	139a4 <__snprintf_chk@plt+0x25b8>
   12df0:	add	r5, r5, #1
   12df4:	mov	r1, r7
   12df8:	mov	r0, #32
   12dfc:	bl	11380 <fputc@plt>
   12e00:	cmp	r9, r5
   12e04:	bne	12df0 <__snprintf_chk@plt+0x1a04>
   12e08:	mov	r1, r7
   12e0c:	mov	r0, #9
   12e10:	bl	11380 <fputc@plt>
   12e14:	b	12db0 <__snprintf_chk@plt+0x19c4>
   12e18:	cmp	fp, #69	; 0x45
   12e1c:	beq	135ac <__snprintf_chk@plt+0x21c0>
   12e20:	ldr	r3, [sp, #28]
   12e24:	mov	r2, #1
   12e28:	str	r2, [sp, #52]	; 0x34
   12e2c:	ldr	r3, [r3, #24]
   12e30:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   12e34:	ldrb	r3, [r6, #-1]
   12e38:	sub	r2, r6, #1
   12e3c:	str	r2, [sp, #48]	; 0x30
   12e40:	cmp	r3, #37	; 0x25
   12e44:	mvn	r2, r8
   12e48:	bic	r3, r5, r5, asr #31
   12e4c:	bne	140b0 <__snprintf_chk@plt+0x2cc4>
   12e50:	cmp	r3, #1
   12e54:	ldr	r6, [sp, #48]	; 0x30
   12e58:	movcs	sl, r3
   12e5c:	movcc	sl, #1
   12e60:	mov	r4, #1
   12e64:	cmp	r2, sl
   12e68:	bls	12848 <__snprintf_chk@plt+0x145c>
   12e6c:	cmp	r7, #0
   12e70:	beq	12ec8 <__snprintf_chk@plt+0x1adc>
   12e74:	cmp	r4, r3
   12e78:	bcs	12eac <__snprintf_chk@plt+0x1ac0>
   12e7c:	cmp	r9, #48	; 0x30
   12e80:	sub	r5, r5, r4
   12e84:	beq	13d10 <__snprintf_chk@plt+0x2924>
   12e88:	cmp	r5, #0
   12e8c:	movne	fp, #0
   12e90:	beq	12eac <__snprintf_chk@plt+0x1ac0>
   12e94:	add	fp, fp, #1
   12e98:	mov	r1, r7
   12e9c:	mov	r0, #32
   12ea0:	bl	11380 <fputc@plt>
   12ea4:	cmp	r5, fp
   12ea8:	bne	12e94 <__snprintf_chk@plt+0x1aa8>
   12eac:	ldr	r3, [sp, #20]
   12eb0:	cmp	r3, #0
   12eb4:	beq	13b44 <__snprintf_chk@plt+0x2758>
   12eb8:	mov	r2, r4
   12ebc:	ldr	r1, [sp, #48]	; 0x30
   12ec0:	mov	r0, r7
   12ec4:	bl	12728 <__snprintf_chk@plt+0x133c>
   12ec8:	add	r8, r8, sl
   12ecc:	b	12800 <__snprintf_chk@plt+0x1414>
   12ed0:	cmp	fp, #69	; 0x45
   12ed4:	beq	135ac <__snprintf_chk@plt+0x21c0>
   12ed8:	ldr	r3, [sp, #28]
   12edc:	mov	r2, #2
   12ee0:	str	r2, [sp, #52]	; 0x34
   12ee4:	ldr	r3, [r3]
   12ee8:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   12eec:	bic	r4, r5, r5, asr #31
   12ef0:	cmp	r4, #1
   12ef4:	movcc	r4, #1
   12ef8:	mvn	r3, r8
   12efc:	cmp	r3, r4
   12f00:	bls	12848 <__snprintf_chk@plt+0x145c>
   12f04:	cmp	r7, #0
   12f08:	beq	12db0 <__snprintf_chk@plt+0x19c4>
   12f0c:	cmp	r5, #1
   12f10:	ble	12f3c <__snprintf_chk@plt+0x1b50>
   12f14:	cmp	r9, #48	; 0x30
   12f18:	sub	r9, r5, #1
   12f1c:	mov	r5, #0
   12f20:	beq	139c0 <__snprintf_chk@plt+0x25d4>
   12f24:	add	r5, r5, #1
   12f28:	mov	r1, r7
   12f2c:	mov	r0, #32
   12f30:	bl	11380 <fputc@plt>
   12f34:	cmp	r9, r5
   12f38:	bne	12f24 <__snprintf_chk@plt+0x1b38>
   12f3c:	mov	r1, r7
   12f40:	mov	r0, #10
   12f44:	bl	11380 <fputc@plt>
   12f48:	b	12db0 <__snprintf_chk@plt+0x19c4>
   12f4c:	mov	r3, #0
   12f50:	str	r3, [sp, #56]	; 0x38
   12f54:	ldr	r3, [sp, #56]	; 0x38
   12f58:	cmp	sl, #0
   12f5c:	movne	r3, sl
   12f60:	str	r3, [sp, #56]	; 0x38
   12f64:	ldr	r3, [sp, #20]
   12f68:	movne	r3, #0
   12f6c:	str	r3, [sp, #20]
   12f70:	mov	r4, #112	; 0x70
   12f74:	b	12b4c <__snprintf_chk@plt+0x1760>
   12f78:	cmp	fp, #69	; 0x45
   12f7c:	beq	135ac <__snprintf_chk@plt+0x21c0>
   12f80:	ldr	r3, [sp, #20]
   12f84:	cmp	sl, #0
   12f88:	movne	r3, sl
   12f8c:	str	r3, [sp, #20]
   12f90:	mov	r3, #0
   12f94:	str	r3, [sp, #56]	; 0x38
   12f98:	b	12b4c <__snprintf_chk@plt+0x1760>
   12f9c:	cmp	fp, #69	; 0x45
   12fa0:	beq	135ac <__snprintf_chk@plt+0x21c0>
   12fa4:	ldr	r3, [sp, #28]
   12fa8:	mov	r2, #2
   12fac:	str	r2, [sp, #52]	; 0x34
   12fb0:	ldr	r3, [r3, #8]
   12fb4:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   12fb8:	cmp	fp, #69	; 0x45
   12fbc:	beq	135ac <__snprintf_chk@plt+0x21c0>
   12fc0:	mov	r2, #2
   12fc4:	ldr	r3, [sp, #44]	; 0x2c
   12fc8:	str	r2, [sp, #52]	; 0x34
   12fcc:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   12fd0:	cmp	fp, #69	; 0x45
   12fd4:	beq	135ac <__snprintf_chk@plt+0x21c0>
   12fd8:	ldr	r3, [sp, #28]
   12fdc:	mov	r2, #2
   12fe0:	str	r2, [sp, #52]	; 0x34
   12fe4:	ldr	r3, [r3, #4]
   12fe8:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   12fec:	ldr	r3, [sp, #28]
   12ff0:	cmp	fp, #79	; 0x4f
   12ff4:	ldr	r3, [r3, #16]
   12ff8:	moveq	r3, #1
   12ffc:	streq	r3, [sp, #52]	; 0x34
   13000:	beq	12ccc <__snprintf_chk@plt+0x18e0>
   13004:	add	r2, r3, r3, lsl #2
   13008:	mov	r0, #0
   1300c:	add	r3, r3, r2, lsl #1
   13010:	mov	sl, r0
   13014:	asr	r3, r3, #5
   13018:	add	r3, r3, #1
   1301c:	mov	r2, #1
   13020:	str	r0, [sp, #56]	; 0x38
   13024:	str	r2, [sp, #52]	; 0x34
   13028:	add	r2, sp, #128	; 0x80
   1302c:	str	r2, [sp, #48]	; 0x30
   13030:	add	ip, sp, #138	; 0x8a
   13034:	mov	fp, #58	; 0x3a
   13038:	mov	lr, r3
   1303c:	b	13044 <__snprintf_chk@plt+0x1c58>
   13040:	mov	lr, r2
   13044:	tst	r0, #1
   13048:	subne	r3, ip, #2
   1304c:	sub	r4, ip, #1
   13050:	strbne	fp, [ip, #-1]
   13054:	movne	ip, r4
   13058:	movne	r4, r3
   1305c:	ldr	r3, [pc, #1820]	; 13780 <__snprintf_chk@plt+0x2394>
   13060:	asrs	r0, r0, #1
   13064:	movne	r1, #1
   13068:	umull	r3, r2, r3, lr
   1306c:	moveq	r1, #0
   13070:	lsr	r2, r2, #3
   13074:	cmp	lr, #9
   13078:	orrhi	r1, r1, #1
   1307c:	add	r3, r2, r2, lsl #2
   13080:	cmp	r1, #0
   13084:	sub	r3, lr, r3, lsl #1
   13088:	add	r3, r3, #48	; 0x30
   1308c:	strb	r3, [ip, #-1]
   13090:	mov	ip, r4
   13094:	bne	13040 <__snprintf_chk@plt+0x1c54>
   13098:	ldr	r3, [sp, #52]	; 0x34
   1309c:	cmp	r3, r5
   130a0:	movlt	r3, r5
   130a4:	cmp	sl, #0
   130a8:	str	r3, [sp, #52]	; 0x34
   130ac:	bne	13aac <__snprintf_chk@plt+0x26c0>
   130b0:	ldr	r3, [sp, #56]	; 0x38
   130b4:	cmp	r3, #0
   130b8:	beq	13248 <__snprintf_chk@plt+0x1e5c>
   130bc:	cmp	r9, #45	; 0x2d
   130c0:	beq	13d38 <__snprintf_chk@plt+0x294c>
   130c4:	mov	r3, #43	; 0x2b
   130c8:	str	r3, [sp, #60]	; 0x3c
   130cc:	ldr	r3, [sp, #48]	; 0x30
   130d0:	mvn	r2, r8
   130d4:	add	sl, r3, #10
   130d8:	ldr	r3, [sp, #52]	; 0x34
   130dc:	sub	sl, sl, r4
   130e0:	sub	r3, r3, sl
   130e4:	sub	fp, r3, #1
   130e8:	cmp	fp, #0
   130ec:	ble	13bb4 <__snprintf_chk@plt+0x27c8>
   130f0:	cmp	r9, #95	; 0x5f
   130f4:	beq	13c74 <__snprintf_chk@plt+0x2888>
   130f8:	ldr	r1, [sp, #52]	; 0x34
   130fc:	cmp	r1, r2
   13100:	bcs	12848 <__snprintf_chk@plt+0x145c>
   13104:	bic	r3, r5, r5, asr #31
   13108:	cmp	r3, #1
   1310c:	movcs	r0, r3
   13110:	movcc	r0, #1
   13114:	cmp	r0, r2
   13118:	str	r0, [sp, #48]	; 0x30
   1311c:	bcs	12848 <__snprintf_chk@plt+0x145c>
   13120:	cmp	r7, #0
   13124:	beq	13190 <__snprintf_chk@plt+0x1da4>
   13128:	cmp	r3, #1
   1312c:	movls	r3, #0
   13130:	movhi	r3, #1
   13134:	cmp	r1, #0
   13138:	movne	r3, #0
   1313c:	cmp	r3, #0
   13140:	beq	13184 <__snprintf_chk@plt+0x1d98>
   13144:	sub	r3, r5, #1
   13148:	cmp	r9, #48	; 0x30
   1314c:	str	r3, [sp, #56]	; 0x38
   13150:	beq	14060 <__snprintf_chk@plt+0x2c74>
   13154:	cmp	r3, #0
   13158:	beq	13184 <__snprintf_chk@plt+0x1d98>
   1315c:	str	r4, [sp, #64]	; 0x40
   13160:	ldr	r4, [sp, #56]	; 0x38
   13164:	mov	r5, #0
   13168:	add	r5, r5, #1
   1316c:	mov	r1, r7
   13170:	mov	r0, #32
   13174:	bl	11380 <fputc@plt>
   13178:	cmp	r4, r5
   1317c:	bne	13168 <__snprintf_chk@plt+0x1d7c>
   13180:	ldr	r4, [sp, #64]	; 0x40
   13184:	ldr	r0, [sp, #60]	; 0x3c
   13188:	mov	r1, r7
   1318c:	bl	11380 <fputc@plt>
   13190:	ldr	r3, [sp, #48]	; 0x30
   13194:	add	r8, r8, r3
   13198:	cmp	r7, #0
   1319c:	bne	13ce4 <__snprintf_chk@plt+0x28f8>
   131a0:	mov	r3, #0
   131a4:	add	r8, r8, fp
   131a8:	str	r3, [sp, #56]	; 0x38
   131ac:	mvn	r2, r8
   131b0:	mov	r5, r3
   131b4:	b	13278 <__snprintf_chk@plt+0x1e8c>
   131b8:	ldr	lr, [sp, #28]
   131bc:	add	ip, sp, #72	; 0x48
   131c0:	add	r4, sp, #128	; 0x80
   131c4:	ldm	lr!, {r0, r1, r2, r3}
   131c8:	str	r4, [sp, #48]	; 0x30
   131cc:	add	r4, sp, #138	; 0x8a
   131d0:	stmia	ip!, {r0, r1, r2, r3}
   131d4:	ldm	lr!, {r0, r1, r2, r3}
   131d8:	stmia	ip!, {r0, r1, r2, r3}
   131dc:	ldm	lr, {r0, r1, r2}
   131e0:	stm	ip, {r0, r1, r2}
   131e4:	add	r1, sp, #72	; 0x48
   131e8:	ldr	r0, [sp, #32]
   131ec:	bl	1d3f0 <__snprintf_chk@plt+0xc004>
   131f0:	mov	r1, r0
   131f4:	ldr	r3, [pc, #1448]	; 137a4 <__snprintf_chk@plt+0x23b8>
   131f8:	cmp	r0, #0
   131fc:	smull	r2, r3, r3, r1
   13200:	asr	r2, r1, #31
   13204:	rsb	r2, r2, r3, asr #2
   13208:	add	r3, r2, r2, lsl #2
   1320c:	sub	r3, r1, r3, lsl #1
   13210:	mov	r1, r2
   13214:	uxtb	r3, r3
   13218:	rsblt	r3, r3, #48	; 0x30
   1321c:	addge	r3, r3, #48	; 0x30
   13220:	cmp	r2, #0
   13224:	uxtb	r3, r3
   13228:	strb	r3, [r4, #-1]!
   1322c:	bne	131f4 <__snprintf_chk@plt+0x1e08>
   13230:	cmp	r5, #1
   13234:	movge	r3, r5
   13238:	movlt	r3, #1
   1323c:	cmp	r0, #0
   13240:	str	r3, [sp, #52]	; 0x34
   13244:	blt	13aac <__snprintf_chk@plt+0x26c0>
   13248:	ldr	r3, [sp, #48]	; 0x30
   1324c:	cmp	r9, #45	; 0x2d
   13250:	add	sl, r3, #10
   13254:	sub	sl, sl, r4
   13258:	mvn	r2, r8
   1325c:	beq	13270 <__snprintf_chk@plt+0x1e84>
   13260:	ldr	r3, [sp, #52]	; 0x34
   13264:	sub	fp, r3, sl
   13268:	cmp	fp, #0
   1326c:	bgt	12834 <__snprintf_chk@plt+0x1448>
   13270:	bic	r3, r5, r5, asr #31
   13274:	str	r3, [sp, #56]	; 0x38
   13278:	ldr	r3, [sp, #56]	; 0x38
   1327c:	cmp	sl, r3
   13280:	movcs	r1, sl
   13284:	movcc	r1, r3
   13288:	cmp	r1, r2
   1328c:	str	r1, [sp, #48]	; 0x30
   13290:	bcs	12848 <__snprintf_chk@plt+0x145c>
   13294:	cmp	r7, #0
   13298:	beq	1330c <__snprintf_chk@plt+0x1f20>
   1329c:	ldr	r2, [sp, #52]	; 0x34
   132a0:	cmp	sl, r3
   132a4:	movcs	r3, #0
   132a8:	movcc	r3, #1
   132ac:	cmp	r2, #0
   132b0:	moveq	fp, r3
   132b4:	movne	fp, #0
   132b8:	cmp	fp, #0
   132bc:	beq	132f0 <__snprintf_chk@plt+0x1f04>
   132c0:	cmp	r9, #48	; 0x30
   132c4:	sub	r5, r5, sl
   132c8:	beq	13cbc <__snprintf_chk@plt+0x28d0>
   132cc:	cmp	r5, #0
   132d0:	movne	fp, #0
   132d4:	beq	132f0 <__snprintf_chk@plt+0x1f04>
   132d8:	add	fp, fp, #1
   132dc:	mov	r1, r7
   132e0:	mov	r0, #32
   132e4:	bl	11380 <fputc@plt>
   132e8:	cmp	r5, fp
   132ec:	bne	132d8 <__snprintf_chk@plt+0x1eec>
   132f0:	ldr	r3, [sp, #20]
   132f4:	cmp	r3, #0
   132f8:	beq	13b2c <__snprintf_chk@plt+0x2740>
   132fc:	mov	r2, sl
   13300:	mov	r1, r4
   13304:	mov	r0, r7
   13308:	bl	12728 <__snprintf_chk@plt+0x133c>
   1330c:	ldr	r3, [sp, #48]	; 0x30
   13310:	add	r8, r8, r3
   13314:	b	12800 <__snprintf_chk@plt+0x1414>
   13318:	ldr	r3, [sp, #28]
   1331c:	mov	r2, #1
   13320:	str	r2, [sp, #52]	; 0x34
   13324:	ldr	r3, [r3, #24]
   13328:	ldr	r2, [pc, #1144]	; 137a8 <__snprintf_chk@plt+0x23bc>
   1332c:	add	r3, r3, #6
   13330:	smull	r1, r2, r2, r3
   13334:	add	r1, r2, r3
   13338:	asr	r2, r3, #31
   1333c:	rsb	r2, r2, r1, asr #2
   13340:	rsb	r2, r2, r2, lsl #3
   13344:	sub	r3, r3, r2
   13348:	add	r3, r3, #1
   1334c:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   13350:	cmp	fp, #69	; 0x45
   13354:	beq	13d04 <__snprintf_chk@plt+0x2918>
   13358:	ldr	r3, [sp, #28]
   1335c:	mov	r0, #0
   13360:	ldr	lr, [pc, #1092]	; 137ac <__snprintf_chk@plt+0x23c0>
   13364:	ldr	ip, [r3, #20]
   13368:	ldr	r3, [pc, #1064]	; 13798 <__snprintf_chk@plt+0x23ac>
   1336c:	str	r0, [sp, #56]	; 0x38
   13370:	smull	r2, r3, r3, ip
   13374:	asr	r2, ip, #31
   13378:	rsb	r2, r2, r3, asr #5
   1337c:	add	r3, r2, #19
   13380:	add	r2, r2, r2, lsl #2
   13384:	cmp	r3, r0
   13388:	add	r2, r2, r2, lsl #2
   1338c:	movle	r1, #0
   13390:	sub	r2, ip, r2, lsl #2
   13394:	movgt	r1, #1
   13398:	and	r2, r1, r2, lsr #31
   1339c:	cmp	ip, lr
   133a0:	sub	r3, r3, r2
   133a4:	mov	r2, #2
   133a8:	movge	sl, #0
   133ac:	movlt	sl, #1
   133b0:	str	r2, [sp, #52]	; 0x34
   133b4:	b	12cb4 <__snprintf_chk@plt+0x18c8>
   133b8:	cmp	fp, #0
   133bc:	bne	135ac <__snprintf_chk@plt+0x21c0>
   133c0:	ldr	fp, [pc, #956]	; 13784 <__snprintf_chk@plt+0x2398>
   133c4:	b	12cfc <__snprintf_chk@plt+0x1910>
   133c8:	cmp	fp, #0
   133cc:	bne	135ac <__snprintf_chk@plt+0x21c0>
   133d0:	ldr	fp, [pc, #944]	; 13788 <__snprintf_chk@plt+0x239c>
   133d4:	b	12cfc <__snprintf_chk@plt+0x1910>
   133d8:	cmp	fp, #69	; 0x45
   133dc:	beq	135ac <__snprintf_chk@plt+0x21c0>
   133e0:	ldr	r3, [sp, #28]
   133e4:	ldr	r0, [r3, #28]
   133e8:	ldr	r2, [r3, #24]
   133ec:	ldr	sl, [r3, #20]
   133f0:	sub	r3, r0, r2
   133f4:	str	r2, [sp, #52]	; 0x34
   133f8:	add	r3, r3, #380	; 0x17c
   133fc:	ldr	r2, [pc, #932]	; 137a8 <__snprintf_chk@plt+0x23bc>
   13400:	add	r3, r3, #2
   13404:	cmp	sl, #0
   13408:	smull	r1, r2, r2, r3
   1340c:	str	r0, [sp, #48]	; 0x30
   13410:	add	r1, r2, r3
   13414:	asr	r2, r3, #31
   13418:	rsb	r2, r2, r1, asr #2
   1341c:	movlt	r1, #300	; 0x12c
   13420:	rsb	r2, r2, r2, lsl #3
   13424:	sub	r3, r3, r2
   13428:	sub	r3, r0, r3
   1342c:	mvnge	r1, #99	; 0x63
   13430:	adds	r3, r3, #3
   13434:	add	r1, sl, r1
   13438:	bmi	13df0 <__snprintf_chk@plt+0x2a04>
   1343c:	tst	r1, #3
   13440:	ldrne	r2, [pc, #852]	; 1379c <__snprintf_chk@plt+0x23b0>
   13444:	bne	13488 <__snprintf_chk@plt+0x209c>
   13448:	ldr	r2, [pc, #840]	; 13798 <__snprintf_chk@plt+0x23ac>
   1344c:	smull	r2, ip, r2, r1
   13450:	asr	r2, r1, #31
   13454:	rsb	r0, r2, ip, asr #5
   13458:	add	r0, r0, r0, lsl #2
   1345c:	add	r0, r0, r0, lsl #2
   13460:	cmp	r1, r0, lsl #2
   13464:	ldrne	r2, [pc, #820]	; 137a0 <__snprintf_chk@plt+0x23b4>
   13468:	bne	13488 <__snprintf_chk@plt+0x209c>
   1346c:	rsb	r0, r2, ip, asr #7
   13470:	ldr	ip, [pc, #808]	; 137a0 <__snprintf_chk@plt+0x23b4>
   13474:	add	r0, r0, r0, lsl #2
   13478:	ldr	r2, [pc, #796]	; 1379c <__snprintf_chk@plt+0x23b0>
   1347c:	add	r0, r0, r0, lsl #2
   13480:	cmp	r1, r0, lsl #4
   13484:	moveq	r2, ip
   13488:	ldr	r1, [sp, #48]	; 0x30
   1348c:	sub	ip, r1, r2
   13490:	ldr	r2, [sp, #52]	; 0x34
   13494:	ldr	r1, [pc, #780]	; 137a8 <__snprintf_chk@plt+0x23bc>
   13498:	sub	r2, ip, r2
   1349c:	add	r2, r2, #380	; 0x17c
   134a0:	add	r2, r2, #2
   134a4:	smull	r0, r1, r1, r2
   134a8:	add	r0, r1, r2
   134ac:	asr	r1, r2, #31
   134b0:	rsb	r1, r1, r0, asr #2
   134b4:	rsb	r1, r1, r1, lsl #3
   134b8:	sub	r2, r2, r1
   134bc:	sub	r2, ip, r2
   134c0:	add	r2, r2, #3
   134c4:	cmp	r2, #0
   134c8:	movge	r3, r2
   134cc:	movlt	r2, #0
   134d0:	movge	r2, #1
   134d4:	cmp	r4, #71	; 0x47
   134d8:	beq	13edc <__snprintf_chk@plt+0x2af0>
   134dc:	cmp	r4, #103	; 0x67
   134e0:	bne	13eb8 <__snprintf_chk@plt+0x2acc>
   134e4:	ldr	r0, [pc, #684]	; 13798 <__snprintf_chk@plt+0x23ac>
   134e8:	smull	r3, r1, r0, sl
   134ec:	asr	r3, sl, #31
   134f0:	rsb	r3, r3, r1, asr #5
   134f4:	add	r3, r3, r3, lsl #2
   134f8:	add	r3, r3, r3, lsl #2
   134fc:	sub	r1, sl, r3, lsl #2
   13500:	add	r1, r1, r2
   13504:	smull	r3, r0, r0, r1
   13508:	asr	r3, r1, #31
   1350c:	rsb	r3, r3, r0, asr #5
   13510:	add	r3, r3, r3, lsl #2
   13514:	add	r3, r3, r3, lsl #2
   13518:	subs	r3, r1, r3, lsl #2
   1351c:	bmi	13fa8 <__snprintf_chk@plt+0x2bbc>
   13520:	mov	r2, #2
   13524:	str	r2, [sp, #52]	; 0x34
   13528:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   1352c:	bic	r3, r5, r5, asr #31
   13530:	cmp	r3, #1
   13534:	movcs	sl, r3
   13538:	movcc	sl, #1
   1353c:	cmp	fp, #0
   13540:	mvn	r2, r8
   13544:	bne	13fc8 <__snprintf_chk@plt+0x2bdc>
   13548:	cmp	sl, r2
   1354c:	bcs	12848 <__snprintf_chk@plt+0x145c>
   13550:	cmp	r7, #0
   13554:	beq	12ec8 <__snprintf_chk@plt+0x1adc>
   13558:	cmp	r5, #1
   1355c:	ble	13588 <__snprintf_chk@plt+0x219c>
   13560:	cmp	r9, #48	; 0x30
   13564:	sub	r5, r5, #1
   13568:	beq	139dc <__snprintf_chk@plt+0x25f0>
   1356c:	add	fp, fp, #1
   13570:	mov	r1, r7
   13574:	mov	r0, #32
   13578:	bl	11380 <fputc@plt>
   1357c:	cmp	r5, fp
   13580:	bne	1356c <__snprintf_chk@plt+0x2180>
   13584:	ldrb	r0, [r6]
   13588:	mov	r1, r7
   1358c:	bl	11380 <fputc@plt>
   13590:	b	12ec8 <__snprintf_chk@plt+0x1adc>
   13594:	cmp	sl, #0
   13598:	ldr	r3, [sp, #20]
   1359c:	movne	r3, sl
   135a0:	cmp	fp, #69	; 0x45
   135a4:	str	r3, [sp, #20]
   135a8:	bne	12b44 <__snprintf_chk@plt+0x1758>
   135ac:	sub	r3, r6, #1
   135b0:	add	r1, r6, #1
   135b4:	mov	r2, r3
   135b8:	sub	r4, r1, r3
   135bc:	ldrb	r0, [r3], #-1
   135c0:	cmp	r0, #37	; 0x25
   135c4:	bne	135b4 <__snprintf_chk@plt+0x21c8>
   135c8:	bic	r3, r5, r5, asr #31
   135cc:	cmp	r4, r3
   135d0:	str	r2, [sp, #48]	; 0x30
   135d4:	movcs	sl, r4
   135d8:	movcc	sl, r3
   135dc:	mvn	r2, r8
   135e0:	b	12e64 <__snprintf_chk@plt+0x1a78>
   135e4:	mov	r3, #0
   135e8:	str	r3, [sp, #48]	; 0x30
   135ec:	ldr	r2, [sp, #28]
   135f0:	ldr	r3, [r2, #32]
   135f4:	cmp	r3, #0
   135f8:	blt	12800 <__snprintf_chk@plt+0x1414>
   135fc:	ldr	r1, [r2, #36]	; 0x24
   13600:	cmp	r1, #0
   13604:	movlt	sl, #1
   13608:	blt	13624 <__snprintf_chk@plt+0x2238>
   1360c:	ldreq	r3, [sp, #40]	; 0x28
   13610:	movne	sl, #0
   13614:	ldrbeq	r3, [r3]
   13618:	subeq	sl, r3, #45	; 0x2d
   1361c:	clzeq	sl, sl
   13620:	lsreq	sl, sl, #5
   13624:	ldr	r0, [pc, #352]	; 1378c <__snprintf_chk@plt+0x23a0>
   13628:	smull	r3, r2, r0, r1
   1362c:	ldr	r3, [pc, #348]	; 13790 <__snprintf_chk@plt+0x23a4>
   13630:	add	r2, r2, r1
   13634:	smull	r3, ip, r3, r1
   13638:	asr	r3, r1, #31
   1363c:	rsb	r2, r3, r2, asr #5
   13640:	add	ip, ip, r1
   13644:	smull	lr, r0, r0, r2
   13648:	add	r0, r0, r2
   1364c:	asr	lr, r2, #31
   13650:	rsb	r0, lr, r0, asr #5
   13654:	rsb	lr, r2, r2, lsl #4
   13658:	rsb	r0, r0, r0, lsl #4
   1365c:	rsb	r3, r3, ip, asr #11
   13660:	sub	r0, r2, r0, lsl #2
   13664:	ldr	r2, [sp, #48]	; 0x30
   13668:	sub	r1, r1, lr, lsl #2
   1366c:	cmp	r2, #3
   13670:	ldrls	pc, [pc, r2, lsl #2]
   13674:	b	140c4 <__snprintf_chk@plt+0x2cd8>
   13678:	andeq	r3, r1, r4, asr sl
   1367c:	andeq	r3, r1, r0, lsr sl
   13680:	strdeq	r3, [r1], -r8
   13684:	andeq	r3, r1, r8, ror sl
   13688:	cmp	fp, #69	; 0x45
   1368c:	beq	135ac <__snprintf_chk@plt+0x21c0>
   13690:	ldr	r3, [sp, #28]
   13694:	mov	r2, #2
   13698:	str	r2, [sp, #52]	; 0x34
   1369c:	ldr	r3, [r3, #12]
   136a0:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   136a4:	cmp	fp, #69	; 0x45
   136a8:	beq	135ac <__snprintf_chk@plt+0x21c0>
   136ac:	ldr	r3, [sp, #28]
   136b0:	ldr	r3, [r3, #12]
   136b4:	cmp	r9, #48	; 0x30
   136b8:	cmpne	r9, #45	; 0x2d
   136bc:	mov	r2, #2
   136c0:	movne	r9, #95	; 0x5f
   136c4:	str	r2, [sp, #52]	; 0x34
   136c8:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   136cc:	cmp	fp, #69	; 0x45
   136d0:	beq	135ac <__snprintf_chk@plt+0x21c0>
   136d4:	ldr	r3, [sp, #28]
   136d8:	ldr	ip, [pc, #200]	; 137a8 <__snprintf_chk@plt+0x23bc>
   136dc:	ldrd	r2, [r3, #24]
   136e0:	add	r2, r2, #6
   136e4:	smull	r0, r1, ip, r2
   136e8:	add	r0, r1, r2
   136ec:	asr	r1, r2, #31
   136f0:	rsb	r1, r1, r0, asr #2
   136f4:	mov	r0, #2
   136f8:	rsb	r1, r1, r1, lsl #3
   136fc:	sub	r2, r2, r1
   13700:	sub	r3, r3, r2
   13704:	add	r3, r3, #7
   13708:	str	r0, [sp, #52]	; 0x34
   1370c:	smull	r1, r2, ip, r3
   13710:	add	r2, r2, r3
   13714:	asr	r3, r3, #31
   13718:	rsb	r3, r3, r2, asr r0
   1371c:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   13720:	cmp	fp, #69	; 0x45
   13724:	beq	13d04 <__snprintf_chk@plt+0x2918>
   13728:	cmp	fp, #79	; 0x4f
   1372c:	beq	135ac <__snprintf_chk@plt+0x21c0>
   13730:	ldr	r3, [sp, #28]
   13734:	ldr	r2, [pc, #112]	; 137ac <__snprintf_chk@plt+0x23c0>
   13738:	mov	r0, #0
   1373c:	ldr	r1, [r3, #20]
   13740:	str	r0, [sp, #56]	; 0x38
   13744:	cmp	r1, r2
   13748:	add	r3, r1, #1888	; 0x760
   1374c:	add	r3, r3, #12
   13750:	movge	sl, #0
   13754:	movlt	sl, #1
   13758:	mov	r2, #4
   1375c:	str	r2, [sp, #52]	; 0x34
   13760:	cmp	sl, #0
   13764:	rsbne	r3, r3, #0
   13768:	b	13028 <__snprintf_chk@plt+0x1c3c>
   1376c:	andeq	r4, r3, r8, lsl #30
   13770:	andeq	r4, r2, ip, ror #4
   13774:	stcleq	12, cr12, [ip], {204}	; 0xcc
   13778:	andeq	r2, r0, r0, lsr #10
   1377c:	andeq	r2, r2, ip, lsr fp
   13780:	stclgt	12, cr12, [ip], {205}	; 0xcd
   13784:	andeq	r2, r2, r0, lsr fp
   13788:	andeq	r2, r2, r4, asr #22
   1378c:	stmhi	r8, {r0, r3, r7, fp, pc}
   13790:			; <UNDEFINED> instruction: 0x91a2b3c5
   13794:	andeq	r2, r2, r4, lsr #22
   13798:	mvnpl	r8, pc, lsl r5
   1379c:	andeq	r0, r0, sp, ror #2
   137a0:	andeq	r0, r0, lr, ror #2
   137a4:	strbtvs	r6, [r6], -r7, ror #12
   137a8:	subls	r2, r9, #-1828716544	; 0x93000000
   137ac:			; <UNDEFINED> instruction: 0xfffff894
   137b0:	ldr	r3, [sp, #20]
   137b4:	cmp	sl, #0
   137b8:	movne	r3, #0
   137bc:	ldr	r0, [sp, #40]	; 0x28
   137c0:	str	r3, [sp, #20]
   137c4:	bl	1129c <strlen@plt>
   137c8:	bic	r3, r5, r5, asr #31
   137cc:	cmp	r0, r3
   137d0:	movcs	r2, r0
   137d4:	movcc	r2, r3
   137d8:	mov	r1, r2
   137dc:	str	r2, [sp, #48]	; 0x30
   137e0:	mvn	r2, r8
   137e4:	cmp	r2, r1
   137e8:	mov	r4, r0
   137ec:	bls	12848 <__snprintf_chk@plt+0x145c>
   137f0:	cmp	r7, #0
   137f4:	beq	1330c <__snprintf_chk@plt+0x1f20>
   137f8:	cmp	r0, r3
   137fc:	bcs	13830 <__snprintf_chk@plt+0x2444>
   13800:	cmp	r9, #48	; 0x30
   13804:	sub	r5, r5, r0
   13808:	beq	14038 <__snprintf_chk@plt+0x2c4c>
   1380c:	cmp	r5, #0
   13810:	movne	fp, #0
   13814:	beq	13830 <__snprintf_chk@plt+0x2444>
   13818:	add	fp, fp, #1
   1381c:	mov	r1, r7
   13820:	mov	r0, #32
   13824:	bl	11380 <fputc@plt>
   13828:	cmp	r5, fp
   1382c:	bne	13818 <__snprintf_chk@plt+0x242c>
   13830:	cmp	sl, #0
   13834:	bne	13f70 <__snprintf_chk@plt+0x2b84>
   13838:	ldr	r3, [sp, #20]
   1383c:	cmp	r3, #0
   13840:	beq	13f58 <__snprintf_chk@plt+0x2b6c>
   13844:	mov	r2, r4
   13848:	ldr	r1, [sp, #40]	; 0x28
   1384c:	mov	r0, r7
   13850:	bl	12728 <__snprintf_chk@plt+0x133c>
   13854:	b	1330c <__snprintf_chk@plt+0x1f20>
   13858:	cmp	fp, #69	; 0x45
   1385c:	beq	13d04 <__snprintf_chk@plt+0x2918>
   13860:	ldr	r3, [sp, #28]
   13864:	ldr	r2, [r3, #20]
   13868:	ldr	r3, [pc, #-216]	; 13798 <__snprintf_chk@plt+0x23ac>
   1386c:	smull	r3, r1, r3, r2
   13870:	asr	r3, r2, #31
   13874:	rsb	r3, r3, r1, asr #5
   13878:	add	r3, r3, r3, lsl #2
   1387c:	add	r3, r3, r3, lsl #2
   13880:	subs	r3, r2, r3, lsl #2
   13884:	bpl	13520 <__snprintf_chk@plt+0x2134>
   13888:	ldr	r1, [pc, #-228]	; 137ac <__snprintf_chk@plt+0x23c0>
   1388c:	cmp	r2, r1
   13890:	bge	13fb8 <__snprintf_chk@plt+0x2bcc>
   13894:	mov	r2, #2
   13898:	rsb	r3, r3, #0
   1389c:	str	r2, [sp, #52]	; 0x34
   138a0:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   138a4:	cmp	fp, #69	; 0x45
   138a8:	beq	135ac <__snprintf_chk@plt+0x21c0>
   138ac:	ldr	r3, [sp, #28]
   138b0:	mov	r0, #0
   138b4:	mov	r2, #3
   138b8:	ldr	r3, [r3, #28]
   138bc:	str	r0, [sp, #56]	; 0x38
   138c0:	cmn	r3, #1
   138c4:	movge	sl, #0
   138c8:	movlt	sl, #1
   138cc:	add	r3, r3, #1
   138d0:	str	r2, [sp, #52]	; 0x34
   138d4:	b	12cb4 <__snprintf_chk@plt+0x18c8>
   138d8:	cmp	fp, #69	; 0x45
   138dc:	beq	135ac <__snprintf_chk@plt+0x21c0>
   138e0:	ldr	r2, [sp, #28]
   138e4:	mov	r1, #2
   138e8:	str	r1, [sp, #52]	; 0x34
   138ec:	ldrd	r2, [r2, #24]
   138f0:	sub	r3, r3, r2
   138f4:	ldr	r2, [pc, #-340]	; 137a8 <__snprintf_chk@plt+0x23bc>
   138f8:	add	r3, r3, #7
   138fc:	smull	r1, r2, r2, r3
   13900:	add	r2, r2, r3
   13904:	asr	r3, r3, #31
   13908:	rsb	r3, r3, r2, asr #2
   1390c:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   13910:	cmp	fp, #69	; 0x45
   13914:	beq	135ac <__snprintf_chk@plt+0x21c0>
   13918:	ldr	r3, [sp, #44]	; 0x2c
   1391c:	b	136b4 <__snprintf_chk@plt+0x22c8>
   13920:	cmp	fp, #69	; 0x45
   13924:	beq	135ac <__snprintf_chk@plt+0x21c0>
   13928:	ldr	r3, [sp, #28]
   1392c:	mov	r0, #0
   13930:	mov	r2, #2
   13934:	ldr	r3, [r3, #16]
   13938:	str	r0, [sp, #56]	; 0x38
   1393c:	cmn	r3, #1
   13940:	movge	sl, #0
   13944:	movlt	sl, #1
   13948:	add	r3, r3, #1
   1394c:	str	r2, [sp, #52]	; 0x34
   13950:	b	12cb4 <__snprintf_chk@plt+0x18c8>
   13954:	cmp	fp, #69	; 0x45
   13958:	beq	135ac <__snprintf_chk@plt+0x21c0>
   1395c:	ldr	r3, [sp, #28]
   13960:	ldr	r3, [r3, #8]
   13964:	b	136b4 <__snprintf_chk@plt+0x22c8>
   13968:	ldrb	r3, [r6, #1]
   1396c:	add	r2, r6, #1
   13970:	cmp	r3, #58	; 0x3a
   13974:	beq	13f84 <__snprintf_chk@plt+0x2b98>
   13978:	mov	r1, #1
   1397c:	str	r1, [sp, #48]	; 0x30
   13980:	cmp	r3, #122	; 0x7a
   13984:	moveq	r6, r2
   13988:	beq	135ec <__snprintf_chk@plt+0x2200>
   1398c:	b	135ac <__snprintf_chk@plt+0x21c0>
   13990:	mov	r3, #1
   13994:	str	r3, [sp, #56]	; 0x38
   13998:	b	12f54 <__snprintf_chk@plt+0x1b68>
   1399c:	ldr	fp, [pc, #-528]	; 13794 <__snprintf_chk@plt+0x23a8>
   139a0:	b	12cfc <__snprintf_chk@plt+0x1910>
   139a4:	add	r5, r5, #1
   139a8:	mov	r1, r7
   139ac:	mov	r0, #48	; 0x30
   139b0:	bl	11380 <fputc@plt>
   139b4:	cmp	r9, r5
   139b8:	bne	139a4 <__snprintf_chk@plt+0x25b8>
   139bc:	b	12e08 <__snprintf_chk@plt+0x1a1c>
   139c0:	add	r5, r5, #1
   139c4:	mov	r1, r7
   139c8:	mov	r0, #48	; 0x30
   139cc:	bl	11380 <fputc@plt>
   139d0:	cmp	r9, r5
   139d4:	bne	139c0 <__snprintf_chk@plt+0x25d4>
   139d8:	b	12f3c <__snprintf_chk@plt+0x1b50>
   139dc:	add	fp, fp, #1
   139e0:	mov	r1, r7
   139e4:	mov	r0, #48	; 0x30
   139e8:	bl	11380 <fputc@plt>
   139ec:	cmp	r5, fp
   139f0:	bne	139dc <__snprintf_chk@plt+0x25f0>
   139f4:	b	13584 <__snprintf_chk@plt+0x2198>
   139f8:	rsb	r2, r3, r3, lsl #5
   139fc:	add	r0, r0, r0, lsl #2
   13a00:	add	r3, r3, r2, lsl #2
   13a04:	add	r0, r0, r0, lsl #2
   13a08:	add	ip, r3, r3, lsl #2
   13a0c:	mov	r2, #1
   13a10:	lsl	r3, r0, #2
   13a14:	add	r3, r3, ip, lsl #4
   13a18:	str	r2, [sp, #56]	; 0x38
   13a1c:	mov	r2, #9
   13a20:	add	r3, r3, r1
   13a24:	mov	r0, #20
   13a28:	str	r2, [sp, #52]	; 0x34
   13a2c:	b	12cb4 <__snprintf_chk@plt+0x18c8>
   13a30:	add	r3, r3, r3, lsl #2
   13a34:	mov	r2, #1
   13a38:	add	r3, r3, r3, lsl #2
   13a3c:	str	r2, [sp, #56]	; 0x38
   13a40:	mov	r2, #6
   13a44:	add	r3, r0, r3, lsl #2
   13a48:	str	r2, [sp, #52]	; 0x34
   13a4c:	mov	r0, #4
   13a50:	b	12cb4 <__snprintf_chk@plt+0x18c8>
   13a54:	add	r3, r3, r3, lsl #2
   13a58:	mov	r2, #1
   13a5c:	add	r3, r3, r3, lsl #2
   13a60:	str	r2, [sp, #56]	; 0x38
   13a64:	mov	r2, #5
   13a68:	add	r3, r0, r3, lsl #2
   13a6c:	str	r2, [sp, #52]	; 0x34
   13a70:	mov	r0, #0
   13a74:	b	12cb4 <__snprintf_chk@plt+0x18c8>
   13a78:	cmp	r1, #0
   13a7c:	bne	139f8 <__snprintf_chk@plt+0x260c>
   13a80:	cmp	r0, #0
   13a84:	bne	13a30 <__snprintf_chk@plt+0x2644>
   13a88:	mov	r2, #1
   13a8c:	str	r2, [sp, #56]	; 0x38
   13a90:	mov	r2, #3
   13a94:	str	r2, [sp, #52]	; 0x34
   13a98:	b	12cb4 <__snprintf_chk@plt+0x18c8>
   13a9c:	mov	r6, r3
   13aa0:	mov	r0, r4
   13aa4:	mvn	r5, #-2147483648	; 0x80000000
   13aa8:	b	12898 <__snprintf_chk@plt+0x14ac>
   13aac:	cmp	r9, #45	; 0x2d
   13ab0:	movne	r3, #45	; 0x2d
   13ab4:	strne	r3, [sp, #60]	; 0x3c
   13ab8:	bne	130cc <__snprintf_chk@plt+0x1ce0>
   13abc:	bic	r3, r5, r5, asr #31
   13ac0:	cmp	r3, #1
   13ac4:	movcs	sl, r3
   13ac8:	movcc	sl, #1
   13acc:	mvn	r2, r8
   13ad0:	cmp	r2, sl
   13ad4:	str	r3, [sp, #56]	; 0x38
   13ad8:	bls	12848 <__snprintf_chk@plt+0x145c>
   13adc:	cmp	r7, #0
   13ae0:	beq	13b10 <__snprintf_chk@plt+0x2724>
   13ae4:	cmp	r3, #1
   13ae8:	ldr	r3, [sp, #52]	; 0x34
   13aec:	movls	r2, #0
   13af0:	movhi	r2, #1
   13af4:	cmp	r3, #0
   13af8:	movne	r2, #0
   13afc:	cmp	r2, #0
   13b00:	bne	13f10 <__snprintf_chk@plt+0x2b24>
   13b04:	mov	r0, r9
   13b08:	mov	r1, r7
   13b0c:	bl	11380 <fputc@plt>
   13b10:	ldr	r3, [sp, #48]	; 0x30
   13b14:	add	r8, r8, sl
   13b18:	add	r3, r3, #10
   13b1c:	sub	sl, r3, r4
   13b20:	mvn	r2, r8
   13b24:	mov	r9, #45	; 0x2d
   13b28:	b	13278 <__snprintf_chk@plt+0x1e8c>
   13b2c:	mov	r1, sl
   13b30:	mov	r0, r4
   13b34:	mov	r3, r7
   13b38:	mov	r2, #1
   13b3c:	bl	111a0 <fwrite@plt>
   13b40:	b	1330c <__snprintf_chk@plt+0x1f20>
   13b44:	mov	r1, r4
   13b48:	ldr	r0, [sp, #48]	; 0x30
   13b4c:	mov	r3, r7
   13b50:	mov	r2, #1
   13b54:	bl	111a0 <fwrite@plt>
   13b58:	b	12ec8 <__snprintf_chk@plt+0x1adc>
   13b5c:	ldr	r3, [sp, #48]	; 0x30
   13b60:	mov	r1, r4
   13b64:	sub	r0, r3, #3
   13b68:	mov	r2, #1
   13b6c:	mov	r3, r7
   13b70:	bl	111a0 <fwrite@plt>
   13b74:	b	12c48 <__snprintf_chk@plt+0x185c>
   13b78:	ldr	r3, [sp, #48]	; 0x30
   13b7c:	mov	r2, r4
   13b80:	sub	r1, r3, #3
   13b84:	mov	r0, r7
   13b88:	bl	126e8 <__snprintf_chk@plt+0x12fc>
   13b8c:	b	12c48 <__snprintf_chk@plt+0x185c>
   13b90:	cmp	r5, #0
   13b94:	beq	12c1c <__snprintf_chk@plt+0x1830>
   13b98:	add	sl, sl, #1
   13b9c:	mov	r1, r7
   13ba0:	mov	r0, #48	; 0x30
   13ba4:	bl	11380 <fputc@plt>
   13ba8:	cmp	r5, sl
   13bac:	bne	13b98 <__snprintf_chk@plt+0x27ac>
   13bb0:	b	12c1c <__snprintf_chk@plt+0x1830>
   13bb4:	bic	r3, r5, r5, asr #31
   13bb8:	cmp	r3, #1
   13bbc:	movcs	r1, r3
   13bc0:	movcc	r1, #1
   13bc4:	cmp	r1, r2
   13bc8:	str	r3, [sp, #56]	; 0x38
   13bcc:	str	r1, [sp, #48]	; 0x30
   13bd0:	bcs	12848 <__snprintf_chk@plt+0x145c>
   13bd4:	cmp	r7, #0
   13bd8:	beq	13c5c <__snprintf_chk@plt+0x2870>
   13bdc:	cmp	r3, #1
   13be0:	ldr	r3, [sp, #52]	; 0x34
   13be4:	movls	r2, #0
   13be8:	movhi	r2, #1
   13bec:	cmp	r3, #0
   13bf0:	movne	r2, #0
   13bf4:	cmp	r2, #0
   13bf8:	beq	13c50 <__snprintf_chk@plt+0x2864>
   13bfc:	sub	r3, r5, #1
   13c00:	cmp	r9, #48	; 0x30
   13c04:	str	r3, [sp, #64]	; 0x40
   13c08:	beq	13fd4 <__snprintf_chk@plt+0x2be8>
   13c0c:	cmp	r3, #0
   13c10:	beq	13c50 <__snprintf_chk@plt+0x2864>
   13c14:	mov	fp, #0
   13c18:	str	r5, [sp, #68]	; 0x44
   13c1c:	mov	r5, fp
   13c20:	mov	fp, r6
   13c24:	mov	r6, r4
   13c28:	ldr	r4, [sp, #64]	; 0x40
   13c2c:	add	r5, r5, #1
   13c30:	mov	r1, r7
   13c34:	mov	r0, #32
   13c38:	bl	11380 <fputc@plt>
   13c3c:	cmp	r4, r5
   13c40:	bne	13c2c <__snprintf_chk@plt+0x2840>
   13c44:	ldr	r5, [sp, #68]	; 0x44
   13c48:	mov	r4, r6
   13c4c:	mov	r6, fp
   13c50:	ldr	r0, [sp, #60]	; 0x3c
   13c54:	mov	r1, r7
   13c58:	bl	11380 <fputc@plt>
   13c5c:	ldr	r3, [sp, #48]	; 0x30
   13c60:	add	r8, r8, r3
   13c64:	mvn	r2, r8
   13c68:	b	13278 <__snprintf_chk@plt+0x1e8c>
   13c6c:	mov	r3, #0
   13c70:	str	r3, [sp, #60]	; 0x3c
   13c74:	cmp	fp, r2
   13c78:	bcs	12848 <__snprintf_chk@plt+0x145c>
   13c7c:	cmp	r7, #0
   13c80:	bne	13da8 <__snprintf_chk@plt+0x29bc>
   13c84:	cmp	fp, r5
   13c88:	add	r8, r8, fp
   13c8c:	movge	r5, #0
   13c90:	sublt	r5, r5, fp
   13c94:	ldr	r3, [sp, #60]	; 0x3c
   13c98:	mvn	r2, r8
   13c9c:	cmp	r3, #0
   13ca0:	bne	13d40 <__snprintf_chk@plt+0x2954>
   13ca4:	ldr	r3, [sp, #48]	; 0x30
   13ca8:	str	r5, [sp, #56]	; 0x38
   13cac:	add	r3, r3, #10
   13cb0:	sub	sl, r3, r4
   13cb4:	mov	r9, #95	; 0x5f
   13cb8:	b	13278 <__snprintf_chk@plt+0x1e8c>
   13cbc:	cmp	r5, #0
   13cc0:	beq	132f0 <__snprintf_chk@plt+0x1f04>
   13cc4:	mov	fp, #0
   13cc8:	add	fp, fp, #1
   13ccc:	mov	r1, r7
   13cd0:	mov	r0, #48	; 0x30
   13cd4:	bl	11380 <fputc@plt>
   13cd8:	cmp	r5, fp
   13cdc:	bne	13cc8 <__snprintf_chk@plt+0x28dc>
   13ce0:	b	132f0 <__snprintf_chk@plt+0x1f04>
   13ce4:	mov	r5, #0
   13ce8:	add	r5, r5, #1
   13cec:	mov	r1, r7
   13cf0:	mov	r0, #48	; 0x30
   13cf4:	bl	11380 <fputc@plt>
   13cf8:	cmp	r5, fp
   13cfc:	bcc	13ce8 <__snprintf_chk@plt+0x28fc>
   13d00:	b	131a0 <__snprintf_chk@plt+0x1db4>
   13d04:	mov	r3, #0
   13d08:	str	r3, [sp, #52]	; 0x34
   13d0c:	b	12ccc <__snprintf_chk@plt+0x18e0>
   13d10:	cmp	r5, #0
   13d14:	beq	12eac <__snprintf_chk@plt+0x1ac0>
   13d18:	mov	fp, #0
   13d1c:	add	fp, fp, #1
   13d20:	mov	r1, r7
   13d24:	mov	r0, #48	; 0x30
   13d28:	bl	11380 <fputc@plt>
   13d2c:	cmp	r5, fp
   13d30:	bne	13d1c <__snprintf_chk@plt+0x2930>
   13d34:	b	12eac <__snprintf_chk@plt+0x1ac0>
   13d38:	mov	r9, #43	; 0x2b
   13d3c:	b	13abc <__snprintf_chk@plt+0x26d0>
   13d40:	cmp	r5, #1
   13d44:	movcs	sl, r5
   13d48:	movcc	sl, #1
   13d4c:	cmp	sl, r2
   13d50:	bcs	12848 <__snprintf_chk@plt+0x145c>
   13d54:	cmp	r7, #0
   13d58:	beq	13d88 <__snprintf_chk@plt+0x299c>
   13d5c:	ldr	r2, [sp, #52]	; 0x34
   13d60:	cmp	r5, #1
   13d64:	movls	r3, #0
   13d68:	movhi	r3, #1
   13d6c:	cmp	r2, #0
   13d70:	movne	r3, #0
   13d74:	cmp	r3, #0
   13d78:	bne	14014 <__snprintf_chk@plt+0x2c28>
   13d7c:	ldr	r0, [sp, #60]	; 0x3c
   13d80:	mov	r1, r7
   13d84:	bl	11380 <fputc@plt>
   13d88:	ldr	r3, [sp, #48]	; 0x30
   13d8c:	add	r8, r8, sl
   13d90:	add	r3, r3, #10
   13d94:	sub	sl, r3, r4
   13d98:	mvn	r2, r8
   13d9c:	str	r5, [sp, #56]	; 0x38
   13da0:	mov	r9, #95	; 0x5f
   13da4:	b	13278 <__snprintf_chk@plt+0x1e8c>
   13da8:	mov	sl, #0
   13dac:	add	sl, sl, #1
   13db0:	mov	r1, r7
   13db4:	mov	r0, #32
   13db8:	bl	11380 <fputc@plt>
   13dbc:	cmp	fp, sl
   13dc0:	bhi	13dac <__snprintf_chk@plt+0x29c0>
   13dc4:	b	13c84 <__snprintf_chk@plt+0x2898>
   13dc8:	cmp	r5, #0
   13dcc:	beq	12d84 <__snprintf_chk@plt+0x1998>
   13dd0:	mov	sl, #0
   13dd4:	add	sl, sl, #1
   13dd8:	mov	r1, r7
   13ddc:	mov	r0, #48	; 0x30
   13de0:	bl	11380 <fputc@plt>
   13de4:	cmp	r5, sl
   13de8:	bne	13dd4 <__snprintf_chk@plt+0x29e8>
   13dec:	b	12d84 <__snprintf_chk@plt+0x1998>
   13df0:	sub	r0, r1, #1
   13df4:	tst	r0, #3
   13df8:	ldrne	r1, [pc, #-1636]	; 1379c <__snprintf_chk@plt+0x23b0>
   13dfc:	bne	13e40 <__snprintf_chk@plt+0x2a54>
   13e00:	ldr	r3, [pc, #-1648]	; 13798 <__snprintf_chk@plt+0x23ac>
   13e04:	smull	r3, r2, r3, r0
   13e08:	asr	r3, r0, #31
   13e0c:	rsb	r3, r3, r2, asr #5
   13e10:	add	r3, r3, r3, lsl #2
   13e14:	add	r3, r3, r3, lsl #2
   13e18:	cmp	r0, r3, lsl #2
   13e1c:	ldrne	r1, [pc, #-1668]	; 137a0 <__snprintf_chk@plt+0x23b4>
   13e20:	bne	13e40 <__snprintf_chk@plt+0x2a54>
   13e24:	mov	r1, #400	; 0x190
   13e28:	bl	20f70 <__snprintf_chk@plt+0xfb84>
   13e2c:	ldr	r3, [pc, #-1688]	; 1379c <__snprintf_chk@plt+0x23b0>
   13e30:	ldr	r2, [pc, #-1688]	; 137a0 <__snprintf_chk@plt+0x23b4>
   13e34:	cmp	r1, #0
   13e38:	movne	r1, r3
   13e3c:	moveq	r1, r2
   13e40:	ldr	r3, [sp, #48]	; 0x30
   13e44:	mvn	r2, #0
   13e48:	add	ip, r3, r1
   13e4c:	ldr	r3, [sp, #52]	; 0x34
   13e50:	ldr	r1, [pc, #-1712]	; 137a8 <__snprintf_chk@plt+0x23bc>
   13e54:	sub	r3, ip, r3
   13e58:	add	r3, r3, #380	; 0x17c
   13e5c:	add	r3, r3, #2
   13e60:	smull	r0, r1, r1, r3
   13e64:	add	r0, r1, r3
   13e68:	asr	r1, r3, #31
   13e6c:	rsb	r1, r1, r0, asr #2
   13e70:	rsb	r1, r1, r1, lsl #3
   13e74:	sub	r3, r3, r1
   13e78:	sub	r3, ip, r3
   13e7c:	add	r3, r3, #3
   13e80:	b	134d4 <__snprintf_chk@plt+0x20e8>
   13e84:	cmp	r5, #8
   13e88:	bgt	140a4 <__snprintf_chk@plt+0x2cb8>
   13e8c:	ldr	r3, [sp, #1200]	; 0x4b0
   13e90:	mov	r2, r5
   13e94:	ldr	r1, [pc, #-1784]	; 137a4 <__snprintf_chk@plt+0x23b8>
   13e98:	add	r2, r2, #1
   13e9c:	cmp	r2, #9
   13ea0:	smull	r0, r1, r1, r3
   13ea4:	asr	r3, r3, #31
   13ea8:	rsb	r3, r3, r1, asr #2
   13eac:	bne	13e94 <__snprintf_chk@plt+0x2aa8>
   13eb0:	str	r5, [sp, #52]	; 0x34
   13eb4:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   13eb8:	ldr	r2, [pc, #-1816]	; 137a8 <__snprintf_chk@plt+0x23bc>
   13ebc:	smull	r1, r2, r2, r3
   13ec0:	add	r2, r2, r3
   13ec4:	asr	r3, r3, #31
   13ec8:	rsb	r3, r3, r2, asr #2
   13ecc:	mov	r2, #2
   13ed0:	add	r3, r3, #1
   13ed4:	str	r2, [sp, #52]	; 0x34
   13ed8:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   13edc:	ldr	r1, [pc, #-1848]	; 137ac <__snprintf_chk@plt+0x23c0>
   13ee0:	add	r3, sl, #1888	; 0x760
   13ee4:	sub	r1, r1, r2
   13ee8:	add	r3, r3, #12
   13eec:	cmp	sl, r1
   13ef0:	mov	r0, #0
   13ef4:	add	r3, r3, r2
   13ef8:	mov	r2, #4
   13efc:	movge	sl, #0
   13f00:	movlt	sl, #1
   13f04:	str	r0, [sp, #56]	; 0x38
   13f08:	str	r2, [sp, #52]	; 0x34
   13f0c:	b	12cb4 <__snprintf_chk@plt+0x18c8>
   13f10:	subs	r3, r5, #1
   13f14:	beq	13b04 <__snprintf_chk@plt+0x2718>
   13f18:	mov	fp, #0
   13f1c:	str	r5, [sp, #60]	; 0x3c
   13f20:	mov	r5, fp
   13f24:	mov	fp, r6
   13f28:	mov	r6, r4
   13f2c:	mov	r4, r3
   13f30:	add	r5, r5, #1
   13f34:	mov	r1, r7
   13f38:	mov	r0, #32
   13f3c:	bl	11380 <fputc@plt>
   13f40:	cmp	r4, r5
   13f44:	bne	13f30 <__snprintf_chk@plt+0x2b44>
   13f48:	mov	r4, r6
   13f4c:	ldr	r5, [sp, #60]	; 0x3c
   13f50:	mov	r6, fp
   13f54:	b	13b04 <__snprintf_chk@plt+0x2718>
   13f58:	mov	r1, r4
   13f5c:	mov	r3, r7
   13f60:	mov	r2, #1
   13f64:	ldr	r0, [sp, #40]	; 0x28
   13f68:	bl	111a0 <fwrite@plt>
   13f6c:	b	1330c <__snprintf_chk@plt+0x1f20>
   13f70:	mov	r2, r4
   13f74:	ldr	r1, [sp, #40]	; 0x28
   13f78:	mov	r0, r7
   13f7c:	bl	126e8 <__snprintf_chk@plt+0x12fc>
   13f80:	b	1330c <__snprintf_chk@plt+0x1f20>
   13f84:	add	r1, r6, #2
   13f88:	mov	r0, #1
   13f8c:	mov	r2, r1
   13f90:	ldrb	r3, [r1], #1
   13f94:	add	r0, r0, #1
   13f98:	cmp	r3, #58	; 0x3a
   13f9c:	beq	13f8c <__snprintf_chk@plt+0x2ba0>
   13fa0:	str	r0, [sp, #48]	; 0x30
   13fa4:	b	13980 <__snprintf_chk@plt+0x2594>
   13fa8:	ldr	r1, [pc, #-2052]	; 137ac <__snprintf_chk@plt+0x23c0>
   13fac:	sub	r1, r1, r2
   13fb0:	cmp	r1, sl
   13fb4:	bgt	13894 <__snprintf_chk@plt+0x24a8>
   13fb8:	mov	r2, #2
   13fbc:	add	r3, r3, #100	; 0x64
   13fc0:	str	r2, [sp, #52]	; 0x34
   13fc4:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   13fc8:	str	r6, [sp, #48]	; 0x30
   13fcc:	mov	r4, #1
   13fd0:	b	12e64 <__snprintf_chk@plt+0x1a78>
   13fd4:	ldr	r3, [sp, #64]	; 0x40
   13fd8:	cmp	r3, #0
   13fdc:	beq	13c50 <__snprintf_chk@plt+0x2864>
   13fe0:	mov	fp, #0
   13fe4:	mov	r3, r6
   13fe8:	mov	r6, r4
   13fec:	mov	r4, fp
   13ff0:	mov	fp, r3
   13ff4:	mov	r1, r7
   13ff8:	mov	r0, #48	; 0x30
   13ffc:	bl	11380 <fputc@plt>
   14000:	ldr	r3, [sp, #64]	; 0x40
   14004:	add	r4, r4, #1
   14008:	cmp	r3, r4
   1400c:	bne	13ff4 <__snprintf_chk@plt+0x2c08>
   14010:	b	13c48 <__snprintf_chk@plt+0x285c>
   14014:	sub	r9, r5, #1
   14018:	mov	fp, #0
   1401c:	add	fp, fp, #1
   14020:	mov	r1, r7
   14024:	mov	r0, #32
   14028:	bl	11380 <fputc@plt>
   1402c:	cmp	r9, fp
   14030:	bhi	1401c <__snprintf_chk@plt+0x2c30>
   14034:	b	13d7c <__snprintf_chk@plt+0x2990>
   14038:	cmp	r5, #0
   1403c:	beq	13830 <__snprintf_chk@plt+0x2444>
   14040:	mov	fp, #0
   14044:	add	fp, fp, #1
   14048:	mov	r1, r7
   1404c:	mov	r0, #48	; 0x30
   14050:	bl	11380 <fputc@plt>
   14054:	cmp	r5, fp
   14058:	bne	14044 <__snprintf_chk@plt+0x2c58>
   1405c:	b	13830 <__snprintf_chk@plt+0x2444>
   14060:	ldr	r3, [sp, #56]	; 0x38
   14064:	cmp	r3, #0
   14068:	beq	13184 <__snprintf_chk@plt+0x1d98>
   1406c:	mov	r5, #0
   14070:	mov	r3, r4
   14074:	mov	r4, r5
   14078:	mov	r5, r3
   1407c:	mov	r1, r7
   14080:	mov	r0, #48	; 0x30
   14084:	bl	11380 <fputc@plt>
   14088:	ldr	r3, [sp, #56]	; 0x38
   1408c:	add	r4, r4, #1
   14090:	cmp	r3, r4
   14094:	bne	1407c <__snprintf_chk@plt+0x2c90>
   14098:	mov	r4, r5
   1409c:	b	13184 <__snprintf_chk@plt+0x1d98>
   140a0:	bl	11158 <__stack_chk_fail@plt>
   140a4:	ldr	r3, [sp, #1200]	; 0x4b0
   140a8:	str	r5, [sp, #52]	; 0x34
   140ac:	b	12ca8 <__snprintf_chk@plt+0x18bc>
   140b0:	ldr	r6, [sp, #48]	; 0x30
   140b4:	b	135ac <__snprintf_chk@plt+0x21c0>
   140b8:	mov	r3, #0
   140bc:	str	r3, [sp, #52]	; 0x34
   140c0:	b	12ce4 <__snprintf_chk@plt+0x18f8>
   140c4:	ldrb	r3, [r6]
   140c8:	str	r6, [sp, #48]	; 0x30
   140cc:	b	12e40 <__snprintf_chk@plt+0x1a54>
   140d0:	push	{r4, r5, lr}
   140d4:	sub	sp, sp, #28
   140d8:	ldr	r4, [pc, #68]	; 14124 <__snprintf_chk@plt+0x2d38>
   140dc:	ldr	r5, [sp, #40]	; 0x28
   140e0:	mov	ip, #0
   140e4:	str	r3, [sp, #4]
   140e8:	ldr	lr, [r4]
   140ec:	add	r3, sp, #19
   140f0:	str	r3, [sp]
   140f4:	str	r5, [sp, #8]
   140f8:	mov	r3, ip
   140fc:	str	lr, [sp, #20]
   14100:	strb	ip, [sp, #19]
   14104:	bl	12768 <__snprintf_chk@plt+0x137c>
   14108:	ldr	r2, [sp, #20]
   1410c:	ldr	r3, [r4]
   14110:	cmp	r2, r3
   14114:	bne	14120 <__snprintf_chk@plt+0x2d34>
   14118:	add	sp, sp, #28
   1411c:	pop	{r4, r5, pc}
   14120:	bl	11158 <__stack_chk_fail@plt>
   14124:	andeq	r4, r3, r8, lsl #30
   14128:	push	{r4, r5, lr}
   1412c:	sub	sp, sp, #20
   14130:	ldr	r4, [pc, #92]	; 14194 <__snprintf_chk@plt+0x2da8>
   14134:	mov	r1, r0
   14138:	mov	r5, r0
   1413c:	ldr	r3, [r4]
   14140:	mov	r0, #0
   14144:	str	r3, [sp, #12]
   14148:	bl	11104 <clock_gettime@plt>
   1414c:	cmp	r0, #0
   14150:	beq	14178 <__snprintf_chk@plt+0x2d8c>
   14154:	mov	r1, #0
   14158:	add	r0, sp, #4
   1415c:	bl	111d0 <gettimeofday@plt>
   14160:	ldmib	sp, {r1, r3}
   14164:	rsb	r2, r3, r3, lsl #5
   14168:	str	r1, [r5]
   1416c:	add	r3, r3, r2, lsl #2
   14170:	lsl	r3, r3, #3
   14174:	str	r3, [r5, #4]
   14178:	ldr	r2, [sp, #12]
   1417c:	ldr	r3, [r4]
   14180:	cmp	r2, r3
   14184:	bne	14190 <__snprintf_chk@plt+0x2da4>
   14188:	add	sp, sp, #20
   1418c:	pop	{r4, r5, pc}
   14190:	bl	11158 <__stack_chk_fail@plt>
   14194:	andeq	r4, r3, r8, lsl #30
   14198:	cmp	r0, #0
   1419c:	sbcs	r3, r1, #0
   141a0:	mov	r3, #0
   141a4:	push	{r4, r5, r6, r7, r8, lr}
   141a8:	mov	r4, r0
   141ac:	mov	r5, r1
   141b0:	strb	r3, [r2, #20]
   141b4:	add	r6, r2, #20
   141b8:	blt	14208 <__snprintf_chk@plt+0x2e1c>
   141bc:	mov	r0, r4
   141c0:	mov	r1, r5
   141c4:	mov	r2, #10
   141c8:	mov	r3, #0
   141cc:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   141d0:	mov	r0, r4
   141d4:	mov	r1, r5
   141d8:	mov	r3, #0
   141dc:	add	r2, r2, #48	; 0x30
   141e0:	strb	r2, [r6, #-1]!
   141e4:	mov	r2, #10
   141e8:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   141ec:	mov	r4, r0
   141f0:	mov	r5, r1
   141f4:	orrs	r3, r4, r5
   141f8:	bne	141bc <__snprintf_chk@plt+0x2dd0>
   141fc:	mov	r0, r6
   14200:	pop	{r4, r5, r6, r7, r8, pc}
   14204:	mov	r6, r7
   14208:	mov	r0, r4
   1420c:	mov	r1, r5
   14210:	mov	r2, #10
   14214:	mov	r3, #0
   14218:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   1421c:	mov	r0, r4
   14220:	mov	r1, r5
   14224:	mov	r3, #0
   14228:	sub	r7, r6, #1
   1422c:	rsb	r2, r2, #48	; 0x30
   14230:	strb	r2, [r6, #-1]
   14234:	mov	r2, #10
   14238:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   1423c:	mov	r4, r0
   14240:	mov	r5, r1
   14244:	orrs	r3, r4, r5
   14248:	bne	14204 <__snprintf_chk@plt+0x2e18>
   1424c:	mov	r3, #45	; 0x2d
   14250:	sub	r6, r6, #2
   14254:	strb	r3, [r7, #-1]
   14258:	mov	r0, r6
   1425c:	pop	{r4, r5, r6, r7, r8, pc}
   14260:	sub	sp, sp, #8
   14264:	push	{r4, r5, r6, r7, r8, lr}
   14268:	mov	r4, r0
   1426c:	ldr	r0, [r0, #156]	; 0x9c
   14270:	add	r1, sp, #24
   14274:	cmp	r0, #0
   14278:	stm	r1, {r2, r3}
   1427c:	ldrd	r6, [sp, #32]
   14280:	ldr	r5, [sp, #40]	; 0x28
   14284:	beq	142d4 <__snprintf_chk@plt+0x2ee8>
   14288:	ldr	r3, [r4, #48]	; 0x30
   1428c:	cmp	r3, #0
   14290:	bne	142d4 <__snprintf_chk@plt+0x2ee8>
   14294:	ldrb	r3, [r4, #153]	; 0x99
   14298:	cmp	r3, #0
   1429c:	bne	142d4 <__snprintf_chk@plt+0x2ee8>
   142a0:	ldr	r3, [r4, #172]	; 0xac
   142a4:	cmp	r5, #2
   142a8:	cmple	r3, #0
   142ac:	beq	143b0 <__snprintf_chk@plt+0x2fc4>
   142b0:	mov	ip, r1
   142b4:	add	lr, r4, #32
   142b8:	ldm	ip!, {r0, r1, r2, r3}
   142bc:	mov	r5, #1
   142c0:	strb	r5, [r4, #180]	; 0xb4
   142c4:	stmia	lr!, {r0, r1, r2, r3}
   142c8:	ldm	ip, {r0, r1}
   142cc:	stm	lr, {r0, r1}
   142d0:	b	14340 <__snprintf_chk@plt+0x2f54>
   142d4:	cmp	r5, #4
   142d8:	ble	1434c <__snprintf_chk@plt+0x2f60>
   142dc:	add	r0, r0, #1
   142e0:	str	r0, [r4, #156]	; 0x9c
   142e4:	mov	r2, #100	; 0x64
   142e8:	mov	r3, #0
   142ec:	mov	r0, r6
   142f0:	mov	r1, r7
   142f4:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   142f8:	mov	r0, r6
   142fc:	mov	r1, r7
   14300:	sub	r5, r5, #4
   14304:	strd	r2, [r4, #64]	; 0x40
   14308:	mov	r2, #100	; 0x64
   1430c:	mov	r3, #0
   14310:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   14314:	mov	r2, #100	; 0x64
   14318:	mov	r3, #0
   1431c:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   14320:	mov	r0, r6
   14324:	mov	r1, r7
   14328:	strd	r2, [r4, #56]	; 0x38
   1432c:	ldr	r2, [pc, #152]	; 143cc <__snprintf_chk@plt+0x2fe0>
   14330:	mov	r3, #0
   14334:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   14338:	str	r5, [r4, #48]	; 0x30
   1433c:	strd	r0, [r4, #40]	; 0x28
   14340:	pop	{r4, r5, r6, r7, r8, lr}
   14344:	add	sp, sp, #8
   14348:	bx	lr
   1434c:	ldr	r3, [r4, #172]	; 0xac
   14350:	cmp	r5, #2
   14354:	add	r3, r3, #1
   14358:	str	r3, [r4, #172]	; 0xac
   1435c:	ble	143b8 <__snprintf_chk@plt+0x2fcc>
   14360:	mov	r2, #100	; 0x64
   14364:	mov	r3, #0
   14368:	mov	r0, r6
   1436c:	mov	r1, r7
   14370:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   14374:	mov	r2, #100	; 0x64
   14378:	mov	r3, #0
   1437c:	strd	r0, [r4, #72]	; 0x48
   14380:	mov	r0, r6
   14384:	mov	r1, r7
   14388:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   1438c:	strd	r2, [r4, #80]	; 0x50
   14390:	mov	r3, #0
   14394:	mov	r2, #2
   14398:	str	r3, [r4, #88]	; 0x58
   1439c:	str	r3, [r4, #92]	; 0x5c
   143a0:	str	r2, [r4, #28]
   143a4:	pop	{r4, r5, r6, r7, r8, lr}
   143a8:	add	sp, sp, #8
   143ac:	bx	lr
   143b0:	mov	r3, #1
   143b4:	str	r3, [r4, #172]	; 0xac
   143b8:	mov	r2, #0
   143bc:	mov	r3, #0
   143c0:	strd	r6, [r4, #72]	; 0x48
   143c4:	strd	r2, [r4, #80]	; 0x50
   143c8:	b	14390 <__snprintf_chk@plt+0x2fa4>
   143cc:	andeq	r2, r0, r0, lsl r7
   143d0:	push	{r4, r5, r6, lr}
   143d4:	subs	r5, r0, #0
   143d8:	ldr	r4, [pc, #248]	; 144d8 <__snprintf_chk@plt+0x30ec>
   143dc:	mov	r6, r1
   143e0:	sub	sp, sp, #8
   143e4:	smull	r3, r4, r4, r5
   143e8:	ldr	r3, [pc, #236]	; 144dc <__snprintf_chk@plt+0x30f0>
   143ec:	add	r2, r4, r5
   143f0:	asr	r4, r5, #31
   143f4:	rsb	r4, r4, r2, asr #11
   143f8:	movlt	r1, #45	; 0x2d
   143fc:	eor	r2, r4, r4, asr #31
   14400:	sub	r2, r2, r4, asr #31
   14404:	rsb	r4, r4, r4, lsl #4
   14408:	movge	r1, #43	; 0x2b
   1440c:	rsb	r4, r4, r4, lsl #4
   14410:	stm	sp, {r1, r2}
   14414:	mov	r0, r6
   14418:	mvn	r2, #0
   1441c:	mov	r1, #1
   14420:	bl	112cc <__sprintf_chk@plt>
   14424:	subs	r4, r5, r4, lsl #4
   14428:	beq	14498 <__snprintf_chk@plt+0x30ac>
   1442c:	cmp	r4, #0
   14430:	ldr	r3, [pc, #168]	; 144e0 <__snprintf_chk@plt+0x30f4>
   14434:	rsblt	r4, r4, #0
   14438:	ldr	lr, [pc, #164]	; 144e4 <__snprintf_chk@plt+0x30f8>
   1443c:	umull	r2, r3, r3, r4
   14440:	ldr	r1, [pc, #160]	; 144e8 <__snprintf_chk@plt+0x30fc>
   14444:	add	r5, r6, r0
   14448:	lsr	r3, r3, #5
   1444c:	mov	r2, r3
   14450:	umull	r3, r1, r1, r4
   14454:	umull	r3, ip, lr, r2
   14458:	rsb	r3, r2, r2, lsl #4
   1445c:	lsr	ip, ip, #3
   14460:	lsr	r1, r1, #6
   14464:	add	ip, ip, ip, lsl #2
   14468:	subs	r3, r4, r3, lsl #2
   1446c:	sub	r2, r2, ip, lsl #1
   14470:	add	r2, r2, #48	; 0x30
   14474:	add	r1, r1, #48	; 0x30
   14478:	mov	ip, #58	; 0x3a
   1447c:	strb	ip, [r6, r0]
   14480:	strb	r2, [r5, #2]
   14484:	strb	r1, [r5, #1]
   14488:	addeq	r2, r5, #3
   1448c:	bne	144a4 <__snprintf_chk@plt+0x30b8>
   14490:	mov	r3, #0
   14494:	strb	r3, [r2]
   14498:	mov	r0, r6
   1449c:	add	sp, sp, #8
   144a0:	pop	{r4, r5, r6, pc}
   144a4:	umull	r2, lr, lr, r3
   144a8:	strb	ip, [r5, #3]
   144ac:	add	r2, r5, #6
   144b0:	lsr	lr, lr, #3
   144b4:	add	r1, lr, lr, lsl #2
   144b8:	add	lr, lr, #48	; 0x30
   144bc:	sub	r3, r3, r1, lsl #1
   144c0:	add	r3, r3, #48	; 0x30
   144c4:	strb	r3, [r5, #5]
   144c8:	mov	r3, #0
   144cc:	strb	lr, [r5, #4]
   144d0:	strb	r3, [r2]
   144d4:	b	14498 <__snprintf_chk@plt+0x30ac>
   144d8:			; <UNDEFINED> instruction: 0x91a2b3c5
   144dc:	andeq	r3, r2, r0, ror r6
   144e0:	stmhi	r8, {r0, r3, r7, fp, pc}
   144e4:	stclgt	12, cr12, [ip], {205}	; 0xcd
   144e8:	blne	13b4bc4 <optarg@@GLIBC_2.4+0x137fa1c>
   144ec:	ldr	r2, [pc, #104]	; 1455c <__snprintf_chk@plt+0x3170>
   144f0:	push	{r4, lr}
   144f4:	mov	r4, r1
   144f8:	smull	r2, ip, r2, r0
   144fc:	ldr	lr, [pc, #92]	; 14560 <__snprintf_chk@plt+0x3174>
   14500:	asr	r2, r0, #31
   14504:	rsb	r2, r2, ip, asr #5
   14508:	add	ip, r2, #19
   1450c:	add	r2, r2, r2, lsl #2
   14510:	eor	r1, ip, ip, asr #31
   14514:	add	r2, r2, r2, lsl #2
   14518:	sub	sp, sp, #8
   1451c:	sub	r2, r0, r2, lsl #2
   14520:	cmp	r2, #0
   14524:	rsblt	r2, r2, #0
   14528:	sub	r1, r1, ip, asr #31
   1452c:	ldr	r3, [pc, #48]	; 14564 <__snprintf_chk@plt+0x3178>
   14530:	stm	sp, {r1, r2}
   14534:	cmp	r0, r3
   14538:	movlt	r3, lr
   1453c:	addge	r3, lr, #1
   14540:	mvn	r2, #0
   14544:	mov	r0, r4
   14548:	mov	r1, #1
   1454c:	bl	112cc <__sprintf_chk@plt>
   14550:	mov	r0, r4
   14554:	add	sp, sp, #8
   14558:	pop	{r4, pc}
   1455c:	mvnpl	r8, pc, lsl r5
   14560:	andeq	r3, r2, r8, ror r6
   14564:			; <UNDEFINED> instruction: 0xfffff894
   14568:	push	{r0, r1, r2, r3}
   1456c:	mov	r2, #6
   14570:	push	{r4, r5, r6, lr}
   14574:	sub	sp, sp, #8
   14578:	ldr	r4, [pc, #88]	; 145d8 <__snprintf_chk@plt+0x31ec>
   1457c:	ldr	r5, [pc, #88]	; 145dc <__snprintf_chk@plt+0x31f0>
   14580:	ldr	r6, [sp, #24]
   14584:	ldr	ip, [r4]
   14588:	ldr	r3, [r5]
   1458c:	mov	r1, #1
   14590:	ldr	r0, [pc, #72]	; 145e0 <__snprintf_chk@plt+0x31f4>
   14594:	str	ip, [sp, #4]
   14598:	bl	111a0 <fwrite@plt>
   1459c:	add	r3, sp, #28
   145a0:	mov	r2, r3
   145a4:	mov	r1, r6
   145a8:	ldr	r0, [r5]
   145ac:	str	r3, [sp]
   145b0:	bl	1d53c <__snprintf_chk@plt+0xc150>
   145b4:	ldr	r2, [sp, #4]
   145b8:	ldr	r3, [r4]
   145bc:	cmp	r2, r3
   145c0:	bne	145d4 <__snprintf_chk@plt+0x31e8>
   145c4:	add	sp, sp, #8
   145c8:	pop	{r4, r5, r6, lr}
   145cc:	add	sp, sp, #16
   145d0:	bx	lr
   145d4:	bl	11158 <__stack_chk_fail@plt>
   145d8:	andeq	r4, r3, r8, lsl #30
   145dc:	muleq	r3, r8, r1
   145e0:	andeq	r3, r2, r4, lsl #13
   145e4:	push	{r4, r5, lr}
   145e8:	mov	r5, r1
   145ec:	ldr	r4, [pc, #176]	; 146a4 <__snprintf_chk@plt+0x32b8>
   145f0:	sub	sp, sp, #60	; 0x3c
   145f4:	cmn	r3, #1
   145f8:	ldr	r1, [r4]
   145fc:	str	r3, [sp, #4]
   14600:	str	r1, [sp, #52]	; 0x34
   14604:	beq	14684 <__snprintf_chk@plt+0x3298>
   14608:	ldr	r1, [r2]
   1460c:	ldr	r3, [r5]
   14610:	ldr	ip, [r2, #4]
   14614:	ldr	lr, [r2, #8]
   14618:	eor	r3, r3, r1
   1461c:	ldr	r0, [r5, #4]
   14620:	ldr	r1, [r5, #8]
   14624:	eor	r0, r0, ip
   14628:	eor	r1, r1, lr
   1462c:	ldr	ip, [r5, #12]
   14630:	ldr	lr, [r2, #12]
   14634:	orr	r3, r3, r0
   14638:	eor	ip, ip, lr
   1463c:	ldr	r0, [r5, #16]
   14640:	ldr	lr, [r2, #16]
   14644:	orr	r3, r3, r1
   14648:	ldr	r2, [r2, #20]
   1464c:	ldr	r1, [r5, #20]
   14650:	eor	r0, r0, lr
   14654:	orr	r3, r3, ip
   14658:	orr	r3, r3, r0
   1465c:	eor	r1, r1, r2
   14660:	orrs	r3, r3, r1
   14664:	moveq	r0, #1
   14668:	movne	r0, #0
   1466c:	ldr	r2, [sp, #52]	; 0x34
   14670:	ldr	r3, [r4]
   14674:	cmp	r2, r3
   14678:	bne	146a0 <__snprintf_chk@plt+0x32b4>
   1467c:	add	sp, sp, #60	; 0x3c
   14680:	pop	{r4, r5, pc}
   14684:	add	r2, sp, #8
   14688:	add	r1, sp, #4
   1468c:	bl	1d354 <__snprintf_chk@plt+0xbf68>
   14690:	subs	r2, r0, #0
   14694:	moveq	r0, r2
   14698:	bne	14608 <__snprintf_chk@plt+0x321c>
   1469c:	b	1466c <__snprintf_chk@plt+0x3280>
   146a0:	bl	11158 <__stack_chk_fail@plt>
   146a4:	andeq	r4, r3, r8, lsl #30
   146a8:	push	{r4, lr}
   146ac:	sub	sp, sp, #16
   146b0:	ldr	r4, [pc, #44]	; 146e4 <__snprintf_chk@plt+0x32f8>
   146b4:	ldr	r1, [sp, #24]
   146b8:	ldr	lr, [pc, #40]	; 146e8 <__snprintf_chk@plt+0x32fc>
   146bc:	eor	ip, r0, #1
   146c0:	strd	r2, [sp]
   146c4:	str	r1, [sp, #8]
   146c8:	ldr	r0, [r4]
   146cc:	add	r2, lr, ip
   146d0:	mov	r1, #1
   146d4:	bl	11320 <__fprintf_chk@plt>
   146d8:	mov	r0, #1
   146dc:	add	sp, sp, #16
   146e0:	pop	{r4, pc}
   146e4:	muleq	r3, r8, r1
   146e8:	andeq	r3, r2, ip, lsl #13
   146ec:	push	{r4, r5, r6, r7, r8, lr}
   146f0:	mov	r7, r0
   146f4:	ldr	r5, [pc, #172]	; 147a8 <__snprintf_chk@plt+0x33bc>
   146f8:	ldr	r3, [pc, #172]	; 147ac <__snprintf_chk@plt+0x33c0>
   146fc:	mov	r6, r1
   14700:	b	14710 <__snprintf_chk@plt+0x3324>
   14704:	ldr	r3, [r5, #12]!
   14708:	cmp	r3, #0
   1470c:	beq	14730 <__snprintf_chk@plt+0x3344>
   14710:	mov	r1, r3
   14714:	mov	r0, r6
   14718:	bl	110d4 <strcmp@plt>
   1471c:	mov	r4, r5
   14720:	cmp	r0, #0
   14724:	bne	14704 <__snprintf_chk@plt+0x3318>
   14728:	mov	r0, r4
   1472c:	pop	{r4, r5, r6, r7, r8, pc}
   14730:	ldr	r1, [r7, #192]	; 0xc0
   14734:	cmp	r1, #0
   14738:	beq	14768 <__snprintf_chk@plt+0x337c>
   1473c:	add	r7, r7, #192	; 0xc0
   14740:	b	14750 <__snprintf_chk@plt+0x3364>
   14744:	ldr	r1, [r7, #12]!
   14748:	cmp	r1, #0
   1474c:	beq	14768 <__snprintf_chk@plt+0x337c>
   14750:	mov	r0, r6
   14754:	bl	110d4 <strcmp@plt>
   14758:	mov	r4, r7
   1475c:	cmp	r0, #0
   14760:	bne	14744 <__snprintf_chk@plt+0x3358>
   14764:	b	14728 <__snprintf_chk@plt+0x333c>
   14768:	ldr	r3, [pc, #64]	; 147b0 <__snprintf_chk@plt+0x33c4>
   1476c:	ldr	r1, [pc, #64]	; 147b4 <__snprintf_chk@plt+0x33c8>
   14770:	b	14780 <__snprintf_chk@plt+0x3394>
   14774:	ldr	r1, [r4, #12]
   14778:	cmp	r1, #0
   1477c:	beq	1479c <__snprintf_chk@plt+0x33b0>
   14780:	mov	r0, r6
   14784:	mov	r4, r3
   14788:	bl	110d4 <strcmp@plt>
   1478c:	add	r3, r4, #12
   14790:	cmp	r0, #0
   14794:	bne	14774 <__snprintf_chk@plt+0x3388>
   14798:	b	14728 <__snprintf_chk@plt+0x333c>
   1479c:	mov	r4, r1
   147a0:	mov	r0, r4
   147a4:	pop	{r4, r5, r6, r7, r8, pc}
   147a8:	andeq	r2, r2, r0, asr fp
   147ac:	muleq	r2, r8, r6
   147b0:	andeq	r2, r2, r0, lsl #23
   147b4:	muleq	r2, ip, r6
   147b8:	push	{r4, r5, lr}
   147bc:	mov	r2, #5
   147c0:	sub	sp, sp, #12
   147c4:	mov	r5, r0
   147c8:	mov	r4, r1
   147cc:	mov	r0, #0
   147d0:	ldr	r1, [pc, #336]	; 14928 <__snprintf_chk@plt+0x353c>
   147d4:	bl	1114c <dcgettext@plt>
   147d8:	mov	r1, r5
   147dc:	bl	14568 <__snprintf_chk@plt+0x317c>
   147e0:	ldrd	r2, [r4, #96]	; 0x60
   147e4:	orrs	r1, r2, r3
   147e8:	bne	148f8 <__snprintf_chk@plt+0x350c>
   147ec:	ldrd	r2, [r4, #104]	; 0x68
   147f0:	orrs	r1, r2, r3
   147f4:	beq	1489c <__snprintf_chk@plt+0x34b0>
   147f8:	mov	r0, #0
   147fc:	ldr	r1, [pc, #296]	; 1492c <__snprintf_chk@plt+0x3540>
   14800:	str	r1, [sp]
   14804:	bl	146a8 <__snprintf_chk@plt+0x32bc>
   14808:	ldrd	r2, [r4, #112]	; 0x70
   1480c:	orrs	r1, r2, r3
   14810:	beq	14820 <__snprintf_chk@plt+0x3434>
   14814:	ldr	r1, [pc, #276]	; 14930 <__snprintf_chk@plt+0x3544>
   14818:	str	r1, [sp]
   1481c:	bl	146a8 <__snprintf_chk@plt+0x32bc>
   14820:	ldrd	r2, [r4, #120]	; 0x78
   14824:	orrs	r1, r2, r3
   14828:	beq	14838 <__snprintf_chk@plt+0x344c>
   1482c:	ldr	r1, [pc, #256]	; 14934 <__snprintf_chk@plt+0x3548>
   14830:	str	r1, [sp]
   14834:	bl	146a8 <__snprintf_chk@plt+0x32bc>
   14838:	ldrd	r2, [r4, #128]	; 0x80
   1483c:	orrs	r1, r2, r3
   14840:	beq	14850 <__snprintf_chk@plt+0x3464>
   14844:	ldr	r1, [pc, #236]	; 14938 <__snprintf_chk@plt+0x354c>
   14848:	str	r1, [sp]
   1484c:	bl	146a8 <__snprintf_chk@plt+0x32bc>
   14850:	ldrd	r2, [r4, #136]	; 0x88
   14854:	orrs	r1, r2, r3
   14858:	beq	14868 <__snprintf_chk@plt+0x347c>
   1485c:	ldr	r1, [pc, #216]	; 1493c <__snprintf_chk@plt+0x3550>
   14860:	str	r1, [sp]
   14864:	bl	146a8 <__snprintf_chk@plt+0x32bc>
   14868:	ldr	r2, [r4, #144]	; 0x90
   1486c:	asr	r3, r2, #31
   14870:	orrs	r1, r2, r3
   14874:	beq	14884 <__snprintf_chk@plt+0x3498>
   14878:	ldr	r1, [pc, #192]	; 14940 <__snprintf_chk@plt+0x3554>
   1487c:	str	r1, [sp]
   14880:	bl	146a8 <__snprintf_chk@plt+0x32bc>
   14884:	ldr	r3, [pc, #184]	; 14944 <__snprintf_chk@plt+0x3558>
   14888:	mov	r0, #10
   1488c:	ldr	r1, [r3]
   14890:	add	sp, sp, #12
   14894:	pop	{r4, r5, lr}
   14898:	b	11380 <fputc@plt>
   1489c:	ldrd	r2, [r4, #112]	; 0x70
   148a0:	orrs	r1, r2, r3
   148a4:	bne	14918 <__snprintf_chk@plt+0x352c>
   148a8:	ldrd	r2, [r4, #120]	; 0x78
   148ac:	orrs	r1, r2, r3
   148b0:	bne	14920 <__snprintf_chk@plt+0x3534>
   148b4:	ldrd	r0, [r4, #128]	; 0x80
   148b8:	orrs	r1, r0, r1
   148bc:	bne	14920 <__snprintf_chk@plt+0x3534>
   148c0:	ldrd	r0, [r4, #136]	; 0x88
   148c4:	orrs	r1, r0, r1
   148c8:	bne	14920 <__snprintf_chk@plt+0x3534>
   148cc:	ldr	r0, [r4, #144]	; 0x90
   148d0:	cmp	r0, #0
   148d4:	bne	14920 <__snprintf_chk@plt+0x3534>
   148d8:	mov	r2, #5
   148dc:	ldr	r1, [pc, #100]	; 14948 <__snprintf_chk@plt+0x355c>
   148e0:	bl	1114c <dcgettext@plt>
   148e4:	ldr	r3, [pc, #88]	; 14944 <__snprintf_chk@plt+0x3558>
   148e8:	ldr	r1, [r3]
   148ec:	add	sp, sp, #12
   148f0:	pop	{r4, r5, lr}
   148f4:	b	113c8 <fputs@plt>
   148f8:	ldr	r1, [pc, #76]	; 1494c <__snprintf_chk@plt+0x3560>
   148fc:	mov	r0, #0
   14900:	str	r1, [sp]
   14904:	bl	146a8 <__snprintf_chk@plt+0x32bc>
   14908:	ldrd	r2, [r4, #104]	; 0x68
   1490c:	orrs	r1, r2, r3
   14910:	beq	14808 <__snprintf_chk@plt+0x341c>
   14914:	b	147fc <__snprintf_chk@plt+0x3410>
   14918:	mov	r0, #0
   1491c:	b	14814 <__snprintf_chk@plt+0x3428>
   14920:	mov	r0, #0
   14924:	b	14824 <__snprintf_chk@plt+0x3438>
   14928:	andeq	r3, r2, r0, lsr #13
   1492c:	andeq	r3, r2, ip, asr #13
   14930:	ldrdeq	r3, [r2], -r8
   14934:	andeq	r3, r2, r0, ror #13
   14938:	muleq	r2, r8, sl
   1493c:	andeq	r3, r2, ip, ror #13
   14940:	andeq	r3, r2, r8, ror #13
   14944:	muleq	r3, r8, r1
   14948:			; <UNDEFINED> instruction: 0x000236b4
   1494c:	andeq	r3, r2, r4, asr #13
   14950:	push	{r4, r5, r6, r7, lr}
   14954:	sub	sp, sp, #44	; 0x2c
   14958:	ldr	r5, [pc, #172]	; 14a0c <__snprintf_chk@plt+0x3620>
   1495c:	mov	r4, r2
   14960:	mov	r2, #0
   14964:	ldr	ip, [r5]
   14968:	mov	r3, r0
   1496c:	mov	r6, r1
   14970:	str	r2, [sp, #4]
   14974:	str	r2, [sp]
   14978:	mov	r0, r4
   1497c:	ldr	r2, [pc, #140]	; 14a10 <__snprintf_chk@plt+0x3624>
   14980:	mov	r1, #100	; 0x64
   14984:	str	ip, [sp, #36]	; 0x24
   14988:	bl	1eebc <__snprintf_chk@plt+0xdad0>
   1498c:	cmp	r0, #99	; 0x63
   14990:	movgt	r3, #0
   14994:	movle	r3, #1
   14998:	cmp	r6, #0
   1499c:	moveq	r3, #0
   149a0:	cmp	r3, #0
   149a4:	beq	149b4 <__snprintf_chk@plt+0x35c8>
   149a8:	ldr	r3, [r6, #176]	; 0xb0
   149ac:	cmp	r3, #0
   149b0:	bne	149d0 <__snprintf_chk@plt+0x35e4>
   149b4:	ldr	r2, [sp, #36]	; 0x24
   149b8:	ldr	r3, [r5]
   149bc:	mov	r0, r4
   149c0:	cmp	r2, r3
   149c4:	bne	14a08 <__snprintf_chk@plt+0x361c>
   149c8:	add	sp, sp, #44	; 0x2c
   149cc:	pop	{r4, r5, r6, r7, pc}
   149d0:	mov	r7, r0
   149d4:	add	r1, sp, #8
   149d8:	ldr	r0, [r6, #24]
   149dc:	bl	143d0 <__snprintf_chk@plt+0x2fe4>
   149e0:	ldr	r3, [pc, #44]	; 14a14 <__snprintf_chk@plt+0x3628>
   149e4:	add	ip, r4, r7
   149e8:	str	r3, [sp]
   149ec:	rsb	r1, r7, #100	; 0x64
   149f0:	mvn	r3, #0
   149f4:	mov	r2, #1
   149f8:	str	r0, [sp, #4]
   149fc:	mov	r0, ip
   14a00:	bl	113ec <__snprintf_chk@plt>
   14a04:	b	149b4 <__snprintf_chk@plt+0x35c8>
   14a08:	bl	11158 <__stack_chk_fail@plt>
   14a0c:	andeq	r4, r3, r8, lsl #30
   14a10:	strdeq	r3, [r2], -r4
   14a14:	andeq	r3, r2, r0, lsl r7
   14a18:	push	{r4, r5, r6, r7, lr}
   14a1c:	mov	r5, r1
   14a20:	ldrb	r1, [r0, #188]	; 0xbc
   14a24:	sub	sp, sp, #20
   14a28:	mov	r4, r0
   14a2c:	cmp	r1, #0
   14a30:	beq	14ad4 <__snprintf_chk@plt+0x36e8>
   14a34:	ldr	r1, [r0, #8]
   14a38:	ldr	r0, [r0, #12]
   14a3c:	adds	r6, r1, #1
   14a40:	adc	r7, r0, #0
   14a44:	cmp	r7, #0
   14a48:	cmpeq	r6, #13
   14a4c:	bhi	14a98 <__snprintf_chk@plt+0x36ac>
   14a50:	add	r1, r6, r6, lsl #2
   14a54:	ldr	r3, [pc, #196]	; 14b20 <__snprintf_chk@plt+0x3734>
   14a58:	add	r2, r6, r1, lsl #1
   14a5c:	add	r3, r3, r2
   14a60:	mov	r1, #100	; 0x64
   14a64:	ldr	r2, [pc, #184]	; 14b24 <__snprintf_chk@plt+0x3738>
   14a68:	mov	r0, r5
   14a6c:	bl	112d8 <snprintf@plt>
   14a70:	ldr	r3, [r4, #16]
   14a74:	cmp	r3, #6
   14a78:	bhi	14ac8 <__snprintf_chk@plt+0x36dc>
   14a7c:	cmp	r0, #99	; 0x63
   14a80:	bhi	14ac8 <__snprintf_chk@plt+0x36dc>
   14a84:	clz	r2, r0
   14a88:	add	lr, r5, r0
   14a8c:	lsr	r2, r2, #5
   14a90:	rsb	r1, r0, #100	; 0x64
   14a94:	b	14af0 <__snprintf_chk@plt+0x3704>
   14a98:	ldr	r3, [pc, #136]	; 14b28 <__snprintf_chk@plt+0x373c>
   14a9c:	str	r1, [sp, #8]
   14aa0:	str	r0, [sp, #12]
   14aa4:	str	r3, [sp]
   14aa8:	mov	r2, #1
   14aac:	mvn	r3, #0
   14ab0:	mov	r1, #100	; 0x64
   14ab4:	mov	r0, r5
   14ab8:	bl	113ec <__snprintf_chk@plt>
   14abc:	ldr	r3, [r4, #16]
   14ac0:	cmp	r3, #6
   14ac4:	bls	14a84 <__snprintf_chk@plt+0x3698>
   14ac8:	mov	r0, r5
   14acc:	add	sp, sp, #20
   14ad0:	pop	{r4, r5, r6, r7, pc}
   14ad4:	strb	r1, [r5]
   14ad8:	ldr	r3, [r0, #16]
   14adc:	cmp	r3, #6
   14ae0:	bhi	14ac8 <__snprintf_chk@plt+0x36dc>
   14ae4:	mov	lr, r5
   14ae8:	mov	r1, #100	; 0x64
   14aec:	mov	r2, #1
   14af0:	ldr	ip, [pc, #52]	; 14b2c <__snprintf_chk@plt+0x3740>
   14af4:	ldr	r0, [pc, #52]	; 14b30 <__snprintf_chk@plt+0x3744>
   14af8:	add	r3, ip, r3, lsl #2
   14afc:	add	r2, r2, r0
   14b00:	mov	r0, lr
   14b04:	strd	r2, [sp]
   14b08:	mvn	r3, #0
   14b0c:	mov	r2, #1
   14b10:	bl	113ec <__snprintf_chk@plt>
   14b14:	mov	r0, r5
   14b18:	add	sp, sp, #20
   14b1c:	pop	{r4, r5, r6, r7, pc}
   14b20:	andeq	r2, r2, r0, asr #27
   14b24:	andeq	r2, r2, r0, lsr #22
   14b28:	andeq	r3, r2, r8, lsl r7
   14b2c:	andeq	r2, r2, ip, asr lr
   14b30:	andeq	r2, r2, r4, lsl #22
   14b34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b38:	sub	sp, sp, #132	; 0x84
   14b3c:	ldr	r6, [pc, #964]	; 14f08 <__snprintf_chk@plt+0x3b1c>
   14b40:	mov	r5, r0
   14b44:	mov	r4, r1
   14b48:	ldr	r3, [r6]
   14b4c:	mov	r2, #5
   14b50:	ldr	r1, [pc, #948]	; 14f0c <__snprintf_chk@plt+0x3b20>
   14b54:	mov	r0, #0
   14b58:	str	r3, [sp, #124]	; 0x7c
   14b5c:	bl	1114c <dcgettext@plt>
   14b60:	mov	r1, r5
   14b64:	bl	14568 <__snprintf_chk@plt+0x317c>
   14b68:	ldr	r3, [r4, #156]	; 0x9c
   14b6c:	cmp	r3, #0
   14b70:	bne	14d58 <__snprintf_chk@plt+0x396c>
   14b74:	ldrb	r1, [r4, #180]	; 0xb4
   14b78:	ldrb	r2, [r4, #187]	; 0xbb
   14b7c:	ldr	r5, [pc, #908]	; 14f10 <__snprintf_chk@plt+0x3b24>
   14b80:	cmp	r1, r2
   14b84:	ldr	r7, [r5]
   14b88:	beq	14bc4 <__snprintf_chk@plt+0x37d8>
   14b8c:	mov	r2, #5
   14b90:	ldr	r1, [pc, #892]	; 14f14 <__snprintf_chk@plt+0x3b28>
   14b94:	mov	r0, #0
   14b98:	bl	1114c <dcgettext@plt>
   14b9c:	ldrd	r2, [r4, #40]	; 0x28
   14ba0:	mov	r1, #1
   14ba4:	strd	r2, [sp]
   14ba8:	mov	r2, r0
   14bac:	mov	r0, r7
   14bb0:	bl	11320 <__fprintf_chk@plt>
   14bb4:	ldrb	r2, [r4, #180]	; 0xb4
   14bb8:	ldr	r7, [r5]
   14bbc:	mov	r3, #1
   14bc0:	strb	r2, [r4, #187]	; 0xbb
   14bc4:	ldr	r2, [r4, #172]	; 0xac
   14bc8:	cmp	r2, #0
   14bcc:	beq	14bdc <__snprintf_chk@plt+0x37f0>
   14bd0:	ldrb	r2, [r4, #185]	; 0xb9
   14bd4:	cmp	r2, #0
   14bd8:	beq	14d84 <__snprintf_chk@plt+0x3998>
   14bdc:	ldr	r2, [r4, #160]	; 0xa0
   14be0:	cmp	r2, #0
   14be4:	beq	14c4c <__snprintf_chk@plt+0x3860>
   14be8:	ldrb	r2, [r4, #183]	; 0xb7
   14bec:	cmp	r2, #0
   14bf0:	bne	14c4c <__snprintf_chk@plt+0x3860>
   14bf4:	cmp	r3, #0
   14bf8:	bne	14df4 <__snprintf_chk@plt+0x3a08>
   14bfc:	mov	r2, #5
   14c00:	ldr	r1, [pc, #784]	; 14f18 <__snprintf_chk@plt+0x3b2c>
   14c04:	mov	r0, #0
   14c08:	bl	1114c <dcgettext@plt>
   14c0c:	add	r1, sp, #24
   14c10:	mov	sl, r0
   14c14:	mov	r0, r4
   14c18:	bl	14a18 <__snprintf_chk@plt+0x362c>
   14c1c:	ldrd	r8, [r4, #8]
   14c20:	ldr	r3, [r4, #16]
   14c24:	mov	r2, sl
   14c28:	str	r3, [sp, #8]
   14c2c:	strd	r8, [sp]
   14c30:	mov	r1, #1
   14c34:	mov	r3, r0
   14c38:	mov	r0, r7
   14c3c:	bl	11320 <__fprintf_chk@plt>
   14c40:	ldr	r7, [r5]
   14c44:	mov	r3, #1
   14c48:	strb	r3, [r4, #183]	; 0xb7
   14c4c:	ldr	r2, [r4, #164]	; 0xa4
   14c50:	cmp	r2, #0
   14c54:	beq	14cd8 <__snprintf_chk@plt+0x38ec>
   14c58:	ldrb	r2, [r4, #184]	; 0xb8
   14c5c:	cmp	r2, #0
   14c60:	bne	14cd8 <__snprintf_chk@plt+0x38ec>
   14c64:	ldr	ip, [r4, #168]	; 0xa8
   14c68:	ldr	r0, [pc, #684]	; 14f1c <__snprintf_chk@plt+0x3b30>
   14c6c:	ldr	r1, [pc, #684]	; 14f20 <__snprintf_chk@plt+0x3b34>
   14c70:	cmp	ip, #0
   14c74:	ldr	r2, [pc, #680]	; 14f24 <__snprintf_chk@plt+0x3b38>
   14c78:	moveq	r1, r0
   14c7c:	eor	r3, r3, #1
   14c80:	add	r2, r2, r3
   14c84:	str	r1, [sp]
   14c88:	mov	r0, r7
   14c8c:	ldr	r3, [r4, #20]
   14c90:	mov	r1, #1
   14c94:	bl	11320 <__fprintf_chk@plt>
   14c98:	ldr	r2, [r4, #176]	; 0xb0
   14c9c:	mov	r3, #1
   14ca0:	cmp	r2, #0
   14ca4:	strb	r3, [r4, #184]	; 0xb8
   14ca8:	bne	14e08 <__snprintf_chk@plt+0x3a1c>
   14cac:	ldrb	r3, [r4, #152]	; 0x98
   14cb0:	ldr	r7, [r5]
   14cb4:	cmp	r3, #0
   14cb8:	beq	14d34 <__snprintf_chk@plt+0x3948>
   14cbc:	ldr	r8, [r4, #88]	; 0x58
   14cc0:	asr	r9, r8, #31
   14cc4:	mov	r1, r7
   14cc8:	mov	r0, #32
   14ccc:	bl	11380 <fputc@plt>
   14cd0:	ldr	r7, [r5]
   14cd4:	b	14d0c <__snprintf_chk@plt+0x3920>
   14cd8:	ldr	r2, [r4, #176]	; 0xb0
   14cdc:	cmp	r2, #0
   14ce0:	beq	14cf0 <__snprintf_chk@plt+0x3904>
   14ce4:	ldrb	r2, [r4, #186]	; 0xba
   14ce8:	cmp	r2, #0
   14cec:	beq	14e28 <__snprintf_chk@plt+0x3a3c>
   14cf0:	ldrb	r2, [r4, #152]	; 0x98
   14cf4:	cmp	r2, #0
   14cf8:	beq	14d34 <__snprintf_chk@plt+0x3948>
   14cfc:	ldr	r8, [r4, #88]	; 0x58
   14d00:	cmp	r3, #0
   14d04:	asr	r9, r8, #31
   14d08:	bne	14cc4 <__snprintf_chk@plt+0x38d8>
   14d0c:	mov	r2, #5
   14d10:	ldr	r1, [pc, #528]	; 14f28 <__snprintf_chk@plt+0x3b3c>
   14d14:	mov	r0, #0
   14d18:	bl	1114c <dcgettext@plt>
   14d1c:	strd	r8, [sp]
   14d20:	mov	r1, #1
   14d24:	mov	r2, r0
   14d28:	mov	r0, r7
   14d2c:	bl	11320 <__fprintf_chk@plt>
   14d30:	ldr	r7, [r5]
   14d34:	mov	r1, r7
   14d38:	mov	r0, #10
   14d3c:	bl	11380 <fputc@plt>
   14d40:	ldr	r2, [sp, #124]	; 0x7c
   14d44:	ldr	r3, [r6]
   14d48:	cmp	r2, r3
   14d4c:	bne	14f04 <__snprintf_chk@plt+0x3b18>
   14d50:	add	sp, sp, #132	; 0x84
   14d54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d58:	ldrb	r3, [r4, #182]	; 0xb6
   14d5c:	ldr	r5, [pc, #428]	; 14f10 <__snprintf_chk@plt+0x3b24>
   14d60:	cmp	r3, #0
   14d64:	ldr	r7, [r5]
   14d68:	beq	14e78 <__snprintf_chk@plt+0x3a8c>
   14d6c:	ldrb	r3, [r4, #187]	; 0xbb
   14d70:	ldrb	r2, [r4, #180]	; 0xb4
   14d74:	cmp	r2, r3
   14d78:	moveq	r3, #0
   14d7c:	bne	14b8c <__snprintf_chk@plt+0x37a0>
   14d80:	b	14bc4 <__snprintf_chk@plt+0x37d8>
   14d84:	ldrd	r8, [r4, #80]	; 0x50
   14d88:	ldr	sl, [r4, #88]	; 0x58
   14d8c:	ldr	r2, [pc, #408]	; 14f2c <__snprintf_chk@plt+0x3b40>
   14d90:	strd	r8, [sp, #8]
   14d94:	ldrd	r8, [r4, #72]	; 0x48
   14d98:	asr	fp, sl, #31
   14d9c:	eor	r3, r3, #1
   14da0:	add	r2, r2, r3
   14da4:	mov	r0, r7
   14da8:	strd	sl, [sp, #16]
   14dac:	mov	r1, #1
   14db0:	strd	r8, [sp]
   14db4:	bl	11320 <__fprintf_chk@plt>
   14db8:	ldr	r3, [r4, #92]	; 0x5c
   14dbc:	cmp	r3, #0
   14dc0:	bne	14ed0 <__snprintf_chk@plt+0x3ae4>
   14dc4:	ldr	r1, [r4, #28]
   14dc8:	ldr	r7, [r5]
   14dcc:	cmp	r1, #1
   14dd0:	beq	14eec <__snprintf_chk@plt+0x3b00>
   14dd4:	ldr	r2, [r4, #160]	; 0xa0
   14dd8:	mov	r3, #1
   14ddc:	cmp	r2, #0
   14de0:	strb	r3, [r4, #185]	; 0xb9
   14de4:	beq	14c4c <__snprintf_chk@plt+0x3860>
   14de8:	ldrb	r3, [r4, #183]	; 0xb7
   14dec:	cmp	r3, #0
   14df0:	bne	14c4c <__snprintf_chk@plt+0x3860>
   14df4:	mov	r1, r7
   14df8:	mov	r0, #32
   14dfc:	bl	11380 <fputc@plt>
   14e00:	ldr	r7, [r5]
   14e04:	b	14bfc <__snprintf_chk@plt+0x3810>
   14e08:	ldrb	r3, [r4, #186]	; 0xba
   14e0c:	ldr	r7, [r5]
   14e10:	cmp	r3, #0
   14e14:	beq	14ee4 <__snprintf_chk@plt+0x3af8>
   14e18:	ldrb	r3, [r4, #152]	; 0x98
   14e1c:	cmp	r3, #0
   14e20:	beq	14d34 <__snprintf_chk@plt+0x3948>
   14e24:	b	14cbc <__snprintf_chk@plt+0x38d0>
   14e28:	ldr	r8, [pc, #256]	; 14f30 <__snprintf_chk@plt+0x3b44>
   14e2c:	eor	r3, r3, #1
   14e30:	add	r8, r3, r8
   14e34:	add	r1, sp, #24
   14e38:	ldr	r0, [r4, #24]
   14e3c:	bl	143d0 <__snprintf_chk@plt+0x2fe4>
   14e40:	mov	r2, r8
   14e44:	mov	r1, #1
   14e48:	mov	r3, r0
   14e4c:	mov	r0, r7
   14e50:	bl	11320 <__fprintf_chk@plt>
   14e54:	ldrb	r3, [r4, #152]	; 0x98
   14e58:	mov	r2, #1
   14e5c:	strb	r2, [r4, #186]	; 0xba
   14e60:	cmp	r3, #0
   14e64:	beq	14d30 <__snprintf_chk@plt+0x3944>
   14e68:	ldr	r8, [r4, #88]	; 0x58
   14e6c:	ldr	r7, [r5]
   14e70:	asr	r9, r8, #31
   14e74:	b	14cc4 <__snprintf_chk@plt+0x38d8>
   14e78:	ldrd	r2, [r4, #64]	; 0x40
   14e7c:	ldrd	r8, [r4, #56]	; 0x38
   14e80:	mov	r0, r7
   14e84:	strd	r2, [sp, #16]
   14e88:	ldrd	sl, [r4, #40]	; 0x28
   14e8c:	ldr	r2, [pc, #160]	; 14f34 <__snprintf_chk@plt+0x3b48>
   14e90:	mov	r1, #1
   14e94:	strd	r8, [sp, #8]
   14e98:	strd	sl, [sp]
   14e9c:	bl	11320 <__fprintf_chk@plt>
   14ea0:	ldrb	r1, [r4, #180]	; 0xb4
   14ea4:	ldrb	r2, [r4, #187]	; 0xbb
   14ea8:	mov	r3, #1
   14eac:	strb	r3, [r4, #182]	; 0xb6
   14eb0:	cmp	r1, r2
   14eb4:	ldreq	r7, [r5]
   14eb8:	beq	14bc4 <__snprintf_chk@plt+0x37d8>
   14ebc:	ldr	r1, [r5]
   14ec0:	mov	r0, #32
   14ec4:	bl	11380 <fputc@plt>
   14ec8:	ldr	r7, [r5]
   14ecc:	b	14b8c <__snprintf_chk@plt+0x37a0>
   14ed0:	ldr	r2, [pc, #96]	; 14f38 <__snprintf_chk@plt+0x3b4c>
   14ed4:	mov	r1, #1
   14ed8:	ldr	r0, [r5]
   14edc:	bl	11320 <__fprintf_chk@plt>
   14ee0:	b	14dc4 <__snprintf_chk@plt+0x39d8>
   14ee4:	ldr	r8, [pc, #68]	; 14f30 <__snprintf_chk@plt+0x3b44>
   14ee8:	b	14e34 <__snprintf_chk@plt+0x3a48>
   14eec:	mov	r3, r7
   14ef0:	mov	r2, #2
   14ef4:	ldr	r0, [pc, #64]	; 14f3c <__snprintf_chk@plt+0x3b50>
   14ef8:	bl	111a0 <fwrite@plt>
   14efc:	ldr	r7, [r5]
   14f00:	b	14dd4 <__snprintf_chk@plt+0x39e8>
   14f04:	bl	11158 <__stack_chk_fail@plt>
   14f08:	andeq	r4, r3, r8, lsl #30
   14f0c:	andeq	r3, r2, r0, lsr #13
   14f10:	muleq	r3, r8, r1
   14f14:	andeq	r3, r2, r0, asr r7
   14f18:	andeq	r3, r2, r4, lsl #15
   14f1c:	andeq	r4, r2, ip, ror #4
   14f20:	andeq	r3, r2, r0, lsr #14
   14f24:	andeq	r3, r2, r4, lsr #15
   14f28:			; <UNDEFINED> instruction: 0x000237b0
   14f2c:	andeq	r3, r2, r0, ror #14
   14f30:	andeq	r3, r2, r8, lsr #14
   14f34:	andeq	r3, r2, r0, lsr r7
   14f38:	andeq	r3, r2, r8, ror r7
   14f3c:	andeq	r3, r2, r0, lsl #15
   14f40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f44:	sub	sp, sp, #1552	; 0x610
   14f48:	ldr	r2, [pc, #4032]	; 15f10 <__snprintf_chk@plt+0x4b24>
   14f4c:	sub	sp, sp, #4
   14f50:	add	r6, sp, #368	; 0x170
   14f54:	mov	r8, #38	; 0x26
   14f58:	mov	r3, #0
   14f5c:	mov	r5, r8
   14f60:	ldr	r2, [r2]
   14f64:	mov	r7, r3
   14f68:	str	r3, [sp, #104]	; 0x68
   14f6c:	strh	r3, [r6]
   14f70:	cmn	r5, #93	; 0x5d
   14f74:	mvn	r3, #1
   14f78:	str	r0, [sp, #36]	; 0x24
   14f7c:	str	r2, [sp, #1548]	; 0x60c
   14f80:	mov	sl, r6
   14f84:	add	r9, sp, #408	; 0x198
   14f88:	str	r3, [sp, #16]
   14f8c:	ldr	fp, [pc, #3968]	; 15f14 <__snprintf_chk@plt+0x4b28>
   14f90:	mov	r4, r5
   14f94:	beq	15084 <__snprintf_chk@plt+0x3c98>
   14f98:	ldr	r3, [sp, #16]
   14f9c:	cmn	r3, #2
   14fa0:	beq	15344 <__snprintf_chk@plt+0x3f58>
   14fa4:	ldr	r2, [sp, #16]
   14fa8:	cmp	r2, #0
   14fac:	ble	1532c <__snprintf_chk@plt+0x3f40>
   14fb0:	ldr	r3, [pc, #3936]	; 15f18 <__snprintf_chk@plt+0x4b2c>
   14fb4:	cmp	r2, r3
   14fb8:	ble	155bc <__snprintf_chk@plt+0x41d0>
   14fbc:	add	r4, r5, #2
   14fc0:	mov	r3, #2
   14fc4:	cmp	r4, #112	; 0x70
   14fc8:	bhi	15084 <__snprintf_chk@plt+0x3c98>
   14fcc:	add	r4, fp, r4
   14fd0:	add	r2, r4, #2256	; 0x8d0
   14fd4:	ldrsb	r2, [r2, #4]
   14fd8:	cmp	r2, r3
   14fdc:	bne	15084 <__snprintf_chk@plt+0x3c98>
   14fe0:	ldrb	r7, [r4, #2376]	; 0x948
   14fe4:	cmp	r7, #0
   14fe8:	beq	15774 <__snprintf_chk@plt+0x4388>
   14fec:	ldr	r3, [sp, #104]	; 0x68
   14ff0:	add	lr, sp, #256	; 0x100
   14ff4:	cmp	r3, #0
   14ff8:	subne	r3, r3, #1
   14ffc:	strne	r3, [sp, #104]	; 0x68
   15000:	ldr	r3, [sp, #108]	; 0x6c
   15004:	add	r9, r9, #56	; 0x38
   15008:	str	r3, [sp, #272]	; 0x110
   1500c:	ldr	r3, [sp, #112]	; 0x70
   15010:	mov	ip, r9
   15014:	str	r3, [sp, #264]	; 0x108
   15018:	ldr	r3, [sp, #116]	; 0x74
   1501c:	mvn	r4, #1
   15020:	str	r3, [sp, #268]	; 0x10c
   15024:	ldm	lr!, {r0, r1, r2, r3}
   15028:	str	sl, [sp, #24]
   1502c:	str	r4, [sp, #16]
   15030:	stmia	ip!, {r0, r1, r2, r3}
   15034:	ldm	lr!, {r0, r1, r2, r3}
   15038:	stmia	ip!, {r0, r1, r2, r3}
   1503c:	ldm	lr!, {r0, r1, r2, r3}
   15040:	stmia	ip!, {r0, r1, r2, r3}
   15044:	ldm	lr, {r0, r1}
   15048:	stm	ip, {r0, r1}
   1504c:	ldr	r2, [sp, #24]
   15050:	add	r3, r6, #38	; 0x26
   15054:	add	sl, r2, #2
   15058:	cmp	sl, r3
   1505c:	strh	r7, [r2, #2]
   15060:	bcs	17564 <__snprintf_chk@plt+0x6178>
   15064:	cmp	r7, #12
   15068:	beq	1756c <__snprintf_chk@plt+0x6180>
   1506c:	add	r3, fp, r7
   15070:	add	r3, r3, #808	; 0x328
   15074:	ldrsb	r5, [r3]
   15078:	cmn	r5, #93	; 0x5d
   1507c:	mov	r4, r5
   15080:	bne	14f98 <__snprintf_chk@plt+0x3bac>
   15084:	add	r3, fp, r7
   15088:	ldrb	r5, [r3, #2492]	; 0x9bc
   1508c:	cmp	r5, #0
   15090:	bne	15124 <__snprintf_chk@plt+0x3d38>
   15094:	ldr	r3, [sp, #104]	; 0x68
   15098:	cmp	r3, #3
   1509c:	bne	150f0 <__snprintf_chk@plt+0x3d04>
   150a0:	ldr	r3, [sp, #16]
   150a4:	cmp	r3, #0
   150a8:	bgt	15338 <__snprintf_chk@plt+0x3f4c>
   150ac:	bne	150f0 <__snprintf_chk@plt+0x3d04>
   150b0:	mov	r0, #1
   150b4:	ldr	r3, [pc, #3668]	; 15f10 <__snprintf_chk@plt+0x4b24>
   150b8:	ldr	r2, [sp, #1548]	; 0x60c
   150bc:	ldr	r3, [r3]
   150c0:	cmp	r2, r3
   150c4:	bne	17df4 <__snprintf_chk@plt+0x6a08>
   150c8:	add	sp, sp, #1552	; 0x610
   150cc:	add	sp, sp, #4
   150d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   150d4:	ldrb	r7, [r3, #2376]	; 0x948
   150d8:	cmp	r7, #0
   150dc:	bne	1560c <__snprintf_chk@plt+0x4220>
   150e0:	cmp	sl, r6
   150e4:	beq	150b0 <__snprintf_chk@plt+0x3cc4>
   150e8:	ldrsh	r7, [sl, #-2]!
   150ec:	sub	r9, r9, #56	; 0x38
   150f0:	add	r7, fp, r7
   150f4:	add	r7, r7, #808	; 0x328
   150f8:	ldrsb	r3, [r7]
   150fc:	cmn	r3, #93	; 0x5d
   15100:	beq	150e0 <__snprintf_chk@plt+0x3cf4>
   15104:	add	r3, r3, #1
   15108:	cmp	r3, #112	; 0x70
   1510c:	bhi	150e0 <__snprintf_chk@plt+0x3cf4>
   15110:	add	r3, fp, r3
   15114:	ldrb	r2, [r3, #2260]	; 0x8d4
   15118:	cmp	r2, #1
   1511c:	bne	150e0 <__snprintf_chk@plt+0x3cf4>
   15120:	b	150d4 <__snprintf_chk@plt+0x3ce8>
   15124:	add	r3, fp, r5
   15128:	add	r8, sp, #320	; 0x140
   1512c:	ldrb	r3, [r3, #2608]	; 0xa30
   15130:	sub	r2, r8, #8
   15134:	str	r2, [sp, #92]	; 0x5c
   15138:	rsb	r4, r3, #1
   1513c:	str	r3, [sp, #24]
   15140:	rsb	r4, r4, r4, lsl #3
   15144:	mov	ip, r2
   15148:	add	r4, r9, r4, lsl #3
   1514c:	mov	lr, r4
   15150:	ldr	r3, [r4, #8]
   15154:	ldr	r7, [r4, #16]
   15158:	str	r3, [sp, #84]	; 0x54
   1515c:	ldm	lr!, {r0, r1, r2, r3}
   15160:	str	r7, [sp, #76]	; 0x4c
   15164:	sub	r7, r5, #4
   15168:	stmia	ip!, {r0, r1, r2, r3}
   1516c:	str	r3, [sp, #88]	; 0x58
   15170:	ldm	lr!, {r0, r1, r2, r3}
   15174:	stmia	ip!, {r0, r1, r2, r3}
   15178:	ldm	lr!, {r0, r1, r2, r3}
   1517c:	stmia	ip!, {r0, r1, r2, r3}
   15180:	ldm	lr, {r0, r1}
   15184:	ldr	r3, [r4, #20]
   15188:	str	r3, [sp, #80]	; 0x50
   1518c:	ldr	r3, [r4, #24]
   15190:	stm	ip, {r0, r1}
   15194:	str	r3, [sp, #68]	; 0x44
   15198:	ldr	r3, [r4, #28]
   1519c:	str	r3, [sp, #72]	; 0x48
   151a0:	ldr	r3, [r4, #32]
   151a4:	str	r3, [sp, #64]	; 0x40
   151a8:	ldr	r3, [r4, #36]	; 0x24
   151ac:	str	r3, [sp, #56]	; 0x38
   151b0:	ldrd	r2, [r4, #40]	; 0x28
   151b4:	strd	r2, [sp, #48]	; 0x30
   151b8:	ldr	r3, [r4, #48]	; 0x30
   151bc:	str	r3, [sp, #40]	; 0x28
   151c0:	cmp	r7, #87	; 0x57
   151c4:	ldrls	pc, [pc, r7, lsl #2]
   151c8:	b	17ec0 <__snprintf_chk@plt+0x6ad4>
   151cc:	andeq	r5, r1, r8, asr sp
   151d0:	andeq	r7, r1, r0, asr #29
   151d4:	andeq	r7, r1, r0, asr #29
   151d8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   151dc:	andeq	r6, r1, r8, ror #30
   151e0:	andeq	r6, r1, r8, asr #11
   151e4:	andeq	r6, r1, r0, lsr #11
   151e8:	andeq	r6, r1, r8, ror r5
   151ec:	andeq	r6, r1, r0, asr r5
   151f0:	andeq	r6, r1, r4, asr #10
   151f4:	andeq	r6, r1, r4, lsl #10
   151f8:	andeq	r6, r1, r4, asr #9
   151fc:	andeq	r7, r1, r0, asr #29
   15200:	andeq	r7, r1, r0, asr #29
   15204:	andeq	r6, r1, ip, ror r4
   15208:	ldrdeq	r6, [r1], -r0
   1520c:	andeq	r6, r1, r4, lsl #13
   15210:	andeq	r7, r1, r0, asr #29
   15214:	andeq	r6, r1, ip, ror #7
   15218:	andeq	r6, r1, r8, lsr #7
   1521c:	andeq	r6, r1, r4, ror #6
   15220:	andeq	r7, r1, r0, asr #29
   15224:	andeq	r7, r1, r0, asr #29
   15228:	muleq	r1, r4, r2
   1522c:	andeq	r6, r1, r0, ror r2
   15230:	andeq	r6, r1, ip, lsr r2
   15234:	andeq	r6, r1, r8, lsl r2
   15238:	strdeq	r6, [r1], -r0
   1523c:	andeq	r6, r1, r0, lsl #17
   15240:	andeq	r6, r1, ip, lsl r7
   15244:	andeq	r6, r1, r8, ror lr
   15248:			; <UNDEFINED> instruction: 0x00016db4
   1524c:	andeq	r6, r1, r8, lsl #27
   15250:	andeq	r6, r1, r4, asr sp
   15254:	andeq	r6, r1, r0, lsr #26
   15258:	andeq	r6, r1, ip, lsr lr
   1525c:	andeq	r7, r1, ip, lsl r4
   15260:	andeq	r7, r1, ip, ror #7
   15264:	andeq	r7, r1, ip, ror r3
   15268:	andeq	r7, r1, ip, asr #6
   1526c:	ldrdeq	r7, [r1], -r8
   15270:	andeq	r7, r1, r8, lsr #5
   15274:	andeq	r7, r1, r4, ror r2
   15278:	andeq	r7, r1, r4, asr #4
   1527c:	strdeq	r7, [r1], -ip
   15280:	andeq	r7, r1, r0, asr #29
   15284:	andeq	r7, r1, r0, lsl #3
   15288:	andeq	r6, r1, r4, ror #31
   1528c:	andeq	r5, r1, ip, lsl r9
   15290:	andeq	r5, r1, ip, lsl r9
   15294:	andeq	r6, r1, r4, lsl r7
   15298:	andeq	r6, r1, r0, asr r6
   1529c:	strdeq	r6, [r1], -r0
   152a0:	andeq	r5, r1, ip, lsl #26
   152a4:			; <UNDEFINED> instruction: 0x00015cbc
   152a8:	ldrdeq	r5, [r1], -r4
   152ac:	andeq	r5, r1, r4, asr pc
   152b0:	andeq	r5, r1, r4, asr fp
   152b4:	strdeq	r5, [r1], -r4
   152b8:	andeq	r6, r1, r0, lsr #3
   152bc:	andeq	r6, r1, r0, asr r1
   152c0:	andeq	r5, r1, r8, asr ip
   152c4:	strdeq	r5, [r1], -r0
   152c8:	andeq	r6, r1, r0, lsr #1
   152cc:	andeq	r6, r1, r8, lsr r0
   152d0:	strdeq	r6, [r1], -r0
   152d4:	andeq	r6, r1, r4, lsr r4
   152d8:	andeq	r5, r1, r4, asr sl
   152dc:	andeq	r5, r1, r4, asr sl
   152e0:	ldrdeq	r6, [r1], -ip
   152e4:	andeq	r7, r1, r0, asr #29
   152e8:	andeq	r6, r1, r4, asr #25
   152ec:	andeq	r6, r1, r4, ror ip
   152f0:	ldrdeq	r6, [r1], -r8
   152f4:	andeq	r6, r1, r8, lsl #23
   152f8:	andeq	r6, r1, r0, lsr #22
   152fc:	andeq	r6, r1, r4, asr #21
   15300:	andeq	r6, r1, r4, ror #20
   15304:	andeq	r7, r1, r0, asr #29
   15308:	andeq	r7, r1, r0, asr #29
   1530c:	andeq	r7, r1, r0, asr #29
   15310:	andeq	r6, r1, ip, lsl #20
   15314:	andeq	r7, r1, r0, asr #29
   15318:			; <UNDEFINED> instruction: 0x000169b4
   1531c:	andeq	r6, r1, r0, lsl #19
   15320:			; <UNDEFINED> instruction: 0x00015db8
   15324:	andeq	r6, r1, r4, asr #31
   15328:	andeq	r7, r1, r8, lsr #8
   1532c:	mov	r3, #0
   15330:	str	r3, [sp, #16]
   15334:	b	14fc4 <__snprintf_chk@plt+0x3bd8>
   15338:	mvn	r3, #1
   1533c:	str	r3, [sp, #16]
   15340:	b	150f0 <__snprintf_chk@plt+0x3d04>
   15344:	ldr	r0, [sp, #36]	; 0x24
   15348:	ldr	r2, [r0]
   1534c:	ldrb	r3, [r2]
   15350:	cmp	r3, #9
   15354:	bcc	1537c <__snprintf_chk@plt+0x3f90>
   15358:	cmp	r3, #13
   1535c:	bls	15368 <__snprintf_chk@plt+0x3f7c>
   15360:	cmp	r3, #32
   15364:	bne	1537c <__snprintf_chk@plt+0x3f90>
   15368:	add	r2, r2, #1
   1536c:	str	r2, [r0]
   15370:	ldrb	r3, [r2]
   15374:	cmp	r3, #9
   15378:	bcs	15358 <__snprintf_chk@plt+0x3f6c>
   1537c:	sub	ip, r3, #48	; 0x30
   15380:	sub	r1, r3, #43	; 0x2b
   15384:	cmp	ip, #9
   15388:	and	r1, r1, #253	; 0xfd
   1538c:	bls	15404 <__snprintf_chk@plt+0x4018>
   15390:	cmp	r1, #0
   15394:	beq	155fc <__snprintf_chk@plt+0x4210>
   15398:	cmp	r3, #65	; 0x41
   1539c:	bcc	153b4 <__snprintf_chk@plt+0x3fc8>
   153a0:	cmp	r3, #90	; 0x5a
   153a4:	bls	15694 <__snprintf_chk@plt+0x42a8>
   153a8:	sub	r1, r3, #97	; 0x61
   153ac:	cmp	r1, #25
   153b0:	bls	15694 <__snprintf_chk@plt+0x42a8>
   153b4:	cmp	r3, #40	; 0x28
   153b8:	bne	17ba4 <__snprintf_chk@plt+0x67b8>
   153bc:	mov	ip, #0
   153c0:	b	153c8 <__snprintf_chk@plt+0x3fdc>
   153c4:	mov	r2, r1
   153c8:	add	r1, r2, #1
   153cc:	str	r1, [r0]
   153d0:	ldrb	r3, [r1, #-1]
   153d4:	cmp	r3, #0
   153d8:	beq	15330 <__snprintf_chk@plt+0x3f44>
   153dc:	cmp	r3, #40	; 0x28
   153e0:	addeq	ip, ip, #1
   153e4:	beq	153f0 <__snprintf_chk@plt+0x4004>
   153e8:	cmp	r3, #41	; 0x29
   153ec:	subeq	ip, ip, #1
   153f0:	cmp	ip, #0
   153f4:	bne	153c4 <__snprintf_chk@plt+0x3fd8>
   153f8:	ldrb	r3, [r2, #1]
   153fc:	mov	r2, r1
   15400:	b	15350 <__snprintf_chk@plt+0x3f64>
   15404:	cmp	r1, #0
   15408:	sub	lr, r3, #45	; 0x2d
   1540c:	clz	lr, lr
   15410:	lsr	lr, lr, #5
   15414:	bne	175cc <__snprintf_chk@plt+0x61e0>
   15418:	cmp	lr, #0
   1541c:	moveq	r8, #1
   15420:	mvnne	r8, #0
   15424:	add	r2, r2, #1
   15428:	str	r2, [r0]
   1542c:	ldrb	r3, [r2]
   15430:	cmp	r3, #9
   15434:	bcc	15448 <__snprintf_chk@plt+0x405c>
   15438:	cmp	r3, #13
   1543c:	bls	15424 <__snprintf_chk@plt+0x4038>
   15440:	cmp	r3, #32
   15444:	beq	15424 <__snprintf_chk@plt+0x4038>
   15448:	sub	ip, r3, #48	; 0x30
   1544c:	cmp	ip, #9
   15450:	bhi	15350 <__snprintf_chk@plt+0x3f64>
   15454:	mov	r0, #0
   15458:	mov	r1, #0
   1545c:	mov	r4, r2
   15460:	strd	r0, [sp, #16]
   15464:	str	sl, [sp, #48]	; 0x30
   15468:	str	r2, [sp, #40]	; 0x28
   1546c:	str	fp, [sp, #64]	; 0x40
   15470:	cmn	r8, #1
   15474:	rsbeq	ip, r3, #48	; 0x30
   15478:	ldrd	r2, [sp, #16]
   1547c:	asr	r1, ip, #31
   15480:	adds	sl, r2, ip
   15484:	adcs	fp, r3, r1
   15488:	movvs	lr, #1
   1548c:	movvc	lr, #0
   15490:	bvs	1754c <__snprintf_chk@plt+0x6160>
   15494:	ldrb	r3, [r4, #1]
   15498:	add	r1, r4, #1
   1549c:	str	r1, [sp, #24]
   154a0:	sub	ip, r3, #48	; 0x30
   154a4:	cmp	ip, #9
   154a8:	bls	155d0 <__snprintf_chk@plt+0x41e4>
   154ac:	and	r3, r3, #253	; 0xfd
   154b0:	cmp	r3, #44	; 0x2c
   154b4:	ldr	r2, [sp, #40]	; 0x28
   154b8:	strd	sl, [sp, #40]	; 0x28
   154bc:	ldr	sl, [sp, #48]	; 0x30
   154c0:	ldr	fp, [sp, #64]	; 0x40
   154c4:	bne	1564c <__snprintf_chk@plt+0x4260>
   154c8:	ldrb	r3, [r4, #2]
   154cc:	sub	ip, r3, #48	; 0x30
   154d0:	cmp	ip, #9
   154d4:	bhi	1564c <__snprintf_chk@plt+0x4260>
   154d8:	ldrd	r2, [sp, #40]	; 0x28
   154dc:	adds	r1, r2, #-2147483648	; 0x80000000
   154e0:	adc	r3, r3, #0
   154e4:	str	r3, [sp, #124]	; 0x7c
   154e8:	str	r1, [sp, #120]	; 0x78
   154ec:	ldrd	r0, [sp, #120]	; 0x78
   154f0:	mov	r3, #0
   154f4:	mvn	r2, #0
   154f8:	cmp	r1, r3
   154fc:	cmpeq	r0, r2
   15500:	bhi	174fc <__snprintf_chk@plt+0x6110>
   15504:	ldrb	r0, [r4, #3]
   15508:	mov	r3, ip
   1550c:	add	r4, r4, #3
   15510:	sub	r2, r0, #48	; 0x30
   15514:	mov	r1, #8
   15518:	cmp	r2, #9
   1551c:	add	r3, r3, r3, lsl #2
   15520:	ldrbls	r0, [r4, #1]
   15524:	lsl	r3, r3, #1
   15528:	mov	ip, r2
   1552c:	addls	r3, r3, r2
   15530:	subls	r2, r0, #48	; 0x30
   15534:	addls	r4, r4, #1
   15538:	movls	ip, r2
   1553c:	subs	r1, r1, #1
   15540:	bne	15518 <__snprintf_chk@plt+0x412c>
   15544:	cmn	r8, #1
   15548:	beq	15abc <__snprintf_chk@plt+0x46d0>
   1554c:	cmp	ip, #9
   15550:	bhi	15564 <__snprintf_chk@plt+0x4178>
   15554:	ldrb	r2, [r4, #1]!
   15558:	sub	r2, r2, #48	; 0x30
   1555c:	cmp	r2, #9
   15560:	bls	15554 <__snprintf_chk@plt+0x4168>
   15564:	adds	r2, r3, #0
   15568:	movne	r2, #1
   1556c:	ands	r2, r2, r8, lsr #31
   15570:	bne	17514 <__snprintf_chk@plt+0x6128>
   15574:	str	r3, [sp, #260]	; 0x104
   15578:	ldr	r3, [sp, #36]	; 0x24
   1557c:	cmp	r8, #0
   15580:	ldr	r2, [pc, #2448]	; 15f18 <__snprintf_chk@plt+0x4b2c>
   15584:	ldr	r1, [sp, #40]	; 0x28
   15588:	movne	r2, #276	; 0x114
   1558c:	str	r4, [r3]
   15590:	str	r1, [sp, #256]	; 0x100
   15594:	moveq	r3, #22
   15598:	movne	r3, #21
   1559c:	str	r2, [sp, #16]
   155a0:	b	155c8 <__snprintf_chk@plt+0x41dc>
   155a4:	ldr	r3, [pc, #2416]	; 15f1c <__snprintf_chk@plt+0x4b30>
   155a8:	mov	r2, #0
   155ac:	str	r3, [sp, #16]
   155b0:	add	r1, sp, #256	; 0x100
   155b4:	mov	r3, #0
   155b8:	strd	r2, [r1]
   155bc:	ldr	r3, [sp, #16]
   155c0:	add	r3, fp, r3
   155c4:	ldrb	r3, [r3, #1980]	; 0x7bc
   155c8:	add	r4, r5, r3
   155cc:	b	14fc4 <__snprintf_chk@plt+0x3bd8>
   155d0:	cmp	fp, sl, asr #31
   155d4:	bne	158bc <__snprintf_chk@plt+0x44d0>
   155d8:	mov	r2, #10
   155dc:	smull	sl, fp, sl, r2
   155e0:	mov	r0, sl
   155e4:	mov	r1, fp
   155e8:	cmp	lr, #0
   155ec:	strd	r0, [sp, #16]
   155f0:	bne	1754c <__snprintf_chk@plt+0x6160>
   155f4:	ldr	r4, [sp, #24]
   155f8:	b	15470 <__snprintf_chk@plt+0x4084>
   155fc:	sub	lr, r3, #45	; 0x2d
   15600:	clz	lr, lr
   15604:	lsr	lr, lr, #5
   15608:	b	15418 <__snprintf_chk@plt+0x402c>
   1560c:	ldr	r3, [sp, #108]	; 0x6c
   15610:	add	lr, sp, #256	; 0x100
   15614:	str	r3, [sp, #272]	; 0x110
   15618:	ldr	r3, [sp, #112]	; 0x70
   1561c:	add	r9, r9, #56	; 0x38
   15620:	str	r3, [sp, #264]	; 0x108
   15624:	ldr	r3, [sp, #116]	; 0x74
   15628:	mov	ip, r9
   1562c:	str	r3, [sp, #268]	; 0x10c
   15630:	ldm	lr!, {r0, r1, r2, r3}
   15634:	mov	r4, #3
   15638:	str	sl, [sp, #24]
   1563c:	str	r4, [sp, #104]	; 0x68
   15640:	stmia	ip!, {r0, r1, r2, r3}
   15644:	ldm	lr!, {r0, r1, r2, r3}
   15648:	b	15038 <__snprintf_chk@plt+0x3c4c>
   1564c:	lsr	r0, r8, #31
   15650:	strb	r0, [sp, #256]	; 0x100
   15654:	ldr	r0, [sp, #24]
   15658:	ldr	r1, [pc, #2240]	; 15f20 <__snprintf_chk@plt+0x4b34>
   1565c:	sub	r2, r0, r2
   15660:	str	r2, [sp, #108]	; 0x6c
   15664:	ldr	r2, [sp, #36]	; 0x24
   15668:	cmp	r8, #0
   1566c:	ldr	r3, [pc, #2224]	; 15f24 <__snprintf_chk@plt+0x4b38>
   15670:	str	r0, [r2]
   15674:	movne	r3, r1
   15678:	ldrd	r0, [sp, #40]	; 0x28
   1567c:	str	r3, [sp, #16]
   15680:	movne	r3, #19
   15684:	moveq	r3, #20
   15688:	str	r0, [sp, #112]	; 0x70
   1568c:	str	r1, [sp, #116]	; 0x74
   15690:	b	155c8 <__snprintf_chk@plt+0x41dc>
   15694:	add	ip, sp, #1536	; 0x600
   15698:	add	r1, sp, #1520	; 0x5f0
   1569c:	add	ip, ip, #11
   156a0:	add	r1, r1, #8
   156a4:	str	r1, [sp, #16]
   156a8:	cmp	r1, ip
   156ac:	strbcc	r3, [r1], #1
   156b0:	ldr	r3, [sp, #36]	; 0x24
   156b4:	add	r2, r2, #1
   156b8:	str	r2, [r3]
   156bc:	ldrb	r3, [r2]
   156c0:	cmp	r3, #65	; 0x41
   156c4:	bcc	156dc <__snprintf_chk@plt+0x42f0>
   156c8:	cmp	r3, #90	; 0x5a
   156cc:	bls	156a8 <__snprintf_chk@plt+0x42bc>
   156d0:	sub	r0, r3, #97	; 0x61
   156d4:	cmp	r0, #25
   156d8:	bls	156a8 <__snprintf_chk@plt+0x42bc>
   156dc:	cmp	r3, #46	; 0x2e
   156e0:	beq	156a8 <__snprintf_chk@plt+0x42bc>
   156e4:	mov	r3, #0
   156e8:	strb	r3, [r1]
   156ec:	ldrb	r3, [sp, #1528]	; 0x5f8
   156f0:	cmp	r3, #0
   156f4:	ldrne	r2, [sp, #16]
   156f8:	beq	1571c <__snprintf_chk@plt+0x4330>
   156fc:	sub	r1, r3, #97	; 0x61
   15700:	cmp	r1, #25
   15704:	subls	r3, r3, #32
   15708:	uxtbls	r3, r3
   1570c:	strb	r3, [r2]
   15710:	ldrb	r3, [r2, #1]!
   15714:	cmp	r3, #0
   15718:	bne	156fc <__snprintf_chk@plt+0x4310>
   1571c:	ldr	r8, [pc, #2052]	; 15f28 <__snprintf_chk@plt+0x4b3c>
   15720:	str	r4, [sp, #24]
   15724:	ldr	r1, [pc, #2048]	; 15f2c <__snprintf_chk@plt+0x4b40>
   15728:	mov	r4, r8
   1572c:	ldr	r8, [sp, #16]
   15730:	b	15740 <__snprintf_chk@plt+0x4354>
   15734:	ldr	r1, [r4, #12]!
   15738:	cmp	r1, #0
   1573c:	beq	17458 <__snprintf_chk@plt+0x606c>
   15740:	mov	r0, r8
   15744:	bl	110d4 <strcmp@plt>
   15748:	cmp	r0, #0
   1574c:	bne	15734 <__snprintf_chk@plt+0x4348>
   15750:	mov	r8, r4
   15754:	ldr	r4, [sp, #24]
   15758:	ldr	r2, [r8, #8]
   1575c:	ldr	r3, [r8, #4]
   15760:	str	r3, [sp, #16]
   15764:	asr	r3, r2, #31
   15768:	add	r1, sp, #256	; 0x100
   1576c:	strd	r2, [r1]
   15770:	b	14fa4 <__snprintf_chk@plt+0x3bb8>
   15774:	add	lr, r9, #56	; 0x38
   15778:	add	r8, sp, #320	; 0x140
   1577c:	ldm	lr!, {r0, r1, r2, r3}
   15780:	sub	ip, r8, #8
   15784:	ldr	r4, [r9, #64]	; 0x40
   15788:	str	ip, [sp, #92]	; 0x5c
   1578c:	stmia	ip!, {r0, r1, r2, r3}
   15790:	ldm	lr!, {r0, r1, r2, r3}
   15794:	str	r4, [sp, #84]	; 0x54
   15798:	ldr	r4, [r9, #68]	; 0x44
   1579c:	stmia	ip!, {r0, r1, r2, r3}
   157a0:	str	r4, [sp, #88]	; 0x58
   157a4:	ldm	lr!, {r0, r1, r2, r3}
   157a8:	ldr	r4, [r9, #72]	; 0x48
   157ac:	str	sl, [sp, #24]
   157b0:	str	r4, [sp, #76]	; 0x4c
   157b4:	ldr	r4, [r9, #76]	; 0x4c
   157b8:	str	r9, [sp, #96]	; 0x60
   157bc:	str	r4, [sp, #80]	; 0x50
   157c0:	stmia	ip!, {r0, r1, r2, r3}
   157c4:	mvn	sl, #27
   157c8:	ldr	r3, [r9, #80]	; 0x50
   157cc:	ldm	lr, {r0, r1}
   157d0:	str	r3, [sp, #68]	; 0x44
   157d4:	ldr	r3, [r9, #84]	; 0x54
   157d8:	stm	ip, {r0, r1}
   157dc:	str	r3, [sp, #72]	; 0x48
   157e0:	ldr	r3, [r9, #88]	; 0x58
   157e4:	str	r3, [sp, #64]	; 0x40
   157e8:	ldr	r3, [r9, #92]	; 0x5c
   157ec:	str	r3, [sp, #56]	; 0x38
   157f0:	ldrd	r2, [r9, #96]	; 0x60
   157f4:	strd	r2, [sp, #48]	; 0x30
   157f8:	ldr	r3, [r9, #104]	; 0x68
   157fc:	str	r3, [sp, #40]	; 0x28
   15800:	ldr	r3, [sp, #84]	; 0x54
   15804:	ldr	ip, [sp, #92]	; 0x5c
   15808:	str	r3, [r8]
   1580c:	ldr	r3, [sp, #88]	; 0x58
   15810:	ldr	lr, [sp, #96]	; 0x60
   15814:	str	r3, [r8, #4]
   15818:	ldr	r3, [sp, #76]	; 0x4c
   1581c:	add	r9, lr, #56	; 0x38
   15820:	str	r3, [r8, #8]
   15824:	ldr	r3, [sp, #80]	; 0x50
   15828:	mov	lr, r9
   1582c:	str	r3, [r8, #12]
   15830:	ldr	r3, [sp, #68]	; 0x44
   15834:	str	r3, [r8, #16]
   15838:	ldr	r3, [sp, #72]	; 0x48
   1583c:	str	r3, [r8, #20]
   15840:	ldr	r3, [sp, #64]	; 0x40
   15844:	str	r3, [r8, #24]
   15848:	ldr	r3, [sp, #56]	; 0x38
   1584c:	str	r3, [r8, #28]
   15850:	ldrd	r2, [sp, #48]	; 0x30
   15854:	strd	r2, [r8, #32]
   15858:	ldr	r3, [sp, #40]	; 0x28
   1585c:	str	r3, [sp, #360]	; 0x168
   15860:	ldm	ip!, {r0, r1, r2, r3}
   15864:	stmia	lr!, {r0, r1, r2, r3}
   15868:	ldm	ip!, {r0, r1, r2, r3}
   1586c:	stmia	lr!, {r0, r1, r2, r3}
   15870:	ldm	ip!, {r0, r1, r2, r3}
   15874:	stmia	lr!, {r0, r1, r2, r3}
   15878:	ldr	r3, [sp, #24]
   1587c:	ldm	ip, {r0, r1}
   15880:	ldrsh	r3, [r3]
   15884:	stm	lr, {r0, r1}
   15888:	add	r7, r3, r7
   1588c:	cmp	r7, #112	; 0x70
   15890:	bhi	158ac <__snprintf_chk@plt+0x44c0>
   15894:	add	r7, fp, r7
   15898:	add	r2, r7, #2256	; 0x8d0
   1589c:	ldrsb	r2, [r2, #4]
   158a0:	cmp	r2, r3
   158a4:	ldrbeq	r7, [r7, #2376]	; 0x948
   158a8:	beq	1504c <__snprintf_chk@plt+0x3c60>
   158ac:	add	sl, fp, sl
   158b0:	add	sl, sl, #2816	; 0xb00
   158b4:	ldrsb	r7, [sl, #4]
   158b8:	b	1504c <__snprintf_chk@plt+0x3c60>
   158bc:	mov	r2, #10
   158c0:	cmp	fp, #0
   158c4:	umull	r0, r1, sl, r2
   158c8:	strd	r0, [sp, #56]	; 0x38
   158cc:	umull	r0, r1, r2, fp
   158d0:	strd	r0, [sp, #16]
   158d4:	bge	158f4 <__snprintf_chk@plt+0x4508>
   158d8:	ldr	r2, [sp, #16]
   158dc:	mov	r1, #10
   158e0:	subs	r2, r2, lr
   158e4:	str	r2, [sp, #16]
   158e8:	ldr	r2, [sp, #20]
   158ec:	sbc	r2, r2, r1
   158f0:	str	r2, [sp, #20]
   158f4:	ldr	r2, [sp, #16]
   158f8:	ldr	r1, [sp, #60]	; 0x3c
   158fc:	mov	r0, #0
   15900:	adds	r1, r2, r1
   15904:	ldr	r2, [sp, #20]
   15908:	adc	r0, r2, r0
   1590c:	cmp	r0, r1, asr #31
   15910:	bne	17fbc <__snprintf_chk@plt+0x6bd0>
   15914:	ldr	r0, [sp, #56]	; 0x38
   15918:	b	155e8 <__snprintf_chk@plt+0x41fc>
   1591c:	ldr	lr, [sp, #36]	; 0x24
   15920:	ldrd	r4, [r9, #40]	; 0x28
   15924:	ldr	r1, [r9, #48]	; 0x30
   15928:	ldrd	r2, [lr, #136]	; 0x88
   1592c:	ldr	r0, [lr, #144]	; 0x90
   15930:	mov	ip, lr
   15934:	strd	r2, [sp, #24]
   15938:	ldrd	r2, [lr, #128]	; 0x80
   1593c:	adds	r1, r0, r1
   15940:	movvs	ip, #1
   15944:	strd	r2, [sp, #96]	; 0x60
   15948:	ldrd	r2, [lr, #120]	; 0x78
   1594c:	movvc	ip, #0
   15950:	str	r1, [lr, #144]	; 0x90
   15954:	strd	r2, [sp, #152]	; 0x98
   15958:	ldrd	r2, [sp, #24]
   1595c:	adds	r0, r2, r4
   15960:	adcs	r1, r3, r5
   15964:	ldrd	r4, [sp, #96]	; 0x60
   15968:	strd	r0, [lr, #136]	; 0x88
   1596c:	ldrd	r0, [r9, #32]
   15970:	movvs	r7, #1
   15974:	movvc	r7, #0
   15978:	adds	r2, r4, r0
   1597c:	adcs	r3, r5, r1
   15980:	ldrd	r0, [lr, #112]	; 0x70
   15984:	ldrd	r4, [sp, #152]	; 0x98
   15988:	orr	r7, ip, r7
   1598c:	strd	r0, [sp, #24]
   15990:	ldrd	r0, [r9, #24]
   15994:	mov	ip, lr
   15998:	strd	r2, [lr, #128]	; 0x80
   1599c:	movvs	lr, #1
   159a0:	movvc	lr, #0
   159a4:	adds	r2, r4, r0
   159a8:	adcs	r3, r5, r1
   159ac:	ldrd	r4, [ip, #104]	; 0x68
   159b0:	ldrd	r0, [sp, #24]
   159b4:	orr	lr, r7, lr
   159b8:	strd	r4, [sp, #96]	; 0x60
   159bc:	ldrd	r4, [r9, #16]
   159c0:	movvs	r7, #1
   159c4:	movvc	r7, #0
   159c8:	strd	r2, [ip, #120]	; 0x78
   159cc:	adds	r2, r0, r4
   159d0:	adcs	r3, r1, r5
   159d4:	ldrd	r4, [sp, #96]	; 0x60
   159d8:	ldrd	r0, [r9, #8]
   159dc:	orr	lr, lr, r7
   159e0:	strd	r2, [ip, #112]	; 0x70
   159e4:	movvs	r7, #1
   159e8:	movvc	r7, #0
   159ec:	adds	r2, r4, r0
   159f0:	adcs	r3, r5, r1
   159f4:	ldrd	r0, [r9]
   159f8:	ldrd	r4, [ip, #96]	; 0x60
   159fc:	orr	lr, lr, r7
   15a00:	strd	r2, [sp, #24]
   15a04:	movvs	r7, #1
   15a08:	movvc	r7, #0
   15a0c:	adds	r4, r4, r0
   15a10:	adcs	r5, r5, r1
   15a14:	ldrd	r2, [sp, #24]
   15a18:	orrvc	r1, lr, r7
   15a1c:	movvs	r1, #1
   15a20:	cmp	r1, #0
   15a24:	strd	r2, [ip, #104]	; 0x68
   15a28:	strd	r4, [ip, #96]	; 0x60
   15a2c:	bne	150b0 <__snprintf_chk@plt+0x3cc4>
   15a30:	sub	r2, r9, #56	; 0x38
   15a34:	mov	r3, #1
   15a38:	str	r2, [sp, #96]	; 0x60
   15a3c:	sub	r2, sl, #2
   15a40:	str	r2, [sp, #24]
   15a44:	strb	r3, [ip, #153]	; 0x99
   15a48:	mvn	r7, #92	; 0x5c
   15a4c:	mov	sl, #16
   15a50:	b	15800 <__snprintf_chk@plt+0x4414>
   15a54:	mov	r2, #56	; 0x38
   15a58:	mov	r1, #0
   15a5c:	ldr	r0, [sp, #92]	; 0x5c
   15a60:	bl	112f0 <memset@plt>
   15a64:	ldr	r3, [r9, #-56]	; 0xffffffc8
   15a68:	sub	r1, sl, #4
   15a6c:	mov	r0, r3
   15a70:	str	r1, [sp, #24]
   15a74:	asr	r1, r3, #31
   15a78:	ldr	r3, [r9, #-52]	; 0xffffffcc
   15a7c:	mov	r2, #0
   15a80:	str	r3, [sp, #40]	; 0x28
   15a84:	sub	r3, r9, #112	; 0x70
   15a88:	str	r2, [sp, #64]	; 0x40
   15a8c:	str	r2, [sp, #56]	; 0x38
   15a90:	strd	r0, [sp, #48]	; 0x30
   15a94:	str	r2, [sp, #68]	; 0x44
   15a98:	str	r2, [sp, #76]	; 0x4c
   15a9c:	str	r2, [sp, #84]	; 0x54
   15aa0:	str	r2, [sp, #72]	; 0x48
   15aa4:	str	r2, [sp, #80]	; 0x50
   15aa8:	str	r2, [sp, #88]	; 0x58
   15aac:	str	r3, [sp, #96]	; 0x60
   15ab0:	mvn	r7, #92	; 0x5c
   15ab4:	mov	sl, #17
   15ab8:	b	15800 <__snprintf_chk@plt+0x4414>
   15abc:	cmp	r2, #9
   15ac0:	bhi	1750c <__snprintf_chk@plt+0x6120>
   15ac4:	cmp	r0, #48	; 0x30
   15ac8:	bne	15ae4 <__snprintf_chk@plt+0x46f8>
   15acc:	ldrb	r2, [r4, #1]!
   15ad0:	sub	r1, r2, #48	; 0x30
   15ad4:	cmp	r1, #9
   15ad8:	bhi	1750c <__snprintf_chk@plt+0x6120>
   15adc:	cmp	r2, #48	; 0x30
   15ae0:	beq	15acc <__snprintf_chk@plt+0x46e0>
   15ae4:	ldrb	ip, [r4]
   15ae8:	add	r3, r3, #1
   15aec:	sub	ip, ip, #48	; 0x30
   15af0:	b	1554c <__snprintf_chk@plt+0x4160>
   15af4:	mov	r2, #56	; 0x38
   15af8:	mov	r1, #0
   15afc:	ldr	r0, [sp, #92]	; 0x5c
   15b00:	bl	112f0 <memset@plt>
   15b04:	mov	r1, r9
   15b08:	mov	r0, #0
   15b0c:	ldrd	r2, [r1], #-56	; 0xffffffc8
   15b10:	sub	ip, sl, #2
   15b14:	str	ip, [sp, #24]
   15b18:	str	r1, [sp, #96]	; 0x60
   15b1c:	mov	r1, #0
   15b20:	strd	r2, [sp, #76]	; 0x4c
   15b24:	mov	r3, #0
   15b28:	strd	r0, [sp, #48]	; 0x30
   15b2c:	str	r0, [sp, #64]	; 0x40
   15b30:	str	r1, [sp, #56]	; 0x38
   15b34:	str	r0, [sp, #68]	; 0x44
   15b38:	str	r1, [sp, #72]	; 0x48
   15b3c:	str	r0, [sp, #84]	; 0x54
   15b40:	str	r1, [sp, #88]	; 0x58
   15b44:	mvn	r7, #92	; 0x5c
   15b48:	mov	sl, #17
   15b4c:	str	r3, [sp, #40]	; 0x28
   15b50:	b	15800 <__snprintf_chk@plt+0x4414>
   15b54:	mov	r2, #56	; 0x38
   15b58:	mov	r1, #0
   15b5c:	ldr	r0, [sp, #92]	; 0x5c
   15b60:	bl	112f0 <memset@plt>
   15b64:	ldr	r0, [r9, #-48]	; 0xffffffd0
   15b68:	ldr	r2, [r9, #-44]	; 0xffffffd4
   15b6c:	ldr	r3, [r9]
   15b70:	mov	r1, #0
   15b74:	cmp	r2, r0, asr #31
   15b78:	str	r1, [sp, #40]	; 0x28
   15b7c:	ldr	ip, [r9, #4]
   15b80:	asr	r1, r3, #31
   15b84:	bne	17b64 <__snprintf_chk@plt+0x6778>
   15b88:	cmp	r1, ip
   15b8c:	bne	17af4 <__snprintf_chk@plt+0x6708>
   15b90:	smull	r2, r3, r0, r3
   15b94:	strd	r2, [sp, #136]	; 0x88
   15b98:	ldrd	r0, [sp, #136]	; 0x88
   15b9c:	ldr	r3, [sp, #40]	; 0x28
   15ba0:	cmp	r3, #0
   15ba4:	str	r0, [sp, #76]	; 0x4c
   15ba8:	str	r1, [sp, #80]	; 0x50
   15bac:	bne	150b0 <__snprintf_chk@plt+0x3cc4>
   15bb0:	sub	r2, r9, #112	; 0x70
   15bb4:	mov	r0, #0
   15bb8:	mov	r1, #0
   15bbc:	str	r2, [sp, #96]	; 0x60
   15bc0:	sub	r2, sl, #4
   15bc4:	strd	r0, [sp, #48]	; 0x30
   15bc8:	str	r2, [sp, #24]
   15bcc:	str	r0, [sp, #64]	; 0x40
   15bd0:	str	r1, [sp, #56]	; 0x38
   15bd4:	str	r0, [sp, #68]	; 0x44
   15bd8:	str	r1, [sp, #72]	; 0x48
   15bdc:	str	r0, [sp, #84]	; 0x54
   15be0:	str	r1, [sp, #88]	; 0x58
   15be4:	mvn	r7, #92	; 0x5c
   15be8:	mov	sl, #17
   15bec:	b	15800 <__snprintf_chk@plt+0x4414>
   15bf0:	mov	r4, #0
   15bf4:	mov	r5, #0
   15bf8:	sub	r3, sl, #4
   15bfc:	mov	r2, #56	; 0x38
   15c00:	mov	r1, #0
   15c04:	ldr	r0, [sp, #92]	; 0x5c
   15c08:	str	r3, [sp, #24]
   15c0c:	strd	r4, [sp, #48]	; 0x30
   15c10:	bl	112f0 <memset@plt>
   15c14:	ldr	r3, [r9, #-56]	; 0xffffffc8
   15c18:	str	r4, [sp, #68]	; 0x44
   15c1c:	str	r3, [sp, #64]	; 0x40
   15c20:	ldr	r3, [r9, #-52]	; 0xffffffcc
   15c24:	str	r5, [sp, #72]	; 0x48
   15c28:	str	r4, [sp, #76]	; 0x4c
   15c2c:	str	r5, [sp, #80]	; 0x50
   15c30:	str	r4, [sp, #84]	; 0x54
   15c34:	str	r5, [sp, #88]	; 0x58
   15c38:	str	r3, [sp, #56]	; 0x38
   15c3c:	sub	r3, r9, #112	; 0x70
   15c40:	str	r3, [sp, #96]	; 0x60
   15c44:	mov	r3, #0
   15c48:	mvn	r7, #92	; 0x5c
   15c4c:	mov	sl, #17
   15c50:	str	r3, [sp, #40]	; 0x28
   15c54:	b	15800 <__snprintf_chk@plt+0x4414>
   15c58:	mov	r4, #0
   15c5c:	mov	r5, #0
   15c60:	sub	r3, r9, #56	; 0x38
   15c64:	str	r3, [sp, #96]	; 0x60
   15c68:	mov	r2, #56	; 0x38
   15c6c:	sub	r3, sl, #2
   15c70:	mov	r1, #0
   15c74:	ldr	r0, [sp, #92]	; 0x5c
   15c78:	strd	r4, [sp, #48]	; 0x30
   15c7c:	str	r3, [sp, #24]
   15c80:	bl	112f0 <memset@plt>
   15c84:	str	r4, [sp, #64]	; 0x40
   15c88:	str	r5, [sp, #56]	; 0x38
   15c8c:	str	r4, [sp, #76]	; 0x4c
   15c90:	str	r5, [sp, #80]	; 0x50
   15c94:	str	r4, [sp, #84]	; 0x54
   15c98:	str	r5, [sp, #88]	; 0x58
   15c9c:	mov	r4, #1
   15ca0:	mov	r5, #0
   15ca4:	mov	r3, #0
   15ca8:	mvn	r7, #92	; 0x5c
   15cac:	mov	sl, #17
   15cb0:	str	r3, [sp, #40]	; 0x28
   15cb4:	strd	r4, [sp, #68]	; 0x44
   15cb8:	b	15800 <__snprintf_chk@plt+0x4414>
   15cbc:	mov	r4, #0
   15cc0:	mov	r5, #0
   15cc4:	sub	r3, sl, #4
   15cc8:	mov	r2, #56	; 0x38
   15ccc:	mov	r1, #0
   15cd0:	ldr	r0, [sp, #92]	; 0x5c
   15cd4:	str	r3, [sp, #24]
   15cd8:	strd	r4, [sp, #48]	; 0x30
   15cdc:	bl	112f0 <memset@plt>
   15ce0:	ldr	r3, [r9, #-48]	; 0xffffffd0
   15ce4:	str	r4, [sp, #64]	; 0x40
   15ce8:	str	r3, [sp, #84]	; 0x54
   15cec:	ldr	r3, [r9, #-44]	; 0xffffffd4
   15cf0:	str	r5, [sp, #56]	; 0x38
   15cf4:	str	r4, [sp, #68]	; 0x44
   15cf8:	str	r5, [sp, #72]	; 0x48
   15cfc:	str	r4, [sp, #76]	; 0x4c
   15d00:	str	r5, [sp, #80]	; 0x50
   15d04:	str	r3, [sp, #88]	; 0x58
   15d08:	b	15c3c <__snprintf_chk@plt+0x4850>
   15d0c:	mov	r4, #0
   15d10:	mov	r5, #0
   15d14:	sub	r3, sl, #4
   15d18:	mov	r2, #56	; 0x38
   15d1c:	mov	r1, #0
   15d20:	ldr	r0, [sp, #92]	; 0x5c
   15d24:	str	r3, [sp, #24]
   15d28:	strd	r4, [sp, #48]	; 0x30
   15d2c:	bl	112f0 <memset@plt>
   15d30:	ldr	r3, [r9, #-56]	; 0xffffffc8
   15d34:	str	r4, [sp, #64]	; 0x40
   15d38:	str	r3, [sp, #84]	; 0x54
   15d3c:	str	r5, [sp, #56]	; 0x38
   15d40:	str	r4, [sp, #68]	; 0x44
   15d44:	str	r5, [sp, #72]	; 0x48
   15d48:	str	r4, [sp, #76]	; 0x4c
   15d4c:	str	r5, [sp, #80]	; 0x50
   15d50:	ldr	r3, [r9, #-52]	; 0xffffffcc
   15d54:	b	15d04 <__snprintf_chk@plt+0x4918>
   15d58:	ldr	r4, [sp, #36]	; 0x24
   15d5c:	ldm	r9, {r0, r1}
   15d60:	add	r3, r4, #88	; 0x58
   15d64:	mov	ip, #1
   15d68:	stm	r3, {r0, r1}
   15d6c:	mov	r2, #5
   15d70:	ldr	r1, [pc, #440]	; 15f30 <__snprintf_chk@plt+0x4b44>
   15d74:	strb	ip, [r4, #152]	; 0x98
   15d78:	mov	r0, #0
   15d7c:	bl	1114c <dcgettext@plt>
   15d80:	ldrb	r3, [r4, #181]	; 0xb5
   15d84:	sub	r2, sl, #4
   15d88:	str	r2, [sp, #24]
   15d8c:	cmp	r3, #0
   15d90:	sub	r2, r9, #112	; 0x70
   15d94:	mov	r1, r4
   15d98:	str	r2, [sp, #96]	; 0x60
   15d9c:	mvneq	r7, #92	; 0x5c
   15da0:	moveq	sl, #2
   15da4:	beq	15800 <__snprintf_chk@plt+0x4414>
   15da8:	bl	14b34 <__snprintf_chk@plt+0x3748>
   15dac:	mvn	r7, #92	; 0x5c
   15db0:	mov	sl, #2
   15db4:	b	15800 <__snprintf_chk@plt+0x4414>
   15db8:	sub	r3, r9, #48	; 0x30
   15dbc:	ldr	r4, [sp, #36]	; 0x24
   15dc0:	ldm	r3, {r0, r1, r2, r3}
   15dc4:	sub	ip, r9, #56	; 0x38
   15dc8:	stm	sp, {r0, r1, r2, r3}
   15dcc:	mov	r0, r4
   15dd0:	ldm	ip, {r2, r3}
   15dd4:	bl	14260 <__snprintf_chk@plt+0x2e74>
   15dd8:	mov	lr, r4
   15ddc:	ldr	r0, [r4, #144]	; 0x90
   15de0:	ldrd	r2, [lr, #136]	; 0x88
   15de4:	mov	ip, r4
   15de8:	ldr	r1, [r9, #48]	; 0x30
   15dec:	strd	r2, [sp, #24]
   15df0:	ldrd	r2, [lr, #128]	; 0x80
   15df4:	ldrd	r4, [r9, #40]	; 0x28
   15df8:	adds	r1, r0, r1
   15dfc:	strd	r2, [sp, #96]	; 0x60
   15e00:	ldrd	r2, [lr, #120]	; 0x78
   15e04:	movvs	ip, #1
   15e08:	movvc	ip, #0
   15e0c:	strd	r2, [sp, #152]	; 0x98
   15e10:	ldrd	r2, [sp, #24]
   15e14:	str	r1, [lr, #144]	; 0x90
   15e18:	adds	r0, r2, r4
   15e1c:	adcs	r1, r3, r5
   15e20:	ldrd	r4, [sp, #96]	; 0x60
   15e24:	strd	r0, [lr, #136]	; 0x88
   15e28:	ldrd	r0, [r9, #32]
   15e2c:	movvs	r7, #1
   15e30:	movvc	r7, #0
   15e34:	adds	r2, r4, r0
   15e38:	adcs	r3, r5, r1
   15e3c:	ldrd	r0, [lr, #112]	; 0x70
   15e40:	ldrd	r4, [sp, #152]	; 0x98
   15e44:	orr	r7, ip, r7
   15e48:	strd	r0, [sp, #24]
   15e4c:	ldrd	r0, [r9, #24]
   15e50:	mov	ip, lr
   15e54:	strd	r2, [lr, #128]	; 0x80
   15e58:	movvs	lr, #1
   15e5c:	movvc	lr, #0
   15e60:	adds	r2, r4, r0
   15e64:	adcs	r3, r5, r1
   15e68:	ldrd	r4, [ip, #104]	; 0x68
   15e6c:	ldrd	r0, [sp, #24]
   15e70:	orr	lr, r7, lr
   15e74:	strd	r4, [sp, #96]	; 0x60
   15e78:	ldrd	r4, [r9, #16]
   15e7c:	movvs	r7, #1
   15e80:	movvc	r7, #0
   15e84:	strd	r2, [ip, #120]	; 0x78
   15e88:	adds	r2, r0, r4
   15e8c:	adcs	r3, r1, r5
   15e90:	ldrd	r4, [sp, #96]	; 0x60
   15e94:	ldrd	r0, [r9, #8]
   15e98:	orr	lr, lr, r7
   15e9c:	strd	r2, [ip, #112]	; 0x70
   15ea0:	movvs	r7, #1
   15ea4:	movvc	r7, #0
   15ea8:	adds	r2, r4, r0
   15eac:	adcs	r3, r5, r1
   15eb0:	ldrd	r0, [r9]
   15eb4:	ldrd	r4, [ip, #96]	; 0x60
   15eb8:	orr	lr, lr, r7
   15ebc:	strd	r2, [sp, #24]
   15ec0:	movvs	r7, #1
   15ec4:	movvc	r7, #0
   15ec8:	adds	r4, r4, r0
   15ecc:	adcs	r5, r5, r1
   15ed0:	ldrd	r2, [sp, #24]
   15ed4:	orrvc	r1, lr, r7
   15ed8:	movvs	r1, #1
   15edc:	cmp	r1, #0
   15ee0:	strd	r2, [ip, #104]	; 0x68
   15ee4:	strd	r4, [ip, #96]	; 0x60
   15ee8:	bne	150b0 <__snprintf_chk@plt+0x3cc4>
   15eec:	sub	r2, r9, #112	; 0x70
   15ef0:	mov	r3, #1
   15ef4:	str	r2, [sp, #96]	; 0x60
   15ef8:	sub	r2, sl, #4
   15efc:	str	r2, [sp, #24]
   15f00:	strb	r3, [ip, #153]	; 0x99
   15f04:	mvn	r7, #92	; 0x5c
   15f08:	mov	sl, #24
   15f0c:	b	15800 <__snprintf_chk@plt+0x4414>
   15f10:	andeq	r4, r3, r8, lsl #30
   15f14:	andeq	r2, r2, r0, asr fp
   15f18:	andeq	r0, r0, r5, lsl r1
   15f1c:	andeq	r0, r0, r3, lsl #2
   15f20:	andeq	r0, r0, r2, lsl r1
   15f24:	andeq	r0, r0, r3, lsl r1
   15f28:	andeq	r2, r2, ip, ror #29
   15f2c:	andeq	r3, r2, r8, asr #15
   15f30:	andeq	r3, r2, r8, lsl #16
   15f34:	andeq	r3, r2, ip, asr #16
   15f38:	andeq	r3, r2, r4, asr #16
   15f3c:	andeq	r3, r2, r4, lsr r8
   15f40:	andeq	r1, r2, ip, lsl #10
   15f44:	andeq	r3, r2, r0, ror #26
   15f48:	andeq	r3, r2, r8, lsr #16
   15f4c:	andeq	r6, r0, r0, ror r2
   15f50:	andeq	r3, r2, r8, lsr r8
   15f54:	mov	r2, #56	; 0x38
   15f58:	mov	r1, #0
   15f5c:	ldr	r0, [sp, #92]	; 0x5c
   15f60:	bl	112f0 <memset@plt>
   15f64:	ldr	r4, [r9, #-56]	; 0xffffffc8
   15f68:	ldr	r7, [r9, #-52]	; 0xffffffcc
   15f6c:	ldr	r3, [r9]
   15f70:	mov	r2, #0
   15f74:	cmp	r7, r4, asr #31
   15f78:	str	r2, [sp, #48]	; 0x30
   15f7c:	ldr	ip, [r9, #4]
   15f80:	asr	r2, r3, #31
   15f84:	bne	17b84 <__snprintf_chk@plt+0x6798>
   15f88:	cmp	r2, ip
   15f8c:	bne	179e8 <__snprintf_chk@plt+0x65fc>
   15f90:	smull	r2, r3, r4, r3
   15f94:	strd	r2, [sp, #128]	; 0x80
   15f98:	ldrd	r0, [sp, #128]	; 0x80
   15f9c:	ldr	r3, [sp, #48]	; 0x30
   15fa0:	cmp	r3, #0
   15fa4:	str	r0, [sp, #76]	; 0x4c
   15fa8:	str	r1, [sp, #80]	; 0x50
   15fac:	bne	150b0 <__snprintf_chk@plt+0x3cc4>
   15fb0:	sub	r2, r9, #112	; 0x70
   15fb4:	mov	r0, #0
   15fb8:	mov	r1, #0
   15fbc:	str	r2, [sp, #96]	; 0x60
   15fc0:	sub	r2, sl, #4
   15fc4:	strd	r0, [sp, #48]	; 0x30
   15fc8:	str	r2, [sp, #24]
   15fcc:	str	r3, [sp, #40]	; 0x28
   15fd0:	b	15bcc <__snprintf_chk@plt+0x47e0>
   15fd4:	mov	r4, #0
   15fd8:	mov	r5, #0
   15fdc:	sub	r3, r9, #56	; 0x38
   15fe0:	str	r3, [sp, #96]	; 0x60
   15fe4:	mov	r2, #56	; 0x38
   15fe8:	sub	r3, sl, #2
   15fec:	mov	r1, #0
   15ff0:	ldr	r0, [sp, #92]	; 0x5c
   15ff4:	strd	r4, [sp, #48]	; 0x30
   15ff8:	str	r3, [sp, #24]
   15ffc:	bl	112f0 <memset@plt>
   16000:	str	r4, [sp, #64]	; 0x40
   16004:	str	r5, [sp, #56]	; 0x38
   16008:	str	r4, [sp, #68]	; 0x44
   1600c:	str	r5, [sp, #72]	; 0x48
   16010:	str	r4, [sp, #76]	; 0x4c
   16014:	str	r5, [sp, #80]	; 0x50
   16018:	mov	r4, #1
   1601c:	mov	r5, #0
   16020:	mov	r3, #0
   16024:	mvn	r7, #92	; 0x5c
   16028:	mov	sl, #17
   1602c:	str	r3, [sp, #40]	; 0x28
   16030:	strd	r4, [sp, #84]	; 0x54
   16034:	b	15800 <__snprintf_chk@plt+0x4414>
   16038:	mov	r4, #0
   1603c:	mov	r5, #0
   16040:	sub	r3, r9, #56	; 0x38
   16044:	str	r3, [sp, #96]	; 0x60
   16048:	mov	r2, #56	; 0x38
   1604c:	sub	r3, sl, #2
   16050:	mov	r1, #0
   16054:	ldr	r0, [sp, #92]	; 0x5c
   16058:	str	r3, [sp, #24]
   1605c:	strd	r4, [sp, #48]	; 0x30
   16060:	bl	112f0 <memset@plt>
   16064:	mov	r3, #0
   16068:	str	r3, [sp, #40]	; 0x28
   1606c:	mov	r3, #1
   16070:	str	r3, [sp, #64]	; 0x40
   16074:	mov	r3, #0
   16078:	str	r4, [sp, #68]	; 0x44
   1607c:	str	r5, [sp, #72]	; 0x48
   16080:	str	r4, [sp, #76]	; 0x4c
   16084:	str	r5, [sp, #80]	; 0x50
   16088:	str	r4, [sp, #84]	; 0x54
   1608c:	str	r5, [sp, #88]	; 0x58
   16090:	mvn	r7, #92	; 0x5c
   16094:	mov	sl, #17
   16098:	str	r3, [sp, #56]	; 0x38
   1609c:	b	15800 <__snprintf_chk@plt+0x4414>
   160a0:	mov	r4, #0
   160a4:	mov	r5, #0
   160a8:	sub	r3, sl, #4
   160ac:	mov	r2, #56	; 0x38
   160b0:	mov	r1, #0
   160b4:	ldr	r0, [sp, #92]	; 0x5c
   160b8:	str	r3, [sp, #24]
   160bc:	strd	r4, [sp, #48]	; 0x30
   160c0:	bl	112f0 <memset@plt>
   160c4:	ldr	r3, [r9, #-48]	; 0xffffffd0
   160c8:	str	r4, [sp, #68]	; 0x44
   160cc:	str	r3, [sp, #64]	; 0x40
   160d0:	ldr	r3, [r9, #-44]	; 0xffffffd4
   160d4:	str	r5, [sp, #72]	; 0x48
   160d8:	str	r4, [sp, #76]	; 0x4c
   160dc:	str	r5, [sp, #80]	; 0x50
   160e0:	str	r4, [sp, #84]	; 0x54
   160e4:	str	r5, [sp, #88]	; 0x58
   160e8:	str	r3, [sp, #56]	; 0x38
   160ec:	b	15c3c <__snprintf_chk@plt+0x4850>
   160f0:	mov	r1, #0
   160f4:	sub	r3, sl, #4
   160f8:	mov	r2, #56	; 0x38
   160fc:	ldr	r0, [sp, #92]	; 0x5c
   16100:	mov	r4, r1
   16104:	str	r3, [sp, #24]
   16108:	str	r1, [sp, #64]	; 0x40
   1610c:	mov	r5, r1
   16110:	str	r1, [sp, #56]	; 0x38
   16114:	bl	112f0 <memset@plt>
   16118:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   1611c:	str	r4, [sp, #68]	; 0x44
   16120:	str	r4, [sp, #76]	; 0x4c
   16124:	str	r4, [sp, #84]	; 0x54
   16128:	str	r4, [sp, #72]	; 0x48
   1612c:	str	r4, [sp, #80]	; 0x50
   16130:	str	r4, [sp, #88]	; 0x58
   16134:	strd	r2, [sp, #48]	; 0x30
   16138:	sub	r3, r9, #112	; 0x70
   1613c:	str	r3, [sp, #96]	; 0x60
   16140:	mvn	r7, #92	; 0x5c
   16144:	mov	sl, #17
   16148:	str	r5, [sp, #40]	; 0x28
   1614c:	b	15800 <__snprintf_chk@plt+0x4414>
   16150:	mov	r4, #0
   16154:	mov	r5, #0
   16158:	sub	r3, sl, #4
   1615c:	mov	r2, #56	; 0x38
   16160:	mov	r1, #0
   16164:	ldr	r0, [sp, #92]	; 0x5c
   16168:	str	r3, [sp, #24]
   1616c:	strd	r4, [sp, #48]	; 0x30
   16170:	bl	112f0 <memset@plt>
   16174:	ldr	r3, [r9, #-48]	; 0xffffffd0
   16178:	str	r4, [sp, #64]	; 0x40
   1617c:	str	r3, [sp, #68]	; 0x44
   16180:	ldr	r3, [r9, #-44]	; 0xffffffd4
   16184:	str	r5, [sp, #56]	; 0x38
   16188:	str	r4, [sp, #76]	; 0x4c
   1618c:	str	r5, [sp, #80]	; 0x50
   16190:	str	r4, [sp, #84]	; 0x54
   16194:	str	r5, [sp, #88]	; 0x58
   16198:	str	r3, [sp, #72]	; 0x48
   1619c:	b	15c3c <__snprintf_chk@plt+0x4850>
   161a0:	mov	r4, #0
   161a4:	mov	r5, #0
   161a8:	sub	r3, sl, #4
   161ac:	mov	r2, #56	; 0x38
   161b0:	mov	r1, #0
   161b4:	ldr	r0, [sp, #92]	; 0x5c
   161b8:	str	r3, [sp, #24]
   161bc:	strd	r4, [sp, #48]	; 0x30
   161c0:	bl	112f0 <memset@plt>
   161c4:	ldr	r3, [r9, #-56]	; 0xffffffc8
   161c8:	str	r4, [sp, #64]	; 0x40
   161cc:	str	r3, [sp, #68]	; 0x44
   161d0:	ldr	r3, [r9, #-52]	; 0xffffffcc
   161d4:	str	r5, [sp, #56]	; 0x38
   161d8:	str	r4, [sp, #76]	; 0x4c
   161dc:	str	r5, [sp, #80]	; 0x50
   161e0:	str	r4, [sp, #84]	; 0x54
   161e4:	str	r5, [sp, #88]	; 0x58
   161e8:	str	r3, [sp, #72]	; 0x48
   161ec:	b	15c3c <__snprintf_chk@plt+0x4850>
   161f0:	sub	r2, r9, #56	; 0x38
   161f4:	str	r2, [sp, #96]	; 0x60
   161f8:	sub	r2, sl, #2
   161fc:	str	r2, [sp, #24]
   16200:	ldr	r2, [sp, #36]	; 0x24
   16204:	ldr	r3, [pc, #-704]	; 15f4c <__snprintf_chk@plt+0x4b60>
   16208:	mvn	r7, #92	; 0x5c
   1620c:	str	r3, [r2, #24]
   16210:	mov	sl, #12
   16214:	b	15800 <__snprintf_chk@plt+0x4414>
   16218:	sub	r3, sl, #2
   1621c:	ldr	r2, [sp, #36]	; 0x24
   16220:	str	r3, [sp, #24]
   16224:	ldr	r3, [r9], #-56	; 0xffffffc8
   16228:	mvn	r7, #92	; 0x5c
   1622c:	str	r9, [sp, #96]	; 0x60
   16230:	str	r3, [r2, #24]
   16234:	mov	sl, #12
   16238:	b	15800 <__snprintf_chk@plt+0x4414>
   1623c:	ldr	r1, [sp, #36]	; 0x24
   16240:	mov	r2, #1
   16244:	sub	r0, r9, #112	; 0x70
   16248:	ldr	r3, [r1, #168]	; 0xa8
   1624c:	str	r0, [sp, #96]	; 0x60
   16250:	add	r3, r3, r2
   16254:	sub	r0, sl, #4
   16258:	str	r0, [sp, #24]
   1625c:	str	r3, [r1, #168]	; 0xa8
   16260:	str	r2, [r1, #20]
   16264:	mvn	r7, #92	; 0x5c
   16268:	mov	sl, #11
   1626c:	b	15800 <__snprintf_chk@plt+0x4414>
   16270:	sub	r3, sl, #2
   16274:	ldr	r2, [sp, #36]	; 0x24
   16278:	str	r3, [sp, #24]
   1627c:	ldr	r3, [r9], #-56	; 0xffffffc8
   16280:	mvn	r7, #92	; 0x5c
   16284:	str	r9, [sp, #96]	; 0x60
   16288:	str	r3, [r2, #20]
   1628c:	mov	sl, #11
   16290:	b	15800 <__snprintf_chk@plt+0x4414>
   16294:	ldr	r1, [sp, #36]	; 0x24
   16298:	ldr	r2, [r9, #-40]	; 0xffffffd8
   1629c:	ldrd	r4, [r9, #-48]	; 0xffffffd0
   162a0:	ldr	r3, [r1, #176]	; 0xb0
   162a4:	cmp	r2, #2
   162a8:	add	r3, r3, #1
   162ac:	str	r3, [r1, #176]	; 0xb0
   162b0:	ldrd	r2, [r9]
   162b4:	strd	r2, [sp, #96]	; 0x60
   162b8:	bgt	17634 <__snprintf_chk@plt+0x6248>
   162bc:	cmp	r2, #0
   162c0:	sbcs	r3, r3, #0
   162c4:	blt	17928 <__snprintf_chk@plt+0x653c>
   162c8:	cmp	r5, r4, asr #31
   162cc:	mov	lr, #0
   162d0:	bne	17d18 <__snprintf_chk@plt+0x692c>
   162d4:	mov	r3, #60	; 0x3c
   162d8:	smull	r4, r5, r4, r3
   162dc:	mov	r2, r4
   162e0:	mov	r3, r5
   162e4:	ldrb	ip, [r9, #-56]	; 0xffffffc8
   162e8:	mov	r1, r3
   162ec:	ldrd	r4, [sp, #96]	; 0x60
   162f0:	cmp	ip, #0
   162f4:	beq	178e0 <__snprintf_chk@plt+0x64f4>
   162f8:	subs	r2, r2, r4
   162fc:	sbcs	r3, r3, r5
   16300:	mov	r1, #0
   16304:	mov	r0, r2
   16308:	movvs	r1, #1
   1630c:	mov	r5, r3
   16310:	orrs	r3, lr, r1
   16314:	bne	150b0 <__snprintf_chk@plt+0x3cc4>
   16318:	adds	r3, r0, #1440	; 0x5a0
   1631c:	str	r3, [sp, #224]	; 0xe0
   16320:	adc	r3, r5, #0
   16324:	str	r3, [sp, #228]	; 0xe4
   16328:	ldrd	r2, [sp, #224]	; 0xe0
   1632c:	cmp	r3, #0
   16330:	cmpeq	r2, #2880	; 0xb40
   16334:	bhi	150b0 <__snprintf_chk@plt+0x3cc4>
   16338:	rsb	r2, r0, r0, lsl #4
   1633c:	sub	r3, r9, #112	; 0x70
   16340:	str	r3, [sp, #96]	; 0x60
   16344:	lsl	r3, r2, #2
   16348:	ldr	r2, [sp, #36]	; 0x24
   1634c:	mvn	r7, #26
   16350:	str	r3, [r2, #24]
   16354:	sub	r3, sl, #4
   16358:	str	r3, [sp, #24]
   1635c:	mov	sl, #10
   16360:	b	15800 <__snprintf_chk@plt+0x4414>
   16364:	sub	ip, sl, #12
   16368:	ldrd	r0, [r9, #-56]	; 0xffffffc8
   1636c:	str	ip, [sp, #24]
   16370:	ldr	ip, [sp, #36]	; 0x24
   16374:	sub	r3, r9, #272	; 0x110
   16378:	mov	r7, #20
   1637c:	ldrd	r2, [r3]
   16380:	strd	r0, [ip, #88]	; 0x58
   16384:	ldrd	r0, [r9, #-160]	; 0xffffff60
   16388:	strd	r2, [ip, #72]	; 0x48
   1638c:	mov	r3, #2
   16390:	strd	r0, [ip, #80]	; 0x50
   16394:	sub	r1, r9, #336	; 0x150
   16398:	str	r1, [sp, #96]	; 0x60
   1639c:	str	r3, [ip, #28]
   163a0:	mov	sl, #8
   163a4:	b	15800 <__snprintf_chk@plt+0x4414>
   163a8:	sub	ip, sl, #8
   163ac:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   163b0:	ldrd	r0, [r9, #-160]	; 0xffffff60
   163b4:	str	ip, [sp, #24]
   163b8:	ldr	ip, [sp, #36]	; 0x24
   163bc:	mov	r7, #20
   163c0:	mov	sl, #8
   163c4:	strd	r2, [ip, #80]	; 0x50
   163c8:	strd	r0, [ip, #72]	; 0x48
   163cc:	mov	r3, #0
   163d0:	mov	r2, #2
   163d4:	sub	r1, r9, #224	; 0xe0
   163d8:	str	r1, [sp, #96]	; 0x60
   163dc:	str	r3, [ip, #88]	; 0x58
   163e0:	str	r3, [ip, #92]	; 0x5c
   163e4:	str	r2, [ip, #28]
   163e8:	b	15800 <__snprintf_chk@plt+0x4414>
   163ec:	ldr	r0, [sp, #36]	; 0x24
   163f0:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   163f4:	mov	r4, #0
   163f8:	mov	r5, #0
   163fc:	mov	r1, #0
   16400:	sub	ip, sl, #4
   16404:	strd	r2, [r0, #72]	; 0x48
   16408:	mov	r3, #2
   1640c:	sub	r2, r9, #112	; 0x70
   16410:	strd	r4, [r0, #80]	; 0x50
   16414:	str	ip, [sp, #24]
   16418:	str	r2, [sp, #96]	; 0x60
   1641c:	str	r1, [r0, #88]	; 0x58
   16420:	str	r1, [r0, #92]	; 0x5c
   16424:	str	r3, [r0, #28]
   16428:	mov	r7, #20
   1642c:	mov	sl, #8
   16430:	b	15800 <__snprintf_chk@plt+0x4414>
   16434:	mov	r1, #0
   16438:	mov	r4, r1
   1643c:	sub	r3, sl, #4
   16440:	mov	r2, #56	; 0x38
   16444:	ldr	r0, [sp, #92]	; 0x5c
   16448:	str	r3, [sp, #24]
   1644c:	str	r1, [sp, #64]	; 0x40
   16450:	mov	r5, r1
   16454:	str	r1, [sp, #56]	; 0x38
   16458:	bl	112f0 <memset@plt>
   1645c:	str	r4, [sp, #68]	; 0x44
   16460:	str	r4, [sp, #76]	; 0x4c
   16464:	str	r4, [sp, #84]	; 0x54
   16468:	str	r4, [sp, #72]	; 0x48
   1646c:	str	r4, [sp, #80]	; 0x50
   16470:	str	r4, [sp, #88]	; 0x58
   16474:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   16478:	b	16134 <__snprintf_chk@plt+0x4d48>
   1647c:	mov	r3, r9
   16480:	ldr	r0, [sp, #36]	; 0x24
   16484:	ldr	r1, [r3], #-112	; 0xffffff90
   16488:	ldrd	r4, [r9, #-48]	; 0xffffffd0
   1648c:	str	r3, [sp, #96]	; 0x60
   16490:	mov	r2, #0
   16494:	mov	r3, #0
   16498:	str	r1, [r0, #28]
   1649c:	strd	r2, [r0, #80]	; 0x50
   164a0:	mov	r1, #0
   164a4:	sub	r3, sl, #4
   164a8:	str	r3, [sp, #24]
   164ac:	strd	r4, [r0, #72]	; 0x48
   164b0:	str	r1, [r0, #88]	; 0x58
   164b4:	str	r1, [r0, #92]	; 0x5c
   164b8:	mvn	r7, #92	; 0x5c
   164bc:	mov	sl, #7
   164c0:	b	15800 <__snprintf_chk@plt+0x4414>
   164c4:	ldr	r1, [pc, #-1432]	; 15f34 <__snprintf_chk@plt+0x4b48>
   164c8:	mov	r2, #5
   164cc:	mov	r0, #0
   164d0:	bl	1114c <dcgettext@plt>
   164d4:	ldr	r1, [sp, #36]	; 0x24
   164d8:	sub	r2, r9, #56	; 0x38
   164dc:	str	r2, [sp, #96]	; 0x60
   164e0:	ldrb	r3, [r1, #181]	; 0xb5
   164e4:	sub	r2, sl, #2
   164e8:	str	r2, [sp, #24]
   164ec:	cmp	r3, #0
   164f0:	beq	1744c <__snprintf_chk@plt+0x6060>
   164f4:	bl	147b8 <__snprintf_chk@plt+0x33cc>
   164f8:	mvn	r7, #92	; 0x5c
   164fc:	mov	sl, #4
   16500:	b	15800 <__snprintf_chk@plt+0x4414>
   16504:	ldr	r1, [pc, #-1492]	; 15f38 <__snprintf_chk@plt+0x4b4c>
   16508:	mov	r2, #5
   1650c:	mov	r0, #0
   16510:	bl	1114c <dcgettext@plt>
   16514:	ldr	r1, [sp, #36]	; 0x24
   16518:	ldrb	r3, [r1, #181]	; 0xb5
   1651c:	sub	r2, r9, #56	; 0x38
   16520:	str	r2, [sp, #96]	; 0x60
   16524:	cmp	r3, #0
   16528:	sub	r2, sl, #2
   1652c:	str	r2, [sp, #24]
   16530:	beq	1744c <__snprintf_chk@plt+0x6060>
   16534:	bl	14b34 <__snprintf_chk@plt+0x3748>
   16538:	mvn	r7, #92	; 0x5c
   1653c:	mov	sl, #4
   16540:	b	15800 <__snprintf_chk@plt+0x4414>
   16544:	mov	r2, #5
   16548:	ldr	r1, [pc, #-1536]	; 15f50 <__snprintf_chk@plt+0x4b64>
   1654c:	b	164cc <__snprintf_chk@plt+0x50e0>
   16550:	ldr	r4, [sp, #36]	; 0x24
   16554:	ldr	r1, [pc, #-1568]	; 15f3c <__snprintf_chk@plt+0x4b50>
   16558:	mov	r2, #5
   1655c:	ldr	r3, [r4, #160]	; 0xa0
   16560:	mov	r0, #0
   16564:	add	r3, r3, #1
   16568:	str	r3, [r4, #160]	; 0xa0
   1656c:	bl	1114c <dcgettext@plt>
   16570:	mov	r1, r4
   16574:	b	16518 <__snprintf_chk@plt+0x512c>
   16578:	ldr	r4, [sp, #36]	; 0x24
   1657c:	ldr	r1, [pc, #-1604]	; 15f40 <__snprintf_chk@plt+0x4b54>
   16580:	mov	r2, #5
   16584:	ldr	r3, [r4, #156]	; 0x9c
   16588:	mov	r0, #0
   1658c:	add	r3, r3, #1
   16590:	str	r3, [r4, #156]	; 0x9c
   16594:	bl	1114c <dcgettext@plt>
   16598:	mov	r1, r4
   1659c:	b	16518 <__snprintf_chk@plt+0x512c>
   165a0:	ldr	r4, [sp, #36]	; 0x24
   165a4:	ldr	r1, [pc, #-1640]	; 15f44 <__snprintf_chk@plt+0x4b58>
   165a8:	mov	r2, #5
   165ac:	ldr	r3, [r4, #176]	; 0xb0
   165b0:	mov	r0, #0
   165b4:	add	r3, r3, #1
   165b8:	str	r3, [r4, #176]	; 0xb0
   165bc:	bl	1114c <dcgettext@plt>
   165c0:	mov	r1, r4
   165c4:	b	16518 <__snprintf_chk@plt+0x512c>
   165c8:	ldr	r4, [sp, #36]	; 0x24
   165cc:	ldr	r1, [pc, #-1676]	; 15f48 <__snprintf_chk@plt+0x4b5c>
   165d0:	mov	r2, #5
   165d4:	ldr	r3, [r4, #164]	; 0xa4
   165d8:	mov	r0, #0
   165dc:	add	r3, r3, #1
   165e0:	str	r3, [r4, #164]	; 0xa4
   165e4:	bl	1114c <dcgettext@plt>
   165e8:	mov	r1, r4
   165ec:	b	16518 <__snprintf_chk@plt+0x512c>
   165f0:	sub	r2, r9, #56	; 0x38
   165f4:	mov	r0, #1
   165f8:	mov	r1, #0
   165fc:	mov	r4, #0
   16600:	mov	r5, #0
   16604:	mov	r3, #0
   16608:	str	r2, [sp, #96]	; 0x60
   1660c:	sub	r2, sl, #2
   16610:	strd	r4, [sp, #48]	; 0x30
   16614:	str	r2, [sp, #24]
   16618:	strd	r0, [r8, #-8]
   1661c:	str	r3, [sp, #364]	; 0x16c
   16620:	str	r3, [sp, #40]	; 0x28
   16624:	str	r4, [sp, #64]	; 0x40
   16628:	str	r5, [sp, #56]	; 0x38
   1662c:	str	r4, [sp, #68]	; 0x44
   16630:	str	r5, [sp, #72]	; 0x48
   16634:	str	r4, [sp, #76]	; 0x4c
   16638:	str	r5, [sp, #80]	; 0x50
   1663c:	str	r4, [sp, #84]	; 0x54
   16640:	str	r5, [sp, #88]	; 0x58
   16644:	mvn	r7, #92	; 0x5c
   16648:	mov	sl, #17
   1664c:	b	15800 <__snprintf_chk@plt+0x4414>
   16650:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   16654:	mov	r4, #0
   16658:	mov	r5, #0
   1665c:	mov	r1, #0
   16660:	sub	r0, sl, #4
   16664:	strd	r2, [r8, #-8]
   16668:	sub	r3, r9, #112	; 0x70
   1666c:	strd	r4, [sp, #48]	; 0x30
   16670:	str	r0, [sp, #24]
   16674:	str	r3, [sp, #96]	; 0x60
   16678:	str	r1, [sp, #364]	; 0x16c
   1667c:	str	r1, [sp, #40]	; 0x28
   16680:	b	16624 <__snprintf_chk@plt+0x5238>
   16684:	sub	r3, r9, #272	; 0x110
   16688:	mov	lr, r9
   1668c:	ldrd	r4, [r3]
   16690:	ldrd	r2, [r9, #-160]	; 0xffffff60
   16694:	ldr	ip, [sp, #36]	; 0x24
   16698:	ldrd	r0, [r9, #-56]	; 0xffffffc8
   1669c:	strd	r2, [sp, #152]	; 0x98
   166a0:	sub	r3, sl, #12
   166a4:	str	r3, [sp, #24]
   166a8:	ldr	r3, [lr], #-336	; 0xfffffeb0
   166ac:	strd	r4, [ip, #72]	; 0x48
   166b0:	str	r3, [ip, #28]
   166b4:	ldrd	r2, [sp, #152]	; 0x98
   166b8:	str	lr, [sp, #96]	; 0x60
   166bc:	strd	r0, [ip, #88]	; 0x58
   166c0:	strd	r2, [ip, #80]	; 0x50
   166c4:	mvn	r7, #92	; 0x5c
   166c8:	mov	sl, #7
   166cc:	b	15800 <__snprintf_chk@plt+0x4414>
   166d0:	mov	r1, r9
   166d4:	sub	lr, sl, #8
   166d8:	ldr	ip, [r1], #-224	; 0xffffff20
   166dc:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   166e0:	str	lr, [sp, #24]
   166e4:	ldr	lr, [sp, #36]	; 0x24
   166e8:	str	r1, [sp, #96]	; 0x60
   166ec:	ldrd	r0, [r9, #-160]	; 0xffffff60
   166f0:	strd	r2, [lr, #80]	; 0x50
   166f4:	mov	r3, #0
   166f8:	str	ip, [lr, #28]
   166fc:	strd	r0, [lr, #72]	; 0x48
   16700:	str	r3, [lr, #88]	; 0x58
   16704:	str	r3, [lr, #92]	; 0x5c
   16708:	mvn	r7, #92	; 0x5c
   1670c:	mov	sl, #7
   16710:	b	15800 <__snprintf_chk@plt+0x4414>
   16714:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   16718:	b	16654 <__snprintf_chk@plt+0x5268>
   1671c:	ldr	lr, [sp, #36]	; 0x24
   16720:	ldrd	r4, [r9, #40]	; 0x28
   16724:	ldr	r1, [r9, #48]	; 0x30
   16728:	ldrd	r2, [lr, #136]	; 0x88
   1672c:	ldr	r0, [lr, #144]	; 0x90
   16730:	strd	r2, [sp, #24]
   16734:	ldrd	r2, [lr, #128]	; 0x80
   16738:	adds	r1, r0, r1
   1673c:	movvs	ip, #1
   16740:	strd	r2, [sp, #96]	; 0x60
   16744:	ldrd	r2, [lr, #120]	; 0x78
   16748:	movvc	ip, #0
   1674c:	str	r1, [lr, #144]	; 0x90
   16750:	strd	r2, [sp, #152]	; 0x98
   16754:	ldrd	r2, [sp, #24]
   16758:	adds	r0, r2, r4
   1675c:	adcs	r1, r3, r5
   16760:	ldrd	r4, [sp, #96]	; 0x60
   16764:	strd	r0, [lr, #136]	; 0x88
   16768:	ldrd	r0, [r9, #32]
   1676c:	movvs	r7, #1
   16770:	movvc	r7, #0
   16774:	adds	r2, r4, r0
   16778:	adcs	r3, r5, r1
   1677c:	ldrd	r0, [lr, #112]	; 0x70
   16780:	ldrd	r4, [sp, #152]	; 0x98
   16784:	orr	ip, ip, r7
   16788:	strd	r0, [sp, #24]
   1678c:	ldrd	r0, [r9, #24]
   16790:	movvs	r7, #1
   16794:	movvc	r7, #0
   16798:	strd	r2, [lr, #128]	; 0x80
   1679c:	adds	r2, r4, r0
   167a0:	adcs	r3, r5, r1
   167a4:	ldrd	r4, [lr, #104]	; 0x68
   167a8:	ldrd	r0, [sp, #24]
   167ac:	orr	ip, ip, r7
   167b0:	strd	r4, [sp, #96]	; 0x60
   167b4:	ldrd	r4, [r9, #16]
   167b8:	movvs	r7, #1
   167bc:	movvc	r7, #0
   167c0:	strd	r2, [lr, #120]	; 0x78
   167c4:	adds	r2, r0, r4
   167c8:	adcs	r3, r1, r5
   167cc:	ldrd	r4, [sp, #96]	; 0x60
   167d0:	ldrd	r0, [r9, #8]
   167d4:	orr	ip, ip, r7
   167d8:	strd	r2, [lr, #112]	; 0x70
   167dc:	movvs	r7, #1
   167e0:	movvc	r7, #0
   167e4:	adds	r2, r4, r0
   167e8:	adcs	r3, r5, r1
   167ec:	ldrd	r0, [r9]
   167f0:	ldrd	r4, [lr, #96]	; 0x60
   167f4:	orr	r7, ip, r7
   167f8:	movvs	ip, #1
   167fc:	movvc	ip, #0
   16800:	adds	r4, r4, r0
   16804:	adcs	r5, r5, r1
   16808:	ldr	r1, [pc, #-2244]	; 15f4c <__snprintf_chk@plt+0x4b60>
   1680c:	orrvc	r0, r7, ip
   16810:	movvs	r0, #1
   16814:	strd	r2, [sp, #24]
   16818:	ldrd	r2, [sp, #24]
   1681c:	cmp	r0, #0
   16820:	strd	r4, [lr, #96]	; 0x60
   16824:	strd	r2, [lr, #104]	; 0x68
   16828:	str	r1, [lr, #24]
   1682c:	bne	150b0 <__snprintf_chk@plt+0x3cc4>
   16830:	mov	r3, #1
   16834:	mov	r4, lr
   16838:	strb	r3, [lr, #153]	; 0x99
   1683c:	mov	r2, #5
   16840:	ldr	r1, [pc, #-2296]	; 15f50 <__snprintf_chk@plt+0x4b64>
   16844:	bl	1114c <dcgettext@plt>
   16848:	ldrb	r3, [r4, #181]	; 0xb5
   1684c:	sub	r2, sl, #4
   16850:	str	r2, [sp, #24]
   16854:	cmp	r3, #0
   16858:	sub	r2, r9, #112	; 0x70
   1685c:	mov	r1, r4
   16860:	str	r2, [sp, #96]	; 0x60
   16864:	mvneq	r7, #92	; 0x5c
   16868:	moveq	sl, #12
   1686c:	beq	15800 <__snprintf_chk@plt+0x4414>
   16870:	bl	147b8 <__snprintf_chk@plt+0x33cc>
   16874:	mvn	r7, #92	; 0x5c
   16878:	mov	sl, #12
   1687c:	b	15800 <__snprintf_chk@plt+0x4414>
   16880:	ldr	lr, [sp, #36]	; 0x24
   16884:	ldrd	r4, [r9, #40]	; 0x28
   16888:	ldr	r1, [r9, #48]	; 0x30
   1688c:	ldrd	r2, [lr, #136]	; 0x88
   16890:	ldr	r0, [lr, #144]	; 0x90
   16894:	strd	r2, [sp, #24]
   16898:	ldrd	r2, [lr, #128]	; 0x80
   1689c:	adds	r1, r0, r1
   168a0:	movvs	ip, #1
   168a4:	strd	r2, [sp, #96]	; 0x60
   168a8:	ldrd	r2, [lr, #120]	; 0x78
   168ac:	movvc	ip, #0
   168b0:	str	r1, [lr, #144]	; 0x90
   168b4:	strd	r2, [sp, #152]	; 0x98
   168b8:	ldrd	r2, [sp, #24]
   168bc:	adds	r0, r2, r4
   168c0:	adcs	r1, r3, r5
   168c4:	ldrd	r4, [sp, #96]	; 0x60
   168c8:	strd	r0, [lr, #136]	; 0x88
   168cc:	ldrd	r0, [r9, #32]
   168d0:	movvs	r7, #1
   168d4:	movvc	r7, #0
   168d8:	adds	r2, r4, r0
   168dc:	adcs	r3, r5, r1
   168e0:	ldrd	r0, [lr, #112]	; 0x70
   168e4:	ldrd	r4, [sp, #152]	; 0x98
   168e8:	orr	ip, ip, r7
   168ec:	strd	r0, [sp, #24]
   168f0:	ldrd	r0, [r9, #24]
   168f4:	movvs	r7, #1
   168f8:	movvc	r7, #0
   168fc:	strd	r2, [lr, #128]	; 0x80
   16900:	adds	r2, r4, r0
   16904:	adcs	r3, r5, r1
   16908:	ldrd	r4, [lr, #104]	; 0x68
   1690c:	ldrd	r0, [sp, #24]
   16910:	orr	ip, ip, r7
   16914:	strd	r4, [sp, #96]	; 0x60
   16918:	ldrd	r4, [r9, #16]
   1691c:	movvs	r7, #1
   16920:	movvc	r7, #0
   16924:	strd	r2, [lr, #120]	; 0x78
   16928:	adds	r2, r0, r4
   1692c:	adcs	r3, r1, r5
   16930:	ldrd	r4, [sp, #96]	; 0x60
   16934:	ldrd	r0, [r9, #8]
   16938:	orr	ip, ip, r7
   1693c:	strd	r2, [lr, #112]	; 0x70
   16940:	movvs	r7, #1
   16944:	movvc	r7, #0
   16948:	adds	r2, r4, r0
   1694c:	adcs	r3, r5, r1
   16950:	ldrd	r0, [r9]
   16954:	ldrd	r4, [lr, #96]	; 0x60
   16958:	orr	r7, ip, r7
   1695c:	movvs	ip, #1
   16960:	movvc	ip, #0
   16964:	adds	r4, r4, r0
   16968:	adcs	r5, r5, r1
   1696c:	strd	r2, [sp, #24]
   16970:	orrvc	r0, r7, ip
   16974:	movvs	r0, #1
   16978:	ldr	r1, [r9, #-56]	; 0xffffffc8
   1697c:	b	16818 <__snprintf_chk@plt+0x542c>
   16980:	add	r3, r9, #8
   16984:	sub	r2, sl, #2
   16988:	str	r2, [sp, #24]
   1698c:	ldm	r3, {r0, r1, r2, r3}
   16990:	sub	ip, r9, #56	; 0x38
   16994:	str	ip, [sp, #96]	; 0x60
   16998:	mvn	r7, #92	; 0x5c
   1699c:	stm	sp, {r0, r1, r2, r3}
   169a0:	mov	sl, #23
   169a4:	ldr	r0, [sp, #36]	; 0x24
   169a8:	ldm	r9, {r2, r3}
   169ac:	bl	14260 <__snprintf_chk@plt+0x2e74>
   169b0:	b	15800 <__snprintf_chk@plt+0x4414>
   169b4:	ldr	r3, [r9, #8]
   169b8:	ldr	r2, [r9, #12]
   169bc:	adds	r1, r3, #-2147483648	; 0x80000000
   169c0:	adc	r2, r2, #0
   169c4:	str	r1, [sp, #248]	; 0xf8
   169c8:	str	r2, [sp, #252]	; 0xfc
   169cc:	ldrd	r4, [sp, #248]	; 0xf8
   169d0:	mov	r1, #0
   169d4:	mvn	r0, #0
   169d8:	cmp	r5, r1
   169dc:	cmpeq	r4, r0
   169e0:	bhi	150b0 <__snprintf_chk@plt+0x3cc4>
   169e4:	str	r3, [sp, #312]	; 0x138
   169e8:	sub	r3, r9, #56	; 0x38
   169ec:	mov	r2, #0
   169f0:	str	r3, [sp, #96]	; 0x60
   169f4:	sub	r3, sl, #2
   169f8:	str	r3, [sp, #24]
   169fc:	str	r2, [sp, #316]	; 0x13c
   16a00:	mvn	r7, #91	; 0x5b
   16a04:	mov	sl, #22
   16a08:	b	15800 <__snprintf_chk@plt+0x4414>
   16a0c:	ldr	r3, [r9, #8]
   16a10:	ldr	r2, [r9, #12]
   16a14:	adds	r1, r3, #-2147483648	; 0x80000000
   16a18:	adc	r2, r2, #0
   16a1c:	str	r1, [sp, #240]	; 0xf0
   16a20:	str	r2, [sp, #244]	; 0xf4
   16a24:	ldrd	r4, [sp, #240]	; 0xf0
   16a28:	mov	r1, #0
   16a2c:	mvn	r0, #0
   16a30:	cmp	r5, r1
   16a34:	cmpeq	r4, r0
   16a38:	bhi	150b0 <__snprintf_chk@plt+0x3cc4>
   16a3c:	str	r3, [sp, #312]	; 0x138
   16a40:	sub	r3, r9, #56	; 0x38
   16a44:	mov	r2, #0
   16a48:	str	r3, [sp, #96]	; 0x60
   16a4c:	sub	r3, sl, #2
   16a50:	str	r3, [sp, #24]
   16a54:	str	r2, [sp, #316]	; 0x13c
   16a58:	mvn	r7, #92	; 0x5c
   16a5c:	mov	sl, #21
   16a60:	b	15800 <__snprintf_chk@plt+0x4414>
   16a64:	mov	r2, #56	; 0x38
   16a68:	mov	r1, #0
   16a6c:	ldr	r0, [sp, #92]	; 0x5c
   16a70:	bl	112f0 <memset@plt>
   16a74:	mov	r1, r9
   16a78:	mov	r0, #0
   16a7c:	ldrd	r2, [r1], #-56	; 0xffffffc8
   16a80:	sub	ip, sl, #2
   16a84:	str	ip, [sp, #24]
   16a88:	str	r1, [sp, #96]	; 0x60
   16a8c:	mov	r1, #0
   16a90:	strd	r2, [sp, #76]	; 0x4c
   16a94:	mov	r3, #0
   16a98:	strd	r0, [sp, #48]	; 0x30
   16a9c:	str	r0, [sp, #64]	; 0x40
   16aa0:	str	r1, [sp, #56]	; 0x38
   16aa4:	str	r0, [sp, #68]	; 0x44
   16aa8:	str	r1, [sp, #72]	; 0x48
   16aac:	str	r0, [sp, #84]	; 0x54
   16ab0:	str	r1, [sp, #88]	; 0x58
   16ab4:	mvn	r7, #92	; 0x5c
   16ab8:	mov	sl, #19
   16abc:	str	r3, [sp, #40]	; 0x28
   16ac0:	b	15800 <__snprintf_chk@plt+0x4414>
   16ac4:	mov	r1, #0
   16ac8:	sub	r3, sl, #4
   16acc:	mov	r2, #56	; 0x38
   16ad0:	ldr	r0, [sp, #92]	; 0x5c
   16ad4:	mov	r4, r1
   16ad8:	str	r3, [sp, #24]
   16adc:	str	r1, [sp, #64]	; 0x40
   16ae0:	str	r1, [sp, #56]	; 0x38
   16ae4:	bl	112f0 <memset@plt>
   16ae8:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   16aec:	str	r4, [sp, #68]	; 0x44
   16af0:	str	r4, [sp, #76]	; 0x4c
   16af4:	strd	r2, [sp, #48]	; 0x30
   16af8:	sub	r3, r9, #112	; 0x70
   16afc:	str	r4, [sp, #84]	; 0x54
   16b00:	str	r4, [sp, #72]	; 0x48
   16b04:	str	r4, [sp, #80]	; 0x50
   16b08:	str	r4, [sp, #88]	; 0x58
   16b0c:	str	r3, [sp, #96]	; 0x60
   16b10:	mov	r7, #60	; 0x3c
   16b14:	mov	sl, #18
   16b18:	str	r4, [sp, #40]	; 0x28
   16b1c:	b	15800 <__snprintf_chk@plt+0x4414>
   16b20:	mov	r4, #0
   16b24:	mov	r5, #0
   16b28:	sub	r3, sl, #4
   16b2c:	mov	r2, #56	; 0x38
   16b30:	mov	r1, #0
   16b34:	ldr	r0, [sp, #92]	; 0x5c
   16b38:	str	r3, [sp, #24]
   16b3c:	strd	r4, [sp, #48]	; 0x30
   16b40:	bl	112f0 <memset@plt>
   16b44:	ldr	r3, [r9, #-48]	; 0xffffffd0
   16b48:	str	r4, [sp, #68]	; 0x44
   16b4c:	str	r3, [sp, #64]	; 0x40
   16b50:	ldr	r3, [r9, #-44]	; 0xffffffd4
   16b54:	str	r5, [sp, #72]	; 0x48
   16b58:	str	r4, [sp, #76]	; 0x4c
   16b5c:	str	r5, [sp, #80]	; 0x50
   16b60:	str	r4, [sp, #84]	; 0x54
   16b64:	str	r5, [sp, #88]	; 0x58
   16b68:	str	r3, [sp, #56]	; 0x38
   16b6c:	sub	r3, r9, #112	; 0x70
   16b70:	str	r3, [sp, #96]	; 0x60
   16b74:	mov	r3, #0
   16b78:	mov	r7, #60	; 0x3c
   16b7c:	mov	sl, #18
   16b80:	str	r3, [sp, #40]	; 0x28
   16b84:	b	15800 <__snprintf_chk@plt+0x4414>
   16b88:	mov	r4, #0
   16b8c:	mov	r5, #0
   16b90:	sub	r3, sl, #4
   16b94:	mov	r2, #56	; 0x38
   16b98:	mov	r1, #0
   16b9c:	ldr	r0, [sp, #92]	; 0x5c
   16ba0:	str	r3, [sp, #24]
   16ba4:	strd	r4, [sp, #48]	; 0x30
   16ba8:	bl	112f0 <memset@plt>
   16bac:	ldr	r3, [r9, #-48]	; 0xffffffd0
   16bb0:	str	r4, [sp, #64]	; 0x40
   16bb4:	str	r3, [sp, #68]	; 0x44
   16bb8:	ldr	r3, [r9, #-44]	; 0xffffffd4
   16bbc:	str	r5, [sp, #56]	; 0x38
   16bc0:	str	r4, [sp, #76]	; 0x4c
   16bc4:	str	r5, [sp, #80]	; 0x50
   16bc8:	str	r4, [sp, #84]	; 0x54
   16bcc:	str	r5, [sp, #88]	; 0x58
   16bd0:	str	r3, [sp, #72]	; 0x48
   16bd4:	b	16b6c <__snprintf_chk@plt+0x5780>
   16bd8:	mov	r2, #56	; 0x38
   16bdc:	mov	r1, #0
   16be0:	ldr	r0, [sp, #92]	; 0x5c
   16be4:	bl	112f0 <memset@plt>
   16be8:	ldr	r0, [r9, #-48]	; 0xffffffd0
   16bec:	ldr	r2, [r9, #-44]	; 0xffffffd4
   16bf0:	ldr	r3, [r9]
   16bf4:	mov	r1, #0
   16bf8:	cmp	r2, r0, asr #31
   16bfc:	str	r1, [sp, #40]	; 0x28
   16c00:	ldr	ip, [r9, #4]
   16c04:	asr	r1, r3, #31
   16c08:	bne	179c8 <__snprintf_chk@plt+0x65dc>
   16c0c:	cmp	r1, ip
   16c10:	bne	17958 <__snprintf_chk@plt+0x656c>
   16c14:	smull	r2, r3, r0, r3
   16c18:	strd	r2, [sp, #144]	; 0x90
   16c1c:	ldrd	r0, [sp, #144]	; 0x90
   16c20:	ldr	r3, [sp, #40]	; 0x28
   16c24:	cmp	r3, #0
   16c28:	str	r0, [sp, #76]	; 0x4c
   16c2c:	str	r1, [sp, #80]	; 0x50
   16c30:	bne	150b0 <__snprintf_chk@plt+0x3cc4>
   16c34:	mov	r0, #0
   16c38:	mov	r1, #0
   16c3c:	sub	r2, r9, #112	; 0x70
   16c40:	str	r2, [sp, #96]	; 0x60
   16c44:	sub	r2, sl, #4
   16c48:	strd	r0, [sp, #48]	; 0x30
   16c4c:	str	r2, [sp, #24]
   16c50:	str	r0, [sp, #64]	; 0x40
   16c54:	str	r1, [sp, #56]	; 0x38
   16c58:	str	r0, [sp, #68]	; 0x44
   16c5c:	str	r1, [sp, #72]	; 0x48
   16c60:	str	r0, [sp, #84]	; 0x54
   16c64:	str	r1, [sp, #88]	; 0x58
   16c68:	mov	r7, #60	; 0x3c
   16c6c:	mov	sl, #18
   16c70:	b	15800 <__snprintf_chk@plt+0x4414>
   16c74:	mov	r4, #0
   16c78:	mov	r5, #0
   16c7c:	sub	r3, sl, #4
   16c80:	mov	r2, #56	; 0x38
   16c84:	mov	r1, #0
   16c88:	ldr	r0, [sp, #92]	; 0x5c
   16c8c:	str	r3, [sp, #24]
   16c90:	strd	r4, [sp, #48]	; 0x30
   16c94:	bl	112f0 <memset@plt>
   16c98:	ldr	r3, [r9, #-48]	; 0xffffffd0
   16c9c:	str	r4, [sp, #64]	; 0x40
   16ca0:	str	r3, [sp, #84]	; 0x54
   16ca4:	ldr	r3, [r9, #-44]	; 0xffffffd4
   16ca8:	str	r5, [sp, #56]	; 0x38
   16cac:	str	r4, [sp, #68]	; 0x44
   16cb0:	str	r5, [sp, #72]	; 0x48
   16cb4:	str	r4, [sp, #76]	; 0x4c
   16cb8:	str	r5, [sp, #80]	; 0x50
   16cbc:	str	r3, [sp, #88]	; 0x58
   16cc0:	b	16b6c <__snprintf_chk@plt+0x5780>
   16cc4:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   16cc8:	mov	r4, #0
   16ccc:	mov	r5, #0
   16cd0:	mov	r1, #0
   16cd4:	sub	r0, sl, #4
   16cd8:	strd	r2, [r8, #-8]
   16cdc:	sub	r3, r9, #112	; 0x70
   16ce0:	strd	r4, [sp, #48]	; 0x30
   16ce4:	str	r0, [sp, #24]
   16ce8:	str	r3, [sp, #96]	; 0x60
   16cec:	str	r1, [sp, #364]	; 0x16c
   16cf0:	str	r1, [sp, #40]	; 0x28
   16cf4:	str	r4, [sp, #64]	; 0x40
   16cf8:	str	r5, [sp, #56]	; 0x38
   16cfc:	str	r4, [sp, #68]	; 0x44
   16d00:	str	r5, [sp, #72]	; 0x48
   16d04:	str	r4, [sp, #76]	; 0x4c
   16d08:	str	r5, [sp, #80]	; 0x50
   16d0c:	str	r4, [sp, #84]	; 0x54
   16d10:	str	r5, [sp, #88]	; 0x58
   16d14:	mov	r7, #60	; 0x3c
   16d18:	mov	sl, #18
   16d1c:	b	15800 <__snprintf_chk@plt+0x4414>
   16d20:	ldr	r2, [sp, #36]	; 0x24
   16d24:	ldr	r3, [r9, #-56]	; 0xffffffc8
   16d28:	mov	r1, #0
   16d2c:	mov	r0, #0
   16d30:	str	r3, [r2, #16]
   16d34:	strd	r0, [r2, #8]
   16d38:	sub	r3, r9, #112	; 0x70
   16d3c:	sub	r1, sl, #4
   16d40:	str	r1, [sp, #24]
   16d44:	str	r3, [sp, #96]	; 0x60
   16d48:	mvn	r7, #92	; 0x5c
   16d4c:	mov	sl, #13
   16d50:	b	15800 <__snprintf_chk@plt+0x4414>
   16d54:	ldr	r1, [sp, #36]	; 0x24
   16d58:	mov	r2, #0
   16d5c:	mov	r3, #0
   16d60:	mvn	r7, #92	; 0x5c
   16d64:	strd	r2, [r1, #8]
   16d68:	mov	r2, r9
   16d6c:	ldr	r3, [r2], #-56	; 0xffffffc8
   16d70:	str	r2, [sp, #96]	; 0x60
   16d74:	sub	r2, sl, #2
   16d78:	str	r2, [sp, #24]
   16d7c:	str	r3, [r1, #16]
   16d80:	mov	sl, #13
   16d84:	b	15800 <__snprintf_chk@plt+0x4414>
   16d88:	sub	r2, sl, #4
   16d8c:	ldr	r3, [r9, #-56]	; 0xffffffc8
   16d90:	str	r2, [sp, #24]
   16d94:	ldr	r2, [sp, #36]	; 0x24
   16d98:	add	r3, r3, #3600	; 0xe10
   16d9c:	mvn	r7, #92	; 0x5c
   16da0:	str	r3, [r2, #24]
   16da4:	sub	r3, r9, #112	; 0x70
   16da8:	str	r3, [sp, #96]	; 0x60
   16dac:	mov	sl, #12
   16db0:	b	15800 <__snprintf_chk@plt+0x4414>
   16db4:	sub	r3, sl, #2
   16db8:	str	r3, [sp, #24]
   16dbc:	ldr	r2, [sp, #36]	; 0x24
   16dc0:	ldr	r3, [r9], #-56	; 0xffffffc8
   16dc4:	mvn	r7, #92	; 0x5c
   16dc8:	add	r3, r3, #3600	; 0xe10
   16dcc:	str	r9, [sp, #96]	; 0x60
   16dd0:	str	r3, [r2, #24]
   16dd4:	mov	sl, #12
   16dd8:	b	15800 <__snprintf_chk@plt+0x4414>
   16ddc:	sub	r3, r9, #56	; 0x38
   16de0:	mov	r1, #0
   16de4:	mov	r2, #56	; 0x38
   16de8:	str	r3, [sp, #96]	; 0x60
   16dec:	ldr	r0, [sp, #92]	; 0x5c
   16df0:	sub	r3, sl, #2
   16df4:	mov	r4, r1
   16df8:	str	r3, [sp, #24]
   16dfc:	str	r1, [sp, #64]	; 0x40
   16e00:	str	r1, [sp, #56]	; 0x38
   16e04:	bl	112f0 <memset@plt>
   16e08:	mov	r2, #1
   16e0c:	mov	r3, #0
   16e10:	str	r4, [sp, #68]	; 0x44
   16e14:	str	r4, [sp, #76]	; 0x4c
   16e18:	str	r4, [sp, #84]	; 0x54
   16e1c:	str	r4, [sp, #72]	; 0x48
   16e20:	str	r4, [sp, #80]	; 0x50
   16e24:	str	r4, [sp, #88]	; 0x58
   16e28:	mvn	r7, #92	; 0x5c
   16e2c:	mov	sl, #17
   16e30:	str	r4, [sp, #40]	; 0x28
   16e34:	strd	r2, [sp, #48]	; 0x30
   16e38:	b	15800 <__snprintf_chk@plt+0x4414>
   16e3c:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   16e40:	mov	r1, r9
   16e44:	mov	r0, r1
   16e48:	mvn	r7, #92	; 0x5c
   16e4c:	ldr	r1, [r0], #-112	; 0xffffff90
   16e50:	str	r0, [sp, #96]	; 0x60
   16e54:	sub	r0, sl, #4
   16e58:	str	r0, [sp, #24]
   16e5c:	ldr	r0, [sp, #36]	; 0x24
   16e60:	mov	sl, #13
   16e64:	str	r1, [r0, #16]
   16e68:	mov	r1, #1
   16e6c:	strd	r2, [r0, #8]
   16e70:	strb	r1, [r0, #188]	; 0xbc
   16e74:	b	15800 <__snprintf_chk@plt+0x4414>
   16e78:	ldr	r3, [r9, #-40]	; 0xffffffd8
   16e7c:	ldrd	r0, [r9]
   16e80:	cmp	r3, #2
   16e84:	ldrd	r4, [r9, #-48]	; 0xffffffd0
   16e88:	strd	r0, [sp, #96]	; 0x60
   16e8c:	bgt	17708 <__snprintf_chk@plt+0x631c>
   16e90:	cmp	r0, #0
   16e94:	sbcs	r3, r1, #0
   16e98:	blt	178fc <__snprintf_chk@plt+0x6510>
   16e9c:	cmp	r5, r4, asr #31
   16ea0:	mov	lr, #0
   16ea4:	bne	17cbc <__snprintf_chk@plt+0x68d0>
   16ea8:	mov	r3, #60	; 0x3c
   16eac:	smull	r4, r5, r4, r3
   16eb0:	mov	r2, r4
   16eb4:	mov	r3, r5
   16eb8:	ldrb	ip, [r9, #-56]	; 0xffffffc8
   16ebc:	mov	r1, r3
   16ec0:	ldrd	r4, [sp, #96]	; 0x60
   16ec4:	cmp	ip, #0
   16ec8:	beq	178c4 <__snprintf_chk@plt+0x64d8>
   16ecc:	subs	r2, r2, r4
   16ed0:	sbcs	r3, r3, r5
   16ed4:	mov	r1, #0
   16ed8:	mov	r0, r2
   16edc:	movvs	r1, #1
   16ee0:	mov	r5, r3
   16ee4:	orrs	r3, lr, r1
   16ee8:	bne	150b0 <__snprintf_chk@plt+0x3cc4>
   16eec:	adds	r3, r0, #1440	; 0x5a0
   16ef0:	str	r3, [sp, #232]	; 0xe8
   16ef4:	adc	r3, r5, #0
   16ef8:	str	r3, [sp, #236]	; 0xec
   16efc:	ldrd	r2, [sp, #232]	; 0xe8
   16f00:	cmp	r3, #0
   16f04:	cmpeq	r2, #2880	; 0xb40
   16f08:	bhi	150b0 <__snprintf_chk@plt+0x3cc4>
   16f0c:	rsb	r2, r0, r0, lsl #4
   16f10:	ldrd	r4, [r9, #-112]	; 0xffffff90
   16f14:	lsl	r2, r2, #2
   16f18:	adds	r0, r2, r4
   16f1c:	asr	r3, r2, #31
   16f20:	adcs	r1, r3, r5
   16f24:	asr	r3, r0, #31
   16f28:	movvs	ip, #1
   16f2c:	movvc	ip, #0
   16f30:	cmp	r1, r3
   16f34:	cmpeq	r0, r0
   16f38:	ldr	r3, [sp, #36]	; 0x24
   16f3c:	movne	ip, #1
   16f40:	cmp	ip, #0
   16f44:	str	r0, [r3, #24]
   16f48:	bne	150b0 <__snprintf_chk@plt+0x3cc4>
   16f4c:	sub	r3, r9, #168	; 0xa8
   16f50:	str	r3, [sp, #96]	; 0x60
   16f54:	sub	r3, sl, #6
   16f58:	str	r3, [sp, #24]
   16f5c:	mvn	r7, #92	; 0x5c
   16f60:	mov	sl, #12
   16f64:	b	15800 <__snprintf_chk@plt+0x4414>
   16f68:	ldr	r4, [sp, #36]	; 0x24
   16f6c:	ldr	r1, [pc, #4076]	; 17f60 <__snprintf_chk@plt+0x6b74>
   16f70:	mov	r2, #5
   16f74:	ldr	r3, [r4, #172]	; 0xac
   16f78:	mov	r0, #0
   16f7c:	add	r3, r3, #1
   16f80:	str	r3, [r4, #172]	; 0xac
   16f84:	bl	1114c <dcgettext@plt>
   16f88:	mov	r1, r4
   16f8c:	b	16518 <__snprintf_chk@plt+0x512c>
   16f90:	ldr	r4, [sp, #36]	; 0x24
   16f94:	ldr	r1, [pc, #4040]	; 17f64 <__snprintf_chk@plt+0x6b78>
   16f98:	mov	r0, #0
   16f9c:	ldr	r2, [r4, #172]	; 0xac
   16fa0:	ldr	r3, [r4, #156]	; 0x9c
   16fa4:	add	r2, r2, #1
   16fa8:	add	r3, r3, #1
   16fac:	str	r2, [r4, #172]	; 0xac
   16fb0:	str	r3, [r4, #156]	; 0x9c
   16fb4:	mov	r2, #5
   16fb8:	bl	1114c <dcgettext@plt>
   16fbc:	mov	r1, r4
   16fc0:	b	16518 <__snprintf_chk@plt+0x512c>
   16fc4:	mvn	r2, #0
   16fc8:	mvn	r3, #0
   16fcc:	str	sl, [sp, #24]
   16fd0:	str	r9, [sp, #96]	; 0x60
   16fd4:	strd	r2, [r8, #-8]
   16fd8:	mov	r7, #43	; 0x2b
   16fdc:	mov	sl, #25
   16fe0:	b	15800 <__snprintf_chk@plt+0x4414>
   16fe4:	ldr	ip, [sp, #36]	; 0x24
   16fe8:	ldrd	r0, [r9, #-56]	; 0xffffffc8
   16fec:	ldr	r3, [r9]
   16ff0:	ldrd	r4, [r9, #-16]
   16ff4:	strd	r0, [sp, #24]
   16ff8:	ldrd	r0, [ip, #136]	; 0x88
   16ffc:	cmp	r3, #0
   17000:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   17004:	strd	r0, [sp, #176]	; 0xb0
   17008:	ldrd	r0, [ip, #128]	; 0x80
   1700c:	strd	r2, [sp, #96]	; 0x60
   17010:	ldrd	r2, [r9, #-40]	; 0xffffffd8
   17014:	strd	r0, [sp, #184]	; 0xb8
   17018:	ldrd	r0, [ip, #120]	; 0x78
   1701c:	strd	r2, [sp, #152]	; 0x98
   17020:	ldrd	r2, [r9, #-32]	; 0xffffffe0
   17024:	strd	r0, [sp, #192]	; 0xc0
   17028:	ldrd	r0, [ip, #112]	; 0x70
   1702c:	strd	r2, [sp, #160]	; 0xa0
   17030:	ldrd	r2, [r9, #-24]	; 0xffffffe8
   17034:	strd	r0, [sp, #200]	; 0xc8
   17038:	ldrd	r0, [ip, #104]	; 0x68
   1703c:	strd	r2, [sp, #168]	; 0xa8
   17040:	ldr	r2, [r9, #-8]
   17044:	strd	r0, [sp, #208]	; 0xd0
   17048:	ldrd	r0, [ip, #96]	; 0x60
   1704c:	ldr	r3, [ip, #144]	; 0x90
   17050:	strd	r0, [sp, #216]	; 0xd8
   17054:	blt	1777c <__snprintf_chk@plt+0x6390>
   17058:	adds	ip, r3, r2
   1705c:	ldrd	r2, [sp, #176]	; 0xb0
   17060:	movvs	lr, #1
   17064:	movvc	lr, #0
   17068:	adds	r0, r2, r4
   1706c:	adcs	r1, r3, r5
   17070:	ldrd	r4, [sp, #184]	; 0xb8
   17074:	strd	r0, [sp, #176]	; 0xb0
   17078:	ldrd	r0, [sp, #168]	; 0xa8
   1707c:	movvs	r7, #1
   17080:	movvc	r7, #0
   17084:	adds	r2, r4, r0
   17088:	adcs	r3, r5, r1
   1708c:	ldrd	r0, [sp, #192]	; 0xc0
   17090:	strd	r2, [sp, #168]	; 0xa8
   17094:	ldrd	r2, [sp, #160]	; 0xa0
   17098:	orr	lr, lr, r7
   1709c:	movvs	r7, #1
   170a0:	movvc	r7, #0
   170a4:	adds	r4, r0, r2
   170a8:	adcs	r5, r1, r3
   170ac:	ldrd	r2, [sp, #152]	; 0x98
   170b0:	strd	r4, [sp, #160]	; 0xa0
   170b4:	ldrd	r4, [sp, #200]	; 0xc8
   170b8:	orr	lr, lr, r7
   170bc:	movvs	r7, #1
   170c0:	movvc	r7, #0
   170c4:	adds	r0, r4, r2
   170c8:	adcs	r1, r5, r3
   170cc:	ldrd	r2, [sp, #96]	; 0x60
   170d0:	strd	r0, [sp, #152]	; 0x98
   170d4:	ldrd	r0, [sp, #208]	; 0xd0
   170d8:	orr	lr, lr, r7
   170dc:	movvs	r7, #1
   170e0:	movvc	r7, #0
   170e4:	adds	r4, r0, r2
   170e8:	adcs	r5, r1, r3
   170ec:	ldrd	r2, [sp, #24]
   170f0:	strd	r4, [sp, #96]	; 0x60
   170f4:	ldrd	r4, [sp, #216]	; 0xd8
   170f8:	orr	lr, lr, r7
   170fc:	movvs	r7, #1
   17100:	movvc	r7, #0
   17104:	adds	r0, r4, r2
   17108:	adcs	r1, r5, r3
   1710c:	ldr	r3, [sp, #36]	; 0x24
   17110:	strd	r0, [sp, #24]
   17114:	ldrd	r0, [sp, #176]	; 0xb0
   17118:	ldrd	r4, [sp, #96]	; 0x60
   1711c:	orrvc	r2, lr, r7
   17120:	movvs	r2, #1
   17124:	strd	r0, [r3, #136]	; 0x88
   17128:	ldrd	r0, [sp, #168]	; 0xa8
   1712c:	str	ip, [r3, #144]	; 0x90
   17130:	strd	r4, [r3, #104]	; 0x68
   17134:	strd	r0, [r3, #128]	; 0x80
   17138:	ldrd	r0, [sp, #160]	; 0xa0
   1713c:	strd	r0, [r3, #120]	; 0x78
   17140:	ldrd	r0, [sp, #152]	; 0x98
   17144:	strd	r0, [r3, #112]	; 0x70
   17148:	ldrd	r0, [sp, #24]
   1714c:	strd	r0, [r3, #96]	; 0x60
   17150:	cmp	r2, #0
   17154:	bne	150b0 <__snprintf_chk@plt+0x3cc4>
   17158:	sub	r2, r9, #112	; 0x70
   1715c:	str	r2, [sp, #96]	; 0x60
   17160:	sub	r2, sl, #4
   17164:	str	r2, [sp, #24]
   17168:	ldr	r2, [sp, #36]	; 0x24
   1716c:	mov	r3, #1
   17170:	mvn	r7, #92	; 0x5c
   17174:	strb	r3, [r2, #153]	; 0x99
   17178:	mov	sl, #16
   1717c:	b	15800 <__snprintf_chk@plt+0x4414>
   17180:	ldr	r3, [sp, #36]	; 0x24
   17184:	sub	r7, r9, #112	; 0x70
   17188:	add	lr, r3, #32
   1718c:	ldm	r7!, {r0, r1, r2, r3}
   17190:	mov	ip, #0
   17194:	ldrd	r4, [r9, #-48]	; 0xffffffd0
   17198:	stmia	lr!, {r0, r1, r2, r3}
   1719c:	rsbs	r4, r4, #0
   171a0:	ldm	r7, {r0, r1}
   171a4:	rscs	r5, r5, #0
   171a8:	ldr	r3, [sp, #36]	; 0x24
   171ac:	movvs	ip, #1
   171b0:	stm	lr, {r0, r1}
   171b4:	subs	r1, ip, #0
   171b8:	strd	r4, [r3, #56]	; 0x38
   171bc:	bne	150b0 <__snprintf_chk@plt+0x3cc4>
   171c0:	ldrd	r2, [r9, #8]
   171c4:	rsbs	r2, r2, #0
   171c8:	rscs	r3, r3, #0
   171cc:	movvs	r1, #1
   171d0:	cmp	r1, #0
   171d4:	ldr	r1, [sp, #36]	; 0x24
   171d8:	strd	r2, [r1, #64]	; 0x40
   171dc:	bne	150b0 <__snprintf_chk@plt+0x3cc4>
   171e0:	sub	r3, r9, #168	; 0xa8
   171e4:	str	r3, [sp, #96]	; 0x60
   171e8:	sub	r3, sl, #6
   171ec:	str	r3, [sp, #24]
   171f0:	mvn	r7, #92	; 0x5c
   171f4:	mov	sl, #15
   171f8:	b	15800 <__snprintf_chk@plt+0x4414>
   171fc:	ldrd	r4, [r9, #-104]	; 0xffffff98
   17200:	ldr	r7, [sp, #36]	; 0x24
   17204:	mov	lr, r9
   17208:	add	ip, r7, #32
   1720c:	ldm	lr!, {r0, r1, r2, r3}
   17210:	sub	sl, sl, #6
   17214:	strd	r4, [r7, #64]	; 0x40
   17218:	ldrd	r4, [r9, #-56]	; 0xffffffc8
   1721c:	sub	r9, r9, #168	; 0xa8
   17220:	str	sl, [sp, #24]
   17224:	str	r9, [sp, #96]	; 0x60
   17228:	strd	r4, [r7, #56]	; 0x38
   1722c:	stmia	ip!, {r0, r1, r2, r3}
   17230:	mvn	r7, #92	; 0x5c
   17234:	ldm	lr, {r0, r1}
   17238:	mov	sl, #14
   1723c:	stm	ip, {r0, r1}
   17240:	b	15800 <__snprintf_chk@plt+0x4414>
   17244:	mov	ip, r9
   17248:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   1724c:	ldrd	r0, [ip], #-112	; 0xffffff90
   17250:	mvn	r7, #92	; 0x5c
   17254:	str	ip, [sp, #96]	; 0x60
   17258:	sub	ip, sl, #4
   1725c:	str	ip, [sp, #24]
   17260:	ldr	ip, [sp, #36]	; 0x24
   17264:	mov	sl, #14
   17268:	strd	r2, [ip, #64]	; 0x40
   1726c:	strd	r0, [ip, #56]	; 0x38
   17270:	b	15800 <__snprintf_chk@plt+0x4414>
   17274:	ldrd	r4, [r9, #-168]	; 0xffffff58
   17278:	ldr	r7, [sp, #36]	; 0x24
   1727c:	mov	lr, r9
   17280:	sub	sl, sl, #8
   17284:	strd	r4, [r7, #56]	; 0x38
   17288:	ldrd	r4, [r9, #-104]	; 0xffffff98
   1728c:	sub	r9, r9, #224	; 0xe0
   17290:	ldm	lr!, {r0, r1, r2, r3}
   17294:	add	ip, r7, #32
   17298:	str	sl, [sp, #24]
   1729c:	str	r9, [sp, #96]	; 0x60
   172a0:	strd	r4, [r7, #64]	; 0x40
   172a4:	b	1722c <__snprintf_chk@plt+0x5e40>
   172a8:	sub	ip, sl, #4
   172ac:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   172b0:	str	ip, [sp, #24]
   172b4:	ldr	ip, [sp, #36]	; 0x24
   172b8:	ldrd	r0, [r9, #8]
   172bc:	mvn	r7, #92	; 0x5c
   172c0:	strd	r2, [ip, #56]	; 0x38
   172c4:	sub	r3, r9, #112	; 0x70
   172c8:	strd	r0, [ip, #64]	; 0x40
   172cc:	str	r3, [sp, #96]	; 0x60
   172d0:	mov	sl, #14
   172d4:	b	15800 <__snprintf_chk@plt+0x4414>
   172d8:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   172dc:	ldr	r0, [sp, #36]	; 0x24
   172e0:	ldrd	r4, [r9, #-112]	; 0xffffff90
   172e4:	rsbs	r2, r2, #0
   172e8:	rscs	r3, r3, #0
   172ec:	strd	r4, [r0, #56]	; 0x38
   172f0:	ldr	r0, [sp, #36]	; 0x24
   172f4:	mov	r1, #0
   172f8:	movvs	r1, #1
   172fc:	cmp	r1, #0
   17300:	strd	r2, [r0, #64]	; 0x40
   17304:	bne	150b0 <__snprintf_chk@plt+0x3cc4>
   17308:	ldrd	r2, [r9, #8]
   1730c:	rsbs	r2, r2, #0
   17310:	rscs	r3, r3, #0
   17314:	bvs	17374 <__snprintf_chk@plt+0x5f88>
   17318:	cmp	r1, #0
   1731c:	ldr	r1, [sp, #36]	; 0x24
   17320:	strd	r2, [r1, #40]	; 0x28
   17324:	bne	150b0 <__snprintf_chk@plt+0x3cc4>
   17328:	ldr	r3, [r9, #16]
   1732c:	sub	r2, sl, #6
   17330:	str	r3, [r1, #48]	; 0x30
   17334:	sub	r3, r9, #168	; 0xa8
   17338:	str	r2, [sp, #24]
   1733c:	str	r3, [sp, #96]	; 0x60
   17340:	mvn	r7, #92	; 0x5c
   17344:	mov	sl, #14
   17348:	b	15800 <__snprintf_chk@plt+0x4414>
   1734c:	ldrd	r2, [r9, #8]
   17350:	ldrd	r0, [r9, #-104]	; 0xffffff98
   17354:	ldr	ip, [sp, #36]	; 0x24
   17358:	ldrd	r4, [r9, #-56]	; 0xffffffc8
   1735c:	rsbs	r2, r2, #0
   17360:	rscs	r3, r3, #0
   17364:	strd	r0, [ip, #64]	; 0x40
   17368:	strd	r4, [ip, #56]	; 0x38
   1736c:	mov	r1, #0
   17370:	bvc	17318 <__snprintf_chk@plt+0x5f2c>
   17374:	mov	r1, #1
   17378:	b	17318 <__snprintf_chk@plt+0x5f2c>
   1737c:	ldr	r4, [r9, #-208]	; 0xffffff30
   17380:	ldr	r3, [sp, #36]	; 0x24
   17384:	cmp	r4, #3
   17388:	ldrb	r3, [r3, #181]	; 0xb5
   1738c:	ble	176a8 <__snprintf_chk@plt+0x62bc>
   17390:	cmp	r3, #0
   17394:	bne	17934 <__snprintf_chk@plt+0x6548>
   17398:	sub	lr, r9, #224	; 0xe0
   1739c:	ldr	ip, [sp, #36]	; 0x24
   173a0:	ldm	lr!, {r0, r1, r2, r3}
   173a4:	add	ip, ip, #32
   173a8:	sub	r4, sl, #10
   173ac:	str	r4, [sp, #24]
   173b0:	stmia	ip!, {r0, r1, r2, r3}
   173b4:	sub	r3, r9, #280	; 0x118
   173b8:	ldm	lr, {r0, r1}
   173bc:	ldrd	r4, [r9, #-104]	; 0xffffff98
   173c0:	str	r3, [sp, #96]	; 0x60
   173c4:	stm	ip, {r0, r1}
   173c8:	ldrd	r2, [r9, #8]
   173cc:	ldr	ip, [sp, #36]	; 0x24
   173d0:	mov	r0, r4
   173d4:	mov	r1, r5
   173d8:	mvn	r7, #92	; 0x5c
   173dc:	strd	r0, [ip, #56]	; 0x38
   173e0:	strd	r2, [ip, #64]	; 0x40
   173e4:	mov	sl, #14
   173e8:	b	15800 <__snprintf_chk@plt+0x4414>
   173ec:	sub	ip, sl, #6
   173f0:	ldrd	r2, [r9, #-104]	; 0xffffff98
   173f4:	str	ip, [sp, #24]
   173f8:	ldr	ip, [sp, #36]	; 0x24
   173fc:	ldrd	r0, [r9, #8]
   17400:	mvn	r7, #92	; 0x5c
   17404:	strd	r2, [ip, #56]	; 0x38
   17408:	sub	r3, r9, #168	; 0xa8
   1740c:	strd	r0, [ip, #64]	; 0x40
   17410:	str	r3, [sp, #96]	; 0x60
   17414:	mov	sl, #14
   17418:	b	15800 <__snprintf_chk@plt+0x4414>
   1741c:	mov	r1, r9
   17420:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   17424:	b	16e44 <__snprintf_chk@plt+0x5a58>
   17428:	ldrd	r2, [r9, #8]
   1742c:	sub	r1, sl, #4
   17430:	str	r1, [sp, #24]
   17434:	sub	r1, r9, #112	; 0x70
   17438:	str	r1, [sp, #96]	; 0x60
   1743c:	strd	r2, [r8, #-8]
   17440:	mov	r7, #43	; 0x2b
   17444:	mov	sl, #25
   17448:	b	15800 <__snprintf_chk@plt+0x4414>
   1744c:	mvn	r7, #92	; 0x5c
   17450:	mov	sl, #4
   17454:	b	15800 <__snprintf_chk@plt+0x4414>
   17458:	ldr	r0, [sp, #16]
   1745c:	str	r1, [sp, #40]	; 0x28
   17460:	bl	1129c <strlen@plt>
   17464:	ldr	r4, [sp, #24]
   17468:	cmp	r0, #3
   1746c:	mov	r3, r0
   17470:	str	r0, [sp, #24]
   17474:	moveq	r3, #1
   17478:	beq	17498 <__snprintf_chk@plt+0x60ac>
   1747c:	cmp	r3, #4
   17480:	ldr	r1, [sp, #40]	; 0x28
   17484:	ldrbeq	r3, [sp, #1531]	; 0x5fb
   17488:	movne	r3, r1
   1748c:	subeq	r3, r3, #46	; 0x2e
   17490:	clzeq	r3, r3
   17494:	lsreq	r3, r3, #5
   17498:	ldr	r8, [pc, #2760]	; 17f68 <__snprintf_chk@plt+0x6b7c>
   1749c:	str	r7, [sp, #40]	; 0x28
   174a0:	str	r4, [sp, #48]	; 0x30
   174a4:	ldr	r1, [pc, #2752]	; 17f6c <__snprintf_chk@plt+0x6b80>
   174a8:	mov	r4, r8
   174ac:	mov	r7, r3
   174b0:	ldr	r8, [sp, #16]
   174b4:	b	174e0 <__snprintf_chk@plt+0x60f4>
   174b8:	mov	r2, #3
   174bc:	mov	r0, r8
   174c0:	bl	113d4 <strncmp@plt>
   174c4:	clz	r0, r0
   174c8:	lsr	r0, r0, #5
   174cc:	cmp	r0, #0
   174d0:	bne	175ac <__snprintf_chk@plt+0x61c0>
   174d4:	ldr	r1, [r4, #12]!
   174d8:	cmp	r1, #0
   174dc:	beq	17574 <__snprintf_chk@plt+0x6188>
   174e0:	cmp	r7, #0
   174e4:	bne	174b8 <__snprintf_chk@plt+0x60cc>
   174e8:	mov	r0, r8
   174ec:	bl	110d4 <strcmp@plt>
   174f0:	clz	r0, r0
   174f4:	lsr	r0, r0, #5
   174f8:	b	174cc <__snprintf_chk@plt+0x60e0>
   174fc:	mov	r2, #63	; 0x3f
   17500:	mov	r3, #2
   17504:	str	r2, [sp, #16]
   17508:	b	155c8 <__snprintf_chk@plt+0x41dc>
   1750c:	cmp	r3, #0
   17510:	beq	17e9c <__snprintf_chk@plt+0x6ab0>
   17514:	ldrd	r0, [sp, #40]	; 0x28
   17518:	cmp	r0, #-2147483648	; 0x80000000
   1751c:	beq	174fc <__snprintf_chk@plt+0x6110>
   17520:	ldr	r2, [pc, #2632]	; 17f70 <__snprintf_chk@plt+0x6b84>
   17524:	sub	r1, r0, #1
   17528:	sub	r2, r2, r3
   1752c:	ldr	r3, [sp, #36]	; 0x24
   17530:	str	r2, [sp, #260]	; 0x104
   17534:	mov	r2, #276	; 0x114
   17538:	str	r4, [r3]
   1753c:	str	r1, [sp, #256]	; 0x100
   17540:	mov	r3, #21
   17544:	str	r2, [sp, #16]
   17548:	b	155c8 <__snprintf_chk@plt+0x41dc>
   1754c:	mov	r2, #63	; 0x3f
   17550:	ldr	sl, [sp, #48]	; 0x30
   17554:	ldr	fp, [sp, #64]	; 0x40
   17558:	mov	r3, #2
   1755c:	str	r2, [sp, #16]
   17560:	b	155c8 <__snprintf_chk@plt+0x41dc>
   17564:	mov	r0, #2
   17568:	b	150b4 <__snprintf_chk@plt+0x3cc8>
   1756c:	mov	r0, #0
   17570:	b	150b4 <__snprintf_chk@plt+0x3cc8>
   17574:	ldr	r7, [sp, #40]	; 0x28
   17578:	ldr	r1, [sp, #16]
   1757c:	str	r0, [sp, #40]	; 0x28
   17580:	ldr	r0, [sp, #36]	; 0x24
   17584:	bl	146ec <__snprintf_chk@plt+0x3300>
   17588:	ldr	r4, [sp, #48]	; 0x30
   1758c:	ldr	r3, [sp, #40]	; 0x28
   17590:	cmp	r0, #0
   17594:	beq	175d4 <__snprintf_chk@plt+0x61e8>
   17598:	ldr	r2, [r0, #8]
   1759c:	ldr	r3, [r0, #4]
   175a0:	str	r3, [sp, #16]
   175a4:	asr	r3, r2, #31
   175a8:	b	15768 <__snprintf_chk@plt+0x437c>
   175ac:	ldr	r7, [sp, #40]	; 0x28
   175b0:	mov	r8, r4
   175b4:	ldr	r4, [sp, #48]	; 0x30
   175b8:	ldr	r2, [r8, #8]
   175bc:	ldr	r3, [r8, #4]
   175c0:	str	r3, [sp, #16]
   175c4:	asr	r3, r2, #31
   175c8:	b	15768 <__snprintf_chk@plt+0x437c>
   175cc:	mov	r8, #0
   175d0:	b	15454 <__snprintf_chk@plt+0x4068>
   175d4:	ldr	r1, [pc, #2456]	; 17f74 <__snprintf_chk@plt+0x6b88>
   175d8:	ldr	r0, [sp, #16]
   175dc:	str	r3, [sp, #40]	; 0x28
   175e0:	bl	110d4 <strcmp@plt>
   175e4:	ldr	r3, [sp, #40]	; 0x28
   175e8:	cmp	r0, #0
   175ec:	beq	155a4 <__snprintf_chk@plt+0x41b8>
   175f0:	ldr	r2, [pc, #2432]	; 17f78 <__snprintf_chk@plt+0x6b8c>
   175f4:	str	r4, [sp, #48]	; 0x30
   175f8:	mov	r8, r5
   175fc:	str	r2, [sp, #40]	; 0x28
   17600:	ldr	r1, [pc, #2420]	; 17f7c <__snprintf_chk@plt+0x6b90>
   17604:	mov	r4, r2
   17608:	mov	r5, r3
   1760c:	b	1761c <__snprintf_chk@plt+0x6230>
   17610:	ldr	r1, [r4, #12]!
   17614:	cmp	r1, #0
   17618:	beq	17a84 <__snprintf_chk@plt+0x6698>
   1761c:	ldr	r0, [sp, #16]
   17620:	bl	110d4 <strcmp@plt>
   17624:	cmp	r0, #0
   17628:	bne	17610 <__snprintf_chk@plt+0x6224>
   1762c:	mov	r5, r8
   17630:	b	175b0 <__snprintf_chk@plt+0x61c4>
   17634:	ldrd	r2, [sp, #96]	; 0x60
   17638:	cmp	r2, #0
   1763c:	sbcs	r3, r3, #0
   17640:	bge	162c8 <__snprintf_chk@plt+0x4edc>
   17644:	mov	r2, #100	; 0x64
   17648:	mov	r3, #0
   1764c:	mov	r0, r4
   17650:	mov	r1, r5
   17654:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   17658:	mov	r2, #100	; 0x64
   1765c:	mov	r3, #0
   17660:	mov	lr, r0
   17664:	mov	ip, r1
   17668:	mov	r0, r4
   1766c:	mov	r1, r5
   17670:	mov	r4, lr
   17674:	mov	r5, ip
   17678:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   1767c:	lsl	r1, r5, #4
   17680:	lsl	r0, r4, #4
   17684:	orr	r1, r1, r4, lsr #28
   17688:	subs	r4, r0, r4
   1768c:	sbc	r5, r1, r5
   17690:	lsl	r1, r4, #2
   17694:	lsl	r5, r5, #2
   17698:	orr	r5, r5, r4, lsr #30
   1769c:	adds	r0, r1, r2
   176a0:	adc	r5, r5, r3
   176a4:	b	16318 <__snprintf_chk@plt+0x4f2c>
   176a8:	cmp	r3, #0
   176ac:	ldrd	r2, [r9, #-216]	; 0xffffff28
   176b0:	mov	r4, r2
   176b4:	mov	r5, r3
   176b8:	bne	17908 <__snprintf_chk@plt+0x651c>
   176bc:	sub	ip, sl, #10
   176c0:	str	ip, [sp, #24]
   176c4:	ldr	ip, [sp, #36]	; 0x24
   176c8:	mov	lr, r9
   176cc:	mov	sl, #14
   176d0:	strd	r4, [ip, #56]	; 0x38
   176d4:	ldm	lr!, {r0, r1, r2, r3}
   176d8:	mov	r4, ip
   176dc:	mov	r7, r4
   176e0:	ldrd	r4, [r9, #-104]	; 0xffffff98
   176e4:	add	ip, ip, #32
   176e8:	strd	r4, [r7, #64]	; 0x40
   176ec:	stmia	ip!, {r0, r1, r2, r3}
   176f0:	sub	r3, r9, #280	; 0x118
   176f4:	ldm	lr, {r0, r1}
   176f8:	str	r3, [sp, #96]	; 0x60
   176fc:	mvn	r7, #92	; 0x5c
   17700:	stm	ip, {r0, r1}
   17704:	b	15800 <__snprintf_chk@plt+0x4414>
   17708:	ldrd	r2, [sp, #96]	; 0x60
   1770c:	cmp	r2, #0
   17710:	sbcs	r3, r3, #0
   17714:	bge	16e9c <__snprintf_chk@plt+0x5ab0>
   17718:	mov	r2, #100	; 0x64
   1771c:	mov	r3, #0
   17720:	mov	r0, r4
   17724:	mov	r1, r5
   17728:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   1772c:	mov	r2, #100	; 0x64
   17730:	mov	r3, #0
   17734:	mov	lr, r0
   17738:	mov	ip, r1
   1773c:	mov	r0, r4
   17740:	mov	r1, r5
   17744:	mov	r4, lr
   17748:	mov	r5, ip
   1774c:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   17750:	lsl	r1, r5, #4
   17754:	lsl	r0, r4, #4
   17758:	orr	r1, r1, r4, lsr #28
   1775c:	subs	r4, r0, r4
   17760:	sbc	r5, r1, r5
   17764:	lsl	r1, r4, #2
   17768:	lsl	r5, r5, #2
   1776c:	orr	r5, r5, r4, lsr #30
   17770:	adds	r0, r1, r2
   17774:	adc	r5, r5, r3
   17778:	b	16eec <__snprintf_chk@plt+0x5b00>
   1777c:	subs	ip, r3, r2
   17780:	ldrd	r2, [sp, #176]	; 0xb0
   17784:	mov	r7, #0
   17788:	movvs	r7, #1
   1778c:	subs	r0, r2, r4
   17790:	sbcs	r1, r3, r5
   17794:	ldr	r3, [sp, #36]	; 0x24
   17798:	ldrd	r4, [sp, #184]	; 0xb8
   1779c:	strd	r0, [sp, #176]	; 0xb0
   177a0:	str	ip, [r3, #144]	; 0x90
   177a4:	ldrd	r2, [sp, #168]	; 0xa8
   177a8:	mov	lr, #0
   177ac:	movvs	lr, #1
   177b0:	subs	r0, r4, r2
   177b4:	sbcs	r1, r5, r3
   177b8:	ldrd	r2, [sp, #176]	; 0xb0
   177bc:	strd	r0, [sp, #168]	; 0xa8
   177c0:	ldr	r1, [sp, #36]	; 0x24
   177c4:	mov	ip, #0
   177c8:	movvs	ip, #1
   177cc:	strd	r2, [r1, #136]	; 0x88
   177d0:	ldrd	r0, [sp, #160]	; 0xa0
   177d4:	ldrd	r2, [sp, #192]	; 0xc0
   177d8:	subs	r4, r2, r0
   177dc:	sbcs	r5, r3, r1
   177e0:	ldrd	r0, [sp, #168]	; 0xa8
   177e4:	ldr	r3, [sp, #36]	; 0x24
   177e8:	strd	r4, [sp, #176]	; 0xb0
   177ec:	ldrd	r4, [sp, #200]	; 0xc8
   177f0:	strd	r0, [r3, #128]	; 0x80
   177f4:	ldrd	r0, [sp, #152]	; 0x98
   177f8:	mov	r3, #0
   177fc:	str	r3, [sp, #160]	; 0xa0
   17800:	movvs	r3, #1
   17804:	strvs	r3, [sp, #160]	; 0xa0
   17808:	subs	r2, r4, r0
   1780c:	sbcs	r3, r5, r1
   17810:	ldrd	r0, [sp, #176]	; 0xb0
   17814:	strd	r2, [sp, #168]	; 0xa8
   17818:	ldr	r3, [sp, #36]	; 0x24
   1781c:	ldrd	r4, [sp, #96]	; 0x60
   17820:	strd	r0, [r3, #120]	; 0x78
   17824:	ldrd	r0, [sp, #208]	; 0xd0
   17828:	mov	r3, #0
   1782c:	str	r3, [sp, #152]	; 0x98
   17830:	movvs	r3, #1
   17834:	strvs	r3, [sp, #152]	; 0x98
   17838:	subs	r2, r0, r4
   1783c:	sbcs	r3, r1, r5
   17840:	ldr	r1, [sp, #36]	; 0x24
   17844:	strd	r2, [sp, #176]	; 0xb0
   17848:	ldrd	r2, [sp, #168]	; 0xa8
   1784c:	strd	r2, [r1, #112]	; 0x70
   17850:	mov	r3, #0
   17854:	str	r3, [sp, #96]	; 0x60
   17858:	ldrd	r4, [sp, #216]	; 0xd8
   1785c:	ldrd	r0, [sp, #24]
   17860:	movvs	r3, #1
   17864:	strvs	r3, [sp, #96]	; 0x60
   17868:	subs	r2, r4, r0
   1786c:	sbcs	r3, r5, r1
   17870:	mov	r4, r2
   17874:	mov	r5, r3
   17878:	ldr	r1, [sp, #36]	; 0x24
   1787c:	ldrd	r2, [sp, #176]	; 0xb0
   17880:	mov	r0, r4
   17884:	strd	r2, [r1, #104]	; 0x68
   17888:	orr	r3, r7, lr
   1788c:	orr	ip, r3, ip
   17890:	ldr	r3, [sp, #160]	; 0xa0
   17894:	ldr	r1, [sp, #152]	; 0x98
   17898:	orr	r3, ip, r3
   1789c:	orr	r3, r3, r1
   178a0:	ldr	r1, [sp, #96]	; 0x60
   178a4:	mov	r2, #0
   178a8:	orr	r3, r3, r1
   178ac:	movvs	r2, #1
   178b0:	orr	r2, r3, r2
   178b4:	ldr	r3, [sp, #36]	; 0x24
   178b8:	mov	r1, r5
   178bc:	strd	r0, [r3, #96]	; 0x60
   178c0:	b	17150 <__snprintf_chk@plt+0x5d64>
   178c4:	adds	r2, r2, r4
   178c8:	adcs	r3, r3, r5
   178cc:	mov	r0, r2
   178d0:	mov	r5, r3
   178d4:	movvs	r1, #1
   178d8:	movvc	r1, #0
   178dc:	b	16ee4 <__snprintf_chk@plt+0x5af8>
   178e0:	adds	r2, r2, r4
   178e4:	adcs	r3, r3, r5
   178e8:	mov	r0, r2
   178ec:	mov	r5, r3
   178f0:	movvs	r1, #1
   178f4:	movvc	r1, #0
   178f8:	b	16310 <__snprintf_chk@plt+0x4f24>
   178fc:	mov	r2, #0
   17900:	mov	r3, r2
   17904:	b	17750 <__snprintf_chk@plt+0x6364>
   17908:	mov	r2, #5
   1790c:	ldr	r1, [pc, #1644]	; 17f80 <__snprintf_chk@plt+0x6b94>
   17910:	mov	r0, #0
   17914:	bl	1114c <dcgettext@plt>
   17918:	mov	r2, r4
   1791c:	mov	r3, r5
   17920:	bl	14568 <__snprintf_chk@plt+0x317c>
   17924:	b	176bc <__snprintf_chk@plt+0x62d0>
   17928:	mov	r2, #0
   1792c:	mov	r3, r2
   17930:	b	1767c <__snprintf_chk@plt+0x6290>
   17934:	asr	r5, r4, #31
   17938:	mov	r2, #5
   1793c:	ldr	r1, [pc, #1600]	; 17f84 <__snprintf_chk@plt+0x6b98>
   17940:	mov	r0, #0
   17944:	bl	1114c <dcgettext@plt>
   17948:	ldrd	r2, [r9, #-216]	; 0xffffff28
   1794c:	strd	r4, [sp]
   17950:	bl	14568 <__snprintf_chk@plt+0x317c>
   17954:	b	17398 <__snprintf_chk@plt+0x5fac>
   17958:	ldr	r1, [r9, #4]
   1795c:	ldr	r7, [r9]
   17960:	str	r1, [sp, #48]	; 0x30
   17964:	mov	lr, ip
   17968:	mov	r1, r0
   1796c:	umull	r4, r5, r0, r3
   17970:	cmp	lr, #0
   17974:	strd	r4, [sp, #24]
   17978:	umull	r4, r5, r1, lr
   1797c:	bge	1798c <__snprintf_chk@plt+0x65a0>
   17980:	mov	lr, #0
   17984:	subs	r4, r4, lr
   17988:	sbc	r5, r5, r1
   1798c:	cmp	r1, #0
   17990:	bge	179a0 <__snprintf_chk@plt+0x65b4>
   17994:	ldr	r1, [sp, #48]	; 0x30
   17998:	subs	r4, r4, r7
   1799c:	sbc	r5, r5, r1
   179a0:	ldr	r1, [sp, #28]
   179a4:	mov	lr, #0
   179a8:	adds	r1, r4, r1
   179ac:	adc	lr, r5, lr
   179b0:	cmp	lr, r1, asr #31
   179b4:	bne	17fe4 <__snprintf_chk@plt+0x6bf8>
   179b8:	ldr	r3, [sp, #24]
   179bc:	str	r1, [sp, #148]	; 0x94
   179c0:	str	r3, [sp, #144]	; 0x90
   179c4:	b	16c1c <__snprintf_chk@plt+0x5830>
   179c8:	cmp	r1, ip
   179cc:	bne	17e3c <__snprintf_chk@plt+0x6a50>
   179d0:	ldr	r1, [r9, #-44]	; 0xffffffd4
   179d4:	ldr	r7, [r9, #-48]	; 0xffffffd0
   179d8:	str	r1, [sp, #48]	; 0x30
   179dc:	mov	lr, r2
   179e0:	mov	r1, r3
   179e4:	b	1796c <__snprintf_chk@plt+0x6580>
   179e8:	ldr	r2, [r9, #4]
   179ec:	ldr	r5, [r9]
   179f0:	str	r2, [sp, #64]	; 0x40
   179f4:	mov	lr, ip
   179f8:	mov	r2, r4
   179fc:	umull	r0, r1, r4, r3
   17a00:	cmp	lr, #0
   17a04:	strd	r0, [sp, #40]	; 0x28
   17a08:	umull	r0, r1, r2, lr
   17a0c:	strd	r0, [sp, #24]
   17a10:	bge	17a30 <__snprintf_chk@plt+0x6644>
   17a14:	mov	lr, #0
   17a18:	subs	r1, r0, lr
   17a1c:	str	r1, [sp, #24]
   17a20:	ldr	r1, [sp, #28]
   17a24:	mov	lr, r2
   17a28:	sbc	r1, r1, r2
   17a2c:	str	r1, [sp, #28]
   17a30:	cmp	r2, #0
   17a34:	bge	17a54 <__snprintf_chk@plt+0x6668>
   17a38:	ldr	r2, [sp, #24]
   17a3c:	ldr	r1, [sp, #28]
   17a40:	subs	r2, r2, r5
   17a44:	str	r2, [sp, #24]
   17a48:	ldr	r2, [sp, #64]	; 0x40
   17a4c:	sbc	r2, r1, r2
   17a50:	str	r2, [sp, #28]
   17a54:	ldr	r1, [sp, #24]
   17a58:	ldr	r2, [sp, #44]	; 0x2c
   17a5c:	mov	r0, #0
   17a60:	adds	r2, r1, r2
   17a64:	ldr	r1, [sp, #28]
   17a68:	adc	r0, r1, r0
   17a6c:	cmp	r0, r2, asr #31
   17a70:	bne	17dd4 <__snprintf_chk@plt+0x69e8>
   17a74:	ldr	r3, [sp, #40]	; 0x28
   17a78:	str	r2, [sp, #132]	; 0x84
   17a7c:	str	r3, [sp, #128]	; 0x80
   17a80:	b	15f98 <__snprintf_chk@plt+0x4bac>
   17a84:	ldr	r2, [sp, #24]
   17a88:	ldr	r0, [sp, #16]
   17a8c:	sub	r2, r2, #1
   17a90:	mov	r3, r5
   17a94:	mov	r5, r8
   17a98:	add	r8, r0, r2
   17a9c:	ldrb	r0, [r0, r2]
   17aa0:	ldr	r4, [sp, #48]	; 0x30
   17aa4:	cmp	r0, #83	; 0x53
   17aa8:	beq	17bc8 <__snprintf_chk@plt+0x67dc>
   17aac:	str	r5, [sp, #40]	; 0x28
   17ab0:	ldr	r8, [pc, #1232]	; 17f88 <__snprintf_chk@plt+0x6b9c>
   17ab4:	ldr	r1, [pc, #1232]	; 17f8c <__snprintf_chk@plt+0x6ba0>
   17ab8:	mov	r5, r3
   17abc:	b	17acc <__snprintf_chk@plt+0x66e0>
   17ac0:	ldr	r1, [r8, #12]!
   17ac4:	cmp	r1, #0
   17ac8:	beq	17c24 <__snprintf_chk@plt+0x6838>
   17acc:	ldr	r0, [sp, #16]
   17ad0:	bl	110d4 <strcmp@plt>
   17ad4:	cmp	r0, #0
   17ad8:	bne	17ac0 <__snprintf_chk@plt+0x66d4>
   17adc:	ldr	r2, [r8, #8]
   17ae0:	ldr	r3, [r8, #4]
   17ae4:	ldr	r5, [sp, #40]	; 0x28
   17ae8:	str	r3, [sp, #16]
   17aec:	asr	r3, r2, #31
   17af0:	b	15768 <__snprintf_chk@plt+0x437c>
   17af4:	ldr	r1, [r9, #4]
   17af8:	ldr	r7, [r9]
   17afc:	str	r1, [sp, #48]	; 0x30
   17b00:	mov	lr, ip
   17b04:	mov	r1, r0
   17b08:	umull	r4, r5, r0, r3
   17b0c:	cmp	lr, #0
   17b10:	strd	r4, [sp, #24]
   17b14:	umull	r4, r5, r1, lr
   17b18:	bge	17b28 <__snprintf_chk@plt+0x673c>
   17b1c:	mov	lr, #0
   17b20:	subs	r4, r4, lr
   17b24:	sbc	r5, r5, r1
   17b28:	cmp	r1, #0
   17b2c:	bge	17b3c <__snprintf_chk@plt+0x6750>
   17b30:	ldr	r1, [sp, #48]	; 0x30
   17b34:	subs	r4, r4, r7
   17b38:	sbc	r5, r5, r1
   17b3c:	ldr	r1, [sp, #28]
   17b40:	mov	lr, #0
   17b44:	adds	r1, r4, r1
   17b48:	adc	lr, r5, lr
   17b4c:	cmp	lr, r1, asr #31
   17b50:	bne	17db4 <__snprintf_chk@plt+0x69c8>
   17b54:	ldr	r3, [sp, #24]
   17b58:	str	r1, [sp, #140]	; 0x8c
   17b5c:	str	r3, [sp, #136]	; 0x88
   17b60:	b	15b98 <__snprintf_chk@plt+0x47ac>
   17b64:	cmp	r1, ip
   17b68:	bne	17ffc <__snprintf_chk@plt+0x6c10>
   17b6c:	ldr	r1, [r9, #-44]	; 0xffffffd4
   17b70:	ldr	r7, [r9, #-48]	; 0xffffffd0
   17b74:	str	r1, [sp, #48]	; 0x30
   17b78:	mov	lr, r2
   17b7c:	mov	r1, r3
   17b80:	b	17b08 <__snprintf_chk@plt+0x671c>
   17b84:	cmp	r2, ip
   17b88:	bne	17df8 <__snprintf_chk@plt+0x6a0c>
   17b8c:	ldr	r2, [r9, #-52]	; 0xffffffcc
   17b90:	ldr	r5, [r9, #-56]	; 0xffffffc8
   17b94:	str	r2, [sp, #64]	; 0x40
   17b98:	mov	lr, r7
   17b9c:	mov	r2, r3
   17ba0:	b	179fc <__snprintf_chk@plt+0x6610>
   17ba4:	ldr	r1, [sp, #36]	; 0x24
   17ba8:	add	r3, r2, #1
   17bac:	str	r3, [r1]
   17bb0:	ldrb	r3, [r2]
   17bb4:	cmp	r3, #0
   17bb8:	str	r3, [sp, #16]
   17bbc:	ldreq	r3, [sp, #16]
   17bc0:	bne	155c0 <__snprintf_chk@plt+0x41d4>
   17bc4:	b	14fc4 <__snprintf_chk@plt+0x3bd8>
   17bc8:	ldr	ip, [sp, #16]
   17bcc:	ldr	r0, [pc, #936]	; 17f7c <__snprintf_chk@plt+0x6b90>
   17bd0:	str	r5, [sp, #48]	; 0x30
   17bd4:	strb	r1, [ip, r2]
   17bd8:	mov	r5, r3
   17bdc:	mov	r1, r0
   17be0:	b	17bf8 <__snprintf_chk@plt+0x680c>
   17be4:	ldr	r3, [sp, #40]	; 0x28
   17be8:	ldr	r1, [r3, #12]!
   17bec:	cmp	r1, #0
   17bf0:	str	r3, [sp, #40]	; 0x28
   17bf4:	beq	17d74 <__snprintf_chk@plt+0x6988>
   17bf8:	ldr	r0, [sp, #16]
   17bfc:	bl	110d4 <strcmp@plt>
   17c00:	cmp	r0, #0
   17c04:	bne	17be4 <__snprintf_chk@plt+0x67f8>
   17c08:	ldr	r3, [sp, #40]	; 0x28
   17c0c:	ldr	r5, [sp, #48]	; 0x30
   17c10:	ldr	r2, [r3, #8]
   17c14:	ldr	r3, [r3, #4]
   17c18:	str	r3, [sp, #16]
   17c1c:	asr	r3, r2, #31
   17c20:	b	15768 <__snprintf_chk@plt+0x437c>
   17c24:	ldr	r2, [sp, #24]
   17c28:	mov	r3, r5
   17c2c:	cmp	r2, #1
   17c30:	ldr	r5, [sp, #40]	; 0x28
   17c34:	ldrb	r2, [sp, #1528]	; 0x5f8
   17c38:	beq	17ef4 <__snprintf_chk@plt+0x6b08>
   17c3c:	cmp	r2, #0
   17c40:	ldrne	r1, [sp, #16]
   17c44:	movne	r0, r1
   17c48:	beq	17c84 <__snprintf_chk@plt+0x6898>
   17c4c:	cmp	r2, #46	; 0x2e
   17c50:	ldrb	r2, [r0, #1]!
   17c54:	addne	r1, r1, #1
   17c58:	moveq	r3, #1
   17c5c:	cmp	r2, #0
   17c60:	strb	r2, [r1]
   17c64:	bne	17c4c <__snprintf_chk@plt+0x6860>
   17c68:	cmp	r3, #0
   17c6c:	beq	17c84 <__snprintf_chk@plt+0x6898>
   17c70:	ldr	r1, [sp, #16]
   17c74:	ldr	r0, [sp, #36]	; 0x24
   17c78:	bl	146ec <__snprintf_chk@plt+0x3300>
   17c7c:	cmp	r0, #0
   17c80:	bne	17598 <__snprintf_chk@plt+0x61ac>
   17c84:	ldr	r3, [sp, #36]	; 0x24
   17c88:	ldrb	r3, [r3, #181]	; 0xb5
   17c8c:	cmp	r3, #0
   17c90:	beq	174fc <__snprintf_chk@plt+0x6110>
   17c94:	mov	r2, #5
   17c98:	ldr	r1, [pc, #752]	; 17f90 <__snprintf_chk@plt+0x6ba4>
   17c9c:	mov	r0, #0
   17ca0:	bl	1114c <dcgettext@plt>
   17ca4:	ldr	r1, [sp, #16]
   17ca8:	bl	14568 <__snprintf_chk@plt+0x317c>
   17cac:	mov	r3, #63	; 0x3f
   17cb0:	str	r3, [sp, #16]
   17cb4:	mov	r3, #2
   17cb8:	b	155c8 <__snprintf_chk@plt+0x41dc>
   17cbc:	mov	r1, #60	; 0x3c
   17cc0:	cmp	r5, #0
   17cc4:	umull	r2, r3, r4, r1
   17cc8:	strd	r2, [sp, #152]	; 0x98
   17ccc:	umull	r2, r3, r1, r5
   17cd0:	strd	r2, [sp, #24]
   17cd4:	bge	17cec <__snprintf_chk@plt+0x6900>
   17cd8:	subs	r3, r2, lr
   17cdc:	str	r3, [sp, #24]
   17ce0:	ldr	r3, [sp, #28]
   17ce4:	sbc	r3, r3, r1
   17ce8:	str	r3, [sp, #28]
   17cec:	ldr	r3, [sp, #24]
   17cf0:	ldr	r1, [sp, #156]	; 0x9c
   17cf4:	mov	r2, #0
   17cf8:	adds	r1, r3, r1
   17cfc:	ldr	r3, [sp, #28]
   17d00:	adc	r3, r3, r2
   17d04:	cmp	r3, r1, asr #31
   17d08:	bne	17f34 <__snprintf_chk@plt+0x6b48>
   17d0c:	ldr	r2, [sp, #152]	; 0x98
   17d10:	mov	r3, r1
   17d14:	b	16eb8 <__snprintf_chk@plt+0x5acc>
   17d18:	mov	r1, #60	; 0x3c
   17d1c:	cmp	r5, #0
   17d20:	umull	r2, r3, r4, r1
   17d24:	strd	r2, [sp, #152]	; 0x98
   17d28:	umull	r2, r3, r1, r5
   17d2c:	strd	r2, [sp, #24]
   17d30:	bge	17d48 <__snprintf_chk@plt+0x695c>
   17d34:	subs	r3, r2, lr
   17d38:	str	r3, [sp, #24]
   17d3c:	ldr	r3, [sp, #28]
   17d40:	sbc	r3, r3, r1
   17d44:	str	r3, [sp, #28]
   17d48:	ldr	r3, [sp, #24]
   17d4c:	ldr	r1, [sp, #156]	; 0x9c
   17d50:	mov	r2, #0
   17d54:	adds	r1, r3, r1
   17d58:	ldr	r3, [sp, #28]
   17d5c:	adc	r3, r3, r2
   17d60:	cmp	r3, r1, asr #31
   17d64:	bne	17d88 <__snprintf_chk@plt+0x699c>
   17d68:	ldr	r2, [sp, #152]	; 0x98
   17d6c:	mov	r3, r1
   17d70:	b	162e4 <__snprintf_chk@plt+0x4ef8>
   17d74:	mov	r2, #83	; 0x53
   17d78:	mov	r3, r5
   17d7c:	strb	r2, [r8]
   17d80:	ldr	r5, [sp, #48]	; 0x30
   17d84:	b	17aac <__snprintf_chk@plt+0x66c0>
   17d88:	lsl	r3, r5, #4
   17d8c:	lsl	r2, r4, #4
   17d90:	subs	r2, r2, r4
   17d94:	orr	r3, r3, r4, lsr #28
   17d98:	sbc	r3, r3, r5
   17d9c:	lsl	r1, r2, #2
   17da0:	lsl	r3, r3, #2
   17da4:	orr	r3, r3, r2, lsr #30
   17da8:	mov	lr, #1
   17dac:	mov	r2, r1
   17db0:	b	162e4 <__snprintf_chk@plt+0x4ef8>
   17db4:	mul	ip, r0, ip
   17db8:	umull	r0, r1, r0, r3
   17dbc:	mla	r3, r3, r2, ip
   17dc0:	add	r1, r3, r1
   17dc4:	strd	r0, [sp, #136]	; 0x88
   17dc8:	mov	r3, #1
   17dcc:	str	r3, [sp, #40]	; 0x28
   17dd0:	b	15b98 <__snprintf_chk@plt+0x47ac>
   17dd4:	mul	ip, r4, ip
   17dd8:	umull	r4, r5, r4, r3
   17ddc:	mla	r3, r3, r7, ip
   17de0:	add	r5, r3, r5
   17de4:	strd	r4, [sp, #128]	; 0x80
   17de8:	mov	r3, #1
   17dec:	str	r3, [sp, #48]	; 0x30
   17df0:	b	15f98 <__snprintf_chk@plt+0x4bac>
   17df4:	bl	11158 <__stack_chk_fail@plt>
   17df8:	mul	r2, r4, ip
   17dfc:	umull	r4, r5, r4, r3
   17e00:	mla	r2, r3, r7, r2
   17e04:	add	r3, r7, #1
   17e08:	add	r5, r2, r5
   17e0c:	cmp	r3, #1
   17e10:	strd	r4, [sp, #128]	; 0x80
   17e14:	bhi	17de8 <__snprintf_chk@plt+0x69fc>
   17e18:	add	r3, ip, #1
   17e1c:	cmp	r3, #1
   17e20:	bhi	17de8 <__snprintf_chk@plt+0x69fc>
   17e24:	cmp	r7, ip
   17e28:	bne	18040 <__snprintf_chk@plt+0x6c54>
   17e2c:	cmp	r4, #1
   17e30:	sbcs	r3, r5, #0
   17e34:	bge	15f98 <__snprintf_chk@plt+0x4bac>
   17e38:	b	17de8 <__snprintf_chk@plt+0x69fc>
   17e3c:	mul	r1, r0, ip
   17e40:	umull	r4, r5, r0, r3
   17e44:	mla	r1, r3, r2, r1
   17e48:	add	r3, r2, #1
   17e4c:	add	r5, r1, r5
   17e50:	cmp	r3, #1
   17e54:	strd	r4, [sp, #144]	; 0x90
   17e58:	bhi	17e7c <__snprintf_chk@plt+0x6a90>
   17e5c:	add	r3, ip, #1
   17e60:	cmp	r3, #1
   17e64:	bhi	17e7c <__snprintf_chk@plt+0x6a90>
   17e68:	cmp	r2, ip
   17e6c:	bne	17e88 <__snprintf_chk@plt+0x6a9c>
   17e70:	cmp	r4, #1
   17e74:	sbcs	r3, r5, #0
   17e78:	bge	16c1c <__snprintf_chk@plt+0x5830>
   17e7c:	mov	r3, #1
   17e80:	str	r3, [sp, #40]	; 0x28
   17e84:	b	16c1c <__snprintf_chk@plt+0x5830>
   17e88:	ldrd	r2, [sp, #144]	; 0x90
   17e8c:	cmp	r2, #0
   17e90:	sbcs	r3, r3, #0
   17e94:	blt	16c1c <__snprintf_chk@plt+0x5830>
   17e98:	b	17e7c <__snprintf_chk@plt+0x6a90>
   17e9c:	ldr	r2, [sp, #40]	; 0x28
   17ea0:	str	r3, [sp, #260]	; 0x104
   17ea4:	ldr	r3, [sp, #36]	; 0x24
   17ea8:	str	r2, [sp, #256]	; 0x100
   17eac:	mov	r2, #276	; 0x114
   17eb0:	str	r4, [r3]
   17eb4:	str	r2, [sp, #16]
   17eb8:	mov	r3, #21
   17ebc:	b	155c8 <__snprintf_chk@plt+0x41dc>
   17ec0:	add	r5, fp, r5
   17ec4:	ldrsh	r2, [sp, #24]
   17ec8:	ldrb	r3, [r5, #2700]	; 0xa8c
   17ecc:	sub	r1, sl, r2, lsl #1
   17ed0:	sub	sl, r3, #28
   17ed4:	rsb	r2, r2, r2, lsl #3
   17ed8:	add	r3, fp, sl
   17edc:	add	r3, r3, #2784	; 0xae0
   17ee0:	sub	r2, r9, r2, lsl #3
   17ee4:	str	r1, [sp, #24]
   17ee8:	str	r2, [sp, #96]	; 0x60
   17eec:	ldrsb	r7, [r3, #8]
   17ef0:	b	15800 <__snprintf_chk@plt+0x4414>
   17ef4:	cmp	r2, #65	; 0x41
   17ef8:	ldrne	r1, [pc, #148]	; 17f94 <__snprintf_chk@plt+0x6ba8>
   17efc:	beq	17fa0 <__snprintf_chk@plt+0x6bb4>
   17f00:	ldr	ip, [r1, #12]
   17f04:	mov	r0, r1
   17f08:	cmp	ip, #0
   17f0c:	beq	17c3c <__snprintf_chk@plt+0x6850>
   17f10:	ldrb	ip, [ip]
   17f14:	add	r1, r1, #12
   17f18:	cmp	ip, r2
   17f1c:	bne	17f00 <__snprintf_chk@plt+0x6b14>
   17f20:	ldr	r2, [r0, #20]
   17f24:	ldr	r3, [r0, #16]
   17f28:	str	r3, [sp, #16]
   17f2c:	asr	r3, r2, #31
   17f30:	b	15768 <__snprintf_chk@plt+0x437c>
   17f34:	lsl	r3, r5, #4
   17f38:	lsl	r2, r4, #4
   17f3c:	subs	r2, r2, r4
   17f40:	orr	r3, r3, r4, lsr #28
   17f44:	sbc	r3, r3, r5
   17f48:	lsl	r1, r2, #2
   17f4c:	lsl	r3, r3, #2
   17f50:	orr	r3, r3, r2, lsr #30
   17f54:	mov	lr, #1
   17f58:	mov	r2, r1
   17f5c:	b	16eb8 <__snprintf_chk@plt+0x5acc>
   17f60:	andeq	r3, r2, r0, lsr #16
   17f64:	andeq	r3, r2, ip, lsl r8
   17f68:	andeq	r2, r2, r8, lsr #30
   17f6c:	andeq	r3, r2, ip, asr #15
   17f70:	blcc	fe6ca778 <optarg@@GLIBC_2.4+0xfe6955d0>
   17f74:	andeq	r3, r2, r8, ror #15
   17f78:	andeq	r3, r2, r4, asr r0
   17f7c:	ldrdeq	r3, [r2], -r4
   17f80:	muleq	r2, r0, r8
   17f84:	andeq	r3, r2, r4, asr r8
   17f88:	ldrdeq	r3, [r2], -r8
   17f8c:	ldrdeq	r3, [r2], -ip
   17f90:	andeq	r3, r2, ip, ror #15
   17f94:	ldrdeq	r3, [r2], -r4
   17f98:	andeq	r0, r0, r1, lsl r1
   17f9c:			; <UNDEFINED> instruction: 0xfffff1f0
   17fa0:	ldr	r1, [pc, #-16]	; 17f98 <__snprintf_chk@plt+0x6bac>
   17fa4:	ldr	r2, [pc, #-16]	; 17f9c <__snprintf_chk@plt+0x6bb0>
   17fa8:	mvn	r3, #0
   17fac:	str	r1, [sp, #16]
   17fb0:	add	r1, sp, #256	; 0x100
   17fb4:	strd	r2, [r1]
   17fb8:	b	155bc <__snprintf_chk@plt+0x41d0>
   17fbc:	lsl	r1, sl, #2
   17fc0:	lsl	lr, fp, #2
   17fc4:	adds	r0, r1, sl
   17fc8:	orr	lr, lr, sl, lsr #30
   17fcc:	adc	lr, lr, fp
   17fd0:	adds	r0, r0, r0
   17fd4:	adc	lr, lr, lr
   17fd8:	mov	r1, lr
   17fdc:	mov	lr, #1
   17fe0:	b	155e8 <__snprintf_chk@plt+0x41fc>
   17fe4:	mul	ip, r0, ip
   17fe8:	umull	r0, r1, r0, r3
   17fec:	mla	ip, r3, r2, ip
   17ff0:	add	r1, ip, r1
   17ff4:	strd	r0, [sp, #144]	; 0x90
   17ff8:	b	17e7c <__snprintf_chk@plt+0x6a90>
   17ffc:	mul	r1, r0, ip
   18000:	umull	r4, r5, r0, r3
   18004:	mla	r1, r3, r2, r1
   18008:	add	r3, r2, #1
   1800c:	add	r5, r1, r5
   18010:	cmp	r3, #1
   18014:	strd	r4, [sp, #136]	; 0x88
   18018:	bhi	17dc8 <__snprintf_chk@plt+0x69dc>
   1801c:	add	r3, ip, #1
   18020:	cmp	r3, #1
   18024:	bhi	17dc8 <__snprintf_chk@plt+0x69dc>
   18028:	cmp	r2, ip
   1802c:	bne	18054 <__snprintf_chk@plt+0x6c68>
   18030:	cmp	r4, #1
   18034:	sbcs	r3, r5, #0
   18038:	bge	15b98 <__snprintf_chk@plt+0x47ac>
   1803c:	b	17dc8 <__snprintf_chk@plt+0x69dc>
   18040:	ldrd	r2, [sp, #128]	; 0x80
   18044:	cmp	r2, #0
   18048:	sbcs	r3, r3, #0
   1804c:	blt	15f98 <__snprintf_chk@plt+0x4bac>
   18050:	b	17de8 <__snprintf_chk@plt+0x69fc>
   18054:	ldrd	r2, [sp, #136]	; 0x88
   18058:	cmp	r2, #0
   1805c:	sbcs	r3, r3, #0
   18060:	blt	15b98 <__snprintf_chk@plt+0x47ac>
   18064:	b	17dc8 <__snprintf_chk@plt+0x69dc>
   18068:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1806c:	sub	sp, sp, #1004	; 0x3ec
   18070:	mov	ip, r1
   18074:	str	r1, [sp, #48]	; 0x30
   18078:	ldr	r1, [pc, #1360]	; 185d0 <__snprintf_chk@plt+0x71e4>
   1807c:	str	r0, [sp, #68]	; 0x44
   18080:	mov	r0, ip
   18084:	ldr	r1, [r1]
   18088:	mov	r7, r2
   1808c:	mov	r5, r3
   18090:	str	r1, [sp, #996]	; 0x3e4
   18094:	bl	1129c <strlen@plt>
   18098:	ldr	r3, [sp, #1040]	; 0x410
   1809c:	cmp	r7, #0
   180a0:	str	r3, [sp, #56]	; 0x38
   180a4:	ldr	r3, [sp, #1044]	; 0x414
   180a8:	str	r3, [sp, #64]	; 0x40
   180ac:	str	r0, [sp, #72]	; 0x48
   180b0:	beq	18bb8 <__snprintf_chk@plt+0x77cc>
   180b4:	ldr	fp, [r7]
   180b8:	ldr	r6, [r7, #4]
   180bc:	ldr	r2, [sp, #48]	; 0x30
   180c0:	mov	r4, r2
   180c4:	ldrb	r3, [r2], #1
   180c8:	cmp	r3, #9
   180cc:	bcc	180e0 <__snprintf_chk@plt+0x6cf4>
   180d0:	cmp	r3, #13
   180d4:	bls	180c0 <__snprintf_chk@plt+0x6cd4>
   180d8:	cmp	r3, #32
   180dc:	beq	180c0 <__snprintf_chk@plt+0x6cd4>
   180e0:	mov	r2, #56	; 0x38
   180e4:	mov	r1, #0
   180e8:	add	r0, sp, #360	; 0x168
   180ec:	bl	112f0 <memset@plt>
   180f0:	mov	r2, #4
   180f4:	ldr	r1, [pc, #1240]	; 185d4 <__snprintf_chk@plt+0x71e8>
   180f8:	mov	r0, r4
   180fc:	bl	113d4 <strncmp@plt>
   18100:	cmp	r0, #0
   18104:	bne	18160 <__snprintf_chk@plt+0x6d74>
   18108:	ldrb	r8, [r4, #4]
   1810c:	add	r9, r4, #4
   18110:	cmp	r8, #0
   18114:	beq	18160 <__snprintf_chk@plt+0x6d74>
   18118:	mov	r3, r9
   1811c:	mov	r2, r8
   18120:	mov	r0, #1
   18124:	b	18144 <__snprintf_chk@plt+0x6d58>
   18128:	cmp	r2, #34	; 0x22
   1812c:	beq	18684 <__snprintf_chk@plt+0x7298>
   18130:	ldrb	r2, [r3, #1]
   18134:	add	r0, r0, #1
   18138:	add	r3, r3, #1
   1813c:	cmp	r2, #0
   18140:	beq	18160 <__snprintf_chk@plt+0x6d74>
   18144:	cmp	r2, #92	; 0x5c
   18148:	bne	18128 <__snprintf_chk@plt+0x6d3c>
   1814c:	ldrb	r2, [r3, #1]
   18150:	add	r3, r3, #1
   18154:	cmp	r2, #92	; 0x5c
   18158:	cmpne	r2, #34	; 0x22
   1815c:	beq	18130 <__snprintf_chk@plt+0x6d44>
   18160:	mov	r1, r7
   18164:	ldr	r7, [sp, #56]	; 0x38
   18168:	add	r2, sp, #228	; 0xe4
   1816c:	mov	r0, r7
   18170:	bl	1d354 <__snprintf_chk@plt+0xbf68>
   18174:	cmp	r0, #0
   18178:	beq	18bc8 <__snprintf_chk@plt+0x77dc>
   1817c:	mov	r3, #0
   18180:	str	r7, [sp, #44]	; 0x2c
   18184:	str	r3, [sp, #60]	; 0x3c
   18188:	add	r7, sp, #360	; 0x168
   1818c:	mov	ip, r7
   18190:	ldr	r8, [sp, #244]	; 0xf4
   18194:	ldm	ip!, {r0, r1, r2, r3}
   18198:	add	lr, sp, #512	; 0x200
   1819c:	add	r8, r8, #1
   181a0:	and	r5, r5, #1
   181a4:	stmia	lr!, {r0, r1, r2, r3}
   181a8:	add	sl, sp, #424	; 0x1a8
   181ac:	ldrb	r2, [r4]
   181b0:	str	ip, [sp, #32]
   181b4:	strb	r5, [sp, #597]	; 0x255
   181b8:	ldr	r5, [sp, #32]
   181bc:	asr	r9, r8, #31
   181c0:	ldr	r3, [pc, #1040]	; 185d8 <__snprintf_chk@plt+0x71ec>
   181c4:	cmp	r2, #0
   181c8:	ldr	ip, [sp, #248]	; 0xf8
   181cc:	moveq	r4, r3
   181d0:	strd	r8, [sl, #48]	; 0x30
   181d4:	ldm	r5!, {r0, r1, r2, r3}
   181d8:	mov	r9, #0
   181dc:	ldr	r8, [pc, #1148]	; 18660 <__snprintf_chk@plt+0x7274>
   181e0:	str	r6, [sp, #508]	; 0x1fc
   181e4:	adds	r6, r8, ip
   181e8:	adc	r7, r9, ip, asr #31
   181ec:	str	r5, [sp, #32]
   181f0:	str	r4, [sp, #416]	; 0x1a0
   181f4:	mov	r5, r7
   181f8:	mov	r4, r6
   181fc:	ldr	r8, [sp, #236]	; 0xec
   18200:	strd	r4, [sl, #32]
   18204:	ldr	r4, [sp, #240]	; 0xf0
   18208:	asr	r9, r8, #31
   1820c:	ldr	r6, [sp, #228]	; 0xe4
   18210:	asr	r5, r4, #31
   18214:	strd	r8, [sl, #64]	; 0x40
   18218:	strd	r4, [sl, #56]	; 0x38
   1821c:	ldr	r4, [sp, #232]	; 0xe8
   18220:	ldr	r8, [sp, #260]	; 0x104
   18224:	str	r6, [sp, #504]	; 0x1f8
   18228:	asr	r5, r4, #31
   1822c:	mov	ip, #0
   18230:	strd	r4, [sl, #72]	; 0x48
   18234:	mov	r4, #2
   18238:	str	r8, [sp, #172]	; 0xac
   1823c:	str	r4, [sp, #444]	; 0x1bc
   18240:	ldr	r4, [sp, #32]
   18244:	stmia	lr!, {r0, r1, r2, r3}
   18248:	add	r6, fp, #7733248	; 0x760000
   1824c:	ldm	r4!, {r0, r1, r2, r3}
   18250:	add	r9, fp, #30932992	; 0x1d80000
   18254:	str	r8, [sp, #616]	; 0x268
   18258:	str	ip, [sp, #464]	; 0x1d0
   1825c:	str	r4, [sp, #32]
   18260:	stmia	lr!, {r0, r1, r2, r3}
   18264:	add	r6, r6, #42752	; 0xa700
   18268:	ldr	r3, [sp, #32]
   1826c:	add	r5, pc, #852	; 0x354
   18270:	ldrd	r4, [r5]
   18274:	str	ip, [sp, #572]	; 0x23c
   18278:	ldm	r3, {r0, r1}
   1827c:	adds	r2, r4, fp
   18280:	adc	r3, r5, fp, asr #31
   18284:	stm	lr, {r0, r1}
   18288:	add	r1, sp, #568	; 0x238
   1828c:	mov	r5, r3
   18290:	str	ip, [sp, #576]	; 0x240
   18294:	ldr	r3, [sp, #268]	; 0x10c
   18298:	str	ip, [sp, #588]	; 0x24c
   1829c:	str	ip, [sp, #580]	; 0x244
   182a0:	str	ip, [sp, #584]	; 0x248
   182a4:	str	ip, [sp, #592]	; 0x250
   182a8:	strb	ip, [sp, #596]	; 0x254
   182ac:	strb	ip, [sp, #604]	; 0x25c
   182b0:	str	ip, [sp, #620]	; 0x26c
   182b4:	ldr	r7, [pc, #800]	; 185dc <__snprintf_chk@plt+0x71f0>
   182b8:	str	ip, [sp, #600]	; 0x258
   182bc:	strh	ip, [r1]
   182c0:	ldr	r8, [sp, #44]	; 0x2c
   182c4:	add	r1, sp, #596	; 0x254
   182c8:	mov	r4, r2
   182cc:	add	r1, r1, #2
   182d0:	ldr	r2, [pc, #924]	; 18674 <__snprintf_chk@plt+0x7288>
   182d4:	add	r9, r9, #171008	; 0x29c00
   182d8:	mov	fp, ip
   182dc:	strh	ip, [r1]
   182e0:	str	r3, [sp, #608]	; 0x260
   182e4:	str	r2, [sp, #612]	; 0x264
   182e8:	mov	r3, #0
   182ec:	mvn	r2, #0
   182f0:	cmp	r5, r3
   182f4:	cmpeq	r4, r2
   182f8:	bhi	1834c <__snprintf_chk@plt+0x6f60>
   182fc:	add	r2, sp, #316	; 0x13c
   18300:	add	r1, sp, #272	; 0x110
   18304:	mov	r0, r8
   18308:	str	r6, [sp, #272]	; 0x110
   1830c:	bl	1d354 <__snprintf_chk@plt+0xbf68>
   18310:	cmp	r0, #0
   18314:	beq	18334 <__snprintf_chk@plt+0x6f48>
   18318:	ldr	r3, [sp, #356]	; 0x164
   1831c:	cmp	r3, #0
   18320:	beq	18334 <__snprintf_chk@plt+0x6f48>
   18324:	ldr	r2, [sp, #348]	; 0x15c
   18328:	ldr	r1, [sp, #616]	; 0x268
   1832c:	cmp	r2, r1
   18330:	bne	18ddc <__snprintf_chk@plt+0x79f0>
   18334:	add	r6, r6, #7733248	; 0x760000
   18338:	adds	r4, r4, r7
   1833c:	add	r6, r6, #42752	; 0xa700
   18340:	adc	r5, r5, fp
   18344:	cmp	r9, r6
   18348:	bne	182e8 <__snprintf_chk@plt+0x6efc>
   1834c:	ldr	r0, [sp, #608]	; 0x260
   18350:	cmp	r0, #0
   18354:	beq	18378 <__snprintf_chk@plt+0x6f8c>
   18358:	ldr	r1, [sp, #620]	; 0x26c
   1835c:	cmp	r1, #0
   18360:	beq	18378 <__snprintf_chk@plt+0x6f8c>
   18364:	bl	110d4 <strcmp@plt>
   18368:	cmp	r0, #0
   1836c:	mvneq	r3, #0
   18370:	streq	r0, [sp, #620]	; 0x26c
   18374:	streq	r3, [sp, #616]	; 0x268
   18378:	add	r0, sp, #416	; 0x1a0
   1837c:	bl	14f40 <__snprintf_chk@plt+0x3b54>
   18380:	subs	r5, r0, #0
   18384:	bne	18584 <__snprintf_chk@plt+0x7198>
   18388:	ldrb	r4, [sp, #597]	; 0x255
   1838c:	cmp	r4, #0
   18390:	bne	1872c <__snprintf_chk@plt+0x7340>
   18394:	ldrb	r6, [sp, #568]	; 0x238
   18398:	cmp	r6, #0
   1839c:	beq	18500 <__snprintf_chk@plt+0x7114>
   183a0:	add	r3, sp, #504	; 0x1f8
   183a4:	ldm	r3, {r0, r1}
   183a8:	ldr	r3, [sp, #68]	; 0x44
   183ac:	stm	r3, {r0, r1}
   183b0:	cmp	r4, #0
   183b4:	moveq	r6, #1
   183b8:	beq	184c4 <__snprintf_chk@plt+0x70d8>
   183bc:	ldr	r3, [sp, #64]	; 0x40
   183c0:	cmp	r3, #0
   183c4:	beq	18df8 <__snprintf_chk@plt+0x7a0c>
   183c8:	ldr	r1, [pc, #648]	; 18658 <__snprintf_chk@plt+0x726c>
   183cc:	ldr	r0, [sp, #64]	; 0x40
   183d0:	bl	110d4 <strcmp@plt>
   183d4:	mov	r2, #5
   183d8:	cmp	r0, #0
   183dc:	bne	18c8c <__snprintf_chk@plt+0x78a0>
   183e0:	ldr	r1, [pc, #504]	; 185e0 <__snprintf_chk@plt+0x71f4>
   183e4:	bl	1114c <dcgettext@plt>
   183e8:	bl	14568 <__snprintf_chk@plt+0x317c>
   183ec:	ldr	r8, [sp, #68]	; 0x44
   183f0:	ldr	r1, [pc, #492]	; 185e4 <__snprintf_chk@plt+0x71f8>
   183f4:	mov	r2, #5
   183f8:	ldr	r6, [r8]
   183fc:	ldr	r5, [r8, #4]
   18400:	mov	r0, #0
   18404:	asr	r7, r6, #31
   18408:	bl	1114c <dcgettext@plt>
   1840c:	mov	r2, r6
   18410:	mov	r3, r7
   18414:	str	r5, [sp]
   18418:	bl	14568 <__snprintf_chk@plt+0x317c>
   1841c:	add	r1, sp, #272	; 0x110
   18420:	mov	r0, r8
   18424:	bl	110bc <gmtime_r@plt>
   18428:	cmp	r0, #0
   1842c:	beq	18460 <__snprintf_chk@plt+0x7074>
   18430:	mov	r2, #5
   18434:	ldr	r1, [pc, #428]	; 185e8 <__snprintf_chk@plt+0x71fc>
   18438:	mov	r0, #0
   1843c:	bl	1114c <dcgettext@plt>
   18440:	mov	r1, #0
   18444:	add	r2, sp, #696	; 0x2b8
   18448:	mov	r5, r0
   1844c:	add	r0, sp, #272	; 0x110
   18450:	bl	14950 <__snprintf_chk@plt+0x3564>
   18454:	mov	r1, r0
   18458:	mov	r0, r5
   1845c:	bl	14568 <__snprintf_chk@plt+0x317c>
   18460:	ldr	r1, [sp, #68]	; 0x44
   18464:	add	r2, sp, #316	; 0x13c
   18468:	ldr	r0, [sp, #44]	; 0x2c
   1846c:	bl	1d354 <__snprintf_chk@plt+0xbf68>
   18470:	cmp	r0, #0
   18474:	beq	184c0 <__snprintf_chk@plt+0x70d4>
   18478:	mov	r2, #5
   1847c:	ldr	r1, [pc, #360]	; 185ec <__snprintf_chk@plt+0x7200>
   18480:	mov	r0, #0
   18484:	ldr	r7, [sp, #352]	; 0x160
   18488:	bl	1114c <dcgettext@plt>
   1848c:	add	r2, sp, #696	; 0x2b8
   18490:	mov	r1, #0
   18494:	mov	r5, r0
   18498:	add	r0, sp, #316	; 0x13c
   1849c:	bl	14950 <__snprintf_chk@plt+0x3564>
   184a0:	add	r1, sp, #668	; 0x29c
   184a4:	mov	r6, r0
   184a8:	mov	r0, r7
   184ac:	bl	143d0 <__snprintf_chk@plt+0x2fe4>
   184b0:	mov	r1, r6
   184b4:	mov	r2, r0
   184b8:	mov	r0, r5
   184bc:	bl	14568 <__snprintf_chk@plt+0x317c>
   184c0:	mov	r6, r4
   184c4:	ldr	r0, [sp, #44]	; 0x2c
   184c8:	ldr	r3, [sp, #56]	; 0x38
   184cc:	cmp	r0, r3
   184d0:	beq	184d8 <__snprintf_chk@plt+0x70ec>
   184d4:	bl	1d348 <__snprintf_chk@plt+0xbf5c>
   184d8:	ldr	r0, [sp, #60]	; 0x3c
   184dc:	bl	110f8 <free@plt>
   184e0:	ldr	r3, [pc, #232]	; 185d0 <__snprintf_chk@plt+0x71e4>
   184e4:	ldr	r2, [sp, #996]	; 0x3e4
   184e8:	mov	r0, r6
   184ec:	ldr	r3, [r3]
   184f0:	cmp	r2, r3
   184f4:	bne	19e4c <__snprintf_chk@plt+0x8a60>
   184f8:	add	sp, sp, #1004	; 0x3ec
   184fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18500:	ldr	r0, [sp, #588]	; 0x24c
   18504:	ldr	r1, [sp, #572]	; 0x23c
   18508:	ldr	ip, [sp, #576]	; 0x240
   1850c:	orr	r3, r0, r1
   18510:	orr	r3, r3, ip
   18514:	ldr	lr, [sp, #584]	; 0x248
   18518:	ldr	r2, [sp, #580]	; 0x244
   1851c:	ldr	ip, [sp, #592]	; 0x250
   18520:	orr	r3, r3, lr
   18524:	add	r2, r2, ip
   18528:	orr	r3, r3, r2
   1852c:	cmp	r3, #1
   18530:	ble	187a0 <__snprintf_chk@plt+0x73b4>
   18534:	cmp	r4, #0
   18538:	beq	184c4 <__snprintf_chk@plt+0x70d8>
   1853c:	cmp	r0, #1
   18540:	bgt	18ca4 <__snprintf_chk@plt+0x78b8>
   18544:	cmp	r1, #1
   18548:	bgt	18ccc <__snprintf_chk@plt+0x78e0>
   1854c:	ldr	r3, [sp, #576]	; 0x240
   18550:	cmp	r3, #1
   18554:	bgt	18cc0 <__snprintf_chk@plt+0x78d4>
   18558:	ldr	r3, [sp, #584]	; 0x248
   1855c:	cmp	r3, #1
   18560:	bgt	18cb4 <__snprintf_chk@plt+0x78c8>
   18564:	ldr	r3, [sp, #580]	; 0x244
   18568:	ldr	r2, [sp, #592]	; 0x250
   1856c:	add	r3, r3, r2
   18570:	cmp	r3, #1
   18574:	ble	184c4 <__snprintf_chk@plt+0x70d8>
   18578:	ldr	r0, [pc, #112]	; 185f0 <__snprintf_chk@plt+0x7204>
   1857c:	bl	14568 <__snprintf_chk@plt+0x317c>
   18580:	b	184c4 <__snprintf_chk@plt+0x70d8>
   18584:	ldrb	r6, [sp, #597]	; 0x255
   18588:	cmp	r6, #0
   1858c:	beq	184c4 <__snprintf_chk@plt+0x70d8>
   18590:	ldr	r1, [sp, #72]	; 0x48
   18594:	ldr	r3, [sp, #48]	; 0x30
   18598:	ldr	r2, [sp, #416]	; 0x1a0
   1859c:	add	r3, r3, r1
   185a0:	cmp	r2, r3
   185a4:	mov	r0, #0
   185a8:	ldrcs	r1, [pc, #68]	; 185f4 <__snprintf_chk@plt+0x7208>
   185ac:	ldrcc	r1, [pc, #68]	; 185f8 <__snprintf_chk@plt+0x720c>
   185b0:	mov	r2, #5
   185b4:	bl	1114c <dcgettext@plt>
   185b8:	ldr	r1, [sp, #416]	; 0x1a0
   185bc:	bl	14568 <__snprintf_chk@plt+0x317c>
   185c0:	mov	r6, #0
   185c4:	b	184c4 <__snprintf_chk@plt+0x70d8>
   185c8:	rsbshi	sl, r6, r0, lsl #14
   185cc:	andeq	r0, r0, r0
   185d0:	andeq	r4, r3, r8, lsl #30
   185d4:	andeq	r3, r2, r8, ror #17
   185d8:	ldrdeq	r3, [r2], -r4
   185dc:	rsbseq	sl, r6, r0, lsl #14
   185e0:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   185e4:	andeq	r4, r2, r8, lsr r2
   185e8:	andeq	r4, r2, ip, asr r2
   185ec:	andeq	r4, r2, r0, ror r2
   185f0:	muleq	r2, r0, sl
   185f4:	strdeq	r3, [r2], -r0
   185f8:	andeq	r3, r2, r8, lsl #18
   185fc:	andeq	r3, r2, r0, lsr r9
   18600:	muleq	r3, r8, r1
   18604:	andeq	r3, r2, r8, ror r9
   18608:	andeq	r3, r2, r8, lsl #24
   1860c:	andeq	r3, r2, ip, lsr #24
   18610:	andeq	r3, r2, ip, asr #24
   18614:	andeq	r4, r2, ip, ror #4
   18618:	andeq	r3, r2, r4, ror #17
   1861c:	andeq	r3, r2, ip, ror #24
   18620:	muleq	r2, r0, r6
   18624:	andeq	r3, r2, r8, lsr #25
   18628:	andeq	r3, r2, ip, lsl sp
   1862c:	andeq	r3, r2, r0, asr #26
   18630:	andeq	r3, r2, r4, asr sp
   18634:	andeq	r3, r2, r8, ror #26
   18638:	andeq	r3, r2, r4, asr #18
   1863c:	andeq	r3, r2, r8, ror #19
   18640:	strdeq	r3, [r2], -r0
   18644:	andeq	r4, r2, r0, lsl r2
   18648:	strdeq	r3, [r2], -r8
   1864c:	andeq	r3, r2, r4, ror #20
   18650:	andeq	r3, r2, r0, asr #20
   18654:	andeq	r3, r2, ip, lsl sl
   18658:	muleq	r2, r0, r9
   1865c:	muleq	r2, r8, r9
   18660:	andeq	r0, r0, ip, ror #14
   18664:			; <UNDEFINED> instruction: 0x00023ab8
   18668:	andeq	r3, r2, r4, lsl #22
   1866c:			; <UNDEFINED> instruction: 0xfffff894
   18670:	andeq	r3, r2, r0, ror #18
   18674:	andeq	r0, r0, sp, lsl #2
   18678:	ldrdeq	r4, [r2], -r8
   1867c:	andeq	r5, r0, r8, asr r8
   18680:	subls	r2, r9, #-1828716544	; 0x93000000
   18684:	cmp	r0, #100	; 0x64
   18688:	bgt	18b9c <__snprintf_chk@plt+0x77b0>
   1868c:	add	r3, sp, #796	; 0x31c
   18690:	str	r3, [sp, #64]	; 0x40
   18694:	mov	r3, #0
   18698:	str	r3, [sp, #60]	; 0x3c
   1869c:	cmp	r8, #34	; 0x22
   186a0:	ldr	r2, [sp, #64]	; 0x40
   186a4:	beq	186d0 <__snprintf_chk@plt+0x72e4>
   186a8:	sub	r8, r8, #92	; 0x5c
   186ac:	clz	r8, r8
   186b0:	lsr	r8, r8, #5
   186b4:	add	r3, r9, r8
   186b8:	ldrb	r1, [r9, r8]
   186bc:	ldrb	r8, [r3, #1]
   186c0:	add	r9, r3, #1
   186c4:	strb	r1, [r2], #1
   186c8:	cmp	r8, #34	; 0x22
   186cc:	bne	186a8 <__snprintf_chk@plt+0x72bc>
   186d0:	mov	r3, #0
   186d4:	strb	r3, [r2]
   186d8:	ldr	r0, [sp, #64]	; 0x40
   186dc:	bl	1d0c8 <__snprintf_chk@plt+0xbcdc>
   186e0:	subs	r3, r0, #0
   186e4:	str	r3, [sp, #44]	; 0x2c
   186e8:	beq	18dd4 <__snprintf_chk@plt+0x79e8>
   186ec:	add	r9, r9, #1
   186f0:	mov	r4, r9
   186f4:	ldrb	r3, [r9], #1
   186f8:	cmp	r3, #9
   186fc:	bcc	18710 <__snprintf_chk@plt+0x7324>
   18700:	cmp	r3, #13
   18704:	bls	186f0 <__snprintf_chk@plt+0x7304>
   18708:	cmp	r3, #32
   1870c:	beq	186f0 <__snprintf_chk@plt+0x7304>
   18710:	mov	r1, r7
   18714:	add	r2, sp, #228	; 0xe4
   18718:	ldr	r0, [sp, #44]	; 0x2c
   1871c:	bl	1d354 <__snprintf_chk@plt+0xbf68>
   18720:	cmp	r0, #0
   18724:	bne	18188 <__snprintf_chk@plt+0x6d9c>
   18728:	b	185c0 <__snprintf_chk@plt+0x71d4>
   1872c:	mov	r2, #5
   18730:	ldr	r1, [pc, #-316]	; 185fc <__snprintf_chk@plt+0x7210>
   18734:	bl	1114c <dcgettext@plt>
   18738:	bl	14568 <__snprintf_chk@plt+0x317c>
   1873c:	ldrb	r0, [sp, #568]	; 0x238
   18740:	ldr	r4, [pc, #-328]	; 18600 <__snprintf_chk@plt+0x7214>
   18744:	cmp	r0, #0
   18748:	bne	18bd8 <__snprintf_chk@plt+0x77ec>
   1874c:	ldr	r6, [sp, #592]	; 0x250
   18750:	ldr	r5, [r4]
   18754:	cmp	r6, #0
   18758:	bne	18dc8 <__snprintf_chk@plt+0x79dc>
   1875c:	ldr	r7, [sp, #64]	; 0x40
   18760:	cmp	r7, #0
   18764:	beq	193a8 <__snprintf_chk@plt+0x7fbc>
   18768:	ldr	r3, [sp, #56]	; 0x38
   1876c:	ldr	r2, [sp, #44]	; 0x2c
   18770:	cmp	r3, r2
   18774:	beq	18cec <__snprintf_chk@plt+0x7900>
   18778:	mov	r0, r6
   1877c:	mov	r2, #5
   18780:	ldr	r1, [pc, #-388]	; 18604 <__snprintf_chk@plt+0x7218>
   18784:	bl	1114c <dcgettext@plt>
   18788:	mov	r3, r7
   1878c:	mov	r1, #1
   18790:	mov	r2, r0
   18794:	mov	r0, r5
   18798:	bl	11320 <__fprintf_chk@plt>
   1879c:	b	18bfc <__snprintf_chk@plt+0x7810>
   187a0:	ldrd	r8, [sl, #32]
   187a4:	cmp	r8, #0
   187a8:	sbcs	r3, r9, #0
   187ac:	blt	18d94 <__snprintf_chk@plt+0x79a8>
   187b0:	ldr	r3, [sp, #464]	; 0x1d0
   187b4:	cmp	r3, #2
   187b8:	beq	18d0c <__snprintf_chk@plt+0x7920>
   187bc:	ldr	r3, [pc, #-344]	; 1866c <__snprintf_chk@plt+0x7280>
   187c0:	ldr	r2, [pc, #-360]	; 18660 <__snprintf_chk@plt+0x7274>
   187c4:	adds	r3, r8, r3
   187c8:	str	r3, [sp, #80]	; 0x50
   187cc:	mvn	r1, #0
   187d0:	mov	r3, #0
   187d4:	adc	r1, r9, r1
   187d8:	cmp	r9, r3
   187dc:	str	r1, [sp, #84]	; 0x54
   187e0:	cmpeq	r8, r2
   187e4:	mov	ip, #0
   187e8:	ldrd	r2, [sp, #80]	; 0x50
   187ec:	bcs	18cd8 <__snprintf_chk@plt+0x78ec>
   187f0:	cmp	r2, #0
   187f4:	sbcs	r3, r3, #0
   187f8:	bge	18ce4 <__snprintf_chk@plt+0x78f8>
   187fc:	ldrd	r0, [sp, #80]	; 0x50
   18800:	asr	r3, r0, #31
   18804:	cmp	r1, r3
   18808:	cmpeq	r0, r0
   1880c:	movne	ip, #1
   18810:	and	r7, ip, #1
   18814:	str	r0, [sp, #160]	; 0xa0
   18818:	cmp	r7, #0
   1881c:	bne	18d68 <__snprintf_chk@plt+0x797c>
   18820:	ldrd	r2, [sl, #48]	; 0x30
   18824:	mvn	r4, #0
   18828:	mvn	r5, #0
   1882c:	adds	r0, r2, r4
   18830:	adcs	r1, r3, r5
   18834:	asr	r3, r0, #31
   18838:	movvs	lr, #1
   1883c:	movvc	lr, #0
   18840:	cmp	r1, r3
   18844:	cmpeq	r0, r0
   18848:	movne	lr, #1
   1884c:	cmp	lr, #0
   18850:	ldrb	ip, [sp, #597]	; 0x255
   18854:	str	r0, [sp, #156]	; 0x9c
   18858:	mov	lr, r0
   1885c:	bne	18d74 <__snprintf_chk@plt+0x7988>
   18860:	ldrd	r4, [sl, #56]	; 0x38
   18864:	asr	r1, r4, #31
   18868:	cmp	r5, r1
   1886c:	cmpeq	r4, r4
   18870:	movne	r3, #1
   18874:	moveq	r3, #0
   18878:	str	r4, [sp, #152]	; 0x98
   1887c:	str	r3, [sp, #32]
   18880:	bne	18d74 <__snprintf_chk@plt+0x7988>
   18884:	ldr	r0, [sp, #588]	; 0x24c
   18888:	cmp	r0, #0
   1888c:	bne	19324 <__snprintf_chk@plt+0x7f38>
   18890:	ldrb	r3, [sp, #569]	; 0x239
   18894:	cmp	r3, #0
   18898:	beq	19540 <__snprintf_chk@plt+0x8154>
   1889c:	ldr	r3, [sp, #572]	; 0x23c
   188a0:	cmp	r3, #0
   188a4:	bne	19540 <__snprintf_chk@plt+0x8154>
   188a8:	ldr	r2, [sp, #576]	; 0x240
   188ac:	cmp	r2, #0
   188b0:	beq	19324 <__snprintf_chk@plt+0x7f38>
   188b4:	cmp	ip, #0
   188b8:	str	r7, [sp, #140]	; 0x8c
   188bc:	str	r7, [sp, #144]	; 0x90
   188c0:	str	r7, [sp, #148]	; 0x94
   188c4:	str	r7, [sp, #508]	; 0x1fc
   188c8:	bne	19564 <__snprintf_chk@plt+0x8178>
   188cc:	mov	ip, r7
   188d0:	mov	r5, r7
   188d4:	mvn	r2, #0
   188d8:	str	r2, [sp, #172]	; 0xac
   188dc:	ldr	r2, [sp, #580]	; 0x244
   188e0:	str	r5, [sp, #188]	; 0xbc
   188e4:	cmp	r2, #0
   188e8:	ldr	r5, [sp, #44]	; 0x2c
   188ec:	ldrne	r2, [sp, #436]	; 0x1b4
   188f0:	ldreq	r2, [sp, #172]	; 0xac
   188f4:	ldr	r9, [sp, #160]	; 0xa0
   188f8:	add	r1, sp, #140	; 0x8c
   188fc:	mov	r0, r5
   18900:	strne	r2, [sp, #172]	; 0xac
   18904:	str	r3, [sp, #184]	; 0xb8
   18908:	str	ip, [sp, #192]	; 0xc0
   1890c:	str	lr, [sp, #200]	; 0xc8
   18910:	str	r2, [sp, #216]	; 0xd8
   18914:	str	r9, [sp, #204]	; 0xcc
   18918:	str	r4, [sp, #196]	; 0xc4
   1891c:	bl	1d3f0 <__snprintf_chk@plt+0xc004>
   18920:	add	r2, sp, #140	; 0x8c
   18924:	add	r1, sp, #184	; 0xb8
   18928:	mov	r3, r0
   1892c:	mov	r9, r0
   18930:	mov	r0, r5
   18934:	bl	145e4 <__snprintf_chk@plt+0x31f8>
   18938:	cmp	r0, #0
   1893c:	bne	18eac <__snprintf_chk@plt+0x7ac0>
   18940:	ldr	r3, [sp, #592]	; 0x250
   18944:	cmp	r3, #0
   18948:	str	r3, [sp, #48]	; 0x30
   1894c:	bne	18e10 <__snprintf_chk@plt+0x7a24>
   18950:	ldr	r3, [sp, #184]	; 0xb8
   18954:	ldr	r2, [sp, #140]	; 0x8c
   18958:	ldr	r1, [sp, #188]	; 0xbc
   1895c:	ldr	r0, [sp, #144]	; 0x90
   18960:	str	r3, [sp, #72]	; 0x48
   18964:	cmp	r3, r2
   18968:	cmpeq	r1, r0
   1896c:	str	r2, [sp, #80]	; 0x50
   18970:	ldr	r3, [sp, #148]	; 0x94
   18974:	ldr	r2, [sp, #160]	; 0xa0
   18978:	ldr	ip, [sp, #192]	; 0xc0
   1897c:	str	r3, [sp, #64]	; 0x40
   18980:	str	r2, [sp, #68]	; 0x44
   18984:	str	r1, [sp, #88]	; 0x58
   18988:	str	r0, [sp, #96]	; 0x60
   1898c:	mov	r8, ip
   18990:	ldr	sl, [sp, #196]	; 0xc4
   18994:	ldr	fp, [sp, #152]	; 0x98
   18998:	ldr	r9, [sp, #200]	; 0xc8
   1899c:	ldr	r7, [sp, #156]	; 0x9c
   189a0:	ldr	r3, [sp, #204]	; 0xcc
   189a4:	ldrb	r2, [sp, #597]	; 0x255
   189a8:	bne	19a94 <__snprintf_chk@plt+0x86a8>
   189ac:	ldr	ip, [sp, #64]	; 0x40
   189b0:	sub	r1, sl, fp
   189b4:	cmp	r8, ip
   189b8:	clz	r1, r1
   189bc:	lsr	r1, r1, #5
   189c0:	moveq	r1, #0
   189c4:	cmp	r1, #0
   189c8:	beq	19a94 <__snprintf_chk@plt+0x86a8>
   189cc:	ldr	r1, [sp, #68]	; 0x44
   189d0:	cmp	r9, r7
   189d4:	cmpeq	r3, r1
   189d8:	bne	19a94 <__snprintf_chk@plt+0x86a8>
   189dc:	cmp	r2, #0
   189e0:	beq	184c4 <__snprintf_chk@plt+0x70d8>
   189e4:	mov	r2, #5
   189e8:	ldr	r1, [pc, #-1000]	; 18608 <__snprintf_chk@plt+0x721c>
   189ec:	mov	r0, #0
   189f0:	bl	1114c <dcgettext@plt>
   189f4:	bl	14568 <__snprintf_chk@plt+0x317c>
   189f8:	mov	r2, #5
   189fc:	ldr	r1, [pc, #-1016]	; 1860c <__snprintf_chk@plt+0x7220>
   18a00:	mov	r0, #0
   18a04:	bl	1114c <dcgettext@plt>
   18a08:	add	r4, sp, #896	; 0x380
   18a0c:	mov	r2, r4
   18a10:	add	r1, sp, #416	; 0x1a0
   18a14:	mov	r5, r0
   18a18:	add	r0, sp, #184	; 0xb8
   18a1c:	bl	14950 <__snprintf_chk@plt+0x3564>
   18a20:	mov	r1, r0
   18a24:	mov	r0, r5
   18a28:	bl	14568 <__snprintf_chk@plt+0x317c>
   18a2c:	mov	r2, #5
   18a30:	ldr	r1, [pc, #-1064]	; 18610 <__snprintf_chk@plt+0x7224>
   18a34:	mov	r0, #0
   18a38:	bl	1114c <dcgettext@plt>
   18a3c:	mov	r2, r4
   18a40:	add	r1, sp, #416	; 0x1a0
   18a44:	mov	r5, r0
   18a48:	add	r0, sp, #140	; 0x8c
   18a4c:	bl	14950 <__snprintf_chk@plt+0x3564>
   18a50:	mov	r1, r0
   18a54:	mov	r0, r5
   18a58:	bl	14568 <__snprintf_chk@plt+0x317c>
   18a5c:	ldr	r1, [pc, #-1104]	; 18614 <__snprintf_chk@plt+0x7228>
   18a60:	ldr	ip, [pc, #-1104]	; 18618 <__snprintf_chk@plt+0x722c>
   18a64:	mov	r0, r1
   18a68:	mov	r2, r1
   18a6c:	mov	r3, #1
   18a70:	str	r3, [sp, #32]
   18a74:	ldr	lr, [sp, #96]	; 0x60
   18a78:	str	ip, [sp, #16]
   18a7c:	ldr	ip, [sp, #88]	; 0x58
   18a80:	ldr	r5, [pc, #-1140]	; 18614 <__snprintf_chk@plt+0x7228>
   18a84:	cmp	ip, lr
   18a88:	ldr	r3, [pc, #-1144]	; 18618 <__snprintf_chk@plt+0x722c>
   18a8c:	ldr	r8, [sp, #72]	; 0x48
   18a90:	ldr	ip, [sp, #80]	; 0x50
   18a94:	movne	lr, r3
   18a98:	moveq	lr, r5
   18a9c:	str	r2, [sp, #12]
   18aa0:	cmp	r8, ip
   18aa4:	ldr	r2, [pc, #-1168]	; 1861c <__snprintf_chk@plt+0x7230>
   18aa8:	movne	r5, r3
   18aac:	mov	r3, #100	; 0x64
   18ab0:	str	r0, [sp, #8]
   18ab4:	str	r1, [sp, #4]
   18ab8:	str	r2, [sp]
   18abc:	mov	r1, r3
   18ac0:	str	lr, [sp, #20]
   18ac4:	str	r5, [sp, #24]
   18ac8:	mov	r2, #1
   18acc:	mov	r0, r4
   18ad0:	bl	113ec <__snprintf_chk@plt>
   18ad4:	ldrb	r3, [sp, #947]	; 0x3b3
   18ad8:	cmp	r3, #32
   18adc:	bne	19e50 <__snprintf_chk@plt+0x8a64>
   18ae0:	add	r2, sp, #944	; 0x3b0
   18ae4:	ldr	r8, [sp, #32]
   18ae8:	add	r2, r2, #3
   18aec:	mov	r3, #51	; 0x33
   18af0:	ldrb	r0, [r2, #-1]!
   18af4:	sub	r1, r3, #1
   18af8:	cmp	r0, #32
   18afc:	bne	18b08 <__snprintf_chk@plt+0x771c>
   18b00:	subs	r3, r1, #0
   18b04:	bne	18af0 <__snprintf_chk@plt+0x7704>
   18b08:	str	r8, [sp, #32]
   18b0c:	add	r2, sp, #1000	; 0x3e8
   18b10:	add	r3, r2, r3
   18b14:	mov	r1, r4
   18b18:	ldr	r0, [pc, #-1280]	; 18620 <__snprintf_chk@plt+0x7234>
   18b1c:	mov	r4, #0
   18b20:	strb	r4, [r3, #-104]	; 0xffffff98
   18b24:	bl	14568 <__snprintf_chk@plt+0x317c>
   18b28:	mov	r2, #5
   18b2c:	ldr	r1, [pc, #-1296]	; 18624 <__snprintf_chk@plt+0x7238>
   18b30:	mov	r0, r4
   18b34:	bl	1114c <dcgettext@plt>
   18b38:	bl	14568 <__snprintf_chk@plt+0x317c>
   18b3c:	ldr	r3, [sp, #32]
   18b40:	cmp	r3, r4
   18b44:	bne	19e34 <__snprintf_chk@plt+0x8a48>
   18b48:	cmp	sl, fp
   18b4c:	cmpne	r9, r7
   18b50:	bne	19e1c <__snprintf_chk@plt+0x8a30>
   18b54:	mov	r2, #5
   18b58:	ldr	r1, [pc, #-1336]	; 18628 <__snprintf_chk@plt+0x723c>
   18b5c:	mov	r0, #0
   18b60:	bl	1114c <dcgettext@plt>
   18b64:	bl	14568 <__snprintf_chk@plt+0x317c>
   18b68:	ldr	r3, [sp, #48]	; 0x30
   18b6c:	cmp	r3, #0
   18b70:	movne	r2, #5
   18b74:	ldrne	r1, [pc, #-1360]	; 1862c <__snprintf_chk@plt+0x7240>
   18b78:	ldreq	r1, [pc, #-1360]	; 18630 <__snprintf_chk@plt+0x7244>
   18b7c:	movne	r0, #0
   18b80:	ldreq	r0, [sp, #48]	; 0x30
   18b84:	moveq	r2, #5
   18b88:	bl	1114c <dcgettext@plt>
   18b8c:	mov	r1, r0
   18b90:	ldr	r0, [pc, #-1380]	; 18634 <__snprintf_chk@plt+0x7248>
   18b94:	bl	14568 <__snprintf_chk@plt+0x317c>
   18b98:	b	184c4 <__snprintf_chk@plt+0x70d8>
   18b9c:	bl	1120c <malloc@plt>
   18ba0:	subs	r3, r0, #0
   18ba4:	str	r3, [sp, #60]	; 0x3c
   18ba8:	beq	18bc8 <__snprintf_chk@plt+0x77dc>
   18bac:	ldr	r3, [sp, #60]	; 0x3c
   18bb0:	str	r3, [sp, #64]	; 0x40
   18bb4:	b	1869c <__snprintf_chk@plt+0x72b0>
   18bb8:	add	r0, sp, #132	; 0x84
   18bbc:	bl	14128 <__snprintf_chk@plt+0x2d3c>
   18bc0:	add	r7, sp, #132	; 0x84
   18bc4:	b	180b4 <__snprintf_chk@plt+0x6cc8>
   18bc8:	mov	r3, #0
   18bcc:	str	r3, [sp, #60]	; 0x3c
   18bd0:	mov	r6, r3
   18bd4:	b	184d8 <__snprintf_chk@plt+0x70ec>
   18bd8:	mov	r0, r5
   18bdc:	ldr	r1, [pc, #-1452]	; 18638 <__snprintf_chk@plt+0x724c>
   18be0:	ldr	r5, [r4]
   18be4:	mov	r2, #5
   18be8:	bl	1114c <dcgettext@plt>
   18bec:	mov	r1, #1
   18bf0:	mov	r2, r0
   18bf4:	mov	r0, r5
   18bf8:	bl	11320 <__fprintf_chk@plt>
   18bfc:	ldr	r2, [sp, #580]	; 0x244
   18c00:	ldr	r3, [sp, #592]	; 0x250
   18c04:	cmp	r2, #0
   18c08:	ldr	r5, [r4]
   18c0c:	beq	18c40 <__snprintf_chk@plt+0x7854>
   18c10:	cmp	r3, #0
   18c14:	bne	18c48 <__snprintf_chk@plt+0x785c>
   18c18:	ldr	r3, [sp, #436]	; 0x1b4
   18c1c:	cmp	r3, #0
   18c20:	ble	18c6c <__snprintf_chk@plt+0x7880>
   18c24:	mov	r3, r5
   18c28:	mov	r2, #5
   18c2c:	mov	r1, #1
   18c30:	ldr	r0, [pc, #-1532]	; 1863c <__snprintf_chk@plt+0x7250>
   18c34:	bl	111a0 <fwrite@plt>
   18c38:	ldr	r3, [sp, #592]	; 0x250
   18c3c:	ldr	r5, [r4]
   18c40:	cmp	r3, #0
   18c44:	beq	18c6c <__snprintf_chk@plt+0x7880>
   18c48:	add	r1, sp, #668	; 0x29c
   18c4c:	ldr	r0, [sp, #440]	; 0x1b8
   18c50:	bl	143d0 <__snprintf_chk@plt+0x2fe4>
   18c54:	ldr	r2, [pc, #-1564]	; 18640 <__snprintf_chk@plt+0x7254>
   18c58:	mov	r1, #1
   18c5c:	mov	r3, r0
   18c60:	mov	r0, r5
   18c64:	bl	11320 <__fprintf_chk@plt>
   18c68:	ldr	r5, [r4]
   18c6c:	mov	r1, r5
   18c70:	mov	r0, #10
   18c74:	bl	11380 <fputc@plt>
   18c78:	ldrb	r6, [sp, #568]	; 0x238
   18c7c:	ldrb	r4, [sp, #597]	; 0x255
   18c80:	cmp	r6, #0
   18c84:	beq	18500 <__snprintf_chk@plt+0x7114>
   18c88:	b	183a0 <__snprintf_chk@plt+0x6fb4>
   18c8c:	ldr	r1, [pc, #-1616]	; 18644 <__snprintf_chk@plt+0x7258>
   18c90:	mov	r0, #0
   18c94:	bl	1114c <dcgettext@plt>
   18c98:	ldr	r1, [sp, #64]	; 0x40
   18c9c:	bl	14568 <__snprintf_chk@plt+0x317c>
   18ca0:	b	183ec <__snprintf_chk@plt+0x7000>
   18ca4:	ldr	r0, [pc, #-1636]	; 18648 <__snprintf_chk@plt+0x725c>
   18ca8:	bl	14568 <__snprintf_chk@plt+0x317c>
   18cac:	ldr	r1, [sp, #572]	; 0x23c
   18cb0:	b	18544 <__snprintf_chk@plt+0x7158>
   18cb4:	ldr	r0, [pc, #-1648]	; 1864c <__snprintf_chk@plt+0x7260>
   18cb8:	bl	14568 <__snprintf_chk@plt+0x317c>
   18cbc:	b	18564 <__snprintf_chk@plt+0x7178>
   18cc0:	ldr	r0, [pc, #-1656]	; 18650 <__snprintf_chk@plt+0x7264>
   18cc4:	bl	14568 <__snprintf_chk@plt+0x317c>
   18cc8:	b	18558 <__snprintf_chk@plt+0x716c>
   18ccc:	ldr	r0, [pc, #-1664]	; 18654 <__snprintf_chk@plt+0x7268>
   18cd0:	bl	14568 <__snprintf_chk@plt+0x317c>
   18cd4:	b	1854c <__snprintf_chk@plt+0x7160>
   18cd8:	cmp	r2, #0
   18cdc:	sbcs	r3, r3, #0
   18ce0:	bge	187fc <__snprintf_chk@plt+0x7410>
   18ce4:	mov	ip, #1
   18ce8:	b	187fc <__snprintf_chk@plt+0x7410>
   18cec:	ldr	r1, [pc, #-1692]	; 18658 <__snprintf_chk@plt+0x726c>
   18cf0:	ldr	r0, [sp, #64]	; 0x40
   18cf4:	bl	110d4 <strcmp@plt>
   18cf8:	cmp	r0, #0
   18cfc:	bne	19380 <__snprintf_chk@plt+0x7f94>
   18d00:	mov	r2, #5
   18d04:	ldr	r1, [pc, #-1712]	; 1865c <__snprintf_chk@plt+0x7270>
   18d08:	b	18be8 <__snprintf_chk@plt+0x77fc>
   18d0c:	cmp	r8, #69	; 0x45
   18d10:	sbcs	r3, r9, #0
   18d14:	movlt	r7, #2000	; 0x7d0
   18d18:	ldrge	r7, [pc, #-1728]	; 18660 <__snprintf_chk@plt+0x7274>
   18d1c:	mov	r5, #0
   18d20:	adds	r7, r8, r7
   18d24:	adc	r5, r9, r5
   18d28:	cmp	r4, #0
   18d2c:	moveq	r8, r7
   18d30:	moveq	r9, r5
   18d34:	beq	187bc <__snprintf_chk@plt+0x73d0>
   18d38:	mov	r2, #5
   18d3c:	ldr	r1, [pc, #-1760]	; 18664 <__snprintf_chk@plt+0x7278>
   18d40:	mov	r0, #0
   18d44:	bl	1114c <dcgettext@plt>
   18d48:	mov	r2, r8
   18d4c:	mov	r3, r9
   18d50:	str	r7, [sp]
   18d54:	str	r5, [sp, #4]
   18d58:	bl	14568 <__snprintf_chk@plt+0x317c>
   18d5c:	mov	r8, r7
   18d60:	mov	r9, r5
   18d64:	b	187bc <__snprintf_chk@plt+0x73d0>
   18d68:	cmp	r4, #0
   18d6c:	bne	193b8 <__snprintf_chk@plt+0x7fcc>
   18d70:	ldrb	ip, [sp, #597]	; 0x255
   18d74:	cmp	ip, #0
   18d78:	beq	184c4 <__snprintf_chk@plt+0x70d8>
   18d7c:	mov	r2, #5
   18d80:	ldr	r1, [pc, #-1824]	; 18668 <__snprintf_chk@plt+0x727c>
   18d84:	mov	r0, #0
   18d88:	bl	1114c <dcgettext@plt>
   18d8c:	bl	14568 <__snprintf_chk@plt+0x317c>
   18d90:	b	184c4 <__snprintf_chk@plt+0x70d8>
   18d94:	ldr	r0, [pc, #-1840]	; 1866c <__snprintf_chk@plt+0x7280>
   18d98:	mvn	r1, #0
   18d9c:	subs	r2, r0, r8
   18da0:	sbcs	r3, r1, r9
   18da4:	asr	r1, r2, #31
   18da8:	mov	ip, r6
   18dac:	movvs	ip, #1
   18db0:	cmp	r3, r1
   18db4:	cmpeq	r2, r2
   18db8:	movne	ip, #1
   18dbc:	str	r2, [sp, #160]	; 0xa0
   18dc0:	and	r7, ip, #1
   18dc4:	b	18818 <__snprintf_chk@plt+0x742c>
   18dc8:	mov	r2, #5
   18dcc:	ldr	r1, [pc, #-1892]	; 18670 <__snprintf_chk@plt+0x7284>
   18dd0:	b	18be8 <__snprintf_chk@plt+0x77fc>
   18dd4:	ldr	r6, [sp, #44]	; 0x2c
   18dd8:	b	184d8 <__snprintf_chk@plt+0x70ec>
   18ddc:	ldr	r1, [pc, #-1904]	; 18674 <__snprintf_chk@plt+0x7288>
   18de0:	str	r3, [sp, #620]	; 0x26c
   18de4:	mov	r3, #0
   18de8:	str	r2, [sp, #628]	; 0x274
   18dec:	str	r1, [sp, #624]	; 0x270
   18df0:	str	r3, [sp, #632]	; 0x278
   18df4:	b	1834c <__snprintf_chk@plt+0x6f60>
   18df8:	mov	r0, r3
   18dfc:	mov	r2, #5
   18e00:	ldr	r1, [pc, #-1936]	; 18678 <__snprintf_chk@plt+0x728c>
   18e04:	bl	1114c <dcgettext@plt>
   18e08:	bl	14568 <__snprintf_chk@plt+0x317c>
   18e0c:	b	183ec <__snprintf_chk@plt+0x7000>
   18e10:	ldr	r2, [pc, #-1948]	; 1867c <__snprintf_chk@plt+0x7290>
   18e14:	add	r0, sp, #896	; 0x380
   18e18:	add	r1, sp, #896	; 0x380
   18e1c:	strh	r2, [r0]
   18e20:	mov	r3, #88	; 0x58
   18e24:	add	r1, r1, #3
   18e28:	ldr	r0, [sp, #440]	; 0x1b8
   18e2c:	strb	r3, [sp, #898]	; 0x382
   18e30:	bl	143d0 <__snprintf_chk@plt+0x2fe4>
   18e34:	add	r0, sp, #896	; 0x380
   18e38:	bl	1d0c8 <__snprintf_chk@plt+0xbcdc>
   18e3c:	subs	r4, r0, #0
   18e40:	beq	19c60 <__snprintf_chk@plt+0x8874>
   18e44:	ldrd	r2, [sp, #184]	; 0xb8
   18e48:	ldr	r1, [sp, #192]	; 0xc0
   18e4c:	ldr	lr, [sp, #196]	; 0xc4
   18e50:	ldr	ip, [sp, #200]	; 0xc8
   18e54:	str	r2, [sp, #140]	; 0x8c
   18e58:	str	r3, [sp, #144]	; 0x90
   18e5c:	ldr	r2, [sp, #204]	; 0xcc
   18e60:	ldr	r3, [sp, #216]	; 0xd8
   18e64:	str	r1, [sp, #148]	; 0x94
   18e68:	add	r1, sp, #140	; 0x8c
   18e6c:	str	lr, [sp, #152]	; 0x98
   18e70:	str	ip, [sp, #156]	; 0x9c
   18e74:	str	r2, [sp, #160]	; 0xa0
   18e78:	str	r3, [sp, #172]	; 0xac
   18e7c:	bl	1d3f0 <__snprintf_chk@plt+0xc004>
   18e80:	add	r2, sp, #140	; 0x8c
   18e84:	add	r1, sp, #184	; 0xb8
   18e88:	mov	r3, r0
   18e8c:	mov	r9, r0
   18e90:	mov	r0, r4
   18e94:	bl	145e4 <__snprintf_chk@plt+0x31f8>
   18e98:	mov	r5, r0
   18e9c:	mov	r0, r4
   18ea0:	bl	1d348 <__snprintf_chk@plt+0xbf5c>
   18ea4:	cmp	r5, #0
   18ea8:	beq	18950 <__snprintf_chk@plt+0x7564>
   18eac:	ldr	r3, [sp, #576]	; 0x240
   18eb0:	cmp	r3, #0
   18eb4:	beq	1941c <__snprintf_chk@plt+0x8030>
   18eb8:	ldr	r3, [sp, #572]	; 0x23c
   18ebc:	cmp	r3, #0
   18ec0:	bne	19934 <__snprintf_chk@plt+0x8548>
   18ec4:	ldrd	r4, [sl]
   18ec8:	cmp	r4, #1
   18ecc:	sbcs	r3, r5, #0
   18ed0:	strd	r4, [sp, #32]
   18ed4:	blt	18efc <__snprintf_chk@plt+0x7b10>
   18ed8:	ldr	r0, [sp, #164]	; 0xa4
   18edc:	ldr	r1, [sp, #432]	; 0x1b0
   18ee0:	cmp	r0, r1
   18ee4:	beq	18efc <__snprintf_chk@plt+0x7b10>
   18ee8:	subs	r3, r4, #1
   18eec:	str	r3, [sp, #32]
   18ef0:	ldr	r3, [sp, #36]	; 0x24
   18ef4:	sbc	r3, r3, #0
   18ef8:	str	r3, [sp, #36]	; 0x24
   18efc:	ldrd	r0, [sp, #32]
   18f00:	mov	r4, #0
   18f04:	cmp	r1, r0, asr #31
   18f08:	bne	19c0c <__snprintf_chk@plt+0x8820>
   18f0c:	mov	r3, #7
   18f10:	smull	r2, r3, r0, r3
   18f14:	mov	r8, r2
   18f18:	mov	r0, r3
   18f1c:	cmp	r4, #0
   18f20:	mov	r3, r0
   18f24:	bne	19974 <__snprintf_chk@plt+0x8588>
   18f28:	ldr	ip, [sp, #164]	; 0xa4
   18f2c:	ldr	r0, [sp, #432]	; 0x1b0
   18f30:	ldr	r1, [pc, #-2232]	; 18680 <__snprintf_chk@plt+0x7294>
   18f34:	sub	r0, r0, ip
   18f38:	add	r0, r0, #7
   18f3c:	smull	ip, r1, r1, r0
   18f40:	add	ip, r1, r0
   18f44:	asr	r1, r0, #31
   18f48:	rsb	r1, r1, ip, asr #2
   18f4c:	rsb	r1, r1, r1, lsl #3
   18f50:	sub	r0, r0, r1
   18f54:	adds	r4, r0, r8
   18f58:	asr	r1, r0, #31
   18f5c:	adcs	r5, r1, r3
   18f60:	bvs	19974 <__snprintf_chk@plt+0x8588>
   18f64:	ldr	r2, [sp, #152]	; 0x98
   18f68:	adds	r0, r4, r2
   18f6c:	asr	r3, r2, #31
   18f70:	adcs	r1, r5, r3
   18f74:	asr	r3, r0, #31
   18f78:	movvs	r4, #1
   18f7c:	movvc	r4, #0
   18f80:	cmp	r1, r3
   18f84:	cmpeq	r0, r0
   18f88:	movne	r4, #1
   18f8c:	cmp	r4, #0
   18f90:	str	r0, [sp, #152]	; 0x98
   18f94:	bne	19974 <__snprintf_chk@plt+0x8588>
   18f98:	mvn	r3, #0
   18f9c:	add	r1, sp, #140	; 0x8c
   18fa0:	ldr	r0, [sp, #44]	; 0x2c
   18fa4:	str	r3, [sp, #172]	; 0xac
   18fa8:	bl	1d3f0 <__snprintf_chk@plt+0xc004>
   18fac:	cmn	r0, #1
   18fb0:	mov	r9, r0
   18fb4:	beq	19974 <__snprintf_chk@plt+0x8588>
   18fb8:	ldrb	r8, [sp, #597]	; 0x255
   18fbc:	cmp	r8, #0
   18fc0:	bne	193d8 <__snprintf_chk@plt+0x7fec>
   18fc4:	ldrd	r2, [sl, #88]	; 0x58
   18fc8:	ldr	r1, [sl, #104]	; 0x68
   18fcc:	ldr	ip, [sl, #108]	; 0x6c
   18fd0:	strd	r2, [sp, #32]
   18fd4:	ldrd	r2, [sl, #96]	; 0x60
   18fd8:	ldr	r0, [sp, #32]
   18fdc:	orr	r0, r2, r0
   18fe0:	orr	r1, r0, r1
   18fe4:	mov	r4, r1
   18fe8:	ldr	r1, [sp, #36]	; 0x24
   18fec:	mov	r0, r4
   18ff0:	orr	r1, r3, r1
   18ff4:	orr	r1, r1, ip
   18ff8:	orrs	r1, r0, r1
   18ffc:	beq	19788 <__snprintf_chk@plt+0x839c>
   19000:	ldrd	r4, [sp, #32]
   19004:	ldr	r0, [sp, #160]	; 0xa0
   19008:	adds	r8, r0, r4
   1900c:	asr	r1, r0, #31
   19010:	adcs	r9, r1, r5
   19014:	asr	r1, r8, #31
   19018:	movvs	ip, #1
   1901c:	movvc	ip, #0
   19020:	cmp	r9, r1
   19024:	cmpeq	r8, r8
   19028:	bne	184c4 <__snprintf_chk@plt+0x70d8>
   1902c:	cmp	ip, #0
   19030:	moveq	r5, r8
   19034:	bne	184c4 <__snprintf_chk@plt+0x70d8>
   19038:	ldr	r0, [sp, #156]	; 0x9c
   1903c:	adds	r8, r0, r2
   19040:	asr	r1, r0, #31
   19044:	adcs	r9, r1, r3
   19048:	asr	r1, r8, #31
   1904c:	movvs	r3, #1
   19050:	movvc	r3, #0
   19054:	cmp	r9, r1
   19058:	cmpeq	r8, r8
   1905c:	strd	r8, [sp, #32]
   19060:	bne	19908 <__snprintf_chk@plt+0x851c>
   19064:	cmp	r3, #0
   19068:	bne	19908 <__snprintf_chk@plt+0x851c>
   1906c:	ldrd	r2, [sl, #104]	; 0x68
   19070:	ldr	r0, [sp, #152]	; 0x98
   19074:	adds	r8, r0, r2
   19078:	asr	r1, r0, #31
   1907c:	adcs	r9, r1, r3
   19080:	asr	r3, r8, #31
   19084:	mov	r0, r8
   19088:	mov	r1, r9
   1908c:	movvs	r4, #1
   19090:	movvc	r4, #0
   19094:	cmp	r9, r3
   19098:	cmpeq	r8, r8
   1909c:	strd	r0, [sp, #48]	; 0x30
   190a0:	bne	19908 <__snprintf_chk@plt+0x851c>
   190a4:	cmp	r4, #0
   190a8:	bne	19908 <__snprintf_chk@plt+0x851c>
   190ac:	ldr	r0, [sp, #32]
   190b0:	ldr	r3, [sp, #192]	; 0xc0
   190b4:	ldr	r1, [sp, #188]	; 0xbc
   190b8:	str	r0, [sp, #156]	; 0x9c
   190bc:	ldr	r0, [sp, #48]	; 0x30
   190c0:	ldr	r2, [sp, #184]	; 0xb8
   190c4:	str	r3, [sp, #148]	; 0x94
   190c8:	ldr	r3, [sp, #216]	; 0xd8
   190cc:	str	r0, [sp, #152]	; 0x98
   190d0:	str	r1, [sp, #144]	; 0x90
   190d4:	ldr	r0, [sp, #44]	; 0x2c
   190d8:	add	r1, sp, #140	; 0x8c
   190dc:	str	r5, [sp, #160]	; 0xa0
   190e0:	str	r2, [sp, #140]	; 0x8c
   190e4:	str	r3, [sp, #172]	; 0xac
   190e8:	bl	1d3f0 <__snprintf_chk@plt+0xc004>
   190ec:	cmn	r0, #1
   190f0:	mov	r9, r0
   190f4:	beq	19ddc <__snprintf_chk@plt+0x89f0>
   190f8:	ldrb	r8, [sp, #597]	; 0x255
   190fc:	cmp	r8, #0
   19100:	mov	r7, r8
   19104:	bne	19640 <__snprintf_chk@plt+0x8254>
   19108:	ldr	r3, [sp, #592]	; 0x250
   1910c:	cmp	r3, #0
   19110:	beq	19164 <__snprintf_chk@plt+0x7d78>
   19114:	ldr	r2, [sp, #440]	; 0x1b8
   19118:	ldr	r1, [sp, #176]	; 0xb0
   1911c:	asr	r5, r2, #31
   19120:	subs	r2, r1, r2
   19124:	rsc	r3, r5, r1, asr #31
   19128:	adds	r4, r2, r0
   1912c:	adc	r5, r3, r0, asr #31
   19130:	adds	r3, r4, #-2147483648	; 0x80000000
   19134:	str	r3, [sp, #120]	; 0x78
   19138:	adc	r3, r5, #0
   1913c:	str	r3, [sp, #124]	; 0x7c
   19140:	ldrd	r2, [sp, #120]	; 0x78
   19144:	mov	r1, #0
   19148:	mvn	r0, #0
   1914c:	cmp	r3, r1
   19150:	cmpeq	r2, r0
   19154:	bhi	184c4 <__snprintf_chk@plt+0x70d8>
   19158:	mov	r9, r4
   1915c:	cmp	r7, #0
   19160:	bne	199dc <__snprintf_chk@plt+0x85f0>
   19164:	ldr	r7, [sl, #112]	; 0x70
   19168:	ldr	fp, [sl, #116]	; 0x74
   1916c:	mov	ip, #0
   19170:	cmp	fp, r7, asr #31
   19174:	bne	19d88 <__snprintf_chk@plt+0x899c>
   19178:	mov	r2, #3600	; 0xe10
   1917c:	smull	r2, r3, r7, r2
   19180:	mov	r1, r2
   19184:	cmp	ip, #0
   19188:	mov	r5, r3
   1918c:	bne	184c4 <__snprintf_chk@plt+0x70d8>
   19190:	asr	r3, r9, #31
   19194:	adds	r0, r9, r1
   19198:	adcs	r1, r3, r5
   1919c:	movvs	r3, #1
   191a0:	movvc	r3, #0
   191a4:	strd	r0, [sp, #80]	; 0x50
   191a8:	str	r3, [sp, #48]	; 0x30
   191ac:	bvs	184c4 <__snprintf_chk@plt+0x70d8>
   191b0:	ldr	r9, [sl, #120]	; 0x78
   191b4:	ldr	r3, [sl, #124]	; 0x7c
   191b8:	mov	ip, #0
   191bc:	cmp	r3, r9, asr #31
   191c0:	str	r3, [sp, #72]	; 0x48
   191c4:	bne	19d0c <__snprintf_chk@plt+0x8920>
   191c8:	mov	r2, #60	; 0x3c
   191cc:	smull	r2, r3, r9, r2
   191d0:	mov	r4, r2
   191d4:	mov	r1, r3
   191d8:	cmp	ip, #0
   191dc:	mov	r2, r4
   191e0:	bne	19a64 <__snprintf_chk@plt+0x8678>
   191e4:	ldrd	r4, [sp, #80]	; 0x50
   191e8:	adds	r0, r4, r2
   191ec:	adcs	r1, r5, r1
   191f0:	bvs	19a64 <__snprintf_chk@plt+0x8678>
   191f4:	ldrd	r2, [sl, #128]	; 0x80
   191f8:	adds	r4, r0, r2
   191fc:	adcs	r5, r1, r3
   19200:	strd	r2, [sp, #80]	; 0x50
   19204:	strd	r4, [sp, #96]	; 0x60
   19208:	bvs	19a64 <__snprintf_chk@plt+0x8678>
   1920c:	ldr	r3, [sp, #560]	; 0x230
   19210:	mov	r1, r3
   19214:	mov	r4, r1
   19218:	asr	r5, r1, #31
   1921c:	str	r3, [sp, #104]	; 0x68
   19220:	ldr	r3, [sp, #508]	; 0x1fc
   19224:	strd	r4, [sp, #32]
   19228:	adds	r4, r1, r3
   1922c:	adc	r5, r5, r3, asr #31
   19230:	mov	r0, r4
   19234:	mov	r1, r5
   19238:	add	r3, pc, #840	; 0x348
   1923c:	ldrd	r2, [r3]
   19240:	strd	r4, [sp, #88]	; 0x58
   19244:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   19248:	ldr	r4, [pc, #832]	; 19590 <__snprintf_chk@plt+0x81a4>
   1924c:	mov	r5, #0
   19250:	adds	r0, r2, r4
   19254:	adc	r1, r3, r5
   19258:	mov	r2, r4
   1925c:	mov	r3, r5
   19260:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   19264:	mov	r0, r2
   19268:	str	r2, [sp, #120]	; 0x78
   1926c:	mov	r1, r3
   19270:	mov	r2, r4
   19274:	mov	r3, r5
   19278:	ldrd	r4, [sp, #88]	; 0x58
   1927c:	subs	r0, r4, r0
   19280:	sbc	r1, r5, r1
   19284:	bl	20f90 <__snprintf_chk@plt+0xfba4>
   19288:	ldrd	r2, [sp, #96]	; 0x60
   1928c:	asr	r1, r0, #31
   19290:	adds	r4, r2, r0
   19294:	adcs	r5, r3, r1
   19298:	movvs	r3, #1
   1929c:	movvc	r3, #0
   192a0:	mov	lr, r3
   192a4:	bvs	19a64 <__snprintf_chk@plt+0x8678>
   192a8:	adds	r3, r4, #-2147483648	; 0x80000000
   192ac:	str	r3, [sp, #112]	; 0x70
   192b0:	adc	r3, r5, #0
   192b4:	str	r3, [sp, #116]	; 0x74
   192b8:	ldrd	r0, [sp, #112]	; 0x70
   192bc:	mov	r3, #0
   192c0:	mvn	r2, #0
   192c4:	cmp	r1, r3
   192c8:	cmpeq	r0, r2
   192cc:	bhi	19a64 <__snprintf_chk@plt+0x8678>
   192d0:	ldr	r3, [sp, #48]	; 0x30
   192d4:	ldr	r2, [sp, #120]	; 0x78
   192d8:	cmp	r3, #0
   192dc:	ldr	r3, [sp, #68]	; 0x44
   192e0:	str	r4, [r3]
   192e4:	str	r2, [r3, #4]
   192e8:	beq	1931c <__snprintf_chk@plt+0x7f30>
   192ec:	orr	r3, r9, r7
   192f0:	ldrd	r6, [sp, #80]	; 0x50
   192f4:	ldr	r2, [sp, #72]	; 0x48
   192f8:	ldr	ip, [sp, #104]	; 0x68
   192fc:	orr	r3, r3, r6
   19300:	orr	r0, r3, ip
   19304:	orr	r2, r2, fp
   19308:	ldr	r3, [sp, #36]	; 0x24
   1930c:	orr	r2, r2, r7
   19310:	orr	r1, r2, r3
   19314:	orrs	r3, r0, r1
   19318:	bne	19e58 <__snprintf_chk@plt+0x8a6c>
   1931c:	mov	r4, r8
   19320:	b	183b0 <__snprintf_chk@plt+0x6fc4>
   19324:	ldr	r1, [sp, #444]	; 0x1bc
   19328:	ldrd	r2, [sl, #64]	; 0x40
   1932c:	cmp	r1, #0
   19330:	beq	198a4 <__snprintf_chk@plt+0x84b8>
   19334:	cmp	r1, #1
   19338:	beq	1985c <__snprintf_chk@plt+0x8470>
   1933c:	cmp	r3, #0
   19340:	cmpeq	r2, #23
   19344:	bhi	19bd8 <__snprintf_chk@plt+0x87ec>
   19348:	str	r2, [sp, #148]	; 0x94
   1934c:	ldr	r5, [sl, #72]	; 0x48
   19350:	ldr	r3, [sp, #504]	; 0x1f8
   19354:	cmp	ip, #0
   19358:	str	r5, [sp, #144]	; 0x90
   1935c:	str	r3, [sp, #140]	; 0x8c
   19360:	bne	197fc <__snprintf_chk@plt+0x8410>
   19364:	ldr	ip, [sp, #148]	; 0x94
   19368:	ldr	r2, [sp, #572]	; 0x23c
   1936c:	ldr	r1, [sp, #576]	; 0x240
   19370:	orr	r2, r2, r1
   19374:	orrs	r2, r2, r0
   19378:	beq	188dc <__snprintf_chk@plt+0x74f0>
   1937c:	b	188d4 <__snprintf_chk@plt+0x74e8>
   19380:	mov	r0, r6
   19384:	mov	r2, #5
   19388:	ldr	r1, [pc, #516]	; 19594 <__snprintf_chk@plt+0x81a8>
   1938c:	bl	1114c <dcgettext@plt>
   19390:	ldr	r3, [sp, #64]	; 0x40
   19394:	mov	r1, #1
   19398:	mov	r2, r0
   1939c:	mov	r0, r5
   193a0:	bl	11320 <__fprintf_chk@plt>
   193a4:	b	18bfc <__snprintf_chk@plt+0x7810>
   193a8:	mov	r2, #5
   193ac:	ldr	r1, [pc, #484]	; 19598 <__snprintf_chk@plt+0x81ac>
   193b0:	ldr	r0, [sp, #64]	; 0x40
   193b4:	b	18be8 <__snprintf_chk@plt+0x77fc>
   193b8:	mov	r2, #5
   193bc:	ldr	r1, [pc, #472]	; 1959c <__snprintf_chk@plt+0x81b0>
   193c0:	mov	r0, #0
   193c4:	bl	1114c <dcgettext@plt>
   193c8:	mov	r2, r8
   193cc:	mov	r3, r9
   193d0:	bl	14568 <__snprintf_chk@plt+0x317c>
   193d4:	b	18d70 <__snprintf_chk@plt+0x7984>
   193d8:	mov	r2, #5
   193dc:	mov	r0, r4
   193e0:	ldr	r1, [pc, #440]	; 195a0 <__snprintf_chk@plt+0x81b4>
   193e4:	bl	1114c <dcgettext@plt>
   193e8:	add	r1, sp, #896	; 0x380
   193ec:	mov	r4, r0
   193f0:	add	r0, sp, #416	; 0x1a0
   193f4:	bl	14a18 <__snprintf_chk@plt+0x362c>
   193f8:	add	r2, sp, #696	; 0x2b8
   193fc:	add	r1, sp, #416	; 0x1a0
   19400:	mov	r5, r0
   19404:	add	r0, sp, #140	; 0x8c
   19408:	bl	14950 <__snprintf_chk@plt+0x3564>
   1940c:	mov	r1, r5
   19410:	mov	r2, r0
   19414:	mov	r0, r4
   19418:	bl	14568 <__snprintf_chk@plt+0x317c>
   1941c:	ldrb	r8, [sp, #597]	; 0x255
   19420:	cmp	r8, #0
   19424:	beq	18fc4 <__snprintf_chk@plt+0x7bd8>
   19428:	ldr	r3, [sp, #572]	; 0x23c
   1942c:	ldr	r0, [sp, #576]	; 0x240
   19430:	cmp	r3, #0
   19434:	bne	19a88 <__snprintf_chk@plt+0x869c>
   19438:	cmp	r0, #0
   1943c:	beq	19b5c <__snprintf_chk@plt+0x8770>
   19440:	add	r4, sp, #696	; 0x2b8
   19444:	mov	r2, #5
   19448:	ldr	r1, [pc, #340]	; 195a4 <__snprintf_chk@plt+0x81b8>
   1944c:	mov	r0, #0
   19450:	bl	1114c <dcgettext@plt>
   19454:	mov	r2, r4
   19458:	add	r1, sp, #416	; 0x1a0
   1945c:	mov	r5, r0
   19460:	add	r0, sp, #140	; 0x8c
   19464:	bl	14950 <__snprintf_chk@plt+0x3564>
   19468:	mov	r1, r0
   1946c:	mov	r0, r5
   19470:	bl	14568 <__snprintf_chk@plt+0x317c>
   19474:	ldrd	r2, [sl, #88]	; 0x58
   19478:	ldrd	r4, [sl, #104]	; 0x68
   1947c:	ldrb	r8, [sp, #597]	; 0x255
   19480:	strd	r2, [sp, #32]
   19484:	strd	r4, [sp, #48]	; 0x30
   19488:	ldrd	r2, [sl, #96]	; 0x60
   1948c:	ldrd	r4, [sp, #32]
   19490:	ldr	ip, [sp, #48]	; 0x30
   19494:	mov	r7, r8
   19498:	orr	r0, r4, r2
   1949c:	orr	ip, r0, ip
   194a0:	mov	r4, ip
   194a4:	ldr	ip, [sp, #52]	; 0x34
   194a8:	orr	r1, r5, r3
   194ac:	orr	ip, r1, ip
   194b0:	mov	r5, ip
   194b4:	orrs	ip, r4, r5
   194b8:	beq	19788 <__snprintf_chk@plt+0x839c>
   194bc:	cmp	r8, #0
   194c0:	beq	19000 <__snprintf_chk@plt+0x7c14>
   194c4:	orrs	r3, r0, r1
   194c8:	beq	19be8 <__snprintf_chk@plt+0x87fc>
   194cc:	ldr	r3, [sp, #152]	; 0x98
   194d0:	cmp	r3, #15
   194d4:	beq	194f4 <__snprintf_chk@plt+0x8108>
   194d8:	mov	r2, #5
   194dc:	ldr	r1, [pc, #196]	; 195a8 <__snprintf_chk@plt+0x81bc>
   194e0:	mov	r0, #0
   194e4:	bl	1114c <dcgettext@plt>
   194e8:	bl	14568 <__snprintf_chk@plt+0x317c>
   194ec:	ldrd	r2, [sl, #104]	; 0x68
   194f0:	strd	r2, [sp, #48]	; 0x30
   194f4:	ldrd	r2, [sp, #48]	; 0x30
   194f8:	orrs	r3, r2, r3
   194fc:	bne	19be8 <__snprintf_chk@plt+0x87fc>
   19500:	ldrd	r4, [sl, #88]	; 0x58
   19504:	ldr	r2, [sp, #160]	; 0xa0
   19508:	adds	r0, r2, r4
   1950c:	asr	r3, r2, #31
   19510:	adcs	r1, r3, r5
   19514:	asr	r3, r0, #31
   19518:	movvs	ip, #1
   1951c:	movvc	ip, #0
   19520:	cmp	r1, r3
   19524:	cmpeq	r0, r0
   19528:	bne	19908 <__snprintf_chk@plt+0x851c>
   1952c:	cmp	ip, #0
   19530:	bne	19908 <__snprintf_chk@plt+0x851c>
   19534:	ldrd	r2, [sl, #96]	; 0x60
   19538:	mov	r5, r0
   1953c:	b	19038 <__snprintf_chk@plt+0x7c4c>
   19540:	mov	r3, #0
   19544:	cmp	ip, #0
   19548:	str	r3, [sp, #140]	; 0x8c
   1954c:	str	r3, [sp, #144]	; 0x90
   19550:	str	r3, [sp, #148]	; 0x94
   19554:	str	r3, [sp, #508]	; 0x1fc
   19558:	moveq	r5, ip
   1955c:	moveq	r3, ip
   19560:	beq	19368 <__snprintf_chk@plt+0x7f7c>
   19564:	ldr	r0, [pc, #64]	; 195ac <__snprintf_chk@plt+0x81c0>
   19568:	bl	14568 <__snprintf_chk@plt+0x317c>
   1956c:	add	r3, sp, #140	; 0x8c
   19570:	ldr	r0, [sp, #588]	; 0x24c
   19574:	ldm	r3, {r3, r5, ip}
   19578:	ldr	r4, [sp, #152]	; 0x98
   1957c:	ldr	lr, [sp, #156]	; 0x9c
   19580:	b	19368 <__snprintf_chk@plt+0x7f7c>
   19584:	nop			; (mov r0, r0)
   19588:	blcc	fe6cbd90 <optarg@@GLIBC_2.4+0xfe696be8>
   1958c:	andeq	r0, r0, r0
   19590:	blcc	fe6cbd98 <optarg@@GLIBC_2.4+0xfe696bf0>
   19594:			; <UNDEFINED> instruction: 0x000239bc
   19598:	ldrdeq	r3, [r2], -r8
   1959c:	andeq	r3, r2, r4, ror #21
   195a0:	andeq	r3, r2, r4, asr #27
   195a4:	andeq	r3, r2, r4, ror #28
   195a8:	andeq	r3, r2, r0, lsl #29
   195ac:			; <UNDEFINED> instruction: 0x00023bb4
   195b0:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   195b4:	ldrdeq	r3, [r2], -r0
   195b8:	andeq	r3, r2, ip, ror #31
   195bc:	andeq	r4, r2, ip, lsr #32
   195c0:	andeq	r4, r2, r8, rrx
   195c4:	andeq	r4, r2, ip, lsl #1
   195c8:	strheq	r4, [r2], -r0
   195cc:	andeq	r3, r2, r8, asr #22
   195d0:	andeq	r3, r2, r8, ror fp
   195d4:	andeq	r3, r2, r4, lsr #23
   195d8:	andeq	r3, r2, r0, lsl #15
   195dc:	ldrdeq	r3, [r2], -r8
   195e0:	andeq	r3, r2, ip, lsr #22
   195e4:	andeq	r3, r2, ip, lsr #30
   195e8:	andeq	r0, r0, ip, ror r8
   195ec:	andeq	r3, r2, ip, lsr pc
   195f0:	andeq	r3, r2, r8, lsr #28
   195f4:	andeq	r3, r2, r4, ror sp
   195f8:	ldrdeq	r4, [r2], -ip
   195fc:	strdeq	r4, [r2], -r8
   19600:	andeq	r3, r2, r8, lsl #24
   19604:	andeq	r3, r2, ip, lsr #24
   19608:	andeq	r3, r2, ip, asr #24
   1960c:	andeq	r3, r2, r4, ror #17
   19610:	ldrdeq	r3, [r2], -ip
   19614:	andeq	r3, r2, r4, ror #27
   19618:	andeq	r3, r2, r0, lsl lr
   1961c:	andeq	r4, r2, ip, ror #4
   19620:	andeq	r3, r2, r4, ror #29
   19624:	andeq	r3, r2, r8, ror #23
   19628:	andeq	r3, r2, r0, asr pc
   1962c:	strdeq	r3, [r2], -r4
   19630:	andeq	r3, r2, r0, asr #25
   19634:	andeq	r4, r2, r8, lsr #2
   19638:	andeq	r4, r2, r4, ror r1
   1963c:	muleq	r2, r8, r1
   19640:	ldr	r1, [pc, #-152]	; 195b0 <__snprintf_chk@plt+0x81c4>
   19644:	mov	r2, #5
   19648:	mov	r0, r4
   1964c:	bl	1114c <dcgettext@plt>
   19650:	ldrd	r2, [sl, #104]	; 0x68
   19654:	strd	r2, [sp, #8]
   19658:	ldrd	r2, [sl, #96]	; 0x60
   1965c:	strd	r2, [sp]
   19660:	ldrd	r2, [sl, #88]	; 0x58
   19664:	bl	14568 <__snprintf_chk@plt+0x317c>
   19668:	mov	r2, #5
   1966c:	ldr	r1, [pc, #-192]	; 195b4 <__snprintf_chk@plt+0x81c8>
   19670:	mov	r0, r4
   19674:	bl	1114c <dcgettext@plt>
   19678:	add	r2, sp, #696	; 0x2b8
   1967c:	add	r1, sp, #416	; 0x1a0
   19680:	mov	r7, r0
   19684:	add	r0, sp, #140	; 0x8c
   19688:	bl	14950 <__snprintf_chk@plt+0x3564>
   1968c:	mov	r1, r0
   19690:	mov	r0, r7
   19694:	bl	14568 <__snprintf_chk@plt+0x317c>
   19698:	ldr	r3, [sp, #216]	; 0xd8
   1969c:	cmn	r3, #1
   196a0:	beq	196c4 <__snprintf_chk@plt+0x82d8>
   196a4:	ldr	r2, [sp, #172]	; 0xac
   196a8:	cmp	r3, r2
   196ac:	beq	196c4 <__snprintf_chk@plt+0x82d8>
   196b0:	mov	r2, #5
   196b4:	ldr	r1, [pc, #-260]	; 195b8 <__snprintf_chk@plt+0x81cc>
   196b8:	mov	r0, r4
   196bc:	bl	1114c <dcgettext@plt>
   196c0:	bl	14568 <__snprintf_chk@plt+0x317c>
   196c4:	ldrd	r2, [sl, #104]	; 0x68
   196c8:	orrs	r3, r2, r3
   196cc:	bne	19780 <__snprintf_chk@plt+0x8394>
   196d0:	ldr	r3, [sp, #152]	; 0x98
   196d4:	ldr	r2, [sp, #48]	; 0x30
   196d8:	cmp	r2, r3
   196dc:	bne	196fc <__snprintf_chk@plt+0x8310>
   196e0:	ldrd	r2, [sl, #96]	; 0x60
   196e4:	orrs	r3, r2, r3
   196e8:	bne	19780 <__snprintf_chk@plt+0x8394>
   196ec:	ldr	r3, [sp, #156]	; 0x9c
   196f0:	ldr	r2, [sp, #32]
   196f4:	cmp	r2, r3
   196f8:	beq	19780 <__snprintf_chk@plt+0x8394>
   196fc:	mov	r2, #5
   19700:	ldr	r1, [pc, #-332]	; 195bc <__snprintf_chk@plt+0x81d0>
   19704:	mov	r0, #0
   19708:	bl	1114c <dcgettext@plt>
   1970c:	bl	14568 <__snprintf_chk@plt+0x317c>
   19710:	mov	r2, #5
   19714:	ldr	r1, [pc, #-348]	; 195c0 <__snprintf_chk@plt+0x81d4>
   19718:	mov	r0, #0
   1971c:	bl	1114c <dcgettext@plt>
   19720:	add	r1, sp, #652	; 0x28c
   19724:	mov	r4, r0
   19728:	mov	r0, r5
   1972c:	bl	144ec <__snprintf_chk@plt+0x3100>
   19730:	ldr	r2, [sp, #32]
   19734:	ldr	r3, [sp, #48]	; 0x30
   19738:	add	r2, r2, #1
   1973c:	mov	r1, r0
   19740:	mov	r0, r4
   19744:	bl	14568 <__snprintf_chk@plt+0x317c>
   19748:	mov	r2, #5
   1974c:	ldr	r1, [pc, #-400]	; 195c4 <__snprintf_chk@plt+0x81d8>
   19750:	mov	r0, #0
   19754:	bl	1114c <dcgettext@plt>
   19758:	add	r1, sp, #652	; 0x28c
   1975c:	mov	r4, r0
   19760:	ldr	r0, [sp, #160]	; 0xa0
   19764:	bl	144ec <__snprintf_chk@plt+0x3100>
   19768:	ldr	r2, [sp, #156]	; 0x9c
   1976c:	ldr	r3, [sp, #152]	; 0x98
   19770:	add	r2, r2, #1
   19774:	mov	r1, r0
   19778:	mov	r0, r4
   1977c:	bl	14568 <__snprintf_chk@plt+0x317c>
   19780:	ldrb	r8, [sp, #597]	; 0x255
   19784:	mov	r7, r8
   19788:	ldr	r3, [sp, #592]	; 0x250
   1978c:	cmp	r3, #0
   19790:	beq	1915c <__snprintf_chk@plt+0x7d70>
   19794:	ldr	r2, [sp, #440]	; 0x1b8
   19798:	ldr	r1, [sp, #176]	; 0xb0
   1979c:	mvn	r0, #0
   197a0:	asr	r5, r2, #31
   197a4:	subs	r2, r1, r2
   197a8:	rsc	r3, r5, r1, asr #31
   197ac:	adds	r4, r2, r9
   197b0:	adc	r5, r3, r9, asr #31
   197b4:	adds	r3, r4, #-2147483648	; 0x80000000
   197b8:	str	r3, [sp, #104]	; 0x68
   197bc:	adc	r3, r5, #0
   197c0:	str	r3, [sp, #108]	; 0x6c
   197c4:	ldrd	r2, [sp, #104]	; 0x68
   197c8:	mov	r1, #0
   197cc:	cmp	r3, r1
   197d0:	cmpeq	r2, r0
   197d4:	bls	19158 <__snprintf_chk@plt+0x7d6c>
   197d8:	cmp	r7, #0
   197dc:	beq	184c4 <__snprintf_chk@plt+0x70d8>
   197e0:	mov	r2, #5
   197e4:	ldr	r1, [pc, #-548]	; 195c8 <__snprintf_chk@plt+0x81dc>
   197e8:	mov	r0, #0
   197ec:	bl	1114c <dcgettext@plt>
   197f0:	ldr	r1, [sp, #440]	; 0x1b8
   197f4:	bl	14568 <__snprintf_chk@plt+0x317c>
   197f8:	b	184c4 <__snprintf_chk@plt+0x70d8>
   197fc:	cmp	r0, #0
   19800:	movne	r0, #0
   19804:	ldrne	r1, [pc, #-576]	; 195cc <__snprintf_chk@plt+0x81e0>
   19808:	ldreq	r1, [pc, #-576]	; 195d0 <__snprintf_chk@plt+0x81e4>
   1980c:	mov	r2, #5
   19810:	bl	1114c <dcgettext@plt>
   19814:	ldr	ip, [sp, #140]	; 0x8c
   19818:	ldr	r2, [pc, #-588]	; 195d4 <__snprintf_chk@plt+0x81e8>
   1981c:	add	r4, sp, #696	; 0x2b8
   19820:	mov	r3, #100	; 0x64
   19824:	str	r2, [sp]
   19828:	str	ip, [sp, #12]
   1982c:	mov	r2, #1
   19830:	mov	r5, r0
   19834:	ldrd	r0, [sp, #144]	; 0x90
   19838:	str	r0, [sp, #8]
   1983c:	str	r1, [sp, #4]
   19840:	mov	r0, r4
   19844:	mov	r1, r3
   19848:	bl	113ec <__snprintf_chk@plt>
   1984c:	mov	r1, r4
   19850:	mov	r0, r5
   19854:	bl	14568 <__snprintf_chk@plt+0x317c>
   19858:	b	1956c <__snprintf_chk@plt+0x8180>
   1985c:	subs	r1, r2, #1
   19860:	str	r1, [sp, #96]	; 0x60
   19864:	sbc	r1, r3, #0
   19868:	str	r1, [sp, #100]	; 0x64
   1986c:	ldrd	r8, [sp, #96]	; 0x60
   19870:	cmp	r9, #0
   19874:	cmpeq	r8, #10
   19878:	addls	r2, r2, #12
   1987c:	bls	19348 <__snprintf_chk@plt+0x7f5c>
   19880:	cmp	r3, #0
   19884:	cmpeq	r2, #12
   19888:	mvnne	r3, #0
   1988c:	strne	r3, [sp, #148]	; 0x94
   19890:	ldrne	r4, [pc, #-704]	; 195d8 <__snprintf_chk@plt+0x81ec>
   19894:	bne	198e0 <__snprintf_chk@plt+0x84f4>
   19898:	mov	r3, #12
   1989c:	str	r3, [sp, #148]	; 0x94
   198a0:	b	1934c <__snprintf_chk@plt+0x7f60>
   198a4:	subs	r5, r2, #1
   198a8:	str	r5, [sp, #88]	; 0x58
   198ac:	sbc	r5, r3, #0
   198b0:	str	r5, [sp, #92]	; 0x5c
   198b4:	ldrd	r8, [sp, #88]	; 0x58
   198b8:	cmp	r9, #0
   198bc:	cmpeq	r8, #10
   198c0:	bls	19348 <__snprintf_chk@plt+0x7f5c>
   198c4:	cmp	r3, #0
   198c8:	cmpeq	r2, #12
   198cc:	streq	r1, [sp, #148]	; 0x94
   198d0:	beq	1934c <__snprintf_chk@plt+0x7f60>
   198d4:	ldr	r4, [pc, #-768]	; 195dc <__snprintf_chk@plt+0x81f0>
   198d8:	mvn	r3, #0
   198dc:	str	r3, [sp, #148]	; 0x94
   198e0:	cmp	ip, #0
   198e4:	beq	184c4 <__snprintf_chk@plt+0x70d8>
   198e8:	mov	r2, #5
   198ec:	ldr	r1, [pc, #-788]	; 195e0 <__snprintf_chk@plt+0x81f4>
   198f0:	mov	r0, #0
   198f4:	bl	1114c <dcgettext@plt>
   198f8:	str	r4, [sp]
   198fc:	ldrd	r2, [sl, #64]	; 0x40
   19900:	bl	14568 <__snprintf_chk@plt+0x317c>
   19904:	b	184c4 <__snprintf_chk@plt+0x70d8>
   19908:	ldrb	r3, [sp, #597]	; 0x255
   1990c:	cmp	r3, #0
   19910:	beq	184c4 <__snprintf_chk@plt+0x70d8>
   19914:	mov	r2, #5
   19918:	ldr	r1, [pc, #-828]	; 195e4 <__snprintf_chk@plt+0x81f8>
   1991c:	mov	r0, #0
   19920:	bl	1114c <dcgettext@plt>
   19924:	ldr	r2, [pc, #-836]	; 195e8 <__snprintf_chk@plt+0x81fc>
   19928:	ldr	r1, [pc, #-836]	; 195ec <__snprintf_chk@plt+0x8200>
   1992c:	bl	14568 <__snprintf_chk@plt+0x317c>
   19930:	b	184c4 <__snprintf_chk@plt+0x70d8>
   19934:	ldrb	r8, [sp, #597]	; 0x255
   19938:	cmp	r8, #0
   1993c:	beq	18fc4 <__snprintf_chk@plt+0x7bd8>
   19940:	add	r4, sp, #696	; 0x2b8
   19944:	mov	r2, #5
   19948:	ldr	r1, [pc, #-864]	; 195f0 <__snprintf_chk@plt+0x8204>
   1994c:	mov	r0, #0
   19950:	bl	1114c <dcgettext@plt>
   19954:	add	r1, sp, #896	; 0x380
   19958:	mov	r5, r0
   1995c:	add	r0, sp, #416	; 0x1a0
   19960:	bl	14a18 <__snprintf_chk@plt+0x362c>
   19964:	mov	r1, r0
   19968:	mov	r0, r5
   1996c:	bl	14568 <__snprintf_chk@plt+0x317c>
   19970:	b	19444 <__snprintf_chk@plt+0x8058>
   19974:	ldrb	r3, [sp, #597]	; 0x255
   19978:	cmp	r3, #0
   1997c:	beq	184c4 <__snprintf_chk@plt+0x70d8>
   19980:	mov	r2, #5
   19984:	ldr	r1, [pc, #-920]	; 195f4 <__snprintf_chk@plt+0x8208>
   19988:	mov	r0, #0
   1998c:	bl	1114c <dcgettext@plt>
   19990:	add	r1, sp, #896	; 0x380
   19994:	mov	r7, r0
   19998:	add	r0, sp, #416	; 0x1a0
   1999c:	bl	14a18 <__snprintf_chk@plt+0x362c>
   199a0:	add	r1, sp, #416	; 0x1a0
   199a4:	add	r2, sp, #696	; 0x2b8
   199a8:	ldrd	r4, [sl]
   199ac:	ldr	r9, [sp, #432]	; 0x1b0
   199b0:	mov	r8, r0
   199b4:	add	r0, sp, #140	; 0x8c
   199b8:	bl	14950 <__snprintf_chk@plt+0x3564>
   199bc:	str	r9, [sp]
   199c0:	mov	r2, r4
   199c4:	mov	r3, r5
   199c8:	mov	r1, r8
   199cc:	str	r0, [sp, #4]
   199d0:	mov	r0, r7
   199d4:	bl	14568 <__snprintf_chk@plt+0x317c>
   199d8:	b	184c4 <__snprintf_chk@plt+0x70d8>
   199dc:	mov	r2, #5
   199e0:	ldr	r1, [pc, #-1008]	; 195f8 <__snprintf_chk@plt+0x820c>
   199e4:	mov	r0, #0
   199e8:	bl	1114c <dcgettext@plt>
   199ec:	add	r1, sp, #416	; 0x1a0
   199f0:	add	r2, sp, #696	; 0x2b8
   199f4:	mov	r4, r0
   199f8:	add	r0, sp, #140	; 0x8c
   199fc:	bl	14950 <__snprintf_chk@plt+0x3564>
   19a00:	mov	r2, r9
   19a04:	asr	r3, r9, #31
   19a08:	strd	r2, [sp, #72]	; 0x48
   19a0c:	mov	r1, r0
   19a10:	mov	r0, r4
   19a14:	bl	14568 <__snprintf_chk@plt+0x317c>
   19a18:	ldr	r7, [sl, #112]	; 0x70
   19a1c:	ldr	fp, [sl, #116]	; 0x74
   19a20:	ldrb	r8, [sp, #597]	; 0x255
   19a24:	cmp	fp, r7, asr #31
   19a28:	mov	ip, #0
   19a2c:	str	r8, [sp, #48]	; 0x30
   19a30:	bne	19c84 <__snprintf_chk@plt+0x8898>
   19a34:	mov	r2, #3600	; 0xe10
   19a38:	smull	r2, r3, r7, r2
   19a3c:	mov	r4, r2
   19a40:	mov	r1, r3
   19a44:	cmp	ip, #0
   19a48:	mov	r2, r4
   19a4c:	bne	19a64 <__snprintf_chk@plt+0x8678>
   19a50:	ldrd	r4, [sp, #72]	; 0x48
   19a54:	adds	r0, r4, r2
   19a58:	adcs	r1, r5, r1
   19a5c:	strd	r0, [sp, #80]	; 0x50
   19a60:	bvc	191b0 <__snprintf_chk@plt+0x7dc4>
   19a64:	ldr	r3, [sp, #48]	; 0x30
   19a68:	cmp	r3, #0
   19a6c:	beq	184c4 <__snprintf_chk@plt+0x70d8>
   19a70:	mov	r2, #5
   19a74:	ldr	r1, [pc, #-1152]	; 195fc <__snprintf_chk@plt+0x8210>
   19a78:	mov	r0, #0
   19a7c:	bl	1114c <dcgettext@plt>
   19a80:	bl	14568 <__snprintf_chk@plt+0x317c>
   19a84:	b	184c4 <__snprintf_chk@plt+0x70d8>
   19a88:	cmp	r0, #0
   19a8c:	beq	19440 <__snprintf_chk@plt+0x8054>
   19a90:	b	19940 <__snprintf_chk@plt+0x8554>
   19a94:	cmp	r2, #0
   19a98:	str	r3, [sp, #104]	; 0x68
   19a9c:	beq	184c4 <__snprintf_chk@plt+0x70d8>
   19aa0:	mov	r2, #5
   19aa4:	ldr	r1, [pc, #-1196]	; 19600 <__snprintf_chk@plt+0x8214>
   19aa8:	mov	r0, #0
   19aac:	bl	1114c <dcgettext@plt>
   19ab0:	bl	14568 <__snprintf_chk@plt+0x317c>
   19ab4:	mov	r2, #5
   19ab8:	ldr	r1, [pc, #-1212]	; 19604 <__snprintf_chk@plt+0x8218>
   19abc:	mov	r0, #0
   19ac0:	bl	1114c <dcgettext@plt>
   19ac4:	add	r4, sp, #896	; 0x380
   19ac8:	mov	r2, r4
   19acc:	add	r1, sp, #416	; 0x1a0
   19ad0:	mov	r5, r0
   19ad4:	add	r0, sp, #184	; 0xb8
   19ad8:	bl	14950 <__snprintf_chk@plt+0x3564>
   19adc:	mov	r1, r0
   19ae0:	mov	r0, r5
   19ae4:	bl	14568 <__snprintf_chk@plt+0x317c>
   19ae8:	mov	r2, #5
   19aec:	ldr	r1, [pc, #-1260]	; 19608 <__snprintf_chk@plt+0x821c>
   19af0:	mov	r0, #0
   19af4:	bl	1114c <dcgettext@plt>
   19af8:	mov	r2, r4
   19afc:	add	r1, sp, #416	; 0x1a0
   19b00:	mov	r5, r0
   19b04:	add	r0, sp, #140	; 0x8c
   19b08:	bl	14950 <__snprintf_chk@plt+0x3564>
   19b0c:	mov	r1, r0
   19b10:	mov	r0, r5
   19b14:	bl	14568 <__snprintf_chk@plt+0x317c>
   19b18:	ldr	r0, [sp, #68]	; 0x44
   19b1c:	ldr	r3, [sp, #104]	; 0x68
   19b20:	ldr	r2, [pc, #-1292]	; 1961c <__snprintf_chk@plt+0x8230>
   19b24:	cmp	r3, r0
   19b28:	ldr	r0, [sp, #64]	; 0x40
   19b2c:	ldr	lr, [pc, #-1320]	; 1960c <__snprintf_chk@plt+0x8220>
   19b30:	ldr	r1, [pc, #-1320]	; 19610 <__snprintf_chk@plt+0x8224>
   19b34:	moveq	r1, r2
   19b38:	cmp	r8, r0
   19b3c:	moveq	ip, r2
   19b40:	movne	ip, lr
   19b44:	cmp	r9, r7
   19b48:	moveq	r0, r2
   19b4c:	movne	r0, lr
   19b50:	cmp	sl, fp
   19b54:	movne	r2, lr
   19b58:	b	18a74 <__snprintf_chk@plt+0x7688>
   19b5c:	mov	r2, #5
   19b60:	ldr	r1, [pc, #-1364]	; 19614 <__snprintf_chk@plt+0x8228>
   19b64:	bl	1114c <dcgettext@plt>
   19b68:	add	r1, sp, #652	; 0x28c
   19b6c:	add	r4, sp, #696	; 0x2b8
   19b70:	mov	r5, r0
   19b74:	ldr	r0, [sp, #160]	; 0xa0
   19b78:	bl	144ec <__snprintf_chk@plt+0x3100>
   19b7c:	ldr	r2, [sp, #156]	; 0x9c
   19b80:	ldr	ip, [sp, #152]	; 0x98
   19b84:	ldr	r1, [pc, #-1396]	; 19618 <__snprintf_chk@plt+0x822c>
   19b88:	mov	r3, #100	; 0x64
   19b8c:	add	r2, r2, #1
   19b90:	str	r2, [sp, #8]
   19b94:	str	ip, [sp, #12]
   19b98:	str	r1, [sp]
   19b9c:	mov	r2, #1
   19ba0:	mov	r1, r3
   19ba4:	str	r0, [sp, #4]
   19ba8:	mov	r0, r4
   19bac:	bl	113ec <__snprintf_chk@plt>
   19bb0:	mov	r1, r4
   19bb4:	mov	r0, r5
   19bb8:	bl	14568 <__snprintf_chk@plt+0x317c>
   19bbc:	ldr	r3, [sp, #576]	; 0x240
   19bc0:	cmp	r3, #0
   19bc4:	beq	19444 <__snprintf_chk@plt+0x8058>
   19bc8:	ldr	r3, [sp, #572]	; 0x23c
   19bcc:	cmp	r3, #0
   19bd0:	bne	19944 <__snprintf_chk@plt+0x8558>
   19bd4:	b	19444 <__snprintf_chk@plt+0x8058>
   19bd8:	mvn	r3, #0
   19bdc:	ldr	r4, [pc, #-1480]	; 1961c <__snprintf_chk@plt+0x8230>
   19be0:	str	r3, [sp, #148]	; 0x94
   19be4:	b	198e0 <__snprintf_chk@plt+0x84f4>
   19be8:	ldr	r3, [sp, #148]	; 0x94
   19bec:	cmp	r3, #12
   19bf0:	beq	19500 <__snprintf_chk@plt+0x8114>
   19bf4:	mov	r2, #5
   19bf8:	ldr	r1, [pc, #-1504]	; 19620 <__snprintf_chk@plt+0x8234>
   19bfc:	mov	r0, #0
   19c00:	bl	1114c <dcgettext@plt>
   19c04:	bl	14568 <__snprintf_chk@plt+0x317c>
   19c08:	b	19500 <__snprintf_chk@plt+0x8114>
   19c0c:	ldrd	r2, [sp, #32]
   19c10:	mov	ip, #7
   19c14:	cmp	r3, #0
   19c18:	umull	r8, r9, r2, ip
   19c1c:	umull	r2, r3, ip, r3
   19c20:	bge	19c2c <__snprintf_chk@plt+0x8840>
   19c24:	subs	r2, r2, r4
   19c28:	sbc	r3, r3, ip
   19c2c:	adds	r0, r2, r9
   19c30:	mov	ip, #0
   19c34:	adc	r1, r3, ip
   19c38:	cmp	r1, r0, asr #31
   19c3c:	beq	18f1c <__snprintf_chk@plt+0x7b30>
   19c40:	ldrd	r2, [sp, #32]
   19c44:	mov	r4, #1
   19c48:	lsl	r0, r3, #3
   19c4c:	lsl	r1, r2, #3
   19c50:	orr	r0, r0, r2, lsr #29
   19c54:	subs	r8, r1, r2
   19c58:	sbc	r0, r0, r3
   19c5c:	b	18f1c <__snprintf_chk@plt+0x7b30>
   19c60:	ldrb	r3, [sp, #597]	; 0x255
   19c64:	cmp	r3, #0
   19c68:	beq	184c4 <__snprintf_chk@plt+0x70d8>
   19c6c:	mov	r2, #5
   19c70:	ldr	r1, [pc, #-1620]	; 19624 <__snprintf_chk@plt+0x8238>
   19c74:	bl	1114c <dcgettext@plt>
   19c78:	add	r1, sp, #896	; 0x380
   19c7c:	bl	14568 <__snprintf_chk@plt+0x317c>
   19c80:	b	184c4 <__snprintf_chk@plt+0x70d8>
   19c84:	mov	r1, #3600	; 0xe10
   19c88:	cmp	fp, #0
   19c8c:	umull	r2, r3, r1, fp
   19c90:	umull	r4, r5, r7, r1
   19c94:	strd	r2, [sp, #32]
   19c98:	bge	19cb0 <__snprintf_chk@plt+0x88c4>
   19c9c:	subs	r3, r2, ip
   19ca0:	str	r3, [sp, #32]
   19ca4:	ldr	r3, [sp, #36]	; 0x24
   19ca8:	sbc	r3, r3, r1
   19cac:	str	r3, [sp, #36]	; 0x24
   19cb0:	ldr	r3, [sp, #32]
   19cb4:	mov	r2, #0
   19cb8:	adds	r1, r3, r5
   19cbc:	ldr	r3, [sp, #36]	; 0x24
   19cc0:	adc	r3, r3, r2
   19cc4:	cmp	r3, r1, asr #31
   19cc8:	beq	19a44 <__snprintf_chk@plt+0x8658>
   19ccc:	lsl	r3, fp, #3
   19cd0:	lsl	r2, r7, #3
   19cd4:	subs	r2, r2, r7
   19cd8:	orr	r3, r3, r7, lsr #29
   19cdc:	sbc	r3, r3, fp
   19ce0:	lsl	r1, r2, #5
   19ce4:	lsl	r3, r3, #5
   19ce8:	orr	r3, r3, r2, lsr #27
   19cec:	adds	r2, r1, r7
   19cf0:	adc	r1, r3, fp
   19cf4:	lsl	r3, r2, #4
   19cf8:	lsl	r1, r1, #4
   19cfc:	orr	r1, r1, r2, lsr #28
   19d00:	mov	r4, r3
   19d04:	mov	ip, #1
   19d08:	b	19a44 <__snprintf_chk@plt+0x8658>
   19d0c:	ldr	r3, [sp, #72]	; 0x48
   19d10:	mov	r1, #60	; 0x3c
   19d14:	cmp	r3, #0
   19d18:	umull	r2, r3, r1, r3
   19d1c:	umull	r4, r5, r9, r1
   19d20:	strd	r2, [sp, #32]
   19d24:	bge	19d3c <__snprintf_chk@plt+0x8950>
   19d28:	subs	r3, r2, ip
   19d2c:	str	r3, [sp, #32]
   19d30:	ldr	r3, [sp, #36]	; 0x24
   19d34:	sbc	r3, r3, r1
   19d38:	str	r3, [sp, #36]	; 0x24
   19d3c:	ldr	r3, [sp, #32]
   19d40:	mov	r2, #0
   19d44:	adds	r1, r3, r5
   19d48:	ldr	r3, [sp, #36]	; 0x24
   19d4c:	adc	r3, r3, r2
   19d50:	cmp	r3, r1, asr #31
   19d54:	beq	191d8 <__snprintf_chk@plt+0x7dec>
   19d58:	ldr	r3, [sp, #72]	; 0x48
   19d5c:	lsl	r4, r9, #4
   19d60:	subs	r4, r4, r9
   19d64:	lsl	r1, r3, #4
   19d68:	orr	r1, r1, r9, lsr #28
   19d6c:	sbc	r1, r1, r3
   19d70:	lsl	r3, r4, #2
   19d74:	lsl	r1, r1, #2
   19d78:	orr	r1, r1, r4, lsr #30
   19d7c:	mov	ip, #1
   19d80:	mov	r4, r3
   19d84:	b	191d8 <__snprintf_chk@plt+0x7dec>
   19d88:	mov	r1, #3600	; 0xe10
   19d8c:	cmp	fp, #0
   19d90:	umull	r2, r3, r1, fp
   19d94:	umull	r4, r5, r7, r1
   19d98:	strd	r2, [sp, #32]
   19d9c:	bge	19db4 <__snprintf_chk@plt+0x89c8>
   19da0:	subs	r3, r2, ip
   19da4:	str	r3, [sp, #32]
   19da8:	ldr	r3, [sp, #36]	; 0x24
   19dac:	sbc	r3, r3, r1
   19db0:	str	r3, [sp, #36]	; 0x24
   19db4:	ldr	r3, [sp, #32]
   19db8:	mov	r1, #0
   19dbc:	adds	r2, r3, r5
   19dc0:	ldr	r3, [sp, #36]	; 0x24
   19dc4:	adc	r3, r3, r1
   19dc8:	cmp	r3, r2, asr #31
   19dcc:	bne	19ef8 <__snprintf_chk@plt+0x8b0c>
   19dd0:	mov	r1, r4
   19dd4:	mov	r3, r2
   19dd8:	b	19184 <__snprintf_chk@plt+0x7d98>
   19ddc:	ldrb	r3, [sp, #597]	; 0x255
   19de0:	cmp	r3, #0
   19de4:	beq	184c4 <__snprintf_chk@plt+0x70d8>
   19de8:	mov	r0, r4
   19dec:	mov	r2, #5
   19df0:	ldr	r1, [pc, #-2000]	; 19628 <__snprintf_chk@plt+0x823c>
   19df4:	bl	1114c <dcgettext@plt>
   19df8:	add	r1, sp, #416	; 0x1a0
   19dfc:	add	r2, sp, #696	; 0x2b8
   19e00:	mov	r4, r0
   19e04:	add	r0, sp, #140	; 0x8c
   19e08:	bl	14950 <__snprintf_chk@plt+0x3564>
   19e0c:	mov	r1, r0
   19e10:	mov	r0, r4
   19e14:	bl	14568 <__snprintf_chk@plt+0x317c>
   19e18:	b	184c4 <__snprintf_chk@plt+0x70d8>
   19e1c:	mov	r2, #5
   19e20:	ldr	r1, [pc, #-2044]	; 1962c <__snprintf_chk@plt+0x8240>
   19e24:	mov	r0, #0
   19e28:	bl	1114c <dcgettext@plt>
   19e2c:	bl	14568 <__snprintf_chk@plt+0x317c>
   19e30:	b	18b54 <__snprintf_chk@plt+0x7768>
   19e34:	mov	r2, #5
   19e38:	ldr	r1, [pc, #-2064]	; 19630 <__snprintf_chk@plt+0x8244>
   19e3c:	mov	r0, r4
   19e40:	bl	1114c <dcgettext@plt>
   19e44:	bl	14568 <__snprintf_chk@plt+0x317c>
   19e48:	b	18b48 <__snprintf_chk@plt+0x775c>
   19e4c:	bl	11158 <__stack_chk_fail@plt>
   19e50:	mov	r3, #52	; 0x34
   19e54:	b	18b0c <__snprintf_chk@plt+0x7720>
   19e58:	mov	r0, lr
   19e5c:	ldr	r1, [pc, #-2096]	; 19634 <__snprintf_chk@plt+0x8248>
   19e60:	mov	r2, #5
   19e64:	mov	r8, lr
   19e68:	bl	1114c <dcgettext@plt>
   19e6c:	ldrd	r2, [sl, #128]	; 0x80
   19e70:	ldrd	r6, [sl, #120]	; 0x78
   19e74:	strd	r2, [sp, #8]
   19e78:	ldr	r3, [sp, #560]	; 0x230
   19e7c:	strd	r6, [sp]
   19e80:	str	r3, [sp, #16]
   19e84:	ldrd	r2, [sl, #112]	; 0x70
   19e88:	bl	14568 <__snprintf_chk@plt+0x317c>
   19e8c:	mov	r2, #5
   19e90:	ldr	r1, [pc, #-2144]	; 19638 <__snprintf_chk@plt+0x824c>
   19e94:	mov	r0, r8
   19e98:	bl	1114c <dcgettext@plt>
   19e9c:	mov	r3, r5
   19ea0:	mov	r2, r4
   19ea4:	bl	14568 <__snprintf_chk@plt+0x317c>
   19ea8:	ldr	r3, [sp, #172]	; 0xac
   19eac:	cmn	r3, #1
   19eb0:	beq	19ef0 <__snprintf_chk@plt+0x8b04>
   19eb4:	add	r2, sp, #316	; 0x13c
   19eb8:	ldr	r1, [sp, #68]	; 0x44
   19ebc:	ldr	r0, [sp, #44]	; 0x2c
   19ec0:	bl	1d354 <__snprintf_chk@plt+0xbf68>
   19ec4:	cmp	r0, #0
   19ec8:	beq	19ef0 <__snprintf_chk@plt+0x8b04>
   19ecc:	ldr	r2, [sp, #172]	; 0xac
   19ed0:	ldr	r3, [sp, #348]	; 0x15c
   19ed4:	cmp	r2, r3
   19ed8:	beq	19ef0 <__snprintf_chk@plt+0x8b04>
   19edc:	mov	r2, #5
   19ee0:	ldr	r1, [pc, #-2220]	; 1963c <__snprintf_chk@plt+0x8250>
   19ee4:	mov	r0, #0
   19ee8:	bl	1114c <dcgettext@plt>
   19eec:	bl	14568 <__snprintf_chk@plt+0x317c>
   19ef0:	ldrb	r8, [sp, #597]	; 0x255
   19ef4:	b	1931c <__snprintf_chk@plt+0x7f30>
   19ef8:	lsl	r3, fp, #3
   19efc:	lsl	r2, r7, #3
   19f00:	subs	r2, r2, r7
   19f04:	orr	r3, r3, r7, lsr #29
   19f08:	sbc	r3, r3, fp
   19f0c:	lsl	r1, r2, #5
   19f10:	lsl	r3, r3, #5
   19f14:	orr	r3, r3, r2, lsr #27
   19f18:	adds	r2, r1, r7
   19f1c:	adc	r3, r3, fp
   19f20:	lsl	r1, r2, #4
   19f24:	lsl	r3, r3, #4
   19f28:	orr	r3, r3, r2, lsr #28
   19f2c:	mov	ip, #1
   19f30:	b	19184 <__snprintf_chk@plt+0x7d98>
   19f34:	push	{r4, r5, r6, r7, r8, lr}
   19f38:	mov	r5, r0
   19f3c:	sub	sp, sp, #8
   19f40:	ldr	r0, [pc, #76]	; 19f94 <__snprintf_chk@plt+0x8ba8>
   19f44:	mov	r6, r1
   19f48:	mov	r7, r2
   19f4c:	bl	11200 <getenv@plt>
   19f50:	mov	r8, r0
   19f54:	bl	1d0c8 <__snprintf_chk@plt+0xbcdc>
   19f58:	subs	r4, r0, #0
   19f5c:	moveq	r5, r4
   19f60:	beq	19f88 <__snprintf_chk@plt+0x8b9c>
   19f64:	mov	r0, r5
   19f68:	stm	sp, {r4, r8}
   19f6c:	mov	r2, r7
   19f70:	mov	r1, r6
   19f74:	mov	r3, #0
   19f78:	bl	18068 <__snprintf_chk@plt+0x6c7c>
   19f7c:	mov	r5, r0
   19f80:	mov	r0, r4
   19f84:	bl	1d348 <__snprintf_chk@plt+0xbf5c>
   19f88:	mov	r0, r5
   19f8c:	add	sp, sp, #8
   19f90:	pop	{r4, r5, r6, r7, r8, pc}
   19f94:	andeq	r2, r2, ip, ror #18
   19f98:	push	{r4, r5, lr}
   19f9c:	sub	sp, sp, #12
   19fa0:	ldr	r4, [pc, #180]	; 1a05c <__snprintf_chk@plt+0x8c70>
   19fa4:	cmp	r2, #1
   19fa8:	mov	r5, r0
   19fac:	ldr	ip, [r4]
   19fb0:	str	ip, [sp, #4]
   19fb4:	beq	19ff8 <__snprintf_chk@plt+0x8c0c>
   19fb8:	cmp	r2, #2
   19fbc:	beq	1a02c <__snprintf_chk@plt+0x8c40>
   19fc0:	mov	r0, sp
   19fc4:	bl	11134 <time@plt>
   19fc8:	mov	r0, sp
   19fcc:	bl	11248 <localtime@plt>
   19fd0:	cmp	r0, #0
   19fd4:	ldrne	r3, [r0, #20]
   19fd8:	movne	r0, #1
   19fdc:	strne	r3, [r5]
   19fe0:	ldr	r2, [sp, #4]
   19fe4:	ldr	r3, [r4]
   19fe8:	cmp	r2, r3
   19fec:	bne	1a058 <__snprintf_chk@plt+0x8c6c>
   19ff0:	add	sp, sp, #12
   19ff4:	pop	{r4, r5, pc}
   19ff8:	ldr	r0, [r1]
   19ffc:	str	r0, [r5]
   1a000:	ldr	r1, [r1]
   1a004:	cmp	r1, #68	; 0x44
   1a008:	movgt	r0, r2
   1a00c:	bgt	19fe0 <__snprintf_chk@plt+0x8bf4>
   1a010:	tst	r3, #8
   1a014:	addeq	r0, r0, #100	; 0x64
   1a018:	streq	r0, [r5]
   1a01c:	moveq	r0, r2
   1a020:	beq	19fe0 <__snprintf_chk@plt+0x8bf4>
   1a024:	mov	r0, #0
   1a028:	b	19fe0 <__snprintf_chk@plt+0x8bf4>
   1a02c:	tst	r3, #2
   1a030:	beq	1a024 <__snprintf_chk@plt+0x8c38>
   1a034:	ldrd	r2, [r1]
   1a038:	mov	r0, #1
   1a03c:	add	r2, r2, r2, lsl #2
   1a040:	add	r2, r2, r2, lsl #2
   1a044:	add	r3, r3, r2, lsl #2
   1a048:	sub	r3, r3, #1888	; 0x760
   1a04c:	sub	r3, r3, #12
   1a050:	str	r3, [r5]
   1a054:	b	19fe0 <__snprintf_chk@plt+0x8bf4>
   1a058:	bl	11158 <__stack_chk_fail@plt>
   1a05c:	andeq	r4, r3, r8, lsl #30
   1a060:	push	{r4, r5, r6, r7, r8, r9, lr}
   1a064:	sub	sp, sp, #148	; 0x94
   1a068:	ldr	r8, [pc, #684]	; 1a31c <__snprintf_chk@plt+0x8f30>
   1a06c:	mov	r9, r0
   1a070:	mov	r0, r1
   1a074:	ldr	r3, [r8]
   1a078:	mov	r7, r2
   1a07c:	mov	r6, r1
   1a080:	str	r3, [sp, #140]	; 0x8c
   1a084:	bl	1129c <strlen@plt>
   1a088:	ands	r5, r7, #4
   1a08c:	mov	r4, r0
   1a090:	beq	1a0d8 <__snprintf_chk@plt+0x8cec>
   1a094:	mov	r1, #46	; 0x2e
   1a098:	mov	r0, r6
   1a09c:	bl	112a8 <strchr@plt>
   1a0a0:	subs	r5, r0, #0
   1a0a4:	beq	1a0d8 <__snprintf_chk@plt+0x8cec>
   1a0a8:	sub	r3, r5, r6
   1a0ac:	sub	r4, r4, r3
   1a0b0:	cmp	r4, #3
   1a0b4:	beq	1a0d4 <__snprintf_chk@plt+0x8ce8>
   1a0b8:	mov	r0, #0
   1a0bc:	ldr	r2, [sp, #140]	; 0x8c
   1a0c0:	ldr	r3, [r8]
   1a0c4:	cmp	r2, r3
   1a0c8:	bne	1a318 <__snprintf_chk@plt+0x8f2c>
   1a0cc:	add	sp, sp, #148	; 0x94
   1a0d0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a0d4:	mov	r4, r3
   1a0d8:	sub	r3, r4, #8
   1a0dc:	cmp	r3, #4
   1a0e0:	bhi	1a0b8 <__snprintf_chk@plt+0x8ccc>
   1a0e4:	tst	r4, #1
   1a0e8:	bne	1a0b8 <__snprintf_chk@plt+0x8ccc>
   1a0ec:	sub	r1, r6, #1
   1a0f0:	add	r0, r1, r4
   1a0f4:	mov	r2, r6
   1a0f8:	ldrb	r3, [r1, #1]!
   1a0fc:	sub	r3, r3, #48	; 0x30
   1a100:	cmp	r3, #9
   1a104:	bhi	1a0b8 <__snprintf_chk@plt+0x8ccc>
   1a108:	cmp	r0, r1
   1a10c:	bne	1a0f8 <__snprintf_chk@plt+0x8d0c>
   1a110:	lsr	r4, r4, #1
   1a114:	add	r1, sp, #96	; 0x60
   1a118:	add	r0, r6, r4, lsl #1
   1a11c:	ldrb	r3, [r2]
   1a120:	ldrb	ip, [r2, #1]
   1a124:	add	r2, r2, #2
   1a128:	sub	r3, r3, #48	; 0x30
   1a12c:	cmp	r0, r2
   1a130:	add	r3, r3, r3, lsl #2
   1a134:	add	r3, ip, r3, lsl #1
   1a138:	sub	r3, r3, #48	; 0x30
   1a13c:	str	r3, [r1, #4]!
   1a140:	bne	1a11c <__snprintf_chk@plt+0x8d30>
   1a144:	tst	r7, #1
   1a148:	sub	r2, r4, #4
   1a14c:	beq	1a2d0 <__snprintf_chk@plt+0x8ee4>
   1a150:	ldr	r3, [sp, #100]	; 0x64
   1a154:	ldr	r1, [sp, #104]	; 0x68
   1a158:	ldr	r0, [sp, #108]	; 0x6c
   1a15c:	ldr	ip, [sp, #112]	; 0x70
   1a160:	sub	r3, r3, #1
   1a164:	str	r3, [sp, #28]
   1a168:	str	r1, [sp, #24]
   1a16c:	str	r0, [sp, #20]
   1a170:	mov	r3, r7
   1a174:	add	r1, sp, #116	; 0x74
   1a178:	add	r0, sp, #32
   1a17c:	str	ip, [sp, #16]
   1a180:	bl	19f98 <__snprintf_chk@plt+0x8bac>
   1a184:	cmp	r0, #0
   1a188:	beq	1a0b8 <__snprintf_chk@plt+0x8ccc>
   1a18c:	cmp	r5, #0
   1a190:	beq	1a1c0 <__snprintf_chk@plt+0x8dd4>
   1a194:	ldrb	r3, [r5, #1]
   1a198:	sub	r3, r3, #48	; 0x30
   1a19c:	cmp	r3, #9
   1a1a0:	bhi	1a0b8 <__snprintf_chk@plt+0x8ccc>
   1a1a4:	ldrb	r5, [r5, #2]
   1a1a8:	sub	r2, r5, #48	; 0x30
   1a1ac:	cmp	r2, #9
   1a1b0:	bhi	1a0b8 <__snprintf_chk@plt+0x8ccc>
   1a1b4:	add	r3, r3, r3, lsl #2
   1a1b8:	add	r5, r5, r3, lsl #1
   1a1bc:	sub	r5, r5, #48	; 0x30
   1a1c0:	ldr	r2, [sp, #16]
   1a1c4:	ldrd	r0, [sp, #20]
   1a1c8:	ldr	r3, [sp, #28]
   1a1cc:	str	r2, [sp, #60]	; 0x3c
   1a1d0:	ldr	r2, [sp, #32]
   1a1d4:	strd	r0, [sp, #64]	; 0x40
   1a1d8:	str	r3, [sp, #72]	; 0x48
   1a1dc:	add	r0, sp, #56	; 0x38
   1a1e0:	mvn	r3, #0
   1a1e4:	str	r5, [sp, #12]
   1a1e8:	str	r5, [sp, #56]	; 0x38
   1a1ec:	str	r2, [sp, #76]	; 0x4c
   1a1f0:	str	r3, [sp, #88]	; 0x58
   1a1f4:	bl	110e0 <mktime@plt>
   1a1f8:	cmn	r0, #1
   1a1fc:	str	r0, [sp, #4]
   1a200:	addne	r0, sp, #56	; 0x38
   1a204:	beq	1a2bc <__snprintf_chk@plt+0x8ed0>
   1a208:	ldr	r2, [r0, #20]
   1a20c:	ldr	r3, [sp, #32]
   1a210:	ldr	ip, [r0, #16]
   1a214:	ldr	lr, [r0, #12]
   1a218:	eor	r3, r3, r2
   1a21c:	ldr	r1, [sp, #28]
   1a220:	ldr	r2, [sp, #24]
   1a224:	eor	r1, r1, ip
   1a228:	eor	r2, r2, lr
   1a22c:	ldr	ip, [sp, #20]
   1a230:	ldr	lr, [r0, #8]
   1a234:	orr	r3, r3, r1
   1a238:	orr	r3, r3, r2
   1a23c:	eor	ip, ip, lr
   1a240:	ldm	r0, {r2, lr}
   1a244:	ldr	r1, [sp, #16]
   1a248:	ldr	r0, [sp, #12]
   1a24c:	orr	r3, r3, ip
   1a250:	eor	r1, r1, lr
   1a254:	orr	r3, r3, r1
   1a258:	eor	r2, r2, r0
   1a25c:	orrs	r3, r3, r2
   1a260:	beq	1a2ac <__snprintf_chk@plt+0x8ec0>
   1a264:	cmp	r0, #60	; 0x3c
   1a268:	bne	1a0b8 <__snprintf_chk@plt+0x8ccc>
   1a26c:	mov	r1, r6
   1a270:	mov	r2, #16
   1a274:	add	r0, sp, #124	; 0x7c
   1a278:	bl	111b8 <__stpcpy_chk@plt>
   1a27c:	add	r1, sp, #124	; 0x7c
   1a280:	mov	r2, r7
   1a284:	mov	r3, r0
   1a288:	ldr	r0, [pc, #144]	; 1a320 <__snprintf_chk@plt+0x8f34>
   1a28c:	ldrh	lr, [r0]
   1a290:	ldrb	ip, [r0, #2]
   1a294:	add	r0, sp, #8
   1a298:	strh	lr, [r3, #-2]
   1a29c:	strb	ip, [r3]
   1a2a0:	bl	1a060 <__snprintf_chk@plt+0x8c74>
   1a2a4:	cmp	r0, #0
   1a2a8:	beq	1a0bc <__snprintf_chk@plt+0x8cd0>
   1a2ac:	ldr	r3, [sp, #4]
   1a2b0:	mov	r0, #1
   1a2b4:	str	r3, [r9]
   1a2b8:	b	1a0bc <__snprintf_chk@plt+0x8cd0>
   1a2bc:	add	r0, sp, #4
   1a2c0:	bl	11248 <localtime@plt>
   1a2c4:	cmp	r0, #0
   1a2c8:	bne	1a208 <__snprintf_chk@plt+0x8e1c>
   1a2cc:	b	1a0b8 <__snprintf_chk@plt+0x8ccc>
   1a2d0:	add	r1, sp, #100	; 0x64
   1a2d4:	mov	r3, r7
   1a2d8:	add	r0, sp, #32
   1a2dc:	bl	19f98 <__snprintf_chk@plt+0x8bac>
   1a2e0:	cmp	r0, #0
   1a2e4:	beq	1a0b8 <__snprintf_chk@plt+0x8ccc>
   1a2e8:	sub	r4, r4, #-1073741820	; 0xc0000004
   1a2ec:	add	r3, sp, #100	; 0x64
   1a2f0:	add	r2, r3, r4, lsl #2
   1a2f4:	ldr	r3, [r3, r4, lsl #2]
   1a2f8:	ldrd	r0, [r2, #4]
   1a2fc:	ldr	r2, [r2, #12]
   1a300:	sub	r3, r3, #1
   1a304:	str	r3, [sp, #28]
   1a308:	str	r0, [sp, #24]
   1a30c:	str	r1, [sp, #20]
   1a310:	str	r2, [sp, #16]
   1a314:	b	1a18c <__snprintf_chk@plt+0x8da0>
   1a318:	bl	11158 <__stack_chk_fail@plt>
   1a31c:	andeq	r4, r3, r8, lsl #30
   1a320:	andeq	r4, r2, r8, ror #10
   1a324:	push	{r4, r5, r6, lr}
   1a328:	subs	r4, r0, #0
   1a32c:	beq	1a3a0 <__snprintf_chk@plt+0x8fb4>
   1a330:	mov	r1, #47	; 0x2f
   1a334:	bl	11368 <strrchr@plt>
   1a338:	subs	r5, r0, #0
   1a33c:	beq	1a38c <__snprintf_chk@plt+0x8fa0>
   1a340:	add	r6, r5, #1
   1a344:	sub	r3, r6, r4
   1a348:	cmp	r3, #6
   1a34c:	ble	1a38c <__snprintf_chk@plt+0x8fa0>
   1a350:	mov	r2, #7
   1a354:	ldr	r1, [pc, #96]	; 1a3bc <__snprintf_chk@plt+0x8fd0>
   1a358:	sub	r0, r5, #6
   1a35c:	bl	113d4 <strncmp@plt>
   1a360:	cmp	r0, #0
   1a364:	bne	1a38c <__snprintf_chk@plt+0x8fa0>
   1a368:	mov	r2, #3
   1a36c:	ldr	r1, [pc, #76]	; 1a3c0 <__snprintf_chk@plt+0x8fd4>
   1a370:	mov	r0, r6
   1a374:	bl	113d4 <strncmp@plt>
   1a378:	cmp	r0, #0
   1a37c:	movne	r4, r6
   1a380:	ldreq	r3, [pc, #60]	; 1a3c4 <__snprintf_chk@plt+0x8fd8>
   1a384:	addeq	r4, r5, #4
   1a388:	streq	r4, [r3]
   1a38c:	ldr	r2, [pc, #52]	; 1a3c8 <__snprintf_chk@plt+0x8fdc>
   1a390:	ldr	r3, [pc, #52]	; 1a3cc <__snprintf_chk@plt+0x8fe0>
   1a394:	str	r4, [r2]
   1a398:	str	r4, [r3]
   1a39c:	pop	{r4, r5, r6, pc}
   1a3a0:	ldr	r3, [pc, #40]	; 1a3d0 <__snprintf_chk@plt+0x8fe4>
   1a3a4:	mov	r2, #55	; 0x37
   1a3a8:	mov	r1, #1
   1a3ac:	ldr	r3, [r3]
   1a3b0:	ldr	r0, [pc, #28]	; 1a3d4 <__snprintf_chk@plt+0x8fe8>
   1a3b4:	bl	111a0 <fwrite@plt>
   1a3b8:	bl	113e0 <abort@plt>
   1a3bc:	andeq	r4, r2, r4, lsr #11
   1a3c0:	andeq	r4, r2, ip, lsr #11
   1a3c4:	andeq	r5, r3, r8, lsl #3
   1a3c8:			; <UNDEFINED> instruction: 0x000351bc
   1a3cc:	andeq	r5, r3, ip, lsl #3
   1a3d0:	muleq	r3, r8, r1
   1a3d4:	andeq	r4, r2, ip, ror #10
   1a3d8:	push	{r4, lr}
   1a3dc:	mov	r2, #48	; 0x30
   1a3e0:	mov	r4, r1
   1a3e4:	mov	r1, #0
   1a3e8:	bl	112f0 <memset@plt>
   1a3ec:	cmp	r4, #10
   1a3f0:	beq	1a3fc <__snprintf_chk@plt+0x9010>
   1a3f4:	str	r4, [r0]
   1a3f8:	pop	{r4, pc}
   1a3fc:	bl	113e0 <abort@plt>
   1a400:	push	{r4, r5, r6, lr}
   1a404:	mov	r2, #5
   1a408:	mov	r5, r0
   1a40c:	mov	r6, r1
   1a410:	mov	r1, r0
   1a414:	mov	r0, #0
   1a418:	bl	1114c <dcgettext@plt>
   1a41c:	cmp	r5, r0
   1a420:	mov	r4, r0
   1a424:	beq	1a430 <__snprintf_chk@plt+0x9044>
   1a428:	mov	r0, r4
   1a42c:	pop	{r4, r5, r6, pc}
   1a430:	bl	1d6e0 <__snprintf_chk@plt+0xc2f4>
   1a434:	ldrb	r3, [r0]
   1a438:	bic	r3, r3, #32
   1a43c:	cmp	r3, #85	; 0x55
   1a440:	bne	1a4a0 <__snprintf_chk@plt+0x90b4>
   1a444:	ldrb	r3, [r0, #1]
   1a448:	bic	r3, r3, #32
   1a44c:	cmp	r3, #84	; 0x54
   1a450:	bne	1a518 <__snprintf_chk@plt+0x912c>
   1a454:	ldrb	r3, [r0, #2]
   1a458:	bic	r3, r3, #32
   1a45c:	cmp	r3, #70	; 0x46
   1a460:	bne	1a518 <__snprintf_chk@plt+0x912c>
   1a464:	ldrb	r3, [r0, #3]
   1a468:	cmp	r3, #45	; 0x2d
   1a46c:	bne	1a518 <__snprintf_chk@plt+0x912c>
   1a470:	ldrb	r3, [r0, #4]
   1a474:	cmp	r3, #56	; 0x38
   1a478:	bne	1a518 <__snprintf_chk@plt+0x912c>
   1a47c:	ldrb	r3, [r0, #5]
   1a480:	cmp	r3, #0
   1a484:	bne	1a518 <__snprintf_chk@plt+0x912c>
   1a488:	ldrb	r2, [r4]
   1a48c:	ldr	r3, [pc, #156]	; 1a530 <__snprintf_chk@plt+0x9144>
   1a490:	ldr	r4, [pc, #156]	; 1a534 <__snprintf_chk@plt+0x9148>
   1a494:	cmp	r2, #96	; 0x60
   1a498:	movne	r4, r3
   1a49c:	b	1a428 <__snprintf_chk@plt+0x903c>
   1a4a0:	cmp	r3, #71	; 0x47
   1a4a4:	bne	1a518 <__snprintf_chk@plt+0x912c>
   1a4a8:	ldrb	r3, [r0, #1]
   1a4ac:	bic	r3, r3, #32
   1a4b0:	cmp	r3, #66	; 0x42
   1a4b4:	bne	1a518 <__snprintf_chk@plt+0x912c>
   1a4b8:	ldrb	r3, [r0, #2]
   1a4bc:	cmp	r3, #49	; 0x31
   1a4c0:	bne	1a518 <__snprintf_chk@plt+0x912c>
   1a4c4:	ldrb	r3, [r0, #3]
   1a4c8:	cmp	r3, #56	; 0x38
   1a4cc:	bne	1a518 <__snprintf_chk@plt+0x912c>
   1a4d0:	ldrb	r3, [r0, #4]
   1a4d4:	cmp	r3, #48	; 0x30
   1a4d8:	bne	1a518 <__snprintf_chk@plt+0x912c>
   1a4dc:	ldrb	r3, [r0, #5]
   1a4e0:	cmp	r3, #51	; 0x33
   1a4e4:	bne	1a518 <__snprintf_chk@plt+0x912c>
   1a4e8:	ldrb	r3, [r0, #6]
   1a4ec:	cmp	r3, #48	; 0x30
   1a4f0:	bne	1a518 <__snprintf_chk@plt+0x912c>
   1a4f4:	ldrb	r3, [r0, #7]
   1a4f8:	cmp	r3, #0
   1a4fc:	bne	1a518 <__snprintf_chk@plt+0x912c>
   1a500:	ldrb	r2, [r4]
   1a504:	ldr	r3, [pc, #44]	; 1a538 <__snprintf_chk@plt+0x914c>
   1a508:	ldr	r4, [pc, #44]	; 1a53c <__snprintf_chk@plt+0x9150>
   1a50c:	cmp	r2, #96	; 0x60
   1a510:	movne	r4, r3
   1a514:	b	1a428 <__snprintf_chk@plt+0x903c>
   1a518:	ldr	r3, [pc, #32]	; 1a540 <__snprintf_chk@plt+0x9154>
   1a51c:	ldr	r4, [pc, #32]	; 1a544 <__snprintf_chk@plt+0x9158>
   1a520:	cmp	r6, #9
   1a524:	movne	r4, r3
   1a528:	mov	r0, r4
   1a52c:	pop	{r4, r5, r6, pc}
   1a530:	andeq	r4, r2, r8, lsl #12
   1a534:	andeq	r4, r2, r4, lsl r6
   1a538:	andeq	r4, r2, ip, lsl #12
   1a53c:	andeq	r4, r2, r0, lsl r6
   1a540:	andeq	r4, r2, r8, lsl r6
   1a544:	andeq	r4, r2, r4, lsl #12
   1a548:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a54c:	sub	sp, sp, #124	; 0x7c
   1a550:	ldr	ip, [pc, #3576]	; 1b350 <__snprintf_chk@plt+0x9f64>
   1a554:	str	r3, [sp, #24]
   1a558:	ldr	r3, [sp, #168]	; 0xa8
   1a55c:	ldr	ip, [ip]
   1a560:	str	r3, [sp, #56]	; 0x38
   1a564:	ldr	r3, [sp, #172]	; 0xac
   1a568:	ldr	r8, [sp, #160]	; 0xa0
   1a56c:	str	r3, [sp, #80]	; 0x50
   1a570:	ldr	r3, [sp, #176]	; 0xb0
   1a574:	mov	fp, r0
   1a578:	str	r3, [sp, #76]	; 0x4c
   1a57c:	mov	sl, r1
   1a580:	str	r2, [sp, #36]	; 0x24
   1a584:	str	ip, [sp, #116]	; 0x74
   1a588:	bl	111c4 <__ctype_get_mb_cur_max@plt>
   1a58c:	ldr	r3, [sp, #164]	; 0xa4
   1a590:	ands	r4, r3, #2
   1a594:	movne	r3, #1
   1a598:	moveq	r3, #0
   1a59c:	str	r3, [sp, #32]
   1a5a0:	str	r0, [sp, #64]	; 0x40
   1a5a4:	cmp	r8, #10
   1a5a8:	ldrls	pc, [pc, r8, lsl #2]
   1a5ac:	b	1bd5c <__snprintf_chk@plt+0xa970>
   1a5b0:	andeq	sl, r1, r4, lsr #19
   1a5b4:	andeq	sl, r1, ip, lsr sl
   1a5b8:	andeq	fp, r1, ip, lsr r0
   1a5bc:	andeq	sl, r1, ip, asr sl
   1a5c0:	andeq	sl, r1, r0, lsl r9
   1a5c4:	andeq	sl, r1, r8, asr r9
   1a5c8:	ldrdeq	sl, [r1], -r4
   1a5cc:	andeq	sl, r1, ip, lsl #20
   1a5d0:	ldrdeq	sl, [r1], -ip
   1a5d4:	ldrdeq	sl, [r1], -ip
   1a5d8:	ldrdeq	sl, [r1], -ip
   1a5dc:	cmp	r8, #10
   1a5e0:	beq	1a604 <__snprintf_chk@plt+0x9218>
   1a5e4:	mov	r1, r8
   1a5e8:	ldr	r0, [pc, #3428]	; 1b354 <__snprintf_chk@plt+0x9f68>
   1a5ec:	bl	1a400 <__snprintf_chk@plt+0x9014>
   1a5f0:	mov	r1, r8
   1a5f4:	str	r0, [sp, #80]	; 0x50
   1a5f8:	ldr	r0, [pc, #3420]	; 1b35c <__snprintf_chk@plt+0x9f70>
   1a5fc:	bl	1a400 <__snprintf_chk@plt+0x9014>
   1a600:	str	r0, [sp, #76]	; 0x4c
   1a604:	cmp	r4, #0
   1a608:	movne	r4, #0
   1a60c:	beq	1ba1c <__snprintf_chk@plt+0xa630>
   1a610:	ldr	r7, [sp, #76]	; 0x4c
   1a614:	mov	r5, #0
   1a618:	mov	r6, #1
   1a61c:	mov	r0, r7
   1a620:	str	r6, [sp, #40]	; 0x28
   1a624:	str	r5, [sp, #68]	; 0x44
   1a628:	bl	1129c <strlen@plt>
   1a62c:	str	r6, [sp, #28]
   1a630:	str	r5, [sp, #44]	; 0x2c
   1a634:	str	r5, [sp, #72]	; 0x48
   1a638:	str	r7, [sp, #60]	; 0x3c
   1a63c:	str	r0, [sp, #52]	; 0x34
   1a640:	str	r8, [sp, #160]	; 0xa0
   1a644:	mov	r8, fp
   1a648:	ldr	fp, [sp, #160]	; 0xa0
   1a64c:	mov	r9, #0
   1a650:	ldr	r3, [sp, #24]
   1a654:	cmn	r3, #1
   1a658:	beq	1abc0 <__snprintf_chk@plt+0x97d4>
   1a65c:	ldr	r3, [sp, #24]
   1a660:	subs	r6, r3, r9
   1a664:	movne	r6, #1
   1a668:	cmp	r6, #0
   1a66c:	beq	1abd8 <__snprintf_chk@plt+0x97ec>
   1a670:	ldr	r7, [sp, #28]
   1a674:	ldr	r0, [sp, #36]	; 0x24
   1a678:	cmp	fp, #2
   1a67c:	moveq	r7, #0
   1a680:	andne	r7, r7, #1
   1a684:	add	r3, r0, r9
   1a688:	cmp	r7, #0
   1a68c:	str	r3, [sp, #48]	; 0x30
   1a690:	beq	1b07c <__snprintf_chk@plt+0x9c90>
   1a694:	ldr	r2, [sp, #52]	; 0x34
   1a698:	cmp	r2, #0
   1a69c:	beq	1b360 <__snprintf_chk@plt+0x9f74>
   1a6a0:	ldr	r1, [sp, #24]
   1a6a4:	cmp	r2, #1
   1a6a8:	mov	r3, r2
   1a6ac:	movls	r3, #0
   1a6b0:	movhi	r3, #1
   1a6b4:	cmn	r1, #1
   1a6b8:	movne	r3, #0
   1a6bc:	cmp	r3, #0
   1a6c0:	add	r5, r9, r2
   1a6c4:	beq	1a6d0 <__snprintf_chk@plt+0x92e4>
   1a6c8:	bl	1129c <strlen@plt>
   1a6cc:	str	r0, [sp, #24]
   1a6d0:	ldr	r3, [sp, #24]
   1a6d4:	cmp	r5, r3
   1a6d8:	bhi	1b360 <__snprintf_chk@plt+0x9f74>
   1a6dc:	ldr	r2, [sp, #52]	; 0x34
   1a6e0:	ldr	r1, [sp, #60]	; 0x3c
   1a6e4:	ldr	r0, [sp, #48]	; 0x30
   1a6e8:	bl	11140 <memcmp@plt>
   1a6ec:	cmp	r0, #0
   1a6f0:	bne	1b360 <__snprintf_chk@plt+0x9f74>
   1a6f4:	ldr	r3, [sp, #32]
   1a6f8:	cmp	r3, #0
   1a6fc:	bne	1bc1c <__snprintf_chk@plt+0xa830>
   1a700:	ldr	r3, [sp, #48]	; 0x30
   1a704:	ldrb	r5, [r3]
   1a708:	cmp	r5, #126	; 0x7e
   1a70c:	ldrls	pc, [pc, r5, lsl #2]
   1a710:	b	1afe0 <__snprintf_chk@plt+0x9bf4>
   1a714:	andeq	sl, r1, ip, asr #29
   1a718:	andeq	sl, r1, r0, ror #31
   1a71c:	andeq	sl, r1, r0, ror #31
   1a720:	andeq	sl, r1, r0, ror #31
   1a724:	andeq	sl, r1, r0, ror #31
   1a728:	andeq	sl, r1, r0, ror #31
   1a72c:	andeq	sl, r1, r0, ror #31
   1a730:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   1a734:	andeq	sl, r1, r8, lsl #31
   1a738:	andeq	sl, r1, r8, lsl #29
   1a73c:	andeq	sl, r1, r0, asr lr
   1a740:	andeq	sl, r1, r8, lsr #29
   1a744:	muleq	r1, r0, lr
   1a748:	andeq	sl, r1, r0, asr #27
   1a74c:	andeq	sl, r1, r0, ror #31
   1a750:	andeq	sl, r1, r0, ror #31
   1a754:	andeq	sl, r1, r0, ror #31
   1a758:	andeq	sl, r1, r0, ror #31
   1a75c:	andeq	sl, r1, r0, ror #31
   1a760:	andeq	sl, r1, r0, ror #31
   1a764:	andeq	sl, r1, r0, ror #31
   1a768:	andeq	sl, r1, r0, ror #31
   1a76c:	andeq	sl, r1, r0, ror #31
   1a770:	andeq	sl, r1, r0, ror #31
   1a774:	andeq	sl, r1, r0, ror #31
   1a778:	andeq	sl, r1, r0, ror #31
   1a77c:	andeq	sl, r1, r0, ror #31
   1a780:	andeq	sl, r1, r0, ror #31
   1a784:	andeq	sl, r1, r0, ror #31
   1a788:	andeq	sl, r1, r0, ror #31
   1a78c:	andeq	sl, r1, r0, ror #31
   1a790:	andeq	sl, r1, r0, ror #31
   1a794:	andeq	sl, r1, r0, lsr #31
   1a798:			; <UNDEFINED> instruction: 0x0001aeb4
   1a79c:			; <UNDEFINED> instruction: 0x0001aeb4
   1a7a0:			; <UNDEFINED> instruction: 0x0001afb8
   1a7a4:			; <UNDEFINED> instruction: 0x0001aeb4
   1a7a8:	ldrdeq	sl, [r1], -r4
   1a7ac:			; <UNDEFINED> instruction: 0x0001aeb4
   1a7b0:	strdeq	sl, [r1], -r4
   1a7b4:			; <UNDEFINED> instruction: 0x0001aeb4
   1a7b8:			; <UNDEFINED> instruction: 0x0001aeb4
   1a7bc:			; <UNDEFINED> instruction: 0x0001aeb4
   1a7c0:	ldrdeq	sl, [r1], -r4
   1a7c4:	ldrdeq	sl, [r1], -r4
   1a7c8:	ldrdeq	sl, [r1], -r4
   1a7cc:	ldrdeq	sl, [r1], -r4
   1a7d0:	ldrdeq	sl, [r1], -r4
   1a7d4:	ldrdeq	sl, [r1], -r4
   1a7d8:	ldrdeq	sl, [r1], -r4
   1a7dc:	ldrdeq	sl, [r1], -r4
   1a7e0:	ldrdeq	sl, [r1], -r4
   1a7e4:	ldrdeq	sl, [r1], -r4
   1a7e8:	ldrdeq	sl, [r1], -r4
   1a7ec:	ldrdeq	sl, [r1], -r4
   1a7f0:	ldrdeq	sl, [r1], -r4
   1a7f4:	ldrdeq	sl, [r1], -r4
   1a7f8:	ldrdeq	sl, [r1], -r4
   1a7fc:	ldrdeq	sl, [r1], -r4
   1a800:			; <UNDEFINED> instruction: 0x0001aeb4
   1a804:			; <UNDEFINED> instruction: 0x0001aeb4
   1a808:			; <UNDEFINED> instruction: 0x0001aeb4
   1a80c:			; <UNDEFINED> instruction: 0x0001aeb4
   1a810:	andeq	sl, r1, r8, asr #25
   1a814:	andeq	sl, r1, r0, ror #31
   1a818:	ldrdeq	sl, [r1], -r4
   1a81c:	ldrdeq	sl, [r1], -r4
   1a820:	ldrdeq	sl, [r1], -r4
   1a824:	ldrdeq	sl, [r1], -r4
   1a828:	ldrdeq	sl, [r1], -r4
   1a82c:	ldrdeq	sl, [r1], -r4
   1a830:	ldrdeq	sl, [r1], -r4
   1a834:	ldrdeq	sl, [r1], -r4
   1a838:	ldrdeq	sl, [r1], -r4
   1a83c:	ldrdeq	sl, [r1], -r4
   1a840:	ldrdeq	sl, [r1], -r4
   1a844:	ldrdeq	sl, [r1], -r4
   1a848:	ldrdeq	sl, [r1], -r4
   1a84c:	ldrdeq	sl, [r1], -r4
   1a850:	ldrdeq	sl, [r1], -r4
   1a854:	ldrdeq	sl, [r1], -r4
   1a858:	ldrdeq	sl, [r1], -r4
   1a85c:	ldrdeq	sl, [r1], -r4
   1a860:	ldrdeq	sl, [r1], -r4
   1a864:	ldrdeq	sl, [r1], -r4
   1a868:	ldrdeq	sl, [r1], -r4
   1a86c:	ldrdeq	sl, [r1], -r4
   1a870:	ldrdeq	sl, [r1], -r4
   1a874:	ldrdeq	sl, [r1], -r4
   1a878:	ldrdeq	sl, [r1], -r4
   1a87c:	ldrdeq	sl, [r1], -r4
   1a880:			; <UNDEFINED> instruction: 0x0001aeb4
   1a884:	andeq	sl, r1, r0, lsl #25
   1a888:	ldrdeq	sl, [r1], -r4
   1a88c:			; <UNDEFINED> instruction: 0x0001aeb4
   1a890:	ldrdeq	sl, [r1], -r4
   1a894:			; <UNDEFINED> instruction: 0x0001aeb4
   1a898:	ldrdeq	sl, [r1], -r4
   1a89c:	ldrdeq	sl, [r1], -r4
   1a8a0:	ldrdeq	sl, [r1], -r4
   1a8a4:	ldrdeq	sl, [r1], -r4
   1a8a8:	ldrdeq	sl, [r1], -r4
   1a8ac:	ldrdeq	sl, [r1], -r4
   1a8b0:	ldrdeq	sl, [r1], -r4
   1a8b4:	ldrdeq	sl, [r1], -r4
   1a8b8:	ldrdeq	sl, [r1], -r4
   1a8bc:	ldrdeq	sl, [r1], -r4
   1a8c0:	ldrdeq	sl, [r1], -r4
   1a8c4:	ldrdeq	sl, [r1], -r4
   1a8c8:	ldrdeq	sl, [r1], -r4
   1a8cc:	ldrdeq	sl, [r1], -r4
   1a8d0:	ldrdeq	sl, [r1], -r4
   1a8d4:	ldrdeq	sl, [r1], -r4
   1a8d8:	ldrdeq	sl, [r1], -r4
   1a8dc:	ldrdeq	sl, [r1], -r4
   1a8e0:	ldrdeq	sl, [r1], -r4
   1a8e4:	ldrdeq	sl, [r1], -r4
   1a8e8:	ldrdeq	sl, [r1], -r4
   1a8ec:	ldrdeq	sl, [r1], -r4
   1a8f0:	ldrdeq	sl, [r1], -r4
   1a8f4:	ldrdeq	sl, [r1], -r4
   1a8f8:	ldrdeq	sl, [r1], -r4
   1a8fc:	ldrdeq	sl, [r1], -r4
   1a900:	muleq	r1, r8, sl
   1a904:			; <UNDEFINED> instruction: 0x0001aeb4
   1a908:	muleq	r1, r8, sl
   1a90c:			; <UNDEFINED> instruction: 0x0001afb8
   1a910:	cmp	r4, #0
   1a914:	moveq	r3, #1
   1a918:	streq	r3, [sp, #28]
   1a91c:	beq	1b048 <__snprintf_chk@plt+0x9c5c>
   1a920:	mov	r3, #0
   1a924:	mov	r4, r3
   1a928:	mov	r2, #1
   1a92c:	str	r2, [sp, #40]	; 0x28
   1a930:	str	r3, [sp, #68]	; 0x44
   1a934:	str	r2, [sp, #32]
   1a938:	str	r2, [sp, #52]	; 0x34
   1a93c:	ldr	r3, [pc, #2584]	; 1b35c <__snprintf_chk@plt+0x9f70>
   1a940:	str	r4, [sp, #44]	; 0x2c
   1a944:	str	r4, [sp, #72]	; 0x48
   1a948:	str	r4, [sp, #28]
   1a94c:	str	r3, [sp, #60]	; 0x3c
   1a950:	mov	r8, #2
   1a954:	b	1a640 <__snprintf_chk@plt+0x9254>
   1a958:	cmp	r4, #0
   1a95c:	bne	1bbe8 <__snprintf_chk@plt+0xa7fc>
   1a960:	cmp	sl, #0
   1a964:	beq	1b9a8 <__snprintf_chk@plt+0xa5bc>
   1a968:	mov	r3, #34	; 0x22
   1a96c:	strb	r3, [fp]
   1a970:	ldr	r3, [pc, #2528]	; 1b358 <__snprintf_chk@plt+0x9f6c>
   1a974:	mov	r1, r4
   1a978:	mov	r2, #1
   1a97c:	str	r4, [sp, #68]	; 0x44
   1a980:	str	r2, [sp, #40]	; 0x28
   1a984:	mov	r4, r2
   1a988:	str	r1, [sp, #44]	; 0x2c
   1a98c:	str	r1, [sp, #72]	; 0x48
   1a990:	str	r1, [sp, #32]
   1a994:	str	r2, [sp, #28]
   1a998:	str	r2, [sp, #52]	; 0x34
   1a99c:	str	r3, [sp, #60]	; 0x3c
   1a9a0:	b	1a640 <__snprintf_chk@plt+0x9254>
   1a9a4:	mov	r3, #0
   1a9a8:	str	r3, [sp, #68]	; 0x44
   1a9ac:	str	r3, [sp, #44]	; 0x2c
   1a9b0:	str	r3, [sp, #32]
   1a9b4:	str	r3, [sp, #28]
   1a9b8:	str	r3, [sp, #60]	; 0x3c
   1a9bc:	mov	r3, #1
   1a9c0:	str	r8, [sp, #72]	; 0x48
   1a9c4:	str	r8, [sp, #52]	; 0x34
   1a9c8:	mov	r4, r8
   1a9cc:	str	r3, [sp, #40]	; 0x28
   1a9d0:	b	1a640 <__snprintf_chk@plt+0x9254>
   1a9d4:	mov	r3, #1
   1a9d8:	str	r3, [sp, #40]	; 0x28
   1a9dc:	str	r3, [sp, #32]
   1a9e0:	str	r3, [sp, #28]
   1a9e4:	str	r3, [sp, #52]	; 0x34
   1a9e8:	ldr	r3, [pc, #2408]	; 1b358 <__snprintf_chk@plt+0x9f6c>
   1a9ec:	mov	r2, #0
   1a9f0:	mov	r4, r2
   1a9f4:	str	r2, [sp, #68]	; 0x44
   1a9f8:	str	r2, [sp, #44]	; 0x2c
   1a9fc:	str	r2, [sp, #72]	; 0x48
   1aa00:	str	r3, [sp, #60]	; 0x3c
   1aa04:	mov	r8, #5
   1aa08:	b	1a640 <__snprintf_chk@plt+0x9254>
   1aa0c:	mov	r3, #0
   1aa10:	mov	r2, #1
   1aa14:	str	r2, [sp, #40]	; 0x28
   1aa18:	mov	r4, r3
   1aa1c:	str	r3, [sp, #68]	; 0x44
   1aa20:	str	r2, [sp, #28]
   1aa24:	str	r3, [sp, #44]	; 0x2c
   1aa28:	str	r3, [sp, #72]	; 0x48
   1aa2c:	str	r3, [sp, #32]
   1aa30:	str	r3, [sp, #52]	; 0x34
   1aa34:	str	r3, [sp, #60]	; 0x3c
   1aa38:	b	1a640 <__snprintf_chk@plt+0x9254>
   1aa3c:	mov	r2, #1
   1aa40:	mov	r3, #0
   1aa44:	str	r2, [sp, #40]	; 0x28
   1aa48:	mov	r4, r3
   1aa4c:	str	r3, [sp, #68]	; 0x44
   1aa50:	str	r8, [sp, #52]	; 0x34
   1aa54:	str	r2, [sp, #32]
   1aa58:	b	1a93c <__snprintf_chk@plt+0x9550>
   1aa5c:	mov	r3, #1
   1aa60:	str	r3, [sp, #40]	; 0x28
   1aa64:	str	r3, [sp, #32]
   1aa68:	str	r3, [sp, #28]
   1aa6c:	str	r3, [sp, #52]	; 0x34
   1aa70:	ldr	r3, [pc, #2276]	; 1b35c <__snprintf_chk@plt+0x9f70>
   1aa74:	mov	r2, #0
   1aa78:	mov	r4, r2
   1aa7c:	str	r2, [sp, #68]	; 0x44
   1aa80:	str	r2, [sp, #44]	; 0x2c
   1aa84:	str	r2, [sp, #72]	; 0x48
   1aa88:	str	r3, [sp, #60]	; 0x3c
   1aa8c:	mov	r8, #2
   1aa90:	b	1a640 <__snprintf_chk@plt+0x9254>
   1aa94:	mov	r7, #0
   1aa98:	ldr	r3, [sp, #24]
   1aa9c:	cmn	r3, #1
   1aaa0:	beq	1b5dc <__snprintf_chk@plt+0xa1f0>
   1aaa4:	ldr	r3, [sp, #24]
   1aaa8:	subs	r3, r3, #1
   1aaac:	movne	r3, #1
   1aab0:	cmp	r3, #0
   1aab4:	sub	r2, fp, #2
   1aab8:	clz	r2, r2
   1aabc:	lsr	r2, r2, #5
   1aac0:	bne	1acbc <__snprintf_chk@plt+0x98d0>
   1aac4:	cmp	r9, #0
   1aac8:	bne	1acbc <__snprintf_chk@plt+0x98d0>
   1aacc:	ldr	r3, [sp, #32]
   1aad0:	tst	r3, r2
   1aad4:	bne	1addc <__snprintf_chk@plt+0x99f0>
   1aad8:	ldr	r3, [sp, #28]
   1aadc:	eor	r3, r3, #1
   1aae0:	orr	r3, r2, r3
   1aae4:	ldr	r2, [sp, #32]
   1aae8:	eor	r3, r3, #1
   1aaec:	orrs	r3, r2, r3
   1aaf0:	beq	1ab20 <__snprintf_chk@plt+0x9734>
   1aaf4:	mov	r3, #0
   1aaf8:	ldr	r1, [sp, #56]	; 0x38
   1aafc:	cmp	r1, #0
   1ab00:	beq	1ab20 <__snprintf_chk@plt+0x9734>
   1ab04:	lsr	r2, r5, #5
   1ab08:	and	r0, r5, #31
   1ab0c:	uxtb	r2, r2
   1ab10:	ldr	r1, [r1, r2, lsl #2]
   1ab14:	lsr	r2, r1, r0
   1ab18:	tst	r2, #1
   1ab1c:	bne	1ab28 <__snprintf_chk@plt+0x973c>
   1ab20:	cmp	r7, #0
   1ab24:	beq	1ad78 <__snprintf_chk@plt+0x998c>
   1ab28:	sub	r2, fp, #2
   1ab2c:	clz	r2, r2
   1ab30:	lsr	r2, r2, #5
   1ab34:	ldr	r3, [sp, #32]
   1ab38:	cmp	r3, #0
   1ab3c:	bne	1ae68 <__snprintf_chk@plt+0x9a7c>
   1ab40:	ldr	r3, [sp, #44]	; 0x2c
   1ab44:	eor	r3, r3, #1
   1ab48:	ands	r3, r2, r3
   1ab4c:	beq	1ab84 <__snprintf_chk@plt+0x9798>
   1ab50:	cmp	sl, r4
   1ab54:	movhi	r2, #39	; 0x27
   1ab58:	strbhi	r2, [r8, r4]
   1ab5c:	add	r2, r4, #1
   1ab60:	cmp	r2, sl
   1ab64:	movcc	r1, #36	; 0x24
   1ab68:	strbcc	r1, [r8, r2]
   1ab6c:	add	r2, r4, #2
   1ab70:	cmp	r2, sl
   1ab74:	add	r4, r4, #3
   1ab78:	movcc	r1, #39	; 0x27
   1ab7c:	strbcc	r1, [r8, r2]
   1ab80:	str	r3, [sp, #44]	; 0x2c
   1ab84:	cmp	r4, sl
   1ab88:	movcc	r3, #92	; 0x5c
   1ab8c:	strbcc	r3, [r8, r4]
   1ab90:	add	r9, r9, #1
   1ab94:	add	r4, r4, #1
   1ab98:	cmp	r4, sl
   1ab9c:	ldr	r3, [sp, #40]	; 0x28
   1aba0:	strbcc	r5, [r8, r4]
   1aba4:	cmp	r6, #0
   1aba8:	moveq	r3, #0
   1abac:	str	r3, [sp, #40]	; 0x28
   1abb0:	ldr	r3, [sp, #24]
   1abb4:	add	r4, r4, #1
   1abb8:	cmn	r3, #1
   1abbc:	bne	1a65c <__snprintf_chk@plt+0x9270>
   1abc0:	ldr	r3, [sp, #36]	; 0x24
   1abc4:	ldrb	r6, [r3, r9]
   1abc8:	adds	r6, r6, #0
   1abcc:	movne	r6, #1
   1abd0:	cmp	r6, #0
   1abd4:	bne	1a670 <__snprintf_chk@plt+0x9284>
   1abd8:	str	fp, [sp, #160]	; 0xa0
   1abdc:	mov	fp, r8
   1abe0:	ldr	r8, [sp, #160]	; 0xa0
   1abe4:	ldr	r1, [sp, #32]
   1abe8:	cmp	r4, #0
   1abec:	sub	r2, r8, #2
   1abf0:	clz	r2, r2
   1abf4:	lsr	r2, r2, #5
   1abf8:	andeq	r3, r2, r1
   1abfc:	movne	r3, #0
   1ac00:	cmp	r3, #0
   1ac04:	bne	1bcf0 <__snprintf_chk@plt+0xa904>
   1ac08:	eor	r3, r1, #1
   1ac0c:	ands	r2, r2, r3
   1ac10:	beq	1bc2c <__snprintf_chk@plt+0xa840>
   1ac14:	ldr	r3, [sp, #68]	; 0x44
   1ac18:	cmp	r3, #0
   1ac1c:	beq	1bc30 <__snprintf_chk@plt+0xa844>
   1ac20:	ldr	r3, [sp, #40]	; 0x28
   1ac24:	cmp	r3, #0
   1ac28:	bne	1bcac <__snprintf_chk@plt+0xa8c0>
   1ac2c:	ldr	r3, [sp, #72]	; 0x48
   1ac30:	adds	r3, r3, #0
   1ac34:	movne	r3, #1
   1ac38:	cmp	sl, #0
   1ac3c:	movne	r3, #0
   1ac40:	cmp	r3, #0
   1ac44:	ldreq	r2, [sp, #68]	; 0x44
   1ac48:	beq	1bc30 <__snprintf_chk@plt+0xa844>
   1ac4c:	ldr	sl, [sp, #72]	; 0x48
   1ac50:	str	r3, [sp, #68]	; 0x44
   1ac54:	ldr	r3, [pc, #1792]	; 1b35c <__snprintf_chk@plt+0x9f70>
   1ac58:	mov	r2, #39	; 0x27
   1ac5c:	mov	r4, #1
   1ac60:	str	r3, [sp, #60]	; 0x3c
   1ac64:	mov	r3, #0
   1ac68:	strb	r2, [fp]
   1ac6c:	str	r4, [sp, #52]	; 0x34
   1ac70:	mov	r8, #2
   1ac74:	str	r3, [sp, #32]
   1ac78:	b	1a640 <__snprintf_chk@plt+0x9254>
   1ac7c:	mov	r7, #0
   1ac80:	cmp	fp, #2
   1ac84:	beq	1b5bc <__snprintf_chk@plt+0xa1d0>
   1ac88:	ldr	r3, [sp, #52]	; 0x34
   1ac8c:	ldr	r2, [sp, #28]
   1ac90:	ldr	r1, [sp, #32]
   1ac94:	cmp	r3, #0
   1ac98:	andne	r2, r2, r1
   1ac9c:	moveq	r2, #0
   1aca0:	cmp	r2, #0
   1aca4:	moveq	r5, #92	; 0x5c
   1aca8:	moveq	r3, r5
   1acac:	bne	1b5c8 <__snprintf_chk@plt+0xa1dc>
   1acb0:	ldr	r1, [sp, #28]
   1acb4:	cmp	r1, #0
   1acb8:	bne	1bd38 <__snprintf_chk@plt+0xa94c>
   1acbc:	mov	r6, #0
   1acc0:	b	1aad8 <__snprintf_chk@plt+0x96ec>
   1acc4:	mov	r7, #0
   1acc8:	cmp	fp, #2
   1accc:	beq	1b62c <__snprintf_chk@plt+0xa240>
   1acd0:	cmp	fp, #5
   1acd4:	beq	1b5f0 <__snprintf_chk@plt+0xa204>
   1acd8:	sub	r2, fp, #2
   1acdc:	mov	r6, #0
   1ace0:	clz	r2, r2
   1ace4:	mov	r5, #63	; 0x3f
   1ace8:	lsr	r2, r2, #5
   1acec:	b	1aad8 <__snprintf_chk@plt+0x96ec>
   1acf0:	mov	r7, #0
   1acf4:	cmp	fp, #2
   1acf8:	strne	r6, [sp, #68]	; 0x44
   1acfc:	movne	r2, #0
   1ad00:	movne	r5, #39	; 0x27
   1ad04:	bne	1aad8 <__snprintf_chk@plt+0x96ec>
   1ad08:	ldr	r3, [sp, #32]
   1ad0c:	cmp	r3, #0
   1ad10:	bne	1ba0c <__snprintf_chk@plt+0xa620>
   1ad14:	cmp	sl, #0
   1ad18:	ldr	r3, [sp, #72]	; 0x48
   1ad1c:	clz	r3, r3
   1ad20:	lsr	r3, r3, #5
   1ad24:	moveq	r3, #0
   1ad28:	cmp	r3, #0
   1ad2c:	bne	1b940 <__snprintf_chk@plt+0xa554>
   1ad30:	cmp	sl, r4
   1ad34:	movhi	r3, #39	; 0x27
   1ad38:	strbhi	r3, [r8, r4]
   1ad3c:	add	r3, r4, #1
   1ad40:	cmp	sl, r3
   1ad44:	movhi	r2, #92	; 0x5c
   1ad48:	strbhi	r2, [r8, r3]
   1ad4c:	add	r3, r4, #2
   1ad50:	cmp	sl, r3
   1ad54:	movhi	r2, #39	; 0x27
   1ad58:	strbhi	r2, [r8, r3]
   1ad5c:	mov	r3, #0
   1ad60:	cmp	r7, #0
   1ad64:	add	r4, r4, #3
   1ad68:	str	r3, [sp, #44]	; 0x2c
   1ad6c:	str	r6, [sp, #68]	; 0x44
   1ad70:	mov	r5, #39	; 0x27
   1ad74:	bne	1ab28 <__snprintf_chk@plt+0x973c>
   1ad78:	ldr	r2, [sp, #44]	; 0x2c
   1ad7c:	eor	r3, r3, #1
   1ad80:	and	r3, r3, r2
   1ad84:	add	r9, r9, #1
   1ad88:	uxtb	r3, r3
   1ad8c:	cmp	r3, #0
   1ad90:	beq	1ab98 <__snprintf_chk@plt+0x97ac>
   1ad94:	cmp	sl, r4
   1ad98:	movhi	r3, #39	; 0x27
   1ad9c:	strbhi	r3, [r8, r4]
   1ada0:	add	r3, r4, #1
   1ada4:	cmp	sl, r3
   1ada8:	movhi	r2, #39	; 0x27
   1adac:	strbhi	r2, [r8, r3]
   1adb0:	mov	r3, #0
   1adb4:	add	r4, r4, #2
   1adb8:	str	r3, [sp, #44]	; 0x2c
   1adbc:	b	1ab98 <__snprintf_chk@plt+0x97ac>
   1adc0:	mov	r3, #114	; 0x72
   1adc4:	ldr	r1, [sp, #32]
   1adc8:	sub	r2, fp, #2
   1adcc:	clz	r2, r2
   1add0:	lsr	r2, r2, #5
   1add4:	tst	r2, r1
   1add8:	beq	1acb0 <__snprintf_chk@plt+0x98c4>
   1addc:	mov	fp, r8
   1ade0:	mov	r8, #2
   1ade4:	ldr	r3, [sp, #28]
   1ade8:	cmp	r3, #0
   1adec:	movne	r8, #4
   1adf0:	ldr	r3, [sp, #164]	; 0xa4
   1adf4:	mov	ip, #0
   1adf8:	bic	r3, r3, #2
   1adfc:	str	r3, [sp, #4]
   1ae00:	ldr	r3, [sp, #76]	; 0x4c
   1ae04:	str	r8, [sp]
   1ae08:	str	r3, [sp, #16]
   1ae0c:	ldr	r3, [sp, #80]	; 0x50
   1ae10:	ldr	r2, [sp, #36]	; 0x24
   1ae14:	str	r3, [sp, #12]
   1ae18:	mov	r1, sl
   1ae1c:	ldr	r3, [sp, #24]
   1ae20:	mov	r0, fp
   1ae24:	str	ip, [sp, #8]
   1ae28:	bl	1a548 <__snprintf_chk@plt+0x915c>
   1ae2c:	mov	r4, r0
   1ae30:	ldr	r3, [pc, #1304]	; 1b350 <__snprintf_chk@plt+0x9f64>
   1ae34:	ldr	r2, [sp, #116]	; 0x74
   1ae38:	mov	r0, r4
   1ae3c:	ldr	r3, [r3]
   1ae40:	cmp	r2, r3
   1ae44:	bne	1bd34 <__snprintf_chk@plt+0xa948>
   1ae48:	add	sp, sp, #124	; 0x7c
   1ae4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ae50:	mov	r5, #110	; 0x6e
   1ae54:	ldr	r3, [sp, #32]
   1ae58:	mov	r2, #0
   1ae5c:	cmp	r3, #0
   1ae60:	mov	r6, r2
   1ae64:	beq	1ab40 <__snprintf_chk@plt+0x9754>
   1ae68:	str	fp, [sp, #160]	; 0xa0
   1ae6c:	mov	fp, r8
   1ae70:	ldr	r8, [sp, #160]	; 0xa0
   1ae74:	mov	r3, r2
   1ae78:	ldr	r2, [sp, #28]
   1ae7c:	and	r2, r2, r3
   1ae80:	str	r2, [sp, #28]
   1ae84:	b	1ade4 <__snprintf_chk@plt+0x99f8>
   1ae88:	mov	r5, #116	; 0x74
   1ae8c:	b	1ae54 <__snprintf_chk@plt+0x9a68>
   1ae90:	mov	r5, #102	; 0x66
   1ae94:	ldr	r3, [sp, #32]
   1ae98:	cmp	r3, #0
   1ae9c:	bne	1ba48 <__snprintf_chk@plt+0xa65c>
   1aea0:	mov	r6, #0
   1aea4:	b	1ab84 <__snprintf_chk@plt+0x9798>
   1aea8:	mov	r5, #118	; 0x76
   1aeac:	b	1ae94 <__snprintf_chk@plt+0x9aa8>
   1aeb0:	mov	r7, #0
   1aeb4:	mov	r6, #0
   1aeb8:	b	1aaf4 <__snprintf_chk@plt+0x9708>
   1aebc:	ldr	r3, [sp, #32]
   1aec0:	cmp	r3, #0
   1aec4:	bne	1bc8c <__snprintf_chk@plt+0xa8a0>
   1aec8:	mov	r7, r3
   1aecc:	ldr	r3, [sp, #44]	; 0x2c
   1aed0:	sub	r2, fp, #2
   1aed4:	eor	r3, r3, #1
   1aed8:	clz	r2, r2
   1aedc:	lsr	r2, r2, #5
   1aee0:	ands	r3, r2, r3
   1aee4:	beq	1b92c <__snprintf_chk@plt+0xa540>
   1aee8:	cmp	sl, r4
   1aeec:	movhi	r1, #39	; 0x27
   1aef0:	strbhi	r1, [r8, r4]
   1aef4:	add	r1, r4, #1
   1aef8:	cmp	sl, r1
   1aefc:	movhi	r0, #36	; 0x24
   1af00:	strbhi	r0, [r8, r1]
   1af04:	add	r1, r4, #2
   1af08:	cmp	sl, r1
   1af0c:	movhi	r0, #39	; 0x27
   1af10:	strbhi	r0, [r8, r1]
   1af14:	add	r1, r4, #3
   1af18:	cmp	sl, r1
   1af1c:	bls	1b98c <__snprintf_chk@plt+0xa5a0>
   1af20:	mov	r4, r1
   1af24:	mov	r1, #92	; 0x5c
   1af28:	strb	r1, [r8, r4]
   1af2c:	mov	r1, r4
   1af30:	str	r3, [sp, #44]	; 0x2c
   1af34:	cmp	fp, #2
   1af38:	add	r4, r4, #1
   1af3c:	beq	1b9d4 <__snprintf_chk@plt+0xa5e8>
   1af40:	ldr	r0, [sp, #24]
   1af44:	add	r3, r9, #1
   1af48:	cmp	r3, r0
   1af4c:	bcs	1af64 <__snprintf_chk@plt+0x9b78>
   1af50:	ldr	r0, [sp, #36]	; 0x24
   1af54:	ldrb	r3, [r0, r3]
   1af58:	sub	r3, r3, #48	; 0x30
   1af5c:	cmp	r3, #9
   1af60:	bls	1b9e4 <__snprintf_chk@plt+0xa5f8>
   1af64:	mov	r5, #48	; 0x30
   1af68:	ldr	r3, [sp, #28]
   1af6c:	eor	r3, r3, #1
   1af70:	orrs	r2, r2, r3
   1af74:	mov	r3, r6
   1af78:	moveq	r6, r2
   1af7c:	beq	1aaf8 <__snprintf_chk@plt+0x970c>
   1af80:	mov	r6, #0
   1af84:	b	1ab20 <__snprintf_chk@plt+0x9734>
   1af88:	mov	r2, #0
   1af8c:	mov	r6, r2
   1af90:	mov	r5, #98	; 0x62
   1af94:	b	1ab40 <__snprintf_chk@plt+0x9754>
   1af98:	mov	r5, #97	; 0x61
   1af9c:	b	1aea0 <__snprintf_chk@plt+0x9ab4>
   1afa0:	mov	r3, r7
   1afa4:	mov	r6, r7
   1afa8:	mov	r2, #0
   1afac:	mov	r7, r3
   1afb0:	mov	r5, #32
   1afb4:	b	1aad8 <__snprintf_chk@plt+0x96ec>
   1afb8:	cmp	r9, #0
   1afbc:	mov	r3, r7
   1afc0:	bne	1b588 <__snprintf_chk@plt+0xa19c>
   1afc4:	mov	r6, r7
   1afc8:	mov	r2, r9
   1afcc:	mov	r7, r3
   1afd0:	b	1aad8 <__snprintf_chk@plt+0x96ec>
   1afd4:	mov	r6, r7
   1afd8:	b	1aaf4 <__snprintf_chk@plt+0x9708>
   1afdc:	mov	r7, #0
   1afe0:	ldr	r3, [sp, #64]	; 0x40
   1afe4:	cmp	r3, #1
   1afe8:	bne	1b644 <__snprintf_chk@plt+0xa258>
   1afec:	bl	11284 <__ctype_b_loc@plt>
   1aff0:	ldr	r2, [sp, #64]	; 0x40
   1aff4:	sxth	r3, r5
   1aff8:	mov	ip, r2
   1affc:	lsl	r3, r3, #1
   1b000:	ldr	r2, [r0]
   1b004:	ldrh	r3, [r2, r3]
   1b008:	and	r3, r3, #16384	; 0x4000
   1b00c:	cmp	r3, #0
   1b010:	ldr	r3, [sp, #28]
   1b014:	movne	r6, #1
   1b018:	moveq	r6, #0
   1b01c:	movne	r2, #0
   1b020:	andeq	r2, r3, #1
   1b024:	cmp	r2, #0
   1b028:	bne	1b954 <__snprintf_chk@plt+0xa568>
   1b02c:	sub	r2, fp, #2
   1b030:	clz	r2, r2
   1b034:	lsr	r2, r2, #5
   1b038:	b	1aad8 <__snprintf_chk@plt+0x96ec>
   1b03c:	cmp	r4, #0
   1b040:	bne	1bd00 <__snprintf_chk@plt+0xa914>
   1b044:	str	r4, [sp, #28]
   1b048:	cmp	sl, #0
   1b04c:	bne	1bd44 <__snprintf_chk@plt+0xa958>
   1b050:	ldr	r3, [pc, #772]	; 1b35c <__snprintf_chk@plt+0x9f70>
   1b054:	mov	r4, #1
   1b058:	str	r4, [sp, #40]	; 0x28
   1b05c:	str	r3, [sp, #60]	; 0x3c
   1b060:	str	r4, [sp, #52]	; 0x34
   1b064:	str	sl, [sp, #72]	; 0x48
   1b068:	str	sl, [sp, #68]	; 0x44
   1b06c:	str	sl, [sp, #44]	; 0x2c
   1b070:	str	sl, [sp, #32]
   1b074:	mov	r8, #2
   1b078:	b	1a640 <__snprintf_chk@plt+0x9254>
   1b07c:	ldr	r3, [sp, #36]	; 0x24
   1b080:	ldrb	r5, [r3, r9]
   1b084:	cmp	r5, #126	; 0x7e
   1b088:	ldrls	pc, [pc, r5, lsl #2]
   1b08c:	b	1afe0 <__snprintf_chk@plt+0x9bf4>
   1b090:	andeq	fp, r1, r4, asr #5
   1b094:	andeq	sl, r1, r0, ror #31
   1b098:	andeq	sl, r1, r0, ror #31
   1b09c:	andeq	sl, r1, r0, ror #31
   1b0a0:	andeq	sl, r1, r0, ror #31
   1b0a4:	andeq	sl, r1, r0, ror #31
   1b0a8:	andeq	sl, r1, r0, ror #31
   1b0ac:			; <UNDEFINED> instruction: 0x0001b2b0
   1b0b0:	muleq	r1, ip, r2
   1b0b4:	muleq	r1, r4, r2
   1b0b8:	andeq	fp, r1, ip, lsl #5
   1b0bc:	andeq	fp, r1, ip, lsr r3
   1b0c0:	andeq	fp, r1, r8, lsr #6
   1b0c4:	andeq	sl, r1, r0, asr #27
   1b0c8:	andeq	sl, r1, r0, ror #31
   1b0cc:	andeq	sl, r1, r0, ror #31
   1b0d0:	andeq	sl, r1, r0, ror #31
   1b0d4:	andeq	sl, r1, r0, ror #31
   1b0d8:	andeq	sl, r1, r0, ror #31
   1b0dc:	andeq	sl, r1, r0, ror #31
   1b0e0:	andeq	sl, r1, r0, ror #31
   1b0e4:	andeq	sl, r1, r0, ror #31
   1b0e8:	andeq	sl, r1, r0, ror #31
   1b0ec:	andeq	sl, r1, r0, ror #31
   1b0f0:	andeq	sl, r1, r0, ror #31
   1b0f4:	andeq	sl, r1, r0, ror #31
   1b0f8:	andeq	sl, r1, r0, ror #31
   1b0fc:	andeq	sl, r1, r0, ror #31
   1b100:	andeq	sl, r1, r0, ror #31
   1b104:	andeq	sl, r1, r0, ror #31
   1b108:	andeq	sl, r1, r0, ror #31
   1b10c:	andeq	sl, r1, r0, ror #31
   1b110:	andeq	fp, r1, r8, lsl r3
   1b114:	andeq	fp, r1, r4, lsl #6
   1b118:	andeq	fp, r1, r4, lsl #6
   1b11c:	strdeq	fp, [r1], -r4
   1b120:	andeq	fp, r1, r4, lsl #6
   1b124:	andeq	fp, r1, ip, lsr #32
   1b128:	andeq	fp, r1, r4, lsl #6
   1b12c:	strdeq	sl, [r1], -r4
   1b130:	andeq	fp, r1, r4, lsl #6
   1b134:	andeq	fp, r1, r4, lsl #6
   1b138:	andeq	fp, r1, r4, lsl #6
   1b13c:	andeq	fp, r1, ip, lsr #32
   1b140:	andeq	fp, r1, ip, lsr #32
   1b144:	andeq	fp, r1, ip, lsr #32
   1b148:	andeq	fp, r1, ip, lsr #32
   1b14c:	andeq	fp, r1, ip, lsr #32
   1b150:	andeq	fp, r1, ip, lsr #32
   1b154:	andeq	fp, r1, ip, lsr #32
   1b158:	andeq	fp, r1, ip, lsr #32
   1b15c:	andeq	fp, r1, ip, lsr #32
   1b160:	andeq	fp, r1, ip, lsr #32
   1b164:	andeq	fp, r1, ip, lsr #32
   1b168:	andeq	fp, r1, ip, lsr #32
   1b16c:	andeq	fp, r1, ip, lsr #32
   1b170:	andeq	fp, r1, ip, lsr #32
   1b174:	andeq	fp, r1, ip, lsr #32
   1b178:	andeq	fp, r1, ip, lsr #32
   1b17c:	andeq	fp, r1, r4, lsl #6
   1b180:	andeq	fp, r1, r4, lsl #6
   1b184:	andeq	fp, r1, r4, lsl #6
   1b188:	andeq	fp, r1, r4, lsl #6
   1b18c:	andeq	sl, r1, r8, asr #25
   1b190:	andeq	sl, r1, r0, ror #31
   1b194:	andeq	fp, r1, ip, lsr #32
   1b198:	andeq	fp, r1, ip, lsr #32
   1b19c:	andeq	fp, r1, ip, lsr #32
   1b1a0:	andeq	fp, r1, ip, lsr #32
   1b1a4:	andeq	fp, r1, ip, lsr #32
   1b1a8:	andeq	fp, r1, ip, lsr #32
   1b1ac:	andeq	fp, r1, ip, lsr #32
   1b1b0:	andeq	fp, r1, ip, lsr #32
   1b1b4:	andeq	fp, r1, ip, lsr #32
   1b1b8:	andeq	fp, r1, ip, lsr #32
   1b1bc:	andeq	fp, r1, ip, lsr #32
   1b1c0:	andeq	fp, r1, ip, lsr #32
   1b1c4:	andeq	fp, r1, ip, lsr #32
   1b1c8:	andeq	fp, r1, ip, lsr #32
   1b1cc:	andeq	fp, r1, ip, lsr #32
   1b1d0:	andeq	fp, r1, ip, lsr #32
   1b1d4:	andeq	fp, r1, ip, lsr #32
   1b1d8:	andeq	fp, r1, ip, lsr #32
   1b1dc:	andeq	fp, r1, ip, lsr #32
   1b1e0:	andeq	fp, r1, ip, lsr #32
   1b1e4:	andeq	fp, r1, ip, lsr #32
   1b1e8:	andeq	fp, r1, ip, lsr #32
   1b1ec:	andeq	fp, r1, ip, lsr #32
   1b1f0:	andeq	fp, r1, ip, lsr #32
   1b1f4:	andeq	fp, r1, ip, lsr #32
   1b1f8:	andeq	fp, r1, ip, lsr #32
   1b1fc:	andeq	fp, r1, r4, lsl #6
   1b200:	andeq	sl, r1, r0, lsl #25
   1b204:	andeq	fp, r1, ip, lsr #32
   1b208:	andeq	fp, r1, r4, lsl #6
   1b20c:	andeq	fp, r1, ip, lsr #32
   1b210:	andeq	fp, r1, r4, lsl #6
   1b214:	andeq	fp, r1, ip, lsr #32
   1b218:	andeq	fp, r1, ip, lsr #32
   1b21c:	andeq	fp, r1, ip, lsr #32
   1b220:	andeq	fp, r1, ip, lsr #32
   1b224:	andeq	fp, r1, ip, lsr #32
   1b228:	andeq	fp, r1, ip, lsr #32
   1b22c:	andeq	fp, r1, ip, lsr #32
   1b230:	andeq	fp, r1, ip, lsr #32
   1b234:	andeq	fp, r1, ip, lsr #32
   1b238:	andeq	fp, r1, ip, lsr #32
   1b23c:	andeq	fp, r1, ip, lsr #32
   1b240:	andeq	fp, r1, ip, lsr #32
   1b244:	andeq	fp, r1, ip, lsr #32
   1b248:	andeq	fp, r1, ip, lsr #32
   1b24c:	andeq	fp, r1, ip, lsr #32
   1b250:	andeq	fp, r1, ip, lsr #32
   1b254:	andeq	fp, r1, ip, lsr #32
   1b258:	andeq	fp, r1, ip, lsr #32
   1b25c:	andeq	fp, r1, ip, lsr #32
   1b260:	andeq	fp, r1, ip, lsr #32
   1b264:	andeq	fp, r1, ip, lsr #32
   1b268:	andeq	fp, r1, ip, lsr #32
   1b26c:	andeq	fp, r1, ip, lsr #32
   1b270:	andeq	fp, r1, ip, lsr #32
   1b274:	andeq	fp, r1, ip, lsr #32
   1b278:	andeq	fp, r1, ip, lsr #32
   1b27c:	muleq	r1, r8, sl
   1b280:	andeq	fp, r1, r4, lsl #6
   1b284:	muleq	r1, r8, sl
   1b288:	strdeq	fp, [r1], -r4
   1b28c:	mov	r3, #110	; 0x6e
   1b290:	b	1adc4 <__snprintf_chk@plt+0x99d8>
   1b294:	mov	r3, #116	; 0x74
   1b298:	b	1adc4 <__snprintf_chk@plt+0x99d8>
   1b29c:	sub	r2, fp, #2
   1b2a0:	mov	r3, #98	; 0x62
   1b2a4:	clz	r2, r2
   1b2a8:	lsr	r2, r2, #5
   1b2ac:	b	1acb0 <__snprintf_chk@plt+0x98c4>
   1b2b0:	sub	r2, fp, #2
   1b2b4:	mov	r3, #97	; 0x61
   1b2b8:	clz	r2, r2
   1b2bc:	lsr	r2, r2, #5
   1b2c0:	b	1acb0 <__snprintf_chk@plt+0x98c4>
   1b2c4:	ldr	r3, [sp, #28]
   1b2c8:	cmp	r3, #0
   1b2cc:	bne	1aebc <__snprintf_chk@plt+0x9ad0>
   1b2d0:	ldr	r3, [sp, #164]	; 0xa4
   1b2d4:	tst	r3, #1
   1b2d8:	bne	1b94c <__snprintf_chk@plt+0xa560>
   1b2dc:	ldr	r6, [sp, #28]
   1b2e0:	sub	r2, fp, #2
   1b2e4:	mov	r7, r6
   1b2e8:	clz	r2, r2
   1b2ec:	lsr	r2, r2, #5
   1b2f0:	b	1aad8 <__snprintf_chk@plt+0x96ec>
   1b2f4:	sub	r2, fp, #2
   1b2f8:	clz	r2, r2
   1b2fc:	lsr	r2, r2, #5
   1b300:	b	1aac4 <__snprintf_chk@plt+0x96d8>
   1b304:	sub	r2, fp, #2
   1b308:	mov	r6, #0
   1b30c:	clz	r2, r2
   1b310:	lsr	r2, r2, #5
   1b314:	b	1aacc <__snprintf_chk@plt+0x96e0>
   1b318:	sub	r2, fp, #2
   1b31c:	clz	r2, r2
   1b320:	lsr	r2, r2, #5
   1b324:	b	1aacc <__snprintf_chk@plt+0x96e0>
   1b328:	sub	r2, fp, #2
   1b32c:	mov	r3, #102	; 0x66
   1b330:	clz	r2, r2
   1b334:	lsr	r2, r2, #5
   1b338:	b	1acb0 <__snprintf_chk@plt+0x98c4>
   1b33c:	sub	r2, fp, #2
   1b340:	mov	r3, #118	; 0x76
   1b344:	clz	r2, r2
   1b348:	lsr	r2, r2, #5
   1b34c:	b	1acb0 <__snprintf_chk@plt+0x98c4>
   1b350:	andeq	r4, r3, r8, lsl #30
   1b354:	andeq	r4, r2, ip, lsl r6
   1b358:	andeq	r4, r2, r4, lsl #12
   1b35c:	andeq	r4, r2, r8, lsl r6
   1b360:	ldr	r3, [sp, #48]	; 0x30
   1b364:	ldrb	r5, [r3]
   1b368:	cmp	r5, #126	; 0x7e
   1b36c:	ldrls	pc, [pc, r5, lsl #2]
   1b370:	b	1afdc <__snprintf_chk@plt+0x9bf0>
   1b374:			; <UNDEFINED> instruction: 0x0001aebc
   1b378:	ldrdeq	sl, [r1], -ip
   1b37c:	ldrdeq	sl, [r1], -ip
   1b380:	ldrdeq	sl, [r1], -ip
   1b384:	ldrdeq	sl, [r1], -ip
   1b388:	ldrdeq	sl, [r1], -ip
   1b38c:	ldrdeq	sl, [r1], -ip
   1b390:			; <UNDEFINED> instruction: 0x0001b5b4
   1b394:	andeq	fp, r1, ip, lsr #11
   1b398:	andeq	sl, r1, r8, lsl #29
   1b39c:	andeq	sl, r1, r0, asr lr
   1b3a0:	andeq	sl, r1, r8, lsr #29
   1b3a4:	muleq	r1, r0, lr
   1b3a8:	andeq	fp, r1, r0, lsr #11
   1b3ac:	ldrdeq	sl, [r1], -ip
   1b3b0:	ldrdeq	sl, [r1], -ip
   1b3b4:	ldrdeq	sl, [r1], -ip
   1b3b8:	ldrdeq	sl, [r1], -ip
   1b3bc:	ldrdeq	sl, [r1], -ip
   1b3c0:	ldrdeq	sl, [r1], -ip
   1b3c4:	ldrdeq	sl, [r1], -ip
   1b3c8:	ldrdeq	sl, [r1], -ip
   1b3cc:	ldrdeq	sl, [r1], -ip
   1b3d0:	ldrdeq	sl, [r1], -ip
   1b3d4:	ldrdeq	sl, [r1], -ip
   1b3d8:	ldrdeq	sl, [r1], -ip
   1b3dc:	ldrdeq	sl, [r1], -ip
   1b3e0:	ldrdeq	sl, [r1], -ip
   1b3e4:	ldrdeq	sl, [r1], -ip
   1b3e8:	ldrdeq	sl, [r1], -ip
   1b3ec:	ldrdeq	sl, [r1], -ip
   1b3f0:	ldrdeq	sl, [r1], -ip
   1b3f4:	muleq	r1, r8, r5
   1b3f8:			; <UNDEFINED> instruction: 0x0001aeb0
   1b3fc:			; <UNDEFINED> instruction: 0x0001aeb0
   1b400:	andeq	fp, r1, ip, ror r5
   1b404:			; <UNDEFINED> instruction: 0x0001aeb0
   1b408:	andeq	fp, r1, r0, ror r5
   1b40c:			; <UNDEFINED> instruction: 0x0001aeb0
   1b410:	strdeq	sl, [r1], -r0
   1b414:			; <UNDEFINED> instruction: 0x0001aeb0
   1b418:			; <UNDEFINED> instruction: 0x0001aeb0
   1b41c:			; <UNDEFINED> instruction: 0x0001aeb0
   1b420:	andeq	fp, r1, r0, ror r5
   1b424:	andeq	fp, r1, r0, ror r5
   1b428:	andeq	fp, r1, r0, ror r5
   1b42c:	andeq	fp, r1, r0, ror r5
   1b430:	andeq	fp, r1, r0, ror r5
   1b434:	andeq	fp, r1, r0, ror r5
   1b438:	andeq	fp, r1, r0, ror r5
   1b43c:	andeq	fp, r1, r0, ror r5
   1b440:	andeq	fp, r1, r0, ror r5
   1b444:	andeq	fp, r1, r0, ror r5
   1b448:	andeq	fp, r1, r0, ror r5
   1b44c:	andeq	fp, r1, r0, ror r5
   1b450:	andeq	fp, r1, r0, ror r5
   1b454:	andeq	fp, r1, r0, ror r5
   1b458:	andeq	fp, r1, r0, ror r5
   1b45c:	andeq	fp, r1, r0, ror r5
   1b460:			; <UNDEFINED> instruction: 0x0001aeb0
   1b464:			; <UNDEFINED> instruction: 0x0001aeb0
   1b468:			; <UNDEFINED> instruction: 0x0001aeb0
   1b46c:			; <UNDEFINED> instruction: 0x0001aeb0
   1b470:	andeq	sl, r1, r4, asr #25
   1b474:	ldrdeq	sl, [r1], -ip
   1b478:	andeq	fp, r1, r0, ror r5
   1b47c:	andeq	fp, r1, r0, ror r5
   1b480:	andeq	fp, r1, r0, ror r5
   1b484:	andeq	fp, r1, r0, ror r5
   1b488:	andeq	fp, r1, r0, ror r5
   1b48c:	andeq	fp, r1, r0, ror r5
   1b490:	andeq	fp, r1, r0, ror r5
   1b494:	andeq	fp, r1, r0, ror r5
   1b498:	andeq	fp, r1, r0, ror r5
   1b49c:	andeq	fp, r1, r0, ror r5
   1b4a0:	andeq	fp, r1, r0, ror r5
   1b4a4:	andeq	fp, r1, r0, ror r5
   1b4a8:	andeq	fp, r1, r0, ror r5
   1b4ac:	andeq	fp, r1, r0, ror r5
   1b4b0:	andeq	fp, r1, r0, ror r5
   1b4b4:	andeq	fp, r1, r0, ror r5
   1b4b8:	andeq	fp, r1, r0, ror r5
   1b4bc:	andeq	fp, r1, r0, ror r5
   1b4c0:	andeq	fp, r1, r0, ror r5
   1b4c4:	andeq	fp, r1, r0, ror r5
   1b4c8:	andeq	fp, r1, r0, ror r5
   1b4cc:	andeq	fp, r1, r0, ror r5
   1b4d0:	andeq	fp, r1, r0, ror r5
   1b4d4:	andeq	fp, r1, r0, ror r5
   1b4d8:	andeq	fp, r1, r0, ror r5
   1b4dc:	andeq	fp, r1, r0, ror r5
   1b4e0:			; <UNDEFINED> instruction: 0x0001aeb0
   1b4e4:	andeq	sl, r1, ip, ror ip
   1b4e8:	andeq	fp, r1, r0, ror r5
   1b4ec:			; <UNDEFINED> instruction: 0x0001aeb0
   1b4f0:	andeq	fp, r1, r0, ror r5
   1b4f4:			; <UNDEFINED> instruction: 0x0001aeb0
   1b4f8:	andeq	fp, r1, r0, ror r5
   1b4fc:	andeq	fp, r1, r0, ror r5
   1b500:	andeq	fp, r1, r0, ror r5
   1b504:	andeq	fp, r1, r0, ror r5
   1b508:	andeq	fp, r1, r0, ror r5
   1b50c:	andeq	fp, r1, r0, ror r5
   1b510:	andeq	fp, r1, r0, ror r5
   1b514:	andeq	fp, r1, r0, ror r5
   1b518:	andeq	fp, r1, r0, ror r5
   1b51c:	andeq	fp, r1, r0, ror r5
   1b520:	andeq	fp, r1, r0, ror r5
   1b524:	andeq	fp, r1, r0, ror r5
   1b528:	andeq	fp, r1, r0, ror r5
   1b52c:	andeq	fp, r1, r0, ror r5
   1b530:	andeq	fp, r1, r0, ror r5
   1b534:	andeq	fp, r1, r0, ror r5
   1b538:	andeq	fp, r1, r0, ror r5
   1b53c:	andeq	fp, r1, r0, ror r5
   1b540:	andeq	fp, r1, r0, ror r5
   1b544:	andeq	fp, r1, r0, ror r5
   1b548:	andeq	fp, r1, r0, ror r5
   1b54c:	andeq	fp, r1, r0, ror r5
   1b550:	andeq	fp, r1, r0, ror r5
   1b554:	andeq	fp, r1, r0, ror r5
   1b558:	andeq	fp, r1, r0, ror r5
   1b55c:	andeq	fp, r1, r0, ror r5
   1b560:	muleq	r1, r4, sl
   1b564:			; <UNDEFINED> instruction: 0x0001aeb0
   1b568:	muleq	r1, r4, sl
   1b56c:	andeq	fp, r1, ip, ror r5
   1b570:	mov	r6, r7
   1b574:	mov	r7, #0
   1b578:	b	1aaf4 <__snprintf_chk@plt+0x9708>
   1b57c:	cmp	r9, #0
   1b580:	mov	r3, #0
   1b584:	beq	1afc4 <__snprintf_chk@plt+0x9bd8>
   1b588:	mov	r6, #0
   1b58c:	mov	r7, r3
   1b590:	mov	r3, r6
   1b594:	b	1aaf8 <__snprintf_chk@plt+0x970c>
   1b598:	mov	r3, #0
   1b59c:	b	1afa4 <__snprintf_chk@plt+0x9bb8>
   1b5a0:	mov	r7, #0
   1b5a4:	mov	r3, #114	; 0x72
   1b5a8:	b	1adc4 <__snprintf_chk@plt+0x99d8>
   1b5ac:	mov	r5, #98	; 0x62
   1b5b0:	b	1ae54 <__snprintf_chk@plt+0x9a68>
   1b5b4:	mov	r5, #97	; 0x61
   1b5b8:	b	1ae94 <__snprintf_chk@plt+0x9aa8>
   1b5bc:	ldr	r3, [sp, #32]
   1b5c0:	cmp	r3, #0
   1b5c4:	bne	1ba0c <__snprintf_chk@plt+0xa620>
   1b5c8:	add	r9, r9, #1
   1b5cc:	ldr	r3, [sp, #44]	; 0x2c
   1b5d0:	mov	r6, #0
   1b5d4:	mov	r5, #92	; 0x5c
   1b5d8:	b	1ad8c <__snprintf_chk@plt+0x99a0>
   1b5dc:	ldr	r3, [sp, #36]	; 0x24
   1b5e0:	ldrb	r3, [r3, #1]
   1b5e4:	adds	r3, r3, #0
   1b5e8:	movne	r3, #1
   1b5ec:	b	1aab0 <__snprintf_chk@plt+0x96c4>
   1b5f0:	ldr	r3, [sp, #164]	; 0xa4
   1b5f4:	ands	r3, r3, #4
   1b5f8:	beq	1b61c <__snprintf_chk@plt+0xa230>
   1b5fc:	ldr	r2, [sp, #24]
   1b600:	add	r3, r9, #2
   1b604:	cmp	r3, r2
   1b608:	bcs	1b61c <__snprintf_chk@plt+0xa230>
   1b60c:	ldr	r2, [sp, #48]	; 0x30
   1b610:	ldrb	r5, [r2, #1]
   1b614:	cmp	r5, #63	; 0x3f
   1b618:	beq	1ba80 <__snprintf_chk@plt+0xa694>
   1b61c:	mov	r2, #0
   1b620:	mov	r6, r2
   1b624:	mov	r5, #63	; 0x3f
   1b628:	b	1aad8 <__snprintf_chk@plt+0x96ec>
   1b62c:	ldr	r3, [sp, #32]
   1b630:	cmp	r3, #0
   1b634:	bne	1ba0c <__snprintf_chk@plt+0xa620>
   1b638:	mov	r6, r3
   1b63c:	mov	r5, #63	; 0x3f
   1b640:	b	1ab20 <__snprintf_chk@plt+0x9734>
   1b644:	ldr	r3, [sp, #24]
   1b648:	cmn	r3, #1
   1b64c:	mov	r3, #0
   1b650:	str	r3, [sp, #108]	; 0x6c
   1b654:	str	r3, [sp, #112]	; 0x70
   1b658:	bne	1b668 <__snprintf_chk@plt+0xa27c>
   1b65c:	ldr	r0, [sp, #36]	; 0x24
   1b660:	bl	1129c <strlen@plt>
   1b664:	str	r0, [sp, #24]
   1b668:	mov	r3, #0
   1b66c:	str	sl, [sp, #88]	; 0x58
   1b670:	ldr	sl, [sp, #36]	; 0x24
   1b674:	str	r5, [sp, #92]	; 0x5c
   1b678:	mov	r5, r3
   1b67c:	str	r7, [sp, #96]	; 0x60
   1b680:	str	r4, [sp, #100]	; 0x64
   1b684:	str	r8, [sp, #84]	; 0x54
   1b688:	ldr	r3, [sp, #24]
   1b68c:	add	r4, r9, r5
   1b690:	add	r7, sl, r4
   1b694:	sub	r2, r3, r4
   1b698:	mov	r1, r7
   1b69c:	add	r3, sp, #108	; 0x6c
   1b6a0:	add	r0, sp, #104	; 0x68
   1b6a4:	bl	1cfb4 <__snprintf_chk@plt+0xbbc8>
   1b6a8:	subs	r8, r0, #0
   1b6ac:	beq	1b6fc <__snprintf_chk@plt+0xa310>
   1b6b0:	cmn	r8, #1
   1b6b4:	beq	1ba5c <__snprintf_chk@plt+0xa670>
   1b6b8:	cmn	r8, #2
   1b6bc:	beq	1bb7c <__snprintf_chk@plt+0xa790>
   1b6c0:	ldr	r3, [sp, #32]
   1b6c4:	cmp	fp, #2
   1b6c8:	movne	r3, #0
   1b6cc:	andeq	r3, r3, #1
   1b6d0:	cmp	r3, #0
   1b6d4:	bne	1b85c <__snprintf_chk@plt+0xa470>
   1b6d8:	ldr	r0, [sp, #104]	; 0x68
   1b6dc:	bl	11188 <iswprint@plt>
   1b6e0:	add	r5, r5, r8
   1b6e4:	cmp	r0, #0
   1b6e8:	add	r0, sp, #108	; 0x6c
   1b6ec:	moveq	r6, #0
   1b6f0:	bl	11128 <mbsinit@plt>
   1b6f4:	cmp	r0, #0
   1b6f8:	beq	1b688 <__snprintf_chk@plt+0xa29c>
   1b6fc:	ldr	r3, [sp, #28]
   1b700:	mov	ip, r5
   1b704:	eor	r2, r6, #1
   1b708:	ldr	r5, [sp, #92]	; 0x5c
   1b70c:	ldr	r7, [sp, #96]	; 0x60
   1b710:	ldr	r4, [sp, #100]	; 0x64
   1b714:	ldr	r8, [sp, #84]	; 0x54
   1b718:	ldr	sl, [sp, #88]	; 0x58
   1b71c:	and	r2, r2, r3
   1b720:	cmp	ip, #1
   1b724:	bls	1b024 <__snprintf_chk@plt+0x9c38>
   1b728:	add	r1, ip, r9
   1b72c:	ldr	lr, [sp, #48]	; 0x30
   1b730:	mov	r0, #0
   1b734:	str	r6, [sp, #48]	; 0x30
   1b738:	mov	ip, #39	; 0x27
   1b73c:	ldr	r6, [sp, #44]	; 0x2c
   1b740:	b	1b7f8 <__snprintf_chk@plt+0xa40c>
   1b744:	ldr	r0, [sp, #32]
   1b748:	sub	r3, fp, #2
   1b74c:	cmp	r0, #0
   1b750:	clz	r3, r3
   1b754:	lsr	r3, r3, #5
   1b758:	bne	1b960 <__snprintf_chk@plt+0xa574>
   1b75c:	eor	r0, r6, #1
   1b760:	ands	r3, r3, r0
   1b764:	beq	1b794 <__snprintf_chk@plt+0xa3a8>
   1b768:	add	r0, r4, #1
   1b76c:	cmp	sl, r4
   1b770:	strbhi	ip, [r8, r4]
   1b774:	cmp	sl, r0
   1b778:	movhi	r6, #36	; 0x24
   1b77c:	strbhi	r6, [r8, r0]
   1b780:	add	r0, r4, #2
   1b784:	mov	r6, r3
   1b788:	add	r4, r4, #3
   1b78c:	cmp	sl, r0
   1b790:	strbhi	ip, [r8, r0]
   1b794:	cmp	sl, r4
   1b798:	movhi	r3, #92	; 0x5c
   1b79c:	strbhi	r3, [r8, r4]
   1b7a0:	add	r3, r4, #1
   1b7a4:	cmp	sl, r3
   1b7a8:	lsrhi	r0, r5, #6
   1b7ac:	addhi	r0, r0, #48	; 0x30
   1b7b0:	strbhi	r0, [r8, r3]
   1b7b4:	add	r0, r4, #2
   1b7b8:	cmp	sl, r0
   1b7bc:	lsrhi	r3, r5, #3
   1b7c0:	andhi	r3, r3, #7
   1b7c4:	addhi	r3, r3, #48	; 0x30
   1b7c8:	add	r9, r9, #1
   1b7cc:	strbhi	r3, [r8, r0]
   1b7d0:	and	r5, r5, #7
   1b7d4:	cmp	r9, r1
   1b7d8:	add	r5, r5, #48	; 0x30
   1b7dc:	add	r4, r4, #3
   1b7e0:	bcs	1b980 <__snprintf_chk@plt+0xa594>
   1b7e4:	mov	r0, r2
   1b7e8:	cmp	sl, r4
   1b7ec:	strbhi	r5, [r8, r4]
   1b7f0:	ldrb	r5, [lr, #1]!
   1b7f4:	add	r4, r4, #1
   1b7f8:	cmp	r2, #0
   1b7fc:	bne	1b744 <__snprintf_chk@plt+0xa358>
   1b800:	eor	r3, r0, #1
   1b804:	and	r3, r3, r6
   1b808:	cmp	r7, #0
   1b80c:	uxtb	r3, r3
   1b810:	beq	1b824 <__snprintf_chk@plt+0xa438>
   1b814:	cmp	sl, r4
   1b818:	movhi	r7, #92	; 0x5c
   1b81c:	strbhi	r7, [r8, r4]
   1b820:	add	r4, r4, #1
   1b824:	add	r9, r9, #1
   1b828:	cmp	r9, r1
   1b82c:	bcs	1b974 <__snprintf_chk@plt+0xa588>
   1b830:	cmp	r3, #0
   1b834:	beq	1b9a0 <__snprintf_chk@plt+0xa5b4>
   1b838:	cmp	sl, r4
   1b83c:	add	r3, r4, #1
   1b840:	strbhi	ip, [r8, r4]
   1b844:	mov	r7, #0
   1b848:	cmp	sl, r3
   1b84c:	strbhi	ip, [r8, r3]
   1b850:	add	r4, r4, #2
   1b854:	mov	r6, r7
   1b858:	b	1b7e8 <__snprintf_chk@plt+0xa3fc>
   1b85c:	cmp	r8, #1
   1b860:	beq	1b6d8 <__snprintf_chk@plt+0xa2ec>
   1b864:	add	r1, r4, #1
   1b868:	add	r3, sl, r8
   1b86c:	add	r1, sl, r1
   1b870:	add	r4, r3, r4
   1b874:	ldrb	r3, [r1], #1
   1b878:	sub	r3, r3, #91	; 0x5b
   1b87c:	cmp	r3, #33	; 0x21
   1b880:	ldrls	pc, [pc, r3, lsl #2]
   1b884:	b	1b910 <__snprintf_chk@plt+0xa524>
   1b888:	andeq	fp, r1, ip, lsl r9
   1b88c:	andeq	fp, r1, ip, lsl r9
   1b890:	andeq	fp, r1, r0, lsl r9
   1b894:	andeq	fp, r1, ip, lsl r9
   1b898:	andeq	fp, r1, r0, lsl r9
   1b89c:	andeq	fp, r1, ip, lsl r9
   1b8a0:	andeq	fp, r1, r0, lsl r9
   1b8a4:	andeq	fp, r1, r0, lsl r9
   1b8a8:	andeq	fp, r1, r0, lsl r9
   1b8ac:	andeq	fp, r1, r0, lsl r9
   1b8b0:	andeq	fp, r1, r0, lsl r9
   1b8b4:	andeq	fp, r1, r0, lsl r9
   1b8b8:	andeq	fp, r1, r0, lsl r9
   1b8bc:	andeq	fp, r1, r0, lsl r9
   1b8c0:	andeq	fp, r1, r0, lsl r9
   1b8c4:	andeq	fp, r1, r0, lsl r9
   1b8c8:	andeq	fp, r1, r0, lsl r9
   1b8cc:	andeq	fp, r1, r0, lsl r9
   1b8d0:	andeq	fp, r1, r0, lsl r9
   1b8d4:	andeq	fp, r1, r0, lsl r9
   1b8d8:	andeq	fp, r1, r0, lsl r9
   1b8dc:	andeq	fp, r1, r0, lsl r9
   1b8e0:	andeq	fp, r1, r0, lsl r9
   1b8e4:	andeq	fp, r1, r0, lsl r9
   1b8e8:	andeq	fp, r1, r0, lsl r9
   1b8ec:	andeq	fp, r1, r0, lsl r9
   1b8f0:	andeq	fp, r1, r0, lsl r9
   1b8f4:	andeq	fp, r1, r0, lsl r9
   1b8f8:	andeq	fp, r1, r0, lsl r9
   1b8fc:	andeq	fp, r1, r0, lsl r9
   1b900:	andeq	fp, r1, r0, lsl r9
   1b904:	andeq	fp, r1, r0, lsl r9
   1b908:	andeq	fp, r1, r0, lsl r9
   1b90c:	andeq	fp, r1, ip, lsl r9
   1b910:	cmp	r4, r1
   1b914:	bne	1b874 <__snprintf_chk@plt+0xa488>
   1b918:	b	1b6d8 <__snprintf_chk@plt+0xa2ec>
   1b91c:	ldr	fp, [sp, #84]	; 0x54
   1b920:	ldr	sl, [sp, #88]	; 0x58
   1b924:	mov	r8, #2
   1b928:	b	1ade4 <__snprintf_chk@plt+0x99f8>
   1b92c:	cmp	sl, r4
   1b930:	movls	r1, r4
   1b934:	bls	1af34 <__snprintf_chk@plt+0x9b48>
   1b938:	ldr	r3, [sp, #44]	; 0x2c
   1b93c:	b	1af24 <__snprintf_chk@plt+0x9b38>
   1b940:	str	sl, [sp, #72]	; 0x48
   1b944:	ldr	sl, [sp, #32]
   1b948:	b	1ad5c <__snprintf_chk@plt+0x9970>
   1b94c:	add	r9, r9, #1
   1b950:	b	1a650 <__snprintf_chk@plt+0x9264>
   1b954:	ldr	r2, [sp, #28]
   1b958:	mov	r6, #0
   1b95c:	b	1b728 <__snprintf_chk@plt+0xa33c>
   1b960:	str	fp, [sp, #160]	; 0xa0
   1b964:	str	r3, [sp, #28]
   1b968:	mov	fp, r8
   1b96c:	ldr	r8, [sp, #160]	; 0xa0
   1b970:	b	1ade4 <__snprintf_chk@plt+0x99f8>
   1b974:	str	r6, [sp, #44]	; 0x2c
   1b978:	ldr	r6, [sp, #48]	; 0x30
   1b97c:	b	1ad8c <__snprintf_chk@plt+0x99a0>
   1b980:	str	r6, [sp, #44]	; 0x2c
   1b984:	ldr	r6, [sp, #48]	; 0x30
   1b988:	b	1ab98 <__snprintf_chk@plt+0x97ac>
   1b98c:	add	r4, r4, #4
   1b990:	str	r3, [sp, #44]	; 0x2c
   1b994:	mov	r6, #0
   1b998:	mov	r5, #48	; 0x30
   1b99c:	b	1ab20 <__snprintf_chk@plt+0x9734>
   1b9a0:	mov	r7, r3
   1b9a4:	b	1b7e8 <__snprintf_chk@plt+0xa3fc>
   1b9a8:	ldr	r3, [pc, #-1624]	; 1b358 <__snprintf_chk@plt+0x9f6c>
   1b9ac:	mov	r4, #1
   1b9b0:	str	r4, [sp, #40]	; 0x28
   1b9b4:	str	r4, [sp, #28]
   1b9b8:	str	r4, [sp, #52]	; 0x34
   1b9bc:	str	sl, [sp, #72]	; 0x48
   1b9c0:	str	sl, [sp, #68]	; 0x44
   1b9c4:	str	sl, [sp, #44]	; 0x2c
   1b9c8:	str	sl, [sp, #32]
   1b9cc:	str	r3, [sp, #60]	; 0x3c
   1b9d0:	b	1a640 <__snprintf_chk@plt+0x9254>
   1b9d4:	mov	r3, r6
   1b9d8:	mov	r5, #48	; 0x30
   1b9dc:	mov	r6, #0
   1b9e0:	b	1ab20 <__snprintf_chk@plt+0x9734>
   1b9e4:	cmp	sl, r4
   1b9e8:	movhi	r3, #48	; 0x30
   1b9ec:	strbhi	r3, [r8, r4]
   1b9f0:	add	r3, r1, #2
   1b9f4:	cmp	sl, r3
   1b9f8:	movhi	r0, #48	; 0x30
   1b9fc:	strbhi	r0, [r8, r3]
   1ba00:	add	r4, r1, #3
   1ba04:	mov	r5, #48	; 0x30
   1ba08:	b	1af68 <__snprintf_chk@plt+0x9b7c>
   1ba0c:	str	fp, [sp, #160]	; 0xa0
   1ba10:	mov	fp, r8
   1ba14:	ldr	r8, [sp, #160]	; 0xa0
   1ba18:	b	1ade4 <__snprintf_chk@plt+0x99f8>
   1ba1c:	ldr	r2, [sp, #80]	; 0x50
   1ba20:	ldrb	r3, [r2]
   1ba24:	cmp	r3, #0
   1ba28:	beq	1a610 <__snprintf_chk@plt+0x9224>
   1ba2c:	cmp	sl, r4
   1ba30:	strbhi	r3, [fp, r4]
   1ba34:	ldrb	r3, [r2, #1]!
   1ba38:	add	r4, r4, #1
   1ba3c:	cmp	r3, #0
   1ba40:	bne	1ba2c <__snprintf_chk@plt+0xa640>
   1ba44:	b	1a610 <__snprintf_chk@plt+0x9224>
   1ba48:	str	fp, [sp, #160]	; 0xa0
   1ba4c:	mov	r3, #0
   1ba50:	mov	fp, r8
   1ba54:	ldr	r8, [sp, #160]	; 0xa0
   1ba58:	b	1ae78 <__snprintf_chk@plt+0x9a8c>
   1ba5c:	mov	ip, r5
   1ba60:	ldr	r7, [sp, #96]	; 0x60
   1ba64:	ldr	r5, [sp, #92]	; 0x5c
   1ba68:	ldr	r4, [sp, #100]	; 0x64
   1ba6c:	ldr	r8, [sp, #84]	; 0x54
   1ba70:	ldr	sl, [sp, #88]	; 0x58
   1ba74:	ldr	r2, [sp, #28]
   1ba78:	mov	r6, #0
   1ba7c:	b	1b720 <__snprintf_chk@plt+0xa334>
   1ba80:	ldr	r2, [sp, #36]	; 0x24
   1ba84:	ldrb	r1, [r2, r3]
   1ba88:	sub	r2, r1, #33	; 0x21
   1ba8c:	cmp	r2, #29
   1ba90:	ldrls	pc, [pc, r2, lsl #2]
   1ba94:	b	1bb70 <__snprintf_chk@plt+0xa784>
   1ba98:	andeq	fp, r1, r0, lsl fp
   1ba9c:	andeq	fp, r1, r0, ror fp
   1baa0:	andeq	fp, r1, r0, ror fp
   1baa4:	andeq	fp, r1, r0, ror fp
   1baa8:	andeq	fp, r1, r0, ror fp
   1baac:	andeq	fp, r1, r0, ror fp
   1bab0:	andeq	fp, r1, r0, lsl fp
   1bab4:	andeq	fp, r1, r0, lsl fp
   1bab8:	andeq	fp, r1, r0, lsl fp
   1babc:	andeq	fp, r1, r0, ror fp
   1bac0:	andeq	fp, r1, r0, ror fp
   1bac4:	andeq	fp, r1, r0, ror fp
   1bac8:	andeq	fp, r1, r0, lsl fp
   1bacc:	andeq	fp, r1, r0, ror fp
   1bad0:	andeq	fp, r1, r0, lsl fp
   1bad4:	andeq	fp, r1, r0, ror fp
   1bad8:	andeq	fp, r1, r0, ror fp
   1badc:	andeq	fp, r1, r0, ror fp
   1bae0:	andeq	fp, r1, r0, ror fp
   1bae4:	andeq	fp, r1, r0, ror fp
   1bae8:	andeq	fp, r1, r0, ror fp
   1baec:	andeq	fp, r1, r0, ror fp
   1baf0:	andeq	fp, r1, r0, ror fp
   1baf4:	andeq	fp, r1, r0, ror fp
   1baf8:	andeq	fp, r1, r0, ror fp
   1bafc:	andeq	fp, r1, r0, ror fp
   1bb00:	andeq	fp, r1, r0, ror fp
   1bb04:	andeq	fp, r1, r0, lsl fp
   1bb08:	andeq	fp, r1, r0, lsl fp
   1bb0c:	andeq	fp, r1, r0, lsl fp
   1bb10:	ldr	r2, [sp, #32]
   1bb14:	cmp	r2, #0
   1bb18:	bne	1bc1c <__snprintf_chk@plt+0xa830>
   1bb1c:	cmp	sl, r4
   1bb20:	movhi	r2, #63	; 0x3f
   1bb24:	strbhi	r2, [r8, r4]
   1bb28:	add	r2, r4, #1
   1bb2c:	cmp	sl, r2
   1bb30:	movhi	r0, #34	; 0x22
   1bb34:	strbhi	r0, [r8, r2]
   1bb38:	add	r2, r4, #2
   1bb3c:	cmp	sl, r2
   1bb40:	movhi	r0, #34	; 0x22
   1bb44:	strbhi	r0, [r8, r2]
   1bb48:	add	r2, r4, #3
   1bb4c:	cmp	sl, r2
   1bb50:	movhi	r0, #63	; 0x3f
   1bb54:	strbhi	r0, [r8, r2]
   1bb58:	mov	r2, #0
   1bb5c:	add	r4, r4, #4
   1bb60:	mov	r5, r1
   1bb64:	mov	r9, r3
   1bb68:	mov	r6, r2
   1bb6c:	b	1af68 <__snprintf_chk@plt+0x9b7c>
   1bb70:	mov	r2, #0
   1bb74:	mov	r6, r2
   1bb78:	b	1aad8 <__snprintf_chk@plt+0x96ec>
   1bb7c:	ldr	r0, [sp, #24]
   1bb80:	mov	r1, r4
   1bb84:	cmp	r1, r0
   1bb88:	mov	r2, r7
   1bb8c:	mov	r3, r5
   1bb90:	mov	ip, r5
   1bb94:	ldr	r7, [sp, #96]	; 0x60
   1bb98:	ldr	r5, [sp, #92]	; 0x5c
   1bb9c:	ldr	r4, [sp, #100]	; 0x64
   1bba0:	ldr	r8, [sp, #84]	; 0x54
   1bba4:	ldr	sl, [sp, #88]	; 0x58
   1bba8:	bcs	1bbdc <__snprintf_chk@plt+0xa7f0>
   1bbac:	ldrb	r6, [r2]
   1bbb0:	cmp	r6, #0
   1bbb4:	bne	1bbc8 <__snprintf_chk@plt+0xa7dc>
   1bbb8:	b	1bcf8 <__snprintf_chk@plt+0xa90c>
   1bbbc:	ldrb	r6, [r2, #1]!
   1bbc0:	cmp	r6, #0
   1bbc4:	beq	1bc80 <__snprintf_chk@plt+0xa894>
   1bbc8:	add	r3, r3, #1
   1bbcc:	add	r1, r9, r3
   1bbd0:	cmp	r1, r0
   1bbd4:	bcc	1bbbc <__snprintf_chk@plt+0xa7d0>
   1bbd8:	mov	ip, r3
   1bbdc:	ldr	r2, [sp, #28]
   1bbe0:	mov	r6, #0
   1bbe4:	b	1b720 <__snprintf_chk@plt+0xa334>
   1bbe8:	mov	r3, #1
   1bbec:	str	r3, [sp, #40]	; 0x28
   1bbf0:	str	r3, [sp, #32]
   1bbf4:	str	r3, [sp, #28]
   1bbf8:	str	r3, [sp, #52]	; 0x34
   1bbfc:	ldr	r3, [pc, #-2220]	; 1b358 <__snprintf_chk@plt+0x9f6c>
   1bc00:	mov	r2, #0
   1bc04:	str	r2, [sp, #68]	; 0x44
   1bc08:	str	r2, [sp, #44]	; 0x2c
   1bc0c:	str	r2, [sp, #72]	; 0x48
   1bc10:	mov	r4, r2
   1bc14:	str	r3, [sp, #60]	; 0x3c
   1bc18:	b	1a640 <__snprintf_chk@plt+0x9254>
   1bc1c:	str	fp, [sp, #160]	; 0xa0
   1bc20:	mov	fp, r8
   1bc24:	ldr	r8, [sp, #160]	; 0xa0
   1bc28:	b	1adf0 <__snprintf_chk@plt+0x9a04>
   1bc2c:	mov	r2, r3
   1bc30:	ldr	r3, [sp, #60]	; 0x3c
   1bc34:	cmp	r3, #0
   1bc38:	moveq	r2, #0
   1bc3c:	andne	r2, r2, #1
   1bc40:	cmp	r2, #0
   1bc44:	beq	1bc70 <__snprintf_chk@plt+0xa884>
   1bc48:	mov	r2, r3
   1bc4c:	ldrb	r3, [r3]
   1bc50:	cmp	r3, #0
   1bc54:	beq	1bc70 <__snprintf_chk@plt+0xa884>
   1bc58:	cmp	sl, r4
   1bc5c:	strbhi	r3, [fp, r4]
   1bc60:	ldrb	r3, [r2, #1]!
   1bc64:	add	r4, r4, #1
   1bc68:	cmp	r3, #0
   1bc6c:	bne	1bc58 <__snprintf_chk@plt+0xa86c>
   1bc70:	cmp	sl, r4
   1bc74:	movhi	r3, #0
   1bc78:	strbhi	r3, [fp, r4]
   1bc7c:	b	1ae30 <__snprintf_chk@plt+0x9a44>
   1bc80:	mov	ip, r3
   1bc84:	ldr	r2, [sp, #28]
   1bc88:	b	1b720 <__snprintf_chk@plt+0xa334>
   1bc8c:	str	fp, [sp, #160]	; 0xa0
   1bc90:	mov	fp, r8
   1bc94:	ldr	r8, [sp, #160]	; 0xa0
   1bc98:	sub	r3, r8, #2
   1bc9c:	clz	r3, r3
   1bca0:	lsr	r3, r3, #5
   1bca4:	str	r3, [sp, #28]
   1bca8:	b	1ade4 <__snprintf_chk@plt+0x99f8>
   1bcac:	ldr	r3, [sp, #76]	; 0x4c
   1bcb0:	mov	ip, #5
   1bcb4:	str	r3, [sp, #16]
   1bcb8:	ldr	r3, [sp, #80]	; 0x50
   1bcbc:	ldr	r2, [sp, #36]	; 0x24
   1bcc0:	str	r3, [sp, #12]
   1bcc4:	ldr	r3, [sp, #56]	; 0x38
   1bcc8:	ldr	r1, [sp, #72]	; 0x48
   1bccc:	str	r3, [sp, #8]
   1bcd0:	ldr	r3, [sp, #164]	; 0xa4
   1bcd4:	mov	r0, fp
   1bcd8:	str	r3, [sp, #4]
   1bcdc:	str	ip, [sp]
   1bce0:	ldr	r3, [sp, #24]
   1bce4:	bl	1a548 <__snprintf_chk@plt+0x915c>
   1bce8:	mov	r4, r0
   1bcec:	b	1ae30 <__snprintf_chk@plt+0x9a44>
   1bcf0:	mov	r8, #2
   1bcf4:	b	1ade4 <__snprintf_chk@plt+0x99f8>
   1bcf8:	ldr	r2, [sp, #28]
   1bcfc:	b	1b720 <__snprintf_chk@plt+0xa334>
   1bd00:	mov	r3, #0
   1bd04:	str	r3, [sp, #68]	; 0x44
   1bd08:	str	r3, [sp, #44]	; 0x2c
   1bd0c:	str	r3, [sp, #72]	; 0x48
   1bd10:	str	r3, [sp, #28]
   1bd14:	mov	r4, r3
   1bd18:	ldr	r3, [pc, #-2500]	; 1b35c <__snprintf_chk@plt+0x9f70>
   1bd1c:	mov	r2, #1
   1bd20:	str	r2, [sp, #40]	; 0x28
   1bd24:	str	r2, [sp, #32]
   1bd28:	str	r2, [sp, #52]	; 0x34
   1bd2c:	str	r3, [sp, #60]	; 0x3c
   1bd30:	b	1a640 <__snprintf_chk@plt+0x9254>
   1bd34:	bl	11158 <__stack_chk_fail@plt>
   1bd38:	mov	r5, r3
   1bd3c:	mov	r6, #0
   1bd40:	b	1ab34 <__snprintf_chk@plt+0x9748>
   1bd44:	mov	r3, #0
   1bd48:	mov	r2, #1
   1bd4c:	str	r3, [sp, #44]	; 0x2c
   1bd50:	str	r3, [sp, #72]	; 0x48
   1bd54:	str	r2, [sp, #40]	; 0x28
   1bd58:	b	1ac50 <__snprintf_chk@plt+0x9864>
   1bd5c:	bl	113e0 <abort@plt>
   1bd60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bd64:	sub	sp, sp, #44	; 0x2c
   1bd68:	mov	r6, r0
   1bd6c:	mov	r4, r3
   1bd70:	mov	sl, r1
   1bd74:	mov	fp, r2
   1bd78:	bl	112c0 <__errno_location@plt>
   1bd7c:	ldr	r7, [pc, #364]	; 1bef0 <__snprintf_chk@plt+0xab04>
   1bd80:	cmp	r6, #0
   1bd84:	ldr	r5, [r7]
   1bd88:	ldr	r3, [r0]
   1bd8c:	str	r3, [sp, #24]
   1bd90:	blt	1beec <__snprintf_chk@plt+0xab00>
   1bd94:	ldr	r3, [r7, #4]
   1bd98:	mov	r8, r0
   1bd9c:	cmp	r3, r6
   1bda0:	bgt	1bdec <__snprintf_chk@plt+0xaa00>
   1bda4:	cmn	r6, #-268435454	; 0xf0000002
   1bda8:	bgt	1bee8 <__snprintf_chk@plt+0xaafc>
   1bdac:	add	r9, r6, #1
   1bdb0:	add	r3, r7, #8
   1bdb4:	cmp	r5, r3
   1bdb8:	lsl	r1, r9, #3
   1bdbc:	beq	1bec8 <__snprintf_chk@plt+0xaadc>
   1bdc0:	mov	r0, r5
   1bdc4:	bl	1cbe8 <__snprintf_chk@plt+0xb7fc>
   1bdc8:	mov	r5, r0
   1bdcc:	str	r0, [r7]
   1bdd0:	ldr	r0, [r7, #4]
   1bdd4:	mov	r1, #0
   1bdd8:	sub	r2, r9, r0
   1bddc:	add	r0, r5, r0, lsl #3
   1bde0:	lsl	r2, r2, #3
   1bde4:	bl	112f0 <memset@plt>
   1bde8:	str	r9, [r7, #4]
   1bdec:	add	r3, r5, r6, lsl #3
   1bdf0:	ldr	r1, [r4, #4]
   1bdf4:	ldr	r7, [r3, #4]
   1bdf8:	ldr	r9, [r5, r6, lsl #3]
   1bdfc:	ldr	r2, [r4, #40]	; 0x28
   1be00:	ldr	ip, [r4, #44]	; 0x2c
   1be04:	str	r3, [sp, #28]
   1be08:	ldr	r3, [r4]
   1be0c:	orr	r1, r1, #1
   1be10:	add	lr, r4, #8
   1be14:	str	r1, [sp, #36]	; 0x24
   1be18:	str	r1, [sp, #4]
   1be1c:	str	r2, [sp, #12]
   1be20:	str	r3, [sp]
   1be24:	mov	r0, r7
   1be28:	mov	r1, r9
   1be2c:	str	ip, [sp, #16]
   1be30:	str	lr, [sp, #8]
   1be34:	mov	r3, fp
   1be38:	mov	r2, sl
   1be3c:	str	lr, [sp, #32]
   1be40:	bl	1a548 <__snprintf_chk@plt+0x915c>
   1be44:	cmp	r9, r0
   1be48:	bhi	1beb4 <__snprintf_chk@plt+0xaac8>
   1be4c:	ldr	r3, [pc, #160]	; 1bef4 <__snprintf_chk@plt+0xab08>
   1be50:	add	r9, r0, #1
   1be54:	cmp	r7, r3
   1be58:	str	r9, [r5, r6, lsl #3]
   1be5c:	beq	1be68 <__snprintf_chk@plt+0xaa7c>
   1be60:	mov	r0, r7
   1be64:	bl	110f8 <free@plt>
   1be68:	mov	r0, r9
   1be6c:	bl	1cb8c <__snprintf_chk@plt+0xb7a0>
   1be70:	ldr	lr, [sp, #28]
   1be74:	ldr	ip, [r4, #44]	; 0x2c
   1be78:	ldr	r5, [r4, #40]	; 0x28
   1be7c:	mov	r3, fp
   1be80:	mov	r2, sl
   1be84:	mov	r1, r9
   1be88:	str	r0, [lr, #4]
   1be8c:	ldr	lr, [r4]
   1be90:	ldr	r4, [sp, #32]
   1be94:	str	ip, [sp, #16]
   1be98:	str	r4, [sp, #8]
   1be9c:	ldr	r4, [sp, #36]	; 0x24
   1bea0:	str	r5, [sp, #12]
   1bea4:	str	r4, [sp, #4]
   1bea8:	str	lr, [sp]
   1beac:	mov	r7, r0
   1beb0:	bl	1a548 <__snprintf_chk@plt+0x915c>
   1beb4:	ldr	r3, [sp, #24]
   1beb8:	mov	r0, r7
   1bebc:	str	r3, [r8]
   1bec0:	add	sp, sp, #44	; 0x2c
   1bec4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bec8:	mov	r0, #0
   1becc:	bl	1cbe8 <__snprintf_chk@plt+0xb7fc>
   1bed0:	ldr	r3, [pc, #32]	; 1bef8 <__snprintf_chk@plt+0xab0c>
   1bed4:	mov	r5, r0
   1bed8:	ldm	r3, {r0, r1}
   1bedc:	str	r5, [r7]
   1bee0:	stm	r5, {r0, r1}
   1bee4:	b	1bdd0 <__snprintf_chk@plt+0xa9e4>
   1bee8:	bl	1cdd4 <__snprintf_chk@plt+0xb9e8>
   1beec:	bl	113e0 <abort@plt>
   1bef0:	andeq	r5, r3, r4, asr #2
   1bef4:	andeq	r5, r3, r0, asr #3
   1bef8:	andeq	r5, r3, ip, asr #2
   1befc:	push	{r4, r5, r6, lr}
   1bf00:	mov	r5, r0
   1bf04:	bl	112c0 <__errno_location@plt>
   1bf08:	cmp	r5, #0
   1bf0c:	mov	r1, #48	; 0x30
   1bf10:	mov	r4, r0
   1bf14:	ldr	r0, [pc, #16]	; 1bf2c <__snprintf_chk@plt+0xab40>
   1bf18:	ldr	r6, [r4]
   1bf1c:	movne	r0, r5
   1bf20:	bl	1cd94 <__snprintf_chk@plt+0xb9a8>
   1bf24:	str	r6, [r4]
   1bf28:	pop	{r4, r5, r6, pc}
   1bf2c:	andeq	r5, r3, r0, asr #5
   1bf30:	ldr	r3, [pc, #12]	; 1bf44 <__snprintf_chk@plt+0xab58>
   1bf34:	cmp	r0, #0
   1bf38:	moveq	r0, r3
   1bf3c:	ldr	r0, [r0]
   1bf40:	bx	lr
   1bf44:	andeq	r5, r3, r0, asr #5
   1bf48:	ldr	r3, [pc, #12]	; 1bf5c <__snprintf_chk@plt+0xab70>
   1bf4c:	cmp	r0, #0
   1bf50:	moveq	r0, r3
   1bf54:	str	r1, [r0]
   1bf58:	bx	lr
   1bf5c:	andeq	r5, r3, r0, asr #5
   1bf60:	ldr	r3, [pc, #52]	; 1bf9c <__snprintf_chk@plt+0xabb0>
   1bf64:	cmp	r0, #0
   1bf68:	moveq	r0, r3
   1bf6c:	add	r3, r0, #8
   1bf70:	push	{lr}		; (str lr, [sp, #-4]!)
   1bf74:	lsr	lr, r1, #5
   1bf78:	and	r1, r1, #31
   1bf7c:	ldr	ip, [r3, lr, lsl #2]
   1bf80:	lsr	r0, ip, r1
   1bf84:	eor	r2, r2, r0
   1bf88:	and	r2, r2, #1
   1bf8c:	and	r0, r0, #1
   1bf90:	eor	r1, ip, r2, lsl r1
   1bf94:	str	r1, [r3, lr, lsl #2]
   1bf98:	pop	{pc}		; (ldr pc, [sp], #4)
   1bf9c:	andeq	r5, r3, r0, asr #5
   1bfa0:	ldr	r3, [pc, #16]	; 1bfb8 <__snprintf_chk@plt+0xabcc>
   1bfa4:	cmp	r0, #0
   1bfa8:	movne	r3, r0
   1bfac:	ldr	r0, [r3, #4]
   1bfb0:	str	r1, [r3, #4]
   1bfb4:	bx	lr
   1bfb8:	andeq	r5, r3, r0, asr #5
   1bfbc:	ldr	r3, [pc, #44]	; 1bff0 <__snprintf_chk@plt+0xac04>
   1bfc0:	cmp	r0, #0
   1bfc4:	moveq	r0, r3
   1bfc8:	mov	ip, #10
   1bfcc:	cmp	r2, #0
   1bfd0:	cmpne	r1, #0
   1bfd4:	str	ip, [r0]
   1bfd8:	beq	1bfe8 <__snprintf_chk@plt+0xabfc>
   1bfdc:	str	r1, [r0, #40]	; 0x28
   1bfe0:	str	r2, [r0, #44]	; 0x2c
   1bfe4:	bx	lr
   1bfe8:	push	{r4, lr}
   1bfec:	bl	113e0 <abort@plt>
   1bff0:	andeq	r5, r3, r0, asr #5
   1bff4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bff8:	sub	sp, sp, #24
   1bffc:	ldr	ip, [pc, #108]	; 1c070 <__snprintf_chk@plt+0xac84>
   1c000:	ldr	r4, [sp, #56]	; 0x38
   1c004:	mov	r9, r2
   1c008:	cmp	r4, #0
   1c00c:	moveq	r4, ip
   1c010:	mov	sl, r3
   1c014:	mov	r7, r0
   1c018:	mov	r8, r1
   1c01c:	bl	112c0 <__errno_location@plt>
   1c020:	ldr	r3, [r4, #44]	; 0x2c
   1c024:	mov	r1, r8
   1c028:	ldr	r6, [r0]
   1c02c:	str	r3, [sp, #16]
   1c030:	ldr	r2, [r4, #40]	; 0x28
   1c034:	add	r3, r4, #8
   1c038:	str	r3, [sp, #8]
   1c03c:	str	r2, [sp, #12]
   1c040:	ldr	r2, [r4, #4]
   1c044:	mov	r5, r0
   1c048:	str	r2, [sp, #4]
   1c04c:	ldr	ip, [r4]
   1c050:	mov	r3, sl
   1c054:	mov	r2, r9
   1c058:	mov	r0, r7
   1c05c:	str	ip, [sp]
   1c060:	bl	1a548 <__snprintf_chk@plt+0x915c>
   1c064:	str	r6, [r5]
   1c068:	add	sp, sp, #24
   1c06c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c070:	andeq	r5, r3, r0, asr #5
   1c074:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c078:	cmp	r3, #0
   1c07c:	sub	sp, sp, #44	; 0x2c
   1c080:	ldr	r4, [pc, #192]	; 1c148 <__snprintf_chk@plt+0xad5c>
   1c084:	mov	r6, r2
   1c088:	movne	r4, r3
   1c08c:	mov	r9, r1
   1c090:	mov	r8, r0
   1c094:	bl	112c0 <__errno_location@plt>
   1c098:	ldr	r3, [r4, #44]	; 0x2c
   1c09c:	ldr	r5, [r4, #4]
   1c0a0:	add	sl, r4, #8
   1c0a4:	cmp	r6, #0
   1c0a8:	orreq	r5, r5, #1
   1c0ac:	mov	r1, #0
   1c0b0:	ldr	r2, [r0]
   1c0b4:	str	r3, [sp, #16]
   1c0b8:	ldr	r3, [r4, #40]	; 0x28
   1c0bc:	stmib	sp, {r5, sl}
   1c0c0:	str	r3, [sp, #12]
   1c0c4:	ldr	r3, [r4]
   1c0c8:	mov	r7, r0
   1c0cc:	str	r2, [sp, #28]
   1c0d0:	str	r3, [sp]
   1c0d4:	mov	r2, r8
   1c0d8:	mov	r3, r9
   1c0dc:	mov	r0, r1
   1c0e0:	bl	1a548 <__snprintf_chk@plt+0x915c>
   1c0e4:	add	r1, r0, #1
   1c0e8:	mov	fp, r0
   1c0ec:	mov	r0, r1
   1c0f0:	str	r1, [sp, #36]	; 0x24
   1c0f4:	bl	1cb8c <__snprintf_chk@plt+0xb7a0>
   1c0f8:	ldr	r3, [r4, #44]	; 0x2c
   1c0fc:	mov	r2, r8
   1c100:	str	r3, [sp, #16]
   1c104:	ldr	r3, [r4, #40]	; 0x28
   1c108:	str	r5, [sp, #4]
   1c10c:	str	r3, [sp, #12]
   1c110:	str	sl, [sp, #8]
   1c114:	ldr	ip, [r4]
   1c118:	ldr	r1, [sp, #36]	; 0x24
   1c11c:	mov	r3, r9
   1c120:	str	ip, [sp]
   1c124:	str	r0, [sp, #32]
   1c128:	bl	1a548 <__snprintf_chk@plt+0x915c>
   1c12c:	ldr	r2, [sp, #28]
   1c130:	cmp	r6, #0
   1c134:	str	r2, [r7]
   1c138:	ldr	r0, [sp, #32]
   1c13c:	strne	fp, [r6]
   1c140:	add	sp, sp, #44	; 0x2c
   1c144:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c148:	andeq	r5, r3, r0, asr #5
   1c14c:	mov	r3, r2
   1c150:	mov	r2, #0
   1c154:	b	1c074 <__snprintf_chk@plt+0xac88>
   1c158:	push	{r4, r5, r6, r7, r8, lr}
   1c15c:	ldr	r6, [pc, #112]	; 1c1d4 <__snprintf_chk@plt+0xade8>
   1c160:	ldr	r3, [r6, #4]
   1c164:	ldr	r7, [r6]
   1c168:	cmp	r3, #1
   1c16c:	ble	1c190 <__snprintf_chk@plt+0xada4>
   1c170:	sub	r5, r7, #8
   1c174:	add	r5, r5, r3, lsl #3
   1c178:	mov	r4, r7
   1c17c:	ldr	r0, [r4, #12]
   1c180:	add	r4, r4, #8
   1c184:	bl	110f8 <free@plt>
   1c188:	cmp	r4, r5
   1c18c:	bne	1c17c <__snprintf_chk@plt+0xad90>
   1c190:	ldr	r0, [r7, #4]
   1c194:	ldr	r4, [pc, #60]	; 1c1d8 <__snprintf_chk@plt+0xadec>
   1c198:	cmp	r0, r4
   1c19c:	beq	1c1b0 <__snprintf_chk@plt+0xadc4>
   1c1a0:	bl	110f8 <free@plt>
   1c1a4:	mov	r3, #256	; 0x100
   1c1a8:	str	r4, [r6, #12]
   1c1ac:	str	r3, [r6, #8]
   1c1b0:	ldr	r4, [pc, #36]	; 1c1dc <__snprintf_chk@plt+0xadf0>
   1c1b4:	cmp	r7, r4
   1c1b8:	beq	1c1c8 <__snprintf_chk@plt+0xaddc>
   1c1bc:	mov	r0, r7
   1c1c0:	bl	110f8 <free@plt>
   1c1c4:	str	r4, [r6]
   1c1c8:	mov	r3, #1
   1c1cc:	str	r3, [r6, #4]
   1c1d0:	pop	{r4, r5, r6, r7, r8, pc}
   1c1d4:	andeq	r5, r3, r4, asr #2
   1c1d8:	andeq	r5, r3, r0, asr #3
   1c1dc:	andeq	r5, r3, ip, asr #2
   1c1e0:	ldr	r3, [pc, #4]	; 1c1ec <__snprintf_chk@plt+0xae00>
   1c1e4:	mvn	r2, #0
   1c1e8:	b	1bd60 <__snprintf_chk@plt+0xa974>
   1c1ec:	andeq	r5, r3, r0, asr #5
   1c1f0:	ldr	r3, [pc]	; 1c1f8 <__snprintf_chk@plt+0xae0c>
   1c1f4:	b	1bd60 <__snprintf_chk@plt+0xa974>
   1c1f8:	andeq	r5, r3, r0, asr #5
   1c1fc:	mov	r1, r0
   1c200:	ldr	r3, [pc, #8]	; 1c210 <__snprintf_chk@plt+0xae24>
   1c204:	mvn	r2, #0
   1c208:	mov	r0, #0
   1c20c:	b	1bd60 <__snprintf_chk@plt+0xa974>
   1c210:	andeq	r5, r3, r0, asr #5
   1c214:	mov	r2, r1
   1c218:	ldr	r3, [pc, #8]	; 1c228 <__snprintf_chk@plt+0xae3c>
   1c21c:	mov	r1, r0
   1c220:	mov	r0, #0
   1c224:	b	1bd60 <__snprintf_chk@plt+0xa974>
   1c228:	andeq	r5, r3, r0, asr #5
   1c22c:	push	{r4, r5, r6, lr}
   1c230:	sub	sp, sp, #56	; 0x38
   1c234:	ldr	r4, [pc, #68]	; 1c280 <__snprintf_chk@plt+0xae94>
   1c238:	mov	r6, r2
   1c23c:	mov	r5, r0
   1c240:	ldr	r3, [r4]
   1c244:	add	r0, sp, #4
   1c248:	str	r3, [sp, #52]	; 0x34
   1c24c:	bl	1a3d8 <__snprintf_chk@plt+0x8fec>
   1c250:	add	r3, sp, #4
   1c254:	mvn	r2, #0
   1c258:	mov	r1, r6
   1c25c:	mov	r0, r5
   1c260:	bl	1bd60 <__snprintf_chk@plt+0xa974>
   1c264:	ldr	r2, [sp, #52]	; 0x34
   1c268:	ldr	r3, [r4]
   1c26c:	cmp	r2, r3
   1c270:	bne	1c27c <__snprintf_chk@plt+0xae90>
   1c274:	add	sp, sp, #56	; 0x38
   1c278:	pop	{r4, r5, r6, pc}
   1c27c:	bl	11158 <__stack_chk_fail@plt>
   1c280:	andeq	r4, r3, r8, lsl #30
   1c284:	push	{r4, r5, r6, r7, lr}
   1c288:	sub	sp, sp, #60	; 0x3c
   1c28c:	ldr	r4, [pc, #72]	; 1c2dc <__snprintf_chk@plt+0xaef0>
   1c290:	mov	r6, r2
   1c294:	mov	r7, r3
   1c298:	ldr	ip, [r4]
   1c29c:	mov	r5, r0
   1c2a0:	add	r0, sp, #4
   1c2a4:	str	ip, [sp, #52]	; 0x34
   1c2a8:	bl	1a3d8 <__snprintf_chk@plt+0x8fec>
   1c2ac:	add	r3, sp, #4
   1c2b0:	mov	r2, r7
   1c2b4:	mov	r1, r6
   1c2b8:	mov	r0, r5
   1c2bc:	bl	1bd60 <__snprintf_chk@plt+0xa974>
   1c2c0:	ldr	r2, [sp, #52]	; 0x34
   1c2c4:	ldr	r3, [r4]
   1c2c8:	cmp	r2, r3
   1c2cc:	bne	1c2d8 <__snprintf_chk@plt+0xaeec>
   1c2d0:	add	sp, sp, #60	; 0x3c
   1c2d4:	pop	{r4, r5, r6, r7, pc}
   1c2d8:	bl	11158 <__stack_chk_fail@plt>
   1c2dc:	andeq	r4, r3, r8, lsl #30
   1c2e0:	mov	r2, r1
   1c2e4:	mov	r1, r0
   1c2e8:	mov	r0, #0
   1c2ec:	b	1c22c <__snprintf_chk@plt+0xae40>
   1c2f0:	mov	r3, r2
   1c2f4:	mov	r2, r1
   1c2f8:	mov	r1, r0
   1c2fc:	mov	r0, #0
   1c300:	b	1c284 <__snprintf_chk@plt+0xae98>
   1c304:	push	{r4, r5, r6, r7, r8, r9, lr}
   1c308:	mov	r4, r2
   1c30c:	ldr	lr, [pc, #128]	; 1c394 <__snprintf_chk@plt+0xafa8>
   1c310:	mov	r8, r0
   1c314:	mov	r9, r1
   1c318:	ldm	lr!, {r0, r1, r2, r3}
   1c31c:	sub	sp, sp, #60	; 0x3c
   1c320:	add	ip, sp, #4
   1c324:	lsr	r6, r4, #5
   1c328:	stmia	ip!, {r0, r1, r2, r3}
   1c32c:	add	r7, sp, #12
   1c330:	ldm	lr!, {r0, r1, r2, r3}
   1c334:	and	r4, r4, #31
   1c338:	ldr	r5, [pc, #88]	; 1c398 <__snprintf_chk@plt+0xafac>
   1c33c:	stmia	ip!, {r0, r1, r2, r3}
   1c340:	ldm	lr, {r0, r1, r2, r3}
   1c344:	stm	ip, {r0, r1, r2, r3}
   1c348:	mov	r2, r9
   1c34c:	ldr	r3, [r7, r6, lsl #2]
   1c350:	ldr	ip, [r5]
   1c354:	mov	r1, r8
   1c358:	mvn	r0, r3, lsr r4
   1c35c:	and	r0, r0, #1
   1c360:	str	ip, [sp, #52]	; 0x34
   1c364:	eor	r4, r3, r0, lsl r4
   1c368:	add	r3, sp, #4
   1c36c:	mov	r0, #0
   1c370:	str	r4, [r7, r6, lsl #2]
   1c374:	bl	1bd60 <__snprintf_chk@plt+0xa974>
   1c378:	ldr	r2, [sp, #52]	; 0x34
   1c37c:	ldr	r3, [r5]
   1c380:	cmp	r2, r3
   1c384:	bne	1c390 <__snprintf_chk@plt+0xafa4>
   1c388:	add	sp, sp, #60	; 0x3c
   1c38c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1c390:	bl	11158 <__stack_chk_fail@plt>
   1c394:	andeq	r5, r3, r0, asr #5
   1c398:	andeq	r4, r3, r8, lsl #30
   1c39c:	mov	r2, r1
   1c3a0:	mvn	r1, #0
   1c3a4:	b	1c304 <__snprintf_chk@plt+0xaf18>
   1c3a8:	mov	r2, #58	; 0x3a
   1c3ac:	mvn	r1, #0
   1c3b0:	b	1c304 <__snprintf_chk@plt+0xaf18>
   1c3b4:	mov	r2, #58	; 0x3a
   1c3b8:	b	1c304 <__snprintf_chk@plt+0xaf18>
   1c3bc:	push	{r4, r5, r6, r7, r8, lr}
   1c3c0:	sub	sp, sp, #104	; 0x68
   1c3c4:	ldr	r5, [pc, #120]	; 1c444 <__snprintf_chk@plt+0xb058>
   1c3c8:	mov	r6, r0
   1c3cc:	mov	r0, sp
   1c3d0:	ldr	r3, [r5]
   1c3d4:	mov	r7, r2
   1c3d8:	str	r3, [sp, #100]	; 0x64
   1c3dc:	bl	1a3d8 <__snprintf_chk@plt+0x8fec>
   1c3e0:	mov	ip, sp
   1c3e4:	add	lr, sp, #52	; 0x34
   1c3e8:	ldm	ip!, {r0, r1, r2, r3}
   1c3ec:	stmia	lr!, {r0, r1, r2, r3}
   1c3f0:	ldm	ip!, {r0, r1, r2, r3}
   1c3f4:	ldr	r8, [sp, #64]	; 0x40
   1c3f8:	stmia	lr!, {r0, r1, r2, r3}
   1c3fc:	mvn	r4, r8
   1c400:	ldm	ip, {r0, r1, r2, r3}
   1c404:	and	ip, r4, #67108864	; 0x4000000
   1c408:	eor	ip, ip, r8
   1c40c:	str	ip, [sp, #64]	; 0x40
   1c410:	stm	lr, {r0, r1, r2, r3}
   1c414:	add	r3, sp, #52	; 0x34
   1c418:	mvn	r2, #0
   1c41c:	mov	r1, r7
   1c420:	mov	r0, r6
   1c424:	bl	1bd60 <__snprintf_chk@plt+0xa974>
   1c428:	ldr	r2, [sp, #100]	; 0x64
   1c42c:	ldr	r3, [r5]
   1c430:	cmp	r2, r3
   1c434:	bne	1c440 <__snprintf_chk@plt+0xb054>
   1c438:	add	sp, sp, #104	; 0x68
   1c43c:	pop	{r4, r5, r6, r7, r8, pc}
   1c440:	bl	11158 <__stack_chk_fail@plt>
   1c444:	andeq	r4, r3, r8, lsl #30
   1c448:	push	{r4, r5, r6, r7, r8, r9, lr}
   1c44c:	mov	r6, r1
   1c450:	ldr	lr, [pc, #132]	; 1c4dc <__snprintf_chk@plt+0xb0f0>
   1c454:	mov	r5, r2
   1c458:	mov	r8, r0
   1c45c:	mov	r9, r3
   1c460:	ldm	lr!, {r0, r1, r2, r3}
   1c464:	sub	sp, sp, #60	; 0x3c
   1c468:	add	ip, sp, #4
   1c46c:	ldr	r4, [pc, #108]	; 1c4e0 <__snprintf_chk@plt+0xb0f4>
   1c470:	stmia	ip!, {r0, r1, r2, r3}
   1c474:	mov	r7, #10
   1c478:	ldm	lr!, {r0, r1, r2, r3}
   1c47c:	cmp	r5, #0
   1c480:	cmpne	r6, #0
   1c484:	str	r7, [sp, #4]
   1c488:	stmia	ip!, {r0, r1, r2, r3}
   1c48c:	ldm	lr, {r0, r1, r2, r3}
   1c490:	ldr	lr, [r4]
   1c494:	stm	ip, {r0, r1, r2, r3}
   1c498:	str	lr, [sp, #52]	; 0x34
   1c49c:	beq	1c4d8 <__snprintf_chk@plt+0xb0ec>
   1c4a0:	add	r3, sp, #4
   1c4a4:	ldr	r2, [sp, #88]	; 0x58
   1c4a8:	mov	r1, r9
   1c4ac:	mov	r0, r8
   1c4b0:	str	r6, [sp, #44]	; 0x2c
   1c4b4:	str	r5, [sp, #48]	; 0x30
   1c4b8:	bl	1bd60 <__snprintf_chk@plt+0xa974>
   1c4bc:	ldr	r2, [sp, #52]	; 0x34
   1c4c0:	ldr	r3, [r4]
   1c4c4:	cmp	r2, r3
   1c4c8:	bne	1c4d4 <__snprintf_chk@plt+0xb0e8>
   1c4cc:	add	sp, sp, #60	; 0x3c
   1c4d0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1c4d4:	bl	11158 <__stack_chk_fail@plt>
   1c4d8:	bl	113e0 <abort@plt>
   1c4dc:	andeq	r5, r3, r0, asr #5
   1c4e0:	andeq	r4, r3, r8, lsl #30
   1c4e4:	push	{lr}		; (str lr, [sp, #-4]!)
   1c4e8:	sub	sp, sp, #12
   1c4ec:	mvn	ip, #0
   1c4f0:	str	ip, [sp]
   1c4f4:	bl	1c448 <__snprintf_chk@plt+0xb05c>
   1c4f8:	add	sp, sp, #12
   1c4fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1c500:	push	{lr}		; (str lr, [sp, #-4]!)
   1c504:	sub	sp, sp, #12
   1c508:	mvn	ip, #0
   1c50c:	mov	r3, r2
   1c510:	str	ip, [sp]
   1c514:	mov	r2, r1
   1c518:	mov	r1, r0
   1c51c:	mov	r0, #0
   1c520:	bl	1c448 <__snprintf_chk@plt+0xb05c>
   1c524:	add	sp, sp, #12
   1c528:	pop	{pc}		; (ldr pc, [sp], #4)
   1c52c:	push	{lr}		; (str lr, [sp, #-4]!)
   1c530:	sub	sp, sp, #12
   1c534:	str	r3, [sp]
   1c538:	mov	r3, r2
   1c53c:	mov	r2, r1
   1c540:	mov	r1, r0
   1c544:	mov	r0, #0
   1c548:	bl	1c448 <__snprintf_chk@plt+0xb05c>
   1c54c:	add	sp, sp, #12
   1c550:	pop	{pc}		; (ldr pc, [sp], #4)
   1c554:	ldr	r3, [pc]	; 1c55c <__snprintf_chk@plt+0xb170>
   1c558:	b	1bd60 <__snprintf_chk@plt+0xa974>
   1c55c:	andeq	r5, r3, r4, asr r1
   1c560:	mov	r2, r1
   1c564:	ldr	r3, [pc, #8]	; 1c574 <__snprintf_chk@plt+0xb188>
   1c568:	mov	r1, r0
   1c56c:	mov	r0, #0
   1c570:	b	1bd60 <__snprintf_chk@plt+0xa974>
   1c574:	andeq	r5, r3, r4, asr r1
   1c578:	ldr	r3, [pc, #4]	; 1c584 <__snprintf_chk@plt+0xb198>
   1c57c:	mvn	r2, #0
   1c580:	b	1bd60 <__snprintf_chk@plt+0xa974>
   1c584:	andeq	r5, r3, r4, asr r1
   1c588:	mov	r1, r0
   1c58c:	ldr	r3, [pc, #8]	; 1c59c <__snprintf_chk@plt+0xb1b0>
   1c590:	mvn	r2, #0
   1c594:	mov	r0, #0
   1c598:	b	1bd60 <__snprintf_chk@plt+0xa974>
   1c59c:	andeq	r5, r3, r4, asr r1
   1c5a0:	push	{r4, r5, r6, lr}
   1c5a4:	sub	sp, sp, #16
   1c5a8:	ldr	r4, [pc, #124]	; 1c62c <__snprintf_chk@plt+0xb240>
   1c5ac:	mov	r1, r0
   1c5b0:	mov	r5, r0
   1c5b4:	ldr	r3, [r4]
   1c5b8:	mov	r0, #0
   1c5bc:	str	r3, [sp, #12]
   1c5c0:	bl	112fc <clock_settime@plt>
   1c5c4:	subs	r6, r0, #0
   1c5c8:	beq	1c60c <__snprintf_chk@plt+0xb220>
   1c5cc:	bl	112c0 <__errno_location@plt>
   1c5d0:	ldr	r3, [r0]
   1c5d4:	cmp	r3, #1
   1c5d8:	beq	1c60c <__snprintf_chk@plt+0xb220>
   1c5dc:	ldr	r3, [r5, #4]
   1c5e0:	ldr	r0, [pc, #72]	; 1c630 <__snprintf_chk@plt+0xb244>
   1c5e4:	ldr	r1, [r5]
   1c5e8:	asr	r2, r3, #31
   1c5ec:	smull	r0, r3, r0, r3
   1c5f0:	str	r1, [sp, #4]
   1c5f4:	add	r0, sp, #4
   1c5f8:	rsb	r3, r2, r3, asr #6
   1c5fc:	mov	r1, #0
   1c600:	str	r3, [sp, #8]
   1c604:	bl	11218 <settimeofday@plt>
   1c608:	mov	r6, r0
   1c60c:	ldr	r2, [sp, #12]
   1c610:	ldr	r3, [r4]
   1c614:	mov	r0, r6
   1c618:	cmp	r2, r3
   1c61c:	bne	1c628 <__snprintf_chk@plt+0xb23c>
   1c620:	add	sp, sp, #16
   1c624:	pop	{r4, r5, r6, pc}
   1c628:	bl	11158 <__stack_chk_fail@plt>
   1c62c:	andeq	r4, r3, r8, lsl #30
   1c630:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   1c634:	push	{r4, r5, r6, lr}
   1c638:	sub	sp, sp, #32
   1c63c:	cmp	r1, #0
   1c640:	mov	r5, r0
   1c644:	ldr	r4, [sp, #48]	; 0x30
   1c648:	ldr	r6, [sp, #52]	; 0x34
   1c64c:	beq	1c6dc <__snprintf_chk@plt+0xb2f0>
   1c650:	strd	r2, [sp]
   1c654:	mov	r3, r1
   1c658:	ldr	r2, [pc, #828]	; 1c99c <__snprintf_chk@plt+0xb5b0>
   1c65c:	mov	r1, #1
   1c660:	bl	11320 <__fprintf_chk@plt>
   1c664:	mov	r2, #5
   1c668:	ldr	r1, [pc, #816]	; 1c9a0 <__snprintf_chk@plt+0xb5b4>
   1c66c:	mov	r0, #0
   1c670:	bl	1114c <dcgettext@plt>
   1c674:	ldr	r3, [pc, #808]	; 1c9a4 <__snprintf_chk@plt+0xb5b8>
   1c678:	ldr	r2, [pc, #808]	; 1c9a8 <__snprintf_chk@plt+0xb5bc>
   1c67c:	str	r3, [sp]
   1c680:	mov	r1, #1
   1c684:	mov	r3, r0
   1c688:	mov	r0, r5
   1c68c:	bl	11320 <__fprintf_chk@plt>
   1c690:	ldr	r1, [pc, #788]	; 1c9ac <__snprintf_chk@plt+0xb5c0>
   1c694:	mov	r2, #5
   1c698:	mov	r0, #0
   1c69c:	bl	1114c <dcgettext@plt>
   1c6a0:	mov	r1, r5
   1c6a4:	bl	110a4 <fputs_unlocked@plt>
   1c6a8:	cmp	r6, #9
   1c6ac:	ldrls	pc, [pc, r6, lsl #2]
   1c6b0:	b	1c98c <__snprintf_chk@plt+0xb5a0>
   1c6b4:	muleq	r1, r8, r9
   1c6b8:	andeq	ip, r1, r0, ror #14
   1c6bc:	andeq	ip, r1, ip, lsl #15
   1c6c0:	andeq	ip, r1, r0, asr #15
   1c6c4:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1c6c8:	andeq	ip, r1, ip, lsr r8
   1c6cc:	andeq	ip, r1, r4, lsl #17
   1c6d0:	ldrdeq	ip, [r1], -r4
   1c6d4:	andeq	ip, r1, ip, lsr #18
   1c6d8:	strdeq	ip, [r1], -r4
   1c6dc:	str	r3, [sp]
   1c6e0:	mov	r1, #1
   1c6e4:	mov	r3, r2
   1c6e8:	ldr	r2, [pc, #704]	; 1c9b0 <__snprintf_chk@plt+0xb5c4>
   1c6ec:	bl	11320 <__fprintf_chk@plt>
   1c6f0:	b	1c664 <__snprintf_chk@plt+0xb278>
   1c6f4:	ldr	r1, [pc, #696]	; 1c9b4 <__snprintf_chk@plt+0xb5c8>
   1c6f8:	mov	r2, #5
   1c6fc:	mov	r0, #0
   1c700:	bl	1114c <dcgettext@plt>
   1c704:	ldr	r2, [r4, #32]
   1c708:	ldr	r3, [r4, #28]
   1c70c:	ldr	r1, [r4, #24]
   1c710:	str	r2, [sp, #28]
   1c714:	ldr	r2, [r4, #20]
   1c718:	str	r3, [sp, #24]
   1c71c:	ldr	r3, [r4, #16]
   1c720:	str	r1, [sp, #20]
   1c724:	ldr	r1, [r4, #12]
   1c728:	str	r2, [sp, #16]
   1c72c:	ldr	r2, [r4, #8]
   1c730:	str	r3, [sp, #12]
   1c734:	ldr	r3, [r4, #4]
   1c738:	str	r1, [sp, #8]
   1c73c:	str	r2, [sp, #4]
   1c740:	str	r3, [sp]
   1c744:	mov	r1, #1
   1c748:	ldr	r3, [r4]
   1c74c:	mov	r2, r0
   1c750:	mov	r0, r5
   1c754:	bl	11320 <__fprintf_chk@plt>
   1c758:	add	sp, sp, #32
   1c75c:	pop	{r4, r5, r6, pc}
   1c760:	mov	r2, #5
   1c764:	ldr	r1, [pc, #588]	; 1c9b8 <__snprintf_chk@plt+0xb5cc>
   1c768:	mov	r0, #0
   1c76c:	bl	1114c <dcgettext@plt>
   1c770:	ldr	r3, [r4]
   1c774:	mov	r1, #1
   1c778:	mov	r2, r0
   1c77c:	mov	r0, r5
   1c780:	add	sp, sp, #32
   1c784:	pop	{r4, r5, r6, lr}
   1c788:	b	11320 <__fprintf_chk@plt>
   1c78c:	mov	r2, #5
   1c790:	ldr	r1, [pc, #548]	; 1c9bc <__snprintf_chk@plt+0xb5d0>
   1c794:	mov	r0, #0
   1c798:	bl	1114c <dcgettext@plt>
   1c79c:	ldr	r2, [r4, #4]
   1c7a0:	ldr	r3, [r4]
   1c7a4:	mov	r1, #1
   1c7a8:	str	r2, [sp, #48]	; 0x30
   1c7ac:	mov	r2, r0
   1c7b0:	mov	r0, r5
   1c7b4:	add	sp, sp, #32
   1c7b8:	pop	{r4, r5, r6, lr}
   1c7bc:	b	11320 <__fprintf_chk@plt>
   1c7c0:	mov	r2, #5
   1c7c4:	ldr	r1, [pc, #500]	; 1c9c0 <__snprintf_chk@plt+0xb5d4>
   1c7c8:	mov	r0, #0
   1c7cc:	bl	1114c <dcgettext@plt>
   1c7d0:	ldr	r2, [r4, #8]
   1c7d4:	ldr	r3, [r4, #4]
   1c7d8:	mov	r1, #1
   1c7dc:	str	r2, [sp, #52]	; 0x34
   1c7e0:	str	r3, [sp, #48]	; 0x30
   1c7e4:	ldr	r3, [r4]
   1c7e8:	mov	r2, r0
   1c7ec:	mov	r0, r5
   1c7f0:	add	sp, sp, #32
   1c7f4:	pop	{r4, r5, r6, lr}
   1c7f8:	b	11320 <__fprintf_chk@plt>
   1c7fc:	mov	r2, #5
   1c800:	ldr	r1, [pc, #444]	; 1c9c4 <__snprintf_chk@plt+0xb5d8>
   1c804:	mov	r0, #0
   1c808:	bl	1114c <dcgettext@plt>
   1c80c:	ldr	r1, [r4, #12]
   1c810:	ldr	r2, [r4, #8]
   1c814:	ldr	r3, [r4, #4]
   1c818:	str	r1, [sp, #8]
   1c81c:	str	r2, [sp, #4]
   1c820:	str	r3, [sp]
   1c824:	mov	r1, #1
   1c828:	ldr	r3, [r4]
   1c82c:	mov	r2, r0
   1c830:	mov	r0, r5
   1c834:	bl	11320 <__fprintf_chk@plt>
   1c838:	b	1c758 <__snprintf_chk@plt+0xb36c>
   1c83c:	mov	r2, #5
   1c840:	ldr	r1, [pc, #384]	; 1c9c8 <__snprintf_chk@plt+0xb5dc>
   1c844:	mov	r0, #0
   1c848:	bl	1114c <dcgettext@plt>
   1c84c:	ldr	r3, [r4, #16]
   1c850:	ldr	r1, [r4, #12]
   1c854:	ldr	r2, [r4, #8]
   1c858:	str	r3, [sp, #12]
   1c85c:	ldr	r3, [r4, #4]
   1c860:	str	r1, [sp, #8]
   1c864:	str	r2, [sp, #4]
   1c868:	str	r3, [sp]
   1c86c:	mov	r1, #1
   1c870:	ldr	r3, [r4]
   1c874:	mov	r2, r0
   1c878:	mov	r0, r5
   1c87c:	bl	11320 <__fprintf_chk@plt>
   1c880:	b	1c758 <__snprintf_chk@plt+0xb36c>
   1c884:	mov	r2, #5
   1c888:	ldr	r1, [pc, #316]	; 1c9cc <__snprintf_chk@plt+0xb5e0>
   1c88c:	mov	r0, #0
   1c890:	bl	1114c <dcgettext@plt>
   1c894:	ldr	r2, [r4, #20]
   1c898:	ldr	r3, [r4, #16]
   1c89c:	ldr	r1, [r4, #12]
   1c8a0:	str	r2, [sp, #16]
   1c8a4:	ldr	r2, [r4, #8]
   1c8a8:	str	r3, [sp, #12]
   1c8ac:	ldr	r3, [r4, #4]
   1c8b0:	str	r1, [sp, #8]
   1c8b4:	str	r2, [sp, #4]
   1c8b8:	str	r3, [sp]
   1c8bc:	mov	r1, #1
   1c8c0:	ldr	r3, [r4]
   1c8c4:	mov	r2, r0
   1c8c8:	mov	r0, r5
   1c8cc:	bl	11320 <__fprintf_chk@plt>
   1c8d0:	b	1c758 <__snprintf_chk@plt+0xb36c>
   1c8d4:	mov	r2, #5
   1c8d8:	ldr	r1, [pc, #240]	; 1c9d0 <__snprintf_chk@plt+0xb5e4>
   1c8dc:	mov	r0, #0
   1c8e0:	bl	1114c <dcgettext@plt>
   1c8e4:	ldr	r1, [r4, #24]
   1c8e8:	ldr	r2, [r4, #20]
   1c8ec:	ldr	r3, [r4, #16]
   1c8f0:	str	r1, [sp, #20]
   1c8f4:	ldr	r1, [r4, #12]
   1c8f8:	str	r2, [sp, #16]
   1c8fc:	ldr	r2, [r4, #8]
   1c900:	str	r3, [sp, #12]
   1c904:	ldr	r3, [r4, #4]
   1c908:	str	r1, [sp, #8]
   1c90c:	str	r2, [sp, #4]
   1c910:	str	r3, [sp]
   1c914:	mov	r1, #1
   1c918:	ldr	r3, [r4]
   1c91c:	mov	r2, r0
   1c920:	mov	r0, r5
   1c924:	bl	11320 <__fprintf_chk@plt>
   1c928:	b	1c758 <__snprintf_chk@plt+0xb36c>
   1c92c:	mov	r2, #5
   1c930:	ldr	r1, [pc, #156]	; 1c9d4 <__snprintf_chk@plt+0xb5e8>
   1c934:	mov	r0, #0
   1c938:	bl	1114c <dcgettext@plt>
   1c93c:	ldr	r3, [r4, #28]
   1c940:	ldr	r1, [r4, #24]
   1c944:	ldr	r2, [r4, #20]
   1c948:	str	r3, [sp, #24]
   1c94c:	ldr	r3, [r4, #16]
   1c950:	str	r1, [sp, #20]
   1c954:	ldr	r1, [r4, #12]
   1c958:	str	r2, [sp, #16]
   1c95c:	ldr	r2, [r4, #8]
   1c960:	str	r3, [sp, #12]
   1c964:	ldr	r3, [r4, #4]
   1c968:	str	r1, [sp, #8]
   1c96c:	str	r2, [sp, #4]
   1c970:	str	r3, [sp]
   1c974:	mov	r1, #1
   1c978:	ldr	r3, [r4]
   1c97c:	mov	r2, r0
   1c980:	mov	r0, r5
   1c984:	bl	11320 <__fprintf_chk@plt>
   1c988:	b	1c758 <__snprintf_chk@plt+0xb36c>
   1c98c:	mov	r2, #5
   1c990:	ldr	r1, [pc, #64]	; 1c9d8 <__snprintf_chk@plt+0xb5ec>
   1c994:	b	1c6fc <__snprintf_chk@plt+0xb310>
   1c998:	bl	113e0 <abort@plt>
   1c99c:	andeq	r4, r2, r8, lsl #13
   1c9a0:	muleq	r2, ip, r6
   1c9a4:	andeq	r0, r0, r2, ror #15
   1c9a8:	andeq	r4, r2, r0, ror r9
   1c9ac:	andeq	r4, r2, r0, lsr #13
   1c9b0:	muleq	r2, r4, r6
   1c9b4:	andeq	r4, r2, r8, ror r8
   1c9b8:	andeq	r4, r2, ip, ror #14
   1c9bc:	andeq	r4, r2, ip, ror r7
   1c9c0:	muleq	r2, r4, r7
   1c9c4:			; <UNDEFINED> instruction: 0x000247b0
   1c9c8:	ldrdeq	r4, [r2], -r0
   1c9cc:	strdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   1c9d0:	andeq	r4, r2, ip, lsl r8
   1c9d4:	andeq	r4, r2, r8, asr #16
   1c9d8:	andeq	r4, r2, ip, lsr #17
   1c9dc:	push	{r4, r5, lr}
   1c9e0:	sub	sp, sp, #12
   1c9e4:	ldr	r5, [sp, #24]
   1c9e8:	ldr	ip, [r5]
   1c9ec:	cmp	ip, #0
   1c9f0:	beq	1ca0c <__snprintf_chk@plt+0xb620>
   1c9f4:	mov	lr, r5
   1c9f8:	mov	ip, #0
   1c9fc:	ldr	r4, [lr, #4]!
   1ca00:	add	ip, ip, #1
   1ca04:	cmp	r4, #0
   1ca08:	bne	1c9fc <__snprintf_chk@plt+0xb610>
   1ca0c:	stm	sp, {r5, ip}
   1ca10:	bl	1c634 <__snprintf_chk@plt+0xb248>
   1ca14:	add	sp, sp, #12
   1ca18:	pop	{r4, r5, pc}
   1ca1c:	push	{r4, r5, r6, lr}
   1ca20:	sub	sp, sp, #56	; 0x38
   1ca24:	ldr	r6, [pc, #88]	; 1ca84 <__snprintf_chk@plt+0xb698>
   1ca28:	ldr	r5, [sp, #72]	; 0x48
   1ca2c:	add	r4, sp, #8
   1ca30:	ldr	ip, [r6]
   1ca34:	str	ip, [sp, #52]	; 0x34
   1ca38:	mov	ip, #0
   1ca3c:	ldr	lr, [r5], #4
   1ca40:	cmp	lr, #0
   1ca44:	str	lr, [r4, #4]!
   1ca48:	beq	1ca58 <__snprintf_chk@plt+0xb66c>
   1ca4c:	add	ip, ip, #1
   1ca50:	cmp	ip, #10
   1ca54:	bne	1ca3c <__snprintf_chk@plt+0xb650>
   1ca58:	add	lr, sp, #12
   1ca5c:	str	ip, [sp, #4]
   1ca60:	str	lr, [sp]
   1ca64:	bl	1c634 <__snprintf_chk@plt+0xb248>
   1ca68:	ldr	r2, [sp, #52]	; 0x34
   1ca6c:	ldr	r3, [r6]
   1ca70:	cmp	r2, r3
   1ca74:	bne	1ca80 <__snprintf_chk@plt+0xb694>
   1ca78:	add	sp, sp, #56	; 0x38
   1ca7c:	pop	{r4, r5, r6, pc}
   1ca80:	bl	11158 <__stack_chk_fail@plt>
   1ca84:	andeq	r4, r3, r8, lsl #30
   1ca88:	push	{r3}		; (str r3, [sp, #-4]!)
   1ca8c:	mov	ip, #0
   1ca90:	push	{r4, r5, r6, lr}
   1ca94:	sub	sp, sp, #60	; 0x3c
   1ca98:	ldr	r6, [pc, #100]	; 1cb04 <__snprintf_chk@plt+0xb718>
   1ca9c:	add	r5, sp, #8
   1caa0:	add	r4, sp, #80	; 0x50
   1caa4:	ldr	r3, [r6]
   1caa8:	str	r4, [sp, #8]
   1caac:	str	r3, [sp, #52]	; 0x34
   1cab0:	ldr	r3, [sp, #76]	; 0x4c
   1cab4:	ldr	lr, [r4], #4
   1cab8:	cmp	lr, #0
   1cabc:	str	lr, [r5, #4]!
   1cac0:	beq	1cad0 <__snprintf_chk@plt+0xb6e4>
   1cac4:	add	ip, ip, #1
   1cac8:	cmp	ip, #10
   1cacc:	bne	1cab4 <__snprintf_chk@plt+0xb6c8>
   1cad0:	add	lr, sp, #12
   1cad4:	str	ip, [sp, #4]
   1cad8:	str	lr, [sp]
   1cadc:	bl	1c634 <__snprintf_chk@plt+0xb248>
   1cae0:	ldr	r2, [sp, #52]	; 0x34
   1cae4:	ldr	r3, [r6]
   1cae8:	cmp	r2, r3
   1caec:	bne	1cb00 <__snprintf_chk@plt+0xb714>
   1caf0:	add	sp, sp, #60	; 0x3c
   1caf4:	pop	{r4, r5, r6, lr}
   1caf8:	add	sp, sp, #4
   1cafc:	bx	lr
   1cb00:	bl	11158 <__stack_chk_fail@plt>
   1cb04:	andeq	r4, r3, r8, lsl #30
   1cb08:	push	{r4, lr}
   1cb0c:	mov	r2, #5
   1cb10:	ldr	r1, [pc, #88]	; 1cb70 <__snprintf_chk@plt+0xb784>
   1cb14:	mov	r0, #0
   1cb18:	bl	1114c <dcgettext@plt>
   1cb1c:	ldr	r2, [pc, #80]	; 1cb74 <__snprintf_chk@plt+0xb788>
   1cb20:	mov	r1, r0
   1cb24:	mov	r0, #1
   1cb28:	bl	11308 <__printf_chk@plt>
   1cb2c:	mov	r2, #5
   1cb30:	ldr	r1, [pc, #64]	; 1cb78 <__snprintf_chk@plt+0xb78c>
   1cb34:	mov	r0, #0
   1cb38:	bl	1114c <dcgettext@plt>
   1cb3c:	ldr	r3, [pc, #56]	; 1cb7c <__snprintf_chk@plt+0xb790>
   1cb40:	ldr	r2, [pc, #56]	; 1cb80 <__snprintf_chk@plt+0xb794>
   1cb44:	mov	r1, r0
   1cb48:	mov	r0, #1
   1cb4c:	bl	11308 <__printf_chk@plt>
   1cb50:	ldr	r1, [pc, #44]	; 1cb84 <__snprintf_chk@plt+0xb798>
   1cb54:	mov	r2, #5
   1cb58:	mov	r0, #0
   1cb5c:	bl	1114c <dcgettext@plt>
   1cb60:	ldr	r3, [pc, #32]	; 1cb88 <__snprintf_chk@plt+0xb79c>
   1cb64:	pop	{r4, lr}
   1cb68:	ldr	r1, [r3]
   1cb6c:	b	110a4 <fputs_unlocked@plt>
   1cb70:	andeq	r4, r2, r8, ror #17
   1cb74:	andeq	r4, r2, r0, lsl #18
   1cb78:	andeq	r4, r2, r8, lsl r9
   1cb7c:	andeq	r2, r2, r8, ror #13
   1cb80:	andeq	r2, r2, r0, lsl r7
   1cb84:	andeq	r4, r2, ip, lsr #18
   1cb88:	andeq	r5, r3, r4, lsr #3
   1cb8c:	push	{r4, lr}
   1cb90:	mov	r4, r0
   1cb94:	bl	1120c <malloc@plt>
   1cb98:	adds	r4, r4, #0
   1cb9c:	movne	r4, #1
   1cba0:	cmp	r0, #0
   1cba4:	movne	r4, #0
   1cba8:	cmp	r4, #0
   1cbac:	popeq	{r4, pc}
   1cbb0:	bl	1cdd4 <__snprintf_chk@plt+0xb9e8>
   1cbb4:	push	{r4, r5, r6, lr}
   1cbb8:	umull	r4, r5, r0, r1
   1cbbc:	adds	r3, r5, #0
   1cbc0:	movne	r3, #1
   1cbc4:	cmp	r4, #0
   1cbc8:	blt	1cbe0 <__snprintf_chk@plt+0xb7f4>
   1cbcc:	cmp	r3, #0
   1cbd0:	bne	1cbe0 <__snprintf_chk@plt+0xb7f4>
   1cbd4:	mul	r0, r1, r0
   1cbd8:	pop	{r4, r5, r6, lr}
   1cbdc:	b	1cb8c <__snprintf_chk@plt+0xb7a0>
   1cbe0:	bl	1cdd4 <__snprintf_chk@plt+0xb9e8>
   1cbe4:	b	1cb8c <__snprintf_chk@plt+0xb7a0>
   1cbe8:	adds	r3, r0, #0
   1cbec:	movne	r3, #1
   1cbf0:	cmp	r1, #0
   1cbf4:	movne	r3, #0
   1cbf8:	cmp	r3, #0
   1cbfc:	push	{r4, lr}
   1cc00:	bne	1cc28 <__snprintf_chk@plt+0xb83c>
   1cc04:	mov	r4, r1
   1cc08:	bl	11164 <realloc@plt>
   1cc0c:	adds	r4, r4, #0
   1cc10:	movne	r4, #1
   1cc14:	cmp	r0, #0
   1cc18:	movne	r4, #0
   1cc1c:	cmp	r4, #0
   1cc20:	popeq	{r4, pc}
   1cc24:	bl	1cdd4 <__snprintf_chk@plt+0xb9e8>
   1cc28:	bl	110f8 <free@plt>
   1cc2c:	mov	r0, #0
   1cc30:	pop	{r4, pc}
   1cc34:	push	{r4, r5, r6, lr}
   1cc38:	umull	r4, r5, r1, r2
   1cc3c:	adds	r3, r5, #0
   1cc40:	movne	r3, #1
   1cc44:	cmp	r4, #0
   1cc48:	blt	1cc60 <__snprintf_chk@plt+0xb874>
   1cc4c:	cmp	r3, #0
   1cc50:	bne	1cc60 <__snprintf_chk@plt+0xb874>
   1cc54:	mul	r1, r2, r1
   1cc58:	pop	{r4, r5, r6, lr}
   1cc5c:	b	1cbe8 <__snprintf_chk@plt+0xb7fc>
   1cc60:	bl	1cdd4 <__snprintf_chk@plt+0xb9e8>
   1cc64:	push	{r4, r5, r6, r7, r8, lr}
   1cc68:	subs	r7, r0, #0
   1cc6c:	mov	r6, r1
   1cc70:	mov	r5, r2
   1cc74:	ldr	r4, [r1]
   1cc78:	beq	1ccac <__snprintf_chk@plt+0xb8c0>
   1cc7c:	mov	r1, r2
   1cc80:	ldr	r0, [pc, #104]	; 1ccf0 <__snprintf_chk@plt+0xb904>
   1cc84:	bl	20b44 <__snprintf_chk@plt+0xf758>
   1cc88:	cmp	r0, r4
   1cc8c:	bls	1ccd0 <__snprintf_chk@plt+0xb8e4>
   1cc90:	add	r3, r4, #1
   1cc94:	add	r4, r3, r4, lsr #1
   1cc98:	str	r4, [r6]
   1cc9c:	mul	r1, r5, r4
   1cca0:	mov	r0, r7
   1cca4:	pop	{r4, r5, r6, r7, r8, lr}
   1cca8:	b	1cbe8 <__snprintf_chk@plt+0xb7fc>
   1ccac:	cmp	r4, #0
   1ccb0:	beq	1ccd4 <__snprintf_chk@plt+0xb8e8>
   1ccb4:	umull	r0, r1, r4, r5
   1ccb8:	adds	r3, r1, #0
   1ccbc:	movne	r3, #1
   1ccc0:	cmp	r0, #0
   1ccc4:	blt	1ccd0 <__snprintf_chk@plt+0xb8e4>
   1ccc8:	cmp	r3, #0
   1cccc:	beq	1cc98 <__snprintf_chk@plt+0xb8ac>
   1ccd0:	bl	1cdd4 <__snprintf_chk@plt+0xb9e8>
   1ccd4:	mov	r1, r2
   1ccd8:	mov	r0, #64	; 0x40
   1ccdc:	bl	20b44 <__snprintf_chk@plt+0xf758>
   1cce0:	cmp	r5, #64	; 0x40
   1cce4:	movls	r4, r0
   1cce8:	addhi	r4, r0, #1
   1ccec:	b	1ccb4 <__snprintf_chk@plt+0xb8c8>
   1ccf0:	ldrbpl	r5, [r5, #-1364]	; 0xfffffaac
   1ccf4:	cmp	r0, #0
   1ccf8:	ldr	r3, [r1]
   1ccfc:	beq	1cd20 <__snprintf_chk@plt+0xb934>
   1cd00:	ldr	r2, [pc, #60]	; 1cd44 <__snprintf_chk@plt+0xb958>
   1cd04:	cmp	r3, r2
   1cd08:	bhi	1cd3c <__snprintf_chk@plt+0xb950>
   1cd0c:	add	r2, r3, #1
   1cd10:	add	r3, r2, r3, lsr #1
   1cd14:	str	r3, [r1]
   1cd18:	mov	r1, r3
   1cd1c:	b	1cbe8 <__snprintf_chk@plt+0xb7fc>
   1cd20:	cmp	r3, #0
   1cd24:	bne	1cd38 <__snprintf_chk@plt+0xb94c>
   1cd28:	mov	r3, #64	; 0x40
   1cd2c:	str	r3, [r1]
   1cd30:	mov	r1, r3
   1cd34:	b	1cbe8 <__snprintf_chk@plt+0xb7fc>
   1cd38:	bge	1cd14 <__snprintf_chk@plt+0xb928>
   1cd3c:	push	{r4, lr}
   1cd40:	bl	1cdd4 <__snprintf_chk@plt+0xb9e8>
   1cd44:	ldrbpl	r5, [r5, #-1363]	; 0xfffffaad
   1cd48:	push	{r4, lr}
   1cd4c:	mov	r4, r0
   1cd50:	bl	1cb8c <__snprintf_chk@plt+0xb7a0>
   1cd54:	mov	r2, r4
   1cd58:	mov	r1, #0
   1cd5c:	pop	{r4, lr}
   1cd60:	b	112f0 <memset@plt>
   1cd64:	push	{r4, r5, r6, lr}
   1cd68:	umull	r4, r5, r0, r1
   1cd6c:	adds	r3, r5, #0
   1cd70:	movne	r3, #1
   1cd74:	cmp	r4, #0
   1cd78:	blt	1cd90 <__snprintf_chk@plt+0xb9a4>
   1cd7c:	cmp	r3, #0
   1cd80:	bne	1cd90 <__snprintf_chk@plt+0xb9a4>
   1cd84:	bl	11098 <calloc@plt>
   1cd88:	cmp	r0, #0
   1cd8c:	popne	{r4, r5, r6, pc}
   1cd90:	bl	1cdd4 <__snprintf_chk@plt+0xb9e8>
   1cd94:	push	{r4, r5, r6, lr}
   1cd98:	mov	r4, r1
   1cd9c:	mov	r5, r0
   1cda0:	mov	r0, r1
   1cda4:	bl	1cb8c <__snprintf_chk@plt+0xb7a0>
   1cda8:	mov	r2, r4
   1cdac:	mov	r1, r5
   1cdb0:	pop	{r4, r5, r6, lr}
   1cdb4:	b	1111c <memcpy@plt>
   1cdb8:	push	{r4, lr}
   1cdbc:	mov	r4, r0
   1cdc0:	bl	1129c <strlen@plt>
   1cdc4:	add	r1, r0, #1
   1cdc8:	mov	r0, r4
   1cdcc:	pop	{r4, lr}
   1cdd0:	b	1cd94 <__snprintf_chk@plt+0xb9a8>
   1cdd4:	ldr	r3, [pc, #44]	; 1ce08 <__snprintf_chk@plt+0xba1c>
   1cdd8:	push	{r4, lr}
   1cddc:	mov	r2, #5
   1cde0:	ldr	r1, [pc, #36]	; 1ce0c <__snprintf_chk@plt+0xba20>
   1cde4:	mov	r0, #0
   1cde8:	ldr	r4, [r3]
   1cdec:	bl	1114c <dcgettext@plt>
   1cdf0:	ldr	r2, [pc, #24]	; 1ce10 <__snprintf_chk@plt+0xba24>
   1cdf4:	mov	r1, #0
   1cdf8:	mov	r3, r0
   1cdfc:	mov	r0, r4
   1ce00:	bl	111f4 <error@plt>
   1ce04:	bl	113e0 <abort@plt>
   1ce08:	andeq	r5, r3, r0, asr #2
   1ce0c:	andeq	r4, r2, r0, lsr #19
   1ce10:	andeq	r2, r2, r0, lsr #22
   1ce14:	push	{r4, r5, lr}
   1ce18:	sub	sp, sp, #12
   1ce1c:	mov	r4, r0
   1ce20:	bl	11314 <fileno@plt>
   1ce24:	cmp	r0, #0
   1ce28:	mov	r0, r4
   1ce2c:	blt	1cea8 <__snprintf_chk@plt+0xbabc>
   1ce30:	bl	1123c <__freading@plt>
   1ce34:	cmp	r0, #0
   1ce38:	bne	1ce74 <__snprintf_chk@plt+0xba88>
   1ce3c:	mov	r0, r4
   1ce40:	bl	1ceb4 <__snprintf_chk@plt+0xbac8>
   1ce44:	cmp	r0, #0
   1ce48:	beq	1cea4 <__snprintf_chk@plt+0xbab8>
   1ce4c:	bl	112c0 <__errno_location@plt>
   1ce50:	mov	r5, r0
   1ce54:	mov	r0, r4
   1ce58:	ldr	r4, [r5]
   1ce5c:	bl	1132c <fclose@plt>
   1ce60:	cmp	r4, #0
   1ce64:	mvnne	r0, #0
   1ce68:	strne	r4, [r5]
   1ce6c:	add	sp, sp, #12
   1ce70:	pop	{r4, r5, pc}
   1ce74:	mov	r0, r4
   1ce78:	bl	11314 <fileno@plt>
   1ce7c:	mov	r3, #1
   1ce80:	str	r3, [sp]
   1ce84:	mov	r2, #0
   1ce88:	mov	r3, #0
   1ce8c:	bl	111ac <lseek64@plt>
   1ce90:	mvn	r3, #0
   1ce94:	mvn	r2, #0
   1ce98:	cmp	r1, r3
   1ce9c:	cmpeq	r0, r2
   1cea0:	bne	1ce3c <__snprintf_chk@plt+0xba50>
   1cea4:	mov	r0, r4
   1cea8:	add	sp, sp, #12
   1ceac:	pop	{r4, r5, lr}
   1ceb0:	b	1132c <fclose@plt>
   1ceb4:	push	{r4, lr}
   1ceb8:	subs	r4, r0, #0
   1cebc:	sub	sp, sp, #8
   1cec0:	beq	1cedc <__snprintf_chk@plt+0xbaf0>
   1cec4:	bl	1123c <__freading@plt>
   1cec8:	cmp	r0, #0
   1cecc:	beq	1cedc <__snprintf_chk@plt+0xbaf0>
   1ced0:	ldr	r3, [r4]
   1ced4:	tst	r3, #256	; 0x100
   1ced8:	bne	1ceec <__snprintf_chk@plt+0xbb00>
   1cedc:	mov	r0, r4
   1cee0:	add	sp, sp, #8
   1cee4:	pop	{r4, lr}
   1cee8:	b	110ec <fflush@plt>
   1ceec:	mov	r3, #1
   1cef0:	str	r3, [sp]
   1cef4:	mov	r2, #0
   1cef8:	mov	r3, #0
   1cefc:	mov	r0, r4
   1cf00:	bl	1cf14 <__snprintf_chk@plt+0xbb28>
   1cf04:	mov	r0, r4
   1cf08:	add	sp, sp, #8
   1cf0c:	pop	{r4, lr}
   1cf10:	b	110ec <fflush@plt>
   1cf14:	push	{r4, r5, r6, r7, r8, lr}
   1cf18:	sub	sp, sp, #8
   1cf1c:	ldmib	r0, {ip, lr}
   1cf20:	mov	r4, r0
   1cf24:	ldr	r5, [sp, #32]
   1cf28:	cmp	lr, ip
   1cf2c:	beq	1cf44 <__snprintf_chk@plt+0xbb58>
   1cf30:	str	r5, [sp, #32]
   1cf34:	mov	r0, r4
   1cf38:	add	sp, sp, #8
   1cf3c:	pop	{r4, r5, r6, r7, r8, lr}
   1cf40:	b	11338 <fseeko64@plt>
   1cf44:	ldr	lr, [r0, #20]
   1cf48:	ldr	ip, [r0, #16]
   1cf4c:	cmp	lr, ip
   1cf50:	bne	1cf30 <__snprintf_chk@plt+0xbb44>
   1cf54:	ldr	r8, [r0, #36]	; 0x24
   1cf58:	cmp	r8, #0
   1cf5c:	bne	1cf30 <__snprintf_chk@plt+0xbb44>
   1cf60:	mov	r6, r2
   1cf64:	mov	r7, r3
   1cf68:	bl	11314 <fileno@plt>
   1cf6c:	mov	r2, r6
   1cf70:	mov	r3, r7
   1cf74:	str	r5, [sp]
   1cf78:	bl	111ac <lseek64@plt>
   1cf7c:	mvn	r3, #0
   1cf80:	mvn	r2, #0
   1cf84:	cmp	r1, r3
   1cf88:	cmpeq	r0, r2
   1cf8c:	beq	1cfac <__snprintf_chk@plt+0xbbc0>
   1cf90:	ldr	r3, [r4]
   1cf94:	strd	r0, [r4, #80]	; 0x50
   1cf98:	mov	r0, r8
   1cf9c:	bic	r3, r3, #16
   1cfa0:	str	r3, [r4]
   1cfa4:	add	sp, sp, #8
   1cfa8:	pop	{r4, r5, r6, r7, r8, pc}
   1cfac:	mvn	r0, #0
   1cfb0:	b	1cfa4 <__snprintf_chk@plt+0xbbb8>
   1cfb4:	push	{r4, r5, r6, r7, r8, lr}
   1cfb8:	subs	r7, r0, #0
   1cfbc:	ldr	r5, [pc, #108]	; 1d030 <__snprintf_chk@plt+0xbc44>
   1cfc0:	sub	sp, sp, #8
   1cfc4:	mov	r8, r1
   1cfc8:	ldr	r1, [r5]
   1cfcc:	moveq	r7, sp
   1cfd0:	str	r1, [sp, #4]
   1cfd4:	mov	r0, r7
   1cfd8:	mov	r1, r8
   1cfdc:	mov	r6, r2
   1cfe0:	bl	111e8 <mbrtowc@plt>
   1cfe4:	cmp	r6, #0
   1cfe8:	cmnne	r0, #3
   1cfec:	mov	r4, r0
   1cff0:	bhi	1d010 <__snprintf_chk@plt+0xbc24>
   1cff4:	ldr	r2, [sp, #4]
   1cff8:	ldr	r3, [r5]
   1cffc:	mov	r0, r4
   1d000:	cmp	r2, r3
   1d004:	bne	1d02c <__snprintf_chk@plt+0xbc40>
   1d008:	add	sp, sp, #8
   1d00c:	pop	{r4, r5, r6, r7, r8, pc}
   1d010:	mov	r0, #0
   1d014:	bl	1d694 <__snprintf_chk@plt+0xc2a8>
   1d018:	cmp	r0, #0
   1d01c:	moveq	r4, #1
   1d020:	ldrbeq	r3, [r8]
   1d024:	streq	r3, [r7]
   1d028:	b	1cff4 <__snprintf_chk@plt+0xbc08>
   1d02c:	bl	11158 <__stack_chk_fail@plt>
   1d030:	andeq	r4, r3, r8, lsl #30
   1d034:	subs	r1, r0, #0
   1d038:	beq	1d048 <__snprintf_chk@plt+0xbc5c>
   1d03c:	mov	r2, #1
   1d040:	ldr	r0, [pc, #8]	; 1d050 <__snprintf_chk@plt+0xbc64>
   1d044:	b	112b4 <setenv@plt>
   1d048:	ldr	r0, [pc]	; 1d050 <__snprintf_chk@plt+0xbc64>
   1d04c:	b	113bc <unsetenv@plt>
   1d050:	andeq	r2, r2, ip, ror #18
   1d054:	cmp	r0, #0
   1d058:	bxeq	lr
   1d05c:	push	{r4, lr}
   1d060:	ldr	r4, [r0]
   1d064:	bl	110f8 <free@plt>
   1d068:	subs	r0, r4, #0
   1d06c:	bne	1d060 <__snprintf_chk@plt+0xbc74>
   1d070:	pop	{r4, pc}
   1d074:	push	{r4, r5, r6, r7, r8, lr}
   1d078:	mov	r5, r0
   1d07c:	bl	112c0 <__errno_location@plt>
   1d080:	mov	r4, r0
   1d084:	ldrb	r0, [r5, #4]
   1d088:	ldr	r6, [r4]
   1d08c:	cmp	r0, #0
   1d090:	addne	r0, r5, #5
   1d094:	bl	1d034 <__snprintf_chk@plt+0xbc48>
   1d098:	cmp	r0, #0
   1d09c:	beq	1d0bc <__snprintf_chk@plt+0xbcd0>
   1d0a0:	ldr	r6, [r4]
   1d0a4:	mov	r7, #0
   1d0a8:	mov	r0, r5
   1d0ac:	bl	1d054 <__snprintf_chk@plt+0xbc68>
   1d0b0:	str	r6, [r4]
   1d0b4:	mov	r0, r7
   1d0b8:	pop	{r4, r5, r6, r7, r8, pc}
   1d0bc:	bl	11194 <tzset@plt>
   1d0c0:	mov	r7, #1
   1d0c4:	b	1d0a8 <__snprintf_chk@plt+0xbcbc>
   1d0c8:	push	{r4, r5, r6, r7, r8, lr}
   1d0cc:	subs	r6, r0, #0
   1d0d0:	beq	1d12c <__snprintf_chk@plt+0xbd40>
   1d0d4:	bl	1129c <strlen@plt>
   1d0d8:	add	r5, r0, #1
   1d0dc:	cmp	r5, #58	; 0x3a
   1d0e0:	movcs	r0, r5
   1d0e4:	movcc	r0, #58	; 0x3a
   1d0e8:	add	r0, r0, #9
   1d0ec:	bic	r0, r0, #3
   1d0f0:	bl	1120c <malloc@plt>
   1d0f4:	subs	r4, r0, #0
   1d0f8:	beq	1d124 <__snprintf_chk@plt+0xbd38>
   1d0fc:	mov	r7, #0
   1d100:	mov	r2, #1
   1d104:	add	r3, r4, #5
   1d108:	strh	r2, [r4, #4]
   1d10c:	mov	r1, r6
   1d110:	str	r7, [r4]
   1d114:	mov	r0, r3
   1d118:	mov	r2, r5
   1d11c:	bl	1111c <memcpy@plt>
   1d120:	strb	r7, [r0, r5]
   1d124:	mov	r0, r4
   1d128:	pop	{r4, r5, r6, r7, r8, pc}
   1d12c:	mov	r0, #64	; 0x40
   1d130:	bl	1120c <malloc@plt>
   1d134:	subs	r4, r0, #0
   1d138:	mov	r0, r4
   1d13c:	strne	r6, [r4]
   1d140:	strhne	r6, [r4, #4]
   1d144:	pop	{r4, r5, r6, r7, r8, pc}
   1d148:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d14c:	ldr	r7, [r1, #40]	; 0x28
   1d150:	cmp	r7, #0
   1d154:	beq	1d230 <__snprintf_chk@plt+0xbe44>
   1d158:	cmp	r1, r7
   1d15c:	mov	r8, r1
   1d160:	mov	r6, r0
   1d164:	bhi	1d174 <__snprintf_chk@plt+0xbd88>
   1d168:	add	r3, r1, #44	; 0x2c
   1d16c:	cmp	r7, r3
   1d170:	bcc	1d230 <__snprintf_chk@plt+0xbe44>
   1d174:	ldrb	r3, [r7]
   1d178:	cmp	r3, #0
   1d17c:	addne	r4, r6, #5
   1d180:	beq	1d228 <__snprintf_chk@plt+0xbe3c>
   1d184:	mov	r1, r7
   1d188:	mov	r0, r4
   1d18c:	bl	110d4 <strcmp@plt>
   1d190:	add	r5, r6, #5
   1d194:	cmp	r0, #0
   1d198:	mov	r0, r4
   1d19c:	beq	1d218 <__snprintf_chk@plt+0xbe2c>
   1d1a0:	ldrb	r9, [r4]
   1d1a4:	cmp	r9, #0
   1d1a8:	bne	1d1c0 <__snprintf_chk@plt+0xbdd4>
   1d1ac:	cmp	r5, r4
   1d1b0:	bne	1d23c <__snprintf_chk@plt+0xbe50>
   1d1b4:	ldrb	r5, [r6, #4]
   1d1b8:	cmp	r5, #0
   1d1bc:	beq	1d1e8 <__snprintf_chk@plt+0xbdfc>
   1d1c0:	bl	1129c <strlen@plt>
   1d1c4:	add	r0, r0, #1
   1d1c8:	ldrb	r3, [r4, r0]!
   1d1cc:	cmp	r3, #0
   1d1d0:	bne	1d184 <__snprintf_chk@plt+0xbd98>
   1d1d4:	ldr	r3, [r6]
   1d1d8:	cmp	r3, #0
   1d1dc:	addne	r4, r3, #5
   1d1e0:	movne	r6, r3
   1d1e4:	b	1d184 <__snprintf_chk@plt+0xbd98>
   1d1e8:	mov	r0, r7
   1d1ec:	bl	1129c <strlen@plt>
   1d1f0:	add	sl, r0, #1
   1d1f4:	add	r5, sl, r5
   1d1f8:	cmp	r5, #58	; 0x3a
   1d1fc:	bhi	1d268 <__snprintf_chk@plt+0xbe7c>
   1d200:	mov	r1, r7
   1d204:	mov	r2, sl
   1d208:	mov	r0, r4
   1d20c:	bl	1111c <memcpy@plt>
   1d210:	mov	r3, #0
   1d214:	strb	r3, [r4, sl]
   1d218:	mov	r9, #1
   1d21c:	str	r4, [r8, #40]	; 0x28
   1d220:	mov	r0, r9
   1d224:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d228:	ldr	r4, [pc, #96]	; 1d290 <__snprintf_chk@plt+0xbea4>
   1d22c:	b	1d218 <__snprintf_chk@plt+0xbe2c>
   1d230:	mov	r9, #1
   1d234:	mov	r0, r9
   1d238:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d23c:	mov	r0, r7
   1d240:	bl	1129c <strlen@plt>
   1d244:	sub	r5, r4, r5
   1d248:	mvn	r3, r5
   1d24c:	add	sl, r0, #1
   1d250:	cmp	r3, sl
   1d254:	bcs	1d1f4 <__snprintf_chk@plt+0xbe08>
   1d258:	bl	112c0 <__errno_location@plt>
   1d25c:	mov	r3, #12
   1d260:	str	r3, [r0]
   1d264:	b	1d220 <__snprintf_chk@plt+0xbe34>
   1d268:	mov	r0, r7
   1d26c:	bl	1d0c8 <__snprintf_chk@plt+0xbcdc>
   1d270:	cmp	r0, #0
   1d274:	str	r0, [r6]
   1d278:	moveq	r9, r0
   1d27c:	beq	1d220 <__snprintf_chk@plt+0xbe34>
   1d280:	mov	r3, #0
   1d284:	strb	r3, [r0, #4]
   1d288:	add	r4, r0, #5
   1d28c:	b	1d218 <__snprintf_chk@plt+0xbe2c>
   1d290:	andeq	r4, r2, ip, ror #4
   1d294:	push	{r4, r5, r6, lr}
   1d298:	mov	r4, r0
   1d29c:	ldr	r0, [pc, #160]	; 1d344 <__snprintf_chk@plt+0xbf58>
   1d2a0:	bl	11200 <getenv@plt>
   1d2a4:	ldrb	r3, [r4, #4]
   1d2a8:	subs	r5, r0, #0
   1d2ac:	beq	1d32c <__snprintf_chk@plt+0xbf40>
   1d2b0:	cmp	r3, #0
   1d2b4:	bne	1d30c <__snprintf_chk@plt+0xbf20>
   1d2b8:	mov	r0, r5
   1d2bc:	bl	1d0c8 <__snprintf_chk@plt+0xbcdc>
   1d2c0:	subs	r5, r0, #0
   1d2c4:	beq	1d324 <__snprintf_chk@plt+0xbf38>
   1d2c8:	ldrb	r0, [r4, #4]
   1d2cc:	cmp	r0, #0
   1d2d0:	addne	r0, r4, #5
   1d2d4:	bl	1d034 <__snprintf_chk@plt+0xbc48>
   1d2d8:	cmp	r0, #0
   1d2dc:	beq	1d338 <__snprintf_chk@plt+0xbf4c>
   1d2e0:	bl	112c0 <__errno_location@plt>
   1d2e4:	cmp	r5, #1
   1d2e8:	mov	r4, r0
   1d2ec:	ldr	r6, [r0]
   1d2f0:	beq	1d2fc <__snprintf_chk@plt+0xbf10>
   1d2f4:	mov	r0, r5
   1d2f8:	bl	1d054 <__snprintf_chk@plt+0xbc68>
   1d2fc:	mov	r5, #0
   1d300:	str	r6, [r4]
   1d304:	mov	r0, r5
   1d308:	pop	{r4, r5, r6, pc}
   1d30c:	mov	r1, r5
   1d310:	add	r0, r4, #5
   1d314:	bl	110d4 <strcmp@plt>
   1d318:	cmp	r0, #0
   1d31c:	bne	1d2b8 <__snprintf_chk@plt+0xbecc>
   1d320:	mov	r5, #1
   1d324:	mov	r0, r5
   1d328:	pop	{r4, r5, r6, pc}
   1d32c:	cmp	r3, #0
   1d330:	beq	1d320 <__snprintf_chk@plt+0xbf34>
   1d334:	b	1d2b8 <__snprintf_chk@plt+0xbecc>
   1d338:	bl	11194 <tzset@plt>
   1d33c:	mov	r0, r5
   1d340:	pop	{r4, r5, r6, pc}
   1d344:	andeq	r2, r2, ip, ror #18
   1d348:	cmp	r0, #1
   1d34c:	bxeq	lr
   1d350:	b	1d054 <__snprintf_chk@plt+0xbc68>
   1d354:	subs	ip, r0, #0
   1d358:	push	{r4, r5, r6, r7, r8, lr}
   1d35c:	mov	r5, r1
   1d360:	beq	1d3e0 <__snprintf_chk@plt+0xbff4>
   1d364:	mov	r4, r2
   1d368:	mov	r6, ip
   1d36c:	bl	1d294 <__snprintf_chk@plt+0xbea8>
   1d370:	subs	r7, r0, #0
   1d374:	beq	1d3c0 <__snprintf_chk@plt+0xbfd4>
   1d378:	mov	r0, r5
   1d37c:	mov	r1, r4
   1d380:	bl	11170 <localtime_r@plt>
   1d384:	cmp	r0, #0
   1d388:	beq	1d3b0 <__snprintf_chk@plt+0xbfc4>
   1d38c:	mov	r0, r6
   1d390:	mov	r1, r4
   1d394:	bl	1d148 <__snprintf_chk@plt+0xbd5c>
   1d398:	cmp	r0, #0
   1d39c:	beq	1d3b0 <__snprintf_chk@plt+0xbfc4>
   1d3a0:	cmp	r7, #1
   1d3a4:	bne	1d3c8 <__snprintf_chk@plt+0xbfdc>
   1d3a8:	mov	r0, r4
   1d3ac:	pop	{r4, r5, r6, r7, r8, pc}
   1d3b0:	cmp	r7, #1
   1d3b4:	beq	1d3c0 <__snprintf_chk@plt+0xbfd4>
   1d3b8:	mov	r0, r7
   1d3bc:	bl	1d074 <__snprintf_chk@plt+0xbc88>
   1d3c0:	mov	r0, #0
   1d3c4:	pop	{r4, r5, r6, r7, r8, pc}
   1d3c8:	mov	r0, r7
   1d3cc:	bl	1d074 <__snprintf_chk@plt+0xbc88>
   1d3d0:	cmp	r0, #0
   1d3d4:	beq	1d3c0 <__snprintf_chk@plt+0xbfd4>
   1d3d8:	mov	r0, r4
   1d3dc:	pop	{r4, r5, r6, r7, r8, pc}
   1d3e0:	mov	r0, r5
   1d3e4:	mov	r1, r2
   1d3e8:	pop	{r4, r5, r6, r7, r8, lr}
   1d3ec:	b	110bc <gmtime_r@plt>
   1d3f0:	push	{r4, r5, r6, r7, lr}
   1d3f4:	sub	sp, sp, #60	; 0x3c
   1d3f8:	ldr	r5, [pc, #312]	; 1d538 <__snprintf_chk@plt+0xc14c>
   1d3fc:	subs	r7, r0, #0
   1d400:	mov	r4, r1
   1d404:	ldr	r3, [r5]
   1d408:	str	r3, [sp, #52]	; 0x34
   1d40c:	beq	1d520 <__snprintf_chk@plt+0xc134>
   1d410:	bl	1d294 <__snprintf_chk@plt+0xbea8>
   1d414:	subs	r6, r0, #0
   1d418:	beq	1d52c <__snprintf_chk@plt+0xc140>
   1d41c:	mov	r0, r4
   1d420:	bl	110e0 <mktime@plt>
   1d424:	cmn	r0, #1
   1d428:	str	r0, [sp, #4]
   1d42c:	beq	1d47c <__snprintf_chk@plt+0xc090>
   1d430:	mov	r1, r4
   1d434:	mov	r0, r7
   1d438:	bl	1d148 <__snprintf_chk@plt+0xbd5c>
   1d43c:	cmp	r0, #0
   1d440:	mvneq	r3, #0
   1d444:	streq	r3, [sp, #4]
   1d448:	cmp	r6, #1
   1d44c:	beq	1d460 <__snprintf_chk@plt+0xc074>
   1d450:	mov	r0, r6
   1d454:	bl	1d074 <__snprintf_chk@plt+0xbc88>
   1d458:	cmp	r0, #0
   1d45c:	beq	1d52c <__snprintf_chk@plt+0xc140>
   1d460:	ldr	r0, [sp, #4]
   1d464:	ldr	r2, [sp, #52]	; 0x34
   1d468:	ldr	r3, [r5]
   1d46c:	cmp	r2, r3
   1d470:	bne	1d534 <__snprintf_chk@plt+0xc148>
   1d474:	add	sp, sp, #60	; 0x3c
   1d478:	pop	{r4, r5, r6, r7, pc}
   1d47c:	add	r1, sp, #8
   1d480:	add	r0, sp, #4
   1d484:	bl	11170 <localtime_r@plt>
   1d488:	cmp	r0, #0
   1d48c:	beq	1d448 <__snprintf_chk@plt+0xc05c>
   1d490:	ldr	r0, [r4, #32]
   1d494:	ldr	r1, [sp, #40]	; 0x28
   1d498:	clz	r2, r0
   1d49c:	clz	r3, r1
   1d4a0:	lsr	r2, r2, #5
   1d4a4:	lsr	r3, r3, #5
   1d4a8:	cmp	r2, r3
   1d4ac:	beq	1d4bc <__snprintf_chk@plt+0xc0d0>
   1d4b0:	cmp	r0, #0
   1d4b4:	cmpge	r1, #0
   1d4b8:	bge	1d448 <__snprintf_chk@plt+0xc05c>
   1d4bc:	ldr	r1, [sp, #24]
   1d4c0:	ldr	r0, [sp, #28]
   1d4c4:	ldr	r3, [r4, #16]
   1d4c8:	ldr	r2, [r4, #20]
   1d4cc:	eor	r3, r3, r1
   1d4d0:	eor	r2, r2, r0
   1d4d4:	ldr	r1, [r4, #12]
   1d4d8:	ldr	r0, [sp, #20]
   1d4dc:	orr	r3, r3, r2
   1d4e0:	eor	r1, r1, r0
   1d4e4:	ldr	r2, [r4, #8]
   1d4e8:	ldr	r0, [sp, #16]
   1d4ec:	orr	r3, r3, r1
   1d4f0:	eor	r2, r2, r0
   1d4f4:	ldr	r1, [r4, #4]
   1d4f8:	ldr	r0, [sp, #12]
   1d4fc:	orr	r3, r3, r2
   1d500:	eor	r1, r1, r0
   1d504:	ldr	r2, [r4]
   1d508:	ldr	r0, [sp, #8]
   1d50c:	orr	r3, r3, r1
   1d510:	eor	r2, r2, r0
   1d514:	orrs	r3, r3, r2
   1d518:	beq	1d430 <__snprintf_chk@plt+0xc044>
   1d51c:	b	1d448 <__snprintf_chk@plt+0xc05c>
   1d520:	mov	r0, r1
   1d524:	bl	1138c <timegm@plt>
   1d528:	b	1d464 <__snprintf_chk@plt+0xc078>
   1d52c:	mvn	r0, #0
   1d530:	b	1d464 <__snprintf_chk@plt+0xc078>
   1d534:	bl	11158 <__stack_chk_fail@plt>
   1d538:	andeq	r4, r3, r8, lsl #30
   1d53c:	push	{r4, r5, r6, r7, r8, lr}
   1d540:	sub	sp, sp, #2000	; 0x7d0
   1d544:	ldr	r5, [pc, #208]	; 1d61c <__snprintf_chk@plt+0xc230>
   1d548:	sub	sp, sp, #8
   1d54c:	add	r6, sp, #4
   1d550:	ldr	lr, [r5]
   1d554:	mov	r3, r2
   1d558:	mov	ip, #2000	; 0x7d0
   1d55c:	mov	r2, r1
   1d560:	mov	r8, r0
   1d564:	mov	r1, sp
   1d568:	mov	r0, r6
   1d56c:	str	lr, [sp, #2004]	; 0x7d4
   1d570:	str	ip, [sp]
   1d574:	bl	1ef28 <__snprintf_chk@plt+0xdb3c>
   1d578:	ldr	r4, [sp]
   1d57c:	subs	r7, r0, #0
   1d580:	beq	1d608 <__snprintf_chk@plt+0xc21c>
   1d584:	mov	r3, r8
   1d588:	mov	r2, r4
   1d58c:	mov	r1, #1
   1d590:	bl	111a0 <fwrite@plt>
   1d594:	cmp	r0, r4
   1d598:	bcc	1d5d0 <__snprintf_chk@plt+0xc1e4>
   1d59c:	cmp	r7, r6
   1d5a0:	beq	1d5ac <__snprintf_chk@plt+0xc1c0>
   1d5a4:	mov	r0, r7
   1d5a8:	bl	110f8 <free@plt>
   1d5ac:	subs	r0, r4, #0
   1d5b0:	blt	1d5fc <__snprintf_chk@plt+0xc210>
   1d5b4:	ldr	r2, [sp, #2004]	; 0x7d4
   1d5b8:	ldr	r3, [r5]
   1d5bc:	cmp	r2, r3
   1d5c0:	bne	1d618 <__snprintf_chk@plt+0xc22c>
   1d5c4:	add	sp, sp, #2000	; 0x7d0
   1d5c8:	add	sp, sp, #8
   1d5cc:	pop	{r4, r5, r6, r7, r8, pc}
   1d5d0:	cmp	r7, r6
   1d5d4:	mvneq	r0, #0
   1d5d8:	beq	1d5b4 <__snprintf_chk@plt+0xc1c8>
   1d5dc:	bl	112c0 <__errno_location@plt>
   1d5e0:	mov	r4, r0
   1d5e4:	mov	r0, r7
   1d5e8:	ldr	r6, [r4]
   1d5ec:	bl	110f8 <free@plt>
   1d5f0:	str	r6, [r4]
   1d5f4:	mvn	r0, #0
   1d5f8:	b	1d5b4 <__snprintf_chk@plt+0xc1c8>
   1d5fc:	bl	112c0 <__errno_location@plt>
   1d600:	mov	r3, #75	; 0x4b
   1d604:	str	r3, [r0]
   1d608:	mov	r0, r8
   1d60c:	bl	1ef18 <__snprintf_chk@plt+0xdb2c>
   1d610:	mvn	r0, #0
   1d614:	b	1d5b4 <__snprintf_chk@plt+0xc1c8>
   1d618:	bl	11158 <__stack_chk_fail@plt>
   1d61c:	andeq	r4, r3, r8, lsl #30
   1d620:	push	{r4, r5, r6, lr}
   1d624:	mov	r4, r0
   1d628:	bl	111dc <__fpending@plt>
   1d62c:	ldr	r5, [r4]
   1d630:	and	r5, r5, #32
   1d634:	mov	r6, r0
   1d638:	mov	r0, r4
   1d63c:	bl	1ce14 <__snprintf_chk@plt+0xba28>
   1d640:	cmp	r5, #0
   1d644:	mov	r4, r0
   1d648:	bne	1d674 <__snprintf_chk@plt+0xc288>
   1d64c:	cmp	r0, #0
   1d650:	beq	1d66c <__snprintf_chk@plt+0xc280>
   1d654:	cmp	r6, #0
   1d658:	bne	1d68c <__snprintf_chk@plt+0xc2a0>
   1d65c:	bl	112c0 <__errno_location@plt>
   1d660:	ldr	r4, [r0]
   1d664:	subs	r4, r4, #9
   1d668:	mvnne	r4, #0
   1d66c:	mov	r0, r4
   1d670:	pop	{r4, r5, r6, pc}
   1d674:	cmp	r0, #0
   1d678:	bne	1d68c <__snprintf_chk@plt+0xc2a0>
   1d67c:	bl	112c0 <__errno_location@plt>
   1d680:	str	r4, [r0]
   1d684:	mvn	r4, #0
   1d688:	b	1d66c <__snprintf_chk@plt+0xc280>
   1d68c:	mvn	r4, #0
   1d690:	b	1d66c <__snprintf_chk@plt+0xc280>
   1d694:	push	{r4, lr}
   1d698:	mov	r1, #0
   1d69c:	bl	11350 <setlocale@plt>
   1d6a0:	subs	r4, r0, #0
   1d6a4:	beq	1d6d0 <__snprintf_chk@plt+0xc2e4>
   1d6a8:	ldr	r1, [pc, #40]	; 1d6d8 <__snprintf_chk@plt+0xc2ec>
   1d6ac:	bl	110d4 <strcmp@plt>
   1d6b0:	cmp	r0, #0
   1d6b4:	popeq	{r4, pc}
   1d6b8:	mov	r0, r4
   1d6bc:	ldr	r1, [pc, #24]	; 1d6dc <__snprintf_chk@plt+0xc2f0>
   1d6c0:	bl	110d4 <strcmp@plt>
   1d6c4:	adds	r0, r0, #0
   1d6c8:	movne	r0, #1
   1d6cc:	pop	{r4, pc}
   1d6d0:	mov	r0, #1
   1d6d4:	pop	{r4, pc}
   1d6d8:	strdeq	r1, [r2], -r0
   1d6dc:			; <UNDEFINED> instruction: 0x000249b4
   1d6e0:	push	{r4, lr}
   1d6e4:	mov	r0, #14
   1d6e8:	bl	11374 <nl_langinfo@plt>
   1d6ec:	cmp	r0, #0
   1d6f0:	beq	1d708 <__snprintf_chk@plt+0xc31c>
   1d6f4:	ldrb	r2, [r0]
   1d6f8:	ldr	r3, [pc, #16]	; 1d710 <__snprintf_chk@plt+0xc324>
   1d6fc:	cmp	r2, #0
   1d700:	moveq	r0, r3
   1d704:	pop	{r4, pc}
   1d708:	ldr	r0, [pc]	; 1d710 <__snprintf_chk@plt+0xc324>
   1d70c:	pop	{r4, pc}
   1d710:			; <UNDEFINED> instruction: 0x000249bc
   1d714:	push	{r4, r5, r6, lr}
   1d718:	subs	r4, r2, #0
   1d71c:	mov	r6, r0
   1d720:	beq	1d74c <__snprintf_chk@plt+0xc360>
   1d724:	mov	r5, r1
   1d728:	bl	11254 <__ctype_tolower_loc@plt>
   1d72c:	add	r3, r5, r4
   1d730:	add	r2, r6, r4
   1d734:	ldrb	lr, [r3, #-1]!
   1d738:	ldr	ip, [r0]
   1d73c:	cmp	r5, r3
   1d740:	ldr	ip, [ip, lr, lsl #2]
   1d744:	strb	ip, [r2, #-1]!
   1d748:	bne	1d734 <__snprintf_chk@plt+0xc348>
   1d74c:	mov	r0, r6
   1d750:	pop	{r4, r5, r6, pc}
   1d754:	push	{r4, r5, r6, lr}
   1d758:	subs	r4, r2, #0
   1d75c:	mov	r6, r0
   1d760:	beq	1d78c <__snprintf_chk@plt+0xc3a0>
   1d764:	mov	r5, r1
   1d768:	bl	11260 <__ctype_toupper_loc@plt>
   1d76c:	add	r3, r5, r4
   1d770:	add	r2, r6, r4
   1d774:	ldrb	lr, [r3, #-1]!
   1d778:	ldr	ip, [r0]
   1d77c:	cmp	r5, r3
   1d780:	ldr	ip, [ip, lr, lsl #2]
   1d784:	strb	ip, [r2, #-1]!
   1d788:	bne	1d774 <__snprintf_chk@plt+0xc388>
   1d78c:	mov	r0, r6
   1d790:	pop	{r4, r5, r6, pc}
   1d794:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d798:	sub	sp, sp, #1136	; 0x470
   1d79c:	sub	sp, sp, #12
   1d7a0:	ldr	r7, [r3, #40]	; 0x28
   1d7a4:	ldr	r8, [r3, #8]
   1d7a8:	str	r3, [sp, #28]
   1d7ac:	ldr	r3, [pc, #4012]	; 1e760 <__snprintf_chk@plt+0xd374>
   1d7b0:	ldr	ip, [pc, #4012]	; 1e764 <__snprintf_chk@plt+0xd378>
   1d7b4:	cmp	r7, #0
   1d7b8:	ldr	r3, [r3]
   1d7bc:	moveq	r7, ip
   1d7c0:	str	r3, [sp, #1140]	; 0x474
   1d7c4:	ldrb	r3, [sp, #1184]	; 0x4a0
   1d7c8:	cmp	r8, #12
   1d7cc:	mov	r9, r0
   1d7d0:	str	r3, [sp, #24]
   1d7d4:	ldr	r3, [sp, #1188]	; 0x4a4
   1d7d8:	str	r1, [sp, #16]
   1d7dc:	str	r3, [sp, #36]	; 0x24
   1d7e0:	ldr	r3, [sp, #1192]	; 0x4a8
   1d7e4:	mov	r5, r2
   1d7e8:	str	r3, [sp, #32]
   1d7ec:	subgt	r8, r8, #12
   1d7f0:	bgt	1d7fc <__snprintf_chk@plt+0xc410>
   1d7f4:	cmp	r8, #0
   1d7f8:	moveq	r8, #12
   1d7fc:	ldrb	r3, [r5]
   1d800:	cmp	r3, #0
   1d804:	beq	1eb00 <__snprintf_chk@plt+0xd714>
   1d808:	mov	fp, #0
   1d80c:	str	r8, [sp, #44]	; 0x2c
   1d810:	str	r7, [sp, #40]	; 0x28
   1d814:	cmp	r3, #37	; 0x25
   1d818:	beq	1d898 <__snprintf_chk@plt+0xc4ac>
   1d81c:	ldr	r2, [sp, #16]
   1d820:	sub	r2, r2, fp
   1d824:	cmp	r2, #1
   1d828:	bls	1d870 <__snprintf_chk@plt+0xc484>
   1d82c:	add	fp, fp, #1
   1d830:	cmp	r9, #0
   1d834:	strbne	r3, [r9], #1
   1d838:	ldrb	r3, [r5, #1]
   1d83c:	add	r5, r5, #1
   1d840:	cmp	r3, #0
   1d844:	bne	1d814 <__snprintf_chk@plt+0xc428>
   1d848:	ldr	r3, [sp, #16]
   1d84c:	cmp	r9, #0
   1d850:	cmpne	r3, #0
   1d854:	movne	r3, #0
   1d858:	strbne	r3, [r9]
   1d85c:	b	1d874 <__snprintf_chk@plt+0xc488>
   1d860:	cmp	sl, #95	; 0x5f
   1d864:	beq	1eb8c <__snprintf_chk@plt+0xd7a0>
   1d868:	cmp	r3, r2
   1d86c:	bcc	1e3b4 <__snprintf_chk@plt+0xcfc8>
   1d870:	mov	fp, #0
   1d874:	ldr	r3, [pc, #3812]	; 1e760 <__snprintf_chk@plt+0xd374>
   1d878:	ldr	r2, [sp, #1140]	; 0x474
   1d87c:	mov	r0, fp
   1d880:	ldr	r3, [r3]
   1d884:	cmp	r2, r3
   1d888:	bne	1ee98 <__snprintf_chk@plt+0xdaac>
   1d88c:	add	sp, sp, #1136	; 0x470
   1d890:	add	sp, sp, #12
   1d894:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d898:	mov	r8, #0
   1d89c:	ldr	r3, [sp, #24]
   1d8a0:	mov	sl, r8
   1d8a4:	str	r3, [sp, #20]
   1d8a8:	ldrb	r4, [r5, #1]!
   1d8ac:	cmp	r4, #48	; 0x30
   1d8b0:	mov	r7, r4
   1d8b4:	beq	1db04 <__snprintf_chk@plt+0xc718>
   1d8b8:	bhi	1daec <__snprintf_chk@plt+0xc700>
   1d8bc:	cmp	r4, #35	; 0x23
   1d8c0:	moveq	r8, #1
   1d8c4:	beq	1d8a8 <__snprintf_chk@plt+0xc4bc>
   1d8c8:	cmp	r4, #45	; 0x2d
   1d8cc:	beq	1db04 <__snprintf_chk@plt+0xc718>
   1d8d0:	sub	r3, r4, #48	; 0x30
   1d8d4:	cmp	r3, #9
   1d8d8:	mvnhi	r6, #0
   1d8dc:	bls	1db18 <__snprintf_chk@plt+0xc72c>
   1d8e0:	cmp	r4, #69	; 0x45
   1d8e4:	beq	1db0c <__snprintf_chk@plt+0xc720>
   1d8e8:	cmp	r4, #79	; 0x4f
   1d8ec:	movne	r7, #0
   1d8f0:	beq	1db0c <__snprintf_chk@plt+0xc720>
   1d8f4:	cmp	r4, #122	; 0x7a
   1d8f8:	ldrls	pc, [pc, r4, lsl #2]
   1d8fc:	b	1ded4 <__snprintf_chk@plt+0xcae8>
   1d900:	ldrdeq	lr, [r1], -r4
   1d904:	ldrdeq	sp, [r1], -r4
   1d908:	ldrdeq	sp, [r1], -r4
   1d90c:	ldrdeq	sp, [r1], -r4
   1d910:	ldrdeq	sp, [r1], -r4
   1d914:	ldrdeq	sp, [r1], -r4
   1d918:	ldrdeq	sp, [r1], -r4
   1d91c:	ldrdeq	sp, [r1], -r4
   1d920:	ldrdeq	sp, [r1], -r4
   1d924:	ldrdeq	sp, [r1], -r4
   1d928:	ldrdeq	sp, [r1], -r4
   1d92c:	ldrdeq	sp, [r1], -r4
   1d930:	ldrdeq	sp, [r1], -r4
   1d934:	ldrdeq	sp, [r1], -r4
   1d938:	ldrdeq	sp, [r1], -r4
   1d93c:	ldrdeq	sp, [r1], -r4
   1d940:	ldrdeq	sp, [r1], -r4
   1d944:	ldrdeq	sp, [r1], -r4
   1d948:	ldrdeq	sp, [r1], -r4
   1d94c:	ldrdeq	sp, [r1], -r4
   1d950:	ldrdeq	sp, [r1], -r4
   1d954:	ldrdeq	sp, [r1], -r4
   1d958:	ldrdeq	sp, [r1], -r4
   1d95c:	ldrdeq	sp, [r1], -r4
   1d960:	ldrdeq	sp, [r1], -r4
   1d964:	ldrdeq	sp, [r1], -r4
   1d968:	ldrdeq	sp, [r1], -r4
   1d96c:	ldrdeq	sp, [r1], -r4
   1d970:	ldrdeq	sp, [r1], -r4
   1d974:	ldrdeq	sp, [r1], -r4
   1d978:	ldrdeq	sp, [r1], -r4
   1d97c:	ldrdeq	sp, [r1], -r4
   1d980:	ldrdeq	sp, [r1], -r4
   1d984:	ldrdeq	sp, [r1], -r4
   1d988:	ldrdeq	sp, [r1], -r4
   1d98c:	ldrdeq	sp, [r1], -r4
   1d990:	ldrdeq	sp, [r1], -r4
   1d994:	andeq	lr, r1, r8, lsl #18
   1d998:	ldrdeq	sp, [r1], -r4
   1d99c:	ldrdeq	sp, [r1], -r4
   1d9a0:	ldrdeq	sp, [r1], -r4
   1d9a4:	ldrdeq	sp, [r1], -r4
   1d9a8:	ldrdeq	sp, [r1], -r4
   1d9ac:	ldrdeq	sp, [r1], -r4
   1d9b0:	ldrdeq	sp, [r1], -r4
   1d9b4:	ldrdeq	sp, [r1], -r4
   1d9b8:	ldrdeq	sp, [r1], -r4
   1d9bc:	ldrdeq	sp, [r1], -r4
   1d9c0:	ldrdeq	sp, [r1], -r4
   1d9c4:	ldrdeq	sp, [r1], -r4
   1d9c8:	ldrdeq	sp, [r1], -r4
   1d9cc:	ldrdeq	sp, [r1], -r4
   1d9d0:	ldrdeq	sp, [r1], -r4
   1d9d4:	ldrdeq	sp, [r1], -r4
   1d9d8:	ldrdeq	sp, [r1], -r4
   1d9dc:	ldrdeq	sp, [r1], -r4
   1d9e0:	ldrdeq	sp, [r1], -r4
   1d9e4:	ldrdeq	sp, [r1], -r4
   1d9e8:	andeq	lr, r1, ip, ror #18
   1d9ec:	ldrdeq	sp, [r1], -r4
   1d9f0:	ldrdeq	sp, [r1], -r4
   1d9f4:	ldrdeq	sp, [r1], -r4
   1d9f8:	ldrdeq	sp, [r1], -r4
   1d9fc:	ldrdeq	sp, [r1], -r4
   1da00:	ldrdeq	sp, [r1], -r4
   1da04:	andeq	sp, r1, ip, lsl #25
   1da08:	andeq	lr, r1, ip, lsr #16
   1da0c:	andeq	lr, r1, r0, asr r8
   1da10:	andeq	lr, r1, ip, ror #9
   1da14:	ldrdeq	sp, [r1], -r4
   1da18:	andeq	lr, r1, r0, lsl #10
   1da1c:	andeq	lr, r1, r4, lsl r5
   1da20:	andeq	lr, r1, ip, ror r6
   1da24:	andeq	lr, r1, r8, lsl #14
   1da28:	ldrdeq	sp, [r1], -r4
   1da2c:	ldrdeq	sp, [r1], -r4
   1da30:	ldrdeq	sp, [r1], -r4
   1da34:	muleq	r1, r8, r6
   1da38:			; <UNDEFINED> instruction: 0x0001e6b4
   1da3c:	ldrdeq	sp, [r1], -r4
   1da40:	muleq	r1, r4, r9
   1da44:	ldrdeq	sp, [r1], -r4
   1da48:	andeq	lr, r1, r8, lsl #2
   1da4c:	ldrdeq	lr, [r1], -r8
   1da50:	andeq	lr, r1, r0, lsr #19
   1da54:	strdeq	lr, [r1], -r4
   1da58:	andeq	lr, r1, r4, lsl r5
   1da5c:	muleq	r1, r8, r4
   1da60:	andeq	sp, r1, r8, lsl #23
   1da64:	andeq	lr, r1, ip, lsr #4
   1da68:	strdeq	lr, [r1], -r8
   1da6c:	ldrdeq	sp, [r1], -r4
   1da70:	ldrdeq	sp, [r1], -r4
   1da74:	ldrdeq	sp, [r1], -r4
   1da78:	ldrdeq	sp, [r1], -r4
   1da7c:	ldrdeq	sp, [r1], -r4
   1da80:	ldrdeq	sp, [r1], -r4
   1da84:	andeq	sp, r1, ip, lsl #25
   1da88:			; <UNDEFINED> instruction: 0x0001debc
   1da8c:	andeq	sp, r1, r8, lsl #23
   1da90:	andeq	lr, r1, ip, rrx
   1da94:	andeq	lr, r1, r8, lsl #1
   1da98:	ldrdeq	sp, [r1], -r4
   1da9c:	andeq	lr, r1, r4, lsl r5
   1daa0:			; <UNDEFINED> instruction: 0x0001debc
   1daa4:	ldrdeq	sp, [r1], -r4
   1daa8:	strheq	lr, [r1], -r0
   1daac:	andeq	lr, r1, r4, ror #1
   1dab0:	strdeq	lr, [r1], -r8
   1dab4:	ldrdeq	lr, [r1], -r4
   1dab8:	andeq	lr, r1, ip
   1dabc:	ldrdeq	sp, [r1], -r4
   1dac0:	andeq	lr, r1, r0, lsl #16
   1dac4:	andeq	lr, r1, r0, lsr #14
   1dac8:	muleq	r1, r0, fp
   1dacc:	andeq	sp, r1, ip, lsr sp
   1dad0:	andeq	lr, r1, r4, lsr #15
   1dad4:	andeq	sp, r1, r0, asr #25
   1dad8:	ldrdeq	sp, [r1], -r4
   1dadc:			; <UNDEFINED> instruction: 0x0001e8b8
   1dae0:	andeq	sp, r1, r8, lsl #23
   1dae4:	andeq	sp, r1, r0, lsl #29
   1dae8:	andeq	sp, r1, r8, ror #30
   1daec:	cmp	r4, #94	; 0x5e
   1daf0:	moveq	r3, #1
   1daf4:	streq	r3, [sp, #20]
   1daf8:	beq	1d8a8 <__snprintf_chk@plt+0xc4bc>
   1dafc:	cmp	r4, #95	; 0x5f
   1db00:	bne	1d8d0 <__snprintf_chk@plt+0xc4e4>
   1db04:	mov	sl, r4
   1db08:	b	1d8a8 <__snprintf_chk@plt+0xc4bc>
   1db0c:	ldrb	r4, [r5, #1]
   1db10:	add	r5, r5, #1
   1db14:	b	1d8f4 <__snprintf_chk@plt+0xc508>
   1db18:	ldr	r0, [pc, #3144]	; 1e768 <__snprintf_chk@plt+0xd37c>
   1db1c:	mov	r6, #0
   1db20:	mov	r3, r5
   1db24:	cmp	r6, r0
   1db28:	ldrb	r4, [r3, #1]!
   1db2c:	sub	r2, r4, #48	; 0x30
   1db30:	bgt	1db64 <__snprintf_chk@plt+0xc778>
   1db34:	ldrb	r1, [r5]
   1db38:	beq	1db5c <__snprintf_chk@plt+0xc770>
   1db3c:	add	r6, r6, r6, lsl #2
   1db40:	sub	r1, r1, #48	; 0x30
   1db44:	add	r6, r1, r6, lsl #1
   1db48:	mov	r5, r3
   1db4c:	cmp	r2, #9
   1db50:	bls	1db20 <__snprintf_chk@plt+0xc734>
   1db54:	mov	r7, r4
   1db58:	b	1d8e0 <__snprintf_chk@plt+0xc4f4>
   1db5c:	cmp	r1, #55	; 0x37
   1db60:	bls	1db3c <__snprintf_chk@plt+0xc750>
   1db64:	cmp	r2, #9
   1db68:	ldrbls	r4, [r5, #2]!
   1db6c:	mvnls	r6, #-2147483648	; 0x80000000
   1db70:	subls	r2, r4, #48	; 0x30
   1db74:	bls	1db4c <__snprintf_chk@plt+0xc760>
   1db78:	mov	r5, r3
   1db7c:	mov	r7, r4
   1db80:	mvn	r6, #-2147483648	; 0x80000000
   1db84:	b	1d8e0 <__snprintf_chk@plt+0xc4f4>
   1db88:	cmp	r7, #79	; 0x4f
   1db8c:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1db90:	mov	r3, #0
   1db94:	str	r3, [sp, #52]	; 0x34
   1db98:	add	r8, sp, #120	; 0x78
   1db9c:	ldr	r3, [pc, #3016]	; 1e76c <__snprintf_chk@plt+0xd380>
   1dba0:	cmp	r7, #0
   1dba4:	strh	r3, [r8, #-12]
   1dba8:	subeq	r0, r8, #10
   1dbac:	bne	1ee9c <__snprintf_chk@plt+0xdab0>
   1dbb0:	mov	ip, #0
   1dbb4:	strb	r4, [r0]
   1dbb8:	strb	ip, [r0, #1]
   1dbbc:	ldr	r3, [sp, #28]
   1dbc0:	sub	r2, r8, #12
   1dbc4:	mov	r1, #1024	; 0x400
   1dbc8:	sub	r0, r8, #4
   1dbcc:	bl	11230 <strftime@plt>
   1dbd0:	cmp	r0, #0
   1dbd4:	beq	1d838 <__snprintf_chk@plt+0xc44c>
   1dbd8:	bic	r2, r6, r6, asr #31
   1dbdc:	sub	r4, r0, #1
   1dbe0:	ldr	r1, [sp, #16]
   1dbe4:	cmp	r4, r2
   1dbe8:	movcs	r3, r4
   1dbec:	movcc	r3, r2
   1dbf0:	sub	r1, r1, fp
   1dbf4:	cmp	r1, r3
   1dbf8:	bls	1d870 <__snprintf_chk@plt+0xc484>
   1dbfc:	cmp	r9, #0
   1dc00:	beq	1dc84 <__snprintf_chk@plt+0xc898>
   1dc04:	cmp	r4, r2
   1dc08:	movcs	r2, #0
   1dc0c:	movcc	r2, #1
   1dc10:	cmp	r7, #0
   1dc14:	moveq	r7, r2
   1dc18:	movne	r7, #0
   1dc1c:	cmp	r7, #0
   1dc20:	beq	1dc50 <__snprintf_chk@plt+0xc864>
   1dc24:	cmp	sl, #48	; 0x30
   1dc28:	sub	r2, r6, r4
   1dc2c:	moveq	r0, r9
   1dc30:	movne	r0, r9
   1dc34:	moveq	r1, sl
   1dc38:	movne	r1, #32
   1dc3c:	str	r3, [sp, #48]	; 0x30
   1dc40:	add	r7, r9, r2
   1dc44:	bl	112f0 <memset@plt>
   1dc48:	ldr	r3, [sp, #48]	; 0x30
   1dc4c:	mov	r9, r7
   1dc50:	ldr	r2, [sp, #52]	; 0x34
   1dc54:	cmp	r2, #0
   1dc58:	bne	1eae4 <__snprintf_chk@plt+0xd6f8>
   1dc5c:	ldr	r2, [sp, #20]
   1dc60:	sub	r1, r8, #3
   1dc64:	cmp	r2, #0
   1dc68:	str	r3, [sp, #20]
   1dc6c:	mov	r2, r4
   1dc70:	mov	r0, r9
   1dc74:	beq	1ead8 <__snprintf_chk@plt+0xd6ec>
   1dc78:	bl	1d754 <__snprintf_chk@plt+0xc368>
   1dc7c:	ldr	r3, [sp, #20]
   1dc80:	add	r9, r9, r4
   1dc84:	add	fp, fp, r3
   1dc88:	b	1d838 <__snprintf_chk@plt+0xc44c>
   1dc8c:	cmp	r7, #0
   1dc90:	bne	1ded4 <__snprintf_chk@plt+0xcae8>
   1dc94:	cmp	r8, #0
   1dc98:	ldr	r3, [sp, #20]
   1dc9c:	movne	r3, r8
   1dca0:	str	r3, [sp, #20]
   1dca4:	add	r8, sp, #120	; 0x78
   1dca8:	ldr	r3, [pc, #2748]	; 1e76c <__snprintf_chk@plt+0xd380>
   1dcac:	mov	r7, #0
   1dcb0:	str	r7, [sp, #52]	; 0x34
   1dcb4:	strh	r3, [r8, #-12]
   1dcb8:	sub	r0, r8, #10
   1dcbc:	b	1dbb0 <__snprintf_chk@plt+0xc7c4>
   1dcc0:	ldr	r3, [sp, #28]
   1dcc4:	mov	r2, #1
   1dcc8:	str	r2, [sp, #48]	; 0x30
   1dccc:	ldr	r3, [r3, #24]
   1dcd0:	ldr	r2, [pc, #2756]	; 1e79c <__snprintf_chk@plt+0xd3b0>
   1dcd4:	add	r3, r3, #6
   1dcd8:	smull	r1, r2, r2, r3
   1dcdc:	add	r1, r2, r3
   1dce0:	asr	r2, r3, #31
   1dce4:	rsb	r2, r2, r1, asr #2
   1dce8:	rsb	r2, r2, r2, lsl #3
   1dcec:	sub	r3, r3, r2
   1dcf0:	add	r3, r3, #1
   1dcf4:	lsr	lr, r3, #31
   1dcf8:	mov	r0, #0
   1dcfc:	str	r0, [sp, #52]	; 0x34
   1dd00:	eor	r2, lr, #1
   1dd04:	cmp	r7, #79	; 0x4f
   1dd08:	movne	r2, #0
   1dd0c:	andeq	r2, r2, #1
   1dd10:	cmp	r2, #0
   1dd14:	beq	1e26c <__snprintf_chk@plt+0xce80>
   1dd18:	add	r8, sp, #120	; 0x78
   1dd1c:	ldr	r3, [pc, #2632]	; 1e76c <__snprintf_chk@plt+0xd380>
   1dd20:	mov	r2, #0
   1dd24:	str	r2, [sp, #52]	; 0x34
   1dd28:	strh	r3, [r8, #-12]
   1dd2c:	strb	r7, [sp, #110]	; 0x6e
   1dd30:	sub	r0, r8, #9
   1dd34:	ldr	r7, [sp, #48]	; 0x30
   1dd38:	b	1dbb0 <__snprintf_chk@plt+0xc7c4>
   1dd3c:	ldr	lr, [sp, #28]
   1dd40:	add	ip, sp, #64	; 0x40
   1dd44:	add	r8, sp, #120	; 0x78
   1dd48:	ldm	lr!, {r0, r1, r2, r3}
   1dd4c:	add	r4, r8, #10
   1dd50:	stmia	ip!, {r0, r1, r2, r3}
   1dd54:	ldm	lr!, {r0, r1, r2, r3}
   1dd58:	stmia	ip!, {r0, r1, r2, r3}
   1dd5c:	ldm	lr, {r0, r1, r2}
   1dd60:	stm	ip, {r0, r1, r2}
   1dd64:	add	r1, sp, #64	; 0x40
   1dd68:	ldr	r0, [sp, #32]
   1dd6c:	bl	1d3f0 <__snprintf_chk@plt+0xc004>
   1dd70:	mov	r1, r0
   1dd74:	ldr	r3, [pc, #2588]	; 1e798 <__snprintf_chk@plt+0xd3ac>
   1dd78:	cmp	r0, #0
   1dd7c:	smull	r2, r3, r3, r1
   1dd80:	asr	r2, r1, #31
   1dd84:	rsb	r2, r2, r3, asr #2
   1dd88:	add	r3, r2, r2, lsl #2
   1dd8c:	sub	r3, r1, r3, lsl #1
   1dd90:	mov	r1, r2
   1dd94:	uxtb	r3, r3
   1dd98:	rsblt	r3, r3, #48	; 0x30
   1dd9c:	addge	r3, r3, #48	; 0x30
   1dda0:	cmp	r2, #0
   1dda4:	uxtb	r3, r3
   1dda8:	strb	r3, [r4, #-1]!
   1ddac:	bne	1dd74 <__snprintf_chk@plt+0xc988>
   1ddb0:	cmp	r6, #1
   1ddb4:	movge	r3, r6
   1ddb8:	movlt	r3, #1
   1ddbc:	cmp	r0, #0
   1ddc0:	blt	1ea50 <__snprintf_chk@plt+0xd664>
   1ddc4:	ldr	r2, [sp, #16]
   1ddc8:	add	r7, r8, #10
   1ddcc:	cmp	sl, #45	; 0x2d
   1ddd0:	sub	r7, r7, r4
   1ddd4:	sub	r2, r2, fp
   1ddd8:	beq	1ddec <__snprintf_chk@plt+0xca00>
   1dddc:	sub	r1, r3, r7
   1dde0:	cmp	r1, #0
   1dde4:	str	r1, [sp, #48]	; 0x30
   1dde8:	bgt	1d860 <__snprintf_chk@plt+0xc474>
   1ddec:	bic	r1, r6, r6, asr #31
   1ddf0:	str	r1, [sp, #48]	; 0x30
   1ddf4:	ldr	r1, [sp, #48]	; 0x30
   1ddf8:	cmp	r7, r1
   1ddfc:	movcs	r8, r7
   1de00:	movcc	r8, r1
   1de04:	cmp	r8, r2
   1de08:	bcs	1d870 <__snprintf_chk@plt+0xc484>
   1de0c:	cmp	r9, #0
   1de10:	beq	1de78 <__snprintf_chk@plt+0xca8c>
   1de14:	cmp	r7, r1
   1de18:	movcs	r2, #0
   1de1c:	movcc	r2, #1
   1de20:	cmp	r3, #0
   1de24:	moveq	r3, r2
   1de28:	movne	r3, #0
   1de2c:	cmp	r3, #0
   1de30:	beq	1de58 <__snprintf_chk@plt+0xca6c>
   1de34:	cmp	sl, #48	; 0x30
   1de38:	sub	r2, r6, r7
   1de3c:	moveq	r0, r9
   1de40:	movne	r0, r9
   1de44:	moveq	r1, sl
   1de48:	movne	r1, #32
   1de4c:	add	r6, r9, r2
   1de50:	bl	112f0 <memset@plt>
   1de54:	mov	r9, r6
   1de58:	ldr	r3, [sp, #20]
   1de5c:	mov	r1, r4
   1de60:	cmp	r3, #0
   1de64:	mov	r2, r7
   1de68:	mov	r0, r9
   1de6c:	beq	1eac8 <__snprintf_chk@plt+0xd6dc>
   1de70:	bl	1d754 <__snprintf_chk@plt+0xc368>
   1de74:	add	r9, r9, r7
   1de78:	add	fp, fp, r8
   1de7c:	b	1d838 <__snprintf_chk@plt+0xc44c>
   1de80:	cmp	r7, #69	; 0x45
   1de84:	beq	1ec00 <__snprintf_chk@plt+0xd814>
   1de88:	ldr	r3, [sp, #28]
   1de8c:	ldr	r2, [r3, #20]
   1de90:	ldr	r3, [pc, #2292]	; 1e78c <__snprintf_chk@plt+0xd3a0>
   1de94:	smull	r3, r1, r3, r2
   1de98:	asr	r3, r2, #31
   1de9c:	rsb	r3, r3, r1, asr #5
   1dea0:	add	r3, r3, r3, lsl #2
   1dea4:	add	r3, r3, r3, lsl #2
   1dea8:	subs	r3, r2, r3, lsl #2
   1deac:	bmi	1edc0 <__snprintf_chk@plt+0xd9d4>
   1deb0:	mov	r2, #2
   1deb4:	str	r2, [sp, #48]	; 0x30
   1deb8:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1debc:	cmp	r8, #0
   1dec0:	ldr	r3, [sp, #20]
   1dec4:	movne	r3, r8
   1dec8:	cmp	r7, #69	; 0x45
   1decc:	str	r3, [sp, #20]
   1ded0:	bne	1db90 <__snprintf_chk@plt+0xc7a4>
   1ded4:	sub	r3, r5, #1
   1ded8:	add	r1, r5, #1
   1dedc:	mov	r7, r3
   1dee0:	sub	r4, r1, r3
   1dee4:	ldrb	r2, [r3], #-1
   1dee8:	cmp	r2, #37	; 0x25
   1deec:	bne	1dedc <__snprintf_chk@plt+0xcaf0>
   1def0:	bic	r3, r6, r6, asr #31
   1def4:	ldr	r2, [sp, #16]
   1def8:	cmp	r4, r3
   1defc:	movcs	r8, r4
   1df00:	movcc	r8, r3
   1df04:	sub	r2, r2, fp
   1df08:	cmp	r2, r8
   1df0c:	bls	1d870 <__snprintf_chk@plt+0xc484>
   1df10:	cmp	r9, #0
   1df14:	beq	1de78 <__snprintf_chk@plt+0xca8c>
   1df18:	cmp	r4, r3
   1df1c:	bcs	1df44 <__snprintf_chk@plt+0xcb58>
   1df20:	cmp	sl, #48	; 0x30
   1df24:	sub	r2, r6, r4
   1df28:	moveq	r0, r9
   1df2c:	movne	r0, r9
   1df30:	moveq	r1, sl
   1df34:	movne	r1, #32
   1df38:	add	r6, r9, r2
   1df3c:	bl	112f0 <memset@plt>
   1df40:	mov	r9, r6
   1df44:	ldr	r3, [sp, #20]
   1df48:	mov	r1, r7
   1df4c:	cmp	r3, #0
   1df50:	mov	r2, r4
   1df54:	mov	r0, r9
   1df58:	beq	1ead0 <__snprintf_chk@plt+0xd6e4>
   1df5c:	bl	1d754 <__snprintf_chk@plt+0xc368>
   1df60:	add	r9, r9, r4
   1df64:	b	1de78 <__snprintf_chk@plt+0xca8c>
   1df68:	mov	r3, #0
   1df6c:	str	r3, [sp, #48]	; 0x30
   1df70:	ldr	r2, [sp, #28]
   1df74:	ldr	r3, [r2, #32]
   1df78:	cmp	r3, #0
   1df7c:	blt	1d838 <__snprintf_chk@plt+0xc44c>
   1df80:	ldr	r1, [r2, #36]	; 0x24
   1df84:	cmp	r1, #0
   1df88:	movlt	lr, #1
   1df8c:	blt	1dfa8 <__snprintf_chk@plt+0xcbbc>
   1df90:	ldreq	r3, [sp, #40]	; 0x28
   1df94:	movne	lr, #0
   1df98:	ldrbeq	lr, [r3]
   1df9c:	subeq	lr, lr, #45	; 0x2d
   1dfa0:	clzeq	lr, lr
   1dfa4:	lsreq	lr, lr, #5
   1dfa8:	ldr	r0, [pc, #1984]	; 1e770 <__snprintf_chk@plt+0xd384>
   1dfac:	smull	r3, r2, r0, r1
   1dfb0:	ldr	r3, [pc, #1980]	; 1e774 <__snprintf_chk@plt+0xd388>
   1dfb4:	add	r2, r2, r1
   1dfb8:	smull	r3, ip, r3, r1
   1dfbc:	asr	r3, r1, #31
   1dfc0:	rsb	r2, r3, r2, asr #5
   1dfc4:	add	ip, ip, r1
   1dfc8:	smull	r8, r0, r0, r2
   1dfcc:	add	r0, r0, r2
   1dfd0:	asr	r8, r2, #31
   1dfd4:	rsb	r0, r8, r0, asr #5
   1dfd8:	rsb	r8, r2, r2, lsl #4
   1dfdc:	rsb	r0, r0, r0, lsl #4
   1dfe0:	rsb	r3, r3, ip, asr #11
   1dfe4:	sub	r0, r2, r0, lsl #2
   1dfe8:	ldr	r2, [sp, #48]	; 0x30
   1dfec:	sub	r1, r1, r8, lsl #2
   1dff0:	cmp	r2, #3
   1dff4:	ldrls	pc, [pc, r2, lsl #2]
   1dff8:	b	1eeb0 <__snprintf_chk@plt+0xdac4>
   1dffc:	andeq	lr, r1, r8, lsl #20
   1e000:	andeq	lr, r1, r4, ror #19
   1e004:	andeq	lr, r1, ip, lsr #19
   1e008:	andeq	lr, r1, ip, lsr #20
   1e00c:	bic	r7, r6, r6, asr #31
   1e010:	ldr	r3, [sp, #16]
   1e014:	cmp	r7, #1
   1e018:	movcc	r7, #1
   1e01c:	sub	r3, r3, fp
   1e020:	cmp	r3, r7
   1e024:	bls	1d870 <__snprintf_chk@plt+0xc484>
   1e028:	cmp	r9, #0
   1e02c:	beq	1e064 <__snprintf_chk@plt+0xcc78>
   1e030:	cmp	r6, #1
   1e034:	ble	1e05c <__snprintf_chk@plt+0xcc70>
   1e038:	cmp	sl, #48	; 0x30
   1e03c:	sub	r2, r6, #1
   1e040:	moveq	r0, r9
   1e044:	movne	r0, r9
   1e048:	moveq	r1, sl
   1e04c:	movne	r1, #32
   1e050:	add	r4, r9, r2
   1e054:	bl	112f0 <memset@plt>
   1e058:	mov	r9, r4
   1e05c:	mov	r3, #10
   1e060:	strb	r3, [r9], #1
   1e064:	add	fp, fp, r7
   1e068:	b	1d838 <__snprintf_chk@plt+0xc44c>
   1e06c:	cmp	r7, #69	; 0x45
   1e070:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e074:	ldr	r3, [sp, #28]
   1e078:	mov	r2, #2
   1e07c:	str	r2, [sp, #48]	; 0x30
   1e080:	ldr	r3, [r3, #12]
   1e084:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1e088:	cmp	r7, #69	; 0x45
   1e08c:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e090:	ldr	r3, [sp, #28]
   1e094:	ldr	r3, [r3, #12]
   1e098:	cmp	sl, #48	; 0x30
   1e09c:	cmpne	sl, #45	; 0x2d
   1e0a0:	mov	r2, #2
   1e0a4:	movne	sl, #95	; 0x5f
   1e0a8:	str	r2, [sp, #48]	; 0x30
   1e0ac:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1e0b0:	cmp	r7, #69	; 0x45
   1e0b4:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e0b8:	ldr	r3, [sp, #28]
   1e0bc:	mov	r0, #0
   1e0c0:	mov	r2, #3
   1e0c4:	ldr	r3, [r3, #28]
   1e0c8:	str	r0, [sp, #52]	; 0x34
   1e0cc:	cmn	r3, #1
   1e0d0:	movge	lr, #0
   1e0d4:	movlt	lr, #1
   1e0d8:	add	r3, r3, #1
   1e0dc:	str	r2, [sp, #48]	; 0x30
   1e0e0:	b	1dd00 <__snprintf_chk@plt+0xc914>
   1e0e4:	cmp	r7, #69	; 0x45
   1e0e8:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e0ec:	ldr	r3, [sp, #28]
   1e0f0:	ldr	r3, [r3, #8]
   1e0f4:	b	1e098 <__snprintf_chk@plt+0xccac>
   1e0f8:	cmp	r7, #69	; 0x45
   1e0fc:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e100:	ldr	r3, [sp, #44]	; 0x2c
   1e104:	b	1e098 <__snprintf_chk@plt+0xccac>
   1e108:	ldr	r3, [pc, #1640]	; 1e778 <__snprintf_chk@plt+0xd38c>
   1e10c:	str	r3, [sp, #48]	; 0x30
   1e110:	ldr	r3, [sp, #1196]	; 0x4ac
   1e114:	ldr	r2, [sp, #48]	; 0x30
   1e118:	str	r3, [sp, #12]
   1e11c:	ldr	r3, [sp, #32]
   1e120:	mvn	r1, #0
   1e124:	str	r3, [sp, #8]
   1e128:	ldr	r3, [sp, #36]	; 0x24
   1e12c:	mov	r0, #0
   1e130:	str	r3, [sp, #4]
   1e134:	ldr	r3, [sp, #20]
   1e138:	str	r3, [sp]
   1e13c:	ldr	r3, [sp, #28]
   1e140:	bl	1d794 <__snprintf_chk@plt+0xc3a8>
   1e144:	bic	r3, r6, r6, asr #31
   1e148:	ldr	r2, [sp, #16]
   1e14c:	sub	r8, r2, fp
   1e150:	cmp	r0, r3
   1e154:	movcs	r7, r0
   1e158:	movcc	r7, r3
   1e15c:	cmp	r8, r7
   1e160:	mov	r4, r0
   1e164:	bls	1d870 <__snprintf_chk@plt+0xc484>
   1e168:	cmp	r9, #0
   1e16c:	beq	1e064 <__snprintf_chk@plt+0xcc78>
   1e170:	cmp	r0, r3
   1e174:	bcs	1e19c <__snprintf_chk@plt+0xcdb0>
   1e178:	cmp	sl, #48	; 0x30
   1e17c:	sub	r2, r6, r0
   1e180:	moveq	r1, sl
   1e184:	moveq	r0, r9
   1e188:	movne	r0, r9
   1e18c:	movne	r1, #32
   1e190:	add	r6, r9, r2
   1e194:	bl	112f0 <memset@plt>
   1e198:	mov	r9, r6
   1e19c:	ldr	r3, [sp, #1196]	; 0x4ac
   1e1a0:	mov	r0, r9
   1e1a4:	str	r3, [sp, #12]
   1e1a8:	ldr	r3, [sp, #32]
   1e1ac:	ldr	r2, [sp, #48]	; 0x30
   1e1b0:	str	r3, [sp, #8]
   1e1b4:	ldr	r3, [sp, #36]	; 0x24
   1e1b8:	mov	r1, r8
   1e1bc:	str	r3, [sp, #4]
   1e1c0:	ldr	r3, [sp, #20]
   1e1c4:	add	r9, r9, r4
   1e1c8:	str	r3, [sp]
   1e1cc:	ldr	r3, [sp, #28]
   1e1d0:	bl	1d794 <__snprintf_chk@plt+0xc3a8>
   1e1d4:	b	1e064 <__snprintf_chk@plt+0xcc78>
   1e1d8:	cmp	r7, #69	; 0x45
   1e1dc:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e1e0:	ldr	r3, [sp, #28]
   1e1e4:	mov	r2, #2
   1e1e8:	str	r2, [sp, #48]	; 0x30
   1e1ec:	ldr	r3, [r3]
   1e1f0:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1e1f4:	cmp	r7, #69	; 0x45
   1e1f8:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e1fc:	ldr	r2, [sp, #28]
   1e200:	mov	r1, #2
   1e204:	str	r1, [sp, #48]	; 0x30
   1e208:	ldrd	r2, [r2, #24]
   1e20c:	sub	r3, r3, r2
   1e210:	ldr	r2, [pc, #1412]	; 1e79c <__snprintf_chk@plt+0xd3b0>
   1e214:	add	r3, r3, #7
   1e218:	smull	r1, r2, r2, r3
   1e21c:	add	r2, r2, r3
   1e220:	asr	r3, r3, #31
   1e224:	rsb	r3, r3, r2, asr #2
   1e228:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1e22c:	cmp	r7, #69	; 0x45
   1e230:	beq	1ec00 <__snprintf_chk@plt+0xd814>
   1e234:	cmp	r7, #79	; 0x4f
   1e238:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e23c:	ldr	r3, [sp, #28]
   1e240:	ldr	r2, [pc, #1368]	; 1e7a0 <__snprintf_chk@plt+0xd3b4>
   1e244:	mov	r0, #0
   1e248:	ldr	lr, [r3, #20]
   1e24c:	str	r0, [sp, #52]	; 0x34
   1e250:	add	r3, lr, #1888	; 0x760
   1e254:	cmp	lr, r2
   1e258:	add	r3, r3, #12
   1e25c:	movge	lr, #0
   1e260:	movlt	lr, #1
   1e264:	mov	r2, #4
   1e268:	str	r2, [sp, #48]	; 0x30
   1e26c:	cmp	lr, #0
   1e270:	rsbne	r3, r3, #0
   1e274:	add	r8, sp, #120	; 0x78
   1e278:	add	ip, r8, #10
   1e27c:	mov	r7, r3
   1e280:	b	1e288 <__snprintf_chk@plt+0xce9c>
   1e284:	mov	r7, r2
   1e288:	tst	r0, #1
   1e28c:	subne	r3, ip, #2
   1e290:	sub	r4, ip, #1
   1e294:	movne	r2, #58	; 0x3a
   1e298:	strbne	r2, [ip, #-1]
   1e29c:	movne	ip, r4
   1e2a0:	movne	r4, r3
   1e2a4:	ldr	r3, [pc, #1232]	; 1e77c <__snprintf_chk@plt+0xd390>
   1e2a8:	asrs	r0, r0, #1
   1e2ac:	movne	r1, #1
   1e2b0:	umull	r3, r2, r3, r7
   1e2b4:	moveq	r1, #0
   1e2b8:	lsr	r2, r2, #3
   1e2bc:	cmp	r7, #9
   1e2c0:	orrhi	r1, r1, #1
   1e2c4:	add	r3, r2, r2, lsl #2
   1e2c8:	cmp	r1, #0
   1e2cc:	sub	r3, r7, r3, lsl #1
   1e2d0:	add	r3, r3, #48	; 0x30
   1e2d4:	strb	r3, [ip, #-1]
   1e2d8:	mov	ip, r4
   1e2dc:	bne	1e284 <__snprintf_chk@plt+0xce98>
   1e2e0:	ldr	r3, [sp, #48]	; 0x30
   1e2e4:	cmp	r3, r6
   1e2e8:	movlt	r3, r6
   1e2ec:	cmp	lr, #0
   1e2f0:	bne	1ea50 <__snprintf_chk@plt+0xd664>
   1e2f4:	ldr	r2, [sp, #52]	; 0x34
   1e2f8:	cmp	r2, #0
   1e2fc:	beq	1ddc4 <__snprintf_chk@plt+0xc9d8>
   1e300:	cmp	sl, #45	; 0x2d
   1e304:	beq	1ec0c <__snprintf_chk@plt+0xd820>
   1e308:	mov	r2, #43	; 0x2b
   1e30c:	str	r2, [sp, #52]	; 0x34
   1e310:	add	r7, r8, #10
   1e314:	sub	r7, r7, r4
   1e318:	sub	r2, r3, r7
   1e31c:	sub	r2, r2, #1
   1e320:	str	r2, [sp, #48]	; 0x30
   1e324:	cmp	r2, #0
   1e328:	ldr	r2, [sp, #16]
   1e32c:	sub	r2, r2, fp
   1e330:	ble	1eb08 <__snprintf_chk@plt+0xd71c>
   1e334:	cmp	sl, #95	; 0x5f
   1e338:	beq	1eb94 <__snprintf_chk@plt+0xd7a8>
   1e33c:	cmp	r3, r2
   1e340:	bcs	1d870 <__snprintf_chk@plt+0xc484>
   1e344:	bic	r0, r6, r6, asr #31
   1e348:	cmp	r0, #1
   1e34c:	movcs	r1, r0
   1e350:	movcc	r1, #1
   1e354:	cmp	r1, r2
   1e358:	bcs	1d870 <__snprintf_chk@plt+0xc484>
   1e35c:	cmp	r9, #0
   1e360:	add	fp, fp, r1
   1e364:	beq	1e3dc <__snprintf_chk@plt+0xcff0>
   1e368:	cmp	r0, #1
   1e36c:	movls	r2, #0
   1e370:	movhi	r2, #1
   1e374:	cmp	r3, #0
   1e378:	movne	r2, #0
   1e37c:	cmp	r2, #0
   1e380:	beq	1e3ac <__snprintf_chk@plt+0xcfc0>
   1e384:	sub	r2, r6, #1
   1e388:	cmp	sl, #48	; 0x30
   1e38c:	str	r3, [sp, #56]	; 0x38
   1e390:	mov	r0, r9
   1e394:	add	r8, r9, r2
   1e398:	beq	1ee78 <__snprintf_chk@plt+0xda8c>
   1e39c:	mov	r1, #32
   1e3a0:	bl	112f0 <memset@plt>
   1e3a4:	ldr	r3, [sp, #56]	; 0x38
   1e3a8:	mov	r9, r8
   1e3ac:	ldr	r2, [sp, #52]	; 0x34
   1e3b0:	strb	r2, [r9], #1
   1e3b4:	cmp	r9, #0
   1e3b8:	beq	1e3dc <__snprintf_chk@plt+0xcff0>
   1e3bc:	ldr	r6, [sp, #48]	; 0x30
   1e3c0:	mov	r0, r9
   1e3c4:	mov	r2, r6
   1e3c8:	mov	r1, #48	; 0x30
   1e3cc:	str	r3, [sp, #52]	; 0x34
   1e3d0:	bl	112f0 <memset@plt>
   1e3d4:	ldr	r3, [sp, #52]	; 0x34
   1e3d8:	add	r9, r9, r6
   1e3dc:	ldr	r2, [sp, #48]	; 0x30
   1e3e0:	mov	r6, #0
   1e3e4:	add	fp, fp, r2
   1e3e8:	ldr	r2, [sp, #16]
   1e3ec:	str	r6, [sp, #48]	; 0x30
   1e3f0:	sub	r2, r2, fp
   1e3f4:	b	1ddf4 <__snprintf_chk@plt+0xca08>
   1e3f8:	ldr	r3, [sp, #20]
   1e3fc:	cmp	r8, #0
   1e400:	movne	r3, #0
   1e404:	ldr	r0, [sp, #40]	; 0x28
   1e408:	str	r3, [sp, #20]
   1e40c:	bl	1129c <strlen@plt>
   1e410:	bic	r3, r6, r6, asr #31
   1e414:	ldr	r2, [sp, #16]
   1e418:	sub	r2, r2, fp
   1e41c:	cmp	r0, r3
   1e420:	movcs	r4, r0
   1e424:	movcc	r4, r3
   1e428:	cmp	r2, r4
   1e42c:	mov	r7, r0
   1e430:	bls	1d870 <__snprintf_chk@plt+0xc484>
   1e434:	cmp	r9, #0
   1e438:	beq	1e490 <__snprintf_chk@plt+0xd0a4>
   1e43c:	cmp	r0, r3
   1e440:	bcs	1e468 <__snprintf_chk@plt+0xd07c>
   1e444:	cmp	sl, #48	; 0x30
   1e448:	sub	r2, r6, r0
   1e44c:	moveq	r1, sl
   1e450:	moveq	r0, r9
   1e454:	movne	r0, r9
   1e458:	movne	r1, #32
   1e45c:	add	r6, r9, r2
   1e460:	bl	112f0 <memset@plt>
   1e464:	mov	r9, r6
   1e468:	cmp	r8, #0
   1e46c:	bne	1ede4 <__snprintf_chk@plt+0xd9f8>
   1e470:	ldr	r3, [sp, #20]
   1e474:	mov	r2, r7
   1e478:	cmp	r3, #0
   1e47c:	ldr	r1, [sp, #40]	; 0x28
   1e480:	mov	r0, r9
   1e484:	beq	1eddc <__snprintf_chk@plt+0xd9f0>
   1e488:	bl	1d754 <__snprintf_chk@plt+0xc368>
   1e48c:	add	r9, r9, r7
   1e490:	add	fp, fp, r4
   1e494:	b	1d838 <__snprintf_chk@plt+0xc44c>
   1e498:	cmp	r7, #69	; 0x45
   1e49c:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e4a0:	ldr	r3, [sp, #28]
   1e4a4:	ldr	ip, [pc, #752]	; 1e79c <__snprintf_chk@plt+0xd3b0>
   1e4a8:	ldrd	r2, [r3, #24]
   1e4ac:	add	r2, r2, #6
   1e4b0:	smull	r0, r1, ip, r2
   1e4b4:	add	r0, r1, r2
   1e4b8:	asr	r1, r2, #31
   1e4bc:	rsb	r1, r1, r0, asr #2
   1e4c0:	mov	r0, #2
   1e4c4:	rsb	r1, r1, r1, lsl #3
   1e4c8:	sub	r2, r2, r1
   1e4cc:	sub	r3, r3, r2
   1e4d0:	add	r3, r3, #7
   1e4d4:	str	r0, [sp, #48]	; 0x30
   1e4d8:	smull	r1, r2, ip, r3
   1e4dc:	add	r2, r2, r3
   1e4e0:	asr	r3, r3, #31
   1e4e4:	rsb	r3, r3, r2, asr r0
   1e4e8:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1e4ec:	cmp	r7, #0
   1e4f0:	bne	1ded4 <__snprintf_chk@plt+0xcae8>
   1e4f4:	ldr	r3, [pc, #644]	; 1e780 <__snprintf_chk@plt+0xd394>
   1e4f8:	str	r3, [sp, #48]	; 0x30
   1e4fc:	b	1e110 <__snprintf_chk@plt+0xcd24>
   1e500:	cmp	r7, #0
   1e504:	bne	1ded4 <__snprintf_chk@plt+0xcae8>
   1e508:	ldr	r3, [pc, #628]	; 1e784 <__snprintf_chk@plt+0xd398>
   1e50c:	str	r3, [sp, #48]	; 0x30
   1e510:	b	1e110 <__snprintf_chk@plt+0xcd24>
   1e514:	cmp	r7, #69	; 0x45
   1e518:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e51c:	ldr	r3, [sp, #28]
   1e520:	ldr	r0, [r3, #28]
   1e524:	ldr	r2, [r3, #24]
   1e528:	ldr	r8, [r3, #20]
   1e52c:	sub	r3, r0, r2
   1e530:	str	r2, [sp, #52]	; 0x34
   1e534:	add	r3, r3, #380	; 0x17c
   1e538:	ldr	r2, [pc, #604]	; 1e79c <__snprintf_chk@plt+0xd3b0>
   1e53c:	add	r3, r3, #2
   1e540:	cmp	r8, #0
   1e544:	smull	r1, r2, r2, r3
   1e548:	str	r0, [sp, #48]	; 0x30
   1e54c:	add	r1, r2, r3
   1e550:	asr	r2, r3, #31
   1e554:	rsb	r2, r2, r1, asr #2
   1e558:	movlt	r1, #300	; 0x12c
   1e55c:	rsb	r2, r2, r2, lsl #3
   1e560:	sub	r3, r3, r2
   1e564:	sub	r3, r0, r3
   1e568:	mvnge	r1, #99	; 0x63
   1e56c:	adds	r3, r3, #3
   1e570:	add	r1, r8, r1
   1e574:	bmi	1ec74 <__snprintf_chk@plt+0xd888>
   1e578:	tst	r1, #3
   1e57c:	ldrne	r2, [pc, #524]	; 1e790 <__snprintf_chk@plt+0xd3a4>
   1e580:	bne	1e5c4 <__snprintf_chk@plt+0xd1d8>
   1e584:	ldr	r2, [pc, #512]	; 1e78c <__snprintf_chk@plt+0xd3a0>
   1e588:	smull	r2, ip, r2, r1
   1e58c:	asr	r2, r1, #31
   1e590:	rsb	r0, r2, ip, asr #5
   1e594:	add	r0, r0, r0, lsl #2
   1e598:	add	r0, r0, r0, lsl #2
   1e59c:	cmp	r1, r0, lsl #2
   1e5a0:	ldrne	r2, [pc, #492]	; 1e794 <__snprintf_chk@plt+0xd3a8>
   1e5a4:	bne	1e5c4 <__snprintf_chk@plt+0xd1d8>
   1e5a8:	rsb	r0, r2, ip, asr #7
   1e5ac:	ldr	ip, [pc, #480]	; 1e794 <__snprintf_chk@plt+0xd3a8>
   1e5b0:	add	r0, r0, r0, lsl #2
   1e5b4:	ldr	r2, [pc, #468]	; 1e790 <__snprintf_chk@plt+0xd3a4>
   1e5b8:	add	r0, r0, r0, lsl #2
   1e5bc:	cmp	r1, r0, lsl #4
   1e5c0:	moveq	r2, ip
   1e5c4:	ldr	r1, [sp, #48]	; 0x30
   1e5c8:	sub	ip, r1, r2
   1e5cc:	ldr	r2, [sp, #52]	; 0x34
   1e5d0:	ldr	r1, [pc, #452]	; 1e79c <__snprintf_chk@plt+0xd3b0>
   1e5d4:	sub	r2, ip, r2
   1e5d8:	add	r2, r2, #380	; 0x17c
   1e5dc:	add	r2, r2, #2
   1e5e0:	smull	r0, r1, r1, r2
   1e5e4:	add	r0, r1, r2
   1e5e8:	asr	r1, r2, #31
   1e5ec:	rsb	r1, r1, r0, asr #2
   1e5f0:	rsb	r1, r1, r1, lsl #3
   1e5f4:	sub	r2, r2, r1
   1e5f8:	sub	r2, ip, r2
   1e5fc:	add	r2, r2, #3
   1e600:	cmp	r2, #0
   1e604:	movge	r3, r2
   1e608:	movlt	r2, #0
   1e60c:	movge	r2, #1
   1e610:	cmp	r4, #71	; 0x47
   1e614:	beq	1ed8c <__snprintf_chk@plt+0xd9a0>
   1e618:	cmp	r4, #103	; 0x67
   1e61c:	bne	1ed68 <__snprintf_chk@plt+0xd97c>
   1e620:	ldr	r0, [pc, #356]	; 1e78c <__snprintf_chk@plt+0xd3a0>
   1e624:	smull	r3, r1, r0, r8
   1e628:	asr	r3, r8, #31
   1e62c:	rsb	r3, r3, r1, asr #5
   1e630:	add	r3, r3, r3, lsl #2
   1e634:	add	r3, r3, r3, lsl #2
   1e638:	sub	r1, r8, r3, lsl #2
   1e63c:	add	r1, r1, r2
   1e640:	smull	r3, r0, r0, r1
   1e644:	asr	r3, r1, #31
   1e648:	rsb	r3, r3, r0, asr #5
   1e64c:	add	r3, r3, r3, lsl #2
   1e650:	add	r3, r3, r3, lsl #2
   1e654:	subs	r3, r1, r3, lsl #2
   1e658:	bpl	1deb0 <__snprintf_chk@plt+0xcac4>
   1e65c:	ldr	r1, [pc, #316]	; 1e7a0 <__snprintf_chk@plt+0xd3b4>
   1e660:	sub	r1, r1, r2
   1e664:	cmp	r1, r8
   1e668:	ble	1edcc <__snprintf_chk@plt+0xd9e0>
   1e66c:	mov	r2, #2
   1e670:	rsb	r3, r3, #0
   1e674:	str	r2, [sp, #48]	; 0x30
   1e678:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1e67c:	cmp	r7, #69	; 0x45
   1e680:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e684:	ldr	r3, [sp, #28]
   1e688:	mov	r2, #2
   1e68c:	str	r2, [sp, #48]	; 0x30
   1e690:	ldr	r3, [r3, #8]
   1e694:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1e698:	cmp	r7, #69	; 0x45
   1e69c:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e6a0:	ldr	r3, [sp, #28]
   1e6a4:	mov	r2, #2
   1e6a8:	str	r2, [sp, #48]	; 0x30
   1e6ac:	ldr	r3, [r3, #4]
   1e6b0:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1e6b4:	cmp	r7, #69	; 0x45
   1e6b8:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e6bc:	cmn	r6, #1
   1e6c0:	bne	1ed08 <__snprintf_chk@plt+0xd91c>
   1e6c4:	mov	r6, #9
   1e6c8:	str	r6, [sp, #48]	; 0x30
   1e6cc:	ldr	r3, [sp, #1196]	; 0x4ac
   1e6d0:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1e6d4:	ldrb	r3, [r5, #-1]
   1e6d8:	sub	r7, r5, #1
   1e6dc:	cmp	r3, #37	; 0x25
   1e6e0:	ldr	r3, [sp, #16]
   1e6e4:	sub	r2, r3, fp
   1e6e8:	bic	r3, r6, r6, asr #31
   1e6ec:	bne	1eea8 <__snprintf_chk@plt+0xdabc>
   1e6f0:	cmp	r3, #1
   1e6f4:	movcs	r8, r3
   1e6f8:	movcc	r8, #1
   1e6fc:	mov	r5, r7
   1e700:	mov	r4, #1
   1e704:	b	1df08 <__snprintf_chk@plt+0xcb1c>
   1e708:	cmp	r7, #69	; 0x45
   1e70c:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e710:	mov	r2, #2
   1e714:	ldr	r3, [sp, #44]	; 0x2c
   1e718:	str	r2, [sp, #48]	; 0x30
   1e71c:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1e720:	ldr	r3, [sp, #28]
   1e724:	cmp	r7, #79	; 0x4f
   1e728:	ldr	r3, [r3, #16]
   1e72c:	moveq	r3, #1
   1e730:	streq	r3, [sp, #48]	; 0x30
   1e734:	beq	1dd18 <__snprintf_chk@plt+0xc92c>
   1e738:	add	r2, r3, r3, lsl #2
   1e73c:	mov	r0, #0
   1e740:	add	r3, r3, r2, lsl #1
   1e744:	mov	r2, #1
   1e748:	asr	r3, r3, #5
   1e74c:	str	r0, [sp, #52]	; 0x34
   1e750:	mov	lr, r0
   1e754:	add	r3, r3, #1
   1e758:	str	r2, [sp, #48]	; 0x30
   1e75c:	b	1e274 <__snprintf_chk@plt+0xce88>
   1e760:	andeq	r4, r3, r8, lsl #30
   1e764:	andeq	r4, r2, ip, ror #4
   1e768:	stcleq	12, cr12, [ip], {204}	; 0xcc
   1e76c:	andeq	r2, r0, r0, lsr #10
   1e770:	stmhi	r8, {r0, r3, r7, fp, pc}
   1e774:			; <UNDEFINED> instruction: 0x91a2b3c5
   1e778:	andeq	r2, r2, ip, lsr fp
   1e77c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   1e780:	andeq	r2, r2, r0, lsr fp
   1e784:	andeq	r2, r2, r4, asr #22
   1e788:	andeq	r2, r2, r4, lsr #22
   1e78c:	mvnpl	r8, pc, lsl r5
   1e790:	andeq	r0, r0, sp, ror #2
   1e794:	andeq	r0, r0, lr, ror #2
   1e798:	strbtvs	r6, [r6], -r7, ror #12
   1e79c:	subls	r2, r9, #-1828716544	; 0x93000000
   1e7a0:			; <UNDEFINED> instruction: 0xfffff894
   1e7a4:	bic	r7, r6, r6, asr #31
   1e7a8:	ldr	r3, [sp, #16]
   1e7ac:	cmp	r7, #1
   1e7b0:	movcc	r7, #1
   1e7b4:	sub	r3, r3, fp
   1e7b8:	cmp	r3, r7
   1e7bc:	bls	1d870 <__snprintf_chk@plt+0xc484>
   1e7c0:	cmp	r9, #0
   1e7c4:	beq	1e064 <__snprintf_chk@plt+0xcc78>
   1e7c8:	cmp	r6, #1
   1e7cc:	ble	1e7f4 <__snprintf_chk@plt+0xd408>
   1e7d0:	cmp	sl, #48	; 0x30
   1e7d4:	sub	r2, r6, #1
   1e7d8:	moveq	r0, r9
   1e7dc:	movne	r0, r9
   1e7e0:	moveq	r1, sl
   1e7e4:	movne	r1, #32
   1e7e8:	add	r4, r9, r2
   1e7ec:	bl	112f0 <memset@plt>
   1e7f0:	mov	r9, r4
   1e7f4:	mov	r3, #9
   1e7f8:	strb	r3, [r9], #1
   1e7fc:	b	1e064 <__snprintf_chk@plt+0xcc78>
   1e800:	mov	r3, #0
   1e804:	str	r3, [sp, #52]	; 0x34
   1e808:	ldr	r3, [sp, #52]	; 0x34
   1e80c:	cmp	r8, #0
   1e810:	movne	r3, r8
   1e814:	str	r3, [sp, #52]	; 0x34
   1e818:	ldr	r3, [sp, #20]
   1e81c:	movne	r3, #0
   1e820:	str	r3, [sp, #20]
   1e824:	mov	r4, #112	; 0x70
   1e828:	b	1db98 <__snprintf_chk@plt+0xc7ac>
   1e82c:	cmp	r7, #69	; 0x45
   1e830:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e834:	ldr	r3, [sp, #20]
   1e838:	cmp	r8, #0
   1e83c:	movne	r3, r8
   1e840:	str	r3, [sp, #20]
   1e844:	mov	r3, #0
   1e848:	str	r3, [sp, #52]	; 0x34
   1e84c:	b	1db98 <__snprintf_chk@plt+0xc7ac>
   1e850:	cmp	r7, #69	; 0x45
   1e854:	beq	1ec00 <__snprintf_chk@plt+0xd814>
   1e858:	ldr	r3, [sp, #28]
   1e85c:	mov	r0, #0
   1e860:	ldr	lr, [pc, #-200]	; 1e7a0 <__snprintf_chk@plt+0xd3b4>
   1e864:	ldr	ip, [r3, #20]
   1e868:	ldr	r3, [pc, #-228]	; 1e78c <__snprintf_chk@plt+0xd3a0>
   1e86c:	str	r0, [sp, #52]	; 0x34
   1e870:	smull	r2, r3, r3, ip
   1e874:	asr	r2, ip, #31
   1e878:	rsb	r2, r2, r3, asr #5
   1e87c:	add	r3, r2, #19
   1e880:	add	r2, r2, r2, lsl #2
   1e884:	cmp	r3, r0
   1e888:	add	r2, r2, r2, lsl #2
   1e88c:	movle	r1, #0
   1e890:	sub	r2, ip, r2, lsl #2
   1e894:	movgt	r1, #1
   1e898:	and	r2, r1, r2, lsr #31
   1e89c:	cmp	ip, lr
   1e8a0:	sub	r3, r3, r2
   1e8a4:	mov	r2, #2
   1e8a8:	movge	lr, #0
   1e8ac:	movlt	lr, #1
   1e8b0:	str	r2, [sp, #48]	; 0x30
   1e8b4:	b	1dd00 <__snprintf_chk@plt+0xc914>
   1e8b8:	cmp	r7, #69	; 0x45
   1e8bc:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e8c0:	ldr	r3, [sp, #28]
   1e8c4:	mov	r2, #1
   1e8c8:	str	r2, [sp, #48]	; 0x30
   1e8cc:	ldr	r3, [r3, #24]
   1e8d0:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1e8d4:	cmp	r7, #69	; 0x45
   1e8d8:	beq	1ded4 <__snprintf_chk@plt+0xcae8>
   1e8dc:	ldr	r3, [sp, #28]
   1e8e0:	mov	r0, #0
   1e8e4:	mov	r2, #2
   1e8e8:	ldr	r3, [r3, #16]
   1e8ec:	str	r0, [sp, #52]	; 0x34
   1e8f0:	cmn	r3, #1
   1e8f4:	movge	lr, #0
   1e8f8:	movlt	lr, #1
   1e8fc:	add	r3, r3, #1
   1e900:	str	r2, [sp, #48]	; 0x30
   1e904:	b	1dd00 <__snprintf_chk@plt+0xc914>
   1e908:	bic	r3, r6, r6, asr #31
   1e90c:	ldr	r2, [sp, #16]
   1e910:	cmp	r3, #1
   1e914:	movcs	r8, r3
   1e918:	movcc	r8, #1
   1e91c:	cmp	r7, #0
   1e920:	sub	r2, r2, fp
   1e924:	bne	1ee1c <__snprintf_chk@plt+0xda30>
   1e928:	cmp	r8, r2
   1e92c:	bcs	1d870 <__snprintf_chk@plt+0xc484>
   1e930:	cmp	r9, #0
   1e934:	beq	1de78 <__snprintf_chk@plt+0xca8c>
   1e938:	cmp	r6, #1
   1e93c:	ble	1e964 <__snprintf_chk@plt+0xd578>
   1e940:	sub	r2, r6, #1
   1e944:	cmp	sl, #48	; 0x30
   1e948:	add	r7, r9, r2
   1e94c:	beq	1ee3c <__snprintf_chk@plt+0xda50>
   1e950:	mov	r0, r9
   1e954:	mov	r1, #32
   1e958:	bl	112f0 <memset@plt>
   1e95c:	ldrb	r4, [r5]
   1e960:	mov	r9, r7
   1e964:	strb	r4, [r9], #1
   1e968:	b	1de78 <__snprintf_chk@plt+0xca8c>
   1e96c:	ldrb	r3, [r5, #1]
   1e970:	add	r2, r5, #1
   1e974:	cmp	r3, #58	; 0x3a
   1e978:	beq	1edf8 <__snprintf_chk@plt+0xda0c>
   1e97c:	mov	r1, #1
   1e980:	str	r1, [sp, #48]	; 0x30
   1e984:	cmp	r3, #122	; 0x7a
   1e988:	moveq	r5, r2
   1e98c:	beq	1df70 <__snprintf_chk@plt+0xcb84>
   1e990:	b	1ded4 <__snprintf_chk@plt+0xcae8>
   1e994:	mov	r3, #1
   1e998:	str	r3, [sp, #52]	; 0x34
   1e99c:	b	1e808 <__snprintf_chk@plt+0xd41c>
   1e9a0:	ldr	r3, [pc, #-544]	; 1e788 <__snprintf_chk@plt+0xd39c>
   1e9a4:	str	r3, [sp, #48]	; 0x30
   1e9a8:	b	1e110 <__snprintf_chk@plt+0xcd24>
   1e9ac:	rsb	r2, r3, r3, lsl #5
   1e9b0:	add	r0, r0, r0, lsl #2
   1e9b4:	add	r3, r3, r2, lsl #2
   1e9b8:	add	r0, r0, r0, lsl #2
   1e9bc:	add	ip, r3, r3, lsl #2
   1e9c0:	mov	r2, #1
   1e9c4:	lsl	r3, r0, #2
   1e9c8:	add	r3, r3, ip, lsl #4
   1e9cc:	str	r2, [sp, #52]	; 0x34
   1e9d0:	mov	r2, #9
   1e9d4:	add	r3, r3, r1
   1e9d8:	mov	r0, #20
   1e9dc:	str	r2, [sp, #48]	; 0x30
   1e9e0:	b	1dd00 <__snprintf_chk@plt+0xc914>
   1e9e4:	add	r3, r3, r3, lsl #2
   1e9e8:	mov	r2, #1
   1e9ec:	add	r3, r3, r3, lsl #2
   1e9f0:	str	r2, [sp, #52]	; 0x34
   1e9f4:	mov	r2, #6
   1e9f8:	add	r3, r0, r3, lsl #2
   1e9fc:	str	r2, [sp, #48]	; 0x30
   1ea00:	mov	r0, #4
   1ea04:	b	1dd00 <__snprintf_chk@plt+0xc914>
   1ea08:	add	r3, r3, r3, lsl #2
   1ea0c:	mov	r2, #1
   1ea10:	add	r3, r3, r3, lsl #2
   1ea14:	str	r2, [sp, #52]	; 0x34
   1ea18:	mov	r2, #5
   1ea1c:	add	r3, r0, r3, lsl #2
   1ea20:	str	r2, [sp, #48]	; 0x30
   1ea24:	mov	r0, #0
   1ea28:	b	1dd00 <__snprintf_chk@plt+0xc914>
   1ea2c:	cmp	r1, #0
   1ea30:	bne	1e9ac <__snprintf_chk@plt+0xd5c0>
   1ea34:	cmp	r0, #0
   1ea38:	bne	1e9e4 <__snprintf_chk@plt+0xd5f8>
   1ea3c:	mov	r2, #1
   1ea40:	str	r2, [sp, #52]	; 0x34
   1ea44:	mov	r2, #3
   1ea48:	str	r2, [sp, #48]	; 0x30
   1ea4c:	b	1dd00 <__snprintf_chk@plt+0xc914>
   1ea50:	cmp	sl, #45	; 0x2d
   1ea54:	movne	r2, #45	; 0x2d
   1ea58:	strne	r2, [sp, #52]	; 0x34
   1ea5c:	bne	1e310 <__snprintf_chk@plt+0xcf24>
   1ea60:	bic	r1, r6, r6, asr #31
   1ea64:	ldr	r2, [sp, #16]
   1ea68:	cmp	r1, #1
   1ea6c:	movcs	r7, r1
   1ea70:	movcc	r7, #1
   1ea74:	sub	r2, r2, fp
   1ea78:	cmp	r2, r7
   1ea7c:	str	r1, [sp, #48]	; 0x30
   1ea80:	bls	1d870 <__snprintf_chk@plt+0xc484>
   1ea84:	cmp	r9, #0
   1ea88:	beq	1eaac <__snprintf_chk@plt+0xd6c0>
   1ea8c:	cmp	r1, #1
   1ea90:	movls	r2, #0
   1ea94:	movhi	r2, #1
   1ea98:	cmp	r3, #0
   1ea9c:	movne	r2, #0
   1eaa0:	cmp	r2, #0
   1eaa4:	bne	1ed3c <__snprintf_chk@plt+0xd950>
   1eaa8:	strb	sl, [r9], #1
   1eaac:	ldr	r2, [sp, #16]
   1eab0:	add	fp, fp, r7
   1eab4:	add	r7, r8, #10
   1eab8:	sub	r7, r7, r4
   1eabc:	sub	r2, r2, fp
   1eac0:	mov	sl, #45	; 0x2d
   1eac4:	b	1ddf4 <__snprintf_chk@plt+0xca08>
   1eac8:	bl	1111c <memcpy@plt>
   1eacc:	b	1de74 <__snprintf_chk@plt+0xca88>
   1ead0:	bl	1111c <memcpy@plt>
   1ead4:	b	1df60 <__snprintf_chk@plt+0xcb74>
   1ead8:	bl	1111c <memcpy@plt>
   1eadc:	ldr	r3, [sp, #20]
   1eae0:	b	1dc80 <__snprintf_chk@plt+0xc894>
   1eae4:	sub	r1, r8, #3
   1eae8:	mov	r2, r4
   1eaec:	mov	r0, r9
   1eaf0:	str	r3, [sp, #20]
   1eaf4:	bl	1d714 <__snprintf_chk@plt+0xc328>
   1eaf8:	ldr	r3, [sp, #20]
   1eafc:	b	1dc80 <__snprintf_chk@plt+0xc894>
   1eb00:	mov	fp, r3
   1eb04:	b	1d848 <__snprintf_chk@plt+0xc45c>
   1eb08:	bic	r1, r6, r6, asr #31
   1eb0c:	cmp	r1, #1
   1eb10:	movcs	r8, r1
   1eb14:	movcc	r8, #1
   1eb18:	cmp	r8, r2
   1eb1c:	str	r1, [sp, #48]	; 0x30
   1eb20:	bcs	1d870 <__snprintf_chk@plt+0xc484>
   1eb24:	cmp	r9, #0
   1eb28:	beq	1eb7c <__snprintf_chk@plt+0xd790>
   1eb2c:	cmp	r1, #1
   1eb30:	movls	r2, #0
   1eb34:	movhi	r2, #1
   1eb38:	cmp	r3, #0
   1eb3c:	movne	r2, #0
   1eb40:	cmp	r2, #0
   1eb44:	beq	1eb74 <__snprintf_chk@plt+0xd788>
   1eb48:	sub	r2, r6, #1
   1eb4c:	add	r1, r9, r2
   1eb50:	cmp	sl, #48	; 0x30
   1eb54:	str	r1, [sp, #56]	; 0x38
   1eb58:	str	r3, [sp, #60]	; 0x3c
   1eb5c:	mov	r0, r9
   1eb60:	beq	1ee28 <__snprintf_chk@plt+0xda3c>
   1eb64:	mov	r1, #32
   1eb68:	bl	112f0 <memset@plt>
   1eb6c:	ldr	r9, [sp, #56]	; 0x38
   1eb70:	ldr	r3, [sp, #60]	; 0x3c
   1eb74:	ldr	r2, [sp, #52]	; 0x34
   1eb78:	strb	r2, [r9], #1
   1eb7c:	ldr	r2, [sp, #16]
   1eb80:	add	fp, fp, r8
   1eb84:	sub	r2, r2, fp
   1eb88:	b	1ddf4 <__snprintf_chk@plt+0xca08>
   1eb8c:	mov	r1, #0
   1eb90:	str	r1, [sp, #52]	; 0x34
   1eb94:	ldr	r7, [sp, #48]	; 0x30
   1eb98:	cmp	r7, r2
   1eb9c:	bcs	1d870 <__snprintf_chk@plt+0xc484>
   1eba0:	cmp	r9, #0
   1eba4:	beq	1ebc4 <__snprintf_chk@plt+0xd7d8>
   1eba8:	mov	r0, r9
   1ebac:	mov	r2, r7
   1ebb0:	mov	r1, #32
   1ebb4:	str	r3, [sp, #56]	; 0x38
   1ebb8:	bl	112f0 <memset@plt>
   1ebbc:	ldr	r3, [sp, #56]	; 0x38
   1ebc0:	add	r9, r9, r7
   1ebc4:	ldr	r2, [sp, #48]	; 0x30
   1ebc8:	cmp	r2, r6
   1ebcc:	add	fp, fp, r2
   1ebd0:	sublt	r6, r6, r2
   1ebd4:	ldr	r2, [sp, #52]	; 0x34
   1ebd8:	movge	r6, #0
   1ebdc:	cmp	r2, #0
   1ebe0:	ldr	r2, [sp, #16]
   1ebe4:	sub	r2, r2, fp
   1ebe8:	bne	1ec14 <__snprintf_chk@plt+0xd828>
   1ebec:	add	r7, r8, #10
   1ebf0:	sub	r7, r7, r4
   1ebf4:	str	r6, [sp, #48]	; 0x30
   1ebf8:	mov	sl, #95	; 0x5f
   1ebfc:	b	1ddf4 <__snprintf_chk@plt+0xca08>
   1ec00:	mov	r3, #0
   1ec04:	str	r3, [sp, #48]	; 0x30
   1ec08:	b	1dd18 <__snprintf_chk@plt+0xc92c>
   1ec0c:	mov	sl, #43	; 0x2b
   1ec10:	b	1ea60 <__snprintf_chk@plt+0xd674>
   1ec14:	cmp	r6, #1
   1ec18:	movcs	sl, r6
   1ec1c:	movcc	sl, #1
   1ec20:	cmp	sl, r2
   1ec24:	bcs	1d870 <__snprintf_chk@plt+0xc484>
   1ec28:	cmp	r9, #0
   1ec2c:	beq	1ec54 <__snprintf_chk@plt+0xd868>
   1ec30:	cmp	r6, #1
   1ec34:	movls	r2, #0
   1ec38:	movhi	r2, #1
   1ec3c:	cmp	r3, #0
   1ec40:	movne	r2, #0
   1ec44:	cmp	r2, #0
   1ec48:	bne	1ee54 <__snprintf_chk@plt+0xda68>
   1ec4c:	ldr	r2, [sp, #52]	; 0x34
   1ec50:	strb	r2, [r9], #1
   1ec54:	ldr	r2, [sp, #16]
   1ec58:	add	fp, fp, sl
   1ec5c:	add	r7, r8, #10
   1ec60:	sub	r7, r7, r4
   1ec64:	sub	r2, r2, fp
   1ec68:	str	r6, [sp, #48]	; 0x30
   1ec6c:	mov	sl, #95	; 0x5f
   1ec70:	b	1ddf4 <__snprintf_chk@plt+0xca08>
   1ec74:	sub	r0, r1, #1
   1ec78:	tst	r0, #3
   1ec7c:	ldrne	r1, [pc, #-1268]	; 1e790 <__snprintf_chk@plt+0xd3a4>
   1ec80:	bne	1ecc4 <__snprintf_chk@plt+0xd8d8>
   1ec84:	ldr	r3, [pc, #-1280]	; 1e78c <__snprintf_chk@plt+0xd3a0>
   1ec88:	smull	r3, r2, r3, r0
   1ec8c:	asr	r3, r0, #31
   1ec90:	rsb	r3, r3, r2, asr #5
   1ec94:	add	r3, r3, r3, lsl #2
   1ec98:	add	r3, r3, r3, lsl #2
   1ec9c:	cmp	r0, r3, lsl #2
   1eca0:	ldrne	r1, [pc, #-1300]	; 1e794 <__snprintf_chk@plt+0xd3a8>
   1eca4:	bne	1ecc4 <__snprintf_chk@plt+0xd8d8>
   1eca8:	mov	r1, #400	; 0x190
   1ecac:	bl	20f70 <__snprintf_chk@plt+0xfb84>
   1ecb0:	ldr	r3, [pc, #-1320]	; 1e790 <__snprintf_chk@plt+0xd3a4>
   1ecb4:	ldr	r2, [pc, #-1320]	; 1e794 <__snprintf_chk@plt+0xd3a8>
   1ecb8:	cmp	r1, #0
   1ecbc:	movne	r1, r3
   1ecc0:	moveq	r1, r2
   1ecc4:	ldr	r3, [sp, #48]	; 0x30
   1ecc8:	mvn	r2, #0
   1eccc:	add	ip, r3, r1
   1ecd0:	ldr	r3, [sp, #52]	; 0x34
   1ecd4:	ldr	r1, [pc, #-1344]	; 1e79c <__snprintf_chk@plt+0xd3b0>
   1ecd8:	sub	r3, ip, r3
   1ecdc:	add	r3, r3, #380	; 0x17c
   1ece0:	add	r3, r3, #2
   1ece4:	smull	r0, r1, r1, r3
   1ece8:	add	r0, r1, r3
   1ecec:	asr	r1, r3, #31
   1ecf0:	rsb	r1, r1, r0, asr #2
   1ecf4:	rsb	r1, r1, r1, lsl #3
   1ecf8:	sub	r3, r3, r1
   1ecfc:	sub	r3, ip, r3
   1ed00:	add	r3, r3, #3
   1ed04:	b	1e610 <__snprintf_chk@plt+0xd224>
   1ed08:	cmp	r6, #8
   1ed0c:	bgt	1ee8c <__snprintf_chk@plt+0xdaa0>
   1ed10:	ldr	r3, [sp, #1196]	; 0x4ac
   1ed14:	mov	r2, r6
   1ed18:	ldr	r1, [pc, #-1416]	; 1e798 <__snprintf_chk@plt+0xd3ac>
   1ed1c:	add	r2, r2, #1
   1ed20:	cmp	r2, #9
   1ed24:	smull	r0, r1, r1, r3
   1ed28:	asr	r3, r3, #31
   1ed2c:	rsb	r3, r3, r1, asr #2
   1ed30:	bne	1ed18 <__snprintf_chk@plt+0xd92c>
   1ed34:	str	r6, [sp, #48]	; 0x30
   1ed38:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1ed3c:	str	r3, [sp, #56]	; 0x38
   1ed40:	sub	r3, r6, #1
   1ed44:	mov	r2, r3
   1ed48:	mov	r0, r9
   1ed4c:	mov	r1, #32
   1ed50:	str	r3, [sp, #52]	; 0x34
   1ed54:	bl	112f0 <memset@plt>
   1ed58:	ldr	r3, [sp, #52]	; 0x34
   1ed5c:	add	r9, r9, r3
   1ed60:	ldr	r3, [sp, #56]	; 0x38
   1ed64:	b	1eaa8 <__snprintf_chk@plt+0xd6bc>
   1ed68:	ldr	r2, [pc, #-1492]	; 1e79c <__snprintf_chk@plt+0xd3b0>
   1ed6c:	smull	r1, r2, r2, r3
   1ed70:	add	r2, r2, r3
   1ed74:	asr	r3, r3, #31
   1ed78:	rsb	r3, r3, r2, asr #2
   1ed7c:	mov	r2, #2
   1ed80:	add	r3, r3, #1
   1ed84:	str	r2, [sp, #48]	; 0x30
   1ed88:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1ed8c:	ldr	lr, [pc, #-1524]	; 1e7a0 <__snprintf_chk@plt+0xd3b4>
   1ed90:	add	r3, r8, #1888	; 0x760
   1ed94:	sub	lr, lr, r2
   1ed98:	add	r3, r3, #12
   1ed9c:	cmp	r8, lr
   1eda0:	mov	r0, #0
   1eda4:	add	r3, r3, r2
   1eda8:	mov	r2, #4
   1edac:	movge	lr, #0
   1edb0:	movlt	lr, #1
   1edb4:	str	r0, [sp, #52]	; 0x34
   1edb8:	str	r2, [sp, #48]	; 0x30
   1edbc:	b	1dd00 <__snprintf_chk@plt+0xc914>
   1edc0:	ldr	r1, [pc, #-1576]	; 1e7a0 <__snprintf_chk@plt+0xd3b4>
   1edc4:	cmp	r2, r1
   1edc8:	blt	1e66c <__snprintf_chk@plt+0xd280>
   1edcc:	mov	r2, #2
   1edd0:	add	r3, r3, #100	; 0x64
   1edd4:	str	r2, [sp, #48]	; 0x30
   1edd8:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1eddc:	bl	1111c <memcpy@plt>
   1ede0:	b	1e48c <__snprintf_chk@plt+0xd0a0>
   1ede4:	mov	r2, r7
   1ede8:	ldr	r1, [sp, #40]	; 0x28
   1edec:	mov	r0, r9
   1edf0:	bl	1d714 <__snprintf_chk@plt+0xc328>
   1edf4:	b	1e48c <__snprintf_chk@plt+0xd0a0>
   1edf8:	add	r1, r5, #2
   1edfc:	mov	r0, #1
   1ee00:	mov	r2, r1
   1ee04:	ldrb	r3, [r1], #1
   1ee08:	add	r0, r0, #1
   1ee0c:	cmp	r3, #58	; 0x3a
   1ee10:	beq	1ee00 <__snprintf_chk@plt+0xda14>
   1ee14:	str	r0, [sp, #48]	; 0x30
   1ee18:	b	1e984 <__snprintf_chk@plt+0xd598>
   1ee1c:	mov	r7, r5
   1ee20:	mov	r4, #1
   1ee24:	b	1df08 <__snprintf_chk@plt+0xcb1c>
   1ee28:	mov	r1, sl
   1ee2c:	ldr	r9, [sp, #56]	; 0x38
   1ee30:	bl	112f0 <memset@plt>
   1ee34:	ldr	r3, [sp, #60]	; 0x3c
   1ee38:	b	1eb74 <__snprintf_chk@plt+0xd788>
   1ee3c:	mov	r0, r9
   1ee40:	mov	r1, sl
   1ee44:	bl	112f0 <memset@plt>
   1ee48:	mov	r9, r7
   1ee4c:	ldrb	r4, [r5]
   1ee50:	b	1e964 <__snprintf_chk@plt+0xd578>
   1ee54:	sub	r7, r6, #1
   1ee58:	mov	r0, r9
   1ee5c:	mov	r2, r7
   1ee60:	mov	r1, #32
   1ee64:	str	r3, [sp, #48]	; 0x30
   1ee68:	add	r9, r9, r7
   1ee6c:	bl	112f0 <memset@plt>
   1ee70:	ldr	r3, [sp, #48]	; 0x30
   1ee74:	b	1ec4c <__snprintf_chk@plt+0xd860>
   1ee78:	mov	r1, sl
   1ee7c:	bl	112f0 <memset@plt>
   1ee80:	mov	r9, r8
   1ee84:	ldr	r3, [sp, #56]	; 0x38
   1ee88:	b	1e3ac <__snprintf_chk@plt+0xcfc0>
   1ee8c:	ldr	r3, [sp, #1196]	; 0x4ac
   1ee90:	str	r6, [sp, #48]	; 0x30
   1ee94:	b	1dcf4 <__snprintf_chk@plt+0xc908>
   1ee98:	bl	11158 <__stack_chk_fail@plt>
   1ee9c:	mov	r3, #0
   1eea0:	str	r3, [sp, #48]	; 0x30
   1eea4:	b	1dd2c <__snprintf_chk@plt+0xc940>
   1eea8:	mov	r5, r7
   1eeac:	b	1ded4 <__snprintf_chk@plt+0xcae8>
   1eeb0:	ldrb	r3, [r5]
   1eeb4:	mov	r7, r5
   1eeb8:	b	1e6dc <__snprintf_chk@plt+0xd2f0>
   1eebc:	push	{r4, r5, lr}
   1eec0:	sub	sp, sp, #28
   1eec4:	ldr	r4, [pc, #72]	; 1ef14 <__snprintf_chk@plt+0xdb28>
   1eec8:	ldr	ip, [sp, #44]	; 0x2c
   1eecc:	ldr	r5, [sp, #40]	; 0x28
   1eed0:	ldr	lr, [r4]
   1eed4:	str	ip, [sp, #12]
   1eed8:	str	lr, [sp, #20]
   1eedc:	mov	ip, #0
   1eee0:	add	lr, sp, #19
   1eee4:	str	r5, [sp, #8]
   1eee8:	str	ip, [sp]
   1eeec:	str	lr, [sp, #4]
   1eef0:	strb	ip, [sp, #19]
   1eef4:	bl	1d794 <__snprintf_chk@plt+0xc3a8>
   1eef8:	ldr	r2, [sp, #20]
   1eefc:	ldr	r3, [r4]
   1ef00:	cmp	r2, r3
   1ef04:	bne	1ef10 <__snprintf_chk@plt+0xdb24>
   1ef08:	add	sp, sp, #28
   1ef0c:	pop	{r4, r5, pc}
   1ef10:	bl	11158 <__stack_chk_fail@plt>
   1ef14:	andeq	r4, r3, r8, lsl #30
   1ef18:	ldr	r3, [r0]
   1ef1c:	orr	r3, r3, #32
   1ef20:	str	r3, [r0]
   1ef24:	bx	lr
   1ef28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ef2c:	mov	r9, r2
   1ef30:	ldr	r2, [pc, #3592]	; 1fd40 <__snprintf_chk@plt+0xe954>
   1ef34:	add	fp, sp, #32
   1ef38:	sub	sp, sp, #540	; 0x21c
   1ef3c:	ldr	ip, [r2]
   1ef40:	str	r0, [fp, #-504]	; 0xfffffe08
   1ef44:	str	r1, [fp, #-532]	; 0xfffffdec
   1ef48:	mov	r0, r9
   1ef4c:	sub	r2, fp, #484	; 0x1e4
   1ef50:	sub	r1, fp, #364	; 0x16c
   1ef54:	mov	r4, r3
   1ef58:	str	ip, [fp, #-40]	; 0xffffffd8
   1ef5c:	bl	1fe78 <__snprintf_chk@plt+0xea8c>
   1ef60:	cmp	r0, #0
   1ef64:	blt	1f53c <__snprintf_chk@plt+0xe150>
   1ef68:	sub	r1, fp, #484	; 0x1e4
   1ef6c:	mov	r0, r4
   1ef70:	bl	1fd44 <__snprintf_chk@plt+0xe958>
   1ef74:	cmp	r0, #0
   1ef78:	blt	1faf8 <__snprintf_chk@plt+0xe70c>
   1ef7c:	ldr	r2, [fp, #-356]	; 0xfffffe9c
   1ef80:	ldr	r3, [fp, #-352]	; 0xfffffea0
   1ef84:	adds	r2, r2, #7
   1ef88:	mvncs	r2, #0
   1ef8c:	adds	r3, r3, r2
   1ef90:	bcs	1f530 <__snprintf_chk@plt+0xe144>
   1ef94:	mov	r0, #6
   1ef98:	adds	r0, r3, r0
   1ef9c:	bcs	1f530 <__snprintf_chk@plt+0xe144>
   1efa0:	cmp	r0, #4000	; 0xfa0
   1efa4:	bcc	1f1d4 <__snprintf_chk@plt+0xdde8>
   1efa8:	cmn	r0, #1
   1efac:	beq	1f530 <__snprintf_chk@plt+0xe144>
   1efb0:	bl	1120c <malloc@plt>
   1efb4:	subs	r3, r0, #0
   1efb8:	str	r3, [fp, #-516]	; 0xfffffdfc
   1efbc:	beq	1f530 <__snprintf_chk@plt+0xe144>
   1efc0:	str	r3, [fp, #-536]	; 0xfffffde8
   1efc4:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1efc8:	ldr	sl, [fp, #-360]	; 0xfffffe98
   1efcc:	cmp	r3, #0
   1efd0:	ldr	r5, [fp, #-504]	; 0xfffffe08
   1efd4:	ldrne	r3, [fp, #-532]	; 0xfffffdec
   1efd8:	ldreq	r6, [fp, #-504]	; 0xfffffe08
   1efdc:	mov	r4, #0
   1efe0:	ldrne	r6, [r3]
   1efe4:	mov	r3, r5
   1efe8:	ldr	r5, [sl]
   1efec:	str	r4, [fp, #-528]	; 0xfffffdf0
   1eff0:	cmp	r5, r9
   1eff4:	beq	1f44c <__snprintf_chk@plt+0xe060>
   1eff8:	sub	r5, r5, r9
   1effc:	adds	r2, r4, r5
   1f000:	mov	r7, r2
   1f004:	bcs	1f454 <__snprintf_chk@plt+0xe068>
   1f008:	cmp	r6, r2
   1f00c:	bcs	1f080 <__snprintf_chk@plt+0xdc94>
   1f010:	cmp	r6, #0
   1f014:	bne	1f544 <__snprintf_chk@plt+0xe158>
   1f018:	cmp	r2, #12
   1f01c:	movls	r6, #12
   1f020:	bhi	1f554 <__snprintf_chk@plt+0xe168>
   1f024:	ldr	r2, [fp, #-504]	; 0xfffffe08
   1f028:	cmp	r3, r2
   1f02c:	cmpne	r3, #0
   1f030:	sub	r8, r3, r2
   1f034:	clz	r8, r8
   1f038:	lsr	r8, r8, #5
   1f03c:	bne	1f4e8 <__snprintf_chk@plt+0xe0fc>
   1f040:	mov	r0, r6
   1f044:	str	r3, [fp, #-508]	; 0xfffffe04
   1f048:	bl	1120c <malloc@plt>
   1f04c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1f050:	subs	ip, r0, #0
   1f054:	beq	1f90c <__snprintf_chk@plt+0xe520>
   1f058:	cmp	r4, #0
   1f05c:	moveq	r8, #0
   1f060:	cmp	r8, #0
   1f064:	moveq	r3, ip
   1f068:	beq	1f080 <__snprintf_chk@plt+0xdc94>
   1f06c:	mov	r1, r3
   1f070:	mov	r2, r4
   1f074:	str	ip, [fp, #-508]	; 0xfffffe04
   1f078:	bl	1111c <memcpy@plt>
   1f07c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1f080:	add	r0, r3, r4
   1f084:	mov	r2, r5
   1f088:	mov	r1, r9
   1f08c:	str	r3, [fp, #-508]	; 0xfffffe04
   1f090:	bl	1111c <memcpy@plt>
   1f094:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1f098:	ldr	r2, [fp, #-364]	; 0xfffffe94
   1f09c:	ldr	r1, [fp, #-528]	; 0xfffffdf0
   1f0a0:	cmp	r2, r1
   1f0a4:	beq	1fbe0 <__snprintf_chk@plt+0xe7f4>
   1f0a8:	ldrb	r1, [sl, #36]	; 0x24
   1f0ac:	ldr	r2, [sl, #40]	; 0x28
   1f0b0:	cmp	r1, #37	; 0x25
   1f0b4:	beq	1f394 <__snprintf_chk@plt+0xdfa8>
   1f0b8:	cmn	r2, #1
   1f0bc:	beq	1fd3c <__snprintf_chk@plt+0xe950>
   1f0c0:	ldr	r9, [fp, #-480]	; 0xfffffe20
   1f0c4:	cmp	r1, #110	; 0x6e
   1f0c8:	add	r1, r9, r2, lsl #4
   1f0cc:	ldr	r5, [r9, r2, lsl #4]
   1f0d0:	beq	1f50c <__snprintf_chk@plt+0xe120>
   1f0d4:	ldr	r2, [sl, #8]
   1f0d8:	ldr	r0, [fp, #-516]	; 0xfffffdfc
   1f0dc:	tst	r2, #1
   1f0e0:	mov	r1, #37	; 0x25
   1f0e4:	strb	r1, [r0]
   1f0e8:	ldrne	r0, [fp, #-516]	; 0xfffffdfc
   1f0ec:	movne	r1, #39	; 0x27
   1f0f0:	addne	r4, r0, #2
   1f0f4:	strbne	r1, [r0, #1]
   1f0f8:	addeq	r4, r0, #1
   1f0fc:	tst	r2, #2
   1f100:	movne	r1, #45	; 0x2d
   1f104:	strbne	r1, [r4], #1
   1f108:	tst	r2, #4
   1f10c:	movne	r1, #43	; 0x2b
   1f110:	strbne	r1, [r4], #1
   1f114:	tst	r2, #8
   1f118:	movne	r1, #32
   1f11c:	strbne	r1, [r4], #1
   1f120:	tst	r2, #16
   1f124:	movne	r1, #35	; 0x23
   1f128:	strbne	r1, [r4], #1
   1f12c:	tst	r2, #64	; 0x40
   1f130:	movne	r1, #73	; 0x49
   1f134:	strbne	r1, [r4], #1
   1f138:	tst	r2, #32
   1f13c:	movne	r2, #48	; 0x30
   1f140:	strbne	r2, [r4], #1
   1f144:	ldr	r1, [sl, #12]
   1f148:	ldr	r8, [sl, #16]
   1f14c:	cmp	r1, r8
   1f150:	beq	1f170 <__snprintf_chk@plt+0xdd84>
   1f154:	sub	r8, r8, r1
   1f158:	mov	r0, r4
   1f15c:	mov	r2, r8
   1f160:	str	r3, [fp, #-508]	; 0xfffffe04
   1f164:	bl	1111c <memcpy@plt>
   1f168:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1f16c:	add	r4, r4, r8
   1f170:	ldr	r1, [sl, #24]
   1f174:	ldr	r8, [sl, #28]
   1f178:	cmp	r1, r8
   1f17c:	beq	1f19c <__snprintf_chk@plt+0xddb0>
   1f180:	sub	r8, r8, r1
   1f184:	mov	r0, r4
   1f188:	mov	r2, r8
   1f18c:	str	r3, [fp, #-508]	; 0xfffffe04
   1f190:	bl	1111c <memcpy@plt>
   1f194:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1f198:	add	r4, r4, r8
   1f19c:	sub	r2, r5, #7
   1f1a0:	cmp	r2, #9
   1f1a4:	ldrls	pc, [pc, r2, lsl #2]
   1f1a8:	b	1f204 <__snprintf_chk@plt+0xde18>
   1f1ac:	strdeq	pc, [r1], -ip
   1f1b0:	strdeq	pc, [r1], -ip
   1f1b4:	strdeq	pc, [r1], -r4
   1f1b8:	strdeq	pc, [r1], -r4
   1f1bc:	andeq	pc, r1, r4, lsl #4
   1f1c0:	andeq	pc, r1, r4, ror #10
   1f1c4:	andeq	pc, r1, r4, lsl #4
   1f1c8:	strdeq	pc, [r1], -ip
   1f1cc:	andeq	pc, r1, r4, lsl #4
   1f1d0:	strdeq	pc, [r1], -ip
   1f1d4:	add	r3, r3, #13
   1f1d8:	bic	r3, r3, #7
   1f1dc:	sub	sp, sp, r3
   1f1e0:	add	r3, sp, #32
   1f1e4:	str	r3, [fp, #-516]	; 0xfffffdfc
   1f1e8:	mov	r3, #0
   1f1ec:	str	r3, [fp, #-536]	; 0xfffffde8
   1f1f0:	b	1efc4 <__snprintf_chk@plt+0xdbd8>
   1f1f4:	mov	r2, #108	; 0x6c
   1f1f8:	strb	r2, [r4], #1
   1f1fc:	mov	r2, #108	; 0x6c
   1f200:	strb	r2, [r4], #1
   1f204:	ldrb	r2, [sl, #36]	; 0x24
   1f208:	mov	r1, #0
   1f20c:	strb	r1, [r4, #1]
   1f210:	strb	r2, [r4]
   1f214:	ldr	r2, [sl, #20]
   1f218:	cmn	r2, #1
   1f21c:	beq	1f9bc <__snprintf_chk@plt+0xe5d0>
   1f220:	ldr	r1, [r9, r2, lsl #4]
   1f224:	add	r2, r9, r2, lsl #4
   1f228:	cmp	r1, #5
   1f22c:	bne	1fd3c <__snprintf_chk@plt+0xe950>
   1f230:	ldr	r2, [r2, #8]
   1f234:	mov	r8, #1
   1f238:	str	r2, [fp, #-492]	; 0xfffffe14
   1f23c:	ldr	r2, [sl, #32]
   1f240:	cmn	r2, #1
   1f244:	beq	1f26c <__snprintf_chk@plt+0xde80>
   1f248:	ldr	r1, [r9, r2, lsl #4]
   1f24c:	add	r9, r9, r2, lsl #4
   1f250:	cmp	r1, #5
   1f254:	bne	1fd3c <__snprintf_chk@plt+0xe950>
   1f258:	sub	r2, fp, #36	; 0x24
   1f25c:	add	r2, r2, r8, lsl #2
   1f260:	ldr	r1, [r9, #8]
   1f264:	add	r8, r8, #1
   1f268:	str	r1, [r2, #-456]	; 0xfffffe38
   1f26c:	mov	r2, #2
   1f270:	adds	r2, r7, r2
   1f274:	str	r2, [fp, #-524]	; 0xfffffdf4
   1f278:	bcs	1f9f4 <__snprintf_chk@plt+0xe608>
   1f27c:	cmp	r6, r2
   1f280:	bcs	1f9fc <__snprintf_chk@plt+0xe610>
   1f284:	cmp	r6, #0
   1f288:	bne	1f8b8 <__snprintf_chk@plt+0xe4cc>
   1f28c:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   1f290:	cmp	r2, #12
   1f294:	movls	r6, #12
   1f298:	bhi	1f8cc <__snprintf_chk@plt+0xe4e0>
   1f29c:	ldr	r1, [fp, #-504]	; 0xfffffe08
   1f2a0:	sub	r2, r3, r1
   1f2a4:	cmp	r3, r1
   1f2a8:	cmpne	r3, #0
   1f2ac:	clz	r2, r2
   1f2b0:	lsr	r2, r2, #5
   1f2b4:	str	r2, [fp, #-508]	; 0xfffffe04
   1f2b8:	bne	1f9c4 <__snprintf_chk@plt+0xe5d8>
   1f2bc:	mov	r0, r6
   1f2c0:	str	r3, [fp, #-512]	; 0xfffffe00
   1f2c4:	bl	1120c <malloc@plt>
   1f2c8:	ldr	r3, [fp, #-512]	; 0xfffffe00
   1f2cc:	ldr	r2, [fp, #-508]	; 0xfffffe04
   1f2d0:	subs	r9, r0, #0
   1f2d4:	beq	1f90c <__snprintf_chk@plt+0xe520>
   1f2d8:	cmp	r7, #0
   1f2dc:	moveq	r2, #0
   1f2e0:	cmp	r2, #0
   1f2e4:	beq	1f2f4 <__snprintf_chk@plt+0xdf08>
   1f2e8:	mov	r1, r3
   1f2ec:	mov	r2, r7
   1f2f0:	bl	1111c <memcpy@plt>
   1f2f4:	mov	r3, #0
   1f2f8:	strb	r3, [r9, r7]
   1f2fc:	bl	112c0 <__errno_location@plt>
   1f300:	sub	r3, r5, #1
   1f304:	str	r3, [fp, #-520]	; 0xfffffdf8
   1f308:	ldr	r3, [r0]
   1f30c:	str	r0, [fp, #-508]	; 0xfffffe04
   1f310:	str	r3, [fp, #-540]	; 0xfffffde4
   1f314:	sub	r3, r6, r7
   1f318:	str	r3, [fp, #-512]	; 0xfffffe00
   1f31c:	ldr	r3, [fp, #-512]	; 0xfffffe00
   1f320:	mvn	r2, #0
   1f324:	cmp	r3, #0
   1f328:	str	r2, [fp, #-496]	; 0xfffffe10
   1f32c:	ldr	r2, [fp, #-508]	; 0xfffffe04
   1f330:	movge	r5, r3
   1f334:	ldr	r3, [fp, #-520]	; 0xfffffdf8
   1f338:	mov	r1, #0
   1f33c:	str	r1, [r2]
   1f340:	mvnlt	r5, #-2147483648	; 0x80000000
   1f344:	cmp	r3, #16
   1f348:	ldrls	pc, [pc, r3, lsl #2]
   1f34c:	b	1fd3c <__snprintf_chk@plt+0xe950>
   1f350:	muleq	r1, r8, r8
   1f354:	andeq	pc, r1, r8, ror r8	; <UNPREDICTABLE>
   1f358:	andeq	pc, r1, ip, lsl r8	; <UNPREDICTABLE>
   1f35c:	ldrdeq	pc, [r1], -r0
   1f360:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
   1f364:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
   1f368:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
   1f36c:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
   1f370:	muleq	r1, r4, r6
   1f374:	muleq	r1, r4, r6
   1f378:	andeq	pc, r1, r4, lsl #15
   1f37c:	andeq	pc, r1, r4, lsl #15
   1f380:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
   1f384:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
   1f388:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
   1f38c:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
   1f390:	andeq	pc, r1, r0, ror r5	; <UNPREDICTABLE>
   1f394:	cmn	r2, #1
   1f398:	bne	1fd3c <__snprintf_chk@plt+0xe950>
   1f39c:	mov	r2, #1
   1f3a0:	adds	r2, r7, r2
   1f3a4:	mov	r4, r2
   1f3a8:	bcs	1f9e4 <__snprintf_chk@plt+0xe5f8>
   1f3ac:	cmp	r6, r2
   1f3b0:	bcs	1f424 <__snprintf_chk@plt+0xe038>
   1f3b4:	cmp	r6, #0
   1f3b8:	bne	1f908 <__snprintf_chk@plt+0xe51c>
   1f3bc:	cmp	r2, #12
   1f3c0:	movls	r6, #12
   1f3c4:	bhi	1fb40 <__snprintf_chk@plt+0xe754>
   1f3c8:	ldr	r2, [fp, #-504]	; 0xfffffe08
   1f3cc:	cmp	r3, r2
   1f3d0:	cmpne	r3, #0
   1f3d4:	sub	r5, r3, r2
   1f3d8:	clz	r5, r5
   1f3dc:	lsr	r5, r5, #5
   1f3e0:	bne	1fad4 <__snprintf_chk@plt+0xe6e8>
   1f3e4:	mov	r0, r6
   1f3e8:	str	r3, [fp, #-508]	; 0xfffffe04
   1f3ec:	bl	1120c <malloc@plt>
   1f3f0:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1f3f4:	subs	ip, r0, #0
   1f3f8:	beq	1f90c <__snprintf_chk@plt+0xe520>
   1f3fc:	cmp	r7, #0
   1f400:	moveq	r5, #0
   1f404:	cmp	r5, #0
   1f408:	moveq	r3, ip
   1f40c:	beq	1f424 <__snprintf_chk@plt+0xe038>
   1f410:	mov	r1, r3
   1f414:	mov	r2, r7
   1f418:	str	ip, [fp, #-508]	; 0xfffffe04
   1f41c:	bl	1111c <memcpy@plt>
   1f420:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1f424:	mov	r2, #37	; 0x25
   1f428:	strb	r2, [r3, r7]
   1f42c:	ldr	r9, [sl, #4]
   1f430:	add	sl, sl, #44	; 0x2c
   1f434:	ldr	r2, [fp, #-528]	; 0xfffffdf0
   1f438:	ldr	r5, [sl]
   1f43c:	add	r2, r2, #1
   1f440:	cmp	r5, r9
   1f444:	str	r2, [fp, #-528]	; 0xfffffdf0
   1f448:	bne	1eff8 <__snprintf_chk@plt+0xdc0c>
   1f44c:	mov	r7, r4
   1f450:	b	1f098 <__snprintf_chk@plt+0xdcac>
   1f454:	cmn	r6, #1
   1f458:	beq	1facc <__snprintf_chk@plt+0xe6e0>
   1f45c:	mov	r5, r3
   1f460:	bl	112c0 <__errno_location@plt>
   1f464:	mov	r9, r5
   1f468:	str	r0, [fp, #-508]	; 0xfffffe04
   1f46c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1f470:	cmp	r9, r3
   1f474:	cmpne	r9, #0
   1f478:	bne	1f928 <__snprintf_chk@plt+0xe53c>
   1f47c:	ldr	r3, [fp, #-536]	; 0xfffffde8
   1f480:	cmp	r3, #0
   1f484:	beq	1f490 <__snprintf_chk@plt+0xe0a4>
   1f488:	mov	r0, r3
   1f48c:	bl	110f8 <free@plt>
   1f490:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1f494:	sub	r3, fp, #348	; 0x15c
   1f498:	cmp	r0, r3
   1f49c:	beq	1f4a4 <__snprintf_chk@plt+0xe0b8>
   1f4a0:	bl	110f8 <free@plt>
   1f4a4:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1f4a8:	sub	r3, fp, #476	; 0x1dc
   1f4ac:	cmp	r0, r3
   1f4b0:	beq	1f4b8 <__snprintf_chk@plt+0xe0cc>
   1f4b4:	bl	110f8 <free@plt>
   1f4b8:	ldr	r2, [fp, #-508]	; 0xfffffe04
   1f4bc:	mov	r5, #0
   1f4c0:	mov	r3, #12
   1f4c4:	str	r3, [r2]
   1f4c8:	ldr	r3, [pc, #2160]	; 1fd40 <__snprintf_chk@plt+0xe954>
   1f4cc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1f4d0:	mov	r0, r5
   1f4d4:	ldr	r3, [r3]
   1f4d8:	cmp	r2, r3
   1f4dc:	bne	1fd2c <__snprintf_chk@plt+0xe940>
   1f4e0:	sub	sp, fp, #32
   1f4e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f4e8:	mov	r0, r3
   1f4ec:	mov	r1, r6
   1f4f0:	str	r3, [fp, #-508]	; 0xfffffe04
   1f4f4:	bl	11164 <realloc@plt>
   1f4f8:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1f4fc:	cmp	r0, #0
   1f500:	beq	1fcc4 <__snprintf_chk@plt+0xe8d8>
   1f504:	mov	r3, r0
   1f508:	b	1f080 <__snprintf_chk@plt+0xdc94>
   1f50c:	sub	r5, r5, #18
   1f510:	cmp	r5, #4
   1f514:	ldrls	pc, [pc, r5, lsl #2]
   1f518:	b	1fd3c <__snprintf_chk@plt+0xe950>
   1f51c:	andeq	pc, r1, ip, asr r9	; <UNPREDICTABLE>
   1f520:	andeq	pc, r1, ip, asr #18
   1f524:	strdeq	pc, [r1], -r8
   1f528:	strdeq	pc, [r1], -r8
   1f52c:	andeq	pc, r1, r4, lsr r9	; <UNPREDICTABLE>
   1f530:	bl	112c0 <__errno_location@plt>
   1f534:	str	r0, [fp, #-508]	; 0xfffffe04
   1f538:	b	1f490 <__snprintf_chk@plt+0xe0a4>
   1f53c:	mov	r5, #0
   1f540:	b	1f4c8 <__snprintf_chk@plt+0xe0dc>
   1f544:	blt	1f90c <__snprintf_chk@plt+0xe520>
   1f548:	lsl	r6, r6, #1
   1f54c:	cmp	r6, r2
   1f550:	bcs	1f024 <__snprintf_chk@plt+0xdc38>
   1f554:	cmn	r2, #1
   1f558:	beq	1f45c <__snprintf_chk@plt+0xe070>
   1f55c:	mov	r6, r2
   1f560:	b	1f024 <__snprintf_chk@plt+0xdc38>
   1f564:	mov	r2, #76	; 0x4c
   1f568:	strb	r2, [r4], #1
   1f56c:	b	1f204 <__snprintf_chk@plt+0xde18>
   1f570:	ldr	r2, [sl, #40]	; 0x28
   1f574:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1f578:	cmp	r8, #1
   1f57c:	add	r3, r3, r2, lsl #4
   1f580:	add	r0, r9, r7
   1f584:	ldr	r3, [r3, #8]
   1f588:	beq	1f7ec <__snprintf_chk@plt+0xe400>
   1f58c:	cmp	r8, #2
   1f590:	beq	1f840 <__snprintf_chk@plt+0xe454>
   1f594:	str	r3, [sp, #4]
   1f598:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1f59c:	sub	r2, fp, #496	; 0x1f0
   1f5a0:	str	r2, [sp, #8]
   1f5a4:	str	r3, [sp]
   1f5a8:	mov	r2, #1
   1f5ac:	mvn	r3, #0
   1f5b0:	mov	r1, r5
   1f5b4:	bl	113ec <__snprintf_chk@plt>
   1f5b8:	ldr	r2, [fp, #-496]	; 0xfffffe10
   1f5bc:	cmp	r2, #0
   1f5c0:	blt	1f6e8 <__snprintf_chk@plt+0xe2fc>
   1f5c4:	cmp	r2, r5
   1f5c8:	mov	r3, r2
   1f5cc:	bcs	1f5e0 <__snprintf_chk@plt+0xe1f4>
   1f5d0:	add	r1, r9, r2
   1f5d4:	ldrb	r1, [r1, r7]
   1f5d8:	cmp	r1, #0
   1f5dc:	bne	1fd3c <__snprintf_chk@plt+0xe950>
   1f5e0:	cmp	r2, r0
   1f5e4:	bge	1f5f0 <__snprintf_chk@plt+0xe204>
   1f5e8:	mov	r3, r0
   1f5ec:	str	r0, [fp, #-496]	; 0xfffffe10
   1f5f0:	add	r2, r3, #1
   1f5f4:	cmp	r2, r5
   1f5f8:	bcc	1fb50 <__snprintf_chk@plt+0xe764>
   1f5fc:	cmn	r5, #-2147483647	; 0x80000001
   1f600:	beq	1fb68 <__snprintf_chk@plt+0xe77c>
   1f604:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   1f608:	add	r3, r3, r2
   1f60c:	cmp	r7, r3
   1f610:	mvnhi	r3, #0
   1f614:	cmp	r6, #0
   1f618:	blt	1f96c <__snprintf_chk@plt+0xe580>
   1f61c:	lsl	r2, r6, #1
   1f620:	cmp	r2, r3
   1f624:	movcs	r3, r2
   1f628:	cmp	r6, r3
   1f62c:	bcs	1f31c <__snprintf_chk@plt+0xdf30>
   1f630:	cmp	r2, r3
   1f634:	bcc	1f978 <__snprintf_chk@plt+0xe58c>
   1f638:	mov	r6, r2
   1f63c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1f640:	cmp	r9, r3
   1f644:	cmpne	r9, #0
   1f648:	sub	r5, r9, r3
   1f64c:	clz	r5, r5
   1f650:	lsr	r5, r5, #5
   1f654:	bne	1f988 <__snprintf_chk@plt+0xe59c>
   1f658:	mov	r0, r6
   1f65c:	bl	1120c <malloc@plt>
   1f660:	subs	r3, r0, #0
   1f664:	beq	1f46c <__snprintf_chk@plt+0xe080>
   1f668:	cmp	r7, #0
   1f66c:	moveq	r5, #0
   1f670:	cmp	r5, #0
   1f674:	beq	1f9ac <__snprintf_chk@plt+0xe5c0>
   1f678:	mov	r1, r9
   1f67c:	mov	r2, r7
   1f680:	mov	r9, r3
   1f684:	bl	1111c <memcpy@plt>
   1f688:	sub	r3, r6, r7
   1f68c:	str	r3, [fp, #-512]	; 0xfffffe00
   1f690:	b	1f31c <__snprintf_chk@plt+0xdf30>
   1f694:	ldr	r2, [sl, #40]	; 0x28
   1f698:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1f69c:	cmp	r8, #1
   1f6a0:	add	r3, r3, r2, lsl #4
   1f6a4:	add	r0, r9, r7
   1f6a8:	ldrd	r2, [r3, #8]
   1f6ac:	beq	1fa38 <__snprintf_chk@plt+0xe64c>
   1f6b0:	cmp	r8, #2
   1f6b4:	beq	1fa04 <__snprintf_chk@plt+0xe618>
   1f6b8:	strd	r2, [sp, #8]
   1f6bc:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1f6c0:	sub	r1, fp, #496	; 0x1f0
   1f6c4:	str	r1, [sp, #16]
   1f6c8:	str	r3, [sp]
   1f6cc:	mov	r2, #1
   1f6d0:	mvn	r3, #0
   1f6d4:	mov	r1, r5
   1f6d8:	bl	113ec <__snprintf_chk@plt>
   1f6dc:	ldr	r2, [fp, #-496]	; 0xfffffe10
   1f6e0:	cmp	r2, #0
   1f6e4:	bge	1f5c4 <__snprintf_chk@plt+0xe1d8>
   1f6e8:	ldrb	r3, [r4, #1]
   1f6ec:	cmp	r3, #0
   1f6f0:	movne	r3, #0
   1f6f4:	strbne	r3, [r4, #1]
   1f6f8:	bne	1f31c <__snprintf_chk@plt+0xdf30>
   1f6fc:	cmp	r0, #0
   1f700:	bge	1f5e8 <__snprintf_chk@plt+0xe1fc>
   1f704:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1f708:	ldr	r4, [r3]
   1f70c:	cmp	r4, #0
   1f710:	bne	1f728 <__snprintf_chk@plt+0xe33c>
   1f714:	ldrb	r3, [sl, #36]	; 0x24
   1f718:	and	r3, r3, #239	; 0xef
   1f71c:	cmp	r3, #99	; 0x63
   1f720:	moveq	r4, #84	; 0x54
   1f724:	movne	r4, #22
   1f728:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1f72c:	cmp	r9, r3
   1f730:	cmpne	r9, #0
   1f734:	bne	1fbc8 <__snprintf_chk@plt+0xe7dc>
   1f738:	ldr	r3, [fp, #-536]	; 0xfffffde8
   1f73c:	cmp	r3, #0
   1f740:	beq	1f74c <__snprintf_chk@plt+0xe360>
   1f744:	mov	r0, r3
   1f748:	bl	110f8 <free@plt>
   1f74c:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1f750:	sub	r3, fp, #348	; 0x15c
   1f754:	cmp	r0, r3
   1f758:	beq	1f760 <__snprintf_chk@plt+0xe374>
   1f75c:	bl	110f8 <free@plt>
   1f760:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1f764:	sub	r3, fp, #476	; 0x1dc
   1f768:	cmp	r0, r3
   1f76c:	beq	1f774 <__snprintf_chk@plt+0xe388>
   1f770:	bl	110f8 <free@plt>
   1f774:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1f778:	mov	r5, #0
   1f77c:	str	r4, [r3]
   1f780:	b	1f4c8 <__snprintf_chk@plt+0xe0dc>
   1f784:	ldr	r2, [sl, #40]	; 0x28
   1f788:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1f78c:	cmp	r8, #1
   1f790:	add	r3, r3, r2, lsl #4
   1f794:	add	r0, r9, r7
   1f798:	ldrd	r2, [r3, #8]
   1f79c:	beq	1fa9c <__snprintf_chk@plt+0xe6b0>
   1f7a0:	cmp	r8, #2
   1f7a4:	beq	1fa68 <__snprintf_chk@plt+0xe67c>
   1f7a8:	strd	r2, [sp, #8]
   1f7ac:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1f7b0:	sub	r1, fp, #496	; 0x1f0
   1f7b4:	str	r1, [sp, #16]
   1f7b8:	str	r3, [sp]
   1f7bc:	mov	r2, #1
   1f7c0:	mvn	r3, #0
   1f7c4:	mov	r1, r5
   1f7c8:	bl	113ec <__snprintf_chk@plt>
   1f7cc:	b	1f5b8 <__snprintf_chk@plt+0xe1cc>
   1f7d0:	ldr	r2, [sl, #40]	; 0x28
   1f7d4:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1f7d8:	cmp	r8, #1
   1f7dc:	add	r3, r3, r2, lsl #4
   1f7e0:	add	r0, r9, r7
   1f7e4:	ldrh	r3, [r3, #8]
   1f7e8:	bne	1f58c <__snprintf_chk@plt+0xe1a0>
   1f7ec:	ldr	r2, [fp, #-492]	; 0xfffffe14
   1f7f0:	str	r3, [sp, #8]
   1f7f4:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1f7f8:	sub	r1, fp, #496	; 0x1f0
   1f7fc:	str	r1, [sp, #12]
   1f800:	str	r3, [sp]
   1f804:	str	r2, [sp, #4]
   1f808:	mvn	r3, #0
   1f80c:	mov	r2, r8
   1f810:	mov	r1, r5
   1f814:	bl	113ec <__snprintf_chk@plt>
   1f818:	b	1f5b8 <__snprintf_chk@plt+0xe1cc>
   1f81c:	ldr	r2, [sl, #40]	; 0x28
   1f820:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1f824:	cmp	r8, #1
   1f828:	add	r3, r3, r2, lsl #4
   1f82c:	add	r0, r9, r7
   1f830:	ldrsh	r3, [r3, #8]
   1f834:	beq	1f7ec <__snprintf_chk@plt+0xe400>
   1f838:	cmp	r8, #2
   1f83c:	bne	1f594 <__snprintf_chk@plt+0xe1a8>
   1f840:	ldr	r1, [fp, #-488]	; 0xfffffe18
   1f844:	ldr	r2, [fp, #-492]	; 0xfffffe14
   1f848:	str	r3, [sp, #12]
   1f84c:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1f850:	sub	ip, fp, #496	; 0x1f0
   1f854:	str	r3, [sp]
   1f858:	str	r1, [sp, #8]
   1f85c:	str	r2, [sp, #4]
   1f860:	str	ip, [sp, #16]
   1f864:	mvn	r3, #0
   1f868:	mov	r2, #1
   1f86c:	mov	r1, r5
   1f870:	bl	113ec <__snprintf_chk@plt>
   1f874:	b	1f5b8 <__snprintf_chk@plt+0xe1cc>
   1f878:	ldr	r2, [sl, #40]	; 0x28
   1f87c:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1f880:	cmp	r8, #1
   1f884:	add	r3, r3, r2, lsl #4
   1f888:	add	r0, r9, r7
   1f88c:	ldrb	r3, [r3, #8]
   1f890:	bne	1f58c <__snprintf_chk@plt+0xe1a0>
   1f894:	b	1f7ec <__snprintf_chk@plt+0xe400>
   1f898:	ldr	r2, [sl, #40]	; 0x28
   1f89c:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1f8a0:	cmp	r8, #1
   1f8a4:	add	r3, r3, r2, lsl #4
   1f8a8:	add	r0, r9, r7
   1f8ac:	ldrsb	r3, [r3, #8]
   1f8b0:	bne	1f58c <__snprintf_chk@plt+0xe1a0>
   1f8b4:	b	1f7ec <__snprintf_chk@plt+0xe400>
   1f8b8:	blt	1f90c <__snprintf_chk@plt+0xe520>
   1f8bc:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   1f8c0:	lsl	r6, r6, #1
   1f8c4:	cmp	r6, r2
   1f8c8:	bcs	1f29c <__snprintf_chk@plt+0xdeb0>
   1f8cc:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   1f8d0:	mov	r1, #0
   1f8d4:	cmn	r2, #1
   1f8d8:	movne	r2, #0
   1f8dc:	moveq	r2, #1
   1f8e0:	cmp	r1, r1
   1f8e4:	movne	r2, #255	; 0xff
   1f8e8:	cmp	r2, r1
   1f8ec:	bne	1f45c <__snprintf_chk@plt+0xe070>
   1f8f0:	ldr	r6, [fp, #-524]	; 0xfffffdf4
   1f8f4:	b	1f29c <__snprintf_chk@plt+0xdeb0>
   1f8f8:	ldr	r2, [r1, #8]
   1f8fc:	mov	r4, r7
   1f900:	str	r7, [r2]
   1f904:	b	1f42c <__snprintf_chk@plt+0xe040>
   1f908:	bge	1fb34 <__snprintf_chk@plt+0xe748>
   1f90c:	mov	r9, r3
   1f910:	bl	112c0 <__errno_location@plt>
   1f914:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1f918:	cmp	r9, r3
   1f91c:	cmpne	r9, #0
   1f920:	str	r0, [fp, #-508]	; 0xfffffe04
   1f924:	beq	1f47c <__snprintf_chk@plt+0xe090>
   1f928:	mov	r0, r9
   1f92c:	bl	110f8 <free@plt>
   1f930:	b	1f47c <__snprintf_chk@plt+0xe090>
   1f934:	ldr	r2, [r1, #8]
   1f938:	mov	r1, #0
   1f93c:	mov	r4, r7
   1f940:	str	r7, [r2]
   1f944:	str	r1, [r2, #4]
   1f948:	b	1f42c <__snprintf_chk@plt+0xe040>
   1f94c:	ldr	r2, [r1, #8]
   1f950:	mov	r4, r7
   1f954:	strh	r7, [r2]
   1f958:	b	1f42c <__snprintf_chk@plt+0xe040>
   1f95c:	ldr	r2, [r1, #8]
   1f960:	mov	r4, r7
   1f964:	strb	r7, [r2]
   1f968:	b	1f42c <__snprintf_chk@plt+0xe040>
   1f96c:	cmn	r6, #1
   1f970:	beq	1f31c <__snprintf_chk@plt+0xdf30>
   1f974:	b	1f46c <__snprintf_chk@plt+0xe080>
   1f978:	cmn	r3, #1
   1f97c:	beq	1f46c <__snprintf_chk@plt+0xe080>
   1f980:	mov	r6, r3
   1f984:	b	1f63c <__snprintf_chk@plt+0xe250>
   1f988:	mov	r1, r6
   1f98c:	mov	r0, r9
   1f990:	bl	11164 <realloc@plt>
   1f994:	cmp	r0, #0
   1f998:	beq	1f46c <__snprintf_chk@plt+0xe080>
   1f99c:	sub	r3, r6, r7
   1f9a0:	mov	r9, r0
   1f9a4:	str	r3, [fp, #-512]	; 0xfffffe00
   1f9a8:	b	1f31c <__snprintf_chk@plt+0xdf30>
   1f9ac:	mov	r9, r3
   1f9b0:	sub	r3, r6, r7
   1f9b4:	str	r3, [fp, #-512]	; 0xfffffe00
   1f9b8:	b	1f31c <__snprintf_chk@plt+0xdf30>
   1f9bc:	mov	r8, #0
   1f9c0:	b	1f23c <__snprintf_chk@plt+0xde50>
   1f9c4:	mov	r0, r3
   1f9c8:	mov	r1, r6
   1f9cc:	str	r3, [fp, #-508]	; 0xfffffe04
   1f9d0:	bl	11164 <realloc@plt>
   1f9d4:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1f9d8:	subs	r9, r0, #0
   1f9dc:	bne	1f2f4 <__snprintf_chk@plt+0xdf08>
   1f9e0:	b	1f90c <__snprintf_chk@plt+0xe520>
   1f9e4:	cmn	r6, #1
   1f9e8:	bne	1f45c <__snprintf_chk@plt+0xe070>
   1f9ec:	mov	r4, r6
   1f9f0:	b	1f424 <__snprintf_chk@plt+0xe038>
   1f9f4:	cmn	r6, #1
   1f9f8:	bne	1f45c <__snprintf_chk@plt+0xe070>
   1f9fc:	mov	r9, r3
   1fa00:	b	1f2f4 <__snprintf_chk@plt+0xdf08>
   1fa04:	ldr	r1, [fp, #-492]	; 0xfffffe14
   1fa08:	ldr	ip, [fp, #-488]	; 0xfffffe18
   1fa0c:	strd	r2, [sp, #16]
   1fa10:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1fa14:	sub	lr, fp, #496	; 0x1f0
   1fa18:	str	r3, [sp]
   1fa1c:	stmib	sp, {r1, ip}
   1fa20:	str	lr, [sp, #24]
   1fa24:	mvn	r3, #0
   1fa28:	mov	r2, #1
   1fa2c:	mov	r1, r5
   1fa30:	bl	113ec <__snprintf_chk@plt>
   1fa34:	b	1f5b8 <__snprintf_chk@plt+0xe1cc>
   1fa38:	ldr	r1, [fp, #-492]	; 0xfffffe14
   1fa3c:	strd	r2, [sp, #8]
   1fa40:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1fa44:	sub	ip, fp, #496	; 0x1f0
   1fa48:	str	r3, [sp]
   1fa4c:	str	r1, [sp, #4]
   1fa50:	str	ip, [sp, #16]
   1fa54:	mvn	r3, #0
   1fa58:	mov	r2, r8
   1fa5c:	mov	r1, r5
   1fa60:	bl	113ec <__snprintf_chk@plt>
   1fa64:	b	1f5b8 <__snprintf_chk@plt+0xe1cc>
   1fa68:	ldr	r1, [fp, #-492]	; 0xfffffe14
   1fa6c:	ldr	ip, [fp, #-488]	; 0xfffffe18
   1fa70:	strd	r2, [sp, #16]
   1fa74:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1fa78:	sub	lr, fp, #496	; 0x1f0
   1fa7c:	str	r3, [sp]
   1fa80:	stmib	sp, {r1, ip}
   1fa84:	str	lr, [sp, #24]
   1fa88:	mvn	r3, #0
   1fa8c:	mov	r2, #1
   1fa90:	mov	r1, r5
   1fa94:	bl	113ec <__snprintf_chk@plt>
   1fa98:	b	1f5b8 <__snprintf_chk@plt+0xe1cc>
   1fa9c:	ldr	r1, [fp, #-492]	; 0xfffffe14
   1faa0:	strd	r2, [sp, #8]
   1faa4:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   1faa8:	sub	ip, fp, #496	; 0x1f0
   1faac:	str	r3, [sp]
   1fab0:	str	r1, [sp, #4]
   1fab4:	str	ip, [sp, #16]
   1fab8:	mvn	r3, #0
   1fabc:	mov	r2, r8
   1fac0:	mov	r1, r5
   1fac4:	bl	113ec <__snprintf_chk@plt>
   1fac8:	b	1f5b8 <__snprintf_chk@plt+0xe1cc>
   1facc:	mov	r7, r6
   1fad0:	b	1f080 <__snprintf_chk@plt+0xdc94>
   1fad4:	mov	r0, r3
   1fad8:	mov	r1, r6
   1fadc:	str	r3, [fp, #-508]	; 0xfffffe04
   1fae0:	bl	11164 <realloc@plt>
   1fae4:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1fae8:	cmp	r0, #0
   1faec:	beq	1fcc4 <__snprintf_chk@plt+0xe8d8>
   1faf0:	mov	r3, r0
   1faf4:	b	1f424 <__snprintf_chk@plt+0xe038>
   1faf8:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1fafc:	sub	r3, fp, #348	; 0x15c
   1fb00:	cmp	r0, r3
   1fb04:	beq	1fb0c <__snprintf_chk@plt+0xe720>
   1fb08:	bl	110f8 <free@plt>
   1fb0c:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1fb10:	sub	r3, fp, #476	; 0x1dc
   1fb14:	cmp	r0, r3
   1fb18:	beq	1fb20 <__snprintf_chk@plt+0xe734>
   1fb1c:	bl	110f8 <free@plt>
   1fb20:	bl	112c0 <__errno_location@plt>
   1fb24:	mov	r3, #22
   1fb28:	mov	r5, #0
   1fb2c:	str	r3, [r0]
   1fb30:	b	1f4c8 <__snprintf_chk@plt+0xe0dc>
   1fb34:	lsl	r6, r6, #1
   1fb38:	cmp	r6, r2
   1fb3c:	bcs	1f3c8 <__snprintf_chk@plt+0xdfdc>
   1fb40:	cmn	r2, #1
   1fb44:	beq	1f45c <__snprintf_chk@plt+0xe070>
   1fb48:	mov	r6, r2
   1fb4c:	b	1f3c8 <__snprintf_chk@plt+0xdfdc>
   1fb50:	add	r4, r7, r3
   1fb54:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1fb58:	ldr	r2, [fp, #-540]	; 0xfffffde4
   1fb5c:	str	r2, [r3]
   1fb60:	mov	r3, r9
   1fb64:	b	1f42c <__snprintf_chk@plt+0xe040>
   1fb68:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1fb6c:	cmp	r9, r3
   1fb70:	cmpne	r9, #0
   1fb74:	bne	1fbd4 <__snprintf_chk@plt+0xe7e8>
   1fb78:	ldr	r3, [fp, #-536]	; 0xfffffde8
   1fb7c:	cmp	r3, #0
   1fb80:	beq	1fb8c <__snprintf_chk@plt+0xe7a0>
   1fb84:	mov	r0, r3
   1fb88:	bl	110f8 <free@plt>
   1fb8c:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1fb90:	sub	r3, fp, #348	; 0x15c
   1fb94:	cmp	r0, r3
   1fb98:	beq	1fba0 <__snprintf_chk@plt+0xe7b4>
   1fb9c:	bl	110f8 <free@plt>
   1fba0:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1fba4:	sub	r3, fp, #476	; 0x1dc
   1fba8:	cmp	r0, r3
   1fbac:	beq	1fbb4 <__snprintf_chk@plt+0xe7c8>
   1fbb0:	bl	110f8 <free@plt>
   1fbb4:	ldr	r2, [fp, #-508]	; 0xfffffe04
   1fbb8:	mov	r3, #75	; 0x4b
   1fbbc:	mov	r5, #0
   1fbc0:	str	r3, [r2]
   1fbc4:	b	1f4c8 <__snprintf_chk@plt+0xe0dc>
   1fbc8:	mov	r0, r9
   1fbcc:	bl	110f8 <free@plt>
   1fbd0:	b	1f738 <__snprintf_chk@plt+0xe34c>
   1fbd4:	mov	r0, r9
   1fbd8:	bl	110f8 <free@plt>
   1fbdc:	b	1fb78 <__snprintf_chk@plt+0xe78c>
   1fbe0:	mov	r5, r3
   1fbe4:	mov	r3, #1
   1fbe8:	adds	r4, r7, r3
   1fbec:	mov	r8, r7
   1fbf0:	bcs	1fd30 <__snprintf_chk@plt+0xe944>
   1fbf4:	cmp	r6, r4
   1fbf8:	bcs	1fc64 <__snprintf_chk@plt+0xe878>
   1fbfc:	cmp	r6, #0
   1fc00:	bne	1fd0c <__snprintf_chk@plt+0xe920>
   1fc04:	cmp	r4, #12
   1fc08:	movls	r6, #12
   1fc0c:	bhi	1fd1c <__snprintf_chk@plt+0xe930>
   1fc10:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1fc14:	cmp	r5, r3
   1fc18:	cmpne	r5, #0
   1fc1c:	sub	r7, r5, r3
   1fc20:	clz	r7, r7
   1fc24:	lsr	r7, r7, #5
   1fc28:	bne	1fcf0 <__snprintf_chk@plt+0xe904>
   1fc2c:	mov	r0, r6
   1fc30:	bl	1120c <malloc@plt>
   1fc34:	subs	r3, r0, #0
   1fc38:	beq	1f460 <__snprintf_chk@plt+0xe074>
   1fc3c:	cmp	r8, #0
   1fc40:	movne	r2, r7
   1fc44:	moveq	r2, #0
   1fc48:	cmp	r2, #0
   1fc4c:	moveq	r5, r3
   1fc50:	beq	1fc64 <__snprintf_chk@plt+0xe878>
   1fc54:	mov	r1, r5
   1fc58:	mov	r2, r8
   1fc5c:	mov	r5, r3
   1fc60:	bl	1111c <memcpy@plt>
   1fc64:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1fc68:	cmp	r5, r3
   1fc6c:	cmpne	r6, r4
   1fc70:	mov	r3, #0
   1fc74:	strb	r3, [r5, r8]
   1fc78:	bhi	1fcd8 <__snprintf_chk@plt+0xe8ec>
   1fc7c:	ldr	r3, [fp, #-536]	; 0xfffffde8
   1fc80:	cmp	r3, #0
   1fc84:	beq	1fc90 <__snprintf_chk@plt+0xe8a4>
   1fc88:	mov	r0, r3
   1fc8c:	bl	110f8 <free@plt>
   1fc90:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1fc94:	sub	r3, fp, #348	; 0x15c
   1fc98:	cmp	r0, r3
   1fc9c:	beq	1fca4 <__snprintf_chk@plt+0xe8b8>
   1fca0:	bl	110f8 <free@plt>
   1fca4:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1fca8:	sub	r3, fp, #476	; 0x1dc
   1fcac:	cmp	r0, r3
   1fcb0:	beq	1fcb8 <__snprintf_chk@plt+0xe8cc>
   1fcb4:	bl	110f8 <free@plt>
   1fcb8:	ldr	r3, [fp, #-532]	; 0xfffffdec
   1fcbc:	str	r8, [r3]
   1fcc0:	b	1f4c8 <__snprintf_chk@plt+0xe0dc>
   1fcc4:	mov	r5, r3
   1fcc8:	bl	112c0 <__errno_location@plt>
   1fccc:	mov	r9, r5
   1fcd0:	str	r0, [fp, #-508]	; 0xfffffe04
   1fcd4:	b	1f928 <__snprintf_chk@plt+0xe53c>
   1fcd8:	mov	r0, r5
   1fcdc:	mov	r1, r4
   1fce0:	bl	11164 <realloc@plt>
   1fce4:	cmp	r0, #0
   1fce8:	movne	r5, r0
   1fcec:	b	1fc7c <__snprintf_chk@plt+0xe890>
   1fcf0:	mov	r1, r6
   1fcf4:	mov	r0, r5
   1fcf8:	bl	11164 <realloc@plt>
   1fcfc:	cmp	r0, #0
   1fd00:	beq	1fcc8 <__snprintf_chk@plt+0xe8dc>
   1fd04:	mov	r5, r0
   1fd08:	b	1fc64 <__snprintf_chk@plt+0xe878>
   1fd0c:	blt	1f460 <__snprintf_chk@plt+0xe074>
   1fd10:	lsl	r6, r6, #1
   1fd14:	cmp	r6, r4
   1fd18:	bcs	1fc10 <__snprintf_chk@plt+0xe824>
   1fd1c:	cmn	r4, #1
   1fd20:	movne	r6, r4
   1fd24:	bne	1fc10 <__snprintf_chk@plt+0xe824>
   1fd28:	b	1f460 <__snprintf_chk@plt+0xe074>
   1fd2c:	bl	11158 <__stack_chk_fail@plt>
   1fd30:	cmn	r6, #1
   1fd34:	beq	1fc64 <__snprintf_chk@plt+0xe878>
   1fd38:	b	1f460 <__snprintf_chk@plt+0xe074>
   1fd3c:	bl	113e0 <abort@plt>
   1fd40:	andeq	r4, r3, r8, lsl #30
   1fd44:	ldr	r3, [r1]
   1fd48:	ldr	r2, [r1, #4]
   1fd4c:	cmp	r3, #0
   1fd50:	beq	1fe60 <__snprintf_chk@plt+0xea74>
   1fd54:	push	{r4, r5, r6, lr}
   1fd58:	add	r2, r2, #8
   1fd5c:	ldr	r6, [pc, #268]	; 1fe70 <__snprintf_chk@plt+0xea84>
   1fd60:	ldr	lr, [pc, #268]	; 1fe74 <__snprintf_chk@plt+0xea88>
   1fd64:	mov	ip, #0
   1fd68:	ldr	r3, [r2, #-8]
   1fd6c:	sub	r3, r3, #1
   1fd70:	cmp	r3, #21
   1fd74:	ldrls	pc, [pc, r3, lsl #2]
   1fd78:	b	1fe68 <__snprintf_chk@plt+0xea7c>
   1fd7c:	andeq	pc, r1, r8, lsl lr	; <UNPREDICTABLE>
   1fd80:	andeq	pc, r1, r8, lsl lr	; <UNPREDICTABLE>
   1fd84:	andeq	pc, r1, ip, lsl #28
   1fd88:	andeq	pc, r1, ip, lsl #28
   1fd8c:	ldrdeq	pc, [r1], -r4
   1fd90:	ldrdeq	pc, [r1], -r4
   1fd94:	ldrdeq	pc, [r1], -r4
   1fd98:	ldrdeq	pc, [r1], -r4
   1fd9c:	strdeq	pc, [r1], -r8
   1fda0:	strdeq	pc, [r1], -r8
   1fda4:	andeq	pc, r1, r4, lsr #28
   1fda8:	andeq	pc, r1, r4, lsr #28
   1fdac:	ldrdeq	pc, [r1], -r4
   1fdb0:	ldrdeq	pc, [r1], -r4
   1fdb4:	andeq	pc, r1, r8, lsr lr	; <UNPREDICTABLE>
   1fdb8:	andeq	pc, r1, ip, asr #28
   1fdbc:	ldrdeq	pc, [r1], -r4
   1fdc0:	ldrdeq	pc, [r1], -r4
   1fdc4:	ldrdeq	pc, [r1], -r4
   1fdc8:	ldrdeq	pc, [r1], -r4
   1fdcc:	ldrdeq	pc, [r1], -r4
   1fdd0:	ldrdeq	pc, [r1], -r4
   1fdd4:	ldr	r3, [r0], #4
   1fdd8:	str	r3, [r2]
   1fddc:	ldr	r3, [r1]
   1fde0:	add	ip, ip, #1
   1fde4:	cmp	r3, ip
   1fde8:	add	r2, r2, #16
   1fdec:	bhi	1fd68 <__snprintf_chk@plt+0xe97c>
   1fdf0:	mov	r0, #0
   1fdf4:	pop	{r4, r5, r6, pc}
   1fdf8:	add	r0, r0, #7
   1fdfc:	bic	r0, r0, #7
   1fe00:	ldrd	r4, [r0], #8
   1fe04:	strd	r4, [r2]
   1fe08:	b	1fddc <__snprintf_chk@plt+0xe9f0>
   1fe0c:	ldr	r3, [r0], #4
   1fe10:	strh	r3, [r2]
   1fe14:	b	1fddc <__snprintf_chk@plt+0xe9f0>
   1fe18:	ldr	r3, [r0], #4
   1fe1c:	strb	r3, [r2]
   1fe20:	b	1fddc <__snprintf_chk@plt+0xe9f0>
   1fe24:	add	r0, r0, #7
   1fe28:	bic	r0, r0, #7
   1fe2c:	ldrd	r4, [r0], #8
   1fe30:	strd	r4, [r2]
   1fe34:	b	1fddc <__snprintf_chk@plt+0xe9f0>
   1fe38:	ldr	r3, [r0], #4
   1fe3c:	cmp	r3, #0
   1fe40:	streq	lr, [r2]
   1fe44:	bne	1fdd8 <__snprintf_chk@plt+0xe9ec>
   1fe48:	b	1fddc <__snprintf_chk@plt+0xe9f0>
   1fe4c:	ldr	r3, [r0], #4
   1fe50:	cmp	r3, #0
   1fe54:	streq	r6, [r2]
   1fe58:	bne	1fdd8 <__snprintf_chk@plt+0xe9ec>
   1fe5c:	b	1fddc <__snprintf_chk@plt+0xe9f0>
   1fe60:	mov	r0, #0
   1fe64:	bx	lr
   1fe68:	mvn	r0, #0
   1fe6c:	pop	{r4, r5, r6, pc}
   1fe70:	andeq	r4, r2, r4, asr #19
   1fe74:	andeq	r4, r2, r0, ror #19
   1fe78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fe7c:	mov	sl, r2
   1fe80:	sub	sp, sp, #44	; 0x2c
   1fe84:	mov	fp, r1
   1fe88:	mov	r3, r1
   1fe8c:	mov	r1, sl
   1fe90:	mov	r2, #0
   1fe94:	mov	ip, #7
   1fe98:	str	r2, [r3], #16
   1fe9c:	str	fp, [sp, #4]
   1fea0:	str	r3, [fp, #4]
   1fea4:	mov	r4, r2
   1fea8:	str	r2, [r1], #8
   1feac:	str	ip, [sp, #8]
   1feb0:	mov	r7, r0
   1feb4:	str	r3, [sp, #36]	; 0x24
   1feb8:	str	r2, [sp, #28]
   1febc:	str	r1, [sp, #12]
   1fec0:	str	r2, [sp, #16]
   1fec4:	str	r1, [sl, #4]
   1fec8:	str	r2, [sp, #32]
   1fecc:	mov	r9, r2
   1fed0:	str	ip, [sp, #24]
   1fed4:	mov	fp, sl
   1fed8:	b	1fee8 <__snprintf_chk@plt+0xeafc>
   1fedc:	cmp	r0, #37	; 0x25
   1fee0:	mov	r5, r7
   1fee4:	beq	1ff28 <__snprintf_chk@plt+0xeb3c>
   1fee8:	mov	r2, r7
   1feec:	ldrb	r0, [r7], #1
   1fef0:	cmp	r0, #0
   1fef4:	bne	1fedc <__snprintf_chk@plt+0xeaf0>
   1fef8:	add	ip, r4, r4, lsl #2
   1fefc:	ldr	fp, [sp, #4]
   1ff00:	add	r4, r4, ip, lsl #1
   1ff04:	mov	r1, r0
   1ff08:	str	r2, [r3, r4, lsl #2]
   1ff0c:	ldr	r3, [sp, #16]
   1ff10:	str	r3, [fp, #8]
   1ff14:	ldr	r3, [sp, #28]
   1ff18:	str	r3, [fp, #12]
   1ff1c:	mov	r0, r1
   1ff20:	add	sp, sp, #44	; 0x2c
   1ff24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ff28:	add	r1, r4, r4, lsl #2
   1ff2c:	mvn	r8, #0
   1ff30:	add	r4, r4, r1, lsl #1
   1ff34:	add	r6, r3, r4, lsl #2
   1ff38:	str	r2, [r3, r4, lsl #2]
   1ff3c:	str	r9, [r6, #8]
   1ff40:	str	r9, [r6, #12]
   1ff44:	str	r9, [r6, #16]
   1ff48:	str	r9, [r6, #24]
   1ff4c:	str	r9, [r6, #28]
   1ff50:	str	r8, [r6, #20]
   1ff54:	str	r8, [r6, #32]
   1ff58:	str	r8, [r6, #40]	; 0x28
   1ff5c:	ldrb	r4, [r7]
   1ff60:	sub	r0, r4, #48	; 0x30
   1ff64:	uxtb	r3, r0
   1ff68:	cmp	r3, #9
   1ff6c:	bhi	1ffb8 <__snprintf_chk@plt+0xebcc>
   1ff70:	b	20430 <__snprintf_chk@plt+0xf044>
   1ff74:	cmp	r4, #45	; 0x2d
   1ff78:	beq	1ffd4 <__snprintf_chk@plt+0xebe8>
   1ff7c:	cmp	r4, #43	; 0x2b
   1ff80:	beq	1ffe4 <__snprintf_chk@plt+0xebf8>
   1ff84:	cmp	r4, #32
   1ff88:	beq	1fff4 <__snprintf_chk@plt+0xec08>
   1ff8c:	cmp	r4, #35	; 0x23
   1ff90:	beq	20004 <__snprintf_chk@plt+0xec18>
   1ff94:	cmp	r4, #48	; 0x30
   1ff98:	beq	20014 <__snprintf_chk@plt+0xec28>
   1ff9c:	cmp	r4, #73	; 0x49
   1ffa0:	bne	20024 <__snprintf_chk@plt+0xec38>
   1ffa4:	ldr	r3, [r6, #8]
   1ffa8:	orr	r3, r3, #64	; 0x40
   1ffac:	str	r3, [r6, #8]
   1ffb0:	ldrb	r4, [r7]
   1ffb4:	mov	r5, r7
   1ffb8:	cmp	r4, #39	; 0x27
   1ffbc:	add	r7, r5, #1
   1ffc0:	bne	1ff74 <__snprintf_chk@plt+0xeb88>
   1ffc4:	ldr	r3, [r6, #8]
   1ffc8:	orr	r3, r3, #1
   1ffcc:	str	r3, [r6, #8]
   1ffd0:	b	1ffb0 <__snprintf_chk@plt+0xebc4>
   1ffd4:	ldr	r3, [r6, #8]
   1ffd8:	orr	r3, r3, #2
   1ffdc:	str	r3, [r6, #8]
   1ffe0:	b	1ffb0 <__snprintf_chk@plt+0xebc4>
   1ffe4:	ldr	r3, [r6, #8]
   1ffe8:	orr	r3, r3, #4
   1ffec:	str	r3, [r6, #8]
   1fff0:	b	1ffb0 <__snprintf_chk@plt+0xebc4>
   1fff4:	ldr	r3, [r6, #8]
   1fff8:	orr	r3, r3, #8
   1fffc:	str	r3, [r6, #8]
   20000:	b	1ffb0 <__snprintf_chk@plt+0xebc4>
   20004:	ldr	r3, [r6, #8]
   20008:	orr	r3, r3, #16
   2000c:	str	r3, [r6, #8]
   20010:	b	1ffb0 <__snprintf_chk@plt+0xebc4>
   20014:	ldr	r3, [r6, #8]
   20018:	orr	r3, r3, #32
   2001c:	str	r3, [r6, #8]
   20020:	b	1ffb0 <__snprintf_chk@plt+0xebc4>
   20024:	cmp	r4, #42	; 0x2a
   20028:	beq	20200 <__snprintf_chk@plt+0xee14>
   2002c:	sub	r3, r4, #48	; 0x30
   20030:	cmp	r3, #9
   20034:	bls	20820 <__snprintf_chk@plt+0xf434>
   20038:	cmp	r4, #46	; 0x2e
   2003c:	beq	20298 <__snprintf_chk@plt+0xeeac>
   20040:	add	r5, r5, #1
   20044:	mov	r3, #0
   20048:	mov	r1, #1
   2004c:	b	20054 <__snprintf_chk@plt+0xec68>
   20050:	ldrb	r4, [r5], #1
   20054:	cmp	r4, #104	; 0x68
   20058:	andeq	r2, r3, #1
   2005c:	mov	r7, r5
   20060:	orreq	r3, r3, r1, lsl r2
   20064:	beq	20050 <__snprintf_chk@plt+0xec64>
   20068:	cmp	r4, #76	; 0x4c
   2006c:	orreq	r3, r3, #4
   20070:	beq	20050 <__snprintf_chk@plt+0xec64>
   20074:	cmp	r4, #108	; 0x6c
   20078:	addeq	r3, r3, #8
   2007c:	beq	20050 <__snprintf_chk@plt+0xec64>
   20080:	cmp	r4, #106	; 0x6a
   20084:	addeq	r3, r3, #16
   20088:	beq	20050 <__snprintf_chk@plt+0xec64>
   2008c:	and	r2, r4, #223	; 0xdf
   20090:	cmp	r2, #90	; 0x5a
   20094:	beq	20050 <__snprintf_chk@plt+0xec64>
   20098:	cmp	r4, #116	; 0x74
   2009c:	beq	20050 <__snprintf_chk@plt+0xec64>
   200a0:	sub	r2, r4, #37	; 0x25
   200a4:	cmp	r2, #83	; 0x53
   200a8:	ldrls	pc, [pc, r2, lsl #2]
   200ac:	b	204a0 <__snprintf_chk@plt+0xf0b4>
   200b0:	muleq	r2, r4, r3
   200b4:	andeq	r0, r2, r0, lsr #9
   200b8:	andeq	r0, r2, r0, lsr #9
   200bc:	andeq	r0, r2, r0, lsr #9
   200c0:	andeq	r0, r2, r0, lsr #9
   200c4:	andeq	r0, r2, r0, lsr #9
   200c8:	andeq	r0, r2, r0, lsr #9
   200cc:	andeq	r0, r2, r0, lsr #9
   200d0:	andeq	r0, r2, r0, lsr #9
   200d4:	andeq	r0, r2, r0, lsr #9
   200d8:	andeq	r0, r2, r0, lsr #9
   200dc:	andeq	r0, r2, r0, lsr #9
   200e0:	andeq	r0, r2, r0, lsr #9
   200e4:	andeq	r0, r2, r0, lsr #9
   200e8:	andeq	r0, r2, r0, lsr #9
   200ec:	andeq	r0, r2, r0, lsr #9
   200f0:	andeq	r0, r2, r0, lsr #9
   200f4:	andeq	r0, r2, r0, lsr #9
   200f8:	andeq	r0, r2, r0, lsr #9
   200fc:	andeq	r0, r2, r0, lsr #9
   20100:	andeq	r0, r2, r0, lsr #9
   20104:	andeq	r0, r2, r0, lsr #9
   20108:	andeq	r0, r2, r0, lsr #9
   2010c:	andeq	r0, r2, r0, lsr #9
   20110:	andeq	r0, r2, r0, lsr #9
   20114:	andeq	r0, r2, r0, lsr #9
   20118:	andeq	r0, r2, r0, lsr #9
   2011c:	andeq	r0, r2, r0, lsr #9
   20120:	andeq	r0, r2, r8, ror #11
   20124:	andeq	r0, r2, r0, lsr #9
   20128:	andeq	r0, r2, r4, lsr r3
   2012c:	andeq	r0, r2, r0, lsr #9
   20130:	andeq	r0, r2, r8, ror #11
   20134:	andeq	r0, r2, r8, ror #11
   20138:	andeq	r0, r2, r8, ror #11
   2013c:	andeq	r0, r2, r0, lsr #9
   20140:	andeq	r0, r2, r0, lsr #9
   20144:	andeq	r0, r2, r0, lsr #9
   20148:	andeq	r0, r2, r0, lsr #9
   2014c:	andeq	r0, r2, r0, lsr #9
   20150:	andeq	r0, r2, r0, lsr #9
   20154:	andeq	r0, r2, r0, lsr #9
   20158:	andeq	r0, r2, r0, lsr #9
   2015c:	andeq	r0, r2, r0, lsr #9
   20160:	andeq	r0, r2, r0, lsr #9
   20164:	andeq	r0, r2, r0, lsr #9
   20168:	andeq	r0, r2, ip, lsr #14
   2016c:	andeq	r0, r2, r0, lsr #9
   20170:	andeq	r0, r2, r0, lsr #9
   20174:	andeq	r0, r2, r0, lsr #9
   20178:	andeq	r0, r2, r0, lsr #9
   2017c:	andeq	r0, r2, r8, ror #13
   20180:	andeq	r0, r2, r0, lsr #9
   20184:	andeq	r0, r2, r0, lsr #9
   20188:	andeq	r0, r2, r0, lsr #9
   2018c:	andeq	r0, r2, r0, lsr #9
   20190:	andeq	r0, r2, r0, lsr #9
   20194:	andeq	r0, r2, r0, lsr #9
   20198:	andeq	r0, r2, r0, lsr #9
   2019c:	andeq	r0, r2, r0, lsr #9
   201a0:	andeq	r0, r2, r8, ror #11
   201a4:	andeq	r0, r2, r0, lsr #9
   201a8:	ldrdeq	r0, [r2], -r4
   201ac:	muleq	r2, r0, r6
   201b0:	andeq	r0, r2, r8, ror #11
   201b4:	andeq	r0, r2, r8, ror #11
   201b8:	andeq	r0, r2, r8, ror #11
   201bc:	andeq	r0, r2, r0, lsr #9
   201c0:	muleq	r2, r0, r6
   201c4:	andeq	r0, r2, r0, lsr #9
   201c8:	andeq	r0, r2, r0, lsr #9
   201cc:	andeq	r0, r2, r0, lsr #9
   201d0:	andeq	r0, r2, r0, lsr #9
   201d4:	andeq	r0, r2, r8, asr #14
   201d8:	andeq	r0, r2, r8, ror #13
   201dc:	andeq	r0, r2, ip, lsr r7
   201e0:	andeq	r0, r2, r0, lsr #9
   201e4:	andeq	r0, r2, r0, lsr #9
   201e8:	andeq	r0, r2, ip, ror r6
   201ec:	andeq	r0, r2, r0, lsr #9
   201f0:	andeq	r0, r2, r8, ror #13
   201f4:	andeq	r0, r2, r0, lsr #9
   201f8:	andeq	r0, r2, r0, lsr #9
   201fc:	andeq	r0, r2, r8, ror #13
   20200:	str	r5, [r6, #12]
   20204:	str	r7, [r6, #16]
   20208:	ldrb	r3, [r5, #1]
   2020c:	ldr	r2, [sp, #16]
   20210:	sub	r3, r3, #48	; 0x30
   20214:	cmp	r2, #0
   20218:	moveq	r2, #1
   2021c:	str	r2, [sp, #16]
   20220:	uxtb	r2, r3
   20224:	cmp	r2, #9
   20228:	bls	2060c <__snprintf_chk@plt+0xf220>
   2022c:	ldr	r4, [r6, #20]
   20230:	cmn	r4, #1
   20234:	beq	205c8 <__snprintf_chk@plt+0xf1dc>
   20238:	ldr	r3, [sp, #8]
   2023c:	ldr	sl, [fp, #4]
   20240:	cmp	r3, r4
   20244:	bls	20530 <__snprintf_chk@plt+0xf144>
   20248:	ldr	r2, [fp]
   2024c:	cmp	r2, r4
   20250:	bhi	2026c <__snprintf_chk@plt+0xee80>
   20254:	sub	r1, sl, #16
   20258:	add	r2, r2, #1
   2025c:	cmp	r2, r4
   20260:	str	r9, [r1, r2, lsl #4]
   20264:	bls	20258 <__snprintf_chk@plt+0xee6c>
   20268:	str	r2, [fp]
   2026c:	ldr	r3, [sl, r4, lsl #4]
   20270:	cmp	r3, #0
   20274:	bne	2087c <__snprintf_chk@plt+0xf490>
   20278:	mov	r3, r7
   2027c:	mov	r2, #5
   20280:	str	r2, [sl, r4, lsl #4]
   20284:	ldrb	r4, [r3], #1
   20288:	mov	r5, r7
   2028c:	cmp	r4, #46	; 0x2e
   20290:	mov	r7, r3
   20294:	bne	20040 <__snprintf_chk@plt+0xec54>
   20298:	ldrb	r3, [r5, #1]
   2029c:	cmp	r3, #42	; 0x2a
   202a0:	bne	204e8 <__snprintf_chk@plt+0xf0fc>
   202a4:	add	r7, r5, #2
   202a8:	str	r5, [r6, #24]
   202ac:	str	r7, [r6, #28]
   202b0:	ldrb	r1, [r5, #2]
   202b4:	ldr	r3, [sp, #28]
   202b8:	sub	r1, r1, #48	; 0x30
   202bc:	cmp	r3, #2
   202c0:	movcc	r3, #2
   202c4:	str	r3, [sp, #28]
   202c8:	uxtb	r3, r1
   202cc:	cmp	r3, #9
   202d0:	bls	209fc <__snprintf_chk@plt+0xf610>
   202d4:	ldr	r4, [r6, #32]
   202d8:	cmn	r4, #1
   202dc:	beq	209dc <__snprintf_chk@plt+0xf5f0>
   202e0:	ldr	r3, [sp, #8]
   202e4:	ldr	sl, [fp, #4]
   202e8:	cmp	r3, r4
   202ec:	bls	20900 <__snprintf_chk@plt+0xf514>
   202f0:	ldr	r2, [fp]
   202f4:	cmp	r2, r4
   202f8:	bhi	20314 <__snprintf_chk@plt+0xef28>
   202fc:	sub	r1, sl, #16
   20300:	add	r2, r2, #1
   20304:	cmp	r2, r4
   20308:	str	r9, [r1, r2, lsl #4]
   2030c:	bls	20300 <__snprintf_chk@plt+0xef14>
   20310:	str	r2, [fp]
   20314:	ldr	r3, [sl, r4, lsl #4]
   20318:	cmp	r3, #0
   2031c:	bne	20960 <__snprintf_chk@plt+0xf574>
   20320:	mov	r3, #5
   20324:	str	r3, [sl, r4, lsl #4]
   20328:	mov	r5, r7
   2032c:	ldrb	r4, [r7]
   20330:	b	20040 <__snprintf_chk@plt+0xec54>
   20334:	mov	r4, #99	; 0x63
   20338:	mov	r3, #14
   2033c:	str	r3, [sp, #20]
   20340:	cmn	r8, #1
   20344:	strne	r8, [r6, #40]	; 0x28
   20348:	beq	20800 <__snprintf_chk@plt+0xf414>
   2034c:	ldr	r3, [sp, #8]
   20350:	ldr	sl, [fp, #4]
   20354:	cmp	r3, r8
   20358:	bls	207a4 <__snprintf_chk@plt+0xf3b8>
   2035c:	ldr	r3, [fp]
   20360:	cmp	r3, r8
   20364:	bhi	20380 <__snprintf_chk@plt+0xef94>
   20368:	sub	r1, sl, #16
   2036c:	add	r3, r3, #1
   20370:	cmp	r3, r8
   20374:	str	r9, [r1, r3, lsl #4]
   20378:	bls	2036c <__snprintf_chk@plt+0xef80>
   2037c:	str	r3, [fp]
   20380:	ldr	r3, [sl, r8, lsl #4]
   20384:	cmp	r3, #0
   20388:	bne	2078c <__snprintf_chk@plt+0xf3a0>
   2038c:	ldr	r3, [sp, #20]
   20390:	str	r3, [sl, r8, lsl #4]
   20394:	ldr	r3, [sp, #4]
   20398:	strb	r4, [r6, #36]	; 0x24
   2039c:	ldr	r2, [sp, #24]
   203a0:	ldr	r4, [r3]
   203a4:	str	r5, [r6, #4]
   203a8:	add	r4, r4, #1
   203ac:	cmp	r2, r4
   203b0:	str	r4, [r3]
   203b4:	ldrhi	r3, [r3, #4]
   203b8:	bhi	1fee8 <__snprintf_chk@plt+0xeafc>
   203bc:	ldr	r3, [sp, #24]
   203c0:	cmp	r3, #0
   203c4:	blt	20ad8 <__snprintf_chk@plt+0xf6ec>
   203c8:	ldr	r3, [sp, #24]
   203cc:	ldr	r2, [pc, #1896]	; 20b3c <__snprintf_chk@plt+0xf750>
   203d0:	lsl	r5, r3, #1
   203d4:	cmp	r5, r2
   203d8:	bhi	20ad8 <__snprintf_chk@plt+0xf6ec>
   203dc:	ldr	r2, [sp, #4]
   203e0:	add	r1, r3, r3, lsl #2
   203e4:	ldr	r6, [r2, #4]
   203e8:	add	r1, r3, r1, lsl #1
   203ec:	ldr	r3, [sp, #36]	; 0x24
   203f0:	lsl	r1, r1, #3
   203f4:	cmp	r3, r6
   203f8:	beq	20590 <__snprintf_chk@plt+0xf1a4>
   203fc:	mov	r0, r6
   20400:	bl	11164 <realloc@plt>
   20404:	subs	r3, r0, #0
   20408:	beq	20ad8 <__snprintf_chk@plt+0xf6ec>
   2040c:	ldr	r2, [sp, #4]
   20410:	ldm	r2, {r4, r6}
   20414:	ldr	r2, [sp, #36]	; 0x24
   20418:	cmp	r2, r6
   2041c:	beq	205a0 <__snprintf_chk@plt+0xf1b4>
   20420:	ldr	r2, [sp, #4]
   20424:	str	r5, [sp, #24]
   20428:	str	r3, [r2, #4]
   2042c:	b	1fee8 <__snprintf_chk@plt+0xeafc>
   20430:	mov	r2, r7
   20434:	ldrb	r3, [r2, #1]!
   20438:	sub	r1, r3, #48	; 0x30
   2043c:	cmp	r1, #9
   20440:	bls	20434 <__snprintf_chk@plt+0xf048>
   20444:	cmp	r3, #36	; 0x24
   20448:	mvnne	r8, #0
   2044c:	bne	1ffb8 <__snprintf_chk@plt+0xebcc>
   20450:	mov	r2, #0
   20454:	b	20460 <__snprintf_chk@plt+0xf074>
   20458:	cmp	ip, #9
   2045c:	bhi	20a6c <__snprintf_chk@plt+0xf680>
   20460:	ldr	r3, [pc, #1752]	; 20b40 <__snprintf_chk@plt+0xf754>
   20464:	mov	r1, r5
   20468:	cmp	r2, r3
   2046c:	addls	r2, r2, r2, lsl #2
   20470:	mvnhi	r3, #0
   20474:	lslls	r3, r2, #1
   20478:	ldrb	ip, [r5, #1]!
   2047c:	adds	r3, r0, r3
   20480:	mov	r2, r3
   20484:	sub	r0, ip, #48	; 0x30
   20488:	uxtb	ip, r0
   2048c:	bcc	20458 <__snprintf_chk@plt+0xf06c>
   20490:	cmp	ip, #9
   20494:	mvn	r3, #0
   20498:	mov	r1, r5
   2049c:	bls	20478 <__snprintf_chk@plt+0xf08c>
   204a0:	mov	sl, fp
   204a4:	ldr	fp, [sp, #4]
   204a8:	ldr	r3, [sl, #4]
   204ac:	ldr	r2, [sp, #12]
   204b0:	cmp	r2, r3
   204b4:	beq	204c0 <__snprintf_chk@plt+0xf0d4>
   204b8:	mov	r0, r3
   204bc:	bl	110f8 <free@plt>
   204c0:	ldr	r0, [fp, #4]
   204c4:	ldr	r3, [sp, #36]	; 0x24
   204c8:	cmp	r3, r0
   204cc:	beq	204d4 <__snprintf_chk@plt+0xf0e8>
   204d0:	bl	110f8 <free@plt>
   204d4:	bl	112c0 <__errno_location@plt>
   204d8:	mov	r3, #22
   204dc:	mvn	r1, #0
   204e0:	str	r3, [r0]
   204e4:	b	1ff1c <__snprintf_chk@plt+0xeb30>
   204e8:	str	r5, [r6, #24]
   204ec:	ldrb	r3, [r5, #1]
   204f0:	sub	r3, r3, #48	; 0x30
   204f4:	cmp	r3, #9
   204f8:	bhi	20ab4 <__snprintf_chk@plt+0xf6c8>
   204fc:	ldrb	r3, [r7, #1]!
   20500:	sub	r3, r3, #48	; 0x30
   20504:	cmp	r3, #9
   20508:	bls	204fc <__snprintf_chk@plt+0xf110>
   2050c:	sub	r3, r7, r5
   20510:	mov	r5, r7
   20514:	ldr	r2, [sp, #28]
   20518:	str	r7, [r6, #28]
   2051c:	cmp	r2, r3
   20520:	movcs	r3, r2
   20524:	ldrb	r4, [r7]
   20528:	str	r3, [sp, #28]
   2052c:	b	20040 <__snprintf_chk@plt+0xec54>
   20530:	ldr	r3, [sp, #8]
   20534:	lsl	r3, r3, #1
   20538:	cmp	r3, r4
   2053c:	str	r3, [sp, #8]
   20540:	addls	r3, r4, #1
   20544:	strls	r3, [sp, #8]
   20548:	ldr	r3, [sp, #8]
   2054c:	cmn	r3, #-268435455	; 0xf0000001
   20550:	bhi	20b24 <__snprintf_chk@plt+0xf738>
   20554:	ldr	r2, [sp, #12]
   20558:	lsl	r1, r3, #4
   2055c:	cmp	r2, sl
   20560:	beq	208bc <__snprintf_chk@plt+0xf4d0>
   20564:	mov	r0, sl
   20568:	bl	11164 <realloc@plt>
   2056c:	ldr	r3, [fp, #4]
   20570:	subs	sl, r0, #0
   20574:	beq	20b28 <__snprintf_chk@plt+0xf73c>
   20578:	ldr	r2, [sp, #12]
   2057c:	cmp	r2, r3
   20580:	ldr	r2, [fp]
   20584:	beq	20b30 <__snprintf_chk@plt+0xf744>
   20588:	str	sl, [fp, #4]
   2058c:	b	2024c <__snprintf_chk@plt+0xee60>
   20590:	mov	r0, r1
   20594:	bl	1120c <malloc@plt>
   20598:	subs	r3, r0, #0
   2059c:	beq	209b8 <__snprintf_chk@plt+0xf5cc>
   205a0:	add	r2, r4, r4, lsl #2
   205a4:	mov	r0, r3
   205a8:	add	r2, r4, r2, lsl #1
   205ac:	mov	r1, r6
   205b0:	lsl	r2, r2, #2
   205b4:	bl	1111c <memcpy@plt>
   205b8:	ldr	r2, [sp, #4]
   205bc:	ldr	r4, [r2]
   205c0:	mov	r3, r0
   205c4:	b	20420 <__snprintf_chk@plt+0xf034>
   205c8:	ldr	r3, [sp, #32]
   205cc:	cmn	r3, #1
   205d0:	str	r3, [r6, #20]
   205d4:	add	r3, r3, #1
   205d8:	beq	204a0 <__snprintf_chk@plt+0xf0b4>
   205dc:	ldr	r4, [sp, #32]
   205e0:	str	r3, [sp, #32]
   205e4:	b	20238 <__snprintf_chk@plt+0xee4c>
   205e8:	cmp	r3, #15
   205ec:	movgt	r3, #12
   205f0:	strgt	r3, [sp, #20]
   205f4:	bgt	20340 <__snprintf_chk@plt+0xef54>
   205f8:	tst	r3, #4
   205fc:	movne	r3, #12
   20600:	moveq	r3, #11
   20604:	str	r3, [sp, #20]
   20608:	b	20340 <__snprintf_chk@plt+0xef54>
   2060c:	mov	r1, r7
   20610:	ldrb	r2, [r1, #1]!
   20614:	sub	r0, r2, #48	; 0x30
   20618:	cmp	r0, #9
   2061c:	bls	20610 <__snprintf_chk@plt+0xf224>
   20620:	cmp	r2, #36	; 0x24
   20624:	bne	2022c <__snprintf_chk@plt+0xee40>
   20628:	mov	r1, #0
   2062c:	b	20638 <__snprintf_chk@plt+0xf24c>
   20630:	cmp	ip, #9
   20634:	bhi	20af4 <__snprintf_chk@plt+0xf708>
   20638:	ldr	r2, [pc, #1280]	; 20b40 <__snprintf_chk@plt+0xf754>
   2063c:	mov	r0, r7
   20640:	cmp	r1, r2
   20644:	addls	r1, r1, r1, lsl #2
   20648:	mvnhi	r2, #0
   2064c:	lslls	r2, r1, #1
   20650:	ldrb	ip, [r7, #1]!
   20654:	adds	r2, r3, r2
   20658:	mov	r1, r2
   2065c:	sub	r3, ip, #48	; 0x30
   20660:	uxtb	ip, r3
   20664:	bcc	20630 <__snprintf_chk@plt+0xf244>
   20668:	cmp	ip, #9
   2066c:	mvn	r2, #0
   20670:	mov	r0, r7
   20674:	bls	20650 <__snprintf_chk@plt+0xf264>
   20678:	b	204a0 <__snprintf_chk@plt+0xf0b4>
   2067c:	cmp	r3, #7
   20680:	movgt	r3, #16
   20684:	movle	r3, #15
   20688:	str	r3, [sp, #20]
   2068c:	b	20340 <__snprintf_chk@plt+0xef54>
   20690:	cmp	r3, #15
   20694:	bgt	2098c <__snprintf_chk@plt+0xf5a0>
   20698:	tst	r3, #4
   2069c:	bne	2098c <__snprintf_chk@plt+0xf5a0>
   206a0:	cmp	r3, #7
   206a4:	movgt	r3, #7
   206a8:	strgt	r3, [sp, #20]
   206ac:	bgt	20340 <__snprintf_chk@plt+0xef54>
   206b0:	tst	r3, #2
   206b4:	movne	r3, #1
   206b8:	strne	r3, [sp, #20]
   206bc:	bne	20340 <__snprintf_chk@plt+0xef54>
   206c0:	tst	r3, #1
   206c4:	movne	r3, #3
   206c8:	moveq	r3, #5
   206cc:	str	r3, [sp, #20]
   206d0:	b	20340 <__snprintf_chk@plt+0xef54>
   206d4:	cmp	r3, #7
   206d8:	movgt	r3, #14
   206dc:	movle	r3, #13
   206e0:	str	r3, [sp, #20]
   206e4:	b	20340 <__snprintf_chk@plt+0xef54>
   206e8:	cmp	r3, #15
   206ec:	bgt	20980 <__snprintf_chk@plt+0xf594>
   206f0:	tst	r3, #4
   206f4:	bne	20980 <__snprintf_chk@plt+0xf594>
   206f8:	cmp	r3, #7
   206fc:	movgt	r3, #8
   20700:	strgt	r3, [sp, #20]
   20704:	bgt	20340 <__snprintf_chk@plt+0xef54>
   20708:	tst	r3, #2
   2070c:	movne	r3, #2
   20710:	strne	r3, [sp, #20]
   20714:	bne	20340 <__snprintf_chk@plt+0xef54>
   20718:	tst	r3, #1
   2071c:	movne	r3, #4
   20720:	moveq	r3, #6
   20724:	str	r3, [sp, #20]
   20728:	b	20340 <__snprintf_chk@plt+0xef54>
   2072c:	mov	r3, #16
   20730:	str	r3, [sp, #20]
   20734:	mov	r4, #115	; 0x73
   20738:	b	20340 <__snprintf_chk@plt+0xef54>
   2073c:	mov	r3, #17
   20740:	str	r3, [sp, #20]
   20744:	b	20340 <__snprintf_chk@plt+0xef54>
   20748:	cmp	r3, #15
   2074c:	bgt	20974 <__snprintf_chk@plt+0xf588>
   20750:	tst	r3, #4
   20754:	bne	20974 <__snprintf_chk@plt+0xf588>
   20758:	cmp	r3, #7
   2075c:	movgt	r3, #21
   20760:	strgt	r3, [sp, #20]
   20764:	bgt	20340 <__snprintf_chk@plt+0xef54>
   20768:	tst	r3, #2
   2076c:	movne	r3, #18
   20770:	strne	r3, [sp, #20]
   20774:	bne	20340 <__snprintf_chk@plt+0xef54>
   20778:	tst	r3, #1
   2077c:	movne	r3, #19
   20780:	moveq	r3, #20
   20784:	str	r3, [sp, #20]
   20788:	b	20340 <__snprintf_chk@plt+0xef54>
   2078c:	ldr	r2, [sp, #20]
   20790:	cmp	r3, r2
   20794:	beq	20394 <__snprintf_chk@plt+0xefa8>
   20798:	mov	r3, sl
   2079c:	ldr	fp, [sp, #4]
   207a0:	b	204ac <__snprintf_chk@plt+0xf0c0>
   207a4:	ldr	r3, [sp, #8]
   207a8:	lsl	r3, r3, #1
   207ac:	cmp	r3, r8
   207b0:	str	r3, [sp, #8]
   207b4:	addls	r3, r8, #1
   207b8:	strls	r3, [sp, #8]
   207bc:	ldr	r3, [sp, #8]
   207c0:	cmn	r3, #-268435455	; 0xf0000001
   207c4:	bhi	20b24 <__snprintf_chk@plt+0xf738>
   207c8:	ldr	r2, [sp, #12]
   207cc:	lsl	r1, r3, #4
   207d0:	cmp	r2, sl
   207d4:	beq	20890 <__snprintf_chk@plt+0xf4a4>
   207d8:	mov	r0, sl
   207dc:	bl	11164 <realloc@plt>
   207e0:	subs	sl, r0, #0
   207e4:	beq	20ad8 <__snprintf_chk@plt+0xf6ec>
   207e8:	ldr	r3, [fp, #4]
   207ec:	ldr	r2, [sp, #12]
   207f0:	cmp	r2, r3
   207f4:	beq	20b18 <__snprintf_chk@plt+0xf72c>
   207f8:	str	sl, [fp, #4]
   207fc:	b	2035c <__snprintf_chk@plt+0xef70>
   20800:	ldr	r3, [sp, #32]
   20804:	cmn	r3, #1
   20808:	str	r3, [r6, #40]	; 0x28
   2080c:	add	r3, r3, #1
   20810:	beq	204a0 <__snprintf_chk@plt+0xf0b4>
   20814:	ldr	r8, [sp, #32]
   20818:	str	r3, [sp, #32]
   2081c:	b	2034c <__snprintf_chk@plt+0xef60>
   20820:	str	r5, [r6, #12]
   20824:	ldrb	r3, [r5]
   20828:	sub	r3, r3, #48	; 0x30
   2082c:	cmp	r3, #9
   20830:	bhi	20870 <__snprintf_chk@plt+0xf484>
   20834:	mov	r7, r5
   20838:	b	20840 <__snprintf_chk@plt+0xf454>
   2083c:	mov	r7, r2
   20840:	ldrb	r3, [r7, #1]
   20844:	add	r2, r7, #1
   20848:	sub	r3, r3, #48	; 0x30
   2084c:	cmp	r3, #9
   20850:	bls	2083c <__snprintf_chk@plt+0xf450>
   20854:	ldr	r3, [sp, #16]
   20858:	sub	r5, r2, r5
   2085c:	cmp	r3, r5
   20860:	movcc	r3, r5
   20864:	add	r7, r7, #2
   20868:	mov	r5, r2
   2086c:	str	r3, [sp, #16]
   20870:	str	r5, [r6, #16]
   20874:	ldrb	r4, [r5]
   20878:	b	20038 <__snprintf_chk@plt+0xec4c>
   2087c:	cmp	r3, #5
   20880:	bne	20798 <__snprintf_chk@plt+0xf3ac>
   20884:	mov	r5, r7
   20888:	ldrb	r4, [r7], #1
   2088c:	b	20038 <__snprintf_chk@plt+0xec4c>
   20890:	mov	r0, r1
   20894:	bl	1120c <malloc@plt>
   20898:	subs	r3, r0, #0
   2089c:	beq	208cc <__snprintf_chk@plt+0xf4e0>
   208a0:	ldr	r2, [fp]
   208a4:	mov	r1, sl
   208a8:	mov	r0, r3
   208ac:	lsl	r2, r2, #4
   208b0:	bl	1111c <memcpy@plt>
   208b4:	mov	sl, r0
   208b8:	b	207f8 <__snprintf_chk@plt+0xf40c>
   208bc:	mov	r0, r1
   208c0:	bl	1120c <malloc@plt>
   208c4:	subs	r3, r0, #0
   208c8:	bne	20998 <__snprintf_chk@plt+0xf5ac>
   208cc:	ldr	fp, [sp, #4]
   208d0:	ldr	r0, [fp, #4]
   208d4:	ldr	r3, [sp, #36]	; 0x24
   208d8:	cmp	r3, r0
   208dc:	beq	208e4 <__snprintf_chk@plt+0xf4f8>
   208e0:	bl	110f8 <free@plt>
   208e4:	bl	112c0 <__errno_location@plt>
   208e8:	mov	r3, #12
   208ec:	mvn	r1, #0
   208f0:	str	r3, [r0]
   208f4:	mov	r0, r1
   208f8:	add	sp, sp, #44	; 0x2c
   208fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20900:	ldr	r3, [sp, #8]
   20904:	lsl	r3, r3, #1
   20908:	cmp	r3, r4
   2090c:	str	r3, [sp, #8]
   20910:	addls	r3, r4, #1
   20914:	strls	r3, [sp, #8]
   20918:	ldr	r3, [sp, #8]
   2091c:	cmn	r3, #-268435455	; 0xf0000001
   20920:	bhi	20b24 <__snprintf_chk@plt+0xf738>
   20924:	ldr	r2, [sp, #12]
   20928:	lsl	r1, r3, #4
   2092c:	cmp	r2, sl
   20930:	beq	20a84 <__snprintf_chk@plt+0xf698>
   20934:	mov	r0, sl
   20938:	bl	11164 <realloc@plt>
   2093c:	ldr	r3, [fp, #4]
   20940:	subs	sl, r0, #0
   20944:	beq	20b28 <__snprintf_chk@plt+0xf73c>
   20948:	ldr	r2, [sp, #12]
   2094c:	cmp	r2, r3
   20950:	ldr	r2, [fp]
   20954:	beq	20b0c <__snprintf_chk@plt+0xf720>
   20958:	str	sl, [fp, #4]
   2095c:	b	202f4 <__snprintf_chk@plt+0xef08>
   20960:	cmp	r3, #5
   20964:	bne	20798 <__snprintf_chk@plt+0xf3ac>
   20968:	ldrb	r4, [r7]
   2096c:	mov	r5, r7
   20970:	b	20040 <__snprintf_chk@plt+0xec54>
   20974:	mov	r3, #22
   20978:	str	r3, [sp, #20]
   2097c:	b	20340 <__snprintf_chk@plt+0xef54>
   20980:	mov	r3, #10
   20984:	str	r3, [sp, #20]
   20988:	b	20340 <__snprintf_chk@plt+0xef54>
   2098c:	mov	r3, #9
   20990:	str	r3, [sp, #20]
   20994:	b	20340 <__snprintf_chk@plt+0xef54>
   20998:	ldr	r2, [fp]
   2099c:	lsl	r2, r2, #4
   209a0:	mov	r1, sl
   209a4:	mov	r0, r3
   209a8:	bl	1111c <memcpy@plt>
   209ac:	ldr	r2, [fp]
   209b0:	mov	sl, r0
   209b4:	b	20588 <__snprintf_chk@plt+0xf19c>
   209b8:	mov	sl, fp
   209bc:	ldr	r2, [sp, #12]
   209c0:	ldr	r3, [sl, #4]
   209c4:	ldr	fp, [sp, #4]
   209c8:	cmp	r2, r3
   209cc:	beq	208e4 <__snprintf_chk@plt+0xf4f8>
   209d0:	mov	r0, r3
   209d4:	bl	110f8 <free@plt>
   209d8:	b	208d0 <__snprintf_chk@plt+0xf4e4>
   209dc:	ldr	r3, [sp, #32]
   209e0:	cmn	r3, #1
   209e4:	str	r3, [r6, #32]
   209e8:	add	r3, r3, #1
   209ec:	beq	204a0 <__snprintf_chk@plt+0xf0b4>
   209f0:	ldr	r4, [sp, #32]
   209f4:	str	r3, [sp, #32]
   209f8:	b	202e0 <__snprintf_chk@plt+0xeef4>
   209fc:	mov	r2, r7
   20a00:	ldrb	r3, [r2, #1]!
   20a04:	sub	r0, r3, #48	; 0x30
   20a08:	cmp	r0, #9
   20a0c:	bls	20a00 <__snprintf_chk@plt+0xf614>
   20a10:	cmp	r3, #36	; 0x24
   20a14:	bne	202d4 <__snprintf_chk@plt+0xeee8>
   20a18:	mov	r2, #0
   20a1c:	b	20a28 <__snprintf_chk@plt+0xf63c>
   20a20:	cmp	ip, #9
   20a24:	bhi	20ac0 <__snprintf_chk@plt+0xf6d4>
   20a28:	ldr	r3, [pc, #272]	; 20b40 <__snprintf_chk@plt+0xf754>
   20a2c:	mov	r0, r7
   20a30:	cmp	r2, r3
   20a34:	addls	r2, r2, r2, lsl #2
   20a38:	mvnhi	r3, #0
   20a3c:	lslls	r3, r2, #1
   20a40:	ldrb	ip, [r7, #1]!
   20a44:	adds	r3, r1, r3
   20a48:	mov	r2, r3
   20a4c:	sub	r1, ip, #48	; 0x30
   20a50:	uxtb	ip, r1
   20a54:	bcc	20a20 <__snprintf_chk@plt+0xf634>
   20a58:	cmp	ip, #9
   20a5c:	mvn	r3, #0
   20a60:	mov	r0, r7
   20a64:	bls	20a40 <__snprintf_chk@plt+0xf654>
   20a68:	b	204a0 <__snprintf_chk@plt+0xf0b4>
   20a6c:	sub	r8, r3, #1
   20a70:	cmn	r8, #3
   20a74:	bhi	204a0 <__snprintf_chk@plt+0xf0b4>
   20a78:	add	r5, r1, #2
   20a7c:	ldrb	r4, [r1, #2]
   20a80:	b	1ffb8 <__snprintf_chk@plt+0xebcc>
   20a84:	mov	r0, r1
   20a88:	bl	1120c <malloc@plt>
   20a8c:	subs	r3, r0, #0
   20a90:	beq	208cc <__snprintf_chk@plt+0xf4e0>
   20a94:	ldr	r2, [fp]
   20a98:	lsl	r2, r2, #4
   20a9c:	mov	r1, sl
   20aa0:	mov	r0, r3
   20aa4:	bl	1111c <memcpy@plt>
   20aa8:	ldr	r2, [fp]
   20aac:	mov	sl, r0
   20ab0:	b	20958 <__snprintf_chk@plt+0xf56c>
   20ab4:	mov	r5, r7
   20ab8:	mov	r3, #1
   20abc:	b	20514 <__snprintf_chk@plt+0xf128>
   20ac0:	sub	r4, r3, #1
   20ac4:	cmn	r4, #3
   20ac8:	bhi	204a0 <__snprintf_chk@plt+0xf0b4>
   20acc:	str	r4, [r6, #32]
   20ad0:	add	r7, r0, #2
   20ad4:	b	202e0 <__snprintf_chk@plt+0xeef4>
   20ad8:	mov	sl, fp
   20adc:	ldr	fp, [sp, #4]
   20ae0:	ldr	r3, [sl, #4]
   20ae4:	ldr	r2, [sp, #12]
   20ae8:	cmp	r2, r3
   20aec:	bne	209d0 <__snprintf_chk@plt+0xf5e4>
   20af0:	b	208d0 <__snprintf_chk@plt+0xf4e4>
   20af4:	sub	r4, r2, #1
   20af8:	cmn	r4, #3
   20afc:	bhi	204a0 <__snprintf_chk@plt+0xf0b4>
   20b00:	str	r4, [r6, #20]
   20b04:	add	r7, r0, #2
   20b08:	b	20238 <__snprintf_chk@plt+0xee4c>
   20b0c:	mov	r3, sl
   20b10:	ldr	sl, [sp, #12]
   20b14:	b	20a98 <__snprintf_chk@plt+0xf6ac>
   20b18:	mov	r3, sl
   20b1c:	mov	sl, r2
   20b20:	b	208a0 <__snprintf_chk@plt+0xf4b4>
   20b24:	mov	r3, sl
   20b28:	ldr	fp, [sp, #4]
   20b2c:	b	20ae4 <__snprintf_chk@plt+0xf6f8>
   20b30:	mov	r3, sl
   20b34:	ldr	sl, [sp, #12]
   20b38:	b	2099c <__snprintf_chk@plt+0xf5b0>
   20b3c:	ldrbeq	r7, [r1, #1117]	; 0x45d
   20b40:	ldmibne	r9, {r0, r3, r4, r7, r8, fp, ip, pc}
   20b44:	subs	r2, r1, #1
   20b48:	bxeq	lr
   20b4c:	bcc	20d24 <__snprintf_chk@plt+0xf938>
   20b50:	cmp	r0, r1
   20b54:	bls	20d08 <__snprintf_chk@plt+0xf91c>
   20b58:	tst	r1, r2
   20b5c:	beq	20d14 <__snprintf_chk@plt+0xf928>
   20b60:	clz	r3, r0
   20b64:	clz	r2, r1
   20b68:	sub	r3, r2, r3
   20b6c:	rsbs	r3, r3, #31
   20b70:	addne	r3, r3, r3, lsl #1
   20b74:	mov	r2, #0
   20b78:	addne	pc, pc, r3, lsl #2
   20b7c:	nop			; (mov r0, r0)
   20b80:	cmp	r0, r1, lsl #31
   20b84:	adc	r2, r2, r2
   20b88:	subcs	r0, r0, r1, lsl #31
   20b8c:	cmp	r0, r1, lsl #30
   20b90:	adc	r2, r2, r2
   20b94:	subcs	r0, r0, r1, lsl #30
   20b98:	cmp	r0, r1, lsl #29
   20b9c:	adc	r2, r2, r2
   20ba0:	subcs	r0, r0, r1, lsl #29
   20ba4:	cmp	r0, r1, lsl #28
   20ba8:	adc	r2, r2, r2
   20bac:	subcs	r0, r0, r1, lsl #28
   20bb0:	cmp	r0, r1, lsl #27
   20bb4:	adc	r2, r2, r2
   20bb8:	subcs	r0, r0, r1, lsl #27
   20bbc:	cmp	r0, r1, lsl #26
   20bc0:	adc	r2, r2, r2
   20bc4:	subcs	r0, r0, r1, lsl #26
   20bc8:	cmp	r0, r1, lsl #25
   20bcc:	adc	r2, r2, r2
   20bd0:	subcs	r0, r0, r1, lsl #25
   20bd4:	cmp	r0, r1, lsl #24
   20bd8:	adc	r2, r2, r2
   20bdc:	subcs	r0, r0, r1, lsl #24
   20be0:	cmp	r0, r1, lsl #23
   20be4:	adc	r2, r2, r2
   20be8:	subcs	r0, r0, r1, lsl #23
   20bec:	cmp	r0, r1, lsl #22
   20bf0:	adc	r2, r2, r2
   20bf4:	subcs	r0, r0, r1, lsl #22
   20bf8:	cmp	r0, r1, lsl #21
   20bfc:	adc	r2, r2, r2
   20c00:	subcs	r0, r0, r1, lsl #21
   20c04:	cmp	r0, r1, lsl #20
   20c08:	adc	r2, r2, r2
   20c0c:	subcs	r0, r0, r1, lsl #20
   20c10:	cmp	r0, r1, lsl #19
   20c14:	adc	r2, r2, r2
   20c18:	subcs	r0, r0, r1, lsl #19
   20c1c:	cmp	r0, r1, lsl #18
   20c20:	adc	r2, r2, r2
   20c24:	subcs	r0, r0, r1, lsl #18
   20c28:	cmp	r0, r1, lsl #17
   20c2c:	adc	r2, r2, r2
   20c30:	subcs	r0, r0, r1, lsl #17
   20c34:	cmp	r0, r1, lsl #16
   20c38:	adc	r2, r2, r2
   20c3c:	subcs	r0, r0, r1, lsl #16
   20c40:	cmp	r0, r1, lsl #15
   20c44:	adc	r2, r2, r2
   20c48:	subcs	r0, r0, r1, lsl #15
   20c4c:	cmp	r0, r1, lsl #14
   20c50:	adc	r2, r2, r2
   20c54:	subcs	r0, r0, r1, lsl #14
   20c58:	cmp	r0, r1, lsl #13
   20c5c:	adc	r2, r2, r2
   20c60:	subcs	r0, r0, r1, lsl #13
   20c64:	cmp	r0, r1, lsl #12
   20c68:	adc	r2, r2, r2
   20c6c:	subcs	r0, r0, r1, lsl #12
   20c70:	cmp	r0, r1, lsl #11
   20c74:	adc	r2, r2, r2
   20c78:	subcs	r0, r0, r1, lsl #11
   20c7c:	cmp	r0, r1, lsl #10
   20c80:	adc	r2, r2, r2
   20c84:	subcs	r0, r0, r1, lsl #10
   20c88:	cmp	r0, r1, lsl #9
   20c8c:	adc	r2, r2, r2
   20c90:	subcs	r0, r0, r1, lsl #9
   20c94:	cmp	r0, r1, lsl #8
   20c98:	adc	r2, r2, r2
   20c9c:	subcs	r0, r0, r1, lsl #8
   20ca0:	cmp	r0, r1, lsl #7
   20ca4:	adc	r2, r2, r2
   20ca8:	subcs	r0, r0, r1, lsl #7
   20cac:	cmp	r0, r1, lsl #6
   20cb0:	adc	r2, r2, r2
   20cb4:	subcs	r0, r0, r1, lsl #6
   20cb8:	cmp	r0, r1, lsl #5
   20cbc:	adc	r2, r2, r2
   20cc0:	subcs	r0, r0, r1, lsl #5
   20cc4:	cmp	r0, r1, lsl #4
   20cc8:	adc	r2, r2, r2
   20ccc:	subcs	r0, r0, r1, lsl #4
   20cd0:	cmp	r0, r1, lsl #3
   20cd4:	adc	r2, r2, r2
   20cd8:	subcs	r0, r0, r1, lsl #3
   20cdc:	cmp	r0, r1, lsl #2
   20ce0:	adc	r2, r2, r2
   20ce4:	subcs	r0, r0, r1, lsl #2
   20ce8:	cmp	r0, r1, lsl #1
   20cec:	adc	r2, r2, r2
   20cf0:	subcs	r0, r0, r1, lsl #1
   20cf4:	cmp	r0, r1
   20cf8:	adc	r2, r2, r2
   20cfc:	subcs	r0, r0, r1
   20d00:	mov	r0, r2
   20d04:	bx	lr
   20d08:	moveq	r0, #1
   20d0c:	movne	r0, #0
   20d10:	bx	lr
   20d14:	clz	r2, r1
   20d18:	rsb	r2, r2, #31
   20d1c:	lsr	r0, r0, r2
   20d20:	bx	lr
   20d24:	cmp	r0, #0
   20d28:	mvnne	r0, #0
   20d2c:	b	210a0 <__snprintf_chk@plt+0xfcb4>
   20d30:	cmp	r1, #0
   20d34:	beq	20d24 <__snprintf_chk@plt+0xf938>
   20d38:	push	{r0, r1, lr}
   20d3c:	bl	20b44 <__snprintf_chk@plt+0xf758>
   20d40:	pop	{r1, r2, lr}
   20d44:	mul	r3, r2, r0
   20d48:	sub	r1, r1, r3
   20d4c:	bx	lr
   20d50:	cmp	r1, #0
   20d54:	beq	20f60 <__snprintf_chk@plt+0xfb74>
   20d58:	eor	ip, r0, r1
   20d5c:	rsbmi	r1, r1, #0
   20d60:	subs	r2, r1, #1
   20d64:	beq	20f2c <__snprintf_chk@plt+0xfb40>
   20d68:	movs	r3, r0
   20d6c:	rsbmi	r3, r0, #0
   20d70:	cmp	r3, r1
   20d74:	bls	20f38 <__snprintf_chk@plt+0xfb4c>
   20d78:	tst	r1, r2
   20d7c:	beq	20f48 <__snprintf_chk@plt+0xfb5c>
   20d80:	clz	r2, r3
   20d84:	clz	r0, r1
   20d88:	sub	r2, r0, r2
   20d8c:	rsbs	r2, r2, #31
   20d90:	addne	r2, r2, r2, lsl #1
   20d94:	mov	r0, #0
   20d98:	addne	pc, pc, r2, lsl #2
   20d9c:	nop			; (mov r0, r0)
   20da0:	cmp	r3, r1, lsl #31
   20da4:	adc	r0, r0, r0
   20da8:	subcs	r3, r3, r1, lsl #31
   20dac:	cmp	r3, r1, lsl #30
   20db0:	adc	r0, r0, r0
   20db4:	subcs	r3, r3, r1, lsl #30
   20db8:	cmp	r3, r1, lsl #29
   20dbc:	adc	r0, r0, r0
   20dc0:	subcs	r3, r3, r1, lsl #29
   20dc4:	cmp	r3, r1, lsl #28
   20dc8:	adc	r0, r0, r0
   20dcc:	subcs	r3, r3, r1, lsl #28
   20dd0:	cmp	r3, r1, lsl #27
   20dd4:	adc	r0, r0, r0
   20dd8:	subcs	r3, r3, r1, lsl #27
   20ddc:	cmp	r3, r1, lsl #26
   20de0:	adc	r0, r0, r0
   20de4:	subcs	r3, r3, r1, lsl #26
   20de8:	cmp	r3, r1, lsl #25
   20dec:	adc	r0, r0, r0
   20df0:	subcs	r3, r3, r1, lsl #25
   20df4:	cmp	r3, r1, lsl #24
   20df8:	adc	r0, r0, r0
   20dfc:	subcs	r3, r3, r1, lsl #24
   20e00:	cmp	r3, r1, lsl #23
   20e04:	adc	r0, r0, r0
   20e08:	subcs	r3, r3, r1, lsl #23
   20e0c:	cmp	r3, r1, lsl #22
   20e10:	adc	r0, r0, r0
   20e14:	subcs	r3, r3, r1, lsl #22
   20e18:	cmp	r3, r1, lsl #21
   20e1c:	adc	r0, r0, r0
   20e20:	subcs	r3, r3, r1, lsl #21
   20e24:	cmp	r3, r1, lsl #20
   20e28:	adc	r0, r0, r0
   20e2c:	subcs	r3, r3, r1, lsl #20
   20e30:	cmp	r3, r1, lsl #19
   20e34:	adc	r0, r0, r0
   20e38:	subcs	r3, r3, r1, lsl #19
   20e3c:	cmp	r3, r1, lsl #18
   20e40:	adc	r0, r0, r0
   20e44:	subcs	r3, r3, r1, lsl #18
   20e48:	cmp	r3, r1, lsl #17
   20e4c:	adc	r0, r0, r0
   20e50:	subcs	r3, r3, r1, lsl #17
   20e54:	cmp	r3, r1, lsl #16
   20e58:	adc	r0, r0, r0
   20e5c:	subcs	r3, r3, r1, lsl #16
   20e60:	cmp	r3, r1, lsl #15
   20e64:	adc	r0, r0, r0
   20e68:	subcs	r3, r3, r1, lsl #15
   20e6c:	cmp	r3, r1, lsl #14
   20e70:	adc	r0, r0, r0
   20e74:	subcs	r3, r3, r1, lsl #14
   20e78:	cmp	r3, r1, lsl #13
   20e7c:	adc	r0, r0, r0
   20e80:	subcs	r3, r3, r1, lsl #13
   20e84:	cmp	r3, r1, lsl #12
   20e88:	adc	r0, r0, r0
   20e8c:	subcs	r3, r3, r1, lsl #12
   20e90:	cmp	r3, r1, lsl #11
   20e94:	adc	r0, r0, r0
   20e98:	subcs	r3, r3, r1, lsl #11
   20e9c:	cmp	r3, r1, lsl #10
   20ea0:	adc	r0, r0, r0
   20ea4:	subcs	r3, r3, r1, lsl #10
   20ea8:	cmp	r3, r1, lsl #9
   20eac:	adc	r0, r0, r0
   20eb0:	subcs	r3, r3, r1, lsl #9
   20eb4:	cmp	r3, r1, lsl #8
   20eb8:	adc	r0, r0, r0
   20ebc:	subcs	r3, r3, r1, lsl #8
   20ec0:	cmp	r3, r1, lsl #7
   20ec4:	adc	r0, r0, r0
   20ec8:	subcs	r3, r3, r1, lsl #7
   20ecc:	cmp	r3, r1, lsl #6
   20ed0:	adc	r0, r0, r0
   20ed4:	subcs	r3, r3, r1, lsl #6
   20ed8:	cmp	r3, r1, lsl #5
   20edc:	adc	r0, r0, r0
   20ee0:	subcs	r3, r3, r1, lsl #5
   20ee4:	cmp	r3, r1, lsl #4
   20ee8:	adc	r0, r0, r0
   20eec:	subcs	r3, r3, r1, lsl #4
   20ef0:	cmp	r3, r1, lsl #3
   20ef4:	adc	r0, r0, r0
   20ef8:	subcs	r3, r3, r1, lsl #3
   20efc:	cmp	r3, r1, lsl #2
   20f00:	adc	r0, r0, r0
   20f04:	subcs	r3, r3, r1, lsl #2
   20f08:	cmp	r3, r1, lsl #1
   20f0c:	adc	r0, r0, r0
   20f10:	subcs	r3, r3, r1, lsl #1
   20f14:	cmp	r3, r1
   20f18:	adc	r0, r0, r0
   20f1c:	subcs	r3, r3, r1
   20f20:	cmp	ip, #0
   20f24:	rsbmi	r0, r0, #0
   20f28:	bx	lr
   20f2c:	teq	ip, r0
   20f30:	rsbmi	r0, r0, #0
   20f34:	bx	lr
   20f38:	movcc	r0, #0
   20f3c:	asreq	r0, ip, #31
   20f40:	orreq	r0, r0, #1
   20f44:	bx	lr
   20f48:	clz	r2, r1
   20f4c:	rsb	r2, r2, #31
   20f50:	cmp	ip, #0
   20f54:	lsr	r0, r3, r2
   20f58:	rsbmi	r0, r0, #0
   20f5c:	bx	lr
   20f60:	cmp	r0, #0
   20f64:	mvngt	r0, #-2147483648	; 0x80000000
   20f68:	movlt	r0, #-2147483648	; 0x80000000
   20f6c:	b	210a0 <__snprintf_chk@plt+0xfcb4>
   20f70:	cmp	r1, #0
   20f74:	beq	20f60 <__snprintf_chk@plt+0xfb74>
   20f78:	push	{r0, r1, lr}
   20f7c:	bl	20d58 <__snprintf_chk@plt+0xf96c>
   20f80:	pop	{r1, r2, lr}
   20f84:	mul	r3, r2, r0
   20f88:	sub	r1, r1, r3
   20f8c:	bx	lr
   20f90:	cmp	r3, #0
   20f94:	cmpeq	r2, #0
   20f98:	bne	20fbc <__snprintf_chk@plt+0xfbd0>
   20f9c:	cmp	r1, #0
   20fa0:	movlt	r1, #-2147483648	; 0x80000000
   20fa4:	movlt	r0, #0
   20fa8:	blt	20fb8 <__snprintf_chk@plt+0xfbcc>
   20fac:	cmpeq	r0, #0
   20fb0:	mvnne	r1, #-2147483648	; 0x80000000
   20fb4:	mvnne	r0, #0
   20fb8:	b	210a0 <__snprintf_chk@plt+0xfcb4>
   20fbc:	sub	sp, sp, #8
   20fc0:	push	{sp, lr}
   20fc4:	cmp	r1, #0
   20fc8:	blt	20fe8 <__snprintf_chk@plt+0xfbfc>
   20fcc:	cmp	r3, #0
   20fd0:	blt	2101c <__snprintf_chk@plt+0xfc30>
   20fd4:	bl	210b0 <__snprintf_chk@plt+0xfcc4>
   20fd8:	ldr	lr, [sp, #4]
   20fdc:	add	sp, sp, #8
   20fe0:	pop	{r2, r3}
   20fe4:	bx	lr
   20fe8:	rsbs	r0, r0, #0
   20fec:	sbc	r1, r1, r1, lsl #1
   20ff0:	cmp	r3, #0
   20ff4:	blt	21040 <__snprintf_chk@plt+0xfc54>
   20ff8:	bl	210b0 <__snprintf_chk@plt+0xfcc4>
   20ffc:	ldr	lr, [sp, #4]
   21000:	add	sp, sp, #8
   21004:	pop	{r2, r3}
   21008:	rsbs	r0, r0, #0
   2100c:	sbc	r1, r1, r1, lsl #1
   21010:	rsbs	r2, r2, #0
   21014:	sbc	r3, r3, r3, lsl #1
   21018:	bx	lr
   2101c:	rsbs	r2, r2, #0
   21020:	sbc	r3, r3, r3, lsl #1
   21024:	bl	210b0 <__snprintf_chk@plt+0xfcc4>
   21028:	ldr	lr, [sp, #4]
   2102c:	add	sp, sp, #8
   21030:	pop	{r2, r3}
   21034:	rsbs	r0, r0, #0
   21038:	sbc	r1, r1, r1, lsl #1
   2103c:	bx	lr
   21040:	rsbs	r2, r2, #0
   21044:	sbc	r3, r3, r3, lsl #1
   21048:	bl	210b0 <__snprintf_chk@plt+0xfcc4>
   2104c:	ldr	lr, [sp, #4]
   21050:	add	sp, sp, #8
   21054:	pop	{r2, r3}
   21058:	rsbs	r2, r2, #0
   2105c:	sbc	r3, r3, r3, lsl #1
   21060:	bx	lr
   21064:	cmp	r3, #0
   21068:	cmpeq	r2, #0
   2106c:	bne	21084 <__snprintf_chk@plt+0xfc98>
   21070:	cmp	r1, #0
   21074:	cmpeq	r0, #0
   21078:	mvnne	r1, #0
   2107c:	mvnne	r0, #0
   21080:	b	210a0 <__snprintf_chk@plt+0xfcb4>
   21084:	sub	sp, sp, #8
   21088:	push	{sp, lr}
   2108c:	bl	210b0 <__snprintf_chk@plt+0xfcc4>
   21090:	ldr	lr, [sp, #4]
   21094:	add	sp, sp, #8
   21098:	pop	{r2, r3}
   2109c:	bx	lr
   210a0:	push	{r1, lr}
   210a4:	mov	r0, #8
   210a8:	bl	110b0 <raise@plt>
   210ac:	pop	{r1, pc}
   210b0:	cmp	r1, r3
   210b4:	cmpeq	r0, r2
   210b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   210bc:	mov	r4, r0
   210c0:	movcc	r0, #0
   210c4:	mov	r5, r1
   210c8:	ldr	lr, [sp, #36]	; 0x24
   210cc:	movcc	r1, r0
   210d0:	bcc	211cc <__snprintf_chk@plt+0xfde0>
   210d4:	cmp	r3, #0
   210d8:	clzeq	ip, r2
   210dc:	clzne	ip, r3
   210e0:	addeq	ip, ip, #32
   210e4:	cmp	r5, #0
   210e8:	clzeq	r1, r4
   210ec:	addeq	r1, r1, #32
   210f0:	clzne	r1, r5
   210f4:	sub	ip, ip, r1
   210f8:	sub	sl, ip, #32
   210fc:	lsl	r9, r3, ip
   21100:	rsb	fp, ip, #32
   21104:	orr	r9, r9, r2, lsl sl
   21108:	orr	r9, r9, r2, lsr fp
   2110c:	lsl	r8, r2, ip
   21110:	cmp	r5, r9
   21114:	cmpeq	r4, r8
   21118:	movcc	r0, #0
   2111c:	movcc	r1, r0
   21120:	bcc	2113c <__snprintf_chk@plt+0xfd50>
   21124:	mov	r0, #1
   21128:	subs	r4, r4, r8
   2112c:	lsl	r1, r0, sl
   21130:	orr	r1, r1, r0, lsr fp
   21134:	lsl	r0, r0, ip
   21138:	sbc	r5, r5, r9
   2113c:	cmp	ip, #0
   21140:	beq	211cc <__snprintf_chk@plt+0xfde0>
   21144:	lsr	r6, r8, #1
   21148:	orr	r6, r6, r9, lsl #31
   2114c:	lsr	r7, r9, #1
   21150:	mov	r2, ip
   21154:	b	21178 <__snprintf_chk@plt+0xfd8c>
   21158:	subs	r3, r4, r6
   2115c:	sbc	r8, r5, r7
   21160:	adds	r3, r3, r3
   21164:	adc	r8, r8, r8
   21168:	adds	r4, r3, #1
   2116c:	adc	r5, r8, #0
   21170:	subs	r2, r2, #1
   21174:	beq	21194 <__snprintf_chk@plt+0xfda8>
   21178:	cmp	r5, r7
   2117c:	cmpeq	r4, r6
   21180:	bcs	21158 <__snprintf_chk@plt+0xfd6c>
   21184:	adds	r4, r4, r4
   21188:	adc	r5, r5, r5
   2118c:	subs	r2, r2, #1
   21190:	bne	21178 <__snprintf_chk@plt+0xfd8c>
   21194:	lsr	r3, r4, ip
   21198:	orr	r3, r3, r5, lsl fp
   2119c:	lsr	r2, r5, ip
   211a0:	orr	r3, r3, r5, lsr sl
   211a4:	adds	r0, r0, r4
   211a8:	mov	r4, r3
   211ac:	lsl	r3, r2, ip
   211b0:	orr	r3, r3, r4, lsl sl
   211b4:	lsl	ip, r4, ip
   211b8:	orr	r3, r3, r4, lsr fp
   211bc:	adc	r1, r1, r5
   211c0:	subs	r0, r0, ip
   211c4:	mov	r5, r2
   211c8:	sbc	r1, r1, r3
   211cc:	cmp	lr, #0
   211d0:	strdne	r4, [lr]
   211d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   211d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   211dc:	mov	r7, r0
   211e0:	ldr	r6, [pc, #72]	; 21230 <__snprintf_chk@plt+0xfe44>
   211e4:	ldr	r5, [pc, #72]	; 21234 <__snprintf_chk@plt+0xfe48>
   211e8:	add	r6, pc, r6
   211ec:	add	r5, pc, r5
   211f0:	sub	r6, r6, r5
   211f4:	mov	r8, r1
   211f8:	mov	r9, r2
   211fc:	bl	11078 <calloc@plt-0x20>
   21200:	asrs	r6, r6, #2
   21204:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   21208:	mov	r4, #0
   2120c:	add	r4, r4, #1
   21210:	ldr	r3, [r5], #4
   21214:	mov	r2, r9
   21218:	mov	r1, r8
   2121c:	mov	r0, r7
   21220:	blx	r3
   21224:	cmp	r6, r4
   21228:	bne	2120c <__snprintf_chk@plt+0xfe20>
   2122c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21230:	andeq	r3, r1, r4, lsl sp
   21234:	andeq	r3, r1, ip, lsl #26
   21238:	bx	lr
   2123c:	ldr	r3, [pc, #12]	; 21250 <__snprintf_chk@plt+0xfe64>
   21240:	mov	r1, #0
   21244:	add	r3, pc, r3
   21248:	ldr	r2, [r3]
   2124c:	b	112e4 <__cxa_atexit@plt>
   21250:	andeq	r3, r1, r8, ror #29

Disassembly of section .fini:

00021254 <.fini>:
   21254:	push	{r3, lr}
   21258:	pop	{r3, pc}
