{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729753971624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729753971625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 15:12:51 2024 " "Processing started: Thu Oct 24 15:12:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729753971625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729753971625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led_sopc -c led_sopc " "Command: quartus_map --read_settings_files=on --write_settings_files=off led_sopc -c led_sopc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729753971625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1729753972357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/led_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/led_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys " "Found entity 1: led_qsys" {  } { { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/led_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/led_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys " "Found entity 1: led_qsys" {  } { { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_irq_mapper " "Found entity 1: led_qsys_irq_mapper" {  } { { "qsys/synthesis/submodules/led_qsys_irq_mapper.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972573 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_rsp_xbar_mux_001 " "Found entity 1: led_qsys_rsp_xbar_mux_001" {  } { { "qsys/synthesis/submodules/led_qsys_rsp_xbar_mux_001.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_rsp_xbar_mux " "Found entity 1: led_qsys_rsp_xbar_mux" {  } { { "qsys/synthesis/submodules/led_qsys_rsp_xbar_mux.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_rsp_xbar_demux_004 " "Found entity 1: led_qsys_rsp_xbar_demux_004" {  } { { "qsys/synthesis/submodules/led_qsys_rsp_xbar_demux_004.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_rsp_xbar_demux " "Found entity 1: led_qsys_rsp_xbar_demux" {  } { { "qsys/synthesis/submodules/led_qsys_rsp_xbar_demux.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_cmd_xbar_mux " "Found entity 1: led_qsys_cmd_xbar_mux" {  } { { "qsys/synthesis/submodules/led_qsys_cmd_xbar_mux.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_cmd_xbar_demux_001 " "Found entity 1: led_qsys_cmd_xbar_demux_001" {  } { { "qsys/synthesis/submodules/led_qsys_cmd_xbar_demux_001.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_cmd_xbar_demux " "Found entity 1: led_qsys_cmd_xbar_demux" {  } { { "qsys/synthesis/submodules/led_qsys_cmd_xbar_demux.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_qsys_id_router_004.sv(48) " "Verilog HDL Declaration information at led_qsys_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_id_router_004.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729753972629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_qsys_id_router_004.sv(49) " "Verilog HDL Declaration information at led_qsys_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_id_router_004.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729753972630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/led_qsys_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_id_router_004_default_decode " "Found entity 1: led_qsys_id_router_004_default_decode" {  } { { "qsys/synthesis/submodules/led_qsys_id_router_004.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972631 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_id_router_004 " "Found entity 2: led_qsys_id_router_004" {  } { { "qsys/synthesis/submodules/led_qsys_id_router_004.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_qsys_id_router.sv(48) " "Verilog HDL Declaration information at led_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_id_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729753972635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_qsys_id_router.sv(49) " "Verilog HDL Declaration information at led_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_id_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729753972635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/led_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_id_router_default_decode " "Found entity 1: led_qsys_id_router_default_decode" {  } { { "qsys/synthesis/submodules/led_qsys_id_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972636 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_id_router " "Found entity 2: led_qsys_id_router" {  } { { "qsys/synthesis/submodules/led_qsys_id_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_qsys_addr_router_001.sv(48) " "Verilog HDL Declaration information at led_qsys_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router_001.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729753972639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_qsys_addr_router_001.sv(49) " "Verilog HDL Declaration information at led_qsys_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router_001.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729753972639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/led_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_addr_router_001_default_decode " "Found entity 1: led_qsys_addr_router_001_default_decode" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router_001.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972640 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_addr_router_001 " "Found entity 2: led_qsys_addr_router_001" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router_001.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at led_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729753972643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at led_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1729753972644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/led_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_addr_router_default_decode " "Found entity 1: led_qsys_addr_router_default_decode" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972646 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_addr_router " "Found entity 2: led_qsys_addr_router" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_pio_led " "Found entity 1: led_qsys_pio_led" {  } { { "qsys/synthesis/submodules/led_qsys_pio_led.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_sysid_qsys " "Found entity 1: led_qsys_sysid_qsys" {  } { { "qsys/synthesis/submodules/led_qsys_sysid_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/led_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_jtag_uart_sim_scfifo_w " "Found entity 1: led_qsys_jtag_uart_sim_scfifo_w" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972701 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_jtag_uart_scfifo_w " "Found entity 2: led_qsys_jtag_uart_scfifo_w" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972701 ""} { "Info" "ISGN_ENTITY_NAME" "3 led_qsys_jtag_uart_sim_scfifo_r " "Found entity 3: led_qsys_jtag_uart_sim_scfifo_r" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972701 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_qsys_jtag_uart_scfifo_r " "Found entity 4: led_qsys_jtag_uart_scfifo_r" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972701 ""} { "Info" "ISGN_ENTITY_NAME" "5 led_qsys_jtag_uart " "Found entity 5: led_qsys_jtag_uart" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_onchip_ram " "Found entity 1: led_qsys_onchip_ram" {  } { { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_onchip_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_onchip_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_onchip_rom " "Found entity 1: led_qsys_onchip_rom" {  } { { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753972708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753972708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_nios2_qsys.v 27 27 " "Found 27 design units, including 27 entities, in source file qsys/synthesis/submodules/led_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_ic_data_module " "Found entity 1: led_qsys_nios2_qsys_ic_data_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_qsys_nios2_qsys_ic_tag_module " "Found entity 2: led_qsys_nios2_qsys_ic_tag_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "3 led_qsys_nios2_qsys_bht_module " "Found entity 3: led_qsys_nios2_qsys_bht_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_qsys_nios2_qsys_register_bank_a_module " "Found entity 4: led_qsys_nios2_qsys_register_bank_a_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "5 led_qsys_nios2_qsys_register_bank_b_module " "Found entity 5: led_qsys_nios2_qsys_register_bank_b_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "6 led_qsys_nios2_qsys_dc_tag_module " "Found entity 6: led_qsys_nios2_qsys_dc_tag_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "7 led_qsys_nios2_qsys_dc_data_module " "Found entity 7: led_qsys_nios2_qsys_dc_data_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "8 led_qsys_nios2_qsys_dc_victim_module " "Found entity 8: led_qsys_nios2_qsys_dc_victim_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "9 led_qsys_nios2_qsys_nios2_oci_debug " "Found entity 9: led_qsys_nios2_qsys_nios2_oci_debug" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "10 led_qsys_nios2_qsys_ociram_sp_ram_module " "Found entity 10: led_qsys_nios2_qsys_ociram_sp_ram_module" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "11 led_qsys_nios2_qsys_nios2_ocimem " "Found entity 11: led_qsys_nios2_qsys_nios2_ocimem" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "12 led_qsys_nios2_qsys_nios2_avalon_reg " "Found entity 12: led_qsys_nios2_qsys_nios2_avalon_reg" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "13 led_qsys_nios2_qsys_nios2_oci_break " "Found entity 13: led_qsys_nios2_qsys_nios2_oci_break" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "14 led_qsys_nios2_qsys_nios2_oci_xbrk " "Found entity 14: led_qsys_nios2_qsys_nios2_oci_xbrk" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "15 led_qsys_nios2_qsys_nios2_oci_dbrk " "Found entity 15: led_qsys_nios2_qsys_nios2_oci_dbrk" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "16 led_qsys_nios2_qsys_nios2_oci_itrace " "Found entity 16: led_qsys_nios2_qsys_nios2_oci_itrace" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "17 led_qsys_nios2_qsys_nios2_oci_td_mode " "Found entity 17: led_qsys_nios2_qsys_nios2_oci_td_mode" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "18 led_qsys_nios2_qsys_nios2_oci_dtrace " "Found entity 18: led_qsys_nios2_qsys_nios2_oci_dtrace" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "19 led_qsys_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 19: led_qsys_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "20 led_qsys_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 20: led_qsys_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "21 led_qsys_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 21: led_qsys_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "22 led_qsys_nios2_qsys_nios2_oci_fifo " "Found entity 22: led_qsys_nios2_qsys_nios2_oci_fifo" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "23 led_qsys_nios2_qsys_nios2_oci_pib " "Found entity 23: led_qsys_nios2_qsys_nios2_oci_pib" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "24 led_qsys_nios2_qsys_nios2_oci_im " "Found entity 24: led_qsys_nios2_qsys_nios2_oci_im" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "25 led_qsys_nios2_qsys_nios2_performance_monitors " "Found entity 25: led_qsys_nios2_qsys_nios2_performance_monitors" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "26 led_qsys_nios2_qsys_nios2_oci " "Found entity 26: led_qsys_nios2_qsys_nios2_oci" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""} { "Info" "ISGN_ENTITY_NAME" "27 led_qsys_nios2_qsys " "Found entity 27: led_qsys_nios2_qsys" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753973836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: led_qsys_nios2_qsys_jtag_debug_module_sysclk" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753973841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_jtag_debug_module_tck " "Found entity 1: led_qsys_nios2_qsys_jtag_debug_module_tck" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753973847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: led_qsys_nios2_qsys_jtag_debug_module_wrapper" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753973851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_mult_cell " "Found entity 1: led_qsys_nios2_qsys_mult_cell" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753973854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_oci_test_bench " "Found entity 1: led_qsys_nios2_qsys_oci_test_bench" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_oci_test_bench.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753973858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/led_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/led_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_qsys_nios2_qsys_test_bench " "Found entity 1: led_qsys_nios2_qsys_test_bench" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_test_bench.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753973866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_led " "Found entity 1: qsys_led" {  } { { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753973869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753973869 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_qsys_nios2_qsys.v(2074) " "Verilog HDL or VHDL warning at led_qsys_nios2_qsys.v(2074): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1729753973919 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_qsys_nios2_qsys.v(2076) " "Verilog HDL or VHDL warning at led_qsys_nios2_qsys.v(2076): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1729753973919 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_qsys_nios2_qsys.v(2232) " "Verilog HDL or VHDL warning at led_qsys_nios2_qsys.v(2232): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1729753973919 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "led_qsys_nios2_qsys.v(3060) " "Verilog HDL or VHDL warning at led_qsys_nios2_qsys.v(3060): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1729753973924 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qsys_led " "Elaborating entity \"qsys_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729753974384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys led_qsys:u0 " "Elaborating entity \"led_qsys\" for hierarchy \"led_qsys:u0\"" {  } { { "qsys_led.v" "u0" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys " "Elaborating entity \"led_qsys_nios2_qsys\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\"" {  } { { "qsys/synthesis/led_qsys.v" "nios2_qsys" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_test_bench led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_test_bench:the_led_qsys_nios2_qsys_test_bench " "Elaborating entity \"led_qsys_nios2_qsys_test_bench\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_test_bench:the_led_qsys_nios2_qsys_test_bench\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_test_bench" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 5994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_ic_data_module led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_data_module:led_qsys_nios2_qsys_ic_data " "Elaborating entity \"led_qsys_nios2_qsys_ic_data_module\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_data_module:led_qsys_nios2_qsys_ic_data\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "led_qsys_nios2_qsys_ic_data" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 7019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_data_module:led_qsys_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_data_module:led_qsys_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_altsyncram" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_data_module:led_qsys_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_data_module:led_qsys_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753974699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_data_module:led_qsys_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_data_module:led_qsys_nios2_qsys_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974700 ""}  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753974700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753974824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753974824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_data_module:led_qsys_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_data_module:led_qsys_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_ic_tag_module led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_tag_module:led_qsys_nios2_qsys_ic_tag " "Elaborating entity \"led_qsys_nios2_qsys_ic_tag_module\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_tag_module:led_qsys_nios2_qsys_ic_tag\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "led_qsys_nios2_qsys_ic_tag" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 7085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_tag_module:led_qsys_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_tag_module:led_qsys_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_altsyncram" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_tag_module:led_qsys_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_tag_module:led_qsys_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_tag_module:led_qsys_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_tag_module:led_qsys_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file led_qsys_nios2_qsys_ic_tag_ram.mif " "Parameter \"init_file\" = \"led_qsys_nios2_qsys_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974856 ""}  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753974856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7qh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7qh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7qh1 " "Found entity 1: altsyncram_7qh1" {  } { { "db/altsyncram_7qh1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_7qh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753974970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753974970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7qh1 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_tag_module:led_qsys_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7qh1:auto_generated " "Elaborating entity \"altsyncram_7qh1\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_ic_tag_module:led_qsys_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7qh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753974973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_bht_module led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_bht_module:led_qsys_nios2_qsys_bht " "Elaborating entity \"led_qsys_nios2_qsys_bht_module\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_bht_module:led_qsys_nios2_qsys_bht\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "led_qsys_nios2_qsys_bht" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 7289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_bht_module:led_qsys_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_bht_module:led_qsys_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_altsyncram" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_bht_module:led_qsys_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_bht_module:led_qsys_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_bht_module:led_qsys_nios2_qsys_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_bht_module:led_qsys_nios2_qsys_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file led_qsys_nios2_qsys_bht_ram.mif " "Parameter \"init_file\" = \"led_qsys_nios2_qsys_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975033 ""}  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753975033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0eh1 " "Found entity 1: altsyncram_0eh1" {  } { { "db/altsyncram_0eh1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_0eh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753975136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753975136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0eh1 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_bht_module:led_qsys_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_0eh1:auto_generated " "Elaborating entity \"altsyncram_0eh1\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_bht_module:led_qsys_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_0eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_register_bank_a_module led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_a_module:led_qsys_nios2_qsys_register_bank_a " "Elaborating entity \"led_qsys_nios2_qsys_register_bank_a_module\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_a_module:led_qsys_nios2_qsys_register_bank_a\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "led_qsys_nios2_qsys_register_bank_a" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 7435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_a_module:led_qsys_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_a_module:led_qsys_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_altsyncram" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_a_module:led_qsys_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_a_module:led_qsys_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_a_module:led_qsys_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_a_module:led_qsys_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file led_qsys_nios2_qsys_rf_ram_a.mif " "Parameter \"init_file\" = \"led_qsys_nios2_qsys_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975170 ""}  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753975170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sg1 " "Found entity 1: altsyncram_0sg1" {  } { { "db/altsyncram_0sg1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_0sg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753975286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753975286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sg1 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_a_module:led_qsys_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0sg1:auto_generated " "Elaborating entity \"altsyncram_0sg1\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_a_module:led_qsys_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0sg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_register_bank_b_module led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_b_module:led_qsys_nios2_qsys_register_bank_b " "Elaborating entity \"led_qsys_nios2_qsys_register_bank_b_module\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_b_module:led_qsys_nios2_qsys_register_bank_b\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "led_qsys_nios2_qsys_register_bank_b" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 7456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_b_module:led_qsys_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_b_module:led_qsys_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_altsyncram" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_b_module:led_qsys_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_b_module:led_qsys_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_b_module:led_qsys_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_b_module:led_qsys_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file led_qsys_nios2_qsys_rf_ram_b.mif " "Parameter \"init_file\" = \"led_qsys_nios2_qsys_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975388 ""}  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753975388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sg1 " "Found entity 1: altsyncram_1sg1" {  } { { "db/altsyncram_1sg1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_1sg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753975535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753975535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sg1 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_b_module:led_qsys_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1sg1:auto_generated " "Elaborating entity \"altsyncram_1sg1\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_register_bank_b_module:led_qsys_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1sg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_dc_tag_module led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_tag_module:led_qsys_nios2_qsys_dc_tag " "Elaborating entity \"led_qsys_nios2_qsys_dc_tag_module\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_tag_module:led_qsys_nios2_qsys_dc_tag\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "led_qsys_nios2_qsys_dc_tag" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 7889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_tag_module:led_qsys_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_tag_module:led_qsys_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_altsyncram" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_tag_module:led_qsys_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_tag_module:led_qsys_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 378 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753975640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_tag_module:led_qsys_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_tag_module:led_qsys_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file led_qsys_nios2_qsys_dc_tag_ram.mif " "Parameter \"init_file\" = \"led_qsys_nios2_qsys_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975641 ""}  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 378 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753975641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_svg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_svg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_svg1 " "Found entity 1: altsyncram_svg1" {  } { { "db/altsyncram_svg1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_svg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753975768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753975768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_svg1 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_tag_module:led_qsys_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_svg1:auto_generated " "Elaborating entity \"altsyncram_svg1\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_tag_module:led_qsys_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_svg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_dc_data_module led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_data_module:led_qsys_nios2_qsys_dc_data " "Elaborating entity \"led_qsys_nios2_qsys_dc_data_module\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_data_module:led_qsys_nios2_qsys_dc_data\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "led_qsys_nios2_qsys_dc_data" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 7943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_data_module:led_qsys_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_data_module:led_qsys_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_altsyncram" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_data_module:led_qsys_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_data_module:led_qsys_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_data_module:led_qsys_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_data_module:led_qsys_nios2_qsys_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975816 ""}  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753975816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753975947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753975947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_data_module:led_qsys_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_data_module:led_qsys_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_dc_victim_module led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_victim_module:led_qsys_nios2_qsys_dc_victim " "Elaborating entity \"led_qsys_nios2_qsys_dc_victim_module\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_victim_module:led_qsys_nios2_qsys_dc_victim\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "led_qsys_nios2_qsys_dc_victim" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 8070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_victim_module:led_qsys_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_victim_module:led_qsys_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_altsyncram" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_victim_module:led_qsys_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_victim_module:led_qsys_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 510 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753975973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_victim_module:led_qsys_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_victim_module:led_qsys_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753975973 ""}  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 510 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753975973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753976090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753976090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_victim_module:led_qsys_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_dc_victim_module:led_qsys_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_mult_cell led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell " "Elaborating entity \"led_qsys_nios2_qsys_mult_cell\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_mult_cell" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 9696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" "the_altmult_add_part_1" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753976150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976151 ""}  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753976151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753976261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753976261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976323 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1729753976335 "|qsys_led|led_qsys:u0|led_qsys_nios2_qsys:nios2_qsys|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753976336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976337 ""}  } { { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753976337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976353 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976371 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976378 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976385 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976514 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976521 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976525 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976535 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976665 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976673 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976682 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976868 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976911 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976918 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976959 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976991 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753976996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977006 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" "the_altmult_add_part_2" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753977039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977040 ""}  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_mult_cell.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753977040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753977154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753977154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "D:/FPGA/led_sopc/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977169 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1729753977178 "|qsys_led|led_qsys:u0|led_qsys_nios2_qsys:nios2_qsys|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753977178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977180 ""}  } { { "db/altera_mult_add_s1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753977180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977814 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } } { "db/altera_mult_add_s1u2.v" "" { Text "D:/FPGA/led_sopc/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_oci led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci " "Elaborating entity \"led_qsys_nios2_qsys_nios2_oci\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_nios2_oci" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 9936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_oci_debug led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_debug:the_led_qsys_nios2_qsys_nios2_oci_debug " "Elaborating entity \"led_qsys_nios2_qsys_nios2_oci_debug\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_debug:the_led_qsys_nios2_qsys_nios2_oci_debug\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_nios2_oci_debug" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_debug:the_led_qsys_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_debug:the_led_qsys_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_altera_std_synchronizer" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_debug:the_led_qsys_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_debug:the_led_qsys_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753977868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_debug:the_led_qsys_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_debug:the_led_qsys_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977869 ""}  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753977869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_ocimem led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_ocimem:the_led_qsys_nios2_qsys_nios2_ocimem " "Elaborating entity \"led_qsys_nios2_qsys_nios2_ocimem\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_ocimem:the_led_qsys_nios2_qsys_nios2_ocimem\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_nios2_ocimem" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_ociram_sp_ram_module led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_ocimem:the_led_qsys_nios2_qsys_nios2_ocimem\|led_qsys_nios2_qsys_ociram_sp_ram_module:led_qsys_nios2_qsys_ociram_sp_ram " "Elaborating entity \"led_qsys_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_ocimem:the_led_qsys_nios2_qsys_nios2_ocimem\|led_qsys_nios2_qsys_ociram_sp_ram_module:led_qsys_nios2_qsys_ociram_sp_ram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "led_qsys_nios2_qsys_ociram_sp_ram" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_ocimem:the_led_qsys_nios2_qsys_nios2_ocimem\|led_qsys_nios2_qsys_ociram_sp_ram_module:led_qsys_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_ocimem:the_led_qsys_nios2_qsys_nios2_ocimem\|led_qsys_nios2_qsys_ociram_sp_ram_module:led_qsys_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_altsyncram" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_ocimem:the_led_qsys_nios2_qsys_nios2_ocimem\|led_qsys_nios2_qsys_ociram_sp_ram_module:led_qsys_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_ocimem:the_led_qsys_nios2_qsys_nios2_ocimem\|led_qsys_nios2_qsys_ociram_sp_ram_module:led_qsys_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 713 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753977897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_ocimem:the_led_qsys_nios2_qsys_nios2_ocimem\|led_qsys_nios2_qsys_ociram_sp_ram_module:led_qsys_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_ocimem:the_led_qsys_nios2_qsys_nios2_ocimem\|led_qsys_nios2_qsys_ociram_sp_ram_module:led_qsys_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file led_qsys_nios2_qsys_ociram_default_contents.mif " "Parameter \"init_file\" = \"led_qsys_nios2_qsys_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753977897 ""}  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 713 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753977897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rc81 " "Found entity 1: altsyncram_rc81" {  } { { "db/altsyncram_rc81.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_rc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753978018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753978018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rc81 led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_ocimem:the_led_qsys_nios2_qsys_nios2_ocimem\|led_qsys_nios2_qsys_ociram_sp_ram_module:led_qsys_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_rc81:auto_generated " "Elaborating entity \"altsyncram_rc81\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_ocimem:the_led_qsys_nios2_qsys_nios2_ocimem\|led_qsys_nios2_qsys_ociram_sp_ram_module:led_qsys_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_rc81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_avalon_reg led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_avalon_reg:the_led_qsys_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"led_qsys_nios2_qsys_nios2_avalon_reg\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_avalon_reg:the_led_qsys_nios2_qsys_nios2_avalon_reg\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_nios2_avalon_reg" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_oci_break led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_break:the_led_qsys_nios2_qsys_nios2_oci_break " "Elaborating entity \"led_qsys_nios2_qsys_nios2_oci_break\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_break:the_led_qsys_nios2_qsys_nios2_oci_break\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_nios2_oci_break" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_oci_xbrk led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_xbrk:the_led_qsys_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"led_qsys_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_xbrk:the_led_qsys_nios2_qsys_nios2_oci_xbrk\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_nios2_oci_xbrk" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_oci_dbrk led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_dbrk:the_led_qsys_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"led_qsys_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_dbrk:the_led_qsys_nios2_qsys_nios2_oci_dbrk\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_nios2_oci_dbrk" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_oci_itrace led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_itrace:the_led_qsys_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"led_qsys_nios2_qsys_nios2_oci_itrace\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_itrace:the_led_qsys_nios2_qsys_nios2_oci_itrace\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_nios2_oci_itrace" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_oci_dtrace led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_dtrace:the_led_qsys_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"led_qsys_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_dtrace:the_led_qsys_nios2_qsys_nios2_oci_dtrace\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_nios2_oci_dtrace" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_oci_td_mode led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_dtrace:the_led_qsys_nios2_qsys_nios2_oci_dtrace\|led_qsys_nios2_qsys_nios2_oci_td_mode:led_qsys_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"led_qsys_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_dtrace:the_led_qsys_nios2_qsys_nios2_oci_dtrace\|led_qsys_nios2_qsys_nios2_oci_td_mode:led_qsys_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "led_qsys_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_oci_fifo led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_fifo:the_led_qsys_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"led_qsys_nios2_qsys_nios2_oci_fifo\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_fifo:the_led_qsys_nios2_qsys_nios2_oci_fifo\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_nios2_oci_fifo" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_oci_compute_tm_count led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_fifo:the_led_qsys_nios2_qsys_nios2_oci_fifo\|led_qsys_nios2_qsys_nios2_oci_compute_tm_count:led_qsys_nios2_qsys_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"led_qsys_nios2_qsys_nios2_oci_compute_tm_count\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_fifo:the_led_qsys_nios2_qsys_nios2_oci_fifo\|led_qsys_nios2_qsys_nios2_oci_compute_tm_count:led_qsys_nios2_qsys_nios2_oci_compute_tm_count_tm_count\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "led_qsys_nios2_qsys_nios2_oci_compute_tm_count_tm_count" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_oci_fifowp_inc led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_fifo:the_led_qsys_nios2_qsys_nios2_oci_fifo\|led_qsys_nios2_qsys_nios2_oci_fifowp_inc:led_qsys_nios2_qsys_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"led_qsys_nios2_qsys_nios2_oci_fifowp_inc\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_fifo:the_led_qsys_nios2_qsys_nios2_oci_fifo\|led_qsys_nios2_qsys_nios2_oci_fifowp_inc:led_qsys_nios2_qsys_nios2_oci_fifowp_inc_fifowp\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "led_qsys_nios2_qsys_nios2_oci_fifowp_inc_fifowp" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_oci_fifocount_inc led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_fifo:the_led_qsys_nios2_qsys_nios2_oci_fifo\|led_qsys_nios2_qsys_nios2_oci_fifocount_inc:led_qsys_nios2_qsys_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"led_qsys_nios2_qsys_nios2_oci_fifocount_inc\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_fifo:the_led_qsys_nios2_qsys_nios2_oci_fifo\|led_qsys_nios2_qsys_nios2_oci_fifocount_inc:led_qsys_nios2_qsys_nios2_oci_fifocount_inc_fifocount\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "led_qsys_nios2_qsys_nios2_oci_fifocount_inc_fifocount" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_oci_test_bench led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_fifo:the_led_qsys_nios2_qsys_nios2_oci_fifo\|led_qsys_nios2_qsys_oci_test_bench:the_led_qsys_nios2_qsys_oci_test_bench " "Elaborating entity \"led_qsys_nios2_qsys_oci_test_bench\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_fifo:the_led_qsys_nios2_qsys_nios2_oci_fifo\|led_qsys_nios2_qsys_oci_test_bench:the_led_qsys_nios2_qsys_oci_test_bench\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_oci_test_bench" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_oci_pib led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_pib:the_led_qsys_nios2_qsys_nios2_oci_pib " "Elaborating entity \"led_qsys_nios2_qsys_nios2_oci_pib\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_pib:the_led_qsys_nios2_qsys_nios2_oci_pib\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_nios2_oci_pib" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_nios2_oci_im led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_im:the_led_qsys_nios2_qsys_nios2_oci_im " "Elaborating entity \"led_qsys_nios2_qsys_nios2_oci_im\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_im:the_led_qsys_nios2_qsys_nios2_oci_im\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_nios2_oci_im" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_jtag_debug_module_wrapper led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"led_qsys_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_jtag_debug_module_wrapper" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_jtag_debug_module_tck led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|led_qsys_nios2_qsys_jtag_debug_module_tck:the_led_qsys_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"led_qsys_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|led_qsys_nios2_qsys_jtag_debug_module_tck:the_led_qsys_nios2_qsys_jtag_debug_module_tck\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "the_led_qsys_nios2_qsys_jtag_debug_module_tck" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_nios2_qsys_jtag_debug_module_sysclk led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|led_qsys_nios2_qsys_jtag_debug_module_sysclk:the_led_qsys_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"led_qsys_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|led_qsys_nios2_qsys_jtag_debug_module_sysclk:the_led_qsys_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "the_led_qsys_nios2_qsys_jtag_debug_module_sysclk" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_qsys_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_qsys_nios2_qsys_jtag_debug_module_phy\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "led_qsys_nios2_qsys_jtag_debug_module_phy" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_qsys_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_qsys_nios2_qsys_jtag_debug_module_phy\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753978247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_qsys_nios2_qsys_jtag_debug_module_phy " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_qsys_nios2_qsys_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978247 ""}  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753978247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_qsys_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_qsys_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978250 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_qsys_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_qsys_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_qsys_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_jtag_debug_module_wrapper:the_led_qsys_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:led_qsys_nios2_qsys_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_onchip_rom led_qsys:u0\|led_qsys_onchip_rom:onchip_rom " "Elaborating entity \"led_qsys_onchip_rom\" for hierarchy \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\"" {  } { { "qsys/synthesis/led_qsys.v" "onchip_rom" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "the_altsyncram" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753978280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file led_qsys_onchip_rom.hex " "Parameter \"init_file\" = \"led_qsys_onchip_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2560 " "Parameter \"maximum_depth\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2560 " "Parameter \"numwords_a\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978280 ""}  } { { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753978280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753978400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753978400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_onchip_ram led_qsys:u0\|led_qsys_onchip_ram:onchip_ram " "Elaborating entity \"led_qsys_onchip_ram\" for hierarchy \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\"" {  } { { "qsys/synthesis/led_qsys.v" "onchip_ram" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "the_altsyncram" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753978565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file led_qsys_onchip_ram.hex " "Parameter \"init_file\" = \"led_qsys_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978565 ""}  } { { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753978565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_flc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_flc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_flc1 " "Found entity 1: altsyncram_flc1" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753978697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753978697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_flc1 led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated " "Elaborating entity \"altsyncram_flc1\" for hierarchy \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_jtag_uart led_qsys:u0\|led_qsys_jtag_uart:jtag_uart " "Elaborating entity \"led_qsys_jtag_uart\" for hierarchy \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\"" {  } { { "qsys/synthesis/led_qsys.v" "jtag_uart" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_jtag_uart_scfifo_w led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w " "Elaborating entity \"led_qsys_jtag_uart_scfifo_w\" for hierarchy \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\"" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "the_led_qsys_jtag_uart_scfifo_w" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "wfifo" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753978901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753978901 ""}  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753978901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/FPGA/led_sopc/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753979011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753979011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/FPGA/led_sopc/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753979035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753979035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/FPGA/led_sopc/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/FPGA/led_sopc/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753979057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753979057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/FPGA/led_sopc/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/FPGA/led_sopc/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753979168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753979168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/FPGA/led_sopc/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/FPGA/led_sopc/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753979285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753979285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/FPGA/led_sopc/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753979397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753979397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/FPGA/led_sopc/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/FPGA/led_sopc/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753979516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753979516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_w:the_led_qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/FPGA/led_sopc/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_jtag_uart_scfifo_r led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_r:the_led_qsys_jtag_uart_scfifo_r " "Elaborating entity \"led_qsys_jtag_uart_scfifo_r\" for hierarchy \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|led_qsys_jtag_uart_scfifo_r:the_led_qsys_jtag_uart_scfifo_r\"" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "the_led_qsys_jtag_uart_scfifo_r" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:led_qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:led_qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "led_qsys_jtag_uart_alt_jtag_atlantic" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:led_qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:led_qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753979727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:led_qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"led_qsys:u0\|led_qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:led_qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979728 ""}  } { { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753979728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_sysid_qsys led_qsys:u0\|led_qsys_sysid_qsys:sysid_qsys " "Elaborating entity \"led_qsys_sysid_qsys\" for hierarchy \"led_qsys:u0\|led_qsys_sysid_qsys:sysid_qsys\"" {  } { { "qsys/synthesis/led_qsys.v" "sysid_qsys" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_pio_led led_qsys:u0\|led_qsys_pio_led:pio_led " "Elaborating entity \"led_qsys_pio_led\" for hierarchy \"led_qsys:u0\|led_qsys_pio_led:pio_led\"" {  } { { "qsys/synthesis/led_qsys.v" "pio_led" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator led_qsys:u0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"led_qsys:u0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "qsys/synthesis/led_qsys.v" "nios2_qsys_instruction_master_translator" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator led_qsys:u0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"led_qsys:u0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "qsys/synthesis/led_qsys.v" "nios2_qsys_data_master_translator" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator led_qsys:u0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"led_qsys:u0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "qsys/synthesis/led_qsys.v" "nios2_qsys_jtag_debug_module_translator" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator led_qsys:u0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"led_qsys:u0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "qsys/synthesis/led_qsys.v" "onchip_ram_s1_translator" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator led_qsys:u0\|altera_merlin_slave_translator:onchip_rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"led_qsys:u0\|altera_merlin_slave_translator:onchip_rom_s1_translator\"" {  } { { "qsys/synthesis/led_qsys.v" "onchip_rom_s1_translator" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator led_qsys:u0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"led_qsys:u0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "qsys/synthesis/led_qsys.v" "pio_led_s1_translator" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator led_qsys:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"led_qsys:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "qsys/synthesis/led_qsys.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator led_qsys:u0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"led_qsys:u0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "qsys/synthesis/led_qsys.v" "sysid_qsys_control_slave_translator" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent led_qsys:u0\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"led_qsys:u0\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "qsys/synthesis/led_qsys.v" "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 1186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent led_qsys:u0\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"led_qsys:u0\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "qsys/synthesis/led_qsys.v" "nios2_qsys_data_master_translator_avalon_universal_master_0_agent" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent led_qsys:u0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"led_qsys:u0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "qsys/synthesis/led_qsys.v" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 1347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor led_qsys:u0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"led_qsys:u0\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo led_qsys:u0\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"led_qsys:u0\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qsys/synthesis/led_qsys.v" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_addr_router led_qsys:u0\|led_qsys_addr_router:addr_router " "Elaborating entity \"led_qsys_addr_router\" for hierarchy \"led_qsys:u0\|led_qsys_addr_router:addr_router\"" {  } { { "qsys/synthesis/led_qsys.v" "addr_router" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_addr_router_default_decode led_qsys:u0\|led_qsys_addr_router:addr_router\|led_qsys_addr_router_default_decode:the_default_decode " "Elaborating entity \"led_qsys_addr_router_default_decode\" for hierarchy \"led_qsys:u0\|led_qsys_addr_router:addr_router\|led_qsys_addr_router_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router.sv" "the_default_decode" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_addr_router_001 led_qsys:u0\|led_qsys_addr_router_001:addr_router_001 " "Elaborating entity \"led_qsys_addr_router_001\" for hierarchy \"led_qsys:u0\|led_qsys_addr_router_001:addr_router_001\"" {  } { { "qsys/synthesis/led_qsys.v" "addr_router_001" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753979992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_addr_router_001_default_decode led_qsys:u0\|led_qsys_addr_router_001:addr_router_001\|led_qsys_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"led_qsys_addr_router_001_default_decode\" for hierarchy \"led_qsys:u0\|led_qsys_addr_router_001:addr_router_001\|led_qsys_addr_router_001_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/led_qsys_addr_router_001.sv" "the_default_decode" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_id_router led_qsys:u0\|led_qsys_id_router:id_router " "Elaborating entity \"led_qsys_id_router\" for hierarchy \"led_qsys:u0\|led_qsys_id_router:id_router\"" {  } { { "qsys/synthesis/led_qsys.v" "id_router" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_id_router_default_decode led_qsys:u0\|led_qsys_id_router:id_router\|led_qsys_id_router_default_decode:the_default_decode " "Elaborating entity \"led_qsys_id_router_default_decode\" for hierarchy \"led_qsys:u0\|led_qsys_id_router:id_router\|led_qsys_id_router_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/led_qsys_id_router.sv" "the_default_decode" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_id_router_004 led_qsys:u0\|led_qsys_id_router_004:id_router_004 " "Elaborating entity \"led_qsys_id_router_004\" for hierarchy \"led_qsys:u0\|led_qsys_id_router_004:id_router_004\"" {  } { { "qsys/synthesis/led_qsys.v" "id_router_004" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_id_router_004_default_decode led_qsys:u0\|led_qsys_id_router_004:id_router_004\|led_qsys_id_router_004_default_decode:the_default_decode " "Elaborating entity \"led_qsys_id_router_004_default_decode\" for hierarchy \"led_qsys:u0\|led_qsys_id_router_004:id_router_004\|led_qsys_id_router_004_default_decode:the_default_decode\"" {  } { { "qsys/synthesis/submodules/led_qsys_id_router_004.sv" "the_default_decode" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter led_qsys:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"led_qsys:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "qsys/synthesis/led_qsys.v" "limiter" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller led_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"led_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "qsys/synthesis/led_qsys.v" "rst_controller" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 2241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer led_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"led_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_cmd_xbar_demux led_qsys:u0\|led_qsys_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"led_qsys_cmd_xbar_demux\" for hierarchy \"led_qsys:u0\|led_qsys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "qsys/synthesis/led_qsys.v" "cmd_xbar_demux" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_cmd_xbar_demux_001 led_qsys:u0\|led_qsys_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"led_qsys_cmd_xbar_demux_001\" for hierarchy \"led_qsys:u0\|led_qsys_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "qsys/synthesis/led_qsys.v" "cmd_xbar_demux_001" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_cmd_xbar_mux led_qsys:u0\|led_qsys_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"led_qsys_cmd_xbar_mux\" for hierarchy \"led_qsys:u0\|led_qsys_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "qsys/synthesis/led_qsys.v" "cmd_xbar_mux" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator led_qsys:u0\|led_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"led_qsys:u0\|led_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/led_qsys_cmd_xbar_mux.sv" "arb" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder led_qsys:u0\|led_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"led_qsys:u0\|led_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_rsp_xbar_demux led_qsys:u0\|led_qsys_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"led_qsys_rsp_xbar_demux\" for hierarchy \"led_qsys:u0\|led_qsys_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "qsys/synthesis/led_qsys.v" "rsp_xbar_demux" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 2438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_rsp_xbar_demux_004 led_qsys:u0\|led_qsys_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"led_qsys_rsp_xbar_demux_004\" for hierarchy \"led_qsys:u0\|led_qsys_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "qsys/synthesis/led_qsys.v" "rsp_xbar_demux_004" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_rsp_xbar_mux led_qsys:u0\|led_qsys_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"led_qsys_rsp_xbar_mux\" for hierarchy \"led_qsys:u0\|led_qsys_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "qsys/synthesis/led_qsys.v" "rsp_xbar_mux" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 2576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator led_qsys:u0\|led_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"led_qsys:u0\|led_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/led_qsys_rsp_xbar_mux.sv" "arb" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder led_qsys:u0\|led_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"led_qsys:u0\|led_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_rsp_xbar_mux_001 led_qsys:u0\|led_qsys_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"led_qsys_rsp_xbar_mux_001\" for hierarchy \"led_qsys:u0\|led_qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "qsys/synthesis/led_qsys.v" "rsp_xbar_mux_001" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 2623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator led_qsys:u0\|led_qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"led_qsys:u0\|led_qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/synthesis/submodules/led_qsys_rsp_xbar_mux_001.sv" "arb" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder led_qsys:u0\|led_qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"led_qsys:u0\|led_qsys_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_qsys_irq_mapper led_qsys:u0\|led_qsys_irq_mapper:irq_mapper " "Elaborating entity \"led_qsys_irq_mapper\" for hierarchy \"led_qsys:u0\|led_qsys_irq_mapper:irq_mapper\"" {  } { { "qsys/synthesis/led_qsys.v" "irq_mapper" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753980375 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_led_qsys_nios2_qsys_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_led_qsys_nios2_qsys_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "the_led_qsys_nios2_qsys_nios2_oci_itrace" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1729753982715 "|qsys_led|led_qsys:u0|led_qsys_nios2_qsys:nios2_qsys|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci|led_qsys_nios2_qsys_nios2_oci_itrace:the_led_qsys_nios2_qsys_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|Add18\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "Add18" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 8654 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753991045 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753991045 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753991045 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1729753991045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|lpm_add_sub:Add18\"" {  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 8654 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753991127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|lpm_add_sub:Add18 " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991127 ""}  } { { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 8654 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753991127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "D:/FPGA/led_sopc/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753991220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753991220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753991286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991287 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753991287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/FPGA/led_sopc/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753991379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753991379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753991399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_mult_cell:the_led_qsys_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753991399 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753991399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/FPGA/led_sopc/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753991496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753991496 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "2 " "Converted the following 2 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a0 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a16 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a8 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a24 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 590 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a3 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a4 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a5 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a2 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a1 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a27 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a28 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a29 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a30 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a31 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a22 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a23 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a25 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a26 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a15 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a14 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a12 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a13 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a11 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a21 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a7 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a17 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a9 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a18 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a10 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a19 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a20 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a6 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_rom.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_rom.v" 64 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 543 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ALTSYNCRAM 1024 " "Converted the following logical RAM block \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ALTSYNCRAM\" slices to smaller maximum block depth of 1024" { { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a0 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a16 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a8 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a24 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 590 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a3 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a4 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a5 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a2 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a1 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a27 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a28 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a29 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a30 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a31 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a22 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a23 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a25 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a26 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a15 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a14 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a12 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a13 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a11 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a21 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a7 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a17 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a9 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a18 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a10 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a19 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a20 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""} { "Info" "IBAL_BAL_RAM_SLICE" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a6 " "RAM block slice \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "qsys/synthesis/submodules/led_qsys_onchip_ram.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_onchip_ram.v" 62 0 0 } } { "qsys/synthesis/led_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/led_qsys.v" 555 0 0 } } { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 13 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992222 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1729753992222 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Quartus II" 0 -1 1729753992222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"led_qsys:u0\|led_qsys_onchip_rom:onchip_rom\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2560 " "Parameter \"NUMWORDS_A\" = \"2560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE led_qsys_onchip_rom.hex " "Parameter \"INIT_FILE\" = \"led_qsys_onchip_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992287 ""}  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_6mc1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753992287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jub3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jub3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jub3 " "Found entity 1: altsyncram_jub3" {  } { { "db/altsyncram_jub3.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_jub3.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753992412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753992412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "D:/FPGA/led_sopc/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753992512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753992512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "D:/FPGA/led_sopc/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753992615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753992615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "D:/FPGA/led_sopc/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753992711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753992711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|altsyncram:ram_block1a0 " "Elaborated megafunction instantiation \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|altsyncram:ram_block1a0 " "Instantiated megafunction \"led_qsys:u0\|led_qsys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_flc1:auto_generated\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5120 " "Parameter \"NUMWORDS_A\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1 " "Parameter \"NUMWORDS_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B UNUSED " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B UNUSED " "Parameter \"RDCONTROL_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B UNUSED " "Parameter \"ADDRESS_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 4 " "Parameter \"WIDTH_BYTEENA_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE led_qsys_onchip_ram.hex " "Parameter \"INIT_FILE\" = \"led_qsys_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 1024 " "Parameter \"MAXIMUM_DEPTH\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1729753992748 ""}  } { { "db/altsyncram_flc1.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_flc1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1729753992748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ub3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ub3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ub3 " "Found entity 1: altsyncram_1ub3" {  } { { "db/altsyncram_1ub3.tdf" "" { Text "D:/FPGA/led_sopc/db/altsyncram_1ub3.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753992925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753992925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_osa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_osa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_osa " "Found entity 1: decode_osa" {  } { { "db/decode_osa.tdf" "" { Text "D:/FPGA/led_sopc/db/decode_osa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753993033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753993033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h8a " "Found entity 1: decode_h8a" {  } { { "db/decode_h8a.tdf" "" { Text "D:/FPGA/led_sopc/db/decode_h8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753993132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753993132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "D:/FPGA/led_sopc/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729753993235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729753993235 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1729753994443 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 348 -1 0 } } { "qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 5499 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 5894 -1 0 } } { "qsys/synthesis/submodules/led_qsys_jtag_uart.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_jtag_uart.v" 393 -1 0 } } { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 5926 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 9273 -1 0 } } { "qsys/synthesis/submodules/led_qsys_nios2_qsys.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/led_qsys_nios2_qsys.v" 990 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1729753994914 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1729753994914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729753998657 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1729754001286 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1729754001603 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1729754001603 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1729754001731 "|qsys_led|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1729754001731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729754001914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/led_sopc/output_files/led_sopc.map.smsg " "Generated suppressed messages file D:/FPGA/led_sopc/output_files/led_sopc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1729754002853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729754004504 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729754004504 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4435 " "Implemented 4435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729754005315 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729754005315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3933 " "Implemented 3933 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729754005315 ""} { "Info" "ICUT_CUT_TM_RAMS" "487 " "Implemented 487 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1729754005315 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1729754005315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729754005315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729754005430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 15:13:25 2024 " "Processing ended: Thu Oct 24 15:13:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729754005430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729754005430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729754005430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729754005430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729754007263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729754007264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 15:13:26 2024 " "Processing started: Thu Oct 24 15:13:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729754007264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1729754007264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off led_sopc -c led_sopc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off led_sopc -c led_sopc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1729754007265 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1729754007502 ""}
{ "Info" "0" "" "Project  = led_sopc" {  } {  } 0 0 "Project  = led_sopc" 0 0 "Fitter" 0 0 1729754007504 ""}
{ "Info" "0" "" "Revision = led_sopc" {  } {  } 0 0 "Revision = led_sopc" 0 0 "Fitter" 0 0 1729754007504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1729754007764 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "led_sopc EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"led_sopc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729754007879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729754007959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729754007959 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729754008318 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1729754008802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1729754008802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1729754008802 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1729754008802 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1729754008831 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729754008835 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1729754008911 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1729754010806 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1729754010806 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1729754010889 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/synthesis/submodules/led_qsys_nios2_qsys.sdc " "Reading SDC File: 'qsys/synthesis/submodules/led_qsys_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1729754010912 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1729754010978 "|qsys_led|sys_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1729754011115 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1729754011115 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1729754011115 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1729754011115 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1729754011116 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1729754011116 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1729754011116 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1729754011116 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1729754011116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729754011620 ""}  } { { "qsys_led.v" "" { Text "D:/FPGA/led_sopc/qsys_led.v" 2 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/led_sopc/" { { 0 { 0 ""} 0 16519 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729754011620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729754011620 ""}  } { { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/led_sopc/" { { 0 { 0 ""} 0 4936 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729754011620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node led_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729754011620 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_debug:the_led_qsys_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node led_qsys:u0\|led_qsys_nios2_qsys:nios2_qsys\|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci\|led_qsys_nios2_qsys_nios2_oci_debug:the_led_qsys_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_qsys:u0|led_qsys_nios2_qsys:nios2_qsys|led_qsys_nios2_qsys_nios2_oci:the_led_qsys_nios2_qsys_nios2_oci|led_qsys_nios2_qsys_nios2_oci_debug:the_led_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/led_sopc/" { { 0 { 0 ""} 0 8529 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1729754011620 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1729754011620 ""}  } { { "qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/led_sopc/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729754011620 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led_qsys:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node led_qsys:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1729754011621 ""}  } { { "qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FPGA/led_sopc/qsys/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_qsys:u0|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/led_sopc/" { { 0 { 0 ""} 0 5969 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729754011621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729754013077 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729754013091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729754013092 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729754013109 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729754013133 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729754013147 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729754013307 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1729754013319 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1729754013319 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1729754013319 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1729754013319 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729754013319 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729754013579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729754015796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729754017685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729754017777 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729754019657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729754019657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729754021525 ""}
{ "Error" "EMSG_PDB_OUT_OF_MEMORY" "quartus_fit.exe " "Out of memory in module quartus_fit.exe (5326 megabytes used)" {  } {  } 0 114016 "Out of memory in module !s! (%d megabytes used)" 0 0 "Fitter" 0 -1 0 ""}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_fit " "Current module quartus_fit ended unexpectedly" {  } {  } 0 293007 "Current module %1!s! ended unexpectedly" 0 0 "Fitter" 0 -1 1729754022919 ""}
