// Seed: 1796932167
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wor id_3,
    output supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    input tri1 id_7,
    output wire id_8,
    output tri0 id_9,
    input wire id_10,
    input wand id_11
);
endmodule
module module_1 #(
    parameter id_1 = 32'd8
) (
    output wire id_0,
    input  wor  _id_1,
    input  tri1 id_2,
    input  tri1 id_3,
    output tri  id_4,
    input  tri0 id_5,
    input  wor  id_6
);
  logic [-1 : id_1] id_8, id_9;
  assign id_8 = id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_0,
      id_4,
      id_5,
      id_6,
      id_6,
      id_4,
      id_4,
      id_5,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
