
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116360                       # Number of seconds simulated
sim_ticks                                116360250456                       # Number of ticks simulated
final_tick                               686191543590                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136063                       # Simulator instruction rate (inst/s)
host_op_rate                                   176792                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6883092                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918404                       # Number of bytes of host memory used
host_seconds                                 16905.23                       # Real time elapsed on the host
sim_insts                                  2300170546                       # Number of instructions simulated
sim_ops                                    2988711223                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       709376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1297664                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2010368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1358720                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1358720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5542                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10138                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15706                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10615                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10615                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6096377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11152125                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17277103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14300                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14300                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28601                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11676840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11676840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11676840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6096377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11152125                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               28953942                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               279041369                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21086369                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18723886                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1828545                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11080872                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10791132                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339567                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52345                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227504564                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119416501                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21086369                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12130699                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24143559                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5574064                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1927271                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13926430                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822221                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    257311475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.522829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.773015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233167916     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1095551      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2039473      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1762877      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3567053      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4326710      1.68%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042772      0.41%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          564504      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9744619      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    257311475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075567                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.427953                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226106850                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3342992                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24105367                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25039                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3731226                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060530                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134448099                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3731226                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226366309                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1375718                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1245009                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23856802                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       736409                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134361720                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87935                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       414803                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177383664                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    607527316                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    607527316                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30672465                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18447                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9227                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2426790                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23398796                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4141748                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73485                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928450                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133858731                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18447                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127104326                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        78942                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20146760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42639671                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    257311475                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.493971                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.177194                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    202952681     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22768664      8.85%     87.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11661449      4.53%     92.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6762599      2.63%     94.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7497507      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3759797      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1491770      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350730      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66278      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    257311475                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         232550     48.07%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     48.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176224     36.43%     84.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        75006     15.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99769044     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1006037      0.79%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22198863     17.47%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121162      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127104326                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.455504                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             483780                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003806                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512082849                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154024238                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124150931                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127588106                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224732                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3872987                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          300                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       112840                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3731226                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         933654                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        57942                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    133877179                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5872                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23398796                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4141748                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9227                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          435                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          300                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       820963                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103285                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1924248                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    125988343                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21924122                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1115983                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26045231                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19469539                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121109                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.451504                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124186141                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124150931                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71023376                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163946250                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.444919                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433211                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21230113                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1832942                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    253580249                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.444235                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.294259                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    211355781     83.35%     83.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15999422      6.31%     89.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12517274      4.94%     94.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469738      0.97%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3113897      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1053245      0.42%     97.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4536922      1.79%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009077      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1524893      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    253580249                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1524893                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           385934681                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271489947                       # The number of ROB writes
system.switch_cpus0.timesIdled                6007170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21729894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.790413                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.790413                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.358370                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.358370                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583396553                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      161927617                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142218877                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               279041369                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25590198                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20722045                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2343821                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10124965                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9636437                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2871886                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       105759                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    216221551                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             142273751                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25590198                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12508323                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31160544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7211932                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4500152                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13534290                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2344135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    256696089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.681128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.054516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       225535545     87.86%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2905300      1.13%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2276218      0.89%     89.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5362127      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1156819      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1795627      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1377159      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          868013      0.34%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15419281      6.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    256696089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091708                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.509866                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       213828309                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6963606                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31036274                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       103025                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4764874                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4420435                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        49615                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     174503551                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        88612                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4764874                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       214415767                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1743919                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3612315                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30516654                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1642552                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     174336798                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        18542                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        319628                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       626133                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       184336                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    245207824                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    813521357                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    813521357                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    198903867                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46303945                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        45165                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        25893                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5499722                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16951403                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8431939                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       155904                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1874303                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         173089791                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        45138                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        162492769                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       165725                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29119507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60616984                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6610                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    256696089                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.633016                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.304117                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    186694170     72.73%     72.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29970199     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14535898      5.66%     90.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9735005      3.79%     93.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9017896      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3025891      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3124573      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       442374      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150083      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    256696089                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         466255     58.74%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164299     20.70%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       163190     20.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136476333     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2461349      1.51%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19264      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15172993      9.34%     94.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8362830      5.15%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     162492769                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.582325                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             793744                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004885                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    582641095                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    202254994                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    158320476                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     163286513                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       406366                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3862420                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          558                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246507                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4764874                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1148562                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       110468                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    173134929                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16951403                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8431939                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        25874                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         93269                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          558                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1271000                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1332834                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2603834                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    159526835                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14648730                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2965933                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23010119                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22611112                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8361389                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.571696                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             158321642                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            158320476                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93738649                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        258857622                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.567373                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362124                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    116522661                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    143098948                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30037301                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2348750                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    251931215                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.568008                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372709                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    191844891     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28280078     11.23%     87.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12345509      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      7009077      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5082760      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1993425      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1544386      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1112572      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2718517      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    251931215                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    116522661                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     143098948                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21274412                       # Number of memory references committed
system.switch_cpus1.commit.loads             13088980                       # Number of loads committed
system.switch_cpus1.commit.membars              19264                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20560371                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        128937096                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2912966                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2718517                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           422348947                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          351037518                       # The number of ROB writes
system.switch_cpus1.timesIdled                3498918                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22345280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          116522661                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            143098948                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    116522661                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.394739                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.394739                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.417582                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.417582                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       718512281                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      220451669                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      161136167                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         38528                       # number of misc regfile writes
system.l2.replacements                          15706                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1391271                       # Total number of references to valid blocks.
system.l2.sampled_refs                         146778                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.478743                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         74416.182504                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.735813                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2883.618430                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.997589                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5229.466345                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst            157.723719                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          19413.945308                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          28944.330293                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.567750                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000097                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.022000                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.039898                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001203                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.148117                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.220828                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        45579                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        75150                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  120730                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            50371                       # number of Writeback hits
system.l2.Writeback_hits::total                 50371                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        45579                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        75150                       # number of demand (read+write) hits
system.l2.demand_hits::total                   120730                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        45579                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        75150                       # number of overall hits
system.l2.overall_hits::total                  120730                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5542                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10138                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15706                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5542                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10138                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15706                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5542                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10138                       # number of overall misses
system.l2.overall_misses::total                 15706                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2185503                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    930553557                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2263207                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1695872309                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2630874576                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2185503                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    930553557                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2263207                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1695872309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2630874576                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2185503                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    930553557                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2263207                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1695872309                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2630874576                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51121                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        85288                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              136436                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        50371                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             50371                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51121                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        85288                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               136436                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51121                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        85288                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              136436                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.108409                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.118868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.115116                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.108409                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.118868                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.115116                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.108409                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.118868                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.115116                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 168115.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167909.339047                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 174092.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167278.783685                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167507.613396                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 168115.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167909.339047                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 174092.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167278.783685                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167507.613396                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 168115.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167909.339047                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 174092.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167278.783685                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167507.613396                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10615                       # number of writebacks
system.l2.writebacks::total                     10615                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5542                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10138                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15706                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15706                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15706                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1429767                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    607624296                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1503324                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1105146607                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1715703994                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1429767                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    607624296                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1503324                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1105146607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1715703994                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1429767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    607624296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1503324                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1105146607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1715703994                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.108409                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.118868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.115116                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.108409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.118868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.115116                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.108409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.118868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.115116                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 109982.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109639.894623                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115640.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109010.318307                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109238.761874                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 109982.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109639.894623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 115640.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109010.318307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109238.761874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 109982.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109639.894623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 115640.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109010.318307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109238.761874                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.934548                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013958531                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874230.186691                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.934548                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022331                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866882                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13926415                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13926415                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13926415                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13926415                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13926415                       # number of overall hits
system.cpu0.icache.overall_hits::total       13926415                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2640296                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2640296                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2640296                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2640296                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2640296                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2640296                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13926430                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13926430                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13926430                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13926430                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13926430                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13926430                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 176019.733333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 176019.733333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 176019.733333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 176019.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 176019.733333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 176019.733333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2357703                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2357703                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2357703                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2357703                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2357703                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2357703                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168407.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 168407.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 168407.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 168407.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 168407.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 168407.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51121                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246945496                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51377                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4806.537867                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   205.718629                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    50.281371                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.803588                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.196412                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20036213                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20036213                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9229                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9229                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24046647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24046647                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24046647                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24046647                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       167217                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       167217                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       167217                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        167217                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       167217                       # number of overall misses
system.cpu0.dcache.overall_misses::total       167217                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14484203734                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14484203734                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14484203734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14484203734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14484203734                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14484203734                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20203430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20203430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24213864                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24213864                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24213864                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24213864                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008277                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008277                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006906                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006906                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006906                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006906                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 86619.205786                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86619.205786                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 86619.205786                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86619.205786                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 86619.205786                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86619.205786                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18920                       # number of writebacks
system.cpu0.dcache.writebacks::total            18920                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       116096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       116096                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       116096                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       116096                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       116096                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       116096                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51121                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51121                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51121                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51121                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51121                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51121                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3955958336                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3955958336                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3955958336                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3955958336                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3955958336                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3955958336                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002111                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002111                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002111                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002111                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77384.212672                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77384.212672                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77384.212672                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77384.212672                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77384.212672                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77384.212672                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997582                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097189776                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234602.395112                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997582                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13534275                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13534275                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13534275                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13534275                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13534275                       # number of overall hits
system.cpu1.icache.overall_hits::total       13534275                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2800639                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2800639                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2800639                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2800639                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2800639                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2800639                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13534290                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13534290                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13534290                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13534290                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13534290                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13534290                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 186709.266667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 186709.266667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 186709.266667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 186709.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 186709.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 186709.266667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2371107                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2371107                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2371107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2371107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2371107                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2371107                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 182392.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 182392.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 182392.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 182392.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 182392.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 182392.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 85288                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194934705                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 85544                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2278.765372                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.327739                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.672261                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907530                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092470                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10974839                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10974839                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8146904                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8146904                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        25631                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        25631                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19264                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19264                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19121743                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19121743                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19121743                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19121743                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       204956                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       204956                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       204956                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        204956                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       204956                       # number of overall misses
system.cpu1.dcache.overall_misses::total       204956                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19007768503                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19007768503                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19007768503                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19007768503                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19007768503                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19007768503                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11179795                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11179795                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8146904                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8146904                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        25631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        25631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19264                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19264                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19326699                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19326699                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19326699                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19326699                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018333                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010605                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010605                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010605                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010605                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 92740.727293                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 92740.727293                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 92740.727293                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92740.727293                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 92740.727293                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92740.727293                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        31451                       # number of writebacks
system.cpu1.dcache.writebacks::total            31451                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119668                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119668                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119668                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119668                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119668                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119668                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        85288                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        85288                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        85288                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        85288                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        85288                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        85288                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6720891593                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6720891593                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6720891593                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6720891593                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6720891593                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6720891593                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007629                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007629                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004413                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004413                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004413                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004413                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78802.312084                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78802.312084                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 78802.312084                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78802.312084                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 78802.312084                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78802.312084                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
