Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jul  6 14:36:11 2025
| Host         : nisitha-laptop running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file snn_iris_top_control_sets_placed.rpt
| Design       : snn_iris_top
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             259 |           92 |
| No           | No                    | Yes                    |              23 |            7 |
| No           | Yes                   | No                     |             724 |          186 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |              24 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | ctrl/E[0]                  |                            |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                            | ctrl/reset_n               |                7 |             23 |         3.29 |
|  clk_IBUF_BUFG | ctrl/count_enable_reg_0[0] | ctrl/reset_n               |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG |                            | ctrl/SR[0]                 |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG |                            | ctrl/reset_ly4_reg_0[0]    |               24 |             99 |         4.12 |
|  clk_IBUF_BUFG |                            | ctrl/reset_ly3_reg_0[0]    |               35 |            132 |         3.77 |
|  clk_IBUF_BUFG |                            | ctrl/reset_ly2_reg_0[0]    |               55 |            198 |         3.60 |
|  clk_IBUF_BUFG |                            |                            |               92 |            259 |         2.82 |
|  clk_IBUF_BUFG |                            | ctrl/sample_reset_reg_0[0] |               65 |            263 |         4.05 |
+----------------+----------------------------+----------------------------+------------------+----------------+--------------+


