Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.17 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.17 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: DATAPATH.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DATAPATH.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DATAPATH"
Output Format                      : NGC
Target Device                      : Automotive CoolRunner2

---- Source Options
Top Module Name                    : DATAPATH
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : DATAPATH.lso
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/nadij/lab2222/PC.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "C:/Users/nadij/lab2222/PCADDER.vhd" in Library work.
Architecture behavioral of Entity pcadder is up to date.
Compiling vhdl file "C:/Users/nadij/lab2222/MEMORYINSTRUCTION.vhd" in Library work.
Architecture behavioral of Entity memoryinstruction is up to date.
Compiling vhdl file "C:/Users/nadij/lab2222/SIGNEXTEND.vhd" in Library work.
Architecture behavioral of Entity signextend is up to date.
Compiling vhdl file "C:/Users/nadij/lab2222/CONTROL.vhd" in Library work.
Architecture behavioral of Entity control is up to date.
Compiling vhdl file "C:/Users/nadij/lab2222/MUX2_1.vhd" in Library work.
Architecture behavioral of Entity mux2_1 is up to date.
Compiling vhdl file "C:/Users/nadij/lab2222/REGFILE.vhd" in Library work.
Architecture behavioral of Entity regfile is up to date.
Compiling vhdl file "C:/Users/nadij/lab2222/MUX2_1_ZA_ALU.vhd" in Library work.
Architecture behavioral of Entity mux2_1_za_alu is up to date.
Compiling vhdl file "C:/Users/nadij/lab2222/ALUCONTROL.vhd" in Library work.
Architecture behavioral of Entity alucontrol is up to date.
Compiling vhdl file "C:/Users/nadij/lab2222/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/nadij/lab2222/DATAPATH.vhd" in Library work.
Entity <datapath> compiled.
Entity <datapath> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DATAPATH> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PcAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMORYINSTRUCTION> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SIGNEXTEND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CONTROL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX2_1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REGFILE> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX2_1_ZA_ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALUCONTROL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DATAPATH> in library <work> (Architecture <behavioral>).
Entity <DATAPATH> analyzed. Unit <DATAPATH> generated.

Analyzing Entity <PC> in library <work> (Architecture <behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <PcAdder> in library <work> (Architecture <behavioral>).
Entity <PcAdder> analyzed. Unit <PcAdder> generated.

Analyzing Entity <MEMORYINSTRUCTION> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/nadij/lab2222/MEMORYINSTRUCTION.vhd" line 53: Index value(s) does not match array range, simulation mismatch.
Entity <MEMORYINSTRUCTION> analyzed. Unit <MEMORYINSTRUCTION> generated.

Analyzing Entity <SIGNEXTEND> in library <work> (Architecture <behavioral>).
Entity <SIGNEXTEND> analyzed. Unit <SIGNEXTEND> generated.

Analyzing Entity <CONTROL> in library <work> (Architecture <behavioral>).
Entity <CONTROL> analyzed. Unit <CONTROL> generated.

Analyzing Entity <MUX2_1> in library <work> (Architecture <behavioral>).
Entity <MUX2_1> analyzed. Unit <MUX2_1> generated.

Analyzing Entity <REGFILE> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <regIzlaz1> in unit <REGFILE> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <REGFILE> analyzed. Unit <REGFILE> generated.

Analyzing Entity <MUX2_1_ZA_ALU> in library <work> (Architecture <behavioral>).
Entity <MUX2_1_ZA_ALU> analyzed. Unit <MUX2_1_ZA_ALU> generated.

Analyzing Entity <ALUCONTROL> in library <work> (Architecture <behavioral>).
Entity <ALUCONTROL> analyzed. Unit <ALUCONTROL> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PC>.
    Related source file is "C:/Users/nadij/lab2222/PC.vhd".
    Found 32-bit register for signal <pc_out>.
Unit <PC> synthesized.


Synthesizing Unit <PcAdder>.
    Related source file is "C:/Users/nadij/lab2222/PCADDER.vhd".
WARNING:Xst:653 - Signal <konstanta4> is used but never assigned. Tied to value 00000000000000000000000000000100.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 32-bit adder for signal <izlaz>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PcAdder> synthesized.


Synthesizing Unit <MEMORYINSTRUCTION>.
    Related source file is "C:/Users/nadij/lab2222/MEMORYINSTRUCTION.vhd".
WARNING:Xst:1781 - Signal <data_mem> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <valuee>.
    Summary:
	inferred   1 ROM(s).
Unit <MEMORYINSTRUCTION> synthesized.


Synthesizing Unit <SIGNEXTEND>.
    Related source file is "C:/Users/nadij/lab2222/SIGNEXTEND.vhd".
Unit <SIGNEXTEND> synthesized.


Synthesizing Unit <CONTROL>.
    Related source file is "C:/Users/nadij/lab2222/CONTROL.vhd".
Unit <CONTROL> synthesized.


Synthesizing Unit <MUX2_1>.
    Related source file is "C:/Users/nadij/lab2222/MUX2_1.vhd".
Unit <MUX2_1> synthesized.


Synthesizing Unit <REGFILE>.
    Related source file is "C:/Users/nadij/lab2222/REGFILE.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <regIzlaz2>.
    Found 1024-bit register for signal <reg_mem>.
    Found 32-bit 32-to-1 multiplexer for signal <reg_mem$mux0000> created at line 88.
Unit <REGFILE> synthesized.


Synthesizing Unit <MUX2_1_ZA_ALU>.
    Related source file is "C:/Users/nadij/lab2222/MUX2_1_ZA_ALU.vhd".
Unit <MUX2_1_ZA_ALU> synthesized.


Synthesizing Unit <ALUCONTROL>.
    Related source file is "C:/Users/nadij/lab2222/ALUCONTROL.vhd".
Unit <ALUCONTROL> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/nadij/lab2222/ALU.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 32-bit addsub for signal <izlaz_iz_alu>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <DATAPATH>.
    Related source file is "C:/Users/nadij/lab2222/DATAPATH.vhd".
WARNING:Xst:646 - Signal <incremented_addres> is assigned but never used.
WARNING:Xst:646 - Signal <s_mem_read> is assigned but never used.
WARNING:Xst:646 - Signal <s_mem_write> is assigned but never used.
WARNING:Xst:646 - Signal <s_branch> is assigned but never used.
WARNING:Xst:646 - Signal <instruction> is assigned but never used.
WARNING:Xst:653 - Signal <s_write_data> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <next_address> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <s_alu_izlaz> is assigned but never used.
WARNING:Xst:646 - Signal <s_mem_to_reg> is assigned but never used.
WARNING:Xst:646 - Signal <s_jump> is assigned but never used.
    Found 32-bit register for signal <instr_address>.
Unit <DATAPATH> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 34
 32-bit register                                       : 34
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <Prog_Broj> is unconnected in block <DATAPATH>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Pc_adder> is unconnected in block <DATAPATH>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Memorija_istrukcija> is unconnected in block <DATAPATH>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <sgn_ex> is unconnected in block <DATAPATH>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ctrl> is unconnected in block <DATAPATH>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <prvi_mux2x1> is unconnected in block <DATAPATH>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <registers> is unconnected in block <DATAPATH>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux2_1_alu> is unconnected in block <DATAPATH>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <alu_control> is unconnected in block <DATAPATH>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <aluu> is unconnected in block <DATAPATH>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 1088
 Flip-Flops                                            : 1088
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1355 - Unit SIGNEXTEND is merged (low complexity)
WARNING:Xst:1355 - Unit ALUCONTROL is merged (low complexity)
WARNING:Xst:1293 - FF/Latch  <instr_address_0> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_1> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_2> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_3> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_4> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_5> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_6> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_7> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_8> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_9> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_10> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_11> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_12> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_13> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_14> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_15> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_16> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_17> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_18> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_19> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_20> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_21> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_22> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_23> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_24> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_25> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_26> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_27> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_28> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_29> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_30> has a constant value of 0 in block <DATAPATH>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <instr_address_31> has a constant value of 0 in block <DATAPATH>.

ERROR:Xst:528 - Multi-source in Unit <DATAPATH> on signal <instr_address<0>>
Sources are: 
   Output signal of FD instance <Prog_Broj/pc_out_0>
   Output signal of FD instance <Prog_Broj/pc_out_10>
   Output signal of FD instance <Prog_Broj/pc_out_11>
   Output signal of FD instance <Prog_Broj/pc_out_12>
   Output signal of FD instance <Prog_Broj/pc_out_13>
   Output signal of FD instance <Prog_Broj/pc_out_14>
   Output signal of FD instance <Prog_Broj/pc_out_15>
   Output signal of FD instance <Prog_Broj/pc_out_16>
   Output signal of FD instance <Prog_Broj/pc_out_17>
   Output signal of FD instance <Prog_Broj/pc_out_18>
   Output signal of FD instance <Prog_Broj/pc_out_19>
   Output signal of FD instance <Prog_Broj/pc_out_20>
   Output signal of FD instance <Prog_Broj/pc_out_21>
   Output signal of FD instance <Prog_Broj/pc_out_22>
   Output signal of FD instance <Prog_Broj/pc_out_23>
   Output signal of FD instance <Prog_Broj/pc_out_24>
   Output signal of FD instance <Prog_Broj/pc_out_25>
   Output signal of FD instance <Prog_Broj/pc_out_26>
   Output signal of FD instance <Prog_Broj/pc_out_27>
   Output signal of FD instance <Prog_Broj/pc_out_28>
   Output signal of FD instance <Prog_Broj/pc_out_29>
   Output signal of FD instance <Prog_Broj/pc_out_30>
   Output signal of FD instance <Prog_Broj/pc_out_31>
   Output signal of FD instance <Prog_Broj/pc_out_9>
   Output signal of FD instance <Prog_Broj/pc_out_8>
   Output signal of FD instance <Prog_Broj/pc_out_7>
   Output signal of FD instance <Prog_Broj/pc_out_6>
   Output signal of FD instance <Prog_Broj/pc_out_5>
   Output signal of FD instance <Prog_Broj/pc_out_4>
   Output signal of FD instance <Prog_Broj/pc_out_3>
   Output signal of FD instance <Prog_Broj/pc_out_2>
   Output signal of FD instance <Prog_Broj/pc_out_1>
   Signal <next_address<0>> in Unit <DATAPATH> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<31>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I0_Result> is assigned to logic
   Signal <registers/regIzlaz1<31>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<30>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I1_Result> is assigned to logic
   Signal <registers/regIzlaz1<30>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<29>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I2_Result> is assigned to logic
   Signal <registers/regIzlaz1<29>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<28>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I3_Result> is assigned to logic
   Signal <registers/regIzlaz1<28>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<27>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I4_Result> is assigned to logic
   Signal <registers/regIzlaz1<27>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<26>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I5_Result> is assigned to logic
   Signal <registers/regIzlaz1<26>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<25>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I6_Result> is assigned to logic
   Signal <registers/regIzlaz1<25>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<24>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I7_Result> is assigned to logic
   Signal <registers/regIzlaz1<24>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<23>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I8_Result> is assigned to logic
   Signal <registers/regIzlaz1<23>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<22>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I9_Result> is assigned to logic
   Signal <registers/regIzlaz1<22>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<21>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I10_Result> is assigned to logic
   Signal <registers/regIzlaz1<21>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<20>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I11_Result> is assigned to logic
   Signal <registers/regIzlaz1<20>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<19>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I12_Result> is assigned to logic
   Signal <registers/regIzlaz1<19>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<18>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I13_Result> is assigned to logic
   Signal <registers/regIzlaz1<18>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<17>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I14_Result> is assigned to logic
   Signal <registers/regIzlaz1<17>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<16>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I15_Result> is assigned to logic
   Signal <registers/regIzlaz1<16>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<15>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I16_Result> is assigned to logic
   Signal <registers/regIzlaz1<15>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<14>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I17_Result> is assigned to logic
   Signal <registers/regIzlaz1<14>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<13>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I18_Result> is assigned to logic
   Signal <registers/regIzlaz1<13>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<12>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I19_Result> is assigned to logic
   Signal <registers/regIzlaz1<12>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<11>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I20_Result> is assigned to logic
   Signal <registers/regIzlaz1<11>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<10>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I21_Result> is assigned to logic
   Signal <registers/regIzlaz1<10>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<9>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I22_Result> is assigned to logic
   Signal <registers/regIzlaz1<9>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<8>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I23_Result> is assigned to logic
   Signal <registers/regIzlaz1<8>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<7>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I24_Result> is assigned to logic
   Signal <registers/regIzlaz1<7>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<6>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I25_Result> is assigned to logic
   Signal <registers/regIzlaz1<6>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<5>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I26_Result> is assigned to logic
   Signal <registers/regIzlaz1<5>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<4>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I27_Result> is assigned to logic
   Signal <registers/regIzlaz1<4>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<3>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I28_Result> is assigned to logic
   Signal <registers/regIzlaz1<3>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<2>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I29_Result> is assigned to logic
   Signal <registers/regIzlaz1<2>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<1>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I30_Result> is assigned to logic
   Signal <registers/regIzlaz1<1>> in Unit <REGFILE> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <REGFILE> on signal <regIzlaz1<0>>
Sources are: 
   Signal <registers/Mmux_reg_mem_mux0000_I31_Result> is assigned to logic
   Signal <registers/regIzlaz1<0>> in Unit <REGFILE> is assigned to GND
CPU : 10.99 / 11.17 s | Elapsed : 11.00 / 11.00 s
 
--> 

Total memory usage is 291672 kilobytes

Number of errors   :   33 (   0 filtered)
Number of warnings :   59 (   0 filtered)
Number of infos    :    2 (   0 filtered)

