// Seed: 3288367806
module module_0;
  wire id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0
);
  tri1 id_2;
  final if (-1'b0) if (1) if (-1'b0) id_0 = 1;
  assign id_0 = id_2;
  wire id_3, id_4, id_5;
  wire id_6;
  module_0 modCall_1 ();
  logic [7:0] id_7;
  assign id_5 = id_7[-1];
  assign id_6 = id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  string id_4, id_5;
  module_0 modCall_1 ();
  id_6(
      id_2
  );
  assign id_5 = "";
  xnor primCall (id_2, id_3, id_4, id_5);
endmodule
