read_verilog ../top.v
proc
techmap
synth

