;redcode
;assert 1
	SPL 0, #-82
	SPL 100, #802
	SPL 100, #802
	SPL 390, 693
	MOV @-807, <-25
	MOV @-807, <-25
	MOV @-807, <-25
	MOV <-601, <-20
	MOV <-601, <-20
	DJN -1, @-20
	DJN -1, @-20
	DAT #10, #-9
	SUB -3, 1
	MOV <-601, <-20
	JMP @172, #200
	SPL @9, <90
	SUB #172, @200
	DJN -1, @-20
	JMZ 710, -89
	SPL 100, #802
	SUB @121, 136
	ADD @121, 103
	MOV <-601, <-20
	ADD 10, -9
	SPL 100, #802
	ADD @121, 103
	DAT #10, #-9
	SUB 12, @-10
	SUB #39, 19
	SUB -3, 1
	SPL 100, #802
	SUB 12, @-10
	SLT @63, 900
	SPL 100, #802
	SLT 93, 900
	SUB 12, @-10
	JMZ 10, -9
	SUB 1, 26
	SLT 121, -0
	SUB @0, @2
	MOV @-807, <-25
	SUB #172, @200
	MOV <-601, <-20
	MOV @-807, <-25
	SPL 0, #-82
	SPL 100, #802
	JMP -60, #2
	SUB 100, 99
	JMP -60, #2
	SPL 100, #802
	SPL 100, #802
	SPL 390, 693
	MOV @-807, <-25
	MOV @-807, <-25
