
CubeMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a7f4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000068c  0800a988  0800a988  0001a988  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b014  0800b014  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b014  0800b014  0001b014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b01c  0800b01c  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b01c  0800b01c  0001b01c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b020  0800b020  0001b020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800b024  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  200001f0  0800b214  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000046c  0800b214  0002046c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016abd  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000340a  00000000  00000000  00036cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001220  00000000  00000000  0003a0e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010b8  00000000  00000000  0003b308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029d92  00000000  00000000  0003c3c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000167c9  00000000  00000000  00066152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f62c8  00000000  00000000  0007c91b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00172be3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ab4  00000000  00000000  00172c34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a96c 	.word	0x0800a96c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800a96c 	.word	0x0800a96c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <DEV_Delay_ms>:

/**
 * delay x ms
**/
void DEV_Delay_ms(UDOUBLE xms)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	HAL_Delay(xms);
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f002 ffab 	bl	8003e10 <HAL_Delay>
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <GPIO_Config>:


void GPIO_Config(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0
    //DEV_GPIO_Mode(INT_PIN, 0);
}
 8000ec6:	bf00      	nop
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <DEV_I2C_Init>:
function:	I2C Function initialization and transfer
parameter:
Info:
******************************************************************************/
void DEV_I2C_Init(uint8_t Add)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	71fb      	strb	r3, [r7, #7]
#if DEV_I2C
	DEV_I2C_Device = 1;
 8000eda:	4b06      	ldr	r3, [pc, #24]	; (8000ef4 <DEV_I2C_Init+0x24>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	701a      	strb	r2, [r3, #0]
	I2C_ADDR =  Add;
 8000ee0:	4a05      	ldr	r2, [pc, #20]	; (8000ef8 <DEV_I2C_Init+0x28>)
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	7013      	strb	r3, [r2, #0]
#endif
}
 8000ee6:	bf00      	nop
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	2000020c 	.word	0x2000020c
 8000ef8:	2000020d 	.word	0x2000020d

08000efc <I2C_Write_Byte>:

void I2C_Write_Byte(uint8_t Cmd, uint8_t value)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b088      	sub	sp, #32
 8000f00:	af04      	add	r7, sp, #16
 8000f02:	4603      	mov	r3, r0
 8000f04:	460a      	mov	r2, r1
 8000f06:	71fb      	strb	r3, [r7, #7]
 8000f08:	4613      	mov	r3, r2
 8000f0a:	71bb      	strb	r3, [r7, #6]
#if DEV_I2C
	UBYTE Buf[1] = {0};
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	733b      	strb	r3, [r7, #12]
	Buf[0] = value;
 8000f10:	79bb      	ldrb	r3, [r7, #6]
 8000f12:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Mem_Write(&hi2c1, I2C_ADDR, Cmd, I2C_MEMADD_SIZE_8BIT, Buf, 1, 0x20);
 8000f14:	4b09      	ldr	r3, [pc, #36]	; (8000f3c <I2C_Write_Byte+0x40>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	b299      	uxth	r1, r3
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	2320      	movs	r3, #32
 8000f20:	9302      	str	r3, [sp, #8]
 8000f22:	2301      	movs	r3, #1
 8000f24:	9301      	str	r3, [sp, #4]
 8000f26:	f107 030c 	add.w	r3, r7, #12
 8000f2a:	9300      	str	r3, [sp, #0]
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	4804      	ldr	r0, [pc, #16]	; (8000f40 <I2C_Write_Byte+0x44>)
 8000f30:	f003 fb8c 	bl	800464c <HAL_I2C_Mem_Write>
#endif
}
 8000f34:	bf00      	nop
 8000f36:	3710      	adds	r7, #16
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	2000020d 	.word	0x2000020d
 8000f40:	20000210 	.word	0x20000210

08000f44 <I2C_Read_Byte>:

int I2C_Read_Byte(uint8_t Cmd)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af04      	add	r7, sp, #16
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
#if DEV_I2C
	UBYTE Buf[1]={0};
 8000f4e:	2300      	movs	r3, #0
 8000f50:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Mem_Read(&hi2c1, I2C_ADDR+1, Cmd, I2C_MEMADD_SIZE_8BIT, Buf, 1, 0x20);
 8000f52:	4b0b      	ldr	r3, [pc, #44]	; (8000f80 <I2C_Read_Byte+0x3c>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	3301      	adds	r3, #1
 8000f5a:	b299      	uxth	r1, r3
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	b29a      	uxth	r2, r3
 8000f60:	2320      	movs	r3, #32
 8000f62:	9302      	str	r3, [sp, #8]
 8000f64:	2301      	movs	r3, #1
 8000f66:	9301      	str	r3, [sp, #4]
 8000f68:	f107 030c 	add.w	r3, r7, #12
 8000f6c:	9300      	str	r3, [sp, #0]
 8000f6e:	2301      	movs	r3, #1
 8000f70:	4804      	ldr	r0, [pc, #16]	; (8000f84 <I2C_Read_Byte+0x40>)
 8000f72:	f003 fc7f 	bl	8004874 <HAL_I2C_Mem_Read>
	return Buf[0];
 8000f76:	7b3b      	ldrb	r3, [r7, #12]
#endif
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3710      	adds	r7, #16
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	2000020d 	.word	0x2000020d
 8000f84:	20000210 	.word	0x20000210

08000f88 <I2C_Read_Word>:

int I2C_Read_Word(uint8_t Cmd)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af04      	add	r7, sp, #16
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
#if DEV_I2C
	UBYTE Buf[2]={0, 0};
 8000f92:	2300      	movs	r3, #0
 8000f94:	81bb      	strh	r3, [r7, #12]
	HAL_I2C_Mem_Read(&hi2c1, I2C_ADDR+1, Cmd, I2C_MEMADD_SIZE_8BIT, Buf, 2, 0x20);
 8000f96:	4b0d      	ldr	r3, [pc, #52]	; (8000fcc <I2C_Read_Word+0x44>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	b299      	uxth	r1, r3
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	b29a      	uxth	r2, r3
 8000fa4:	2320      	movs	r3, #32
 8000fa6:	9302      	str	r3, [sp, #8]
 8000fa8:	2302      	movs	r3, #2
 8000faa:	9301      	str	r3, [sp, #4]
 8000fac:	f107 030c 	add.w	r3, r7, #12
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	4806      	ldr	r0, [pc, #24]	; (8000fd0 <I2C_Read_Word+0x48>)
 8000fb6:	f003 fc5d 	bl	8004874 <HAL_I2C_Mem_Read>
	return ((Buf[1] << 8) | (Buf[0] & 0xff));
 8000fba:	7b7b      	ldrb	r3, [r7, #13]
 8000fbc:	021b      	lsls	r3, r3, #8
 8000fbe:	7b3a      	ldrb	r2, [r7, #12]
 8000fc0:	4313      	orrs	r3, r2
#endif
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	2000020d 	.word	0x2000020d
 8000fd0:	20000210 	.word	0x20000210

08000fd4 <DEV_ModuleInit>:
function:	Module Initialize, the library and initialize the pins, SPI protocol
parameter:
Info:
******************************************************************************/
UBYTE DEV_ModuleInit(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
	GPIO_Config();
 8000fd8:	f7ff ff73 	bl	8000ec2 <GPIO_Config>
    DEV_I2C_Init(0x29<<1);
 8000fdc:	2052      	movs	r0, #82	; 0x52
 8000fde:	f7ff ff77 	bl	8000ed0 <DEV_I2C_Init>
    return 0;
 8000fe2:	2300      	movs	r3, #0
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <TSL2591_Read_Byte>:
parameter:
            Addr: Register address
Info:
******************************************************************************/
static UBYTE TSL2591_Read_Byte(UBYTE Addr)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
    Addr = Addr | COMMAND_BIT;
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	f063 035f 	orn	r3, r3, #95	; 0x5f
 8000ff8:	71fb      	strb	r3, [r7, #7]
    return I2C_Read_Byte(Addr);
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff ffa1 	bl	8000f44 <I2C_Read_Byte>
 8001002:	4603      	mov	r3, r0
 8001004:	b2db      	uxtb	r3, r3
}
 8001006:	4618      	mov	r0, r3
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <TSL2591_Read_Word>:
parameter:
            Addr: Register address
Info:
******************************************************************************/
static UWORD TSL2591_Read_Word(UBYTE Addr)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	4603      	mov	r3, r0
 8001016:	71fb      	strb	r3, [r7, #7]
    Addr = Addr | COMMAND_BIT;
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	f063 035f 	orn	r3, r3, #95	; 0x5f
 800101e:	71fb      	strb	r3, [r7, #7]
    return I2C_Read_Word(Addr);
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff ffb0 	bl	8000f88 <I2C_Read_Word>
 8001028:	4603      	mov	r3, r0
 800102a:	b29b      	uxth	r3, r3
}
 800102c:	4618      	mov	r0, r3
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <TSL2591_Write_Byte>:
            Addr: Register address
           Value: Write to the value of the register
Info:
******************************************************************************/
static void TSL2591_Write_Byte(UBYTE Addr, UBYTE Value)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	460a      	mov	r2, r1
 800103e:	71fb      	strb	r3, [r7, #7]
 8001040:	4613      	mov	r3, r2
 8001042:	71bb      	strb	r3, [r7, #6]
    Addr = Addr | COMMAND_BIT;
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	f063 035f 	orn	r3, r3, #95	; 0x5f
 800104a:	71fb      	strb	r3, [r7, #7]
    I2C_Write_Byte(Addr, Value);
 800104c:	79ba      	ldrb	r2, [r7, #6]
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	4611      	mov	r1, r2
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff ff52 	bl	8000efc <I2C_Write_Byte>
}
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <TSL2591_Enable>:
function:	Enable TSL2591
parameter:
Info:
******************************************************************************/
void TSL2591_Enable(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
    TSL2591_Write_Byte(ENABLE_REGISTER, \
 8001064:	2193      	movs	r1, #147	; 0x93
 8001066:	2000      	movs	r0, #0
 8001068:	f7ff ffe4 	bl	8001034 <TSL2591_Write_Byte>
    ENABLE_AIEN | ENABLE_POWERON | ENABLE_AEN | ENABLE_NPIEN);
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}

08001070 <TSL2591_Disable>:
function:	Disable TSL2591
parameter:
Info:
******************************************************************************/
void TSL2591_Disable(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
    TSL2591_Write_Byte(ENABLE_REGISTER, \
 8001074:	2100      	movs	r1, #0
 8001076:	2000      	movs	r0, #0
 8001078:	f7ff ffdc 	bl	8001034 <TSL2591_Write_Byte>
    ENABLE_POWEROFF);
}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}

08001080 <TSL2591_Get_Gain>:
function:	Read TSL2591 gain
parameter:
Info:
******************************************************************************/
UBYTE TSL2591_Get_Gain(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
        MEDIUM_AGAIN        = (0X10)        (25x)
        HIGH_AGAIN          = (0X20)        (428x)
        MAX_AGAIN           = (0x30)        (9876x)
    *************************************************/
    UBYTE data;
    data = TSL2591_Read_Byte(CONTROL_REGISTER);
 8001086:	2001      	movs	r0, #1
 8001088:	f7ff ffae 	bl	8000fe8 <TSL2591_Read_Byte>
 800108c:	4603      	mov	r3, r0
 800108e:	71fb      	strb	r3, [r7, #7]
    TSL2591_Gain = data & 0x30;
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001096:	b2da      	uxtb	r2, r3
 8001098:	4b04      	ldr	r3, [pc, #16]	; (80010ac <TSL2591_Get_Gain+0x2c>)
 800109a:	701a      	strb	r2, [r3, #0]
    return data & 0x30;
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80010a2:	b2db      	uxtb	r3, r3
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	2000020e 	.word	0x2000020e

080010b0 <TSL2591_Set_Gain>:
function:	Set the TSL2591 gain
parameter:
Info:
******************************************************************************/
void TSL2591_Set_Gain(UBYTE Gain)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
    UBYTE control=0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	73fb      	strb	r3, [r7, #15]
    if(Gain == LOW_AGAIN || Gain == MEDIUM_AGAIN \
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d008      	beq.n	80010d6 <TSL2591_Set_Gain+0x26>
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	2b10      	cmp	r3, #16
 80010c8:	d005      	beq.n	80010d6 <TSL2591_Set_Gain+0x26>
        || Gain == HIGH_AGAIN || Gain == MAX_AGAIN){
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	2b20      	cmp	r3, #32
 80010ce:	d002      	beq.n	80010d6 <TSL2591_Set_Gain+0x26>
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	2b30      	cmp	r3, #48	; 0x30
 80010d4:	d115      	bne.n	8001102 <TSL2591_Set_Gain+0x52>
            control =  TSL2591_Read_Byte(CONTROL_REGISTER);
 80010d6:	2001      	movs	r0, #1
 80010d8:	f7ff ff86 	bl	8000fe8 <TSL2591_Read_Byte>
 80010dc:	4603      	mov	r3, r0
 80010de:	73fb      	strb	r3, [r7, #15]
            control &= 0xCf; //0b11001111
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80010e6:	73fb      	strb	r3, [r7, #15]
            control |= Gain;
 80010e8:	7bfa      	ldrb	r2, [r7, #15]
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	73fb      	strb	r3, [r7, #15]
            TSL2591_Write_Byte(CONTROL_REGISTER, control);
 80010f0:	7bfb      	ldrb	r3, [r7, #15]
 80010f2:	4619      	mov	r1, r3
 80010f4:	2001      	movs	r0, #1
 80010f6:	f7ff ff9d 	bl	8001034 <TSL2591_Write_Byte>
            TSL2591_Gain = Gain;
 80010fa:	4a06      	ldr	r2, [pc, #24]	; (8001114 <TSL2591_Set_Gain+0x64>)
 80010fc:	79fb      	ldrb	r3, [r7, #7]
 80010fe:	7013      	strb	r3, [r2, #0]
 8001100:	e003      	b.n	800110a <TSL2591_Set_Gain+0x5a>
    }else{
        printf("Gain Parameter Error\r\n");
 8001102:	4805      	ldr	r0, [pc, #20]	; (8001118 <TSL2591_Set_Gain+0x68>)
 8001104:	f007 fb2e 	bl	8008764 <puts>
    }
}
 8001108:	bf00      	nop
 800110a:	bf00      	nop
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	2000020e 	.word	0x2000020e
 8001118:	0800a988 	.word	0x0800a988

0800111c <TSL2591_Set_IntegralTime>:
function:	Set the TSL2591 Integral Time
parameter:
Info:
******************************************************************************/
void TSL2591_Set_IntegralTime(UBYTE Time)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
    UBYTE control=0;
 8001126:	2300      	movs	r3, #0
 8001128:	73fb      	strb	r3, [r7, #15]
    if(Time < 0x06){
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	2b05      	cmp	r3, #5
 800112e:	d815      	bhi.n	800115c <TSL2591_Set_IntegralTime+0x40>
        control =  TSL2591_Read_Byte(CONTROL_REGISTER);
 8001130:	2001      	movs	r0, #1
 8001132:	f7ff ff59 	bl	8000fe8 <TSL2591_Read_Byte>
 8001136:	4603      	mov	r3, r0
 8001138:	73fb      	strb	r3, [r7, #15]
        control &= 0xf8; //0b11111000
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	f023 0307 	bic.w	r3, r3, #7
 8001140:	73fb      	strb	r3, [r7, #15]
        control |= Time;
 8001142:	7bfa      	ldrb	r2, [r7, #15]
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	4313      	orrs	r3, r2
 8001148:	73fb      	strb	r3, [r7, #15]
        TSL2591_Write_Byte(CONTROL_REGISTER, control);
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	4619      	mov	r1, r3
 800114e:	2001      	movs	r0, #1
 8001150:	f7ff ff70 	bl	8001034 <TSL2591_Write_Byte>
        TSL2591_Time = Time;
 8001154:	4a05      	ldr	r2, [pc, #20]	; (800116c <TSL2591_Set_IntegralTime+0x50>)
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	7013      	strb	r3, [r2, #0]
    }else{
        printf("Integral Time Parameter Error\r\n");
    }
}
 800115a:	e002      	b.n	8001162 <TSL2591_Set_IntegralTime+0x46>
        printf("Integral Time Parameter Error\r\n");
 800115c:	4804      	ldr	r0, [pc, #16]	; (8001170 <TSL2591_Set_IntegralTime+0x54>)
 800115e:	f007 fb01 	bl	8008764 <puts>
}
 8001162:	bf00      	nop
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	2000020f 	.word	0x2000020f
 8001170:	0800a9a0 	.word	0x0800a9a0

08001174 <TSL2591_Read_Channel0>:
function:	Read channel data
parameter:
Info:
******************************************************************************/
UWORD TSL2591_Read_Channel0(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
    return TSL2591_Read_Word(CHAN0_LOW);
 8001178:	2014      	movs	r0, #20
 800117a:	f7ff ff48 	bl	800100e <TSL2591_Read_Word>
 800117e:	4603      	mov	r3, r0
}
 8001180:	4618      	mov	r0, r3
 8001182:	bd80      	pop	{r7, pc}

08001184 <TSL2591_Read_Channel1>:

UWORD TSL2591_Read_Channel1(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
    return TSL2591_Read_Word(CHAN1_LOW);
 8001188:	2016      	movs	r0, #22
 800118a:	f7ff ff40 	bl	800100e <TSL2591_Read_Word>
 800118e:	4603      	mov	r3, r0
}
 8001190:	4618      	mov	r0, r3
 8001192:	bd80      	pop	{r7, pc}

08001194 <TSL2591_Init>:
function:	TSL2591 Initialization
parameter:
Info:
******************************************************************************/
UBYTE TSL2591_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
	DEV_I2C_Init(TSL2591_ADDRESS<<1);//8-bit address
 8001198:	2052      	movs	r0, #82	; 0x52
 800119a:	f7ff fe99 	bl	8000ed0 <DEV_I2C_Init>
    //printf("ID = 0x%X \r\n",TSL2591_Read_Byte(ID_REGISTER));
    TSL2591_Enable();
 800119e:	f7ff ff5f 	bl	8001060 <TSL2591_Enable>
    TSL2591_Set_Gain(MEDIUM_AGAIN);//25X GAIN
 80011a2:	2010      	movs	r0, #16
 80011a4:	f7ff ff84 	bl	80010b0 <TSL2591_Set_Gain>
    TSL2591_Set_IntegralTime(ATIME_200MS);//200ms Integration time
 80011a8:	2001      	movs	r0, #1
 80011aa:	f7ff ffb7 	bl	800111c <TSL2591_Set_IntegralTime>
    TSL2591_Write_Byte(PERSIST_REGISTER, 0x01);//filter
 80011ae:	2101      	movs	r1, #1
 80011b0:	200c      	movs	r0, #12
 80011b2:	f7ff ff3f 	bl	8001034 <TSL2591_Write_Byte>
    TSL2591_Disable();
 80011b6:	f7ff ff5b 	bl	8001070 <TSL2591_Disable>
    return 0;
 80011ba:	2300      	movs	r3, #0
}
 80011bc:	4618      	mov	r0, r3
 80011be:	bd80      	pop	{r7, pc}

080011c0 <TSL2591_Read_Lux>:
function:	Read TSL2591 data to convert to Lux value
parameter:
Info:
******************************************************************************/
UWORD TSL2591_Read_Lux(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08a      	sub	sp, #40	; 0x28
 80011c4:	af00      	add	r7, sp, #0
    UWORD atime, max_counts,channel_0,channel_1;
    TSL2591_Enable();
 80011c6:	f7ff ff4b 	bl	8001060 <TSL2591_Enable>
    for(UBYTE i=0; i<TSL2591_Time+2; i++){
 80011ca:	2300      	movs	r3, #0
 80011cc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 80011d0:	e007      	b.n	80011e2 <TSL2591_Read_Lux+0x22>
        DEV_Delay_ms(100);
 80011d2:	2064      	movs	r0, #100	; 0x64
 80011d4:	f7ff fe6a 	bl	8000eac <DEV_Delay_ms>
    for(UBYTE i=0; i<TSL2591_Time+2; i++){
 80011d8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80011dc:	3301      	adds	r3, #1
 80011de:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 80011e2:	4b63      	ldr	r3, [pc, #396]	; (8001370 <TSL2591_Read_Lux+0x1b0>)
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	1c5a      	adds	r2, r3, #1
 80011e8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80011ec:	429a      	cmp	r2, r3
 80011ee:	daf0      	bge.n	80011d2 <TSL2591_Read_Lux+0x12>
    }


    channel_0 = TSL2591_Read_Channel0();
 80011f0:	f7ff ffc0 	bl	8001174 <TSL2591_Read_Channel0>
 80011f4:	4603      	mov	r3, r0
 80011f6:	84bb      	strh	r3, [r7, #36]	; 0x24
    channel_1 = TSL2591_Read_Channel1();
 80011f8:	f7ff ffc4 	bl	8001184 <TSL2591_Read_Channel1>
 80011fc:	4603      	mov	r3, r0
 80011fe:	847b      	strh	r3, [r7, #34]	; 0x22
    TSL2591_Disable();
 8001200:	f7ff ff36 	bl	8001070 <TSL2591_Disable>
    TSL2591_Enable();
 8001204:	f7ff ff2c 	bl	8001060 <TSL2591_Enable>
    TSL2591_Write_Byte(0xE7, 0x13);
 8001208:	2113      	movs	r1, #19
 800120a:	20e7      	movs	r0, #231	; 0xe7
 800120c:	f7ff ff12 	bl	8001034 <TSL2591_Write_Byte>
    TSL2591_Disable();
 8001210:	f7ff ff2e 	bl	8001070 <TSL2591_Disable>

    atime = 100 * TSL2591_Time + 100;
 8001214:	4b56      	ldr	r3, [pc, #344]	; (8001370 <TSL2591_Read_Lux+0x1b0>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	3301      	adds	r3, #1
 800121a:	b29b      	uxth	r3, r3
 800121c:	461a      	mov	r2, r3
 800121e:	0092      	lsls	r2, r2, #2
 8001220:	4413      	add	r3, r2
 8001222:	461a      	mov	r2, r3
 8001224:	0091      	lsls	r1, r2, #2
 8001226:	461a      	mov	r2, r3
 8001228:	460b      	mov	r3, r1
 800122a:	4413      	add	r3, r2
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	82fb      	strh	r3, [r7, #22]
    if(TSL2591_Time == ATIME_100MS){
 8001230:	4b4f      	ldr	r3, [pc, #316]	; (8001370 <TSL2591_Read_Lux+0x1b0>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d103      	bne.n	8001240 <TSL2591_Read_Lux+0x80>
        max_counts = MAX_COUNT_100MS;
 8001238:	f648 73ff 	movw	r3, #36863	; 0x8fff
 800123c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800123e:	e002      	b.n	8001246 <TSL2591_Read_Lux+0x86>
    }else{
        max_counts = MAX_COUNT;
 8001240:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001244:	84fb      	strh	r3, [r7, #38]	; 0x26
    }
    UBYTE gain_t;
    if (channel_0 >= max_counts || channel_1 >= max_counts){
 8001246:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001248:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800124a:	429a      	cmp	r2, r3
 800124c:	d203      	bcs.n	8001256 <TSL2591_Read_Lux+0x96>
 800124e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001250:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001252:	429a      	cmp	r2, r3
 8001254:	d32d      	bcc.n	80012b2 <TSL2591_Read_Lux+0xf2>
            gain_t = TSL2591_Get_Gain();
 8001256:	f7ff ff13 	bl	8001080 <TSL2591_Get_Gain>
 800125a:	4603      	mov	r3, r0
 800125c:	757b      	strb	r3, [r7, #21]
            if(gain_t != LOW_AGAIN){
 800125e:	7d7b      	ldrb	r3, [r7, #21]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d021      	beq.n	80012a8 <TSL2591_Read_Lux+0xe8>
                gain_t = ((gain_t>>4)-1)<<4;
 8001264:	7d7b      	ldrb	r3, [r7, #21]
 8001266:	091b      	lsrs	r3, r3, #4
 8001268:	b2db      	uxtb	r3, r3
 800126a:	3b01      	subs	r3, #1
 800126c:	b2db      	uxtb	r3, r3
 800126e:	011b      	lsls	r3, r3, #4
 8001270:	757b      	strb	r3, [r7, #21]
                TSL2591_Set_Gain(gain_t);
 8001272:	7d7b      	ldrb	r3, [r7, #21]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff ff1b 	bl	80010b0 <TSL2591_Set_Gain>
                channel_0 = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	84bb      	strh	r3, [r7, #36]	; 0x24
                channel_1 = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	847b      	strh	r3, [r7, #34]	; 0x22
                while(channel_0 <= 0 || channel_1 <=0){
 8001282:	e007      	b.n	8001294 <TSL2591_Read_Lux+0xd4>
                    channel_0 = TSL2591_Read_Channel0();
 8001284:	f7ff ff76 	bl	8001174 <TSL2591_Read_Channel0>
 8001288:	4603      	mov	r3, r0
 800128a:	84bb      	strh	r3, [r7, #36]	; 0x24
                    channel_1 = TSL2591_Read_Channel1();
 800128c:	f7ff ff7a 	bl	8001184 <TSL2591_Read_Channel1>
 8001290:	4603      	mov	r3, r0
 8001292:	847b      	strh	r3, [r7, #34]	; 0x22
                while(channel_0 <= 0 || channel_1 <=0){
 8001294:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001296:	2b00      	cmp	r3, #0
 8001298:	d0f4      	beq.n	8001284 <TSL2591_Read_Lux+0xc4>
 800129a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800129c:	2b00      	cmp	r3, #0
 800129e:	d0f1      	beq.n	8001284 <TSL2591_Read_Lux+0xc4>
                }
                    DEV_Delay_ms(100);
 80012a0:	2064      	movs	r0, #100	; 0x64
 80012a2:	f7ff fe03 	bl	8000eac <DEV_Delay_ms>
 80012a6:	e004      	b.n	80012b2 <TSL2591_Read_Lux+0xf2>
            }else{
                printf("Numerical overflow!/r/n");
 80012a8:	4832      	ldr	r0, [pc, #200]	; (8001374 <TSL2591_Read_Lux+0x1b4>)
 80012aa:	f007 f9d5 	bl	8008658 <iprintf>
                return 0;
 80012ae:	2300      	movs	r3, #0
 80012b0:	e052      	b.n	8001358 <TSL2591_Read_Lux+0x198>
            }
    }
    double again;
    again = 1.0;
 80012b2:	f04f 0200 	mov.w	r2, #0
 80012b6:	4b30      	ldr	r3, [pc, #192]	; (8001378 <TSL2591_Read_Lux+0x1b8>)
 80012b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if(TSL2591_Gain == MEDIUM_AGAIN){
 80012bc:	4b2f      	ldr	r3, [pc, #188]	; (800137c <TSL2591_Read_Lux+0x1bc>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	2b10      	cmp	r3, #16
 80012c2:	d105      	bne.n	80012d0 <TSL2591_Read_Lux+0x110>
        again = 25.0;
 80012c4:	f04f 0200 	mov.w	r2, #0
 80012c8:	4b2d      	ldr	r3, [pc, #180]	; (8001380 <TSL2591_Read_Lux+0x1c0>)
 80012ca:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80012ce:	e012      	b.n	80012f6 <TSL2591_Read_Lux+0x136>
    }else if(TSL2591_Gain == HIGH_AGAIN){
 80012d0:	4b2a      	ldr	r3, [pc, #168]	; (800137c <TSL2591_Read_Lux+0x1bc>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	2b20      	cmp	r3, #32
 80012d6:	d105      	bne.n	80012e4 <TSL2591_Read_Lux+0x124>
        again = 428.0;
 80012d8:	a321      	add	r3, pc, #132	; (adr r3, 8001360 <TSL2591_Read_Lux+0x1a0>)
 80012da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012de:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80012e2:	e008      	b.n	80012f6 <TSL2591_Read_Lux+0x136>
    }else if(TSL2591_Gain == MAX_AGAIN){
 80012e4:	4b25      	ldr	r3, [pc, #148]	; (800137c <TSL2591_Read_Lux+0x1bc>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b30      	cmp	r3, #48	; 0x30
 80012ea:	d104      	bne.n	80012f6 <TSL2591_Read_Lux+0x136>
        again = 9876.0;
 80012ec:	a31e      	add	r3, pc, #120	; (adr r3, 8001368 <TSL2591_Read_Lux+0x1a8>)
 80012ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    }
    double Cpl;
    UWORD lux1,lux2=0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	827b      	strh	r3, [r7, #18]

    Cpl = (atime * again) / LUX_DF;
 80012fa:	8afb      	ldrh	r3, [r7, #22]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff f911 	bl	8000524 <__aeabi_i2d>
 8001302:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001306:	f7ff f977 	bl	80005f8 <__aeabi_dmul>
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	4610      	mov	r0, r2
 8001310:	4619      	mov	r1, r3
 8001312:	f04f 0200 	mov.w	r2, #0
 8001316:	4b1b      	ldr	r3, [pc, #108]	; (8001384 <TSL2591_Read_Lux+0x1c4>)
 8001318:	f7ff fa98 	bl	800084c <__aeabi_ddiv>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	e9c7 2302 	strd	r2, r3, [r7, #8]
    lux1 = (int)((channel_0 - (2 * channel_1)) / Cpl);
 8001324:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001326:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff f8f9 	bl	8000524 <__aeabi_i2d>
 8001332:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001336:	f7ff fa89 	bl	800084c <__aeabi_ddiv>
 800133a:	4602      	mov	r2, r0
 800133c:	460b      	mov	r3, r1
 800133e:	4610      	mov	r0, r2
 8001340:	4619      	mov	r1, r3
 8001342:	f7ff fc09 	bl	8000b58 <__aeabi_d2iz>
 8001346:	4603      	mov	r3, r0
 8001348:	80fb      	strh	r3, [r7, #6]
    // lux2 = ((0.6 * channel_0) - (channel_1)) / Cpl;
    // This is a two segment lux equation where the first
    // segment (Lux1) covers fluorescent and incandescent light
    // and the second segment (Lux2) covers dimmed incandescent light

    if(lux1>lux2){
 800134a:	88fa      	ldrh	r2, [r7, #6]
 800134c:	8a7b      	ldrh	r3, [r7, #18]
 800134e:	429a      	cmp	r2, r3
 8001350:	d901      	bls.n	8001356 <TSL2591_Read_Lux+0x196>
        return lux1;
 8001352:	88fb      	ldrh	r3, [r7, #6]
 8001354:	e000      	b.n	8001358 <TSL2591_Read_Lux+0x198>
    }else{
        return lux2;
 8001356:	8a7b      	ldrh	r3, [r7, #18]
    }
}
 8001358:	4618      	mov	r0, r3
 800135a:	3728      	adds	r7, #40	; 0x28
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	00000000 	.word	0x00000000
 8001364:	407ac000 	.word	0x407ac000
 8001368:	00000000 	.word	0x00000000
 800136c:	40c34a00 	.word	0x40c34a00
 8001370:	2000020f 	.word	0x2000020f
 8001374:	0800a9c0 	.word	0x0800a9c0
 8001378:	3ff00000 	.word	0x3ff00000
 800137c:	2000020e 	.word	0x2000020e
 8001380:	40390000 	.word	0x40390000
 8001384:	4087d000 	.word	0x4087d000

08001388 <bmp280_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint8_t len, const struct bmp280_dev *dev)
{
 8001388:	b590      	push	{r4, r7, lr}
 800138a:	b087      	sub	sp, #28
 800138c:	af00      	add	r7, sp, #0
 800138e:	60b9      	str	r1, [r7, #8]
 8001390:	607b      	str	r3, [r7, #4]
 8001392:	4603      	mov	r3, r0
 8001394:	73fb      	strb	r3, [r7, #15]
 8001396:	4613      	mov	r3, r2
 8001398:	73bb      	strb	r3, [r7, #14]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f000 fc90 	bl	8001cc0 <null_ptr_check>
 80013a0:	4603      	mov	r3, r0
 80013a2:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMP280_OK) && (reg_data != NULL))
 80013a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d11c      	bne.n	80013e6 <bmp280_get_regs+0x5e>
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d019      	beq.n	80013e6 <bmp280_get_regs+0x5e>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP280_SPI_INTF)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	789b      	ldrb	r3, [r3, #2]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d103      	bne.n	80013c2 <bmp280_get_regs+0x3a>
        {
            reg_addr = reg_addr | 0x80;
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
 80013bc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80013c0:	73fb      	strb	r3, [r7, #15]
        }
        rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	685c      	ldr	r4, [r3, #4]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	7858      	ldrb	r0, [r3, #1]
 80013ca:	7bbb      	ldrb	r3, [r7, #14]
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	7bf9      	ldrb	r1, [r7, #15]
 80013d0:	68ba      	ldr	r2, [r7, #8]
 80013d2:	47a0      	blx	r4
 80013d4:	4603      	mov	r3, r0
 80013d6:	75fb      	strb	r3, [r7, #23]

        /* Check for communication error and mask with an internal error code */
        if (rslt != BMP280_OK)
 80013d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d004      	beq.n	80013ea <bmp280_get_regs+0x62>
        {
            rslt = BMP280_E_COMM_FAIL;
 80013e0:	23fc      	movs	r3, #252	; 0xfc
 80013e2:	75fb      	strb	r3, [r7, #23]
        if (rslt != BMP280_OK)
 80013e4:	e001      	b.n	80013ea <bmp280_get_regs+0x62>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 80013e6:	23ff      	movs	r3, #255	; 0xff
 80013e8:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80013ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	371c      	adds	r7, #28
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd90      	pop	{r4, r7, pc}

080013f6 <bmp280_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bmp280_dev *dev)
{
 80013f6:	b590      	push	{r4, r7, lr}
 80013f8:	b089      	sub	sp, #36	; 0x24
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	60f8      	str	r0, [r7, #12]
 80013fe:	60b9      	str	r1, [r7, #8]
 8001400:	603b      	str	r3, [r7, #0]
 8001402:	4613      	mov	r3, r2
 8001404:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint16_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > 4)
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	2b04      	cmp	r3, #4
 800140a:	d901      	bls.n	8001410 <bmp280_set_regs+0x1a>
    {
        len = 4;
 800140c:	2304      	movs	r3, #4
 800140e:	71fb      	strb	r3, [r7, #7]
    }
    rslt = null_ptr_check(dev);
 8001410:	6838      	ldr	r0, [r7, #0]
 8001412:	f000 fc55 	bl	8001cc0 <null_ptr_check>
 8001416:	4603      	mov	r3, r0
 8001418:	77fb      	strb	r3, [r7, #31]
    if ((rslt == BMP280_OK) && (reg_addr != NULL) && (reg_data != NULL))
 800141a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d14d      	bne.n	80014be <bmp280_set_regs+0xc8>
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d04a      	beq.n	80014be <bmp280_set_regs+0xc8>
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d047      	beq.n	80014be <bmp280_set_regs+0xc8>
    {
        if (len != 0)
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d041      	beq.n	80014b8 <bmp280_set_regs+0xc2>
        {
            temp_buff[0] = reg_data[0];
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	743b      	strb	r3, [r7, #16]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP280_SPI_INTF)
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	789b      	ldrb	r3, [r3, #2]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d114      	bne.n	800146c <bmp280_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001442:	2300      	movs	r3, #0
 8001444:	76fb      	strb	r3, [r7, #27]
 8001446:	e00d      	b.n	8001464 <bmp280_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8001448:	7efb      	ldrb	r3, [r7, #27]
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	4413      	add	r3, r2
 800144e:	781a      	ldrb	r2, [r3, #0]
 8001450:	7efb      	ldrb	r3, [r7, #27]
 8001452:	68f9      	ldr	r1, [r7, #12]
 8001454:	440b      	add	r3, r1
 8001456:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800145a:	b2d2      	uxtb	r2, r2
 800145c:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800145e:	7efb      	ldrb	r3, [r7, #27]
 8001460:	3301      	adds	r3, #1
 8001462:	76fb      	strb	r3, [r7, #27]
 8001464:	7efa      	ldrb	r2, [r7, #27]
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	429a      	cmp	r2, r3
 800146a:	d3ed      	bcc.n	8001448 <bmp280_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	2b01      	cmp	r3, #1
 8001470:	d90d      	bls.n	800148e <bmp280_set_regs+0x98>
            {
                /* Interleave register address w.r.t data for burst write*/
                interleave_data(reg_addr, temp_buff, reg_data, len);
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	f107 0110 	add.w	r1, r7, #16
 8001478:	68ba      	ldr	r2, [r7, #8]
 800147a:	68f8      	ldr	r0, [r7, #12]
 800147c:	f000 fc40 	bl	8001d00 <interleave_data>
                temp_len = ((len * 2) - 1);
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	b29b      	uxth	r3, r3
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	b29b      	uxth	r3, r3
 8001488:	3b01      	subs	r3, #1
 800148a:	83bb      	strh	r3, [r7, #28]
 800148c:	e001      	b.n	8001492 <bmp280_set_regs+0x9c>
            }
            else
            {
                temp_len = len;
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	83bb      	strh	r3, [r7, #28]
            }
            rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	689c      	ldr	r4, [r3, #8]
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	7858      	ldrb	r0, [r3, #1]
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	7819      	ldrb	r1, [r3, #0]
 800149e:	8bbb      	ldrh	r3, [r7, #28]
 80014a0:	f107 0210 	add.w	r2, r7, #16
 80014a4:	47a0      	blx	r4
 80014a6:	4603      	mov	r3, r0
 80014a8:	77fb      	strb	r3, [r7, #31]

            /* Check for communication error and mask with an internal error code */
            if (rslt != BMP280_OK)
 80014aa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d008      	beq.n	80014c4 <bmp280_set_regs+0xce>
            {
                rslt = BMP280_E_COMM_FAIL;
 80014b2:	23fc      	movs	r3, #252	; 0xfc
 80014b4:	77fb      	strb	r3, [r7, #31]
        if (len != 0)
 80014b6:	e005      	b.n	80014c4 <bmp280_set_regs+0xce>
            }
        }
        else
        {
            rslt = BMP280_E_INVALID_LEN;
 80014b8:	23fd      	movs	r3, #253	; 0xfd
 80014ba:	77fb      	strb	r3, [r7, #31]
        if (len != 0)
 80014bc:	e002      	b.n	80014c4 <bmp280_set_regs+0xce>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 80014be:	23ff      	movs	r3, #255	; 0xff
 80014c0:	77fb      	strb	r3, [r7, #31]
 80014c2:	e000      	b.n	80014c6 <bmp280_set_regs+0xd0>
        if (len != 0)
 80014c4:	bf00      	nop
    }

    return rslt;
 80014c6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3724      	adds	r7, #36	; 0x24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd90      	pop	{r4, r7, pc}

080014d2 <bmp280_soft_reset>:

/*!
 * @brief This API triggers the soft reset of the sensor.
 */
int8_t bmp280_soft_reset(const struct bmp280_dev *dev)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b084      	sub	sp, #16
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP280_SOFT_RESET_ADDR;
 80014da:	23e0      	movs	r3, #224	; 0xe0
 80014dc:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP280_SOFT_RESET_CMD;
 80014de:	23b6      	movs	r3, #182	; 0xb6
 80014e0:	737b      	strb	r3, [r7, #13]

    rslt = null_ptr_check(dev);
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f000 fbec 	bl	8001cc0 <null_ptr_check>
 80014e8:	4603      	mov	r3, r0
 80014ea:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMP280_OK)
 80014ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d10d      	bne.n	8001510 <bmp280_soft_reset+0x3e>
    {
        rslt = bmp280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80014f4:	f107 010d 	add.w	r1, r7, #13
 80014f8:	f107 000e 	add.w	r0, r7, #14
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2201      	movs	r2, #1
 8001500:	f7ff ff79 	bl	80013f6 <bmp280_set_regs>
 8001504:	4603      	mov	r3, r0
 8001506:	73fb      	strb	r3, [r7, #15]

        /* As per the datasheet, startup time is 2 ms. */
        dev->delay_ms(2);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	2002      	movs	r0, #2
 800150e:	4798      	blx	r3
    }

    return rslt;
 8001510:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3710      	adds	r7, #16
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <bmp280_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp280_init(struct bmp280_dev *dev)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* Maximum number of tries before timeout */
    uint8_t try_count = 5;
 8001524:	2305      	movs	r3, #5
 8001526:	73bb      	strb	r3, [r7, #14]

    rslt = null_ptr_check(dev);
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f000 fbc9 	bl	8001cc0 <null_ptr_check>
 800152e:	4603      	mov	r3, r0
 8001530:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMP280_OK)
 8001532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d150      	bne.n	80015dc <bmp280_init+0xc0>
    {
        while (try_count)
 800153a:	e02d      	b.n	8001598 <bmp280_init+0x7c>
        {
            rslt = bmp280_get_regs(BMP280_CHIP_ID_ADDR, &dev->chip_id, 1, dev);
 800153c:	6879      	ldr	r1, [r7, #4]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2201      	movs	r2, #1
 8001542:	20d0      	movs	r0, #208	; 0xd0
 8001544:	f7ff ff20 	bl	8001388 <bmp280_get_regs>
 8001548:	4603      	mov	r3, r0
 800154a:	73fb      	strb	r3, [r7, #15]

            /* Check for chip id validity */
            if ((rslt == BMP280_OK) &&
 800154c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d11a      	bne.n	800158a <bmp280_init+0x6e>
                (dev->chip_id == BMP280_CHIP_ID1 || dev->chip_id == BMP280_CHIP_ID2 || dev->chip_id == BMP280_CHIP_ID3))
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	781b      	ldrb	r3, [r3, #0]
            if ((rslt == BMP280_OK) &&
 8001558:	2b56      	cmp	r3, #86	; 0x56
 800155a:	d007      	beq.n	800156c <bmp280_init+0x50>
                (dev->chip_id == BMP280_CHIP_ID1 || dev->chip_id == BMP280_CHIP_ID2 || dev->chip_id == BMP280_CHIP_ID3))
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b57      	cmp	r3, #87	; 0x57
 8001562:	d003      	beq.n	800156c <bmp280_init+0x50>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b58      	cmp	r3, #88	; 0x58
 800156a:	d10e      	bne.n	800158a <bmp280_init+0x6e>
            {
                rslt = bmp280_soft_reset(dev);
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f7ff ffb0 	bl	80014d2 <bmp280_soft_reset>
 8001572:	4603      	mov	r3, r0
 8001574:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP280_OK)
 8001576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d110      	bne.n	80015a0 <bmp280_init+0x84>
                {
                    rslt = get_calib_param(dev);
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f000 fbea 	bl	8001d58 <get_calib_param>
 8001584:	4603      	mov	r3, r0
 8001586:	73fb      	strb	r3, [r7, #15]
                }
                break;
 8001588:	e00a      	b.n	80015a0 <bmp280_init+0x84>
            }

            /* Wait for 10 ms */
            dev->delay_ms(10);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	200a      	movs	r0, #10
 8001590:	4798      	blx	r3
            --try_count;
 8001592:	7bbb      	ldrb	r3, [r7, #14]
 8001594:	3b01      	subs	r3, #1
 8001596:	73bb      	strb	r3, [r7, #14]
        while (try_count)
 8001598:	7bbb      	ldrb	r3, [r7, #14]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1ce      	bne.n	800153c <bmp280_init+0x20>
 800159e:	e000      	b.n	80015a2 <bmp280_init+0x86>
                break;
 80015a0:	bf00      	nop
        }

        /* Chip id check failed, and timed out */
        if (!try_count)
 80015a2:	7bbb      	ldrb	r3, [r7, #14]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d101      	bne.n	80015ac <bmp280_init+0x90>
        {
            rslt = BMP280_E_DEV_NOT_FOUND;
 80015a8:	23fe      	movs	r3, #254	; 0xfe
 80015aa:	73fb      	strb	r3, [r7, #15]
        }
        if (rslt == BMP280_OK)
 80015ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d113      	bne.n	80015dc <bmp280_init+0xc0>
        {
            /* Set values to default */
            dev->conf.filter = BMP280_FILTER_OFF;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2200      	movs	r2, #0
 80015b8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
            dev->conf.os_pres = BMP280_OS_NONE;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2200      	movs	r2, #0
 80015c0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
            dev->conf.os_temp = BMP280_OS_NONE;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
            dev->conf.odr = BMP280_ODR_0_5_MS;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2200      	movs	r2, #0
 80015d0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
            dev->conf.spi3w_en = BMP280_SPI3_WIRE_DISABLE;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2200      	movs	r2, #0
 80015d8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        }
    }

    return rslt;
 80015dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <bmp280_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp280_get_config(struct bmp280_config *conf, struct bmp280_dev *dev)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 80015f2:	2300      	movs	r3, #0
 80015f4:	81bb      	strh	r3, [r7, #12]

    rslt = null_ptr_check(dev);
 80015f6:	6838      	ldr	r0, [r7, #0]
 80015f8:	f000 fb62 	bl	8001cc0 <null_ptr_check>
 80015fc:	4603      	mov	r3, r0
 80015fe:	73fb      	strb	r3, [r7, #15]
    if ((rslt == BMP280_OK) && (conf != NULL))
 8001600:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d137      	bne.n	8001678 <bmp280_get_config+0x90>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d034      	beq.n	8001678 <bmp280_get_config+0x90>
    {
        rslt = bmp280_get_regs(BMP280_CTRL_MEAS_ADDR, temp, 2, dev);
 800160e:	f107 010c 	add.w	r1, r7, #12
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	2202      	movs	r2, #2
 8001616:	20f4      	movs	r0, #244	; 0xf4
 8001618:	f7ff feb6 	bl	8001388 <bmp280_get_regs>
 800161c:	4603      	mov	r3, r0
 800161e:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMP280_OK)
 8001620:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d129      	bne.n	800167c <bmp280_get_config+0x94>
        {
            conf->os_temp = BMP280_GET_BITS(BMP280_OS_TEMP, temp[0]);
 8001628:	7b3b      	ldrb	r3, [r7, #12]
 800162a:	095b      	lsrs	r3, r3, #5
 800162c:	b2da      	uxtb	r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP280_GET_BITS(BMP280_OS_PRES, temp[0]);
 8001632:	7b3b      	ldrb	r3, [r7, #12]
 8001634:	109b      	asrs	r3, r3, #2
 8001636:	b2db      	uxtb	r3, r3
 8001638:	f003 0307 	and.w	r3, r3, #7
 800163c:	b2da      	uxtb	r2, r3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP280_GET_BITS(BMP280_STANDBY_DURN, temp[1]);
 8001642:	7b7b      	ldrb	r3, [r7, #13]
 8001644:	095b      	lsrs	r3, r3, #5
 8001646:	b2da      	uxtb	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP280_GET_BITS(BMP280_FILTER, temp[1]);
 800164c:	7b7b      	ldrb	r3, [r7, #13]
 800164e:	109b      	asrs	r3, r3, #2
 8001650:	b2db      	uxtb	r3, r3
 8001652:	f003 0307 	and.w	r3, r3, #7
 8001656:	b2da      	uxtb	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	70da      	strb	r2, [r3, #3]
            conf->spi3w_en = BMP280_GET_BITS_POS_0(BMP280_SPI3_ENABLE, temp[1]);
 800165c:	7b7b      	ldrb	r3, [r7, #13]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	b2da      	uxtb	r2, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	711a      	strb	r2, [r3, #4]
            dev->conf = *conf;
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	332c      	adds	r3, #44	; 0x2c
 800166e:	6810      	ldr	r0, [r2, #0]
 8001670:	6018      	str	r0, [r3, #0]
 8001672:	7912      	ldrb	r2, [r2, #4]
 8001674:	711a      	strb	r2, [r3, #4]
        if (rslt == BMP280_OK)
 8001676:	e001      	b.n	800167c <bmp280_get_config+0x94>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 8001678:	23ff      	movs	r3, #255	; 0xff
 800167a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800167c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001680:	4618      	mov	r0, r3
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <bmp280_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the temperature and pressure over-sampling configuration,
 * power mode configuration, sleep duration and IIR filter coefficient.
 */
int8_t bmp280_set_config(const struct bmp280_config *conf, struct bmp280_dev *dev)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP280_SLEEP_MODE, conf, dev);
 8001692:	683a      	ldr	r2, [r7, #0]
 8001694:	6879      	ldr	r1, [r7, #4]
 8001696:	2000      	movs	r0, #0
 8001698:	f000 fbfc 	bl	8001e94 <conf_sensor>
 800169c:	4603      	mov	r3, r0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}

080016a6 <bmp280_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp280_set_power_mode(uint8_t mode, struct bmp280_dev *dev)
{
 80016a6:	b580      	push	{r7, lr}
 80016a8:	b084      	sub	sp, #16
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	4603      	mov	r3, r0
 80016ae:	6039      	str	r1, [r7, #0]
 80016b0:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80016b2:	6838      	ldr	r0, [r7, #0]
 80016b4:	f000 fb04 	bl	8001cc0 <null_ptr_check>
 80016b8:	4603      	mov	r3, r0
 80016ba:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMP280_OK)
 80016bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d109      	bne.n	80016d8 <bmp280_set_power_mode+0x32>
    {
        rslt = conf_sensor(mode, &dev->conf, dev);
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 fbe0 	bl	8001e94 <conf_sensor>
 80016d4:	4603      	mov	r3, r0
 80016d6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80016d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3710      	adds	r7, #16
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <bmp280_get_uncomp_data>:
/*!
 * @brief This API reads the temperature and pressure data registers.
 * It gives the raw temperature and pressure data .
 */
int8_t bmp280_get_uncomp_data(struct bmp280_uncomp_data *uncomp_data, const struct bmp280_dev *dev)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[6] = { 0 };
 80016ee:	2300      	movs	r3, #0
 80016f0:	60bb      	str	r3, [r7, #8]
 80016f2:	2300      	movs	r3, #0
 80016f4:	81bb      	strh	r3, [r7, #12]

    rslt = null_ptr_check(dev);
 80016f6:	6838      	ldr	r0, [r7, #0]
 80016f8:	f000 fae2 	bl	8001cc0 <null_ptr_check>
 80016fc:	4603      	mov	r3, r0
 80016fe:	73fb      	strb	r3, [r7, #15]
    if ((rslt == BMP280_OK) && (uncomp_data != NULL))
 8001700:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d133      	bne.n	8001770 <bmp280_get_uncomp_data+0x8c>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d030      	beq.n	8001770 <bmp280_get_uncomp_data+0x8c>
    {
        rslt = bmp280_get_regs(BMP280_PRES_MSB_ADDR, temp, 6, dev);
 800170e:	f107 0108 	add.w	r1, r7, #8
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	2206      	movs	r2, #6
 8001716:	20f7      	movs	r0, #247	; 0xf7
 8001718:	f7ff fe36 	bl	8001388 <bmp280_get_regs>
 800171c:	4603      	mov	r3, r0
 800171e:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMP280_OK)
 8001720:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d120      	bne.n	800176a <bmp280_get_uncomp_data+0x86>
        {
            uncomp_data->uncomp_press =
                (int32_t) ((((uint32_t) (temp[0])) << 12) | (((uint32_t) (temp[1])) << 4) | ((uint32_t) temp[2] >> 4));
 8001728:	7a3b      	ldrb	r3, [r7, #8]
 800172a:	031a      	lsls	r2, r3, #12
 800172c:	7a7b      	ldrb	r3, [r7, #9]
 800172e:	011b      	lsls	r3, r3, #4
 8001730:	4313      	orrs	r3, r2
 8001732:	7aba      	ldrb	r2, [r7, #10]
 8001734:	0912      	lsrs	r2, r2, #4
 8001736:	b2d2      	uxtb	r2, r2
 8001738:	431a      	orrs	r2, r3
            uncomp_data->uncomp_press =
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	605a      	str	r2, [r3, #4]
            uncomp_data->uncomp_temp =
                (int32_t) ((((int32_t) (temp[3])) << 12) | (((int32_t) (temp[4])) << 4) | (((int32_t) (temp[5])) >> 4));
 800173e:	7afb      	ldrb	r3, [r7, #11]
 8001740:	031a      	lsls	r2, r3, #12
 8001742:	7b3b      	ldrb	r3, [r7, #12]
 8001744:	011b      	lsls	r3, r3, #4
 8001746:	4313      	orrs	r3, r2
 8001748:	7b7a      	ldrb	r2, [r7, #13]
 800174a:	0912      	lsrs	r2, r2, #4
 800174c:	b2d2      	uxtb	r2, r2
 800174e:	431a      	orrs	r2, r3
            uncomp_data->uncomp_temp =
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	601a      	str	r2, [r3, #0]
            rslt = st_check_boundaries((int32_t)uncomp_data->uncomp_temp, (int32_t)uncomp_data->uncomp_press);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	4619      	mov	r1, r3
 800175e:	4610      	mov	r0, r2
 8001760:	f000 fc4e 	bl	8002000 <st_check_boundaries>
 8001764:	4603      	mov	r3, r0
 8001766:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMP280_OK)
 8001768:	e004      	b.n	8001774 <bmp280_get_uncomp_data+0x90>
        }
        else
        {
            rslt = BMP280_E_UNCOMP_DATA_CALC;
 800176a:	23f3      	movs	r3, #243	; 0xf3
 800176c:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMP280_OK)
 800176e:	e001      	b.n	8001774 <bmp280_get_uncomp_data+0x90>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 8001770:	23ff      	movs	r3, #255	; 0xff
 8001772:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001774:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001778:	4618      	mov	r0, r3
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}

08001780 <bmp280_get_comp_temp_double>:
/*!
 * @brief This API is used to get the compensated temperature from
 * uncompensated temperature. This API uses double floating precision.
 */
int8_t bmp280_get_comp_temp_double(double *temperature, int32_t uncomp_temp, struct bmp280_dev *dev)
{
 8001780:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001784:	b08a      	sub	sp, #40	; 0x28
 8001786:	af00      	add	r7, sp, #0
 8001788:	60f8      	str	r0, [r7, #12]
 800178a:	60b9      	str	r1, [r7, #8]
 800178c:	607a      	str	r2, [r7, #4]
    double var1, var2;
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f000 fa96 	bl	8001cc0 <null_ptr_check>
 8001794:	4603      	mov	r3, r0
 8001796:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (rslt == BMP280_OK)
 800179a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800179e:	2b00      	cmp	r3, #0
 80017a0:	f040 80ac 	bne.w	80018fc <bmp280_get_comp_temp_double+0x17c>
    {
        var1 = (((double) uncomp_temp) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80017a4:	68b8      	ldr	r0, [r7, #8]
 80017a6:	f7fe febd 	bl	8000524 <__aeabi_i2d>
 80017aa:	f04f 0200 	mov.w	r2, #0
 80017ae:	4b5c      	ldr	r3, [pc, #368]	; (8001920 <bmp280_get_comp_temp_double+0x1a0>)
 80017b0:	f7ff f84c 	bl	800084c <__aeabi_ddiv>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	4614      	mov	r4, r2
 80017ba:	461d      	mov	r5, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	8a1b      	ldrh	r3, [r3, #16]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7fe fe9f 	bl	8000504 <__aeabi_ui2d>
 80017c6:	f04f 0200 	mov.w	r2, #0
 80017ca:	4b56      	ldr	r3, [pc, #344]	; (8001924 <bmp280_get_comp_temp_double+0x1a4>)
 80017cc:	f7ff f83e 	bl	800084c <__aeabi_ddiv>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	4620      	mov	r0, r4
 80017d6:	4629      	mov	r1, r5
 80017d8:	f7fe fd56 	bl	8000288 <__aeabi_dsub>
 80017dc:	4602      	mov	r2, r0
 80017de:	460b      	mov	r3, r1
 80017e0:	4614      	mov	r4, r2
 80017e2:	461d      	mov	r5, r3
               ((double) dev->calib_param.dig_t2);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7fe fe9a 	bl	8000524 <__aeabi_i2d>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
        var1 = (((double) uncomp_temp) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80017f4:	4620      	mov	r0, r4
 80017f6:	4629      	mov	r1, r5
 80017f8:	f7fe fefe 	bl	80005f8 <__aeabi_dmul>
 80017fc:	4602      	mov	r2, r0
 80017fe:	460b      	mov	r3, r1
 8001800:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 =
            ((((double) uncomp_temp) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001804:	68b8      	ldr	r0, [r7, #8]
 8001806:	f7fe fe8d 	bl	8000524 <__aeabi_i2d>
 800180a:	f04f 0200 	mov.w	r2, #0
 800180e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001812:	f7ff f81b 	bl	800084c <__aeabi_ddiv>
 8001816:	4602      	mov	r2, r0
 8001818:	460b      	mov	r3, r1
 800181a:	4614      	mov	r4, r2
 800181c:	461d      	mov	r5, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	8a1b      	ldrh	r3, [r3, #16]
 8001822:	4618      	mov	r0, r3
 8001824:	f7fe fe6e 	bl	8000504 <__aeabi_ui2d>
 8001828:	f04f 0200 	mov.w	r2, #0
 800182c:	4b3e      	ldr	r3, [pc, #248]	; (8001928 <bmp280_get_comp_temp_double+0x1a8>)
 800182e:	f7ff f80d 	bl	800084c <__aeabi_ddiv>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	4620      	mov	r0, r4
 8001838:	4629      	mov	r1, r5
 800183a:	f7fe fd25 	bl	8000288 <__aeabi_dsub>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4614      	mov	r4, r2
 8001844:	461d      	mov	r5, r3
             (((double) uncomp_temp) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001846:	68b8      	ldr	r0, [r7, #8]
 8001848:	f7fe fe6c 	bl	8000524 <__aeabi_i2d>
 800184c:	f04f 0200 	mov.w	r2, #0
 8001850:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001854:	f7fe fffa 	bl	800084c <__aeabi_ddiv>
 8001858:	4602      	mov	r2, r0
 800185a:	460b      	mov	r3, r1
 800185c:	4690      	mov	r8, r2
 800185e:	4699      	mov	r9, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	8a1b      	ldrh	r3, [r3, #16]
 8001864:	4618      	mov	r0, r3
 8001866:	f7fe fe4d 	bl	8000504 <__aeabi_ui2d>
 800186a:	f04f 0200 	mov.w	r2, #0
 800186e:	4b2e      	ldr	r3, [pc, #184]	; (8001928 <bmp280_get_comp_temp_double+0x1a8>)
 8001870:	f7fe ffec 	bl	800084c <__aeabi_ddiv>
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	4640      	mov	r0, r8
 800187a:	4649      	mov	r1, r9
 800187c:	f7fe fd04 	bl	8000288 <__aeabi_dsub>
 8001880:	4602      	mov	r2, r0
 8001882:	460b      	mov	r3, r1
            ((((double) uncomp_temp) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001884:	4620      	mov	r0, r4
 8001886:	4629      	mov	r1, r5
 8001888:	f7fe feb6 	bl	80005f8 <__aeabi_dmul>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4614      	mov	r4, r2
 8001892:	461d      	mov	r5, r3
            ((double) dev->calib_param.dig_t3);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fe42 	bl	8000524 <__aeabi_i2d>
 80018a0:	4602      	mov	r2, r0
 80018a2:	460b      	mov	r3, r1
        var2 =
 80018a4:	4620      	mov	r0, r4
 80018a6:	4629      	mov	r1, r5
 80018a8:	f7fe fea6 	bl	80005f8 <__aeabi_dmul>
 80018ac:	4602      	mov	r2, r0
 80018ae:	460b      	mov	r3, r1
 80018b0:	e9c7 2304 	strd	r2, r3, [r7, #16]
        dev->calib_param.t_fine = (int32_t) (var1 + var2);
 80018b4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018b8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80018bc:	f7fe fce6 	bl	800028c <__adddf3>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	4610      	mov	r0, r2
 80018c6:	4619      	mov	r1, r3
 80018c8:	f7ff f946 	bl	8000b58 <__aeabi_d2iz>
 80018cc:	4602      	mov	r2, r0
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	629a      	str	r2, [r3, #40]	; 0x28
        *temperature = ((var1 + var2) / 5120.0);
 80018d2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018d6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80018da:	f7fe fcd7 	bl	800028c <__adddf3>
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	4610      	mov	r0, r2
 80018e4:	4619      	mov	r1, r3
 80018e6:	f04f 0200 	mov.w	r2, #0
 80018ea:	4b10      	ldr	r3, [pc, #64]	; (800192c <bmp280_get_comp_temp_double+0x1ac>)
 80018ec:	f7fe ffae 	bl	800084c <__aeabi_ddiv>
 80018f0:	4602      	mov	r2, r0
 80018f2:	460b      	mov	r3, r1
 80018f4:	68f9      	ldr	r1, [r7, #12]
 80018f6:	e9c1 2300 	strd	r2, r3, [r1]
 80018fa:	e009      	b.n	8001910 <bmp280_get_comp_temp_double+0x190>
    }
    else
    {
        *temperature = 0;
 80018fc:	68f9      	ldr	r1, [r7, #12]
 80018fe:	f04f 0200 	mov.w	r2, #0
 8001902:	f04f 0300 	mov.w	r3, #0
 8001906:	e9c1 2300 	strd	r2, r3, [r1]
        rslt = BMP280_E_DOUBLE_COMP_TEMP;
 800190a:	23ef      	movs	r3, #239	; 0xef
 800190c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return rslt;
 8001910:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001914:	4618      	mov	r0, r3
 8001916:	3728      	adds	r7, #40	; 0x28
 8001918:	46bd      	mov	sp, r7
 800191a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800191e:	bf00      	nop
 8001920:	40d00000 	.word	0x40d00000
 8001924:	40900000 	.word	0x40900000
 8001928:	40c00000 	.word	0x40c00000
 800192c:	40b40000 	.word	0x40b40000

08001930 <bmp280_get_comp_pres_double>:
/*!
 * @brief This API is used to get the compensated pressure from
 * uncompensated pressure. This API uses double floating precision.
 */
int8_t bmp280_get_comp_pres_double(double *pressure, uint32_t uncomp_pres, const struct bmp280_dev *dev)
{
 8001930:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001934:	b08a      	sub	sp, #40	; 0x28
 8001936:	af00      	add	r7, sp, #0
 8001938:	60f8      	str	r0, [r7, #12]
 800193a:	60b9      	str	r1, [r7, #8]
 800193c:	607a      	str	r2, [r7, #4]
    double var1, var2;
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f000 f9be 	bl	8001cc0 <null_ptr_check>
 8001944:	4603      	mov	r3, r0
 8001946:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (rslt == BMP280_OK)
 800194a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800194e:	2b00      	cmp	r3, #0
 8001950:	f040 8197 	bne.w	8001c82 <bmp280_get_comp_pres_double+0x352>
    {
        var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001958:	4618      	mov	r0, r3
 800195a:	f7fe fde3 	bl	8000524 <__aeabi_i2d>
 800195e:	f04f 0200 	mov.w	r2, #0
 8001962:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001966:	f7fe ff71 	bl	800084c <__aeabi_ddiv>
 800196a:	4602      	mov	r2, r0
 800196c:	460b      	mov	r3, r1
 800196e:	4610      	mov	r0, r2
 8001970:	4619      	mov	r1, r3
 8001972:	f04f 0200 	mov.w	r2, #0
 8001976:	4bc8      	ldr	r3, [pc, #800]	; (8001c98 <bmp280_get_comp_pres_double+0x368>)
 8001978:	f7fe fc86 	bl	8000288 <__aeabi_dsub>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001984:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001988:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800198c:	f7fe fe34 	bl	80005f8 <__aeabi_dmul>
 8001990:	4602      	mov	r2, r0
 8001992:	460b      	mov	r3, r1
 8001994:	4614      	mov	r4, r2
 8001996:	461d      	mov	r5, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7fe fdc0 	bl	8000524 <__aeabi_i2d>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	4620      	mov	r0, r4
 80019aa:	4629      	mov	r1, r5
 80019ac:	f7fe fe24 	bl	80005f8 <__aeabi_dmul>
 80019b0:	4602      	mov	r2, r0
 80019b2:	460b      	mov	r3, r1
 80019b4:	4610      	mov	r0, r2
 80019b6:	4619      	mov	r1, r3
 80019b8:	f04f 0200 	mov.w	r2, #0
 80019bc:	4bb7      	ldr	r3, [pc, #732]	; (8001c9c <bmp280_get_comp_pres_double+0x36c>)
 80019be:	f7fe ff45 	bl	800084c <__aeabi_ddiv>
 80019c2:	4602      	mov	r2, r0
 80019c4:	460b      	mov	r3, r1
 80019c6:	e9c7 2304 	strd	r2, r3, [r7, #16]
        var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7fe fda7 	bl	8000524 <__aeabi_i2d>
 80019d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019da:	f7fe fe0d 	bl	80005f8 <__aeabi_dmul>
 80019de:	4602      	mov	r2, r0
 80019e0:	460b      	mov	r3, r1
 80019e2:	4610      	mov	r0, r2
 80019e4:	4619      	mov	r1, r3
 80019e6:	4602      	mov	r2, r0
 80019e8:	460b      	mov	r3, r1
 80019ea:	f7fe fc4f 	bl	800028c <__adddf3>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019f6:	f7fe fc49 	bl	800028c <__adddf3>
 80019fa:	4602      	mov	r2, r0
 80019fc:	460b      	mov	r3, r1
 80019fe:	e9c7 2304 	strd	r2, r3, [r7, #16]
        var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001a02:	f04f 0200 	mov.w	r2, #0
 8001a06:	4ba6      	ldr	r3, [pc, #664]	; (8001ca0 <bmp280_get_comp_pres_double+0x370>)
 8001a08:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a0c:	f7fe ff1e 	bl	800084c <__aeabi_ddiv>
 8001a10:	4602      	mov	r2, r0
 8001a12:	460b      	mov	r3, r1
 8001a14:	4614      	mov	r4, r2
 8001a16:	461d      	mov	r5, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7fe fd80 	bl	8000524 <__aeabi_i2d>
 8001a24:	f04f 0200 	mov.w	r2, #0
 8001a28:	4b9e      	ldr	r3, [pc, #632]	; (8001ca4 <bmp280_get_comp_pres_double+0x374>)
 8001a2a:	f7fe fde5 	bl	80005f8 <__aeabi_dmul>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4620      	mov	r0, r4
 8001a34:	4629      	mov	r1, r5
 8001a36:	f7fe fc29 	bl	800028c <__adddf3>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	e9c7 2304 	strd	r2, r3, [r7, #16]
        var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7fe fd6b 	bl	8000524 <__aeabi_i2d>
 8001a4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a52:	f7fe fdd1 	bl	80005f8 <__aeabi_dmul>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a62:	f7fe fdc9 	bl	80005f8 <__aeabi_dmul>
 8001a66:	4602      	mov	r2, r0
 8001a68:	460b      	mov	r3, r1
 8001a6a:	4610      	mov	r0, r2
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	f04f 0200 	mov.w	r2, #0
 8001a72:	4b8d      	ldr	r3, [pc, #564]	; (8001ca8 <bmp280_get_comp_pres_double+0x378>)
 8001a74:	f7fe feea 	bl	800084c <__aeabi_ddiv>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	4614      	mov	r4, r2
 8001a7e:	461d      	mov	r5, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7fe fd4c 	bl	8000524 <__aeabi_i2d>
 8001a8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a90:	f7fe fdb2 	bl	80005f8 <__aeabi_dmul>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
 8001a98:	4620      	mov	r0, r4
 8001a9a:	4629      	mov	r1, r5
 8001a9c:	f7fe fbf6 	bl	800028c <__adddf3>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f04f 0200 	mov.w	r2, #0
 8001aac:	4b7e      	ldr	r3, [pc, #504]	; (8001ca8 <bmp280_get_comp_pres_double+0x378>)
 8001aae:	f7fe fecd 	bl	800084c <__aeabi_ddiv>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	e9c7 2306 	strd	r2, r3, [r7, #24]
               524288.0;
        var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001aba:	f04f 0200 	mov.w	r2, #0
 8001abe:	4b77      	ldr	r3, [pc, #476]	; (8001c9c <bmp280_get_comp_pres_double+0x36c>)
 8001ac0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ac4:	f7fe fec2 	bl	800084c <__aeabi_ddiv>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	4610      	mov	r0, r2
 8001ace:	4619      	mov	r1, r3
 8001ad0:	f04f 0200 	mov.w	r2, #0
 8001ad4:	4b75      	ldr	r3, [pc, #468]	; (8001cac <bmp280_get_comp_pres_double+0x37c>)
 8001ad6:	f7fe fbd9 	bl	800028c <__adddf3>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	4614      	mov	r4, r2
 8001ae0:	461d      	mov	r5, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	8adb      	ldrh	r3, [r3, #22]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7fe fd0c 	bl	8000504 <__aeabi_ui2d>
 8001aec:	4602      	mov	r2, r0
 8001aee:	460b      	mov	r3, r1
 8001af0:	4620      	mov	r0, r4
 8001af2:	4629      	mov	r1, r5
 8001af4:	f7fe fd80 	bl	80005f8 <__aeabi_dmul>
 8001af8:	4602      	mov	r2, r0
 8001afa:	460b      	mov	r3, r1
 8001afc:	e9c7 2306 	strd	r2, r3, [r7, #24]

        *pressure = 1048576.0 - (double)uncomp_pres;
 8001b00:	68b8      	ldr	r0, [r7, #8]
 8001b02:	f7fe fcff 	bl	8000504 <__aeabi_ui2d>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	f04f 0000 	mov.w	r0, #0
 8001b0e:	4968      	ldr	r1, [pc, #416]	; (8001cb0 <bmp280_get_comp_pres_double+0x380>)
 8001b10:	f7fe fbba 	bl	8000288 <__aeabi_dsub>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	68f9      	ldr	r1, [r7, #12]
 8001b1a:	e9c1 2300 	strd	r2, r3, [r1]
        if (var1 < 0 || var1 > 0)
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	f04f 0300 	mov.w	r3, #0
 8001b26:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b2a:	f7fe ffd7 	bl	8000adc <__aeabi_dcmplt>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d10b      	bne.n	8001b4c <bmp280_get_comp_pres_double+0x21c>
 8001b34:	f04f 0200 	mov.w	r2, #0
 8001b38:	f04f 0300 	mov.w	r3, #0
 8001b3c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b40:	f7fe ffea 	bl	8000b18 <__aeabi_dcmpgt>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	f000 8091 	beq.w	8001c6e <bmp280_get_comp_pres_double+0x33e>
        {
            *pressure = (*pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001b52:	f04f 0200 	mov.w	r2, #0
 8001b56:	4b57      	ldr	r3, [pc, #348]	; (8001cb4 <bmp280_get_comp_pres_double+0x384>)
 8001b58:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b5c:	f7fe fe76 	bl	800084c <__aeabi_ddiv>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4620      	mov	r0, r4
 8001b66:	4629      	mov	r1, r5
 8001b68:	f7fe fb8e 	bl	8000288 <__aeabi_dsub>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	460b      	mov	r3, r1
 8001b70:	4610      	mov	r0, r2
 8001b72:	4619      	mov	r1, r3
 8001b74:	a346      	add	r3, pc, #280	; (adr r3, 8001c90 <bmp280_get_comp_pres_double+0x360>)
 8001b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7a:	f7fe fd3d 	bl	80005f8 <__aeabi_dmul>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	4610      	mov	r0, r2
 8001b84:	4619      	mov	r1, r3
 8001b86:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b8a:	f7fe fe5f 	bl	800084c <__aeabi_ddiv>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	460b      	mov	r3, r1
 8001b92:	68f9      	ldr	r1, [r7, #12]
 8001b94:	e9c1 2300 	strd	r2, r3, [r1]
            var1 = ((double)dev->calib_param.dig_p9) * (*pressure) * (*pressure) / 2147483648.0;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7fe fcc0 	bl	8000524 <__aeabi_i2d>
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001baa:	f7fe fd25 	bl	80005f8 <__aeabi_dmul>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bbc:	f7fe fd1c 	bl	80005f8 <__aeabi_dmul>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	4610      	mov	r0, r2
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	4b3a      	ldr	r3, [pc, #232]	; (8001cb8 <bmp280_get_comp_pres_double+0x388>)
 8001bce:	f7fe fe3d 	bl	800084c <__aeabi_ddiv>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	e9c7 2306 	strd	r2, r3, [r7, #24]
            var2 = (*pressure) * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7fe fc9c 	bl	8000524 <__aeabi_i2d>
 8001bec:	4602      	mov	r2, r0
 8001bee:	460b      	mov	r3, r1
 8001bf0:	4620      	mov	r0, r4
 8001bf2:	4629      	mov	r1, r5
 8001bf4:	f7fe fd00 	bl	80005f8 <__aeabi_dmul>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	4610      	mov	r0, r2
 8001bfe:	4619      	mov	r1, r3
 8001c00:	f04f 0200 	mov.w	r2, #0
 8001c04:	4b25      	ldr	r3, [pc, #148]	; (8001c9c <bmp280_get_comp_pres_double+0x36c>)
 8001c06:	f7fe fe21 	bl	800084c <__aeabi_ddiv>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	e9c7 2304 	strd	r2, r3, [r7, #16]
            *pressure = *pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001c18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c1c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c20:	f7fe fb34 	bl	800028c <__adddf3>
 8001c24:	4602      	mov	r2, r0
 8001c26:	460b      	mov	r3, r1
 8001c28:	4690      	mov	r8, r2
 8001c2a:	4699      	mov	r9, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7fe fc76 	bl	8000524 <__aeabi_i2d>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	4640      	mov	r0, r8
 8001c3e:	4649      	mov	r1, r9
 8001c40:	f7fe fb24 	bl	800028c <__adddf3>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
 8001c48:	4610      	mov	r0, r2
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	4b1a      	ldr	r3, [pc, #104]	; (8001cbc <bmp280_get_comp_pres_double+0x38c>)
 8001c52:	f7fe fdfb 	bl	800084c <__aeabi_ddiv>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4620      	mov	r0, r4
 8001c5c:	4629      	mov	r1, r5
 8001c5e:	f7fe fb15 	bl	800028c <__adddf3>
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	68f9      	ldr	r1, [r7, #12]
 8001c68:	e9c1 2300 	strd	r2, r3, [r1]
 8001c6c:	e009      	b.n	8001c82 <bmp280_get_comp_pres_double+0x352>
        }
        else
        {
            *pressure = 0;
 8001c6e:	68f9      	ldr	r1, [r7, #12]
 8001c70:	f04f 0200 	mov.w	r2, #0
 8001c74:	f04f 0300 	mov.w	r3, #0
 8001c78:	e9c1 2300 	strd	r2, r3, [r1]
            rslt = BMP280_E_DOUBLE_COMP_PRESS;
 8001c7c:	23ee      	movs	r3, #238	; 0xee
 8001c7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    return rslt;
 8001c82:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3728      	adds	r7, #40	; 0x28
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c90:	00000000 	.word	0x00000000
 8001c94:	40b86a00 	.word	0x40b86a00
 8001c98:	40ef4000 	.word	0x40ef4000
 8001c9c:	40e00000 	.word	0x40e00000
 8001ca0:	40100000 	.word	0x40100000
 8001ca4:	40f00000 	.word	0x40f00000
 8001ca8:	41200000 	.word	0x41200000
 8001cac:	3ff00000 	.word	0x3ff00000
 8001cb0:	41300000 	.word	0x41300000
 8001cb4:	40b00000 	.word	0x40b00000
 8001cb8:	41e00000 	.word	0x41e00000
 8001cbc:	40300000 	.word	0x40300000

08001cc0 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp280_dev *dev)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b085      	sub	sp, #20
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL))
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d00b      	beq.n	8001ce6 <null_ptr_check+0x26>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d007      	beq.n	8001ce6 <null_ptr_check+0x26>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d003      	beq.n	8001ce6 <null_ptr_check+0x26>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	68db      	ldr	r3, [r3, #12]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d102      	bne.n	8001cec <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP280_E_NULL_PTR;
 8001ce6:	23ff      	movs	r3, #255	; 0xff
 8001ce8:	73fb      	strb	r3, [r7, #15]
 8001cea:	e001      	b.n	8001cf0 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP280_OK;
 8001cec:	2300      	movs	r3, #0
 8001cee:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001cf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b087      	sub	sp, #28
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
 8001d0c:	70fb      	strb	r3, [r7, #3]
    uint8_t index;

    for (index = 1; index < len; index++)
 8001d0e:	2301      	movs	r3, #1
 8001d10:	75fb      	strb	r3, [r7, #23]
 8001d12:	e016      	b.n	8001d42 <interleave_data+0x42>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001d14:	7dfb      	ldrb	r3, [r7, #23]
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	441a      	add	r2, r3
 8001d1a:	7dfb      	ldrb	r3, [r7, #23]
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	68b9      	ldr	r1, [r7, #8]
 8001d22:	440b      	add	r3, r1
 8001d24:	7812      	ldrb	r2, [r2, #0]
 8001d26:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001d28:	7dfb      	ldrb	r3, [r7, #23]
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	441a      	add	r2, r3
 8001d2e:	7dfb      	ldrb	r3, [r7, #23]
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	4619      	mov	r1, r3
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	440b      	add	r3, r1
 8001d38:	7812      	ldrb	r2, [r2, #0]
 8001d3a:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8001d3c:	7dfb      	ldrb	r3, [r7, #23]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	75fb      	strb	r3, [r7, #23]
 8001d42:	7dfa      	ldrb	r2, [r7, #23]
 8001d44:	78fb      	ldrb	r3, [r7, #3]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d3e4      	bcc.n	8001d14 <interleave_data+0x14>
    }
}
 8001d4a:	bf00      	nop
 8001d4c:	bf00      	nop
 8001d4e:	371c      	adds	r7, #28
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp280_dev *dev)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08a      	sub	sp, #40	; 0x28
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP280_CALIB_DATA_SIZE] = { 0 };
 8001d60:	2300      	movs	r3, #0
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	f107 0310 	add.w	r3, r7, #16
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]

    rslt = null_ptr_check(dev);
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f7ff ffa3 	bl	8001cc0 <null_ptr_check>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (rslt == BMP280_OK)
 8001d80:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d17f      	bne.n	8001e88 <get_calib_param+0x130>
    {
        rslt = bmp280_get_regs(BMP280_DIG_T1_LSB_ADDR, temp, BMP280_CALIB_DATA_SIZE, dev);
 8001d88:	f107 010c 	add.w	r1, r7, #12
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2218      	movs	r2, #24
 8001d90:	2088      	movs	r0, #136	; 0x88
 8001d92:	f7ff faf9 	bl	8001388 <bmp280_get_regs>
 8001d96:	4603      	mov	r3, r0
 8001d98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (rslt == BMP280_OK)
 8001d9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d171      	bne.n	8001e88 <get_calib_param+0x130>
        {
            dev->calib_param.dig_t1 =
                (uint16_t) (((uint16_t) temp[BMP280_DIG_T1_MSB_POS] << 8) | ((uint16_t) temp[BMP280_DIG_T1_LSB_POS]));
 8001da4:	7b7b      	ldrb	r3, [r7, #13]
 8001da6:	021b      	lsls	r3, r3, #8
 8001da8:	b21a      	sxth	r2, r3
 8001daa:	7b3b      	ldrb	r3, [r7, #12]
 8001dac:	b21b      	sxth	r3, r3
 8001dae:	4313      	orrs	r3, r2
 8001db0:	b21b      	sxth	r3, r3
 8001db2:	b29a      	uxth	r2, r3
            dev->calib_param.dig_t1 =
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	821a      	strh	r2, [r3, #16]
            dev->calib_param.dig_t2 =
                (int16_t) (((int16_t) temp[BMP280_DIG_T2_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_T2_LSB_POS]));
 8001db8:	7bfb      	ldrb	r3, [r7, #15]
 8001dba:	021b      	lsls	r3, r3, #8
 8001dbc:	b21a      	sxth	r2, r3
 8001dbe:	7bbb      	ldrb	r3, [r7, #14]
 8001dc0:	b21b      	sxth	r3, r3
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	b21a      	sxth	r2, r3
            dev->calib_param.dig_t2 =
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	825a      	strh	r2, [r3, #18]
            dev->calib_param.dig_t3 =
                (int16_t) (((int16_t) temp[BMP280_DIG_T3_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_T3_LSB_POS]));
 8001dca:	7c7b      	ldrb	r3, [r7, #17]
 8001dcc:	021b      	lsls	r3, r3, #8
 8001dce:	b21a      	sxth	r2, r3
 8001dd0:	7c3b      	ldrb	r3, [r7, #16]
 8001dd2:	b21b      	sxth	r3, r3
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	b21a      	sxth	r2, r3
            dev->calib_param.dig_t3 =
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	829a      	strh	r2, [r3, #20]
            dev->calib_param.dig_p1 =
                (uint16_t) (((uint16_t) temp[BMP280_DIG_P1_MSB_POS] << 8) | ((uint16_t) temp[BMP280_DIG_P1_LSB_POS]));
 8001ddc:	7cfb      	ldrb	r3, [r7, #19]
 8001dde:	021b      	lsls	r3, r3, #8
 8001de0:	b21a      	sxth	r2, r3
 8001de2:	7cbb      	ldrb	r3, [r7, #18]
 8001de4:	b21b      	sxth	r3, r3
 8001de6:	4313      	orrs	r3, r2
 8001de8:	b21b      	sxth	r3, r3
 8001dea:	b29a      	uxth	r2, r3
            dev->calib_param.dig_p1 =
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	82da      	strh	r2, [r3, #22]
            dev->calib_param.dig_p2 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P2_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P2_LSB_POS]));
 8001df0:	7d7b      	ldrb	r3, [r7, #21]
 8001df2:	021b      	lsls	r3, r3, #8
 8001df4:	b21a      	sxth	r2, r3
 8001df6:	7d3b      	ldrb	r3, [r7, #20]
 8001df8:	b21b      	sxth	r3, r3
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p2 =
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	831a      	strh	r2, [r3, #24]
            dev->calib_param.dig_p3 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P3_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P3_LSB_POS]));
 8001e02:	7dfb      	ldrb	r3, [r7, #23]
 8001e04:	021b      	lsls	r3, r3, #8
 8001e06:	b21a      	sxth	r2, r3
 8001e08:	7dbb      	ldrb	r3, [r7, #22]
 8001e0a:	b21b      	sxth	r3, r3
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p3 =
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	835a      	strh	r2, [r3, #26]
            dev->calib_param.dig_p4 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P4_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P4_LSB_POS]));
 8001e14:	7e7b      	ldrb	r3, [r7, #25]
 8001e16:	021b      	lsls	r3, r3, #8
 8001e18:	b21a      	sxth	r2, r3
 8001e1a:	7e3b      	ldrb	r3, [r7, #24]
 8001e1c:	b21b      	sxth	r3, r3
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p4 =
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	839a      	strh	r2, [r3, #28]
            dev->calib_param.dig_p5 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P5_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P5_LSB_POS]));
 8001e26:	7efb      	ldrb	r3, [r7, #27]
 8001e28:	021b      	lsls	r3, r3, #8
 8001e2a:	b21a      	sxth	r2, r3
 8001e2c:	7ebb      	ldrb	r3, [r7, #26]
 8001e2e:	b21b      	sxth	r3, r3
 8001e30:	4313      	orrs	r3, r2
 8001e32:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p5 =
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	83da      	strh	r2, [r3, #30]
            dev->calib_param.dig_p6 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P6_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P6_LSB_POS]));
 8001e38:	7f7b      	ldrb	r3, [r7, #29]
 8001e3a:	021b      	lsls	r3, r3, #8
 8001e3c:	b21a      	sxth	r2, r3
 8001e3e:	7f3b      	ldrb	r3, [r7, #28]
 8001e40:	b21b      	sxth	r3, r3
 8001e42:	4313      	orrs	r3, r2
 8001e44:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p6 =
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	841a      	strh	r2, [r3, #32]
            dev->calib_param.dig_p7 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P7_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P7_LSB_POS]));
 8001e4a:	7ffb      	ldrb	r3, [r7, #31]
 8001e4c:	021b      	lsls	r3, r3, #8
 8001e4e:	b21a      	sxth	r2, r3
 8001e50:	7fbb      	ldrb	r3, [r7, #30]
 8001e52:	b21b      	sxth	r3, r3
 8001e54:	4313      	orrs	r3, r2
 8001e56:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p7 =
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	845a      	strh	r2, [r3, #34]	; 0x22
            dev->calib_param.dig_p8 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P8_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P8_LSB_POS]));
 8001e5c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001e60:	021b      	lsls	r3, r3, #8
 8001e62:	b21a      	sxth	r2, r3
 8001e64:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e68:	b21b      	sxth	r3, r3
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p8 =
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	849a      	strh	r2, [r3, #36]	; 0x24
            dev->calib_param.dig_p9 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P9_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P9_LSB_POS]));
 8001e72:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001e76:	021b      	lsls	r3, r3, #8
 8001e78:	b21a      	sxth	r2, r3
 8001e7a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001e7e:	b21b      	sxth	r3, r3
 8001e80:	4313      	orrs	r3, r2
 8001e82:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p9 =
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	84da      	strh	r2, [r3, #38]	; 0x26
        }
    }

    return rslt;
 8001e88:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3728      	adds	r7, #40	; 0x28
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp280_config *conf, struct bmp280_dev *dev)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
 8001ea0:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP280_CTRL_MEAS_ADDR, BMP280_CONFIG_ADDR };
 8001ea6:	f24f 53f4 	movw	r3, #62964	; 0xf5f4
 8001eaa:	823b      	strh	r3, [r7, #16]

    rslt = null_ptr_check(dev);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff ff07 	bl	8001cc0 <null_ptr_check>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMP280_OK) && (conf != NULL))
 8001eb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	f040 8095 	bne.w	8001fea <conf_sensor+0x156>
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	f000 8091 	beq.w	8001fea <conf_sensor+0x156>
    {
        rslt = bmp280_get_regs(BMP280_CTRL_MEAS_ADDR, temp, 2, dev);
 8001ec8:	f107 0114 	add.w	r1, r7, #20
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2202      	movs	r2, #2
 8001ed0:	20f4      	movs	r0, #244	; 0xf4
 8001ed2:	f7ff fa59 	bl	8001388 <bmp280_get_regs>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP280_OK)
 8001eda:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f040 8086 	bne.w	8001ff0 <conf_sensor+0x15c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp280_soft_reset(dev);
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f7ff faf4 	bl	80014d2 <bmp280_soft_reset>
 8001eea:	4603      	mov	r3, r0
 8001eec:	75fb      	strb	r3, [r7, #23]
            if (rslt == BMP280_OK)
 8001eee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d17c      	bne.n	8001ff0 <conf_sensor+0x15c>
            {
                temp[0] = BMP280_SET_BITS(temp[0], BMP280_OS_TEMP, conf->os_temp);
 8001ef6:	7d3b      	ldrb	r3, [r7, #20]
 8001ef8:	b25b      	sxtb	r3, r3
 8001efa:	f003 031f 	and.w	r3, r3, #31
 8001efe:	b25a      	sxtb	r2, r3
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	015b      	lsls	r3, r3, #5
 8001f06:	b25b      	sxtb	r3, r3
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	b25b      	sxtb	r3, r3
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	753b      	strb	r3, [r7, #20]
                temp[0] = BMP280_SET_BITS(temp[0], BMP280_OS_PRES, conf->os_pres);
 8001f10:	7d3b      	ldrb	r3, [r7, #20]
 8001f12:	b25b      	sxtb	r3, r3
 8001f14:	f023 031c 	bic.w	r3, r3, #28
 8001f18:	b25a      	sxtb	r2, r3
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	785b      	ldrb	r3, [r3, #1]
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	b25b      	sxtb	r3, r3
 8001f22:	f003 031c 	and.w	r3, r3, #28
 8001f26:	b25b      	sxtb	r3, r3
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	b25b      	sxtb	r3, r3
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	753b      	strb	r3, [r7, #20]
                temp[1] = BMP280_SET_BITS(temp[1], BMP280_STANDBY_DURN, conf->odr);
 8001f30:	7d7b      	ldrb	r3, [r7, #21]
 8001f32:	b25b      	sxtb	r3, r3
 8001f34:	f003 031f 	and.w	r3, r3, #31
 8001f38:	b25a      	sxtb	r2, r3
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	789b      	ldrb	r3, [r3, #2]
 8001f3e:	015b      	lsls	r3, r3, #5
 8001f40:	b25b      	sxtb	r3, r3
 8001f42:	4313      	orrs	r3, r2
 8001f44:	b25b      	sxtb	r3, r3
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP280_SET_BITS(temp[1], BMP280_FILTER, conf->filter);
 8001f4a:	7d7b      	ldrb	r3, [r7, #21]
 8001f4c:	b25b      	sxtb	r3, r3
 8001f4e:	f023 031c 	bic.w	r3, r3, #28
 8001f52:	b25a      	sxtb	r2, r3
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	78db      	ldrb	r3, [r3, #3]
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	b25b      	sxtb	r3, r3
 8001f5c:	f003 031c 	and.w	r3, r3, #28
 8001f60:	b25b      	sxtb	r3, r3
 8001f62:	4313      	orrs	r3, r2
 8001f64:	b25b      	sxtb	r3, r3
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP280_SET_BITS_POS_0(temp[1], BMP280_SPI3_ENABLE, conf->spi3w_en);
 8001f6a:	7d7b      	ldrb	r3, [r7, #21]
 8001f6c:	b25b      	sxtb	r3, r3
 8001f6e:	f023 0301 	bic.w	r3, r3, #1
 8001f72:	b25a      	sxtb	r2, r3
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	791b      	ldrb	r3, [r3, #4]
 8001f78:	b25b      	sxtb	r3, r3
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	b25b      	sxtb	r3, r3
 8001f80:	4313      	orrs	r3, r2
 8001f82:	b25b      	sxtb	r3, r3
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	757b      	strb	r3, [r7, #21]
                rslt = bmp280_set_regs(reg_addr, temp, 2, dev);
 8001f88:	f107 0114 	add.w	r1, r7, #20
 8001f8c:	f107 0010 	add.w	r0, r7, #16
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2202      	movs	r2, #2
 8001f94:	f7ff fa2f 	bl	80013f6 <bmp280_set_regs>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	75fb      	strb	r3, [r7, #23]
                if (rslt == BMP280_OK)
 8001f9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d125      	bne.n	8001ff0 <conf_sensor+0x15c>
                {
                    dev->conf = *conf;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	68ba      	ldr	r2, [r7, #8]
 8001fa8:	332c      	adds	r3, #44	; 0x2c
 8001faa:	6810      	ldr	r0, [r2, #0]
 8001fac:	6018      	str	r0, [r3, #0]
 8001fae:	7912      	ldrb	r2, [r2, #4]
 8001fb0:	711a      	strb	r2, [r3, #4]
                    if (mode != BMP280_SLEEP_MODE)
 8001fb2:	7bfb      	ldrb	r3, [r7, #15]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d01b      	beq.n	8001ff0 <conf_sensor+0x15c>
                    {
                        /* Write only the power mode register in a separate write */
                        temp[0] = BMP280_SET_BITS_POS_0(temp[0], BMP280_POWER_MODE, mode);
 8001fb8:	7d3b      	ldrb	r3, [r7, #20]
 8001fba:	b25b      	sxtb	r3, r3
 8001fbc:	f023 0303 	bic.w	r3, r3, #3
 8001fc0:	b25a      	sxtb	r2, r3
 8001fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fc6:	f003 0303 	and.w	r3, r3, #3
 8001fca:	b25b      	sxtb	r3, r3
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	b25b      	sxtb	r3, r3
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	753b      	strb	r3, [r7, #20]
                        rslt = bmp280_set_regs(reg_addr, temp, 1, dev);
 8001fd4:	f107 0114 	add.w	r1, r7, #20
 8001fd8:	f107 0010 	add.w	r0, r7, #16
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f7ff fa09 	bl	80013f6 <bmp280_set_regs>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP280_OK)
 8001fe8:	e002      	b.n	8001ff0 <conf_sensor+0x15c>
            }
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 8001fea:	23ff      	movs	r3, #255	; 0xff
 8001fec:	75fb      	strb	r3, [r7, #23]
 8001fee:	e000      	b.n	8001ff2 <conf_sensor+0x15e>
        if (rslt == BMP280_OK)
 8001ff0:	bf00      	nop
    }

    return rslt;
 8001ff2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3718      	adds	r7, #24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
	...

08002000 <st_check_boundaries>:

/*!
 * @This internal API checks whether the uncompensated temperature and pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 800200a:	2300      	movs	r3, #0
 800200c:	73fb      	strb	r3, [r7, #15]

    /* check UT and UP for valid range */
    if ((utemperature <= BMP280_ST_ADC_T_MIN || utemperature >= BMP280_ST_ADC_T_MAX) &&
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	dd03      	ble.n	800201c <st_check_boundaries+0x1c>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a15      	ldr	r2, [pc, #84]	; (800206c <st_check_boundaries+0x6c>)
 8002018:	4293      	cmp	r3, r2
 800201a:	dd09      	ble.n	8002030 <st_check_boundaries+0x30>
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	2b00      	cmp	r3, #0
 8002020:	dd03      	ble.n	800202a <st_check_boundaries+0x2a>
        (upressure <= BMP280_ST_ADC_P_MIN || upressure >= BMP280_ST_ADC_P_MAX))
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	4a11      	ldr	r2, [pc, #68]	; (800206c <st_check_boundaries+0x6c>)
 8002026:	4293      	cmp	r3, r2
 8002028:	dd02      	ble.n	8002030 <st_check_boundaries+0x30>
    {
        rslt = BMP280_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 800202a:	23f4      	movs	r3, #244	; 0xf4
 800202c:	73fb      	strb	r3, [r7, #15]
 800202e:	e015      	b.n	800205c <st_check_boundaries+0x5c>
    }
    else if (utemperature <= BMP280_ST_ADC_T_MIN || utemperature >= BMP280_ST_ADC_T_MAX)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2b00      	cmp	r3, #0
 8002034:	dd03      	ble.n	800203e <st_check_boundaries+0x3e>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a0c      	ldr	r2, [pc, #48]	; (800206c <st_check_boundaries+0x6c>)
 800203a:	4293      	cmp	r3, r2
 800203c:	dd02      	ble.n	8002044 <st_check_boundaries+0x44>
    {
        rslt = BMP280_E_UNCOMP_TEMP_RANGE;
 800203e:	23f6      	movs	r3, #246	; 0xf6
 8002040:	73fb      	strb	r3, [r7, #15]
 8002042:	e00b      	b.n	800205c <st_check_boundaries+0x5c>
    }
    else if (upressure <= BMP280_ST_ADC_P_MIN || upressure >= BMP280_ST_ADC_P_MAX)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	2b00      	cmp	r3, #0
 8002048:	dd03      	ble.n	8002052 <st_check_boundaries+0x52>
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	4a07      	ldr	r2, [pc, #28]	; (800206c <st_check_boundaries+0x6c>)
 800204e:	4293      	cmp	r3, r2
 8002050:	dd02      	ble.n	8002058 <st_check_boundaries+0x58>
    {
        rslt = BMP280_E_UNCOMP_PRES_RANGE;
 8002052:	23f5      	movs	r3, #245	; 0xf5
 8002054:	73fb      	strb	r3, [r7, #15]
 8002056:	e001      	b.n	800205c <st_check_boundaries+0x5c>
    }
    else
    {
        rslt = BMP280_OK;
 8002058:	2300      	movs	r3, #0
 800205a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800205c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3714      	adds	r7, #20
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	000fffef 	.word	0x000fffef

08002070 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C1_Init(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002074:	4b1b      	ldr	r3, [pc, #108]	; (80020e4 <MX_I2C1_Init+0x74>)
 8002076:	4a1c      	ldr	r2, [pc, #112]	; (80020e8 <MX_I2C1_Init+0x78>)
 8002078:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 800207a:	4b1a      	ldr	r3, [pc, #104]	; (80020e4 <MX_I2C1_Init+0x74>)
 800207c:	4a1b      	ldr	r2, [pc, #108]	; (80020ec <MX_I2C1_Init+0x7c>)
 800207e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002080:	4b18      	ldr	r3, [pc, #96]	; (80020e4 <MX_I2C1_Init+0x74>)
 8002082:	2200      	movs	r2, #0
 8002084:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002086:	4b17      	ldr	r3, [pc, #92]	; (80020e4 <MX_I2C1_Init+0x74>)
 8002088:	2201      	movs	r2, #1
 800208a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800208c:	4b15      	ldr	r3, [pc, #84]	; (80020e4 <MX_I2C1_Init+0x74>)
 800208e:	2200      	movs	r2, #0
 8002090:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002092:	4b14      	ldr	r3, [pc, #80]	; (80020e4 <MX_I2C1_Init+0x74>)
 8002094:	2200      	movs	r2, #0
 8002096:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002098:	4b12      	ldr	r3, [pc, #72]	; (80020e4 <MX_I2C1_Init+0x74>)
 800209a:	2200      	movs	r2, #0
 800209c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800209e:	4b11      	ldr	r3, [pc, #68]	; (80020e4 <MX_I2C1_Init+0x74>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020a4:	4b0f      	ldr	r3, [pc, #60]	; (80020e4 <MX_I2C1_Init+0x74>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020aa:	480e      	ldr	r0, [pc, #56]	; (80020e4 <MX_I2C1_Init+0x74>)
 80020ac:	f002 fa3e 	bl	800452c <HAL_I2C_Init>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80020b6:	f000 fc83 	bl	80029c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80020ba:	2100      	movs	r1, #0
 80020bc:	4809      	ldr	r0, [pc, #36]	; (80020e4 <MX_I2C1_Init+0x74>)
 80020be:	f002 ff99 	bl	8004ff4 <HAL_I2CEx_ConfigAnalogFilter>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80020c8:	f000 fc7a 	bl	80029c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80020cc:	2100      	movs	r1, #0
 80020ce:	4805      	ldr	r0, [pc, #20]	; (80020e4 <MX_I2C1_Init+0x74>)
 80020d0:	f002 ffdb 	bl	800508a <HAL_I2CEx_ConfigDigitalFilter>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80020da:	f000 fc71 	bl	80029c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20000210 	.word	0x20000210
 80020e8:	40005400 	.word	0x40005400
 80020ec:	10909cec 	.word	0x10909cec

080020f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b090      	sub	sp, #64	; 0x40
 80020f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020f6:	f001 fe0f 	bl	8003d18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020fa:	f000 f955 	bl	80023a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020fe:	f000 fa5f 	bl	80025c0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002102:	f7ff ffb5 	bl	8002070 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002106:	f000 f9a3 	bl	8002450 <MX_I2C2_Init>
  MX_I2C3_Init();
 800210a:	f000 f9e1 	bl	80024d0 <MX_I2C3_Init>
  MX_LCD_Init();
 800210e:	f000 fa1f 	bl	8002550 <MX_LCD_Init>
  MX_USART2_UART_Init();
 8002112:	f001 fd93 	bl	8003c3c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 8002116:	f000 fc7f 	bl	8002a18 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_Clear();
 800211a:	f000 fcdb 	bl	8002ad4 <BSP_LCD_GLASS_Clear>
  //printf("TSL2591_Light_Sensor Code\r\n");
  DEV_ModuleInit();
 800211e:	f7fe ff59 	bl	8000fd4 <DEV_ModuleInit>

  TSL2591_Init();
 8002122:	f7ff f837 	bl	8001194 <TSL2591_Init>
  BMP280_init();
 8002126:	f000 fb15 	bl	8002754 <BMP280_init>
  int8_t test;
  double pres, temp;
  char buf[7] ="";
 800212a:	2300      	movs	r3, #0
 800212c:	613b      	str	r3, [r7, #16]
 800212e:	f107 0314 	add.w	r3, r7, #20
 8002132:	2100      	movs	r1, #0
 8002134:	460a      	mov	r2, r1
 8002136:	801a      	strh	r2, [r3, #0]
 8002138:	460a      	mov	r2, r1
 800213a:	709a      	strb	r2, [r3, #2]
  char celsius[2] = " C";
 800213c:	f244 3320 	movw	r3, #17184	; 0x4320
 8002140:	81bb      	strh	r3, [r7, #12]
  char hpa[3] = "hPa";
 8002142:	4a93      	ldr	r2, [pc, #588]	; (8002390 <main+0x2a0>)
 8002144:	f107 0308 	add.w	r3, r7, #8
 8002148:	6812      	ldr	r2, [r2, #0]
 800214a:	4611      	mov	r1, r2
 800214c:	8019      	strh	r1, [r3, #0]
 800214e:	3302      	adds	r3, #2
 8002150:	0c12      	lsrs	r2, r2, #16
 8002152:	701a      	strb	r2, [r3, #0]
  char lux[3] = " lx";
 8002154:	4a8f      	ldr	r2, [pc, #572]	; (8002394 <main+0x2a4>)
 8002156:	1d3b      	adds	r3, r7, #4
 8002158:	6812      	ldr	r2, [r2, #0]
 800215a:	4611      	mov	r1, r2
 800215c:	8019      	strh	r1, [r3, #0]
 800215e:	3302      	adds	r3, #2
 8002160:	0c12      	lsrs	r2, r2, #16
 8002162:	701a      	strb	r2, [r3, #0]
  int i = 1;
 8002164:	2301      	movs	r3, #1
 8002166:	63fb      	str	r3, [r7, #60]	; 0x3c
  int flag = 0;
 8002168:	2300      	movs	r3, #0
 800216a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  BMP280_read();
 800216c:	f000 fb54 	bl	8002818 <BMP280_read>
	  printf("Natezenie swiatla = %d lx \r\n",TSL2591_Read_Lux());
 8002170:	f7ff f826 	bl	80011c0 <TSL2591_Read_Lux>
 8002174:	4603      	mov	r3, r0
 8002176:	4619      	mov	r1, r3
 8002178:	4887      	ldr	r0, [pc, #540]	; (8002398 <main+0x2a8>)
 800217a:	f006 fa6d 	bl	8008658 <iprintf>
	  //TSL2591_SET_LuxInterrupt(50,200);
	  test = bmp280_get_uncomp_data(&ucomp_data, &bmp);
 800217e:	4987      	ldr	r1, [pc, #540]	; (800239c <main+0x2ac>)
 8002180:	4887      	ldr	r0, [pc, #540]	; (80023a0 <main+0x2b0>)
 8002182:	f7ff faaf 	bl	80016e4 <bmp280_get_uncomp_data>
 8002186:	4603      	mov	r3, r0
 8002188:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  test = bmp280_get_comp_pres_double(&pres, ucomp_data.uncomp_press, &bmp);
 800218c:	4b84      	ldr	r3, [pc, #528]	; (80023a0 <main+0x2b0>)
 800218e:	6859      	ldr	r1, [r3, #4]
 8002190:	f107 0320 	add.w	r3, r7, #32
 8002194:	4a81      	ldr	r2, [pc, #516]	; (800239c <main+0x2ac>)
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff fbca 	bl	8001930 <bmp280_get_comp_pres_double>
 800219c:	4603      	mov	r3, r0
 800219e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  test = bmp280_get_comp_temp_double(&temp, ucomp_data.uncomp_temp, &bmp);
 80021a2:	4b7f      	ldr	r3, [pc, #508]	; (80023a0 <main+0x2b0>)
 80021a4:	6819      	ldr	r1, [r3, #0]
 80021a6:	f107 0318 	add.w	r3, r7, #24
 80021aa:	4a7c      	ldr	r2, [pc, #496]	; (800239c <main+0x2ac>)
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff fae7 	bl	8001780 <bmp280_get_comp_temp_double>
 80021b2:	4603      	mov	r3, r0
 80021b4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  //printf("%.2f, %.2f, %d\r\n", temp, pres, TSL2591_Read_Lux() );
	  int n = TSL2591_Read_Lux();
 80021b8:	f7ff f802 	bl	80011c0 <TSL2591_Read_Lux>
 80021bc:	6338      	str	r0, [r7, #48]	; 0x30
	  int p = ((int)pres)/100;
 80021be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80021c2:	4610      	mov	r0, r2
 80021c4:	4619      	mov	r1, r3
 80021c6:	f7fe fcc7 	bl	8000b58 <__aeabi_d2iz>
 80021ca:	4603      	mov	r3, r0
 80021cc:	4a75      	ldr	r2, [pc, #468]	; (80023a4 <main+0x2b4>)
 80021ce:	fb82 1203 	smull	r1, r2, r2, r3
 80021d2:	1152      	asrs	r2, r2, #5
 80021d4:	17db      	asrs	r3, r3, #31
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	62fb      	str	r3, [r7, #44]	; 0x2c
	  int t = (int)temp;
 80021da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021de:	4610      	mov	r0, r2
 80021e0:	4619      	mov	r1, r3
 80021e2:	f7fe fcb9 	bl	8000b58 <__aeabi_d2iz>
 80021e6:	4603      	mov	r3, r0
 80021e8:	62bb      	str	r3, [r7, #40]	; 0x28

	  if (BSP_JOY_GetState() == JOY_LEFT){
 80021ea:	f000 fbef 	bl	80029cc <BSP_JOY_GetState>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d102      	bne.n	80021fa <main+0x10a>
		  flag = 1;
 80021f4:	2301      	movs	r3, #1
 80021f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80021f8:	e016      	b.n	8002228 <main+0x138>
	  } else if (BSP_JOY_GetState() == JOY_RIGHT) {
 80021fa:	f000 fbe7 	bl	80029cc <BSP_JOY_GetState>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b02      	cmp	r3, #2
 8002202:	d102      	bne.n	800220a <main+0x11a>
		  flag = 2;
 8002204:	2302      	movs	r3, #2
 8002206:	63bb      	str	r3, [r7, #56]	; 0x38
 8002208:	e00e      	b.n	8002228 <main+0x138>
	  } else if (BSP_JOY_GetState() == JOY_UP) {
 800220a:	f000 fbdf 	bl	80029cc <BSP_JOY_GetState>
 800220e:	4603      	mov	r3, r0
 8002210:	2b04      	cmp	r3, #4
 8002212:	d102      	bne.n	800221a <main+0x12a>
		  flag = 3;
 8002214:	2303      	movs	r3, #3
 8002216:	63bb      	str	r3, [r7, #56]	; 0x38
 8002218:	e006      	b.n	8002228 <main+0x138>
	  } else if (BSP_JOY_GetState() == JOY_SEL) {
 800221a:	f000 fbd7 	bl	80029cc <BSP_JOY_GetState>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d101      	bne.n	8002228 <main+0x138>
		  flag = 5;
 8002224:	2305      	movs	r3, #5
 8002226:	63bb      	str	r3, [r7, #56]	; 0x38
	  }

	  if (flag == 1){
 8002228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800222a:	2b01      	cmp	r3, #1
 800222c:	d116      	bne.n	800225c <main+0x16c>
		  BSP_LCD_GLASS_Clear();
 800222e:	f000 fc51 	bl	8002ad4 <BSP_LCD_GLASS_Clear>
		  itoa(t,buf,10);
 8002232:	f107 0310 	add.w	r3, r7, #16
 8002236:	220a      	movs	r2, #10
 8002238:	4619      	mov	r1, r3
 800223a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800223c:	f005 fd98 	bl	8007d70 <itoa>
		  strcat(buf,celsius);
 8002240:	f107 020c 	add.w	r2, r7, #12
 8002244:	f107 0310 	add.w	r3, r7, #16
 8002248:	4611      	mov	r1, r2
 800224a:	4618      	mov	r0, r3
 800224c:	f006 fa92 	bl	8008774 <strcat>
		  BSP_LCD_GLASS_DisplayString((uint8_t*)buf);
 8002250:	f107 0310 	add.w	r3, r7, #16
 8002254:	4618      	mov	r0, r3
 8002256:	f000 fc19 	bl	8002a8c <BSP_LCD_GLASS_DisplayString>
 800225a:	e095      	b.n	8002388 <main+0x298>
	  }	else if(flag == 2){
 800225c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800225e:	2b02      	cmp	r3, #2
 8002260:	d116      	bne.n	8002290 <main+0x1a0>
		  BSP_LCD_GLASS_Clear();
 8002262:	f000 fc37 	bl	8002ad4 <BSP_LCD_GLASS_Clear>
		  itoa(p,buf,10);
 8002266:	f107 0310 	add.w	r3, r7, #16
 800226a:	220a      	movs	r2, #10
 800226c:	4619      	mov	r1, r3
 800226e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002270:	f005 fd7e 	bl	8007d70 <itoa>
		  strcat(buf,hpa);
 8002274:	f107 0208 	add.w	r2, r7, #8
 8002278:	f107 0310 	add.w	r3, r7, #16
 800227c:	4611      	mov	r1, r2
 800227e:	4618      	mov	r0, r3
 8002280:	f006 fa78 	bl	8008774 <strcat>
		  BSP_LCD_GLASS_DisplayString((uint8_t*)buf);
 8002284:	f107 0310 	add.w	r3, r7, #16
 8002288:	4618      	mov	r0, r3
 800228a:	f000 fbff 	bl	8002a8c <BSP_LCD_GLASS_DisplayString>
 800228e:	e07b      	b.n	8002388 <main+0x298>
	  }	else if(flag == 3){
 8002290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002292:	2b03      	cmp	r3, #3
 8002294:	d115      	bne.n	80022c2 <main+0x1d2>
		  BSP_LCD_GLASS_Clear();
 8002296:	f000 fc1d 	bl	8002ad4 <BSP_LCD_GLASS_Clear>
		  itoa(n,buf,10);
 800229a:	f107 0310 	add.w	r3, r7, #16
 800229e:	220a      	movs	r2, #10
 80022a0:	4619      	mov	r1, r3
 80022a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80022a4:	f005 fd64 	bl	8007d70 <itoa>
		  strcat(buf,lux);
 80022a8:	1d3a      	adds	r2, r7, #4
 80022aa:	f107 0310 	add.w	r3, r7, #16
 80022ae:	4611      	mov	r1, r2
 80022b0:	4618      	mov	r0, r3
 80022b2:	f006 fa5f 	bl	8008774 <strcat>
		  BSP_LCD_GLASS_DisplayString((uint8_t*)buf);
 80022b6:	f107 0310 	add.w	r3, r7, #16
 80022ba:	4618      	mov	r0, r3
 80022bc:	f000 fbe6 	bl	8002a8c <BSP_LCD_GLASS_DisplayString>
 80022c0:	e062      	b.n	8002388 <main+0x298>
	  } else if(flag == 5){
 80022c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022c4:	2b05      	cmp	r3, #5
 80022c6:	d15f      	bne.n	8002388 <main+0x298>
		  if(i<=5){
 80022c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022ca:	2b05      	cmp	r3, #5
 80022cc:	dc19      	bgt.n	8002302 <main+0x212>
			  BSP_LCD_GLASS_Clear();
 80022ce:	f000 fc01 	bl	8002ad4 <BSP_LCD_GLASS_Clear>
			  itoa(t,buf,10);
 80022d2:	f107 0310 	add.w	r3, r7, #16
 80022d6:	220a      	movs	r2, #10
 80022d8:	4619      	mov	r1, r3
 80022da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80022dc:	f005 fd48 	bl	8007d70 <itoa>
			  strcat(buf,celsius);
 80022e0:	f107 020c 	add.w	r2, r7, #12
 80022e4:	f107 0310 	add.w	r3, r7, #16
 80022e8:	4611      	mov	r1, r2
 80022ea:	4618      	mov	r0, r3
 80022ec:	f006 fa42 	bl	8008774 <strcat>
			  BSP_LCD_GLASS_DisplayString((uint8_t*)buf);
 80022f0:	f107 0310 	add.w	r3, r7, #16
 80022f4:	4618      	mov	r0, r3
 80022f6:	f000 fbc9 	bl	8002a8c <BSP_LCD_GLASS_DisplayString>
			  i++;
 80022fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022fc:	3301      	adds	r3, #1
 80022fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002300:	e042      	b.n	8002388 <main+0x298>
		  } else if(i>=6 && i<=10){
 8002302:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002304:	2b05      	cmp	r3, #5
 8002306:	dd1c      	ble.n	8002342 <main+0x252>
 8002308:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800230a:	2b0a      	cmp	r3, #10
 800230c:	dc19      	bgt.n	8002342 <main+0x252>
			  BSP_LCD_GLASS_Clear();
 800230e:	f000 fbe1 	bl	8002ad4 <BSP_LCD_GLASS_Clear>
			  itoa(p,buf,10);
 8002312:	f107 0310 	add.w	r3, r7, #16
 8002316:	220a      	movs	r2, #10
 8002318:	4619      	mov	r1, r3
 800231a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800231c:	f005 fd28 	bl	8007d70 <itoa>
			  strcat(buf,hpa);
 8002320:	f107 0208 	add.w	r2, r7, #8
 8002324:	f107 0310 	add.w	r3, r7, #16
 8002328:	4611      	mov	r1, r2
 800232a:	4618      	mov	r0, r3
 800232c:	f006 fa22 	bl	8008774 <strcat>
			  BSP_LCD_GLASS_DisplayString((uint8_t*)buf);
 8002330:	f107 0310 	add.w	r3, r7, #16
 8002334:	4618      	mov	r0, r3
 8002336:	f000 fba9 	bl	8002a8c <BSP_LCD_GLASS_DisplayString>
			  //BSP_LCD_GLASS_ScrollSentence((uint8_t*)buf, 1, SCROLL_SPEED_MEDIUM);
			  i++;
 800233a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800233c:	3301      	adds	r3, #1
 800233e:	63fb      	str	r3, [r7, #60]	; 0x3c
		  } else if(i>=6 && i<=10){
 8002340:	e022      	b.n	8002388 <main+0x298>
		  } else if(i>=11 && i<=15){
 8002342:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002344:	2b0a      	cmp	r3, #10
 8002346:	dd1f      	ble.n	8002388 <main+0x298>
 8002348:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800234a:	2b0f      	cmp	r3, #15
 800234c:	dc1c      	bgt.n	8002388 <main+0x298>
			  BSP_LCD_GLASS_Clear();
 800234e:	f000 fbc1 	bl	8002ad4 <BSP_LCD_GLASS_Clear>
			  itoa(n,buf,10);
 8002352:	f107 0310 	add.w	r3, r7, #16
 8002356:	220a      	movs	r2, #10
 8002358:	4619      	mov	r1, r3
 800235a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800235c:	f005 fd08 	bl	8007d70 <itoa>
			  strcat(buf,lux);
 8002360:	1d3a      	adds	r2, r7, #4
 8002362:	f107 0310 	add.w	r3, r7, #16
 8002366:	4611      	mov	r1, r2
 8002368:	4618      	mov	r0, r3
 800236a:	f006 fa03 	bl	8008774 <strcat>
			  BSP_LCD_GLASS_DisplayString((uint8_t*)buf);
 800236e:	f107 0310 	add.w	r3, r7, #16
 8002372:	4618      	mov	r0, r3
 8002374:	f000 fb8a 	bl	8002a8c <BSP_LCD_GLASS_DisplayString>
			  i++;
 8002378:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800237a:	3301      	adds	r3, #1
 800237c:	63fb      	str	r3, [r7, #60]	; 0x3c
			  if(i==16){
 800237e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002380:	2b10      	cmp	r3, #16
 8002382:	d101      	bne.n	8002388 <main+0x298>
				  i = 1;
 8002384:	2301      	movs	r3, #1
 8002386:	63fb      	str	r3, [r7, #60]	; 0x3c
			  }
		  }
	  }
	  HAL_Delay(100);
 8002388:	2064      	movs	r0, #100	; 0x64
 800238a:	f001 fd41 	bl	8003e10 <HAL_Delay>
  {
 800238e:	e6ed      	b.n	800216c <main+0x7c>
 8002390:	0800a9f8 	.word	0x0800a9f8
 8002394:	0800a9fc 	.word	0x0800a9fc
 8002398:	0800a9d8 	.word	0x0800a9d8
 800239c:	20000348 	.word	0x20000348
 80023a0:	2000037c 	.word	0x2000037c
 80023a4:	51eb851f 	.word	0x51eb851f

080023a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b096      	sub	sp, #88	; 0x58
 80023ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023ae:	f107 0314 	add.w	r3, r7, #20
 80023b2:	2244      	movs	r2, #68	; 0x44
 80023b4:	2100      	movs	r1, #0
 80023b6:	4618      	mov	r0, r3
 80023b8:	f005 fcdc 	bl	8007d74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023bc:	463b      	mov	r3, r7
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	605a      	str	r2, [r3, #4]
 80023c4:	609a      	str	r2, [r3, #8]
 80023c6:	60da      	str	r2, [r3, #12]
 80023c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80023ca:	f44f 7000 	mov.w	r0, #512	; 0x200
 80023ce:	f003 f883 	bl	80054d8 <HAL_PWREx_ControlVoltageScaling>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80023d8:	f000 faf2 	bl	80029c0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80023dc:	230a      	movs	r3, #10
 80023de:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023e4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023e6:	2310      	movs	r3, #16
 80023e8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80023ea:	2301      	movs	r3, #1
 80023ec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023ee:	2302      	movs	r3, #2
 80023f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80023f2:	2302      	movs	r3, #2
 80023f4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80023f6:	2301      	movs	r3, #1
 80023f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80023fa:	230a      	movs	r3, #10
 80023fc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80023fe:	2307      	movs	r3, #7
 8002400:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8002402:	2304      	movs	r3, #4
 8002404:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002406:	2302      	movs	r3, #2
 8002408:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800240a:	f107 0314 	add.w	r3, r7, #20
 800240e:	4618      	mov	r0, r3
 8002410:	f003 f8b8 	bl	8005584 <HAL_RCC_OscConfig>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <SystemClock_Config+0x76>
  {
    Error_Handler();
 800241a:	f000 fad1 	bl	80029c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800241e:	230f      	movs	r3, #15
 8002420:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002422:	2303      	movs	r3, #3
 8002424:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002426:	2300      	movs	r3, #0
 8002428:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800242a:	2300      	movs	r3, #0
 800242c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800242e:	2300      	movs	r3, #0
 8002430:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002432:	463b      	mov	r3, r7
 8002434:	2104      	movs	r1, #4
 8002436:	4618      	mov	r0, r3
 8002438:	f003 fc80 	bl	8005d3c <HAL_RCC_ClockConfig>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002442:	f000 fabd 	bl	80029c0 <Error_Handler>
  }
}
 8002446:	bf00      	nop
 8002448:	3758      	adds	r7, #88	; 0x58
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
	...

08002450 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002454:	4b1b      	ldr	r3, [pc, #108]	; (80024c4 <MX_I2C2_Init+0x74>)
 8002456:	4a1c      	ldr	r2, [pc, #112]	; (80024c8 <MX_I2C2_Init+0x78>)
 8002458:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 800245a:	4b1a      	ldr	r3, [pc, #104]	; (80024c4 <MX_I2C2_Init+0x74>)
 800245c:	4a1b      	ldr	r2, [pc, #108]	; (80024cc <MX_I2C2_Init+0x7c>)
 800245e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002460:	4b18      	ldr	r3, [pc, #96]	; (80024c4 <MX_I2C2_Init+0x74>)
 8002462:	2200      	movs	r2, #0
 8002464:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002466:	4b17      	ldr	r3, [pc, #92]	; (80024c4 <MX_I2C2_Init+0x74>)
 8002468:	2201      	movs	r2, #1
 800246a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800246c:	4b15      	ldr	r3, [pc, #84]	; (80024c4 <MX_I2C2_Init+0x74>)
 800246e:	2200      	movs	r2, #0
 8002470:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002472:	4b14      	ldr	r3, [pc, #80]	; (80024c4 <MX_I2C2_Init+0x74>)
 8002474:	2200      	movs	r2, #0
 8002476:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002478:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <MX_I2C2_Init+0x74>)
 800247a:	2200      	movs	r2, #0
 800247c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800247e:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <MX_I2C2_Init+0x74>)
 8002480:	2200      	movs	r2, #0
 8002482:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002484:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <MX_I2C2_Init+0x74>)
 8002486:	2200      	movs	r2, #0
 8002488:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800248a:	480e      	ldr	r0, [pc, #56]	; (80024c4 <MX_I2C2_Init+0x74>)
 800248c:	f002 f84e 	bl	800452c <HAL_I2C_Init>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8002496:	f000 fa93 	bl	80029c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800249a:	2100      	movs	r1, #0
 800249c:	4809      	ldr	r0, [pc, #36]	; (80024c4 <MX_I2C2_Init+0x74>)
 800249e:	f002 fda9 	bl	8004ff4 <HAL_I2CEx_ConfigAnalogFilter>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80024a8:	f000 fa8a 	bl	80029c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80024ac:	2100      	movs	r1, #0
 80024ae:	4805      	ldr	r0, [pc, #20]	; (80024c4 <MX_I2C2_Init+0x74>)
 80024b0:	f002 fdeb 	bl	800508a <HAL_I2CEx_ConfigDigitalFilter>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80024ba:	f000 fa81 	bl	80029c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20000264 	.word	0x20000264
 80024c8:	40005800 	.word	0x40005800
 80024cc:	10909cec 	.word	0x10909cec

080024d0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80024d4:	4b1b      	ldr	r3, [pc, #108]	; (8002544 <MX_I2C3_Init+0x74>)
 80024d6:	4a1c      	ldr	r2, [pc, #112]	; (8002548 <MX_I2C3_Init+0x78>)
 80024d8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10909CEC;
 80024da:	4b1a      	ldr	r3, [pc, #104]	; (8002544 <MX_I2C3_Init+0x74>)
 80024dc:	4a1b      	ldr	r2, [pc, #108]	; (800254c <MX_I2C3_Init+0x7c>)
 80024de:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80024e0:	4b18      	ldr	r3, [pc, #96]	; (8002544 <MX_I2C3_Init+0x74>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024e6:	4b17      	ldr	r3, [pc, #92]	; (8002544 <MX_I2C3_Init+0x74>)
 80024e8:	2201      	movs	r2, #1
 80024ea:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024ec:	4b15      	ldr	r3, [pc, #84]	; (8002544 <MX_I2C3_Init+0x74>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80024f2:	4b14      	ldr	r3, [pc, #80]	; (8002544 <MX_I2C3_Init+0x74>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80024f8:	4b12      	ldr	r3, [pc, #72]	; (8002544 <MX_I2C3_Init+0x74>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024fe:	4b11      	ldr	r3, [pc, #68]	; (8002544 <MX_I2C3_Init+0x74>)
 8002500:	2200      	movs	r2, #0
 8002502:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002504:	4b0f      	ldr	r3, [pc, #60]	; (8002544 <MX_I2C3_Init+0x74>)
 8002506:	2200      	movs	r2, #0
 8002508:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800250a:	480e      	ldr	r0, [pc, #56]	; (8002544 <MX_I2C3_Init+0x74>)
 800250c:	f002 f80e 	bl	800452c <HAL_I2C_Init>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8002516:	f000 fa53 	bl	80029c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800251a:	2100      	movs	r1, #0
 800251c:	4809      	ldr	r0, [pc, #36]	; (8002544 <MX_I2C3_Init+0x74>)
 800251e:	f002 fd69 	bl	8004ff4 <HAL_I2CEx_ConfigAnalogFilter>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002528:	f000 fa4a 	bl	80029c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800252c:	2100      	movs	r1, #0
 800252e:	4805      	ldr	r0, [pc, #20]	; (8002544 <MX_I2C3_Init+0x74>)
 8002530:	f002 fdab 	bl	800508a <HAL_I2CEx_ConfigDigitalFilter>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800253a:	f000 fa41 	bl	80029c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	200002b8 	.word	0x200002b8
 8002548:	40005c00 	.word	0x40005c00
 800254c:	10909cec 	.word	0x10909cec

08002550 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8002554:	4b18      	ldr	r3, [pc, #96]	; (80025b8 <MX_LCD_Init+0x68>)
 8002556:	4a19      	ldr	r2, [pc, #100]	; (80025bc <MX_LCD_Init+0x6c>)
 8002558:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 800255a:	4b17      	ldr	r3, [pc, #92]	; (80025b8 <MX_LCD_Init+0x68>)
 800255c:	2200      	movs	r2, #0
 800255e:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8002560:	4b15      	ldr	r3, [pc, #84]	; (80025b8 <MX_LCD_Init+0x68>)
 8002562:	2200      	movs	r2, #0
 8002564:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8002566:	4b14      	ldr	r3, [pc, #80]	; (80025b8 <MX_LCD_Init+0x68>)
 8002568:	220c      	movs	r2, #12
 800256a:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 800256c:	4b12      	ldr	r3, [pc, #72]	; (80025b8 <MX_LCD_Init+0x68>)
 800256e:	2200      	movs	r2, #0
 8002570:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8002572:	4b11      	ldr	r3, [pc, #68]	; (80025b8 <MX_LCD_Init+0x68>)
 8002574:	2200      	movs	r2, #0
 8002576:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8002578:	4b0f      	ldr	r3, [pc, #60]	; (80025b8 <MX_LCD_Init+0x68>)
 800257a:	2200      	movs	r2, #0
 800257c:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800257e:	4b0e      	ldr	r3, [pc, #56]	; (80025b8 <MX_LCD_Init+0x68>)
 8002580:	2200      	movs	r2, #0
 8002582:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8002584:	4b0c      	ldr	r3, [pc, #48]	; (80025b8 <MX_LCD_Init+0x68>)
 8002586:	2200      	movs	r2, #0
 8002588:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800258a:	4b0b      	ldr	r3, [pc, #44]	; (80025b8 <MX_LCD_Init+0x68>)
 800258c:	2200      	movs	r2, #0
 800258e:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8002590:	4b09      	ldr	r3, [pc, #36]	; (80025b8 <MX_LCD_Init+0x68>)
 8002592:	2200      	movs	r2, #0
 8002594:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8002596:	4b08      	ldr	r3, [pc, #32]	; (80025b8 <MX_LCD_Init+0x68>)
 8002598:	2200      	movs	r2, #0
 800259a:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 800259c:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <MX_LCD_Init+0x68>)
 800259e:	2200      	movs	r2, #0
 80025a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80025a2:	4805      	ldr	r0, [pc, #20]	; (80025b8 <MX_LCD_Init+0x68>)
 80025a4:	f002 fdbe 	bl	8005124 <HAL_LCD_Init>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 80025ae:	f000 fa07 	bl	80029c0 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80025b2:	bf00      	nop
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	2000030c 	.word	0x2000030c
 80025bc:	40002400 	.word	0x40002400

080025c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b08c      	sub	sp, #48	; 0x30
 80025c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c6:	f107 031c 	add.w	r3, r7, #28
 80025ca:	2200      	movs	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	605a      	str	r2, [r3, #4]
 80025d0:	609a      	str	r2, [r3, #8]
 80025d2:	60da      	str	r2, [r3, #12]
 80025d4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025d6:	4b5b      	ldr	r3, [pc, #364]	; (8002744 <MX_GPIO_Init+0x184>)
 80025d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025da:	4a5a      	ldr	r2, [pc, #360]	; (8002744 <MX_GPIO_Init+0x184>)
 80025dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025e2:	4b58      	ldr	r3, [pc, #352]	; (8002744 <MX_GPIO_Init+0x184>)
 80025e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ea:	61bb      	str	r3, [r7, #24]
 80025ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ee:	4b55      	ldr	r3, [pc, #340]	; (8002744 <MX_GPIO_Init+0x184>)
 80025f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025f2:	4a54      	ldr	r2, [pc, #336]	; (8002744 <MX_GPIO_Init+0x184>)
 80025f4:	f043 0304 	orr.w	r3, r3, #4
 80025f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025fa:	4b52      	ldr	r3, [pc, #328]	; (8002744 <MX_GPIO_Init+0x184>)
 80025fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	617b      	str	r3, [r7, #20]
 8002604:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002606:	4b4f      	ldr	r3, [pc, #316]	; (8002744 <MX_GPIO_Init+0x184>)
 8002608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800260a:	4a4e      	ldr	r2, [pc, #312]	; (8002744 <MX_GPIO_Init+0x184>)
 800260c:	f043 0301 	orr.w	r3, r3, #1
 8002610:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002612:	4b4c      	ldr	r3, [pc, #304]	; (8002744 <MX_GPIO_Init+0x184>)
 8002614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	613b      	str	r3, [r7, #16]
 800261c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800261e:	4b49      	ldr	r3, [pc, #292]	; (8002744 <MX_GPIO_Init+0x184>)
 8002620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002622:	4a48      	ldr	r2, [pc, #288]	; (8002744 <MX_GPIO_Init+0x184>)
 8002624:	f043 0302 	orr.w	r3, r3, #2
 8002628:	64d3      	str	r3, [r2, #76]	; 0x4c
 800262a:	4b46      	ldr	r3, [pc, #280]	; (8002744 <MX_GPIO_Init+0x184>)
 800262c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	60fb      	str	r3, [r7, #12]
 8002634:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002636:	4b43      	ldr	r3, [pc, #268]	; (8002744 <MX_GPIO_Init+0x184>)
 8002638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800263a:	4a42      	ldr	r2, [pc, #264]	; (8002744 <MX_GPIO_Init+0x184>)
 800263c:	f043 0310 	orr.w	r3, r3, #16
 8002640:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002642:	4b40      	ldr	r3, [pc, #256]	; (8002744 <MX_GPIO_Init+0x184>)
 8002644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002646:	f003 0310 	and.w	r3, r3, #16
 800264a:	60bb      	str	r3, [r7, #8]
 800264c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800264e:	4b3d      	ldr	r3, [pc, #244]	; (8002744 <MX_GPIO_Init+0x184>)
 8002650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002652:	4a3c      	ldr	r2, [pc, #240]	; (8002744 <MX_GPIO_Init+0x184>)
 8002654:	f043 0308 	orr.w	r3, r3, #8
 8002658:	64d3      	str	r3, [r2, #76]	; 0x4c
 800265a:	4b3a      	ldr	r3, [pc, #232]	; (8002744 <MX_GPIO_Init+0x184>)
 800265c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800265e:	f003 0308 	and.w	r3, r3, #8
 8002662:	607b      	str	r3, [r7, #4]
 8002664:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 8002666:	2200      	movs	r2, #0
 8002668:	2104      	movs	r1, #4
 800266a:	4837      	ldr	r0, [pc, #220]	; (8002748 <MX_GPIO_Init+0x188>)
 800266c:	f001 ff46 	bl	80044fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_RESET);
 8002670:	2200      	movs	r2, #0
 8002672:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002676:	4835      	ldr	r0, [pc, #212]	; (800274c <MX_GPIO_Init+0x18c>)
 8002678:	f001 ff40 	bl	80044fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800267c:	2201      	movs	r2, #1
 800267e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002682:	4833      	ldr	r0, [pc, #204]	; (8002750 <MX_GPIO_Init+0x190>)
 8002684:	f001 ff3a 	bl	80044fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOY_CENTER_Pin JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin
                           JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin
 8002688:	232f      	movs	r3, #47	; 0x2f
 800268a:	61fb      	str	r3, [r7, #28]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800268c:	2300      	movs	r3, #0
 800268e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002690:	2302      	movs	r3, #2
 8002692:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002694:	f107 031c 	add.w	r3, r7, #28
 8002698:	4619      	mov	r1, r3
 800269a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800269e:	f001 fd6b 	bl	8004178 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 80026a2:	2310      	movs	r3, #16
 80026a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80026a6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80026aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ac:	2300      	movs	r3, #0
 80026ae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 80026b0:	f107 031c 	add.w	r3, r7, #28
 80026b4:	4619      	mov	r1, r3
 80026b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026ba:	f001 fd5d 	bl	8004178 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 80026be:	2304      	movs	r3, #4
 80026c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026c2:	2301      	movs	r3, #1
 80026c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026c6:	2301      	movs	r3, #1
 80026c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ca:	2303      	movs	r3, #3
 80026cc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 80026ce:	f107 031c 	add.w	r3, r7, #28
 80026d2:	4619      	mov	r1, r3
 80026d4:	481c      	ldr	r0, [pc, #112]	; (8002748 <MX_GPIO_Init+0x188>)
 80026d6:	f001 fd4f 	bl	8004178 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 80026da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026e0:	2301      	movs	r3, #1
 80026e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026e4:	2301      	movs	r3, #1
 80026e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e8:	2303      	movs	r3, #3
 80026ea:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 80026ec:	f107 031c 	add.w	r3, r7, #28
 80026f0:	4619      	mov	r1, r3
 80026f2:	4816      	ldr	r0, [pc, #88]	; (800274c <MX_GPIO_Init+0x18c>)
 80026f4:	f001 fd40 	bl	8004178 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80026f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026fe:	2301      	movs	r3, #1
 8002700:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002702:	2300      	movs	r3, #0
 8002704:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002706:	2300      	movs	r3, #0
 8002708:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800270a:	f107 031c 	add.w	r3, r7, #28
 800270e:	4619      	mov	r1, r3
 8002710:	480f      	ldr	r0, [pc, #60]	; (8002750 <MX_GPIO_Init+0x190>)
 8002712:	f001 fd31 	bl	8004178 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8002716:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800271a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800271c:	2302      	movs	r3, #2
 800271e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002720:	2300      	movs	r3, #0
 8002722:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002724:	2303      	movs	r3, #3
 8002726:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002728:	230a      	movs	r3, #10
 800272a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800272c:	f107 031c 	add.w	r3, r7, #28
 8002730:	4619      	mov	r1, r3
 8002732:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002736:	f001 fd1f 	bl	8004178 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800273a:	bf00      	nop
 800273c:	3730      	adds	r7, #48	; 0x30
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	40021000 	.word	0x40021000
 8002748:	48000400 	.word	0x48000400
 800274c:	48001000 	.word	0x48001000
 8002750:	48000800 	.word	0x48000800

08002754 <BMP280_init>:

/* USER CODE BEGIN 4 */
int8_t BMP280_init(void) {
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
	int8_t rslt;
    struct bmp280_config conf;

    /* Map the delay function pointer with the function responsible for implementing the delay */
    bmp.delay_ms = delay_ms;
 800275a:	4b27      	ldr	r3, [pc, #156]	; (80027f8 <BMP280_init+0xa4>)
 800275c:	4a27      	ldr	r2, [pc, #156]	; (80027fc <BMP280_init+0xa8>)
 800275e:	60da      	str	r2, [r3, #12]

    /* Assign device I2C address based on the status of SDO pin (GND for PRIMARY(0x76) & VDD for SECONDARY(0x77)) */
    bmp.dev_id = (BMP280_I2C_ADDR_PRIM<<1);
 8002760:	4b25      	ldr	r3, [pc, #148]	; (80027f8 <BMP280_init+0xa4>)
 8002762:	22ec      	movs	r2, #236	; 0xec
 8002764:	705a      	strb	r2, [r3, #1]

    /* Select the interface mode as I2C */
    bmp.intf = BMP280_I2C_INTF;
 8002766:	4b24      	ldr	r3, [pc, #144]	; (80027f8 <BMP280_init+0xa4>)
 8002768:	2201      	movs	r2, #1
 800276a:	709a      	strb	r2, [r3, #2]

    /* Map the I2C read & write function pointer with the functions responsible for I2C bus transfer */
    bmp.read = i2c_reg_read;
 800276c:	4b22      	ldr	r3, [pc, #136]	; (80027f8 <BMP280_init+0xa4>)
 800276e:	4a24      	ldr	r2, [pc, #144]	; (8002800 <BMP280_init+0xac>)
 8002770:	605a      	str	r2, [r3, #4]
    bmp.write = i2c_reg_write;
 8002772:	4b21      	ldr	r3, [pc, #132]	; (80027f8 <BMP280_init+0xa4>)
 8002774:	4a23      	ldr	r2, [pc, #140]	; (8002804 <BMP280_init+0xb0>)
 8002776:	609a      	str	r2, [r3, #8]
     * bmp.dev_id = 0;
     * bmp.read = spi_reg_read;
     * bmp.write = spi_reg_write;
     * bmp.intf = BMP280_SPI_INTF;
     */
    rslt = bmp280_init(&bmp);
 8002778:	481f      	ldr	r0, [pc, #124]	; (80027f8 <BMP280_init+0xa4>)
 800277a:	f7fe fecf 	bl	800151c <bmp280_init>
 800277e:	4603      	mov	r3, r0
 8002780:	71fb      	strb	r3, [r7, #7]
    print_rslt(" bmp280_init status", rslt);
 8002782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002786:	4619      	mov	r1, r3
 8002788:	481f      	ldr	r0, [pc, #124]	; (8002808 <BMP280_init+0xb4>)
 800278a:	f000 f8c5 	bl	8002918 <print_rslt>

    /* Always read the current settings before writing, especially when
     * all the configuration is not modified
     */
    rslt = bmp280_get_config(&conf, &bmp);
 800278e:	463b      	mov	r3, r7
 8002790:	4919      	ldr	r1, [pc, #100]	; (80027f8 <BMP280_init+0xa4>)
 8002792:	4618      	mov	r0, r3
 8002794:	f7fe ff28 	bl	80015e8 <bmp280_get_config>
 8002798:	4603      	mov	r3, r0
 800279a:	71fb      	strb	r3, [r7, #7]
    print_rslt(" bmp280_get_config status", rslt);
 800279c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a0:	4619      	mov	r1, r3
 80027a2:	481a      	ldr	r0, [pc, #104]	; (800280c <BMP280_init+0xb8>)
 80027a4:	f000 f8b8 	bl	8002918 <print_rslt>

    /* configuring the temperature oversampling, filter coefficient and output data rate */
    /* Overwrite the desired settings */
    conf.filter = BMP280_FILTER_COEFF_2;
 80027a8:	2301      	movs	r3, #1
 80027aa:	70fb      	strb	r3, [r7, #3]

    /* Pressure oversampling set at 4x */
    conf.os_pres = BMP280_OS_4X;
 80027ac:	2303      	movs	r3, #3
 80027ae:	707b      	strb	r3, [r7, #1]

    /* Temperature oversampling set at 4x */
    conf.os_temp = BMP280_OS_4X;
 80027b0:	2303      	movs	r3, #3
 80027b2:	703b      	strb	r3, [r7, #0]

    /* Setting the output data rate as 1HZ(1000ms) */
    conf.odr = BMP280_ODR_1000_MS;
 80027b4:	2305      	movs	r3, #5
 80027b6:	70bb      	strb	r3, [r7, #2]
    rslt = bmp280_set_config(&conf, &bmp);
 80027b8:	463b      	mov	r3, r7
 80027ba:	490f      	ldr	r1, [pc, #60]	; (80027f8 <BMP280_init+0xa4>)
 80027bc:	4618      	mov	r0, r3
 80027be:	f7fe ff63 	bl	8001688 <bmp280_set_config>
 80027c2:	4603      	mov	r3, r0
 80027c4:	71fb      	strb	r3, [r7, #7]
    print_rslt(" bmp280_set_config status", rslt);
 80027c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ca:	4619      	mov	r1, r3
 80027cc:	4810      	ldr	r0, [pc, #64]	; (8002810 <BMP280_init+0xbc>)
 80027ce:	f000 f8a3 	bl	8002918 <print_rslt>

    /* Always set the power mode after setting the configuration */
    rslt = bmp280_set_power_mode(BMP280_NORMAL_MODE, &bmp);
 80027d2:	4909      	ldr	r1, [pc, #36]	; (80027f8 <BMP280_init+0xa4>)
 80027d4:	2003      	movs	r0, #3
 80027d6:	f7fe ff66 	bl	80016a6 <bmp280_set_power_mode>
 80027da:	4603      	mov	r3, r0
 80027dc:	71fb      	strb	r3, [r7, #7]
    print_rslt(" bmp280_set_power_mode status", rslt);
 80027de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e2:	4619      	mov	r1, r3
 80027e4:	480b      	ldr	r0, [pc, #44]	; (8002814 <BMP280_init+0xc0>)
 80027e6:	f000 f897 	bl	8002918 <print_rslt>

    return rslt;
 80027ea:	f997 3007 	ldrsb.w	r3, [r7, #7]

}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	20000348 	.word	0x20000348
 80027fc:	08002881 	.word	0x08002881
 8002800:	080028d9 	.word	0x080028d9
 8002804:	08002899 	.word	0x08002899
 8002808:	0800aa00 	.word	0x0800aa00
 800280c:	0800aa14 	.word	0x0800aa14
 8002810:	0800aa30 	.word	0x0800aa30
 8002814:	0800aa4c 	.word	0x0800aa4c

08002818 <BMP280_read>:

int8_t BMP280_read(void) {
 8002818:	b580      	push	{r7, lr}
 800281a:	b088      	sub	sp, #32
 800281c:	af02      	add	r7, sp, #8

     //uint32_t pres32, pres64, temp32;
     double pres, temp;

	 /* Pobranie danych z czujnika */
     rslt = bmp280_get_uncomp_data(&ucomp_data, &bmp);
 800281e:	4915      	ldr	r1, [pc, #84]	; (8002874 <BMP280_read+0x5c>)
 8002820:	4815      	ldr	r0, [pc, #84]	; (8002878 <BMP280_read+0x60>)
 8002822:	f7fe ff5f 	bl	80016e4 <bmp280_get_uncomp_data>
 8002826:	4603      	mov	r3, r0
 8002828:	75fb      	strb	r3, [r7, #23]
     /* rslt = bmp280_get_comp_pres_32bit(&pres32, ucomp_data.uncomp_press, &bmp);
      * rslt = bmp280_get_comp_temp_32bit(&temp32, ucomp_data.uncomp_temp, &bmp);
      */

     /* Konwersja na liczby zmiennoprzecinkowe */
     rslt = bmp280_get_comp_pres_double(&pres, ucomp_data.uncomp_press, &bmp);
 800282a:	4b13      	ldr	r3, [pc, #76]	; (8002878 <BMP280_read+0x60>)
 800282c:	6859      	ldr	r1, [r3, #4]
 800282e:	f107 0308 	add.w	r3, r7, #8
 8002832:	4a10      	ldr	r2, [pc, #64]	; (8002874 <BMP280_read+0x5c>)
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff f87b 	bl	8001930 <bmp280_get_comp_pres_double>
 800283a:	4603      	mov	r3, r0
 800283c:	75fb      	strb	r3, [r7, #23]
     rslt = bmp280_get_comp_temp_double(&temp, ucomp_data.uncomp_temp, &bmp);
 800283e:	4b0e      	ldr	r3, [pc, #56]	; (8002878 <BMP280_read+0x60>)
 8002840:	6819      	ldr	r1, [r3, #0]
 8002842:	463b      	mov	r3, r7
 8002844:	4a0b      	ldr	r2, [pc, #44]	; (8002874 <BMP280_read+0x5c>)
 8002846:	4618      	mov	r0, r3
 8002848:	f7fe ff9a 	bl	8001780 <bmp280_get_comp_temp_double>
 800284c:	4603      	mov	r3, r0
 800284e:	75fb      	strb	r3, [r7, #23]

     /* Wyswietlenie wartosci */
     printf("Temperatura: %.2f C\n Cisnienie: %.2f Pa \n", temp, pres);
 8002850:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002854:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002858:	e9cd 2300 	strd	r2, r3, [sp]
 800285c:	4602      	mov	r2, r0
 800285e:	460b      	mov	r3, r1
 8002860:	4806      	ldr	r0, [pc, #24]	; (800287c <BMP280_read+0x64>)
 8002862:	f005 fef9 	bl	8008658 <iprintf>


     return rslt;
 8002866:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800286a:	4618      	mov	r0, r3
 800286c:	3718      	adds	r7, #24
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	20000348 	.word	0x20000348
 8002878:	2000037c 	.word	0x2000037c
 800287c:	0800aa6c 	.word	0x0800aa6c

08002880 <delay_ms>:

void delay_ms(uint32_t period_ms)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
	HAL_Delay(period_ms);
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f001 fac1 	bl	8003e10 <HAL_Delay>
    /* Implement the delay routine according to the target machine */
}
 800288e:	bf00      	nop
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
	...

08002898 <i2c_reg_write>:
 *  @retval 0 -> Success
 *  @retval >0 -> Failure Info
 *
 */
int8_t i2c_reg_write(uint8_t i2c_addr, uint8_t reg_addr, uint8_t *reg_data, uint16_t length)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af04      	add	r7, sp, #16
 800289e:	603a      	str	r2, [r7, #0]
 80028a0:	461a      	mov	r2, r3
 80028a2:	4603      	mov	r3, r0
 80028a4:	71fb      	strb	r3, [r7, #7]
 80028a6:	460b      	mov	r3, r1
 80028a8:	71bb      	strb	r3, [r7, #6]
 80028aa:	4613      	mov	r3, r2
 80028ac:	80bb      	strh	r3, [r7, #4]


    /* Implement the I2C write routine according to the target machine. */
	HAL_I2C_Mem_Write(&hi2c1, i2c_addr, reg_addr, 1, reg_data, length, 100);
 80028ae:	79fb      	ldrb	r3, [r7, #7]
 80028b0:	b299      	uxth	r1, r3
 80028b2:	79bb      	ldrb	r3, [r7, #6]
 80028b4:	b29a      	uxth	r2, r3
 80028b6:	2364      	movs	r3, #100	; 0x64
 80028b8:	9302      	str	r3, [sp, #8]
 80028ba:	88bb      	ldrh	r3, [r7, #4]
 80028bc:	9301      	str	r3, [sp, #4]
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	2301      	movs	r3, #1
 80028c4:	4803      	ldr	r0, [pc, #12]	; (80028d4 <i2c_reg_write+0x3c>)
 80028c6:	f001 fec1 	bl	800464c <HAL_I2C_Mem_Write>

	return 0;
 80028ca:	2300      	movs	r3, #0
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3708      	adds	r7, #8
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	20000210 	.word	0x20000210

080028d8 <i2c_reg_read>:
 *  @retval 0 -> Success
 *  @retval >0 -> Failure Info
 *
 */
int8_t i2c_reg_read(uint8_t i2c_addr, uint8_t reg_addr, uint8_t *reg_data, uint16_t length)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af04      	add	r7, sp, #16
 80028de:	603a      	str	r2, [r7, #0]
 80028e0:	461a      	mov	r2, r3
 80028e2:	4603      	mov	r3, r0
 80028e4:	71fb      	strb	r3, [r7, #7]
 80028e6:	460b      	mov	r3, r1
 80028e8:	71bb      	strb	r3, [r7, #6]
 80028ea:	4613      	mov	r3, r2
 80028ec:	80bb      	strh	r3, [r7, #4]


    /* Implement the I2C read routine according to the target machine. */
	HAL_I2C_Mem_Read(&hi2c1, i2c_addr, reg_addr, 1, reg_data, length, 100);
 80028ee:	79fb      	ldrb	r3, [r7, #7]
 80028f0:	b299      	uxth	r1, r3
 80028f2:	79bb      	ldrb	r3, [r7, #6]
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	2364      	movs	r3, #100	; 0x64
 80028f8:	9302      	str	r3, [sp, #8]
 80028fa:	88bb      	ldrh	r3, [r7, #4]
 80028fc:	9301      	str	r3, [sp, #4]
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	9300      	str	r3, [sp, #0]
 8002902:	2301      	movs	r3, #1
 8002904:	4803      	ldr	r0, [pc, #12]	; (8002914 <i2c_reg_read+0x3c>)
 8002906:	f001 ffb5 	bl	8004874 <HAL_I2C_Mem_Read>

    return 0;
 800290a:	2300      	movs	r3, #0
}
 800290c:	4618      	mov	r0, r3
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	20000210 	.word	0x20000210

08002918 <print_rslt>:

void print_rslt(const char api_name[], int8_t rslt)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	460b      	mov	r3, r1
 8002922:	70fb      	strb	r3, [r7, #3]
    if (rslt != BMP280_OK)
 8002924:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d039      	beq.n	80029a0 <print_rslt+0x88>
    {
        printf("%s\t", api_name);
 800292c:	6879      	ldr	r1, [r7, #4]
 800292e:	481e      	ldr	r0, [pc, #120]	; (80029a8 <print_rslt+0x90>)
 8002930:	f005 fe92 	bl	8008658 <iprintf>
        if (rslt == BMP280_E_NULL_PTR)
 8002934:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800293c:	d106      	bne.n	800294c <print_rslt+0x34>
        {
            printf("Error [%d] : Null pointer error\r\n", rslt);
 800293e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002942:	4619      	mov	r1, r3
 8002944:	4819      	ldr	r0, [pc, #100]	; (80029ac <print_rslt+0x94>)
 8002946:	f005 fe87 	bl	8008658 <iprintf>
        {
            /* For more error codes refer "*_defs.h" */
            printf("Error [%d] : Unknown error code\r\n", rslt);
        }
    }
}
 800294a:	e029      	b.n	80029a0 <print_rslt+0x88>
        else if (rslt == BMP280_E_COMM_FAIL)
 800294c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002950:	f113 0f04 	cmn.w	r3, #4
 8002954:	d106      	bne.n	8002964 <print_rslt+0x4c>
            printf("Error [%d] : Bus communication failed\r\n", rslt);
 8002956:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800295a:	4619      	mov	r1, r3
 800295c:	4814      	ldr	r0, [pc, #80]	; (80029b0 <print_rslt+0x98>)
 800295e:	f005 fe7b 	bl	8008658 <iprintf>
}
 8002962:	e01d      	b.n	80029a0 <print_rslt+0x88>
        else if (rslt == BMP280_E_IMPLAUS_TEMP)
 8002964:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002968:	f113 0f07 	cmn.w	r3, #7
 800296c:	d106      	bne.n	800297c <print_rslt+0x64>
            printf("Error [%d] : Invalid Temperature\r\n", rslt);
 800296e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002972:	4619      	mov	r1, r3
 8002974:	480f      	ldr	r0, [pc, #60]	; (80029b4 <print_rslt+0x9c>)
 8002976:	f005 fe6f 	bl	8008658 <iprintf>
}
 800297a:	e011      	b.n	80029a0 <print_rslt+0x88>
        else if (rslt == BMP280_E_DEV_NOT_FOUND)
 800297c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002980:	f113 0f02 	cmn.w	r3, #2
 8002984:	d106      	bne.n	8002994 <print_rslt+0x7c>
            printf("Error [%d] : Device not found\r\n", rslt);
 8002986:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800298a:	4619      	mov	r1, r3
 800298c:	480a      	ldr	r0, [pc, #40]	; (80029b8 <print_rslt+0xa0>)
 800298e:	f005 fe63 	bl	8008658 <iprintf>
}
 8002992:	e005      	b.n	80029a0 <print_rslt+0x88>
            printf("Error [%d] : Unknown error code\r\n", rslt);
 8002994:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002998:	4619      	mov	r1, r3
 800299a:	4808      	ldr	r0, [pc, #32]	; (80029bc <print_rslt+0xa4>)
 800299c:	f005 fe5c 	bl	8008658 <iprintf>
}
 80029a0:	bf00      	nop
 80029a2:	3708      	adds	r7, #8
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	0800aa98 	.word	0x0800aa98
 80029ac:	0800aa9c 	.word	0x0800aa9c
 80029b0:	0800aac0 	.word	0x0800aac0
 80029b4:	0800aae8 	.word	0x0800aae8
 80029b8:	0800ab0c 	.word	0x0800ab0c
 80029bc:	0800ab2c 	.word	0x0800ab2c

080029c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029c4:	b672      	cpsid	i
}
 80029c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029c8:	e7fe      	b.n	80029c8 <Error_Handler+0x8>
	...

080029cc <BSP_JOY_GetState>:
*            @arg  JOY_LEFT
*            @arg  JOY_RIGHT
*            @arg  JOY_UP
*/
JOYState_TypeDef BSP_JOY_GetState(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
  JOYState_TypeDef joykey;

  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 80029d2:	2300      	movs	r3, #0
 80029d4:	71fb      	strb	r3, [r7, #7]
 80029d6:	e013      	b.n	8002a00 <BSP_JOY_GetState+0x34>
  {
    if (HAL_GPIO_ReadPin(JOY_PORT[joykey], JOY_PIN[joykey]) == GPIO_PIN_SET)
 80029d8:	79fb      	ldrb	r3, [r7, #7]
 80029da:	4a0d      	ldr	r2, [pc, #52]	; (8002a10 <BSP_JOY_GetState+0x44>)
 80029dc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80029e0:	79fb      	ldrb	r3, [r7, #7]
 80029e2:	490c      	ldr	r1, [pc, #48]	; (8002a14 <BSP_JOY_GetState+0x48>)
 80029e4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80029e8:	4619      	mov	r1, r3
 80029ea:	4610      	mov	r0, r2
 80029ec:	f001 fd6e 	bl	80044cc <HAL_GPIO_ReadPin>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d101      	bne.n	80029fa <BSP_JOY_GetState+0x2e>
    {
      /* Return Code Joystick key pressed */
      return joykey;
 80029f6:	79fb      	ldrb	r3, [r7, #7]
 80029f8:	e006      	b.n	8002a08 <BSP_JOY_GetState+0x3c>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	3301      	adds	r3, #1
 80029fe:	71fb      	strb	r3, [r7, #7]
 8002a00:	79fb      	ldrb	r3, [r7, #7]
 8002a02:	2b04      	cmp	r3, #4
 8002a04:	d9e8      	bls.n	80029d8 <BSP_JOY_GetState+0xc>
    }
  }

  /* No Joystick key pressed */
  return JOY_NONE;
 8002a06:	2305      	movs	r3, #5
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	20000000 	.word	0x20000000
 8002a14:	0800ab78 	.word	0x0800ab78

08002a18 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8002a1c:	4b19      	ldr	r3, [pc, #100]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a1e:	4a1a      	ldr	r2, [pc, #104]	; (8002a88 <BSP_LCD_GLASS_Init+0x70>)
 8002a20:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8002a22:	4b18      	ldr	r3, [pc, #96]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8002a28:	4b16      	ldr	r3, [pc, #88]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a2a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002a2e:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8002a30:	4b14      	ldr	r3, [pc, #80]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a32:	220c      	movs	r2, #12
 8002a34:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8002a36:	4b13      	ldr	r3, [pc, #76]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a38:	2240      	movs	r2, #64	; 0x40
 8002a3a:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8002a3c:	4b11      	ldr	r3, [pc, #68]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8002a42:	4b10      	ldr	r3, [pc, #64]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a44:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8002a48:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8002a4a:	4b0e      	ldr	r3, [pc, #56]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8002a50:	4b0c      	ldr	r3, [pc, #48]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a52:	2240      	movs	r2, #64	; 0x40
 8002a54:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8002a56:	4b0b      	ldr	r3, [pc, #44]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8002a5c:	4b09      	ldr	r3, [pc, #36]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8002a62:	4b08      	ldr	r3, [pc, #32]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a64:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a68:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8002a6a:	4b06      	ldr	r3, [pc, #24]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8002a70:	4804      	ldr	r0, [pc, #16]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a72:	f000 f839 	bl	8002ae8 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8002a76:	4803      	ldr	r0, [pc, #12]	; (8002a84 <BSP_LCD_GLASS_Init+0x6c>)
 8002a78:	f002 fb54 	bl	8005124 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8002a7c:	f000 f82a 	bl	8002ad4 <BSP_LCD_GLASS_Clear>
}
 8002a80:	bf00      	nop
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	20000384 	.word	0x20000384
 8002a88:	40002400 	.word	0x40002400

08002a8c <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8002a94:	2300      	movs	r3, #0
 8002a96:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8002a98:	e00b      	b.n	8002ab2 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8002a9a:	7bfb      	ldrb	r3, [r7, #15]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f000 fa41 	bl	8002f28 <WriteChar>

    /* Point on the next character */
    ptr++;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8002aac:	7bfb      	ldrb	r3, [r7, #15]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d002      	beq.n	8002ac0 <BSP_LCD_GLASS_DisplayString+0x34>
 8002aba:	7bfb      	ldrb	r3, [r7, #15]
 8002abc:	2b05      	cmp	r3, #5
 8002abe:	d9ec      	bls.n	8002a9a <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8002ac0:	4803      	ldr	r0, [pc, #12]	; (8002ad0 <BSP_LCD_GLASS_DisplayString+0x44>)
 8002ac2:	f002 fca0 	bl	8005406 <HAL_LCD_UpdateDisplayRequest>
}
 8002ac6:	bf00      	nop
 8002ac8:	3710      	adds	r7, #16
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	20000384 	.word	0x20000384

08002ad4 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8002ad8:	4802      	ldr	r0, [pc, #8]	; (8002ae4 <BSP_LCD_GLASS_Clear+0x10>)
 8002ada:	f002 fc3e 	bl	800535a <HAL_LCD_Clear>
}
 8002ade:	bf00      	nop
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20000384 	.word	0x20000384

08002ae8 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b0c0      	sub	sp, #256	; 0x100
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8002af0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]
 8002af8:	605a      	str	r2, [r3, #4]
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	60da      	str	r2, [r3, #12]
 8002afe:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8002b00:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002b04:	2244      	movs	r2, #68	; 0x44
 8002b06:	2100      	movs	r1, #0
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f005 f933 	bl	8007d74 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8002b0e:	f107 0320 	add.w	r3, r7, #32
 8002b12:	2288      	movs	r2, #136	; 0x88
 8002b14:	2100      	movs	r1, #0
 8002b16:	4618      	mov	r0, r3
 8002b18:	f005 f92c 	bl	8007d74 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b1c:	4b51      	ldr	r3, [pc, #324]	; (8002c64 <LCD_MspInit+0x17c>)
 8002b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b20:	4a50      	ldr	r2, [pc, #320]	; (8002c64 <LCD_MspInit+0x17c>)
 8002b22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b26:	6593      	str	r3, [r2, #88]	; 0x58
 8002b28:	4b4e      	ldr	r3, [pc, #312]	; (8002c64 <LCD_MspInit+0x17c>)
 8002b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b30:	61fb      	str	r3, [r7, #28]
 8002b32:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8002b34:	2304      	movs	r3, #4
 8002b36:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8002b40:	2301      	movs	r3, #1
 8002b42:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8002b46:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f002 fd1a 	bl	8005584 <HAL_RCC_OscConfig>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d000      	beq.n	8002b58 <LCD_MspInit+0x70>
  {
    while (1);
 8002b56:	e7fe      	b.n	8002b56 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002b58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b5c:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002b5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8002b66:	f107 0320 	add.w	r3, r7, #32
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f003 fb0a 	bl	8006184 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b70:	4b3c      	ldr	r3, [pc, #240]	; (8002c64 <LCD_MspInit+0x17c>)
 8002b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b74:	4a3b      	ldr	r2, [pc, #236]	; (8002c64 <LCD_MspInit+0x17c>)
 8002b76:	f043 0301 	orr.w	r3, r3, #1
 8002b7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b7c:	4b39      	ldr	r3, [pc, #228]	; (8002c64 <LCD_MspInit+0x17c>)
 8002b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b80:	f003 0301 	and.w	r3, r3, #1
 8002b84:	61bb      	str	r3, [r7, #24]
 8002b86:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b88:	4b36      	ldr	r3, [pc, #216]	; (8002c64 <LCD_MspInit+0x17c>)
 8002b8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b8c:	4a35      	ldr	r2, [pc, #212]	; (8002c64 <LCD_MspInit+0x17c>)
 8002b8e:	f043 0302 	orr.w	r3, r3, #2
 8002b92:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b94:	4b33      	ldr	r3, [pc, #204]	; (8002c64 <LCD_MspInit+0x17c>)
 8002b96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b98:	f003 0302 	and.w	r3, r3, #2
 8002b9c:	617b      	str	r3, [r7, #20]
 8002b9e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ba0:	4b30      	ldr	r3, [pc, #192]	; (8002c64 <LCD_MspInit+0x17c>)
 8002ba2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ba4:	4a2f      	ldr	r2, [pc, #188]	; (8002c64 <LCD_MspInit+0x17c>)
 8002ba6:	f043 0304 	orr.w	r3, r3, #4
 8002baa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bac:	4b2d      	ldr	r3, [pc, #180]	; (8002c64 <LCD_MspInit+0x17c>)
 8002bae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bb0:	f003 0304 	and.w	r3, r3, #4
 8002bb4:	613b      	str	r3, [r7, #16]
 8002bb6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bb8:	4b2a      	ldr	r3, [pc, #168]	; (8002c64 <LCD_MspInit+0x17c>)
 8002bba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bbc:	4a29      	ldr	r2, [pc, #164]	; (8002c64 <LCD_MspInit+0x17c>)
 8002bbe:	f043 0308 	orr.w	r3, r3, #8
 8002bc2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bc4:	4b27      	ldr	r3, [pc, #156]	; (8002c64 <LCD_MspInit+0x17c>)
 8002bc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bc8:	f003 0308 	and.w	r3, r3, #8
 8002bcc:	60fb      	str	r3, [r7, #12]
 8002bce:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8002bd0:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002bd4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8002bd8:	2302      	movs	r3, #2
 8002bda:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8002bde:	2300      	movs	r3, #0
 8002be0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8002be4:	2303      	movs	r3, #3
 8002be6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8002bea:	230b      	movs	r3, #11
 8002bec:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002bf0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bfa:	f001 fabd 	bl	8004178 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8002bfe:	f24f 2333 	movw	r3, #62003	; 0xf233
 8002c02:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8002c06:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	4816      	ldr	r0, [pc, #88]	; (8002c68 <LCD_MspInit+0x180>)
 8002c0e:	f001 fab3 	bl	8004178 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8002c12:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002c16:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8002c1a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002c1e:	4619      	mov	r1, r3
 8002c20:	4812      	ldr	r0, [pc, #72]	; (8002c6c <LCD_MspInit+0x184>)
 8002c22:	f001 faa9 	bl	8004178 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8002c26:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002c2a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8002c2e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002c32:	4619      	mov	r1, r3
 8002c34:	480e      	ldr	r0, [pc, #56]	; (8002c70 <LCD_MspInit+0x188>)
 8002c36:	f001 fa9f 	bl	8004178 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8002c3a:	2002      	movs	r0, #2
 8002c3c:	f001 f8e8 	bl	8003e10 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8002c40:	4b08      	ldr	r3, [pc, #32]	; (8002c64 <LCD_MspInit+0x17c>)
 8002c42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c44:	4a07      	ldr	r2, [pc, #28]	; (8002c64 <LCD_MspInit+0x17c>)
 8002c46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c4a:	6593      	str	r3, [r2, #88]	; 0x58
 8002c4c:	4b05      	ldr	r3, [pc, #20]	; (8002c64 <LCD_MspInit+0x17c>)
 8002c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c54:	60bb      	str	r3, [r7, #8]
 8002c56:	68bb      	ldr	r3, [r7, #8]
}
 8002c58:	bf00      	nop
 8002c5a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	40021000 	.word	0x40021000
 8002c68:	48000400 	.word	0x48000400
 8002c6c:	48000800 	.word	0x48000800
 8002c70:	48000c00 	.word	0x48000c00

08002c74 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	70fb      	strb	r3, [r7, #3]
 8002c80:	4613      	mov	r3, r2
 8002c82:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8002c84:	2300      	movs	r3, #0
 8002c86:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	737b      	strb	r3, [r7, #13]
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2bff      	cmp	r3, #255	; 0xff
 8002c96:	f000 80e8 	beq.w	8002e6a <Convert+0x1f6>
 8002c9a:	2bff      	cmp	r3, #255	; 0xff
 8002c9c:	f300 80f1 	bgt.w	8002e82 <Convert+0x20e>
 8002ca0:	2bb5      	cmp	r3, #181	; 0xb5
 8002ca2:	f000 80cb 	beq.w	8002e3c <Convert+0x1c8>
 8002ca6:	2bb5      	cmp	r3, #181	; 0xb5
 8002ca8:	f300 80eb 	bgt.w	8002e82 <Convert+0x20e>
 8002cac:	2b6e      	cmp	r3, #110	; 0x6e
 8002cae:	f300 80a9 	bgt.w	8002e04 <Convert+0x190>
 8002cb2:	2b20      	cmp	r3, #32
 8002cb4:	f2c0 80e5 	blt.w	8002e82 <Convert+0x20e>
 8002cb8:	3b20      	subs	r3, #32
 8002cba:	2b4e      	cmp	r3, #78	; 0x4e
 8002cbc:	f200 80e1 	bhi.w	8002e82 <Convert+0x20e>
 8002cc0:	a201      	add	r2, pc, #4	; (adr r2, 8002cc8 <Convert+0x54>)
 8002cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cc6:	bf00      	nop
 8002cc8:	08002e0b 	.word	0x08002e0b
 8002ccc:	08002e83 	.word	0x08002e83
 8002cd0:	08002e83 	.word	0x08002e83
 8002cd4:	08002e83 	.word	0x08002e83
 8002cd8:	08002e83 	.word	0x08002e83
 8002cdc:	08002e63 	.word	0x08002e63
 8002ce0:	08002e83 	.word	0x08002e83
 8002ce4:	08002e83 	.word	0x08002e83
 8002ce8:	08002e19 	.word	0x08002e19
 8002cec:	08002e1f 	.word	0x08002e1f
 8002cf0:	08002e11 	.word	0x08002e11
 8002cf4:	08002e4d 	.word	0x08002e4d
 8002cf8:	08002e83 	.word	0x08002e83
 8002cfc:	08002e45 	.word	0x08002e45
 8002d00:	08002e83 	.word	0x08002e83
 8002d04:	08002e55 	.word	0x08002e55
 8002d08:	08002e73 	.word	0x08002e73
 8002d0c:	08002e73 	.word	0x08002e73
 8002d10:	08002e73 	.word	0x08002e73
 8002d14:	08002e73 	.word	0x08002e73
 8002d18:	08002e73 	.word	0x08002e73
 8002d1c:	08002e73 	.word	0x08002e73
 8002d20:	08002e73 	.word	0x08002e73
 8002d24:	08002e73 	.word	0x08002e73
 8002d28:	08002e73 	.word	0x08002e73
 8002d2c:	08002e73 	.word	0x08002e73
 8002d30:	08002e83 	.word	0x08002e83
 8002d34:	08002e83 	.word	0x08002e83
 8002d38:	08002e83 	.word	0x08002e83
 8002d3c:	08002e83 	.word	0x08002e83
 8002d40:	08002e83 	.word	0x08002e83
 8002d44:	08002e83 	.word	0x08002e83
 8002d48:	08002e83 	.word	0x08002e83
 8002d4c:	08002e83 	.word	0x08002e83
 8002d50:	08002e83 	.word	0x08002e83
 8002d54:	08002e83 	.word	0x08002e83
 8002d58:	08002e83 	.word	0x08002e83
 8002d5c:	08002e83 	.word	0x08002e83
 8002d60:	08002e83 	.word	0x08002e83
 8002d64:	08002e83 	.word	0x08002e83
 8002d68:	08002e83 	.word	0x08002e83
 8002d6c:	08002e83 	.word	0x08002e83
 8002d70:	08002e83 	.word	0x08002e83
 8002d74:	08002e83 	.word	0x08002e83
 8002d78:	08002e83 	.word	0x08002e83
 8002d7c:	08002e83 	.word	0x08002e83
 8002d80:	08002e83 	.word	0x08002e83
 8002d84:	08002e83 	.word	0x08002e83
 8002d88:	08002e83 	.word	0x08002e83
 8002d8c:	08002e83 	.word	0x08002e83
 8002d90:	08002e83 	.word	0x08002e83
 8002d94:	08002e83 	.word	0x08002e83
 8002d98:	08002e83 	.word	0x08002e83
 8002d9c:	08002e83 	.word	0x08002e83
 8002da0:	08002e83 	.word	0x08002e83
 8002da4:	08002e83 	.word	0x08002e83
 8002da8:	08002e83 	.word	0x08002e83
 8002dac:	08002e83 	.word	0x08002e83
 8002db0:	08002e83 	.word	0x08002e83
 8002db4:	08002e83 	.word	0x08002e83
 8002db8:	08002e83 	.word	0x08002e83
 8002dbc:	08002e83 	.word	0x08002e83
 8002dc0:	08002e83 	.word	0x08002e83
 8002dc4:	08002e83 	.word	0x08002e83
 8002dc8:	08002e83 	.word	0x08002e83
 8002dcc:	08002e83 	.word	0x08002e83
 8002dd0:	08002e83 	.word	0x08002e83
 8002dd4:	08002e83 	.word	0x08002e83
 8002dd8:	08002e25 	.word	0x08002e25
 8002ddc:	08002e83 	.word	0x08002e83
 8002de0:	08002e83 	.word	0x08002e83
 8002de4:	08002e83 	.word	0x08002e83
 8002de8:	08002e83 	.word	0x08002e83
 8002dec:	08002e83 	.word	0x08002e83
 8002df0:	08002e83 	.word	0x08002e83
 8002df4:	08002e83 	.word	0x08002e83
 8002df8:	08002e83 	.word	0x08002e83
 8002dfc:	08002e2d 	.word	0x08002e2d
 8002e00:	08002e35 	.word	0x08002e35
 8002e04:	2bb0      	cmp	r3, #176	; 0xb0
 8002e06:	d028      	beq.n	8002e5a <Convert+0x1e6>
 8002e08:	e03b      	b.n	8002e82 <Convert+0x20e>
  {
    case ' ' :
      ch = 0x00;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	81fb      	strh	r3, [r7, #14]
      break;
 8002e0e:	e057      	b.n	8002ec0 <Convert+0x24c>

    case '*':
      ch = C_STAR;
 8002e10:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8002e14:	81fb      	strh	r3, [r7, #14]
      break;
 8002e16:	e053      	b.n	8002ec0 <Convert+0x24c>

    case '(' :
      ch = C_OPENPARMAP;
 8002e18:	2328      	movs	r3, #40	; 0x28
 8002e1a:	81fb      	strh	r3, [r7, #14]
      break;
 8002e1c:	e050      	b.n	8002ec0 <Convert+0x24c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8002e1e:	2311      	movs	r3, #17
 8002e20:	81fb      	strh	r3, [r7, #14]
      break;
 8002e22:	e04d      	b.n	8002ec0 <Convert+0x24c>

    case 'd' :
      ch = C_DMAP;
 8002e24:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002e28:	81fb      	strh	r3, [r7, #14]
      break;
 8002e2a:	e049      	b.n	8002ec0 <Convert+0x24c>

    case 'm' :
      ch = C_MMAP;
 8002e2c:	f24b 2310 	movw	r3, #45584	; 0xb210
 8002e30:	81fb      	strh	r3, [r7, #14]
      break;
 8002e32:	e045      	b.n	8002ec0 <Convert+0x24c>

    case 'n' :
      ch = C_NMAP;
 8002e34:	f242 2310 	movw	r3, #8720	; 0x2210
 8002e38:	81fb      	strh	r3, [r7, #14]
      break;
 8002e3a:	e041      	b.n	8002ec0 <Convert+0x24c>

    case '' :
      ch = C_UMAP;
 8002e3c:	f246 0384 	movw	r3, #24708	; 0x6084
 8002e40:	81fb      	strh	r3, [r7, #14]
      break;
 8002e42:	e03d      	b.n	8002ec0 <Convert+0x24c>

    case '-' :
      ch = C_MINUS;
 8002e44:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002e48:	81fb      	strh	r3, [r7, #14]
      break;
 8002e4a:	e039      	b.n	8002ec0 <Convert+0x24c>

    case '+' :
      ch = C_PLUS;
 8002e4c:	f24a 0314 	movw	r3, #40980	; 0xa014
 8002e50:	81fb      	strh	r3, [r7, #14]
      break;
 8002e52:	e035      	b.n	8002ec0 <Convert+0x24c>

    case '/' :
      ch = C_SLATCH;
 8002e54:	23c0      	movs	r3, #192	; 0xc0
 8002e56:	81fb      	strh	r3, [r7, #14]
      break;
 8002e58:	e032      	b.n	8002ec0 <Convert+0x24c>

    case '' :
      ch = C_PERCENT_1;
 8002e5a:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8002e5e:	81fb      	strh	r3, [r7, #14]
      break;
 8002e60:	e02e      	b.n	8002ec0 <Convert+0x24c>
    case '%' :
      ch = C_PERCENT_2;
 8002e62:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8002e66:	81fb      	strh	r3, [r7, #14]
      break;
 8002e68:	e02a      	b.n	8002ec0 <Convert+0x24c>
    case 255 :
      ch = C_FULL;
 8002e6a:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8002e6e:	81fb      	strh	r3, [r7, #14]
      break ;
 8002e70:	e026      	b.n	8002ec0 <Convert+0x24c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	3b30      	subs	r3, #48	; 0x30
 8002e78:	4a28      	ldr	r2, [pc, #160]	; (8002f1c <Convert+0x2a8>)
 8002e7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e7e:	81fb      	strh	r3, [r7, #14]
      break;
 8002e80:	e01e      	b.n	8002ec0 <Convert+0x24c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	2b5a      	cmp	r3, #90	; 0x5a
 8002e88:	d80a      	bhi.n	8002ea0 <Convert+0x22c>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	781b      	ldrb	r3, [r3, #0]
 8002e8e:	2b40      	cmp	r3, #64	; 0x40
 8002e90:	d906      	bls.n	8002ea0 <Convert+0x22c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	3b41      	subs	r3, #65	; 0x41
 8002e98:	4a21      	ldr	r2, [pc, #132]	; (8002f20 <Convert+0x2ac>)
 8002e9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e9e:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	2b7a      	cmp	r3, #122	; 0x7a
 8002ea6:	d80a      	bhi.n	8002ebe <Convert+0x24a>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	2b60      	cmp	r3, #96	; 0x60
 8002eae:	d906      	bls.n	8002ebe <Convert+0x24a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	3b61      	subs	r3, #97	; 0x61
 8002eb6:	4a1a      	ldr	r2, [pc, #104]	; (8002f20 <Convert+0x2ac>)
 8002eb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ebc:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8002ebe:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8002ec0:	78fb      	ldrb	r3, [r7, #3]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d103      	bne.n	8002ece <Convert+0x25a>
  {
    ch |= 0x0002;
 8002ec6:	89fb      	ldrh	r3, [r7, #14]
 8002ec8:	f043 0302 	orr.w	r3, r3, #2
 8002ecc:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8002ece:	78bb      	ldrb	r3, [r7, #2]
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d103      	bne.n	8002edc <Convert+0x268>
  {
    ch |= 0x0020;
 8002ed4:	89fb      	ldrh	r3, [r7, #14]
 8002ed6:	f043 0320 	orr.w	r3, r3, #32
 8002eda:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002edc:	230c      	movs	r3, #12
 8002ede:	737b      	strb	r3, [r7, #13]
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	733b      	strb	r3, [r7, #12]
 8002ee4:	e010      	b.n	8002f08 <Convert+0x294>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8002ee6:	89fa      	ldrh	r2, [r7, #14]
 8002ee8:	7b7b      	ldrb	r3, [r7, #13]
 8002eea:	fa42 f303 	asr.w	r3, r2, r3
 8002eee:	461a      	mov	r2, r3
 8002ef0:	7b3b      	ldrb	r3, [r7, #12]
 8002ef2:	f002 020f 	and.w	r2, r2, #15
 8002ef6:	490b      	ldr	r1, [pc, #44]	; (8002f24 <Convert+0x2b0>)
 8002ef8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002efc:	7b7b      	ldrb	r3, [r7, #13]
 8002efe:	3b04      	subs	r3, #4
 8002f00:	737b      	strb	r3, [r7, #13]
 8002f02:	7b3b      	ldrb	r3, [r7, #12]
 8002f04:	3301      	adds	r3, #1
 8002f06:	733b      	strb	r3, [r7, #12]
 8002f08:	7b3b      	ldrb	r3, [r7, #12]
 8002f0a:	2b03      	cmp	r3, #3
 8002f0c:	d9eb      	bls.n	8002ee6 <Convert+0x272>
  }
}
 8002f0e:	bf00      	nop
 8002f10:	bf00      	nop
 8002f12:	3714      	adds	r7, #20
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr
 8002f1c:	0800abb8 	.word	0x0800abb8
 8002f20:	0800ab84 	.word	0x0800ab84
 8002f24:	200003c0 	.word	0x200003c0

08002f28 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	4608      	mov	r0, r1
 8002f32:	4611      	mov	r1, r2
 8002f34:	461a      	mov	r2, r3
 8002f36:	4603      	mov	r3, r0
 8002f38:	70fb      	strb	r3, [r7, #3]
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	70bb      	strb	r3, [r7, #2]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8002f42:	2300      	movs	r3, #0
 8002f44:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002f46:	78ba      	ldrb	r2, [r7, #2]
 8002f48:	78fb      	ldrb	r3, [r7, #3]
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	f7ff fe91 	bl	8002c74 <Convert>

  switch (Position)
 8002f52:	787b      	ldrb	r3, [r7, #1]
 8002f54:	2b05      	cmp	r3, #5
 8002f56:	f200 835b 	bhi.w	8003610 <WriteChar+0x6e8>
 8002f5a:	a201      	add	r2, pc, #4	; (adr r2, 8002f60 <WriteChar+0x38>)
 8002f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f60:	08002f79 	.word	0x08002f79
 8002f64:	08003073 	.word	0x08003073
 8002f68:	0800318d 	.word	0x0800318d
 8002f6c:	0800328f 	.word	0x0800328f
 8002f70:	080033bd 	.word	0x080033bd
 8002f74:	08003507 	.word	0x08003507
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002f78:	4b80      	ldr	r3, [pc, #512]	; (800317c <WriteChar+0x254>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	011b      	lsls	r3, r3, #4
 8002f7e:	f003 0210 	and.w	r2, r3, #16
 8002f82:	4b7e      	ldr	r3, [pc, #504]	; (800317c <WriteChar+0x254>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	085b      	lsrs	r3, r3, #1
 8002f88:	05db      	lsls	r3, r3, #23
 8002f8a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f8e:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002f90:	4b7a      	ldr	r3, [pc, #488]	; (800317c <WriteChar+0x254>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	089b      	lsrs	r3, r3, #2
 8002f96:	059b      	lsls	r3, r3, #22
 8002f98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f9c:	431a      	orrs	r2, r3
 8002f9e:	4b77      	ldr	r3, [pc, #476]	; (800317c <WriteChar+0x254>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	4a74      	ldr	r2, [pc, #464]	; (8003180 <WriteChar+0x258>)
 8002fae:	2100      	movs	r1, #0
 8002fb0:	4874      	ldr	r0, [pc, #464]	; (8003184 <WriteChar+0x25c>)
 8002fb2:	f002 f977 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002fb6:	4b71      	ldr	r3, [pc, #452]	; (800317c <WriteChar+0x254>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	f003 0210 	and.w	r2, r3, #16
 8002fc0:	4b6e      	ldr	r3, [pc, #440]	; (800317c <WriteChar+0x254>)
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	085b      	lsrs	r3, r3, #1
 8002fc6:	05db      	lsls	r3, r3, #23
 8002fc8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002fcc:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002fce:	4b6b      	ldr	r3, [pc, #428]	; (800317c <WriteChar+0x254>)
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	089b      	lsrs	r3, r3, #2
 8002fd4:	059b      	lsls	r3, r3, #22
 8002fd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fda:	431a      	orrs	r2, r3
 8002fdc:	4b67      	ldr	r3, [pc, #412]	; (800317c <WriteChar+0x254>)
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	4a65      	ldr	r2, [pc, #404]	; (8003180 <WriteChar+0x258>)
 8002fec:	2102      	movs	r1, #2
 8002fee:	4865      	ldr	r0, [pc, #404]	; (8003184 <WriteChar+0x25c>)
 8002ff0:	f002 f958 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002ff4:	4b61      	ldr	r3, [pc, #388]	; (800317c <WriteChar+0x254>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	011b      	lsls	r3, r3, #4
 8002ffa:	f003 0210 	and.w	r2, r3, #16
 8002ffe:	4b5f      	ldr	r3, [pc, #380]	; (800317c <WriteChar+0x254>)
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	085b      	lsrs	r3, r3, #1
 8003004:	05db      	lsls	r3, r3, #23
 8003006:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800300a:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800300c:	4b5b      	ldr	r3, [pc, #364]	; (800317c <WriteChar+0x254>)
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	089b      	lsrs	r3, r3, #2
 8003012:	059b      	lsls	r3, r3, #22
 8003014:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003018:	431a      	orrs	r2, r3
 800301a:	4b58      	ldr	r3, [pc, #352]	; (800317c <WriteChar+0x254>)
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003022:	4313      	orrs	r3, r2
 8003024:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	4a55      	ldr	r2, [pc, #340]	; (8003180 <WriteChar+0x258>)
 800302a:	2104      	movs	r1, #4
 800302c:	4855      	ldr	r0, [pc, #340]	; (8003184 <WriteChar+0x25c>)
 800302e:	f002 f939 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003032:	4b52      	ldr	r3, [pc, #328]	; (800317c <WriteChar+0x254>)
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	011b      	lsls	r3, r3, #4
 8003038:	f003 0210 	and.w	r2, r3, #16
 800303c:	4b4f      	ldr	r3, [pc, #316]	; (800317c <WriteChar+0x254>)
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	085b      	lsrs	r3, r3, #1
 8003042:	05db      	lsls	r3, r3, #23
 8003044:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003048:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800304a:	4b4c      	ldr	r3, [pc, #304]	; (800317c <WriteChar+0x254>)
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	089b      	lsrs	r3, r3, #2
 8003050:	059b      	lsls	r3, r3, #22
 8003052:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003056:	431a      	orrs	r2, r3
 8003058:	4b48      	ldr	r3, [pc, #288]	; (800317c <WriteChar+0x254>)
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8003060:	4313      	orrs	r3, r2
 8003062:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	4a46      	ldr	r2, [pc, #280]	; (8003180 <WriteChar+0x258>)
 8003068:	2106      	movs	r1, #6
 800306a:	4846      	ldr	r0, [pc, #280]	; (8003184 <WriteChar+0x25c>)
 800306c:	f002 f91a 	bl	80052a4 <HAL_LCD_Write>
      break;
 8003070:	e2cf      	b.n	8003612 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003072:	4b42      	ldr	r3, [pc, #264]	; (800317c <WriteChar+0x254>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	019b      	lsls	r3, r3, #6
 8003078:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800307c:	4b3f      	ldr	r3, [pc, #252]	; (800317c <WriteChar+0x254>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	085b      	lsrs	r3, r3, #1
 8003082:	035b      	lsls	r3, r3, #13
 8003084:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003088:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800308a:	4b3c      	ldr	r3, [pc, #240]	; (800317c <WriteChar+0x254>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	089b      	lsrs	r3, r3, #2
 8003090:	031b      	lsls	r3, r3, #12
 8003092:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003096:	431a      	orrs	r2, r3
 8003098:	4b38      	ldr	r3, [pc, #224]	; (800317c <WriteChar+0x254>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	08db      	lsrs	r3, r3, #3
 800309e:	015b      	lsls	r3, r3, #5
 80030a0:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	4a37      	ldr	r2, [pc, #220]	; (8003188 <WriteChar+0x260>)
 80030ac:	2100      	movs	r1, #0
 80030ae:	4835      	ldr	r0, [pc, #212]	; (8003184 <WriteChar+0x25c>)
 80030b0:	f002 f8f8 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80030b4:	4b31      	ldr	r3, [pc, #196]	; (800317c <WriteChar+0x254>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	019b      	lsls	r3, r3, #6
 80030ba:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80030be:	4b2f      	ldr	r3, [pc, #188]	; (800317c <WriteChar+0x254>)
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	085b      	lsrs	r3, r3, #1
 80030c4:	035b      	lsls	r3, r3, #13
 80030c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030ca:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80030cc:	4b2b      	ldr	r3, [pc, #172]	; (800317c <WriteChar+0x254>)
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	089b      	lsrs	r3, r3, #2
 80030d2:	031b      	lsls	r3, r3, #12
 80030d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030d8:	431a      	orrs	r2, r3
 80030da:	4b28      	ldr	r3, [pc, #160]	; (800317c <WriteChar+0x254>)
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	08db      	lsrs	r3, r3, #3
 80030e0:	015b      	lsls	r3, r3, #5
 80030e2:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	4a26      	ldr	r2, [pc, #152]	; (8003188 <WriteChar+0x260>)
 80030ee:	2102      	movs	r1, #2
 80030f0:	4824      	ldr	r0, [pc, #144]	; (8003184 <WriteChar+0x25c>)
 80030f2:	f002 f8d7 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80030f6:	4b21      	ldr	r3, [pc, #132]	; (800317c <WriteChar+0x254>)
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	019b      	lsls	r3, r3, #6
 80030fc:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8003100:	4b1e      	ldr	r3, [pc, #120]	; (800317c <WriteChar+0x254>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	085b      	lsrs	r3, r3, #1
 8003106:	035b      	lsls	r3, r3, #13
 8003108:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800310c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800310e:	4b1b      	ldr	r3, [pc, #108]	; (800317c <WriteChar+0x254>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	089b      	lsrs	r3, r3, #2
 8003114:	031b      	lsls	r3, r3, #12
 8003116:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800311a:	431a      	orrs	r2, r3
 800311c:	4b17      	ldr	r3, [pc, #92]	; (800317c <WriteChar+0x254>)
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	08db      	lsrs	r3, r3, #3
 8003122:	015b      	lsls	r3, r3, #5
 8003124:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003128:	4313      	orrs	r3, r2
 800312a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4a16      	ldr	r2, [pc, #88]	; (8003188 <WriteChar+0x260>)
 8003130:	2104      	movs	r1, #4
 8003132:	4814      	ldr	r0, [pc, #80]	; (8003184 <WriteChar+0x25c>)
 8003134:	f002 f8b6 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003138:	4b10      	ldr	r3, [pc, #64]	; (800317c <WriteChar+0x254>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	019b      	lsls	r3, r3, #6
 800313e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8003142:	4b0e      	ldr	r3, [pc, #56]	; (800317c <WriteChar+0x254>)
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	085b      	lsrs	r3, r3, #1
 8003148:	035b      	lsls	r3, r3, #13
 800314a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800314e:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8003150:	4b0a      	ldr	r3, [pc, #40]	; (800317c <WriteChar+0x254>)
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	089b      	lsrs	r3, r3, #2
 8003156:	031b      	lsls	r3, r3, #12
 8003158:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800315c:	431a      	orrs	r2, r3
 800315e:	4b07      	ldr	r3, [pc, #28]	; (800317c <WriteChar+0x254>)
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	08db      	lsrs	r3, r3, #3
 8003164:	015b      	lsls	r3, r3, #5
 8003166:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800316a:	4313      	orrs	r3, r2
 800316c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	4a05      	ldr	r2, [pc, #20]	; (8003188 <WriteChar+0x260>)
 8003172:	2106      	movs	r1, #6
 8003174:	4803      	ldr	r0, [pc, #12]	; (8003184 <WriteChar+0x25c>)
 8003176:	f002 f895 	bl	80052a4 <HAL_LCD_Write>
      break;
 800317a:	e24a      	b.n	8003612 <WriteChar+0x6ea>
 800317c:	200003c0 	.word	0x200003c0
 8003180:	ff3fffe7 	.word	0xff3fffe7
 8003184:	20000384 	.word	0x20000384
 8003188:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800318c:	4b88      	ldr	r3, [pc, #544]	; (80033b0 <WriteChar+0x488>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	03db      	lsls	r3, r3, #15
 8003192:	b29a      	uxth	r2, r3
 8003194:	4b86      	ldr	r3, [pc, #536]	; (80033b0 <WriteChar+0x488>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	085b      	lsrs	r3, r3, #1
 800319a:	075b      	lsls	r3, r3, #29
 800319c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031a0:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80031a2:	4b83      	ldr	r3, [pc, #524]	; (80033b0 <WriteChar+0x488>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	089b      	lsrs	r3, r3, #2
 80031a8:	071b      	lsls	r3, r3, #28
 80031aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ae:	431a      	orrs	r2, r3
 80031b0:	4b7f      	ldr	r3, [pc, #508]	; (80033b0 <WriteChar+0x488>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	08db      	lsrs	r3, r3, #3
 80031b6:	039b      	lsls	r3, r3, #14
 80031b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80031bc:	4313      	orrs	r3, r2
 80031be:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	4a7c      	ldr	r2, [pc, #496]	; (80033b4 <WriteChar+0x48c>)
 80031c4:	2100      	movs	r1, #0
 80031c6:	487c      	ldr	r0, [pc, #496]	; (80033b8 <WriteChar+0x490>)
 80031c8:	f002 f86c 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80031cc:	4b78      	ldr	r3, [pc, #480]	; (80033b0 <WriteChar+0x488>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	03db      	lsls	r3, r3, #15
 80031d2:	b29a      	uxth	r2, r3
 80031d4:	4b76      	ldr	r3, [pc, #472]	; (80033b0 <WriteChar+0x488>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	085b      	lsrs	r3, r3, #1
 80031da:	075b      	lsls	r3, r3, #29
 80031dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031e0:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80031e2:	4b73      	ldr	r3, [pc, #460]	; (80033b0 <WriteChar+0x488>)
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	089b      	lsrs	r3, r3, #2
 80031e8:	071b      	lsls	r3, r3, #28
 80031ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ee:	431a      	orrs	r2, r3
 80031f0:	4b6f      	ldr	r3, [pc, #444]	; (80033b0 <WriteChar+0x488>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	08db      	lsrs	r3, r3, #3
 80031f6:	039b      	lsls	r3, r3, #14
 80031f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	4a6c      	ldr	r2, [pc, #432]	; (80033b4 <WriteChar+0x48c>)
 8003204:	2102      	movs	r1, #2
 8003206:	486c      	ldr	r0, [pc, #432]	; (80033b8 <WriteChar+0x490>)
 8003208:	f002 f84c 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800320c:	4b68      	ldr	r3, [pc, #416]	; (80033b0 <WriteChar+0x488>)
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	03db      	lsls	r3, r3, #15
 8003212:	b29a      	uxth	r2, r3
 8003214:	4b66      	ldr	r3, [pc, #408]	; (80033b0 <WriteChar+0x488>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	085b      	lsrs	r3, r3, #1
 800321a:	075b      	lsls	r3, r3, #29
 800321c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003220:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8003222:	4b63      	ldr	r3, [pc, #396]	; (80033b0 <WriteChar+0x488>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	089b      	lsrs	r3, r3, #2
 8003228:	071b      	lsls	r3, r3, #28
 800322a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800322e:	431a      	orrs	r2, r3
 8003230:	4b5f      	ldr	r3, [pc, #380]	; (80033b0 <WriteChar+0x488>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	08db      	lsrs	r3, r3, #3
 8003236:	039b      	lsls	r3, r3, #14
 8003238:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800323c:	4313      	orrs	r3, r2
 800323e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	4a5c      	ldr	r2, [pc, #368]	; (80033b4 <WriteChar+0x48c>)
 8003244:	2104      	movs	r1, #4
 8003246:	485c      	ldr	r0, [pc, #368]	; (80033b8 <WriteChar+0x490>)
 8003248:	f002 f82c 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800324c:	4b58      	ldr	r3, [pc, #352]	; (80033b0 <WriteChar+0x488>)
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	03db      	lsls	r3, r3, #15
 8003252:	b29a      	uxth	r2, r3
 8003254:	4b56      	ldr	r3, [pc, #344]	; (80033b0 <WriteChar+0x488>)
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	085b      	lsrs	r3, r3, #1
 800325a:	075b      	lsls	r3, r3, #29
 800325c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003260:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8003262:	4b53      	ldr	r3, [pc, #332]	; (80033b0 <WriteChar+0x488>)
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	089b      	lsrs	r3, r3, #2
 8003268:	071b      	lsls	r3, r3, #28
 800326a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800326e:	431a      	orrs	r2, r3
 8003270:	4b4f      	ldr	r3, [pc, #316]	; (80033b0 <WriteChar+0x488>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	08db      	lsrs	r3, r3, #3
 8003276:	039b      	lsls	r3, r3, #14
 8003278:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800327c:	4313      	orrs	r3, r2
 800327e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	4a4c      	ldr	r2, [pc, #304]	; (80033b4 <WriteChar+0x48c>)
 8003284:	2106      	movs	r1, #6
 8003286:	484c      	ldr	r0, [pc, #304]	; (80033b8 <WriteChar+0x490>)
 8003288:	f002 f80c 	bl	80052a4 <HAL_LCD_Write>
      break;
 800328c:	e1c1      	b.n	8003612 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800328e:	4b48      	ldr	r3, [pc, #288]	; (80033b0 <WriteChar+0x488>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	07da      	lsls	r2, r3, #31
 8003294:	4b46      	ldr	r3, [pc, #280]	; (80033b0 <WriteChar+0x488>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	08db      	lsrs	r3, r3, #3
 800329a:	079b      	lsls	r3, r3, #30
 800329c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80032a0:	4313      	orrs	r3, r2
 80032a2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80032aa:	2100      	movs	r1, #0
 80032ac:	4842      	ldr	r0, [pc, #264]	; (80033b8 <WriteChar+0x490>)
 80032ae:	f001 fff9 	bl	80052a4 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80032b2:	4b3f      	ldr	r3, [pc, #252]	; (80033b0 <WriteChar+0x488>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0202 	and.w	r2, r3, #2
 80032ba:	4b3d      	ldr	r3, [pc, #244]	; (80033b0 <WriteChar+0x488>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	089b      	lsrs	r3, r3, #2
 80032c0:	f003 0301 	and.w	r3, r3, #1
 80032c4:	4313      	orrs	r3, r2
 80032c6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f06f 0203 	mvn.w	r2, #3
 80032ce:	2101      	movs	r1, #1
 80032d0:	4839      	ldr	r0, [pc, #228]	; (80033b8 <WriteChar+0x490>)
 80032d2:	f001 ffe7 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80032d6:	4b36      	ldr	r3, [pc, #216]	; (80033b0 <WriteChar+0x488>)
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	07da      	lsls	r2, r3, #31
 80032dc:	4b34      	ldr	r3, [pc, #208]	; (80033b0 <WriteChar+0x488>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	08db      	lsrs	r3, r3, #3
 80032e2:	079b      	lsls	r3, r3, #30
 80032e4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80032e8:	4313      	orrs	r3, r2
 80032ea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80032f2:	2102      	movs	r1, #2
 80032f4:	4830      	ldr	r0, [pc, #192]	; (80033b8 <WriteChar+0x490>)
 80032f6:	f001 ffd5 	bl	80052a4 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80032fa:	4b2d      	ldr	r3, [pc, #180]	; (80033b0 <WriteChar+0x488>)
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f003 0202 	and.w	r2, r3, #2
 8003302:	4b2b      	ldr	r3, [pc, #172]	; (80033b0 <WriteChar+0x488>)
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	089b      	lsrs	r3, r3, #2
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	4313      	orrs	r3, r2
 800330e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f06f 0203 	mvn.w	r2, #3
 8003316:	2103      	movs	r1, #3
 8003318:	4827      	ldr	r0, [pc, #156]	; (80033b8 <WriteChar+0x490>)
 800331a:	f001 ffc3 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800331e:	4b24      	ldr	r3, [pc, #144]	; (80033b0 <WriteChar+0x488>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	07da      	lsls	r2, r3, #31
 8003324:	4b22      	ldr	r3, [pc, #136]	; (80033b0 <WriteChar+0x488>)
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	08db      	lsrs	r3, r3, #3
 800332a:	079b      	lsls	r3, r3, #30
 800332c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003330:	4313      	orrs	r3, r2
 8003332:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800333a:	2104      	movs	r1, #4
 800333c:	481e      	ldr	r0, [pc, #120]	; (80033b8 <WriteChar+0x490>)
 800333e:	f001 ffb1 	bl	80052a4 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8003342:	4b1b      	ldr	r3, [pc, #108]	; (80033b0 <WriteChar+0x488>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f003 0202 	and.w	r2, r3, #2
 800334a:	4b19      	ldr	r3, [pc, #100]	; (80033b0 <WriteChar+0x488>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	089b      	lsrs	r3, r3, #2
 8003350:	f003 0301 	and.w	r3, r3, #1
 8003354:	4313      	orrs	r3, r2
 8003356:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f06f 0203 	mvn.w	r2, #3
 800335e:	2105      	movs	r1, #5
 8003360:	4815      	ldr	r0, [pc, #84]	; (80033b8 <WriteChar+0x490>)
 8003362:	f001 ff9f 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8003366:	4b12      	ldr	r3, [pc, #72]	; (80033b0 <WriteChar+0x488>)
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	07da      	lsls	r2, r3, #31
 800336c:	4b10      	ldr	r3, [pc, #64]	; (80033b0 <WriteChar+0x488>)
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	08db      	lsrs	r3, r3, #3
 8003372:	079b      	lsls	r3, r3, #30
 8003374:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003378:	4313      	orrs	r3, r2
 800337a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8003382:	2106      	movs	r1, #6
 8003384:	480c      	ldr	r0, [pc, #48]	; (80033b8 <WriteChar+0x490>)
 8003386:	f001 ff8d 	bl	80052a4 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800338a:	4b09      	ldr	r3, [pc, #36]	; (80033b0 <WriteChar+0x488>)
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	f003 0202 	and.w	r2, r3, #2
 8003392:	4b07      	ldr	r3, [pc, #28]	; (80033b0 <WriteChar+0x488>)
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	089b      	lsrs	r3, r3, #2
 8003398:	f003 0301 	and.w	r3, r3, #1
 800339c:	4313      	orrs	r3, r2
 800339e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f06f 0203 	mvn.w	r2, #3
 80033a6:	2107      	movs	r1, #7
 80033a8:	4803      	ldr	r0, [pc, #12]	; (80033b8 <WriteChar+0x490>)
 80033aa:	f001 ff7b 	bl	80052a4 <HAL_LCD_Write>
      break;
 80033ae:	e130      	b.n	8003612 <WriteChar+0x6ea>
 80033b0:	200003c0 	.word	0x200003c0
 80033b4:	cfff3fff 	.word	0xcfff3fff
 80033b8:	20000384 	.word	0x20000384

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80033bc:	4b97      	ldr	r3, [pc, #604]	; (800361c <WriteChar+0x6f4>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	085b      	lsrs	r3, r3, #1
 80033c2:	065b      	lsls	r3, r3, #25
 80033c4:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80033c8:	4b94      	ldr	r3, [pc, #592]	; (800361c <WriteChar+0x6f4>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	089b      	lsrs	r3, r3, #2
 80033ce:	061b      	lsls	r3, r3, #24
 80033d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033d4:	4313      	orrs	r3, r2
 80033d6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80033de:	2100      	movs	r1, #0
 80033e0:	488f      	ldr	r0, [pc, #572]	; (8003620 <WriteChar+0x6f8>)
 80033e2:	f001 ff5f 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80033e6:	4b8d      	ldr	r3, [pc, #564]	; (800361c <WriteChar+0x6f4>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	00db      	lsls	r3, r3, #3
 80033ec:	f003 0208 	and.w	r2, r3, #8
 80033f0:	4b8a      	ldr	r3, [pc, #552]	; (800361c <WriteChar+0x6f4>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	08db      	lsrs	r3, r3, #3
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	f003 0304 	and.w	r3, r3, #4
 80033fc:	4313      	orrs	r3, r2
 80033fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f06f 020c 	mvn.w	r2, #12
 8003406:	2101      	movs	r1, #1
 8003408:	4885      	ldr	r0, [pc, #532]	; (8003620 <WriteChar+0x6f8>)
 800340a:	f001 ff4b 	bl	80052a4 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800340e:	4b83      	ldr	r3, [pc, #524]	; (800361c <WriteChar+0x6f4>)
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	085b      	lsrs	r3, r3, #1
 8003414:	065b      	lsls	r3, r3, #25
 8003416:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800341a:	4b80      	ldr	r3, [pc, #512]	; (800361c <WriteChar+0x6f4>)
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	089b      	lsrs	r3, r3, #2
 8003420:	061b      	lsls	r3, r3, #24
 8003422:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003426:	4313      	orrs	r3, r2
 8003428:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8003430:	2102      	movs	r1, #2
 8003432:	487b      	ldr	r0, [pc, #492]	; (8003620 <WriteChar+0x6f8>)
 8003434:	f001 ff36 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8003438:	4b78      	ldr	r3, [pc, #480]	; (800361c <WriteChar+0x6f4>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	00db      	lsls	r3, r3, #3
 800343e:	f003 0208 	and.w	r2, r3, #8
 8003442:	4b76      	ldr	r3, [pc, #472]	; (800361c <WriteChar+0x6f4>)
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	08db      	lsrs	r3, r3, #3
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	f003 0304 	and.w	r3, r3, #4
 800344e:	4313      	orrs	r3, r2
 8003450:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f06f 020c 	mvn.w	r2, #12
 8003458:	2103      	movs	r1, #3
 800345a:	4871      	ldr	r0, [pc, #452]	; (8003620 <WriteChar+0x6f8>)
 800345c:	f001 ff22 	bl	80052a4 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8003460:	4b6e      	ldr	r3, [pc, #440]	; (800361c <WriteChar+0x6f4>)
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	085b      	lsrs	r3, r3, #1
 8003466:	065b      	lsls	r3, r3, #25
 8003468:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800346c:	4b6b      	ldr	r3, [pc, #428]	; (800361c <WriteChar+0x6f4>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	089b      	lsrs	r3, r3, #2
 8003472:	061b      	lsls	r3, r3, #24
 8003474:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003478:	4313      	orrs	r3, r2
 800347a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8003482:	2104      	movs	r1, #4
 8003484:	4866      	ldr	r0, [pc, #408]	; (8003620 <WriteChar+0x6f8>)
 8003486:	f001 ff0d 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800348a:	4b64      	ldr	r3, [pc, #400]	; (800361c <WriteChar+0x6f4>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	00db      	lsls	r3, r3, #3
 8003490:	f003 0208 	and.w	r2, r3, #8
 8003494:	4b61      	ldr	r3, [pc, #388]	; (800361c <WriteChar+0x6f4>)
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	08db      	lsrs	r3, r3, #3
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	f003 0304 	and.w	r3, r3, #4
 80034a0:	4313      	orrs	r3, r2
 80034a2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f06f 020c 	mvn.w	r2, #12
 80034aa:	2105      	movs	r1, #5
 80034ac:	485c      	ldr	r0, [pc, #368]	; (8003620 <WriteChar+0x6f8>)
 80034ae:	f001 fef9 	bl	80052a4 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80034b2:	4b5a      	ldr	r3, [pc, #360]	; (800361c <WriteChar+0x6f4>)
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	085b      	lsrs	r3, r3, #1
 80034b8:	065b      	lsls	r3, r3, #25
 80034ba:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80034be:	4b57      	ldr	r3, [pc, #348]	; (800361c <WriteChar+0x6f4>)
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	089b      	lsrs	r3, r3, #2
 80034c4:	061b      	lsls	r3, r3, #24
 80034c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034ca:	4313      	orrs	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80034d4:	2106      	movs	r1, #6
 80034d6:	4852      	ldr	r0, [pc, #328]	; (8003620 <WriteChar+0x6f8>)
 80034d8:	f001 fee4 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80034dc:	4b4f      	ldr	r3, [pc, #316]	; (800361c <WriteChar+0x6f4>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	00db      	lsls	r3, r3, #3
 80034e2:	f003 0208 	and.w	r2, r3, #8
 80034e6:	4b4d      	ldr	r3, [pc, #308]	; (800361c <WriteChar+0x6f4>)
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	08db      	lsrs	r3, r3, #3
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	f003 0304 	and.w	r3, r3, #4
 80034f2:	4313      	orrs	r3, r2
 80034f4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f06f 020c 	mvn.w	r2, #12
 80034fc:	2107      	movs	r1, #7
 80034fe:	4848      	ldr	r0, [pc, #288]	; (8003620 <WriteChar+0x6f8>)
 8003500:	f001 fed0 	bl	80052a4 <HAL_LCD_Write>
      break;
 8003504:	e085      	b.n	8003612 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003506:	4b45      	ldr	r3, [pc, #276]	; (800361c <WriteChar+0x6f4>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	045b      	lsls	r3, r3, #17
 800350c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003510:	4b42      	ldr	r3, [pc, #264]	; (800361c <WriteChar+0x6f4>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	085b      	lsrs	r3, r3, #1
 8003516:	021b      	lsls	r3, r3, #8
 8003518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800351c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800351e:	4b3f      	ldr	r3, [pc, #252]	; (800361c <WriteChar+0x6f4>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	089b      	lsrs	r3, r3, #2
 8003524:	025b      	lsls	r3, r3, #9
 8003526:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800352a:	431a      	orrs	r2, r3
 800352c:	4b3b      	ldr	r3, [pc, #236]	; (800361c <WriteChar+0x6f4>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	08db      	lsrs	r3, r3, #3
 8003532:	069b      	lsls	r3, r3, #26
 8003534:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003538:	4313      	orrs	r3, r2
 800353a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	4a39      	ldr	r2, [pc, #228]	; (8003624 <WriteChar+0x6fc>)
 8003540:	2100      	movs	r1, #0
 8003542:	4837      	ldr	r0, [pc, #220]	; (8003620 <WriteChar+0x6f8>)
 8003544:	f001 feae 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003548:	4b34      	ldr	r3, [pc, #208]	; (800361c <WriteChar+0x6f4>)
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	045b      	lsls	r3, r3, #17
 800354e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003552:	4b32      	ldr	r3, [pc, #200]	; (800361c <WriteChar+0x6f4>)
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	085b      	lsrs	r3, r3, #1
 8003558:	021b      	lsls	r3, r3, #8
 800355a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800355e:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003560:	4b2e      	ldr	r3, [pc, #184]	; (800361c <WriteChar+0x6f4>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	089b      	lsrs	r3, r3, #2
 8003566:	025b      	lsls	r3, r3, #9
 8003568:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800356c:	431a      	orrs	r2, r3
 800356e:	4b2b      	ldr	r3, [pc, #172]	; (800361c <WriteChar+0x6f4>)
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	08db      	lsrs	r3, r3, #3
 8003574:	069b      	lsls	r3, r3, #26
 8003576:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800357a:	4313      	orrs	r3, r2
 800357c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	4a28      	ldr	r2, [pc, #160]	; (8003624 <WriteChar+0x6fc>)
 8003582:	2102      	movs	r1, #2
 8003584:	4826      	ldr	r0, [pc, #152]	; (8003620 <WriteChar+0x6f8>)
 8003586:	f001 fe8d 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800358a:	4b24      	ldr	r3, [pc, #144]	; (800361c <WriteChar+0x6f4>)
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	045b      	lsls	r3, r3, #17
 8003590:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003594:	4b21      	ldr	r3, [pc, #132]	; (800361c <WriteChar+0x6f4>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	085b      	lsrs	r3, r3, #1
 800359a:	021b      	lsls	r3, r3, #8
 800359c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a0:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80035a2:	4b1e      	ldr	r3, [pc, #120]	; (800361c <WriteChar+0x6f4>)
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	089b      	lsrs	r3, r3, #2
 80035a8:	025b      	lsls	r3, r3, #9
 80035aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035ae:	431a      	orrs	r2, r3
 80035b0:	4b1a      	ldr	r3, [pc, #104]	; (800361c <WriteChar+0x6f4>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	08db      	lsrs	r3, r3, #3
 80035b6:	069b      	lsls	r3, r3, #26
 80035b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80035bc:	4313      	orrs	r3, r2
 80035be:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	4a18      	ldr	r2, [pc, #96]	; (8003624 <WriteChar+0x6fc>)
 80035c4:	2104      	movs	r1, #4
 80035c6:	4816      	ldr	r0, [pc, #88]	; (8003620 <WriteChar+0x6f8>)
 80035c8:	f001 fe6c 	bl	80052a4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80035cc:	4b13      	ldr	r3, [pc, #76]	; (800361c <WriteChar+0x6f4>)
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	045b      	lsls	r3, r3, #17
 80035d2:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80035d6:	4b11      	ldr	r3, [pc, #68]	; (800361c <WriteChar+0x6f4>)
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	085b      	lsrs	r3, r3, #1
 80035dc:	021b      	lsls	r3, r3, #8
 80035de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035e2:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80035e4:	4b0d      	ldr	r3, [pc, #52]	; (800361c <WriteChar+0x6f4>)
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	089b      	lsrs	r3, r3, #2
 80035ea:	025b      	lsls	r3, r3, #9
 80035ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035f0:	431a      	orrs	r2, r3
 80035f2:	4b0a      	ldr	r3, [pc, #40]	; (800361c <WriteChar+0x6f4>)
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	08db      	lsrs	r3, r3, #3
 80035f8:	069b      	lsls	r3, r3, #26
 80035fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80035fe:	4313      	orrs	r3, r2
 8003600:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	4a07      	ldr	r2, [pc, #28]	; (8003624 <WriteChar+0x6fc>)
 8003606:	2106      	movs	r1, #6
 8003608:	4805      	ldr	r0, [pc, #20]	; (8003620 <WriteChar+0x6f8>)
 800360a:	f001 fe4b 	bl	80052a4 <HAL_LCD_Write>
      break;
 800360e:	e000      	b.n	8003612 <WriteChar+0x6ea>

    default:
      break;
 8003610:	bf00      	nop
  }
}
 8003612:	bf00      	nop
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	200003c0 	.word	0x200003c0
 8003620:	20000384 	.word	0x20000384
 8003624:	fbfdfcff 	.word	0xfbfdfcff

08003628 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800362e:	4b0f      	ldr	r3, [pc, #60]	; (800366c <HAL_MspInit+0x44>)
 8003630:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003632:	4a0e      	ldr	r2, [pc, #56]	; (800366c <HAL_MspInit+0x44>)
 8003634:	f043 0301 	orr.w	r3, r3, #1
 8003638:	6613      	str	r3, [r2, #96]	; 0x60
 800363a:	4b0c      	ldr	r3, [pc, #48]	; (800366c <HAL_MspInit+0x44>)
 800363c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	607b      	str	r3, [r7, #4]
 8003644:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003646:	4b09      	ldr	r3, [pc, #36]	; (800366c <HAL_MspInit+0x44>)
 8003648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800364a:	4a08      	ldr	r2, [pc, #32]	; (800366c <HAL_MspInit+0x44>)
 800364c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003650:	6593      	str	r3, [r2, #88]	; 0x58
 8003652:	4b06      	ldr	r3, [pc, #24]	; (800366c <HAL_MspInit+0x44>)
 8003654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800365a:	603b      	str	r3, [r7, #0]
 800365c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800365e:	bf00      	nop
 8003660:	370c      	adds	r7, #12
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	40021000 	.word	0x40021000

08003670 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b0b0      	sub	sp, #192	; 0xc0
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003678:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800367c:	2200      	movs	r2, #0
 800367e:	601a      	str	r2, [r3, #0]
 8003680:	605a      	str	r2, [r3, #4]
 8003682:	609a      	str	r2, [r3, #8]
 8003684:	60da      	str	r2, [r3, #12]
 8003686:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003688:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800368c:	2288      	movs	r2, #136	; 0x88
 800368e:	2100      	movs	r1, #0
 8003690:	4618      	mov	r0, r3
 8003692:	f004 fb6f 	bl	8007d74 <memset>
  if(hi2c->Instance==I2C1)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a63      	ldr	r2, [pc, #396]	; (8003828 <HAL_I2C_MspInit+0x1b8>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d13b      	bne.n	8003718 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80036a0:	2340      	movs	r3, #64	; 0x40
 80036a2:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80036a4:	2300      	movs	r3, #0
 80036a6:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036ac:	4618      	mov	r0, r3
 80036ae:	f002 fd69 	bl	8006184 <HAL_RCCEx_PeriphCLKConfig>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d001      	beq.n	80036bc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80036b8:	f7ff f982 	bl	80029c0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036bc:	4b5b      	ldr	r3, [pc, #364]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 80036be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036c0:	4a5a      	ldr	r2, [pc, #360]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 80036c2:	f043 0302 	orr.w	r3, r3, #2
 80036c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036c8:	4b58      	ldr	r3, [pc, #352]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 80036ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	623b      	str	r3, [r7, #32]
 80036d2:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80036d4:	23c0      	movs	r3, #192	; 0xc0
 80036d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036da:	2312      	movs	r3, #18
 80036dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e0:	2300      	movs	r3, #0
 80036e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036e6:	2303      	movs	r3, #3
 80036e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80036ec:	2304      	movs	r3, #4
 80036ee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036f2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80036f6:	4619      	mov	r1, r3
 80036f8:	484d      	ldr	r0, [pc, #308]	; (8003830 <HAL_I2C_MspInit+0x1c0>)
 80036fa:	f000 fd3d 	bl	8004178 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80036fe:	4b4b      	ldr	r3, [pc, #300]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 8003700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003702:	4a4a      	ldr	r2, [pc, #296]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 8003704:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003708:	6593      	str	r3, [r2, #88]	; 0x58
 800370a:	4b48      	ldr	r3, [pc, #288]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 800370c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800370e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003712:	61fb      	str	r3, [r7, #28]
 8003714:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003716:	e082      	b.n	800381e <HAL_I2C_MspInit+0x1ae>
  else if(hi2c->Instance==I2C2)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a45      	ldr	r2, [pc, #276]	; (8003834 <HAL_I2C_MspInit+0x1c4>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d13c      	bne.n	800379c <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003722:	2380      	movs	r3, #128	; 0x80
 8003724:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003726:	2300      	movs	r3, #0
 8003728:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800372a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800372e:	4618      	mov	r0, r3
 8003730:	f002 fd28 	bl	8006184 <HAL_RCCEx_PeriphCLKConfig>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <HAL_I2C_MspInit+0xce>
      Error_Handler();
 800373a:	f7ff f941 	bl	80029c0 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800373e:	4b3b      	ldr	r3, [pc, #236]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 8003740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003742:	4a3a      	ldr	r2, [pc, #232]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 8003744:	f043 0302 	orr.w	r3, r3, #2
 8003748:	64d3      	str	r3, [r2, #76]	; 0x4c
 800374a:	4b38      	ldr	r3, [pc, #224]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 800374c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	61bb      	str	r3, [r7, #24]
 8003754:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003756:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800375a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800375e:	2312      	movs	r3, #18
 8003760:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003764:	2300      	movs	r3, #0
 8003766:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800376a:	2303      	movs	r3, #3
 800376c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003770:	2304      	movs	r3, #4
 8003772:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003776:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800377a:	4619      	mov	r1, r3
 800377c:	482c      	ldr	r0, [pc, #176]	; (8003830 <HAL_I2C_MspInit+0x1c0>)
 800377e:	f000 fcfb 	bl	8004178 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003782:	4b2a      	ldr	r3, [pc, #168]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 8003784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003786:	4a29      	ldr	r2, [pc, #164]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 8003788:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800378c:	6593      	str	r3, [r2, #88]	; 0x58
 800378e:	4b27      	ldr	r3, [pc, #156]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 8003790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003792:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003796:	617b      	str	r3, [r7, #20]
 8003798:	697b      	ldr	r3, [r7, #20]
}
 800379a:	e040      	b.n	800381e <HAL_I2C_MspInit+0x1ae>
  else if(hi2c->Instance==I2C3)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a25      	ldr	r2, [pc, #148]	; (8003838 <HAL_I2C_MspInit+0x1c8>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d13b      	bne.n	800381e <HAL_I2C_MspInit+0x1ae>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80037a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80037aa:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80037ac:	2300      	movs	r3, #0
 80037ae:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037b4:	4618      	mov	r0, r3
 80037b6:	f002 fce5 	bl	8006184 <HAL_RCCEx_PeriphCLKConfig>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d001      	beq.n	80037c4 <HAL_I2C_MspInit+0x154>
      Error_Handler();
 80037c0:	f7ff f8fe 	bl	80029c0 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037c4:	4b19      	ldr	r3, [pc, #100]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 80037c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c8:	4a18      	ldr	r2, [pc, #96]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 80037ca:	f043 0304 	orr.w	r3, r3, #4
 80037ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037d0:	4b16      	ldr	r3, [pc, #88]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 80037d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037d4:	f003 0304 	and.w	r3, r3, #4
 80037d8:	613b      	str	r3, [r7, #16]
 80037da:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80037dc:	2303      	movs	r3, #3
 80037de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80037e2:	2312      	movs	r3, #18
 80037e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037e8:	2300      	movs	r3, #0
 80037ea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037ee:	2303      	movs	r3, #3
 80037f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80037f4:	2304      	movs	r3, #4
 80037f6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037fa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80037fe:	4619      	mov	r1, r3
 8003800:	480e      	ldr	r0, [pc, #56]	; (800383c <HAL_I2C_MspInit+0x1cc>)
 8003802:	f000 fcb9 	bl	8004178 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003806:	4b09      	ldr	r3, [pc, #36]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 8003808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800380a:	4a08      	ldr	r2, [pc, #32]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 800380c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003810:	6593      	str	r3, [r2, #88]	; 0x58
 8003812:	4b06      	ldr	r3, [pc, #24]	; (800382c <HAL_I2C_MspInit+0x1bc>)
 8003814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003816:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800381a:	60fb      	str	r3, [r7, #12]
 800381c:	68fb      	ldr	r3, [r7, #12]
}
 800381e:	bf00      	nop
 8003820:	37c0      	adds	r7, #192	; 0xc0
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	40005400 	.word	0x40005400
 800382c:	40021000 	.word	0x40021000
 8003830:	48000400 	.word	0x48000400
 8003834:	40005800 	.word	0x40005800
 8003838:	40005c00 	.word	0x40005c00
 800383c:	48000800 	.word	0x48000800

08003840 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b0ae      	sub	sp, #184	; 0xb8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003848:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800384c:	2200      	movs	r2, #0
 800384e:	601a      	str	r2, [r3, #0]
 8003850:	605a      	str	r2, [r3, #4]
 8003852:	609a      	str	r2, [r3, #8]
 8003854:	60da      	str	r2, [r3, #12]
 8003856:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003858:	f107 031c 	add.w	r3, r7, #28
 800385c:	2288      	movs	r2, #136	; 0x88
 800385e:	2100      	movs	r1, #0
 8003860:	4618      	mov	r0, r3
 8003862:	f004 fa87 	bl	8007d74 <memset>
  if(hlcd->Instance==LCD)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a45      	ldr	r2, [pc, #276]	; (8003980 <HAL_LCD_MspInit+0x140>)
 800386c:	4293      	cmp	r3, r2
 800386e:	f040 8083 	bne.w	8003978 <HAL_LCD_MspInit+0x138>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003872:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003876:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003878:	f44f 7300 	mov.w	r3, #512	; 0x200
 800387c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003880:	f107 031c 	add.w	r3, r7, #28
 8003884:	4618      	mov	r0, r3
 8003886:	f002 fc7d 	bl	8006184 <HAL_RCCEx_PeriphCLKConfig>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d001      	beq.n	8003894 <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 8003890:	f7ff f896 	bl	80029c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8003894:	4b3b      	ldr	r3, [pc, #236]	; (8003984 <HAL_LCD_MspInit+0x144>)
 8003896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003898:	4a3a      	ldr	r2, [pc, #232]	; (8003984 <HAL_LCD_MspInit+0x144>)
 800389a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800389e:	6593      	str	r3, [r2, #88]	; 0x58
 80038a0:	4b38      	ldr	r3, [pc, #224]	; (8003984 <HAL_LCD_MspInit+0x144>)
 80038a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038a8:	61bb      	str	r3, [r7, #24]
 80038aa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038ac:	4b35      	ldr	r3, [pc, #212]	; (8003984 <HAL_LCD_MspInit+0x144>)
 80038ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038b0:	4a34      	ldr	r2, [pc, #208]	; (8003984 <HAL_LCD_MspInit+0x144>)
 80038b2:	f043 0304 	orr.w	r3, r3, #4
 80038b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038b8:	4b32      	ldr	r3, [pc, #200]	; (8003984 <HAL_LCD_MspInit+0x144>)
 80038ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	617b      	str	r3, [r7, #20]
 80038c2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038c4:	4b2f      	ldr	r3, [pc, #188]	; (8003984 <HAL_LCD_MspInit+0x144>)
 80038c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038c8:	4a2e      	ldr	r2, [pc, #184]	; (8003984 <HAL_LCD_MspInit+0x144>)
 80038ca:	f043 0301 	orr.w	r3, r3, #1
 80038ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038d0:	4b2c      	ldr	r3, [pc, #176]	; (8003984 <HAL_LCD_MspInit+0x144>)
 80038d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038d4:	f003 0301 	and.w	r3, r3, #1
 80038d8:	613b      	str	r3, [r7, #16]
 80038da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038dc:	4b29      	ldr	r3, [pc, #164]	; (8003984 <HAL_LCD_MspInit+0x144>)
 80038de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038e0:	4a28      	ldr	r2, [pc, #160]	; (8003984 <HAL_LCD_MspInit+0x144>)
 80038e2:	f043 0302 	orr.w	r3, r3, #2
 80038e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038e8:	4b26      	ldr	r3, [pc, #152]	; (8003984 <HAL_LCD_MspInit+0x144>)
 80038ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038ec:	f003 0302 	and.w	r3, r3, #2
 80038f0:	60fb      	str	r3, [r7, #12]
 80038f2:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    PA10     ------> LCD_COM2
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = VLCD_Pin;
 80038f4:	2308      	movs	r3, #8
 80038f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038fa:	2302      	movs	r3, #2
 80038fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003900:	2300      	movs	r3, #0
 8003902:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003906:	2300      	movs	r3, #0
 8003908:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800390c:	230b      	movs	r3, #11
 800390e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(VLCD_GPIO_Port, &GPIO_InitStruct);
 8003912:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003916:	4619      	mov	r1, r3
 8003918:	481b      	ldr	r0, [pc, #108]	; (8003988 <HAL_LCD_MspInit+0x148>)
 800391a:	f000 fc2d 	bl	8004178 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = COM0_Pin|COM1_Pin|COM2_Pin;
 800391e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003922:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003926:	2302      	movs	r3, #2
 8003928:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800392c:	2300      	movs	r3, #0
 800392e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003932:	2300      	movs	r3, #0
 8003934:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8003938:	230b      	movs	r3, #11
 800393a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800393e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003942:	4619      	mov	r1, r3
 8003944:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003948:	f000 fc16 	bl	8004178 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800394c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003950:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003954:	2302      	movs	r3, #2
 8003956:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395a:	2300      	movs	r3, #0
 800395c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003960:	2300      	movs	r3, #0
 8003962:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8003966:	230b      	movs	r3, #11
 8003968:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800396c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003970:	4619      	mov	r1, r3
 8003972:	4806      	ldr	r0, [pc, #24]	; (800398c <HAL_LCD_MspInit+0x14c>)
 8003974:	f000 fc00 	bl	8004178 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8003978:	bf00      	nop
 800397a:	37b8      	adds	r7, #184	; 0xb8
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	40002400 	.word	0x40002400
 8003984:	40021000 	.word	0x40021000
 8003988:	48000800 	.word	0x48000800
 800398c:	48000400 	.word	0x48000400

08003990 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b0ac      	sub	sp, #176	; 0xb0
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003998:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	605a      	str	r2, [r3, #4]
 80039a2:	609a      	str	r2, [r3, #8]
 80039a4:	60da      	str	r2, [r3, #12]
 80039a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80039a8:	f107 0314 	add.w	r3, r7, #20
 80039ac:	2288      	movs	r2, #136	; 0x88
 80039ae:	2100      	movs	r1, #0
 80039b0:	4618      	mov	r0, r3
 80039b2:	f004 f9df 	bl	8007d74 <memset>
  if(huart->Instance==USART2)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a25      	ldr	r2, [pc, #148]	; (8003a50 <HAL_UART_MspInit+0xc0>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d142      	bne.n	8003a46 <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80039c0:	2302      	movs	r3, #2
 80039c2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80039c4:	2300      	movs	r3, #0
 80039c6:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039c8:	f107 0314 	add.w	r3, r7, #20
 80039cc:	4618      	mov	r0, r3
 80039ce:	f002 fbd9 	bl	8006184 <HAL_RCCEx_PeriphCLKConfig>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d001      	beq.n	80039dc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80039d8:	f7fe fff2 	bl	80029c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80039dc:	4b1d      	ldr	r3, [pc, #116]	; (8003a54 <HAL_UART_MspInit+0xc4>)
 80039de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039e0:	4a1c      	ldr	r2, [pc, #112]	; (8003a54 <HAL_UART_MspInit+0xc4>)
 80039e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039e6:	6593      	str	r3, [r2, #88]	; 0x58
 80039e8:	4b1a      	ldr	r3, [pc, #104]	; (8003a54 <HAL_UART_MspInit+0xc4>)
 80039ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039f0:	613b      	str	r3, [r7, #16]
 80039f2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80039f4:	4b17      	ldr	r3, [pc, #92]	; (8003a54 <HAL_UART_MspInit+0xc4>)
 80039f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039f8:	4a16      	ldr	r2, [pc, #88]	; (8003a54 <HAL_UART_MspInit+0xc4>)
 80039fa:	f043 0308 	orr.w	r3, r3, #8
 80039fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a00:	4b14      	ldr	r3, [pc, #80]	; (8003a54 <HAL_UART_MspInit+0xc4>)
 8003a02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a04:	f003 0308 	and.w	r3, r3, #8
 8003a08:	60fb      	str	r3, [r7, #12]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003a0c:	2360      	movs	r3, #96	; 0x60
 8003a0e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a12:	2302      	movs	r3, #2
 8003a14:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a24:	2307      	movs	r3, #7
 8003a26:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a2a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003a2e:	4619      	mov	r1, r3
 8003a30:	4809      	ldr	r0, [pc, #36]	; (8003a58 <HAL_UART_MspInit+0xc8>)
 8003a32:	f000 fba1 	bl	8004178 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003a36:	2200      	movs	r2, #0
 8003a38:	2100      	movs	r1, #0
 8003a3a:	2026      	movs	r0, #38	; 0x26
 8003a3c:	f000 fae7 	bl	800400e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003a40:	2026      	movs	r0, #38	; 0x26
 8003a42:	f000 fb00 	bl	8004046 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003a46:	bf00      	nop
 8003a48:	37b0      	adds	r7, #176	; 0xb0
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	40004400 	.word	0x40004400
 8003a54:	40021000 	.word	0x40021000
 8003a58:	48000c00 	.word	0x48000c00

08003a5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a60:	e7fe      	b.n	8003a60 <NMI_Handler+0x4>

08003a62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a62:	b480      	push	{r7}
 8003a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a66:	e7fe      	b.n	8003a66 <HardFault_Handler+0x4>

08003a68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a6c:	e7fe      	b.n	8003a6c <MemManage_Handler+0x4>

08003a6e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a6e:	b480      	push	{r7}
 8003a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a72:	e7fe      	b.n	8003a72 <BusFault_Handler+0x4>

08003a74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a78:	e7fe      	b.n	8003a78 <UsageFault_Handler+0x4>

08003a7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a7a:	b480      	push	{r7}
 8003a7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a7e:	bf00      	nop
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a8c:	bf00      	nop
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr

08003a96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a96:	b480      	push	{r7}
 8003a98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a9a:	bf00      	nop
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003aa8:	f000 f992 	bl	8003dd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003aac:	bf00      	nop
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003ab4:	4802      	ldr	r0, [pc, #8]	; (8003ac0 <USART2_IRQHandler+0x10>)
 8003ab6:	f003 f903 	bl	8006cc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003aba:	bf00      	nop
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	200003d4 	.word	0x200003d4

08003ac4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	af00      	add	r7, sp, #0
  return 1;
 8003ac8:	2301      	movs	r3, #1
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <_kill>:

int _kill(int pid, int sig)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003ade:	f004 f905 	bl	8007cec <__errno>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2216      	movs	r2, #22
 8003ae6:	601a      	str	r2, [r3, #0]
  return -1;
 8003ae8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3708      	adds	r7, #8
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <_exit>:

void _exit (int status)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b082      	sub	sp, #8
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003afc:	f04f 31ff 	mov.w	r1, #4294967295
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f7ff ffe7 	bl	8003ad4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b06:	e7fe      	b.n	8003b06 <_exit+0x12>

08003b08 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b086      	sub	sp, #24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b14:	2300      	movs	r3, #0
 8003b16:	617b      	str	r3, [r7, #20]
 8003b18:	e00a      	b.n	8003b30 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003b1a:	f3af 8000 	nop.w
 8003b1e:	4601      	mov	r1, r0
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	1c5a      	adds	r2, r3, #1
 8003b24:	60ba      	str	r2, [r7, #8]
 8003b26:	b2ca      	uxtb	r2, r1
 8003b28:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	617b      	str	r3, [r7, #20]
 8003b30:	697a      	ldr	r2, [r7, #20]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	429a      	cmp	r2, r3
 8003b36:	dbf0      	blt.n	8003b1a <_read+0x12>
  }

  return len;
 8003b38:	687b      	ldr	r3, [r7, #4]
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3718      	adds	r7, #24
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}

08003b42 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003b42:	b480      	push	{r7}
 8003b44:	b083      	sub	sp, #12
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003b4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	370c      	adds	r7, #12
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr

08003b5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	b083      	sub	sp, #12
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
 8003b62:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003b6a:	605a      	str	r2, [r3, #4]
  return 0;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr

08003b7a <_isatty>:

int _isatty(int file)
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	b083      	sub	sp, #12
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b82:	2301      	movs	r3, #1
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	370c      	adds	r7, #12
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr

08003b90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b085      	sub	sp, #20
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b9c:	2300      	movs	r3, #0
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3714      	adds	r7, #20
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr
	...

08003bac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b086      	sub	sp, #24
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003bb4:	4a14      	ldr	r2, [pc, #80]	; (8003c08 <_sbrk+0x5c>)
 8003bb6:	4b15      	ldr	r3, [pc, #84]	; (8003c0c <_sbrk+0x60>)
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003bc0:	4b13      	ldr	r3, [pc, #76]	; (8003c10 <_sbrk+0x64>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d102      	bne.n	8003bce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003bc8:	4b11      	ldr	r3, [pc, #68]	; (8003c10 <_sbrk+0x64>)
 8003bca:	4a12      	ldr	r2, [pc, #72]	; (8003c14 <_sbrk+0x68>)
 8003bcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003bce:	4b10      	ldr	r3, [pc, #64]	; (8003c10 <_sbrk+0x64>)
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4413      	add	r3, r2
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d207      	bcs.n	8003bec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003bdc:	f004 f886 	bl	8007cec <__errno>
 8003be0:	4603      	mov	r3, r0
 8003be2:	220c      	movs	r2, #12
 8003be4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003be6:	f04f 33ff 	mov.w	r3, #4294967295
 8003bea:	e009      	b.n	8003c00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003bec:	4b08      	ldr	r3, [pc, #32]	; (8003c10 <_sbrk+0x64>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bf2:	4b07      	ldr	r3, [pc, #28]	; (8003c10 <_sbrk+0x64>)
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4413      	add	r3, r2
 8003bfa:	4a05      	ldr	r2, [pc, #20]	; (8003c10 <_sbrk+0x64>)
 8003bfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3718      	adds	r7, #24
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	20018000 	.word	0x20018000
 8003c0c:	00000400 	.word	0x00000400
 8003c10:	200003d0 	.word	0x200003d0
 8003c14:	20000470 	.word	0x20000470

08003c18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003c1c:	4b06      	ldr	r3, [pc, #24]	; (8003c38 <SystemInit+0x20>)
 8003c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c22:	4a05      	ldr	r2, [pc, #20]	; (8003c38 <SystemInit+0x20>)
 8003c24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003c28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003c2c:	bf00      	nop
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	e000ed00 	.word	0xe000ed00

08003c3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003c40:	4b14      	ldr	r3, [pc, #80]	; (8003c94 <MX_USART2_UART_Init+0x58>)
 8003c42:	4a15      	ldr	r2, [pc, #84]	; (8003c98 <MX_USART2_UART_Init+0x5c>)
 8003c44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003c46:	4b13      	ldr	r3, [pc, #76]	; (8003c94 <MX_USART2_UART_Init+0x58>)
 8003c48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003c4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003c4e:	4b11      	ldr	r3, [pc, #68]	; (8003c94 <MX_USART2_UART_Init+0x58>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003c54:	4b0f      	ldr	r3, [pc, #60]	; (8003c94 <MX_USART2_UART_Init+0x58>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003c5a:	4b0e      	ldr	r3, [pc, #56]	; (8003c94 <MX_USART2_UART_Init+0x58>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003c60:	4b0c      	ldr	r3, [pc, #48]	; (8003c94 <MX_USART2_UART_Init+0x58>)
 8003c62:	220c      	movs	r2, #12
 8003c64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c66:	4b0b      	ldr	r3, [pc, #44]	; (8003c94 <MX_USART2_UART_Init+0x58>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c6c:	4b09      	ldr	r3, [pc, #36]	; (8003c94 <MX_USART2_UART_Init+0x58>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003c72:	4b08      	ldr	r3, [pc, #32]	; (8003c94 <MX_USART2_UART_Init+0x58>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003c78:	4b06      	ldr	r3, [pc, #24]	; (8003c94 <MX_USART2_UART_Init+0x58>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003c7e:	4805      	ldr	r0, [pc, #20]	; (8003c94 <MX_USART2_UART_Init+0x58>)
 8003c80:	f002 ff3c 	bl	8006afc <HAL_UART_Init>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003c8a:	f7fe fe99 	bl	80029c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003c8e:	bf00      	nop
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	200003d4 	.word	0x200003d4
 8003c98:	40004400 	.word	0x40004400

08003c9c <_write>:
/* USER CODE BEGIN 1 */
/******************************************************************************
function:
			Redefine printf    --UART2
******************************************************************************/
int _write(int file, char *ptr, int len) {
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, ptr, len, 50);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	2332      	movs	r3, #50	; 0x32
 8003cae:	68b9      	ldr	r1, [r7, #8]
 8003cb0:	4803      	ldr	r0, [pc, #12]	; (8003cc0 <_write+0x24>)
 8003cb2:	f002 ff71 	bl	8006b98 <HAL_UART_Transmit>
	return len;
 8003cb6:	687b      	ldr	r3, [r7, #4]
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3710      	adds	r7, #16
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	200003d4 	.word	0x200003d4

08003cc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003cc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003cfc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003cc8:	f7ff ffa6 	bl	8003c18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ccc:	480c      	ldr	r0, [pc, #48]	; (8003d00 <LoopForever+0x6>)
  ldr r1, =_edata
 8003cce:	490d      	ldr	r1, [pc, #52]	; (8003d04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003cd0:	4a0d      	ldr	r2, [pc, #52]	; (8003d08 <LoopForever+0xe>)
  movs r3, #0
 8003cd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003cd4:	e002      	b.n	8003cdc <LoopCopyDataInit>

08003cd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003cd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cda:	3304      	adds	r3, #4

08003cdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003cdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003cde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ce0:	d3f9      	bcc.n	8003cd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ce2:	4a0a      	ldr	r2, [pc, #40]	; (8003d0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ce4:	4c0a      	ldr	r4, [pc, #40]	; (8003d10 <LoopForever+0x16>)
  movs r3, #0
 8003ce6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ce8:	e001      	b.n	8003cee <LoopFillZerobss>

08003cea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003cec:	3204      	adds	r2, #4

08003cee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cf0:	d3fb      	bcc.n	8003cea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003cf2:	f004 f801 	bl	8007cf8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003cf6:	f7fe f9fb 	bl	80020f0 <main>

08003cfa <LoopForever>:

LoopForever:
    b LoopForever
 8003cfa:	e7fe      	b.n	8003cfa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003cfc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003d00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d04:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8003d08:	0800b024 	.word	0x0800b024
  ldr r2, =_sbss
 8003d0c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003d10:	2000046c 	.word	0x2000046c

08003d14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003d14:	e7fe      	b.n	8003d14 <ADC1_2_IRQHandler>
	...

08003d18 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d22:	4b0c      	ldr	r3, [pc, #48]	; (8003d54 <HAL_Init+0x3c>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a0b      	ldr	r2, [pc, #44]	; (8003d54 <HAL_Init+0x3c>)
 8003d28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d2c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d2e:	2003      	movs	r0, #3
 8003d30:	f000 f962 	bl	8003ff8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d34:	2000      	movs	r0, #0
 8003d36:	f000 f80f 	bl	8003d58 <HAL_InitTick>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d002      	beq.n	8003d46 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	71fb      	strb	r3, [r7, #7]
 8003d44:	e001      	b.n	8003d4a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003d46:	f7ff fc6f 	bl	8003628 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003d4a:	79fb      	ldrb	r3, [r7, #7]
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3708      	adds	r7, #8
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	40022000 	.word	0x40022000

08003d58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003d60:	2300      	movs	r3, #0
 8003d62:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003d64:	4b17      	ldr	r3, [pc, #92]	; (8003dc4 <HAL_InitTick+0x6c>)
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d023      	beq.n	8003db4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003d6c:	4b16      	ldr	r3, [pc, #88]	; (8003dc8 <HAL_InitTick+0x70>)
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	4b14      	ldr	r3, [pc, #80]	; (8003dc4 <HAL_InitTick+0x6c>)
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	4619      	mov	r1, r3
 8003d76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d82:	4618      	mov	r0, r3
 8003d84:	f000 f96d 	bl	8004062 <HAL_SYSTICK_Config>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10f      	bne.n	8003dae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2b0f      	cmp	r3, #15
 8003d92:	d809      	bhi.n	8003da8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d94:	2200      	movs	r2, #0
 8003d96:	6879      	ldr	r1, [r7, #4]
 8003d98:	f04f 30ff 	mov.w	r0, #4294967295
 8003d9c:	f000 f937 	bl	800400e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003da0:	4a0a      	ldr	r2, [pc, #40]	; (8003dcc <HAL_InitTick+0x74>)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6013      	str	r3, [r2, #0]
 8003da6:	e007      	b.n	8003db8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	73fb      	strb	r3, [r7, #15]
 8003dac:	e004      	b.n	8003db8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	73fb      	strb	r3, [r7, #15]
 8003db2:	e001      	b.n	8003db8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3710      	adds	r7, #16
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	2000001c 	.word	0x2000001c
 8003dc8:	20000014 	.word	0x20000014
 8003dcc:	20000018 	.word	0x20000018

08003dd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003dd4:	4b06      	ldr	r3, [pc, #24]	; (8003df0 <HAL_IncTick+0x20>)
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	461a      	mov	r2, r3
 8003dda:	4b06      	ldr	r3, [pc, #24]	; (8003df4 <HAL_IncTick+0x24>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4413      	add	r3, r2
 8003de0:	4a04      	ldr	r2, [pc, #16]	; (8003df4 <HAL_IncTick+0x24>)
 8003de2:	6013      	str	r3, [r2, #0]
}
 8003de4:	bf00      	nop
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	2000001c 	.word	0x2000001c
 8003df4:	20000458 	.word	0x20000458

08003df8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	af00      	add	r7, sp, #0
  return uwTick;
 8003dfc:	4b03      	ldr	r3, [pc, #12]	; (8003e0c <HAL_GetTick+0x14>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	20000458 	.word	0x20000458

08003e10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e18:	f7ff ffee 	bl	8003df8 <HAL_GetTick>
 8003e1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e28:	d005      	beq.n	8003e36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003e2a:	4b0a      	ldr	r3, [pc, #40]	; (8003e54 <HAL_Delay+0x44>)
 8003e2c:	781b      	ldrb	r3, [r3, #0]
 8003e2e:	461a      	mov	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	4413      	add	r3, r2
 8003e34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003e36:	bf00      	nop
 8003e38:	f7ff ffde 	bl	8003df8 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d8f7      	bhi.n	8003e38 <HAL_Delay+0x28>
  {
  }
}
 8003e48:	bf00      	nop
 8003e4a:	bf00      	nop
 8003e4c:	3710      	adds	r7, #16
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	2000001c 	.word	0x2000001c

08003e58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f003 0307 	and.w	r3, r3, #7
 8003e66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e68:	4b0c      	ldr	r3, [pc, #48]	; (8003e9c <__NVIC_SetPriorityGrouping+0x44>)
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e6e:	68ba      	ldr	r2, [r7, #8]
 8003e70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e74:	4013      	ands	r3, r2
 8003e76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e8a:	4a04      	ldr	r2, [pc, #16]	; (8003e9c <__NVIC_SetPriorityGrouping+0x44>)
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	60d3      	str	r3, [r2, #12]
}
 8003e90:	bf00      	nop
 8003e92:	3714      	adds	r7, #20
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr
 8003e9c:	e000ed00 	.word	0xe000ed00

08003ea0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ea4:	4b04      	ldr	r3, [pc, #16]	; (8003eb8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	0a1b      	lsrs	r3, r3, #8
 8003eaa:	f003 0307 	and.w	r3, r3, #7
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr
 8003eb8:	e000ed00 	.word	0xe000ed00

08003ebc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	db0b      	blt.n	8003ee6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ece:	79fb      	ldrb	r3, [r7, #7]
 8003ed0:	f003 021f 	and.w	r2, r3, #31
 8003ed4:	4907      	ldr	r1, [pc, #28]	; (8003ef4 <__NVIC_EnableIRQ+0x38>)
 8003ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eda:	095b      	lsrs	r3, r3, #5
 8003edc:	2001      	movs	r0, #1
 8003ede:	fa00 f202 	lsl.w	r2, r0, r2
 8003ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ee6:	bf00      	nop
 8003ee8:	370c      	adds	r7, #12
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	e000e100 	.word	0xe000e100

08003ef8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	4603      	mov	r3, r0
 8003f00:	6039      	str	r1, [r7, #0]
 8003f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	db0a      	blt.n	8003f22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	b2da      	uxtb	r2, r3
 8003f10:	490c      	ldr	r1, [pc, #48]	; (8003f44 <__NVIC_SetPriority+0x4c>)
 8003f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f16:	0112      	lsls	r2, r2, #4
 8003f18:	b2d2      	uxtb	r2, r2
 8003f1a:	440b      	add	r3, r1
 8003f1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f20:	e00a      	b.n	8003f38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	b2da      	uxtb	r2, r3
 8003f26:	4908      	ldr	r1, [pc, #32]	; (8003f48 <__NVIC_SetPriority+0x50>)
 8003f28:	79fb      	ldrb	r3, [r7, #7]
 8003f2a:	f003 030f 	and.w	r3, r3, #15
 8003f2e:	3b04      	subs	r3, #4
 8003f30:	0112      	lsls	r2, r2, #4
 8003f32:	b2d2      	uxtb	r2, r2
 8003f34:	440b      	add	r3, r1
 8003f36:	761a      	strb	r2, [r3, #24]
}
 8003f38:	bf00      	nop
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr
 8003f44:	e000e100 	.word	0xe000e100
 8003f48:	e000ed00 	.word	0xe000ed00

08003f4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b089      	sub	sp, #36	; 0x24
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f003 0307 	and.w	r3, r3, #7
 8003f5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	f1c3 0307 	rsb	r3, r3, #7
 8003f66:	2b04      	cmp	r3, #4
 8003f68:	bf28      	it	cs
 8003f6a:	2304      	movcs	r3, #4
 8003f6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	3304      	adds	r3, #4
 8003f72:	2b06      	cmp	r3, #6
 8003f74:	d902      	bls.n	8003f7c <NVIC_EncodePriority+0x30>
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	3b03      	subs	r3, #3
 8003f7a:	e000      	b.n	8003f7e <NVIC_EncodePriority+0x32>
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f80:	f04f 32ff 	mov.w	r2, #4294967295
 8003f84:	69bb      	ldr	r3, [r7, #24]
 8003f86:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8a:	43da      	mvns	r2, r3
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	401a      	ands	r2, r3
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f94:	f04f 31ff 	mov.w	r1, #4294967295
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f9e:	43d9      	mvns	r1, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fa4:	4313      	orrs	r3, r2
         );
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3724      	adds	r7, #36	; 0x24
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
	...

08003fb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	3b01      	subs	r3, #1
 8003fc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fc4:	d301      	bcc.n	8003fca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e00f      	b.n	8003fea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fca:	4a0a      	ldr	r2, [pc, #40]	; (8003ff4 <SysTick_Config+0x40>)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fd2:	210f      	movs	r1, #15
 8003fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8003fd8:	f7ff ff8e 	bl	8003ef8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fdc:	4b05      	ldr	r3, [pc, #20]	; (8003ff4 <SysTick_Config+0x40>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fe2:	4b04      	ldr	r3, [pc, #16]	; (8003ff4 <SysTick_Config+0x40>)
 8003fe4:	2207      	movs	r2, #7
 8003fe6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3708      	adds	r7, #8
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	e000e010 	.word	0xe000e010

08003ff8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004000:	6878      	ldr	r0, [r7, #4]
 8004002:	f7ff ff29 	bl	8003e58 <__NVIC_SetPriorityGrouping>
}
 8004006:	bf00      	nop
 8004008:	3708      	adds	r7, #8
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	b086      	sub	sp, #24
 8004012:	af00      	add	r7, sp, #0
 8004014:	4603      	mov	r3, r0
 8004016:	60b9      	str	r1, [r7, #8]
 8004018:	607a      	str	r2, [r7, #4]
 800401a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800401c:	2300      	movs	r3, #0
 800401e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004020:	f7ff ff3e 	bl	8003ea0 <__NVIC_GetPriorityGrouping>
 8004024:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	68b9      	ldr	r1, [r7, #8]
 800402a:	6978      	ldr	r0, [r7, #20]
 800402c:	f7ff ff8e 	bl	8003f4c <NVIC_EncodePriority>
 8004030:	4602      	mov	r2, r0
 8004032:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004036:	4611      	mov	r1, r2
 8004038:	4618      	mov	r0, r3
 800403a:	f7ff ff5d 	bl	8003ef8 <__NVIC_SetPriority>
}
 800403e:	bf00      	nop
 8004040:	3718      	adds	r7, #24
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}

08004046 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004046:	b580      	push	{r7, lr}
 8004048:	b082      	sub	sp, #8
 800404a:	af00      	add	r7, sp, #0
 800404c:	4603      	mov	r3, r0
 800404e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004050:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004054:	4618      	mov	r0, r3
 8004056:	f7ff ff31 	bl	8003ebc <__NVIC_EnableIRQ>
}
 800405a:	bf00      	nop
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b082      	sub	sp, #8
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f7ff ffa2 	bl	8003fb4 <SysTick_Config>
 8004070:	4603      	mov	r3, r0
}
 8004072:	4618      	mov	r0, r3
 8004074:	3708      	adds	r7, #8
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}

0800407a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800407a:	b480      	push	{r7}
 800407c:	b085      	sub	sp, #20
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004082:	2300      	movs	r3, #0
 8004084:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800408c:	b2db      	uxtb	r3, r3
 800408e:	2b02      	cmp	r3, #2
 8004090:	d008      	beq.n	80040a4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2204      	movs	r2, #4
 8004096:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e022      	b.n	80040ea <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f022 020e 	bic.w	r2, r2, #14
 80040b2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f022 0201 	bic.w	r2, r2, #1
 80040c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040c8:	f003 021c 	and.w	r2, r3, #28
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d0:	2101      	movs	r1, #1
 80040d2:	fa01 f202 	lsl.w	r2, r1, r2
 80040d6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80040e8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3714      	adds	r7, #20
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr

080040f6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80040f6:	b580      	push	{r7, lr}
 80040f8:	b084      	sub	sp, #16
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040fe:	2300      	movs	r3, #0
 8004100:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b02      	cmp	r3, #2
 800410c:	d005      	beq.n	800411a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2204      	movs	r2, #4
 8004112:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	73fb      	strb	r3, [r7, #15]
 8004118:	e029      	b.n	800416e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f022 020e 	bic.w	r2, r2, #14
 8004128:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f022 0201 	bic.w	r2, r2, #1
 8004138:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800413e:	f003 021c 	and.w	r2, r3, #28
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004146:	2101      	movs	r1, #1
 8004148:	fa01 f202 	lsl.w	r2, r1, r2
 800414c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004162:	2b00      	cmp	r3, #0
 8004164:	d003      	beq.n	800416e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	4798      	blx	r3
    }
  }
  return status;
 800416e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004170:	4618      	mov	r0, r3
 8004172:	3710      	adds	r7, #16
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004178:	b480      	push	{r7}
 800417a:	b087      	sub	sp, #28
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004182:	2300      	movs	r3, #0
 8004184:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004186:	e17f      	b.n	8004488 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	2101      	movs	r1, #1
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	fa01 f303 	lsl.w	r3, r1, r3
 8004194:	4013      	ands	r3, r2
 8004196:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2b00      	cmp	r3, #0
 800419c:	f000 8171 	beq.w	8004482 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f003 0303 	and.w	r3, r3, #3
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d005      	beq.n	80041b8 <HAL_GPIO_Init+0x40>
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f003 0303 	and.w	r3, r3, #3
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d130      	bne.n	800421a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	005b      	lsls	r3, r3, #1
 80041c2:	2203      	movs	r2, #3
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	43db      	mvns	r3, r3
 80041ca:	693a      	ldr	r2, [r7, #16]
 80041cc:	4013      	ands	r3, r2
 80041ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	68da      	ldr	r2, [r3, #12]
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	fa02 f303 	lsl.w	r3, r2, r3
 80041dc:	693a      	ldr	r2, [r7, #16]
 80041de:	4313      	orrs	r3, r2
 80041e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80041ee:	2201      	movs	r2, #1
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	fa02 f303 	lsl.w	r3, r2, r3
 80041f6:	43db      	mvns	r3, r3
 80041f8:	693a      	ldr	r2, [r7, #16]
 80041fa:	4013      	ands	r3, r2
 80041fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	091b      	lsrs	r3, r3, #4
 8004204:	f003 0201 	and.w	r2, r3, #1
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	fa02 f303 	lsl.w	r3, r2, r3
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	4313      	orrs	r3, r2
 8004212:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f003 0303 	and.w	r3, r3, #3
 8004222:	2b03      	cmp	r3, #3
 8004224:	d118      	bne.n	8004258 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800422a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800422c:	2201      	movs	r2, #1
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	43db      	mvns	r3, r3
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	4013      	ands	r3, r2
 800423a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	08db      	lsrs	r3, r3, #3
 8004242:	f003 0201 	and.w	r2, r3, #1
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	4313      	orrs	r3, r2
 8004250:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	693a      	ldr	r2, [r7, #16]
 8004256:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f003 0303 	and.w	r3, r3, #3
 8004260:	2b03      	cmp	r3, #3
 8004262:	d017      	beq.n	8004294 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	005b      	lsls	r3, r3, #1
 800426e:	2203      	movs	r2, #3
 8004270:	fa02 f303 	lsl.w	r3, r2, r3
 8004274:	43db      	mvns	r3, r3
 8004276:	693a      	ldr	r2, [r7, #16]
 8004278:	4013      	ands	r3, r2
 800427a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	fa02 f303 	lsl.w	r3, r2, r3
 8004288:	693a      	ldr	r2, [r7, #16]
 800428a:	4313      	orrs	r3, r2
 800428c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	693a      	ldr	r2, [r7, #16]
 8004292:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f003 0303 	and.w	r3, r3, #3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d123      	bne.n	80042e8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	08da      	lsrs	r2, r3, #3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	3208      	adds	r2, #8
 80042a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	f003 0307 	and.w	r3, r3, #7
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	220f      	movs	r2, #15
 80042b8:	fa02 f303 	lsl.w	r3, r2, r3
 80042bc:	43db      	mvns	r3, r3
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	4013      	ands	r3, r2
 80042c2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	691a      	ldr	r2, [r3, #16]
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	f003 0307 	and.w	r3, r3, #7
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	fa02 f303 	lsl.w	r3, r2, r3
 80042d4:	693a      	ldr	r2, [r7, #16]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	08da      	lsrs	r2, r3, #3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	3208      	adds	r2, #8
 80042e2:	6939      	ldr	r1, [r7, #16]
 80042e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	005b      	lsls	r3, r3, #1
 80042f2:	2203      	movs	r2, #3
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	43db      	mvns	r3, r3
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	4013      	ands	r3, r2
 80042fe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f003 0203 	and.w	r2, r3, #3
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	005b      	lsls	r3, r3, #1
 800430c:	fa02 f303 	lsl.w	r3, r2, r3
 8004310:	693a      	ldr	r2, [r7, #16]
 8004312:	4313      	orrs	r3, r2
 8004314:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004324:	2b00      	cmp	r3, #0
 8004326:	f000 80ac 	beq.w	8004482 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800432a:	4b5f      	ldr	r3, [pc, #380]	; (80044a8 <HAL_GPIO_Init+0x330>)
 800432c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800432e:	4a5e      	ldr	r2, [pc, #376]	; (80044a8 <HAL_GPIO_Init+0x330>)
 8004330:	f043 0301 	orr.w	r3, r3, #1
 8004334:	6613      	str	r3, [r2, #96]	; 0x60
 8004336:	4b5c      	ldr	r3, [pc, #368]	; (80044a8 <HAL_GPIO_Init+0x330>)
 8004338:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800433a:	f003 0301 	and.w	r3, r3, #1
 800433e:	60bb      	str	r3, [r7, #8]
 8004340:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004342:	4a5a      	ldr	r2, [pc, #360]	; (80044ac <HAL_GPIO_Init+0x334>)
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	089b      	lsrs	r3, r3, #2
 8004348:	3302      	adds	r3, #2
 800434a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800434e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	f003 0303 	and.w	r3, r3, #3
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	220f      	movs	r2, #15
 800435a:	fa02 f303 	lsl.w	r3, r2, r3
 800435e:	43db      	mvns	r3, r3
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	4013      	ands	r3, r2
 8004364:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800436c:	d025      	beq.n	80043ba <HAL_GPIO_Init+0x242>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4a4f      	ldr	r2, [pc, #316]	; (80044b0 <HAL_GPIO_Init+0x338>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d01f      	beq.n	80043b6 <HAL_GPIO_Init+0x23e>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a4e      	ldr	r2, [pc, #312]	; (80044b4 <HAL_GPIO_Init+0x33c>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d019      	beq.n	80043b2 <HAL_GPIO_Init+0x23a>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a4d      	ldr	r2, [pc, #308]	; (80044b8 <HAL_GPIO_Init+0x340>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d013      	beq.n	80043ae <HAL_GPIO_Init+0x236>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4a4c      	ldr	r2, [pc, #304]	; (80044bc <HAL_GPIO_Init+0x344>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d00d      	beq.n	80043aa <HAL_GPIO_Init+0x232>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a4b      	ldr	r2, [pc, #300]	; (80044c0 <HAL_GPIO_Init+0x348>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d007      	beq.n	80043a6 <HAL_GPIO_Init+0x22e>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a4a      	ldr	r2, [pc, #296]	; (80044c4 <HAL_GPIO_Init+0x34c>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d101      	bne.n	80043a2 <HAL_GPIO_Init+0x22a>
 800439e:	2306      	movs	r3, #6
 80043a0:	e00c      	b.n	80043bc <HAL_GPIO_Init+0x244>
 80043a2:	2307      	movs	r3, #7
 80043a4:	e00a      	b.n	80043bc <HAL_GPIO_Init+0x244>
 80043a6:	2305      	movs	r3, #5
 80043a8:	e008      	b.n	80043bc <HAL_GPIO_Init+0x244>
 80043aa:	2304      	movs	r3, #4
 80043ac:	e006      	b.n	80043bc <HAL_GPIO_Init+0x244>
 80043ae:	2303      	movs	r3, #3
 80043b0:	e004      	b.n	80043bc <HAL_GPIO_Init+0x244>
 80043b2:	2302      	movs	r3, #2
 80043b4:	e002      	b.n	80043bc <HAL_GPIO_Init+0x244>
 80043b6:	2301      	movs	r3, #1
 80043b8:	e000      	b.n	80043bc <HAL_GPIO_Init+0x244>
 80043ba:	2300      	movs	r3, #0
 80043bc:	697a      	ldr	r2, [r7, #20]
 80043be:	f002 0203 	and.w	r2, r2, #3
 80043c2:	0092      	lsls	r2, r2, #2
 80043c4:	4093      	lsls	r3, r2
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80043cc:	4937      	ldr	r1, [pc, #220]	; (80044ac <HAL_GPIO_Init+0x334>)
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	089b      	lsrs	r3, r3, #2
 80043d2:	3302      	adds	r3, #2
 80043d4:	693a      	ldr	r2, [r7, #16]
 80043d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80043da:	4b3b      	ldr	r3, [pc, #236]	; (80044c8 <HAL_GPIO_Init+0x350>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	43db      	mvns	r3, r3
 80043e4:	693a      	ldr	r2, [r7, #16]
 80043e6:	4013      	ands	r3, r2
 80043e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d003      	beq.n	80043fe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80043fe:	4a32      	ldr	r2, [pc, #200]	; (80044c8 <HAL_GPIO_Init+0x350>)
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004404:	4b30      	ldr	r3, [pc, #192]	; (80044c8 <HAL_GPIO_Init+0x350>)
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	43db      	mvns	r3, r3
 800440e:	693a      	ldr	r2, [r7, #16]
 8004410:	4013      	ands	r3, r2
 8004412:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d003      	beq.n	8004428 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004420:	693a      	ldr	r2, [r7, #16]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	4313      	orrs	r3, r2
 8004426:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004428:	4a27      	ldr	r2, [pc, #156]	; (80044c8 <HAL_GPIO_Init+0x350>)
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800442e:	4b26      	ldr	r3, [pc, #152]	; (80044c8 <HAL_GPIO_Init+0x350>)
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	43db      	mvns	r3, r3
 8004438:	693a      	ldr	r2, [r7, #16]
 800443a:	4013      	ands	r3, r2
 800443c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d003      	beq.n	8004452 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	4313      	orrs	r3, r2
 8004450:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004452:	4a1d      	ldr	r2, [pc, #116]	; (80044c8 <HAL_GPIO_Init+0x350>)
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004458:	4b1b      	ldr	r3, [pc, #108]	; (80044c8 <HAL_GPIO_Init+0x350>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	43db      	mvns	r3, r3
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	4013      	ands	r3, r2
 8004466:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d003      	beq.n	800447c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004474:	693a      	ldr	r2, [r7, #16]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	4313      	orrs	r3, r2
 800447a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800447c:	4a12      	ldr	r2, [pc, #72]	; (80044c8 <HAL_GPIO_Init+0x350>)
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	3301      	adds	r3, #1
 8004486:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	fa22 f303 	lsr.w	r3, r2, r3
 8004492:	2b00      	cmp	r3, #0
 8004494:	f47f ae78 	bne.w	8004188 <HAL_GPIO_Init+0x10>
  }
}
 8004498:	bf00      	nop
 800449a:	bf00      	nop
 800449c:	371c      	adds	r7, #28
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	40021000 	.word	0x40021000
 80044ac:	40010000 	.word	0x40010000
 80044b0:	48000400 	.word	0x48000400
 80044b4:	48000800 	.word	0x48000800
 80044b8:	48000c00 	.word	0x48000c00
 80044bc:	48001000 	.word	0x48001000
 80044c0:	48001400 	.word	0x48001400
 80044c4:	48001800 	.word	0x48001800
 80044c8:	40010400 	.word	0x40010400

080044cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	460b      	mov	r3, r1
 80044d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	691a      	ldr	r2, [r3, #16]
 80044dc:	887b      	ldrh	r3, [r7, #2]
 80044de:	4013      	ands	r3, r2
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d002      	beq.n	80044ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80044e4:	2301      	movs	r3, #1
 80044e6:	73fb      	strb	r3, [r7, #15]
 80044e8:	e001      	b.n	80044ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80044ea:	2300      	movs	r3, #0
 80044ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80044ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3714      	adds	r7, #20
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	460b      	mov	r3, r1
 8004506:	807b      	strh	r3, [r7, #2]
 8004508:	4613      	mov	r3, r2
 800450a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800450c:	787b      	ldrb	r3, [r7, #1]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004512:	887a      	ldrh	r2, [r7, #2]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004518:	e002      	b.n	8004520 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800451a:	887a      	ldrh	r2, [r7, #2]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004520:	bf00      	nop
 8004522:	370c      	adds	r7, #12
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr

0800452c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e081      	b.n	8004642 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004544:	b2db      	uxtb	r3, r3
 8004546:	2b00      	cmp	r3, #0
 8004548:	d106      	bne.n	8004558 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f7ff f88c 	bl	8003670 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2224      	movs	r2, #36	; 0x24
 800455c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f022 0201 	bic.w	r2, r2, #1
 800456e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	685a      	ldr	r2, [r3, #4]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800457c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	689a      	ldr	r2, [r3, #8]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800458c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	68db      	ldr	r3, [r3, #12]
 8004592:	2b01      	cmp	r3, #1
 8004594:	d107      	bne.n	80045a6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	689a      	ldr	r2, [r3, #8]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045a2:	609a      	str	r2, [r3, #8]
 80045a4:	e006      	b.n	80045b4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	689a      	ldr	r2, [r3, #8]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80045b2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d104      	bne.n	80045c6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80045c4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	6812      	ldr	r2, [r2, #0]
 80045d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80045d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045d8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	68da      	ldr	r2, [r3, #12]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045e8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	691a      	ldr	r2, [r3, #16]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	695b      	ldr	r3, [r3, #20]
 80045f2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	430a      	orrs	r2, r1
 8004602:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	69d9      	ldr	r1, [r3, #28]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a1a      	ldr	r2, [r3, #32]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f042 0201 	orr.w	r2, r2, #1
 8004622:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2220      	movs	r2, #32
 800462e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3708      	adds	r7, #8
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
	...

0800464c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b088      	sub	sp, #32
 8004650:	af02      	add	r7, sp, #8
 8004652:	60f8      	str	r0, [r7, #12]
 8004654:	4608      	mov	r0, r1
 8004656:	4611      	mov	r1, r2
 8004658:	461a      	mov	r2, r3
 800465a:	4603      	mov	r3, r0
 800465c:	817b      	strh	r3, [r7, #10]
 800465e:	460b      	mov	r3, r1
 8004660:	813b      	strh	r3, [r7, #8]
 8004662:	4613      	mov	r3, r2
 8004664:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b20      	cmp	r3, #32
 8004670:	f040 80f9 	bne.w	8004866 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004674:	6a3b      	ldr	r3, [r7, #32]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d002      	beq.n	8004680 <HAL_I2C_Mem_Write+0x34>
 800467a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800467c:	2b00      	cmp	r3, #0
 800467e:	d105      	bne.n	800468c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004686:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	e0ed      	b.n	8004868 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004692:	2b01      	cmp	r3, #1
 8004694:	d101      	bne.n	800469a <HAL_I2C_Mem_Write+0x4e>
 8004696:	2302      	movs	r3, #2
 8004698:	e0e6      	b.n	8004868 <HAL_I2C_Mem_Write+0x21c>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2201      	movs	r2, #1
 800469e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80046a2:	f7ff fba9 	bl	8003df8 <HAL_GetTick>
 80046a6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	9300      	str	r3, [sp, #0]
 80046ac:	2319      	movs	r3, #25
 80046ae:	2201      	movs	r2, #1
 80046b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80046b4:	68f8      	ldr	r0, [r7, #12]
 80046b6:	f000 fac3 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 80046ba:	4603      	mov	r3, r0
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d001      	beq.n	80046c4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e0d1      	b.n	8004868 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2221      	movs	r2, #33	; 0x21
 80046c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2240      	movs	r2, #64	; 0x40
 80046d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2200      	movs	r2, #0
 80046d8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6a3a      	ldr	r2, [r7, #32]
 80046de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80046e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2200      	movs	r2, #0
 80046ea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046ec:	88f8      	ldrh	r0, [r7, #6]
 80046ee:	893a      	ldrh	r2, [r7, #8]
 80046f0:	8979      	ldrh	r1, [r7, #10]
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	9301      	str	r3, [sp, #4]
 80046f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046f8:	9300      	str	r3, [sp, #0]
 80046fa:	4603      	mov	r3, r0
 80046fc:	68f8      	ldr	r0, [r7, #12]
 80046fe:	f000 f9d3 	bl	8004aa8 <I2C_RequestMemoryWrite>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d005      	beq.n	8004714 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e0a9      	b.n	8004868 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004718:	b29b      	uxth	r3, r3
 800471a:	2bff      	cmp	r3, #255	; 0xff
 800471c:	d90e      	bls.n	800473c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	22ff      	movs	r2, #255	; 0xff
 8004722:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004728:	b2da      	uxtb	r2, r3
 800472a:	8979      	ldrh	r1, [r7, #10]
 800472c:	2300      	movs	r3, #0
 800472e:	9300      	str	r3, [sp, #0]
 8004730:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004734:	68f8      	ldr	r0, [r7, #12]
 8004736:	f000 fc2b 	bl	8004f90 <I2C_TransferConfig>
 800473a:	e00f      	b.n	800475c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004740:	b29a      	uxth	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800474a:	b2da      	uxtb	r2, r3
 800474c:	8979      	ldrh	r1, [r7, #10]
 800474e:	2300      	movs	r3, #0
 8004750:	9300      	str	r3, [sp, #0]
 8004752:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f000 fc1a 	bl	8004f90 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004760:	68f8      	ldr	r0, [r7, #12]
 8004762:	f000 faad 	bl	8004cc0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d001      	beq.n	8004770 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e07b      	b.n	8004868 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004774:	781a      	ldrb	r2, [r3, #0]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004780:	1c5a      	adds	r2, r3, #1
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800478a:	b29b      	uxth	r3, r3
 800478c:	3b01      	subs	r3, #1
 800478e:	b29a      	uxth	r2, r3
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004798:	3b01      	subs	r3, #1
 800479a:	b29a      	uxth	r2, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d034      	beq.n	8004814 <HAL_I2C_Mem_Write+0x1c8>
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d130      	bne.n	8004814 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	9300      	str	r3, [sp, #0]
 80047b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b8:	2200      	movs	r2, #0
 80047ba:	2180      	movs	r1, #128	; 0x80
 80047bc:	68f8      	ldr	r0, [r7, #12]
 80047be:	f000 fa3f 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d001      	beq.n	80047cc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e04d      	b.n	8004868 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	2bff      	cmp	r3, #255	; 0xff
 80047d4:	d90e      	bls.n	80047f4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	22ff      	movs	r2, #255	; 0xff
 80047da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047e0:	b2da      	uxtb	r2, r3
 80047e2:	8979      	ldrh	r1, [r7, #10]
 80047e4:	2300      	movs	r3, #0
 80047e6:	9300      	str	r3, [sp, #0]
 80047e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047ec:	68f8      	ldr	r0, [r7, #12]
 80047ee:	f000 fbcf 	bl	8004f90 <I2C_TransferConfig>
 80047f2:	e00f      	b.n	8004814 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047f8:	b29a      	uxth	r2, r3
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004802:	b2da      	uxtb	r2, r3
 8004804:	8979      	ldrh	r1, [r7, #10]
 8004806:	2300      	movs	r3, #0
 8004808:	9300      	str	r3, [sp, #0]
 800480a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800480e:	68f8      	ldr	r0, [r7, #12]
 8004810:	f000 fbbe 	bl	8004f90 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004818:	b29b      	uxth	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d19e      	bne.n	800475c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004822:	68f8      	ldr	r0, [r7, #12]
 8004824:	f000 fa8c 	bl	8004d40 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d001      	beq.n	8004832 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e01a      	b.n	8004868 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	2220      	movs	r2, #32
 8004838:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	6859      	ldr	r1, [r3, #4]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	4b0a      	ldr	r3, [pc, #40]	; (8004870 <HAL_I2C_Mem_Write+0x224>)
 8004846:	400b      	ands	r3, r1
 8004848:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2220      	movs	r2, #32
 800484e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004862:	2300      	movs	r3, #0
 8004864:	e000      	b.n	8004868 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004866:	2302      	movs	r3, #2
  }
}
 8004868:	4618      	mov	r0, r3
 800486a:	3718      	adds	r7, #24
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	fe00e800 	.word	0xfe00e800

08004874 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b088      	sub	sp, #32
 8004878:	af02      	add	r7, sp, #8
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	4608      	mov	r0, r1
 800487e:	4611      	mov	r1, r2
 8004880:	461a      	mov	r2, r3
 8004882:	4603      	mov	r3, r0
 8004884:	817b      	strh	r3, [r7, #10]
 8004886:	460b      	mov	r3, r1
 8004888:	813b      	strh	r3, [r7, #8]
 800488a:	4613      	mov	r3, r2
 800488c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004894:	b2db      	uxtb	r3, r3
 8004896:	2b20      	cmp	r3, #32
 8004898:	f040 80fd 	bne.w	8004a96 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800489c:	6a3b      	ldr	r3, [r7, #32]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d002      	beq.n	80048a8 <HAL_I2C_Mem_Read+0x34>
 80048a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d105      	bne.n	80048b4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048ae:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e0f1      	b.n	8004a98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d101      	bne.n	80048c2 <HAL_I2C_Mem_Read+0x4e>
 80048be:	2302      	movs	r3, #2
 80048c0:	e0ea      	b.n	8004a98 <HAL_I2C_Mem_Read+0x224>
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80048ca:	f7ff fa95 	bl	8003df8 <HAL_GetTick>
 80048ce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	9300      	str	r3, [sp, #0]
 80048d4:	2319      	movs	r3, #25
 80048d6:	2201      	movs	r2, #1
 80048d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80048dc:	68f8      	ldr	r0, [r7, #12]
 80048de:	f000 f9af 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 80048e2:	4603      	mov	r3, r0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d001      	beq.n	80048ec <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e0d5      	b.n	8004a98 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2222      	movs	r2, #34	; 0x22
 80048f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2240      	movs	r2, #64	; 0x40
 80048f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6a3a      	ldr	r2, [r7, #32]
 8004906:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800490c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2200      	movs	r2, #0
 8004912:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004914:	88f8      	ldrh	r0, [r7, #6]
 8004916:	893a      	ldrh	r2, [r7, #8]
 8004918:	8979      	ldrh	r1, [r7, #10]
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	9301      	str	r3, [sp, #4]
 800491e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004920:	9300      	str	r3, [sp, #0]
 8004922:	4603      	mov	r3, r0
 8004924:	68f8      	ldr	r0, [r7, #12]
 8004926:	f000 f913 	bl	8004b50 <I2C_RequestMemoryRead>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d005      	beq.n	800493c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e0ad      	b.n	8004a98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004940:	b29b      	uxth	r3, r3
 8004942:	2bff      	cmp	r3, #255	; 0xff
 8004944:	d90e      	bls.n	8004964 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	22ff      	movs	r2, #255	; 0xff
 800494a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004950:	b2da      	uxtb	r2, r3
 8004952:	8979      	ldrh	r1, [r7, #10]
 8004954:	4b52      	ldr	r3, [pc, #328]	; (8004aa0 <HAL_I2C_Mem_Read+0x22c>)
 8004956:	9300      	str	r3, [sp, #0]
 8004958:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f000 fb17 	bl	8004f90 <I2C_TransferConfig>
 8004962:	e00f      	b.n	8004984 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004968:	b29a      	uxth	r2, r3
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004972:	b2da      	uxtb	r2, r3
 8004974:	8979      	ldrh	r1, [r7, #10]
 8004976:	4b4a      	ldr	r3, [pc, #296]	; (8004aa0 <HAL_I2C_Mem_Read+0x22c>)
 8004978:	9300      	str	r3, [sp, #0]
 800497a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800497e:	68f8      	ldr	r0, [r7, #12]
 8004980:	f000 fb06 	bl	8004f90 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	9300      	str	r3, [sp, #0]
 8004988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800498a:	2200      	movs	r2, #0
 800498c:	2104      	movs	r1, #4
 800498e:	68f8      	ldr	r0, [r7, #12]
 8004990:	f000 f956 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e07c      	b.n	8004a98 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a8:	b2d2      	uxtb	r2, r2
 80049aa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b0:	1c5a      	adds	r2, r3, #1
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049ba:	3b01      	subs	r3, #1
 80049bc:	b29a      	uxth	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	3b01      	subs	r3, #1
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d034      	beq.n	8004a44 <HAL_I2C_Mem_Read+0x1d0>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d130      	bne.n	8004a44 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	9300      	str	r3, [sp, #0]
 80049e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e8:	2200      	movs	r2, #0
 80049ea:	2180      	movs	r1, #128	; 0x80
 80049ec:	68f8      	ldr	r0, [r7, #12]
 80049ee:	f000 f927 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 80049f2:	4603      	mov	r3, r0
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d001      	beq.n	80049fc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e04d      	b.n	8004a98 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	2bff      	cmp	r3, #255	; 0xff
 8004a04:	d90e      	bls.n	8004a24 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	22ff      	movs	r2, #255	; 0xff
 8004a0a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a10:	b2da      	uxtb	r2, r3
 8004a12:	8979      	ldrh	r1, [r7, #10]
 8004a14:	2300      	movs	r3, #0
 8004a16:	9300      	str	r3, [sp, #0]
 8004a18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f000 fab7 	bl	8004f90 <I2C_TransferConfig>
 8004a22:	e00f      	b.n	8004a44 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a28:	b29a      	uxth	r2, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a32:	b2da      	uxtb	r2, r3
 8004a34:	8979      	ldrh	r1, [r7, #10]
 8004a36:	2300      	movs	r3, #0
 8004a38:	9300      	str	r3, [sp, #0]
 8004a3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a3e:	68f8      	ldr	r0, [r7, #12]
 8004a40:	f000 faa6 	bl	8004f90 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d19a      	bne.n	8004984 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a52:	68f8      	ldr	r0, [r7, #12]
 8004a54:	f000 f974 	bl	8004d40 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d001      	beq.n	8004a62 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e01a      	b.n	8004a98 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	2220      	movs	r2, #32
 8004a68:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	6859      	ldr	r1, [r3, #4]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	4b0b      	ldr	r3, [pc, #44]	; (8004aa4 <HAL_I2C_Mem_Read+0x230>)
 8004a76:	400b      	ands	r3, r1
 8004a78:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2220      	movs	r2, #32
 8004a7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a92:	2300      	movs	r3, #0
 8004a94:	e000      	b.n	8004a98 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004a96:	2302      	movs	r3, #2
  }
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3718      	adds	r7, #24
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	80002400 	.word	0x80002400
 8004aa4:	fe00e800 	.word	0xfe00e800

08004aa8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b086      	sub	sp, #24
 8004aac:	af02      	add	r7, sp, #8
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	4608      	mov	r0, r1
 8004ab2:	4611      	mov	r1, r2
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	817b      	strh	r3, [r7, #10]
 8004aba:	460b      	mov	r3, r1
 8004abc:	813b      	strh	r3, [r7, #8]
 8004abe:	4613      	mov	r3, r2
 8004ac0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004ac2:	88fb      	ldrh	r3, [r7, #6]
 8004ac4:	b2da      	uxtb	r2, r3
 8004ac6:	8979      	ldrh	r1, [r7, #10]
 8004ac8:	4b20      	ldr	r3, [pc, #128]	; (8004b4c <I2C_RequestMemoryWrite+0xa4>)
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ad0:	68f8      	ldr	r0, [r7, #12]
 8004ad2:	f000 fa5d 	bl	8004f90 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ad6:	69fa      	ldr	r2, [r7, #28]
 8004ad8:	69b9      	ldr	r1, [r7, #24]
 8004ada:	68f8      	ldr	r0, [r7, #12]
 8004adc:	f000 f8f0 	bl	8004cc0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d001      	beq.n	8004aea <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e02c      	b.n	8004b44 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004aea:	88fb      	ldrh	r3, [r7, #6]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d105      	bne.n	8004afc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004af0:	893b      	ldrh	r3, [r7, #8]
 8004af2:	b2da      	uxtb	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	629a      	str	r2, [r3, #40]	; 0x28
 8004afa:	e015      	b.n	8004b28 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004afc:	893b      	ldrh	r3, [r7, #8]
 8004afe:	0a1b      	lsrs	r3, r3, #8
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	b2da      	uxtb	r2, r3
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b0a:	69fa      	ldr	r2, [r7, #28]
 8004b0c:	69b9      	ldr	r1, [r7, #24]
 8004b0e:	68f8      	ldr	r0, [r7, #12]
 8004b10:	f000 f8d6 	bl	8004cc0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d001      	beq.n	8004b1e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e012      	b.n	8004b44 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b1e:	893b      	ldrh	r3, [r7, #8]
 8004b20:	b2da      	uxtb	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	9300      	str	r3, [sp, #0]
 8004b2c:	69bb      	ldr	r3, [r7, #24]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	2180      	movs	r1, #128	; 0x80
 8004b32:	68f8      	ldr	r0, [r7, #12]
 8004b34:	f000 f884 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d001      	beq.n	8004b42 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e000      	b.n	8004b44 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3710      	adds	r7, #16
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	80002000 	.word	0x80002000

08004b50 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af02      	add	r7, sp, #8
 8004b56:	60f8      	str	r0, [r7, #12]
 8004b58:	4608      	mov	r0, r1
 8004b5a:	4611      	mov	r1, r2
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	4603      	mov	r3, r0
 8004b60:	817b      	strh	r3, [r7, #10]
 8004b62:	460b      	mov	r3, r1
 8004b64:	813b      	strh	r3, [r7, #8]
 8004b66:	4613      	mov	r3, r2
 8004b68:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004b6a:	88fb      	ldrh	r3, [r7, #6]
 8004b6c:	b2da      	uxtb	r2, r3
 8004b6e:	8979      	ldrh	r1, [r7, #10]
 8004b70:	4b20      	ldr	r3, [pc, #128]	; (8004bf4 <I2C_RequestMemoryRead+0xa4>)
 8004b72:	9300      	str	r3, [sp, #0]
 8004b74:	2300      	movs	r3, #0
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f000 fa0a 	bl	8004f90 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b7c:	69fa      	ldr	r2, [r7, #28]
 8004b7e:	69b9      	ldr	r1, [r7, #24]
 8004b80:	68f8      	ldr	r0, [r7, #12]
 8004b82:	f000 f89d 	bl	8004cc0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d001      	beq.n	8004b90 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e02c      	b.n	8004bea <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b90:	88fb      	ldrh	r3, [r7, #6]
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d105      	bne.n	8004ba2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b96:	893b      	ldrh	r3, [r7, #8]
 8004b98:	b2da      	uxtb	r2, r3
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	629a      	str	r2, [r3, #40]	; 0x28
 8004ba0:	e015      	b.n	8004bce <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004ba2:	893b      	ldrh	r3, [r7, #8]
 8004ba4:	0a1b      	lsrs	r3, r3, #8
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	b2da      	uxtb	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bb0:	69fa      	ldr	r2, [r7, #28]
 8004bb2:	69b9      	ldr	r1, [r7, #24]
 8004bb4:	68f8      	ldr	r0, [r7, #12]
 8004bb6:	f000 f883 	bl	8004cc0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d001      	beq.n	8004bc4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e012      	b.n	8004bea <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004bc4:	893b      	ldrh	r3, [r7, #8]
 8004bc6:	b2da      	uxtb	r2, r3
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	9300      	str	r3, [sp, #0]
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	2140      	movs	r1, #64	; 0x40
 8004bd8:	68f8      	ldr	r0, [r7, #12]
 8004bda:	f000 f831 	bl	8004c40 <I2C_WaitOnFlagUntilTimeout>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d001      	beq.n	8004be8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e000      	b.n	8004bea <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	80002000 	.word	0x80002000

08004bf8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b083      	sub	sp, #12
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d103      	bne.n	8004c16 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2200      	movs	r2, #0
 8004c14:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	699b      	ldr	r3, [r3, #24]
 8004c1c:	f003 0301 	and.w	r3, r3, #1
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d007      	beq.n	8004c34 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	699a      	ldr	r2, [r3, #24]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f042 0201 	orr.w	r2, r2, #1
 8004c32:	619a      	str	r2, [r3, #24]
  }
}
 8004c34:	bf00      	nop
 8004c36:	370c      	adds	r7, #12
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr

08004c40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	603b      	str	r3, [r7, #0]
 8004c4c:	4613      	mov	r3, r2
 8004c4e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c50:	e022      	b.n	8004c98 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c58:	d01e      	beq.n	8004c98 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c5a:	f7ff f8cd 	bl	8003df8 <HAL_GetTick>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	683a      	ldr	r2, [r7, #0]
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d302      	bcc.n	8004c70 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d113      	bne.n	8004c98 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c74:	f043 0220 	orr.w	r2, r3, #32
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2220      	movs	r2, #32
 8004c80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2200      	movs	r2, #0
 8004c88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e00f      	b.n	8004cb8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	699a      	ldr	r2, [r3, #24]
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	68ba      	ldr	r2, [r7, #8]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	bf0c      	ite	eq
 8004ca8:	2301      	moveq	r3, #1
 8004caa:	2300      	movne	r3, #0
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	461a      	mov	r2, r3
 8004cb0:	79fb      	ldrb	r3, [r7, #7]
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d0cd      	beq.n	8004c52 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004cb6:	2300      	movs	r3, #0
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3710      	adds	r7, #16
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ccc:	e02c      	b.n	8004d28 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	68b9      	ldr	r1, [r7, #8]
 8004cd2:	68f8      	ldr	r0, [r7, #12]
 8004cd4:	f000 f870 	bl	8004db8 <I2C_IsErrorOccurred>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e02a      	b.n	8004d38 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce8:	d01e      	beq.n	8004d28 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cea:	f7ff f885 	bl	8003df8 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	68ba      	ldr	r2, [r7, #8]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d302      	bcc.n	8004d00 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d113      	bne.n	8004d28 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d04:	f043 0220 	orr.w	r2, r3, #32
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2220      	movs	r2, #32
 8004d10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e007      	b.n	8004d38 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	699b      	ldr	r3, [r3, #24]
 8004d2e:	f003 0302 	and.w	r3, r3, #2
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d1cb      	bne.n	8004cce <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d4c:	e028      	b.n	8004da0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	68b9      	ldr	r1, [r7, #8]
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	f000 f830 	bl	8004db8 <I2C_IsErrorOccurred>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d001      	beq.n	8004d62 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e026      	b.n	8004db0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d62:	f7ff f849 	bl	8003df8 <HAL_GetTick>
 8004d66:	4602      	mov	r2, r0
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	68ba      	ldr	r2, [r7, #8]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d302      	bcc.n	8004d78 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d113      	bne.n	8004da0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d7c:	f043 0220 	orr.w	r2, r3, #32
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2220      	movs	r2, #32
 8004d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e007      	b.n	8004db0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	f003 0320 	and.w	r3, r3, #32
 8004daa:	2b20      	cmp	r3, #32
 8004dac:	d1cf      	bne.n	8004d4e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004dae:	2300      	movs	r3, #0
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3710      	adds	r7, #16
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b08a      	sub	sp, #40	; 0x28
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	699b      	ldr	r3, [r3, #24]
 8004dd0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	f003 0310 	and.w	r3, r3, #16
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d075      	beq.n	8004ed0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	2210      	movs	r2, #16
 8004dea:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004dec:	e056      	b.n	8004e9c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004df4:	d052      	beq.n	8004e9c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004df6:	f7fe ffff 	bl	8003df8 <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d302      	bcc.n	8004e0c <I2C_IsErrorOccurred+0x54>
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d147      	bne.n	8004e9c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e16:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e1e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e2e:	d12e      	bne.n	8004e8e <I2C_IsErrorOccurred+0xd6>
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e36:	d02a      	beq.n	8004e8e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004e38:	7cfb      	ldrb	r3, [r7, #19]
 8004e3a:	2b20      	cmp	r3, #32
 8004e3c:	d027      	beq.n	8004e8e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e4c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004e4e:	f7fe ffd3 	bl	8003df8 <HAL_GetTick>
 8004e52:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e54:	e01b      	b.n	8004e8e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004e56:	f7fe ffcf 	bl	8003df8 <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	2b19      	cmp	r3, #25
 8004e62:	d914      	bls.n	8004e8e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e68:	f043 0220 	orr.w	r2, r3, #32
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2220      	movs	r2, #32
 8004e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	699b      	ldr	r3, [r3, #24]
 8004e94:	f003 0320 	and.w	r3, r3, #32
 8004e98:	2b20      	cmp	r3, #32
 8004e9a:	d1dc      	bne.n	8004e56 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	699b      	ldr	r3, [r3, #24]
 8004ea2:	f003 0320 	and.w	r3, r3, #32
 8004ea6:	2b20      	cmp	r3, #32
 8004ea8:	d003      	beq.n	8004eb2 <I2C_IsErrorOccurred+0xfa>
 8004eaa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d09d      	beq.n	8004dee <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004eb2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d103      	bne.n	8004ec2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2220      	movs	r2, #32
 8004ec0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004ec2:	6a3b      	ldr	r3, [r7, #32]
 8004ec4:	f043 0304 	orr.w	r3, r3, #4
 8004ec8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	699b      	ldr	r3, [r3, #24]
 8004ed6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00b      	beq.n	8004efa <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004ee2:	6a3b      	ldr	r3, [r7, #32]
 8004ee4:	f043 0301 	orr.w	r3, r3, #1
 8004ee8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ef2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d00b      	beq.n	8004f1c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004f04:	6a3b      	ldr	r3, [r7, #32]
 8004f06:	f043 0308 	orr.w	r3, r3, #8
 8004f0a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f14:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00b      	beq.n	8004f3e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004f26:	6a3b      	ldr	r3, [r7, #32]
 8004f28:	f043 0302 	orr.w	r3, r3, #2
 8004f2c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f36:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004f3e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d01c      	beq.n	8004f80 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004f46:	68f8      	ldr	r0, [r7, #12]
 8004f48:	f7ff fe56 	bl	8004bf8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	6859      	ldr	r1, [r3, #4]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	4b0d      	ldr	r3, [pc, #52]	; (8004f8c <I2C_IsErrorOccurred+0x1d4>)
 8004f58:	400b      	ands	r3, r1
 8004f5a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f60:	6a3b      	ldr	r3, [r7, #32]
 8004f62:	431a      	orrs	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2220      	movs	r2, #32
 8004f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004f80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3728      	adds	r7, #40	; 0x28
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}
 8004f8c:	fe00e800 	.word	0xfe00e800

08004f90 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b087      	sub	sp, #28
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	607b      	str	r3, [r7, #4]
 8004f9a:	460b      	mov	r3, r1
 8004f9c:	817b      	strh	r3, [r7, #10]
 8004f9e:	4613      	mov	r3, r2
 8004fa0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004fa2:	897b      	ldrh	r3, [r7, #10]
 8004fa4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004fa8:	7a7b      	ldrb	r3, [r7, #9]
 8004faa:	041b      	lsls	r3, r3, #16
 8004fac:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004fb0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004fb6:	6a3b      	ldr	r3, [r7, #32]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004fbe:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	685a      	ldr	r2, [r3, #4]
 8004fc6:	6a3b      	ldr	r3, [r7, #32]
 8004fc8:	0d5b      	lsrs	r3, r3, #21
 8004fca:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004fce:	4b08      	ldr	r3, [pc, #32]	; (8004ff0 <I2C_TransferConfig+0x60>)
 8004fd0:	430b      	orrs	r3, r1
 8004fd2:	43db      	mvns	r3, r3
 8004fd4:	ea02 0103 	and.w	r1, r2, r3
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	697a      	ldr	r2, [r7, #20]
 8004fde:	430a      	orrs	r2, r1
 8004fe0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004fe2:	bf00      	nop
 8004fe4:	371c      	adds	r7, #28
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	03ff63ff 	.word	0x03ff63ff

08004ff4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005004:	b2db      	uxtb	r3, r3
 8005006:	2b20      	cmp	r3, #32
 8005008:	d138      	bne.n	800507c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005010:	2b01      	cmp	r3, #1
 8005012:	d101      	bne.n	8005018 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005014:	2302      	movs	r3, #2
 8005016:	e032      	b.n	800507e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2201      	movs	r2, #1
 800501c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2224      	movs	r2, #36	; 0x24
 8005024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f022 0201 	bic.w	r2, r2, #1
 8005036:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005046:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	6819      	ldr	r1, [r3, #0]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	683a      	ldr	r2, [r7, #0]
 8005054:	430a      	orrs	r2, r1
 8005056:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f042 0201 	orr.w	r2, r2, #1
 8005066:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2220      	movs	r2, #32
 800506c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005078:	2300      	movs	r3, #0
 800507a:	e000      	b.n	800507e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800507c:	2302      	movs	r3, #2
  }
}
 800507e:	4618      	mov	r0, r3
 8005080:	370c      	adds	r7, #12
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr

0800508a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800508a:	b480      	push	{r7}
 800508c:	b085      	sub	sp, #20
 800508e:	af00      	add	r7, sp, #0
 8005090:	6078      	str	r0, [r7, #4]
 8005092:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800509a:	b2db      	uxtb	r3, r3
 800509c:	2b20      	cmp	r3, #32
 800509e:	d139      	bne.n	8005114 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d101      	bne.n	80050ae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80050aa:	2302      	movs	r3, #2
 80050ac:	e033      	b.n	8005116 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2201      	movs	r2, #1
 80050b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2224      	movs	r2, #36	; 0x24
 80050ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f022 0201 	bic.w	r2, r2, #1
 80050cc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80050dc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	021b      	lsls	r3, r3, #8
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	68fa      	ldr	r2, [r7, #12]
 80050ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f042 0201 	orr.w	r2, r2, #1
 80050fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2220      	movs	r2, #32
 8005104:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005110:	2300      	movs	r3, #0
 8005112:	e000      	b.n	8005116 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005114:	2302      	movs	r3, #2
  }
}
 8005116:	4618      	mov	r0, r3
 8005118:	3714      	adds	r7, #20
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr
	...

08005124 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b086      	sub	sp, #24
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d101      	bne.n	8005136 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e0af      	b.n	8005296 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800513c:	b2db      	uxtb	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d106      	bne.n	8005150 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f7fe fb78 	bl	8003840 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2202      	movs	r2, #2
 8005154:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f022 0201 	bic.w	r2, r2, #1
 8005166:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8005168:	2300      	movs	r3, #0
 800516a:	617b      	str	r3, [r7, #20]
 800516c:	e00a      	b.n	8005184 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	3304      	adds	r3, #4
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	4413      	add	r3, r2
 800517a:	2200      	movs	r2, #0
 800517c:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	3301      	adds	r3, #1
 8005182:	617b      	str	r3, [r7, #20]
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	2b0f      	cmp	r3, #15
 8005188:	d9f1      	bls.n	800516e <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	689a      	ldr	r2, [r3, #8]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f042 0204 	orr.w	r2, r2, #4
 8005198:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	685a      	ldr	r2, [r3, #4]
 80051a0:	4b3f      	ldr	r3, [pc, #252]	; (80052a0 <HAL_LCD_Init+0x17c>)
 80051a2:	4013      	ands	r3, r2
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	6851      	ldr	r1, [r2, #4]
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	6892      	ldr	r2, [r2, #8]
 80051ac:	4311      	orrs	r1, r2
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80051b2:	4311      	orrs	r1, r2
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80051b8:	4311      	orrs	r1, r2
 80051ba:	687a      	ldr	r2, [r7, #4]
 80051bc:	69d2      	ldr	r2, [r2, #28]
 80051be:	4311      	orrs	r1, r2
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	6a12      	ldr	r2, [r2, #32]
 80051c4:	4311      	orrs	r1, r2
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	6992      	ldr	r2, [r2, #24]
 80051ca:	4311      	orrs	r1, r2
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80051d0:	4311      	orrs	r1, r2
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	6812      	ldr	r2, [r2, #0]
 80051d6:	430b      	orrs	r3, r1
 80051d8:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 f94c 	bl	8005478 <LCD_WaitForSynchro>
 80051e0:	4603      	mov	r3, r0
 80051e2:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 80051e4:	7cfb      	ldrb	r3, [r7, #19]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d001      	beq.n	80051ee <HAL_LCD_Init+0xca>
  {
    return status;
 80051ea:	7cfb      	ldrb	r3, [r7, #19]
 80051ec:	e053      	b.n	8005296 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68da      	ldr	r2, [r3, #12]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	691b      	ldr	r3, [r3, #16]
 8005200:	431a      	orrs	r2, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	431a      	orrs	r2, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800520c:	431a      	orrs	r2, r3
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	430a      	orrs	r2, r1
 8005214:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f042 0201 	orr.w	r2, r2, #1
 8005224:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005226:	f7fe fde7 	bl	8003df8 <HAL_GetTick>
 800522a:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800522c:	e00c      	b.n	8005248 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800522e:	f7fe fde3 	bl	8003df8 <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800523c:	d904      	bls.n	8005248 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2208      	movs	r2, #8
 8005242:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8005244:	2303      	movs	r3, #3
 8005246:	e026      	b.n	8005296 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	f003 0301 	and.w	r3, r3, #1
 8005252:	2b01      	cmp	r3, #1
 8005254:	d1eb      	bne.n	800522e <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005256:	f7fe fdcf 	bl	8003df8 <HAL_GetTick>
 800525a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800525c:	e00c      	b.n	8005278 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800525e:	f7fe fdcb 	bl	8003df8 <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800526c:	d904      	bls.n	8005278 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2210      	movs	r2, #16
 8005272:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8005274:	2303      	movs	r3, #3
 8005276:	e00e      	b.n	8005296 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f003 0310 	and.w	r3, r3, #16
 8005282:	2b10      	cmp	r3, #16
 8005284:	d1eb      	bne.n	800525e <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8005294:	7cfb      	ldrb	r3, [r7, #19]
}
 8005296:	4618      	mov	r0, r3
 8005298:	3718      	adds	r7, #24
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
 800529e:	bf00      	nop
 80052a0:	fc00000e 	.word	0xfc00000e

080052a4 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]
 80052b0:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80052b8:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80052ba:	7dfb      	ldrb	r3, [r7, #23]
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d002      	beq.n	80052c6 <HAL_LCD_Write+0x22>
 80052c0:	7dfb      	ldrb	r3, [r7, #23]
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d144      	bne.n	8005350 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d12a      	bne.n	8005328 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d101      	bne.n	80052e0 <HAL_LCD_Write+0x3c>
 80052dc:	2302      	movs	r3, #2
 80052de:	e038      	b.n	8005352 <HAL_LCD_Write+0xae>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2202      	movs	r2, #2
 80052ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 80052f0:	f7fe fd82 	bl	8003df8 <HAL_GetTick>
 80052f4:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80052f6:	e010      	b.n	800531a <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80052f8:	f7fe fd7e 	bl	8003df8 <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005306:	d908      	bls.n	800531a <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2202      	movs	r2, #2
 800530c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	e01b      	b.n	8005352 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f003 0304 	and.w	r3, r3, #4
 8005324:	2b04      	cmp	r3, #4
 8005326:	d0e7      	beq.n	80052f8 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	3304      	adds	r3, #4
 8005330:	009b      	lsls	r3, r3, #2
 8005332:	4413      	add	r3, r2
 8005334:	685a      	ldr	r2, [r3, #4]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	401a      	ands	r2, r3
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6819      	ldr	r1, [r3, #0]
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	431a      	orrs	r2, r3
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	3304      	adds	r3, #4
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	440b      	add	r3, r1
 800534a:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800534c:	2300      	movs	r3, #0
 800534e:	e000      	b.n	8005352 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
  }
}
 8005352:	4618      	mov	r0, r3
 8005354:	3718      	adds	r7, #24
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}

0800535a <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 800535a:	b580      	push	{r7, lr}
 800535c:	b086      	sub	sp, #24
 800535e:	af00      	add	r7, sp, #0
 8005360:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800536c:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800536e:	7cbb      	ldrb	r3, [r7, #18]
 8005370:	2b01      	cmp	r3, #1
 8005372:	d002      	beq.n	800537a <HAL_LCD_Clear+0x20>
 8005374:	7cbb      	ldrb	r3, [r7, #18]
 8005376:	2b02      	cmp	r3, #2
 8005378:	d140      	bne.n	80053fc <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005380:	2b01      	cmp	r3, #1
 8005382:	d101      	bne.n	8005388 <HAL_LCD_Clear+0x2e>
 8005384:	2302      	movs	r3, #2
 8005386:	e03a      	b.n	80053fe <HAL_LCD_Clear+0xa4>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2201      	movs	r2, #1
 800538c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2202      	movs	r2, #2
 8005394:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8005398:	f7fe fd2e 	bl	8003df8 <HAL_GetTick>
 800539c:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800539e:	e010      	b.n	80053c2 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80053a0:	f7fe fd2a 	bl	8003df8 <HAL_GetTick>
 80053a4:	4602      	mov	r2, r0
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80053ae:	d908      	bls.n	80053c2 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2202      	movs	r2, #2
 80053b4:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e01d      	b.n	80053fe <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f003 0304 	and.w	r3, r3, #4
 80053cc:	2b04      	cmp	r3, #4
 80053ce:	d0e7      	beq.n	80053a0 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80053d0:	2300      	movs	r3, #0
 80053d2:	617b      	str	r3, [r7, #20]
 80053d4:	e00a      	b.n	80053ec <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	3304      	adds	r3, #4
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4413      	add	r3, r2
 80053e2:	2200      	movs	r2, #0
 80053e4:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	3301      	adds	r3, #1
 80053ea:	617b      	str	r3, [r7, #20]
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	2b0f      	cmp	r3, #15
 80053f0:	d9f1      	bls.n	80053d6 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 f807 	bl	8005406 <HAL_LCD_UpdateDisplayRequest>
 80053f8:	4603      	mov	r3, r0
 80053fa:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 80053fc:	7cfb      	ldrb	r3, [r7, #19]
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3718      	adds	r7, #24
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}

08005406 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8005406:	b580      	push	{r7, lr}
 8005408:	b084      	sub	sp, #16
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2208      	movs	r2, #8
 8005414:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	689a      	ldr	r2, [r3, #8]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f042 0204 	orr.w	r2, r2, #4
 8005424:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005426:	f7fe fce7 	bl	8003df8 <HAL_GetTick>
 800542a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 800542c:	e010      	b.n	8005450 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800542e:	f7fe fce3 	bl	8003df8 <HAL_GetTick>
 8005432:	4602      	mov	r2, r0
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	1ad3      	subs	r3, r2, r3
 8005438:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800543c:	d908      	bls.n	8005450 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2204      	movs	r2, #4
 8005442:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 800544c:	2303      	movs	r3, #3
 800544e:	e00f      	b.n	8005470 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f003 0308 	and.w	r3, r3, #8
 800545a:	2b08      	cmp	r3, #8
 800545c:	d1e7      	bne.n	800542e <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3710      	adds	r7, #16
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005480:	f7fe fcba 	bl	8003df8 <HAL_GetTick>
 8005484:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8005486:	e00c      	b.n	80054a2 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8005488:	f7fe fcb6 	bl	8003df8 <HAL_GetTick>
 800548c:	4602      	mov	r2, r0
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005496:	d904      	bls.n	80054a2 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e007      	b.n	80054b2 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f003 0320 	and.w	r3, r3, #32
 80054ac:	2b20      	cmp	r3, #32
 80054ae:	d1eb      	bne.n	8005488 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3710      	adds	r7, #16
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}
	...

080054bc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80054bc:	b480      	push	{r7}
 80054be:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80054c0:	4b04      	ldr	r3, [pc, #16]	; (80054d4 <HAL_PWREx_GetVoltageRange+0x18>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr
 80054d2:	bf00      	nop
 80054d4:	40007000 	.word	0x40007000

080054d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80054d8:	b480      	push	{r7}
 80054da:	b085      	sub	sp, #20
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054e6:	d130      	bne.n	800554a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80054e8:	4b23      	ldr	r3, [pc, #140]	; (8005578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80054f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054f4:	d038      	beq.n	8005568 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80054f6:	4b20      	ldr	r3, [pc, #128]	; (8005578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80054fe:	4a1e      	ldr	r2, [pc, #120]	; (8005578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005500:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005504:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005506:	4b1d      	ldr	r3, [pc, #116]	; (800557c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2232      	movs	r2, #50	; 0x32
 800550c:	fb02 f303 	mul.w	r3, r2, r3
 8005510:	4a1b      	ldr	r2, [pc, #108]	; (8005580 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005512:	fba2 2303 	umull	r2, r3, r2, r3
 8005516:	0c9b      	lsrs	r3, r3, #18
 8005518:	3301      	adds	r3, #1
 800551a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800551c:	e002      	b.n	8005524 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	3b01      	subs	r3, #1
 8005522:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005524:	4b14      	ldr	r3, [pc, #80]	; (8005578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005526:	695b      	ldr	r3, [r3, #20]
 8005528:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800552c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005530:	d102      	bne.n	8005538 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1f2      	bne.n	800551e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005538:	4b0f      	ldr	r3, [pc, #60]	; (8005578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800553a:	695b      	ldr	r3, [r3, #20]
 800553c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005540:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005544:	d110      	bne.n	8005568 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005546:	2303      	movs	r3, #3
 8005548:	e00f      	b.n	800556a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800554a:	4b0b      	ldr	r3, [pc, #44]	; (8005578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005552:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005556:	d007      	beq.n	8005568 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005558:	4b07      	ldr	r3, [pc, #28]	; (8005578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005560:	4a05      	ldr	r2, [pc, #20]	; (8005578 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005562:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005566:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005568:	2300      	movs	r3, #0
}
 800556a:	4618      	mov	r0, r3
 800556c:	3714      	adds	r7, #20
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr
 8005576:	bf00      	nop
 8005578:	40007000 	.word	0x40007000
 800557c:	20000014 	.word	0x20000014
 8005580:	431bde83 	.word	0x431bde83

08005584 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b088      	sub	sp, #32
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d101      	bne.n	8005596 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e3ca      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005596:	4b97      	ldr	r3, [pc, #604]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	f003 030c 	and.w	r3, r3, #12
 800559e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055a0:	4b94      	ldr	r3, [pc, #592]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	f003 0303 	and.w	r3, r3, #3
 80055a8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0310 	and.w	r3, r3, #16
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	f000 80e4 	beq.w	8005780 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d007      	beq.n	80055ce <HAL_RCC_OscConfig+0x4a>
 80055be:	69bb      	ldr	r3, [r7, #24]
 80055c0:	2b0c      	cmp	r3, #12
 80055c2:	f040 808b 	bne.w	80056dc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	f040 8087 	bne.w	80056dc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80055ce:	4b89      	ldr	r3, [pc, #548]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f003 0302 	and.w	r3, r3, #2
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d005      	beq.n	80055e6 <HAL_RCC_OscConfig+0x62>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	699b      	ldr	r3, [r3, #24]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d101      	bne.n	80055e6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e3a2      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a1a      	ldr	r2, [r3, #32]
 80055ea:	4b82      	ldr	r3, [pc, #520]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f003 0308 	and.w	r3, r3, #8
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d004      	beq.n	8005600 <HAL_RCC_OscConfig+0x7c>
 80055f6:	4b7f      	ldr	r3, [pc, #508]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055fe:	e005      	b.n	800560c <HAL_RCC_OscConfig+0x88>
 8005600:	4b7c      	ldr	r3, [pc, #496]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005602:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005606:	091b      	lsrs	r3, r3, #4
 8005608:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800560c:	4293      	cmp	r3, r2
 800560e:	d223      	bcs.n	8005658 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a1b      	ldr	r3, [r3, #32]
 8005614:	4618      	mov	r0, r3
 8005616:	f000 fd55 	bl	80060c4 <RCC_SetFlashLatencyFromMSIRange>
 800561a:	4603      	mov	r3, r0
 800561c:	2b00      	cmp	r3, #0
 800561e:	d001      	beq.n	8005624 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e383      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005624:	4b73      	ldr	r3, [pc, #460]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a72      	ldr	r2, [pc, #456]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 800562a:	f043 0308 	orr.w	r3, r3, #8
 800562e:	6013      	str	r3, [r2, #0]
 8005630:	4b70      	ldr	r3, [pc, #448]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6a1b      	ldr	r3, [r3, #32]
 800563c:	496d      	ldr	r1, [pc, #436]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 800563e:	4313      	orrs	r3, r2
 8005640:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005642:	4b6c      	ldr	r3, [pc, #432]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	69db      	ldr	r3, [r3, #28]
 800564e:	021b      	lsls	r3, r3, #8
 8005650:	4968      	ldr	r1, [pc, #416]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005652:	4313      	orrs	r3, r2
 8005654:	604b      	str	r3, [r1, #4]
 8005656:	e025      	b.n	80056a4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005658:	4b66      	ldr	r3, [pc, #408]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a65      	ldr	r2, [pc, #404]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 800565e:	f043 0308 	orr.w	r3, r3, #8
 8005662:	6013      	str	r3, [r2, #0]
 8005664:	4b63      	ldr	r3, [pc, #396]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a1b      	ldr	r3, [r3, #32]
 8005670:	4960      	ldr	r1, [pc, #384]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005672:	4313      	orrs	r3, r2
 8005674:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005676:	4b5f      	ldr	r3, [pc, #380]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	69db      	ldr	r3, [r3, #28]
 8005682:	021b      	lsls	r3, r3, #8
 8005684:	495b      	ldr	r1, [pc, #364]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005686:	4313      	orrs	r3, r2
 8005688:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800568a:	69bb      	ldr	r3, [r7, #24]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d109      	bne.n	80056a4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6a1b      	ldr	r3, [r3, #32]
 8005694:	4618      	mov	r0, r3
 8005696:	f000 fd15 	bl	80060c4 <RCC_SetFlashLatencyFromMSIRange>
 800569a:	4603      	mov	r3, r0
 800569c:	2b00      	cmp	r3, #0
 800569e:	d001      	beq.n	80056a4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e343      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80056a4:	f000 fc4a 	bl	8005f3c <HAL_RCC_GetSysClockFreq>
 80056a8:	4602      	mov	r2, r0
 80056aa:	4b52      	ldr	r3, [pc, #328]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	091b      	lsrs	r3, r3, #4
 80056b0:	f003 030f 	and.w	r3, r3, #15
 80056b4:	4950      	ldr	r1, [pc, #320]	; (80057f8 <HAL_RCC_OscConfig+0x274>)
 80056b6:	5ccb      	ldrb	r3, [r1, r3]
 80056b8:	f003 031f 	and.w	r3, r3, #31
 80056bc:	fa22 f303 	lsr.w	r3, r2, r3
 80056c0:	4a4e      	ldr	r2, [pc, #312]	; (80057fc <HAL_RCC_OscConfig+0x278>)
 80056c2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80056c4:	4b4e      	ldr	r3, [pc, #312]	; (8005800 <HAL_RCC_OscConfig+0x27c>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4618      	mov	r0, r3
 80056ca:	f7fe fb45 	bl	8003d58 <HAL_InitTick>
 80056ce:	4603      	mov	r3, r0
 80056d0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80056d2:	7bfb      	ldrb	r3, [r7, #15]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d052      	beq.n	800577e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80056d8:	7bfb      	ldrb	r3, [r7, #15]
 80056da:	e327      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	699b      	ldr	r3, [r3, #24]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d032      	beq.n	800574a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80056e4:	4b43      	ldr	r3, [pc, #268]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a42      	ldr	r2, [pc, #264]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 80056ea:	f043 0301 	orr.w	r3, r3, #1
 80056ee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80056f0:	f7fe fb82 	bl	8003df8 <HAL_GetTick>
 80056f4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80056f6:	e008      	b.n	800570a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80056f8:	f7fe fb7e 	bl	8003df8 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	1ad3      	subs	r3, r2, r3
 8005702:	2b02      	cmp	r3, #2
 8005704:	d901      	bls.n	800570a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005706:	2303      	movs	r3, #3
 8005708:	e310      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800570a:	4b3a      	ldr	r3, [pc, #232]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0302 	and.w	r3, r3, #2
 8005712:	2b00      	cmp	r3, #0
 8005714:	d0f0      	beq.n	80056f8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005716:	4b37      	ldr	r3, [pc, #220]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a36      	ldr	r2, [pc, #216]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 800571c:	f043 0308 	orr.w	r3, r3, #8
 8005720:	6013      	str	r3, [r2, #0]
 8005722:	4b34      	ldr	r3, [pc, #208]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6a1b      	ldr	r3, [r3, #32]
 800572e:	4931      	ldr	r1, [pc, #196]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005730:	4313      	orrs	r3, r2
 8005732:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005734:	4b2f      	ldr	r3, [pc, #188]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	69db      	ldr	r3, [r3, #28]
 8005740:	021b      	lsls	r3, r3, #8
 8005742:	492c      	ldr	r1, [pc, #176]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005744:	4313      	orrs	r3, r2
 8005746:	604b      	str	r3, [r1, #4]
 8005748:	e01a      	b.n	8005780 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800574a:	4b2a      	ldr	r3, [pc, #168]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a29      	ldr	r2, [pc, #164]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005750:	f023 0301 	bic.w	r3, r3, #1
 8005754:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005756:	f7fe fb4f 	bl	8003df8 <HAL_GetTick>
 800575a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800575c:	e008      	b.n	8005770 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800575e:	f7fe fb4b 	bl	8003df8 <HAL_GetTick>
 8005762:	4602      	mov	r2, r0
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	1ad3      	subs	r3, r2, r3
 8005768:	2b02      	cmp	r3, #2
 800576a:	d901      	bls.n	8005770 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800576c:	2303      	movs	r3, #3
 800576e:	e2dd      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005770:	4b20      	ldr	r3, [pc, #128]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 0302 	and.w	r3, r3, #2
 8005778:	2b00      	cmp	r3, #0
 800577a:	d1f0      	bne.n	800575e <HAL_RCC_OscConfig+0x1da>
 800577c:	e000      	b.n	8005780 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800577e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0301 	and.w	r3, r3, #1
 8005788:	2b00      	cmp	r3, #0
 800578a:	d074      	beq.n	8005876 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	2b08      	cmp	r3, #8
 8005790:	d005      	beq.n	800579e <HAL_RCC_OscConfig+0x21a>
 8005792:	69bb      	ldr	r3, [r7, #24]
 8005794:	2b0c      	cmp	r3, #12
 8005796:	d10e      	bne.n	80057b6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	2b03      	cmp	r3, #3
 800579c:	d10b      	bne.n	80057b6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800579e:	4b15      	ldr	r3, [pc, #84]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d064      	beq.n	8005874 <HAL_RCC_OscConfig+0x2f0>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d160      	bne.n	8005874 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e2ba      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057be:	d106      	bne.n	80057ce <HAL_RCC_OscConfig+0x24a>
 80057c0:	4b0c      	ldr	r3, [pc, #48]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a0b      	ldr	r2, [pc, #44]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 80057c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057ca:	6013      	str	r3, [r2, #0]
 80057cc:	e026      	b.n	800581c <HAL_RCC_OscConfig+0x298>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80057d6:	d115      	bne.n	8005804 <HAL_RCC_OscConfig+0x280>
 80057d8:	4b06      	ldr	r3, [pc, #24]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a05      	ldr	r2, [pc, #20]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 80057de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80057e2:	6013      	str	r3, [r2, #0]
 80057e4:	4b03      	ldr	r3, [pc, #12]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a02      	ldr	r2, [pc, #8]	; (80057f4 <HAL_RCC_OscConfig+0x270>)
 80057ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057ee:	6013      	str	r3, [r2, #0]
 80057f0:	e014      	b.n	800581c <HAL_RCC_OscConfig+0x298>
 80057f2:	bf00      	nop
 80057f4:	40021000 	.word	0x40021000
 80057f8:	0800abcc 	.word	0x0800abcc
 80057fc:	20000014 	.word	0x20000014
 8005800:	20000018 	.word	0x20000018
 8005804:	4ba0      	ldr	r3, [pc, #640]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a9f      	ldr	r2, [pc, #636]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 800580a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800580e:	6013      	str	r3, [r2, #0]
 8005810:	4b9d      	ldr	r3, [pc, #628]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a9c      	ldr	r2, [pc, #624]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005816:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800581a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d013      	beq.n	800584c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005824:	f7fe fae8 	bl	8003df8 <HAL_GetTick>
 8005828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800582a:	e008      	b.n	800583e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800582c:	f7fe fae4 	bl	8003df8 <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	2b64      	cmp	r3, #100	; 0x64
 8005838:	d901      	bls.n	800583e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800583a:	2303      	movs	r3, #3
 800583c:	e276      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800583e:	4b92      	ldr	r3, [pc, #584]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005846:	2b00      	cmp	r3, #0
 8005848:	d0f0      	beq.n	800582c <HAL_RCC_OscConfig+0x2a8>
 800584a:	e014      	b.n	8005876 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800584c:	f7fe fad4 	bl	8003df8 <HAL_GetTick>
 8005850:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005852:	e008      	b.n	8005866 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005854:	f7fe fad0 	bl	8003df8 <HAL_GetTick>
 8005858:	4602      	mov	r2, r0
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	2b64      	cmp	r3, #100	; 0x64
 8005860:	d901      	bls.n	8005866 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e262      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005866:	4b88      	ldr	r3, [pc, #544]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d1f0      	bne.n	8005854 <HAL_RCC_OscConfig+0x2d0>
 8005872:	e000      	b.n	8005876 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005874:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0302 	and.w	r3, r3, #2
 800587e:	2b00      	cmp	r3, #0
 8005880:	d060      	beq.n	8005944 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005882:	69bb      	ldr	r3, [r7, #24]
 8005884:	2b04      	cmp	r3, #4
 8005886:	d005      	beq.n	8005894 <HAL_RCC_OscConfig+0x310>
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	2b0c      	cmp	r3, #12
 800588c:	d119      	bne.n	80058c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	2b02      	cmp	r3, #2
 8005892:	d116      	bne.n	80058c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005894:	4b7c      	ldr	r3, [pc, #496]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800589c:	2b00      	cmp	r3, #0
 800589e:	d005      	beq.n	80058ac <HAL_RCC_OscConfig+0x328>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	68db      	ldr	r3, [r3, #12]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d101      	bne.n	80058ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	e23f      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058ac:	4b76      	ldr	r3, [pc, #472]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	691b      	ldr	r3, [r3, #16]
 80058b8:	061b      	lsls	r3, r3, #24
 80058ba:	4973      	ldr	r1, [pc, #460]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 80058bc:	4313      	orrs	r3, r2
 80058be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80058c0:	e040      	b.n	8005944 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d023      	beq.n	8005912 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058ca:	4b6f      	ldr	r3, [pc, #444]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a6e      	ldr	r2, [pc, #440]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 80058d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058d6:	f7fe fa8f 	bl	8003df8 <HAL_GetTick>
 80058da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058dc:	e008      	b.n	80058f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058de:	f7fe fa8b 	bl	8003df8 <HAL_GetTick>
 80058e2:	4602      	mov	r2, r0
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	1ad3      	subs	r3, r2, r3
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	d901      	bls.n	80058f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80058ec:	2303      	movs	r3, #3
 80058ee:	e21d      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058f0:	4b65      	ldr	r3, [pc, #404]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d0f0      	beq.n	80058de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058fc:	4b62      	ldr	r3, [pc, #392]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	061b      	lsls	r3, r3, #24
 800590a:	495f      	ldr	r1, [pc, #380]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 800590c:	4313      	orrs	r3, r2
 800590e:	604b      	str	r3, [r1, #4]
 8005910:	e018      	b.n	8005944 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005912:	4b5d      	ldr	r3, [pc, #372]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a5c      	ldr	r2, [pc, #368]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005918:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800591c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800591e:	f7fe fa6b 	bl	8003df8 <HAL_GetTick>
 8005922:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005924:	e008      	b.n	8005938 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005926:	f7fe fa67 	bl	8003df8 <HAL_GetTick>
 800592a:	4602      	mov	r2, r0
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	1ad3      	subs	r3, r2, r3
 8005930:	2b02      	cmp	r3, #2
 8005932:	d901      	bls.n	8005938 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005934:	2303      	movs	r3, #3
 8005936:	e1f9      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005938:	4b53      	ldr	r3, [pc, #332]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005940:	2b00      	cmp	r3, #0
 8005942:	d1f0      	bne.n	8005926 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 0308 	and.w	r3, r3, #8
 800594c:	2b00      	cmp	r3, #0
 800594e:	d03c      	beq.n	80059ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	695b      	ldr	r3, [r3, #20]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d01c      	beq.n	8005992 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005958:	4b4b      	ldr	r3, [pc, #300]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 800595a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800595e:	4a4a      	ldr	r2, [pc, #296]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005960:	f043 0301 	orr.w	r3, r3, #1
 8005964:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005968:	f7fe fa46 	bl	8003df8 <HAL_GetTick>
 800596c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800596e:	e008      	b.n	8005982 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005970:	f7fe fa42 	bl	8003df8 <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	2b02      	cmp	r3, #2
 800597c:	d901      	bls.n	8005982 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e1d4      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005982:	4b41      	ldr	r3, [pc, #260]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005984:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005988:	f003 0302 	and.w	r3, r3, #2
 800598c:	2b00      	cmp	r3, #0
 800598e:	d0ef      	beq.n	8005970 <HAL_RCC_OscConfig+0x3ec>
 8005990:	e01b      	b.n	80059ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005992:	4b3d      	ldr	r3, [pc, #244]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005994:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005998:	4a3b      	ldr	r2, [pc, #236]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 800599a:	f023 0301 	bic.w	r3, r3, #1
 800599e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059a2:	f7fe fa29 	bl	8003df8 <HAL_GetTick>
 80059a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80059a8:	e008      	b.n	80059bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059aa:	f7fe fa25 	bl	8003df8 <HAL_GetTick>
 80059ae:	4602      	mov	r2, r0
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	1ad3      	subs	r3, r2, r3
 80059b4:	2b02      	cmp	r3, #2
 80059b6:	d901      	bls.n	80059bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	e1b7      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80059bc:	4b32      	ldr	r3, [pc, #200]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 80059be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80059c2:	f003 0302 	and.w	r3, r3, #2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d1ef      	bne.n	80059aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 0304 	and.w	r3, r3, #4
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	f000 80a6 	beq.w	8005b24 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059d8:	2300      	movs	r3, #0
 80059da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80059dc:	4b2a      	ldr	r3, [pc, #168]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 80059de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d10d      	bne.n	8005a04 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059e8:	4b27      	ldr	r3, [pc, #156]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 80059ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059ec:	4a26      	ldr	r2, [pc, #152]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 80059ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059f2:	6593      	str	r3, [r2, #88]	; 0x58
 80059f4:	4b24      	ldr	r3, [pc, #144]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 80059f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059fc:	60bb      	str	r3, [r7, #8]
 80059fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a00:	2301      	movs	r3, #1
 8005a02:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a04:	4b21      	ldr	r3, [pc, #132]	; (8005a8c <HAL_RCC_OscConfig+0x508>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d118      	bne.n	8005a42 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a10:	4b1e      	ldr	r3, [pc, #120]	; (8005a8c <HAL_RCC_OscConfig+0x508>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a1d      	ldr	r2, [pc, #116]	; (8005a8c <HAL_RCC_OscConfig+0x508>)
 8005a16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a1c:	f7fe f9ec 	bl	8003df8 <HAL_GetTick>
 8005a20:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a22:	e008      	b.n	8005a36 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a24:	f7fe f9e8 	bl	8003df8 <HAL_GetTick>
 8005a28:	4602      	mov	r2, r0
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	1ad3      	subs	r3, r2, r3
 8005a2e:	2b02      	cmp	r3, #2
 8005a30:	d901      	bls.n	8005a36 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005a32:	2303      	movs	r3, #3
 8005a34:	e17a      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a36:	4b15      	ldr	r3, [pc, #84]	; (8005a8c <HAL_RCC_OscConfig+0x508>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d0f0      	beq.n	8005a24 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d108      	bne.n	8005a5c <HAL_RCC_OscConfig+0x4d8>
 8005a4a:	4b0f      	ldr	r3, [pc, #60]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a50:	4a0d      	ldr	r2, [pc, #52]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005a52:	f043 0301 	orr.w	r3, r3, #1
 8005a56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005a5a:	e029      	b.n	8005ab0 <HAL_RCC_OscConfig+0x52c>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	2b05      	cmp	r3, #5
 8005a62:	d115      	bne.n	8005a90 <HAL_RCC_OscConfig+0x50c>
 8005a64:	4b08      	ldr	r3, [pc, #32]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a6a:	4a07      	ldr	r2, [pc, #28]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005a6c:	f043 0304 	orr.w	r3, r3, #4
 8005a70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005a74:	4b04      	ldr	r3, [pc, #16]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a7a:	4a03      	ldr	r2, [pc, #12]	; (8005a88 <HAL_RCC_OscConfig+0x504>)
 8005a7c:	f043 0301 	orr.w	r3, r3, #1
 8005a80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005a84:	e014      	b.n	8005ab0 <HAL_RCC_OscConfig+0x52c>
 8005a86:	bf00      	nop
 8005a88:	40021000 	.word	0x40021000
 8005a8c:	40007000 	.word	0x40007000
 8005a90:	4b9c      	ldr	r3, [pc, #624]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a96:	4a9b      	ldr	r2, [pc, #620]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005a98:	f023 0301 	bic.w	r3, r3, #1
 8005a9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005aa0:	4b98      	ldr	r3, [pc, #608]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aa6:	4a97      	ldr	r2, [pc, #604]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005aa8:	f023 0304 	bic.w	r3, r3, #4
 8005aac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d016      	beq.n	8005ae6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ab8:	f7fe f99e 	bl	8003df8 <HAL_GetTick>
 8005abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005abe:	e00a      	b.n	8005ad6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ac0:	f7fe f99a 	bl	8003df8 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d901      	bls.n	8005ad6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005ad2:	2303      	movs	r3, #3
 8005ad4:	e12a      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ad6:	4b8b      	ldr	r3, [pc, #556]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005adc:	f003 0302 	and.w	r3, r3, #2
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d0ed      	beq.n	8005ac0 <HAL_RCC_OscConfig+0x53c>
 8005ae4:	e015      	b.n	8005b12 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ae6:	f7fe f987 	bl	8003df8 <HAL_GetTick>
 8005aea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005aec:	e00a      	b.n	8005b04 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aee:	f7fe f983 	bl	8003df8 <HAL_GetTick>
 8005af2:	4602      	mov	r2, r0
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	1ad3      	subs	r3, r2, r3
 8005af8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d901      	bls.n	8005b04 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005b00:	2303      	movs	r3, #3
 8005b02:	e113      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b04:	4b7f      	ldr	r3, [pc, #508]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b0a:	f003 0302 	and.w	r3, r3, #2
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d1ed      	bne.n	8005aee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b12:	7ffb      	ldrb	r3, [r7, #31]
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d105      	bne.n	8005b24 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b18:	4b7a      	ldr	r3, [pc, #488]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b1c:	4a79      	ldr	r2, [pc, #484]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005b1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b22:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	f000 80fe 	beq.w	8005d2a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	f040 80d0 	bne.w	8005cd8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005b38:	4b72      	ldr	r3, [pc, #456]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	f003 0203 	and.w	r2, r3, #3
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d130      	bne.n	8005bae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b56:	3b01      	subs	r3, #1
 8005b58:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d127      	bne.n	8005bae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b68:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d11f      	bne.n	8005bae <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b78:	2a07      	cmp	r2, #7
 8005b7a:	bf14      	ite	ne
 8005b7c:	2201      	movne	r2, #1
 8005b7e:	2200      	moveq	r2, #0
 8005b80:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d113      	bne.n	8005bae <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b90:	085b      	lsrs	r3, r3, #1
 8005b92:	3b01      	subs	r3, #1
 8005b94:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d109      	bne.n	8005bae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba4:	085b      	lsrs	r3, r3, #1
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d06e      	beq.n	8005c8c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	2b0c      	cmp	r3, #12
 8005bb2:	d069      	beq.n	8005c88 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005bb4:	4b53      	ldr	r3, [pc, #332]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d105      	bne.n	8005bcc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005bc0:	4b50      	ldr	r3, [pc, #320]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d001      	beq.n	8005bd0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e0ad      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005bd0:	4b4c      	ldr	r3, [pc, #304]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a4b      	ldr	r2, [pc, #300]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005bd6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005bda:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005bdc:	f7fe f90c 	bl	8003df8 <HAL_GetTick>
 8005be0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005be2:	e008      	b.n	8005bf6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005be4:	f7fe f908 	bl	8003df8 <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d901      	bls.n	8005bf6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	e09a      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bf6:	4b43      	ldr	r3, [pc, #268]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1f0      	bne.n	8005be4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c02:	4b40      	ldr	r3, [pc, #256]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005c04:	68da      	ldr	r2, [r3, #12]
 8005c06:	4b40      	ldr	r3, [pc, #256]	; (8005d08 <HAL_RCC_OscConfig+0x784>)
 8005c08:	4013      	ands	r3, r2
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005c0e:	687a      	ldr	r2, [r7, #4]
 8005c10:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005c12:	3a01      	subs	r2, #1
 8005c14:	0112      	lsls	r2, r2, #4
 8005c16:	4311      	orrs	r1, r2
 8005c18:	687a      	ldr	r2, [r7, #4]
 8005c1a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005c1c:	0212      	lsls	r2, r2, #8
 8005c1e:	4311      	orrs	r1, r2
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005c24:	0852      	lsrs	r2, r2, #1
 8005c26:	3a01      	subs	r2, #1
 8005c28:	0552      	lsls	r2, r2, #21
 8005c2a:	4311      	orrs	r1, r2
 8005c2c:	687a      	ldr	r2, [r7, #4]
 8005c2e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005c30:	0852      	lsrs	r2, r2, #1
 8005c32:	3a01      	subs	r2, #1
 8005c34:	0652      	lsls	r2, r2, #25
 8005c36:	4311      	orrs	r1, r2
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c3c:	0912      	lsrs	r2, r2, #4
 8005c3e:	0452      	lsls	r2, r2, #17
 8005c40:	430a      	orrs	r2, r1
 8005c42:	4930      	ldr	r1, [pc, #192]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005c44:	4313      	orrs	r3, r2
 8005c46:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005c48:	4b2e      	ldr	r3, [pc, #184]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a2d      	ldr	r2, [pc, #180]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005c4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c52:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c54:	4b2b      	ldr	r3, [pc, #172]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	4a2a      	ldr	r2, [pc, #168]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005c5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c5e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005c60:	f7fe f8ca 	bl	8003df8 <HAL_GetTick>
 8005c64:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c66:	e008      	b.n	8005c7a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c68:	f7fe f8c6 	bl	8003df8 <HAL_GetTick>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	1ad3      	subs	r3, r2, r3
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d901      	bls.n	8005c7a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005c76:	2303      	movs	r3, #3
 8005c78:	e058      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c7a:	4b22      	ldr	r3, [pc, #136]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d0f0      	beq.n	8005c68 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005c86:	e050      	b.n	8005d2a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e04f      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c8c:	4b1d      	ldr	r3, [pc, #116]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d148      	bne.n	8005d2a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005c98:	4b1a      	ldr	r3, [pc, #104]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a19      	ldr	r2, [pc, #100]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005c9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ca2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ca4:	4b17      	ldr	r3, [pc, #92]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	4a16      	ldr	r2, [pc, #88]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005caa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005cae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005cb0:	f7fe f8a2 	bl	8003df8 <HAL_GetTick>
 8005cb4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cb6:	e008      	b.n	8005cca <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cb8:	f7fe f89e 	bl	8003df8 <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d901      	bls.n	8005cca <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e030      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005cca:	4b0e      	ldr	r3, [pc, #56]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d0f0      	beq.n	8005cb8 <HAL_RCC_OscConfig+0x734>
 8005cd6:	e028      	b.n	8005d2a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005cd8:	69bb      	ldr	r3, [r7, #24]
 8005cda:	2b0c      	cmp	r3, #12
 8005cdc:	d023      	beq.n	8005d26 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cde:	4b09      	ldr	r3, [pc, #36]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a08      	ldr	r2, [pc, #32]	; (8005d04 <HAL_RCC_OscConfig+0x780>)
 8005ce4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ce8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cea:	f7fe f885 	bl	8003df8 <HAL_GetTick>
 8005cee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005cf0:	e00c      	b.n	8005d0c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cf2:	f7fe f881 	bl	8003df8 <HAL_GetTick>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	1ad3      	subs	r3, r2, r3
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d905      	bls.n	8005d0c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005d00:	2303      	movs	r3, #3
 8005d02:	e013      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
 8005d04:	40021000 	.word	0x40021000
 8005d08:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d0c:	4b09      	ldr	r3, [pc, #36]	; (8005d34 <HAL_RCC_OscConfig+0x7b0>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1ec      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005d18:	4b06      	ldr	r3, [pc, #24]	; (8005d34 <HAL_RCC_OscConfig+0x7b0>)
 8005d1a:	68da      	ldr	r2, [r3, #12]
 8005d1c:	4905      	ldr	r1, [pc, #20]	; (8005d34 <HAL_RCC_OscConfig+0x7b0>)
 8005d1e:	4b06      	ldr	r3, [pc, #24]	; (8005d38 <HAL_RCC_OscConfig+0x7b4>)
 8005d20:	4013      	ands	r3, r2
 8005d22:	60cb      	str	r3, [r1, #12]
 8005d24:	e001      	b.n	8005d2a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	e000      	b.n	8005d2c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005d2a:	2300      	movs	r3, #0
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3720      	adds	r7, #32
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	40021000 	.word	0x40021000
 8005d38:	feeefffc 	.word	0xfeeefffc

08005d3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d101      	bne.n	8005d50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	e0e7      	b.n	8005f20 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d50:	4b75      	ldr	r3, [pc, #468]	; (8005f28 <HAL_RCC_ClockConfig+0x1ec>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 0307 	and.w	r3, r3, #7
 8005d58:	683a      	ldr	r2, [r7, #0]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d910      	bls.n	8005d80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d5e:	4b72      	ldr	r3, [pc, #456]	; (8005f28 <HAL_RCC_ClockConfig+0x1ec>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f023 0207 	bic.w	r2, r3, #7
 8005d66:	4970      	ldr	r1, [pc, #448]	; (8005f28 <HAL_RCC_ClockConfig+0x1ec>)
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d6e:	4b6e      	ldr	r3, [pc, #440]	; (8005f28 <HAL_RCC_ClockConfig+0x1ec>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 0307 	and.w	r3, r3, #7
 8005d76:	683a      	ldr	r2, [r7, #0]
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d001      	beq.n	8005d80 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e0cf      	b.n	8005f20 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f003 0302 	and.w	r3, r3, #2
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d010      	beq.n	8005dae <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	689a      	ldr	r2, [r3, #8]
 8005d90:	4b66      	ldr	r3, [pc, #408]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d908      	bls.n	8005dae <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d9c:	4b63      	ldr	r3, [pc, #396]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	4960      	ldr	r1, [pc, #384]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005daa:	4313      	orrs	r3, r2
 8005dac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d04c      	beq.n	8005e54 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	2b03      	cmp	r3, #3
 8005dc0:	d107      	bne.n	8005dd2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dc2:	4b5a      	ldr	r3, [pc, #360]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d121      	bne.n	8005e12 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e0a6      	b.n	8005f20 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d107      	bne.n	8005dea <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005dda:	4b54      	ldr	r3, [pc, #336]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d115      	bne.n	8005e12 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e09a      	b.n	8005f20 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d107      	bne.n	8005e02 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005df2:	4b4e      	ldr	r3, [pc, #312]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 0302 	and.w	r3, r3, #2
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d109      	bne.n	8005e12 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e08e      	b.n	8005f20 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e02:	4b4a      	ldr	r3, [pc, #296]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d101      	bne.n	8005e12 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e086      	b.n	8005f20 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005e12:	4b46      	ldr	r3, [pc, #280]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	f023 0203 	bic.w	r2, r3, #3
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	4943      	ldr	r1, [pc, #268]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005e20:	4313      	orrs	r3, r2
 8005e22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e24:	f7fd ffe8 	bl	8003df8 <HAL_GetTick>
 8005e28:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e2a:	e00a      	b.n	8005e42 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e2c:	f7fd ffe4 	bl	8003df8 <HAL_GetTick>
 8005e30:	4602      	mov	r2, r0
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	1ad3      	subs	r3, r2, r3
 8005e36:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d901      	bls.n	8005e42 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e06e      	b.n	8005f20 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e42:	4b3a      	ldr	r3, [pc, #232]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f003 020c 	and.w	r2, r3, #12
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	009b      	lsls	r3, r3, #2
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d1eb      	bne.n	8005e2c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 0302 	and.w	r3, r3, #2
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d010      	beq.n	8005e82 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	689a      	ldr	r2, [r3, #8]
 8005e64:	4b31      	ldr	r3, [pc, #196]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d208      	bcs.n	8005e82 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e70:	4b2e      	ldr	r3, [pc, #184]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	492b      	ldr	r1, [pc, #172]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e82:	4b29      	ldr	r3, [pc, #164]	; (8005f28 <HAL_RCC_ClockConfig+0x1ec>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0307 	and.w	r3, r3, #7
 8005e8a:	683a      	ldr	r2, [r7, #0]
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d210      	bcs.n	8005eb2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e90:	4b25      	ldr	r3, [pc, #148]	; (8005f28 <HAL_RCC_ClockConfig+0x1ec>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f023 0207 	bic.w	r2, r3, #7
 8005e98:	4923      	ldr	r1, [pc, #140]	; (8005f28 <HAL_RCC_ClockConfig+0x1ec>)
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ea0:	4b21      	ldr	r3, [pc, #132]	; (8005f28 <HAL_RCC_ClockConfig+0x1ec>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 0307 	and.w	r3, r3, #7
 8005ea8:	683a      	ldr	r2, [r7, #0]
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	d001      	beq.n	8005eb2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e036      	b.n	8005f20 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 0304 	and.w	r3, r3, #4
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d008      	beq.n	8005ed0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ebe:	4b1b      	ldr	r3, [pc, #108]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	4918      	ldr	r1, [pc, #96]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 0308 	and.w	r3, r3, #8
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d009      	beq.n	8005ef0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005edc:	4b13      	ldr	r3, [pc, #76]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	691b      	ldr	r3, [r3, #16]
 8005ee8:	00db      	lsls	r3, r3, #3
 8005eea:	4910      	ldr	r1, [pc, #64]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005eec:	4313      	orrs	r3, r2
 8005eee:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005ef0:	f000 f824 	bl	8005f3c <HAL_RCC_GetSysClockFreq>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	4b0d      	ldr	r3, [pc, #52]	; (8005f2c <HAL_RCC_ClockConfig+0x1f0>)
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	091b      	lsrs	r3, r3, #4
 8005efc:	f003 030f 	and.w	r3, r3, #15
 8005f00:	490b      	ldr	r1, [pc, #44]	; (8005f30 <HAL_RCC_ClockConfig+0x1f4>)
 8005f02:	5ccb      	ldrb	r3, [r1, r3]
 8005f04:	f003 031f 	and.w	r3, r3, #31
 8005f08:	fa22 f303 	lsr.w	r3, r2, r3
 8005f0c:	4a09      	ldr	r2, [pc, #36]	; (8005f34 <HAL_RCC_ClockConfig+0x1f8>)
 8005f0e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005f10:	4b09      	ldr	r3, [pc, #36]	; (8005f38 <HAL_RCC_ClockConfig+0x1fc>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4618      	mov	r0, r3
 8005f16:	f7fd ff1f 	bl	8003d58 <HAL_InitTick>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	72fb      	strb	r3, [r7, #11]

  return status;
 8005f1e:	7afb      	ldrb	r3, [r7, #11]
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3710      	adds	r7, #16
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	40022000 	.word	0x40022000
 8005f2c:	40021000 	.word	0x40021000
 8005f30:	0800abcc 	.word	0x0800abcc
 8005f34:	20000014 	.word	0x20000014
 8005f38:	20000018 	.word	0x20000018

08005f3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b089      	sub	sp, #36	; 0x24
 8005f40:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005f42:	2300      	movs	r3, #0
 8005f44:	61fb      	str	r3, [r7, #28]
 8005f46:	2300      	movs	r3, #0
 8005f48:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f4a:	4b3e      	ldr	r3, [pc, #248]	; (8006044 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	f003 030c 	and.w	r3, r3, #12
 8005f52:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f54:	4b3b      	ldr	r3, [pc, #236]	; (8006044 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	f003 0303 	and.w	r3, r3, #3
 8005f5c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d005      	beq.n	8005f70 <HAL_RCC_GetSysClockFreq+0x34>
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	2b0c      	cmp	r3, #12
 8005f68:	d121      	bne.n	8005fae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d11e      	bne.n	8005fae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005f70:	4b34      	ldr	r3, [pc, #208]	; (8006044 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0308 	and.w	r3, r3, #8
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d107      	bne.n	8005f8c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005f7c:	4b31      	ldr	r3, [pc, #196]	; (8006044 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f82:	0a1b      	lsrs	r3, r3, #8
 8005f84:	f003 030f 	and.w	r3, r3, #15
 8005f88:	61fb      	str	r3, [r7, #28]
 8005f8a:	e005      	b.n	8005f98 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005f8c:	4b2d      	ldr	r3, [pc, #180]	; (8006044 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	091b      	lsrs	r3, r3, #4
 8005f92:	f003 030f 	and.w	r3, r3, #15
 8005f96:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005f98:	4a2b      	ldr	r2, [pc, #172]	; (8006048 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fa0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d10d      	bne.n	8005fc4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005fa8:	69fb      	ldr	r3, [r7, #28]
 8005faa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005fac:	e00a      	b.n	8005fc4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	2b04      	cmp	r3, #4
 8005fb2:	d102      	bne.n	8005fba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005fb4:	4b25      	ldr	r3, [pc, #148]	; (800604c <HAL_RCC_GetSysClockFreq+0x110>)
 8005fb6:	61bb      	str	r3, [r7, #24]
 8005fb8:	e004      	b.n	8005fc4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	2b08      	cmp	r3, #8
 8005fbe:	d101      	bne.n	8005fc4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005fc0:	4b23      	ldr	r3, [pc, #140]	; (8006050 <HAL_RCC_GetSysClockFreq+0x114>)
 8005fc2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	2b0c      	cmp	r3, #12
 8005fc8:	d134      	bne.n	8006034 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005fca:	4b1e      	ldr	r3, [pc, #120]	; (8006044 <HAL_RCC_GetSysClockFreq+0x108>)
 8005fcc:	68db      	ldr	r3, [r3, #12]
 8005fce:	f003 0303 	and.w	r3, r3, #3
 8005fd2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d003      	beq.n	8005fe2 <HAL_RCC_GetSysClockFreq+0xa6>
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	2b03      	cmp	r3, #3
 8005fde:	d003      	beq.n	8005fe8 <HAL_RCC_GetSysClockFreq+0xac>
 8005fe0:	e005      	b.n	8005fee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005fe2:	4b1a      	ldr	r3, [pc, #104]	; (800604c <HAL_RCC_GetSysClockFreq+0x110>)
 8005fe4:	617b      	str	r3, [r7, #20]
      break;
 8005fe6:	e005      	b.n	8005ff4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005fe8:	4b19      	ldr	r3, [pc, #100]	; (8006050 <HAL_RCC_GetSysClockFreq+0x114>)
 8005fea:	617b      	str	r3, [r7, #20]
      break;
 8005fec:	e002      	b.n	8005ff4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005fee:	69fb      	ldr	r3, [r7, #28]
 8005ff0:	617b      	str	r3, [r7, #20]
      break;
 8005ff2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ff4:	4b13      	ldr	r3, [pc, #76]	; (8006044 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	091b      	lsrs	r3, r3, #4
 8005ffa:	f003 0307 	and.w	r3, r3, #7
 8005ffe:	3301      	adds	r3, #1
 8006000:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006002:	4b10      	ldr	r3, [pc, #64]	; (8006044 <HAL_RCC_GetSysClockFreq+0x108>)
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	0a1b      	lsrs	r3, r3, #8
 8006008:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800600c:	697a      	ldr	r2, [r7, #20]
 800600e:	fb03 f202 	mul.w	r2, r3, r2
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	fbb2 f3f3 	udiv	r3, r2, r3
 8006018:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800601a:	4b0a      	ldr	r3, [pc, #40]	; (8006044 <HAL_RCC_GetSysClockFreq+0x108>)
 800601c:	68db      	ldr	r3, [r3, #12]
 800601e:	0e5b      	lsrs	r3, r3, #25
 8006020:	f003 0303 	and.w	r3, r3, #3
 8006024:	3301      	adds	r3, #1
 8006026:	005b      	lsls	r3, r3, #1
 8006028:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006032:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006034:	69bb      	ldr	r3, [r7, #24]
}
 8006036:	4618      	mov	r0, r3
 8006038:	3724      	adds	r7, #36	; 0x24
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr
 8006042:	bf00      	nop
 8006044:	40021000 	.word	0x40021000
 8006048:	0800abe4 	.word	0x0800abe4
 800604c:	00f42400 	.word	0x00f42400
 8006050:	007a1200 	.word	0x007a1200

08006054 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006054:	b480      	push	{r7}
 8006056:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006058:	4b03      	ldr	r3, [pc, #12]	; (8006068 <HAL_RCC_GetHCLKFreq+0x14>)
 800605a:	681b      	ldr	r3, [r3, #0]
}
 800605c:	4618      	mov	r0, r3
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop
 8006068:	20000014 	.word	0x20000014

0800606c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006070:	f7ff fff0 	bl	8006054 <HAL_RCC_GetHCLKFreq>
 8006074:	4602      	mov	r2, r0
 8006076:	4b06      	ldr	r3, [pc, #24]	; (8006090 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006078:	689b      	ldr	r3, [r3, #8]
 800607a:	0a1b      	lsrs	r3, r3, #8
 800607c:	f003 0307 	and.w	r3, r3, #7
 8006080:	4904      	ldr	r1, [pc, #16]	; (8006094 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006082:	5ccb      	ldrb	r3, [r1, r3]
 8006084:	f003 031f 	and.w	r3, r3, #31
 8006088:	fa22 f303 	lsr.w	r3, r2, r3
}
 800608c:	4618      	mov	r0, r3
 800608e:	bd80      	pop	{r7, pc}
 8006090:	40021000 	.word	0x40021000
 8006094:	0800abdc 	.word	0x0800abdc

08006098 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800609c:	f7ff ffda 	bl	8006054 <HAL_RCC_GetHCLKFreq>
 80060a0:	4602      	mov	r2, r0
 80060a2:	4b06      	ldr	r3, [pc, #24]	; (80060bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	0adb      	lsrs	r3, r3, #11
 80060a8:	f003 0307 	and.w	r3, r3, #7
 80060ac:	4904      	ldr	r1, [pc, #16]	; (80060c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80060ae:	5ccb      	ldrb	r3, [r1, r3]
 80060b0:	f003 031f 	and.w	r3, r3, #31
 80060b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	bd80      	pop	{r7, pc}
 80060bc:	40021000 	.word	0x40021000
 80060c0:	0800abdc 	.word	0x0800abdc

080060c4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b086      	sub	sp, #24
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80060cc:	2300      	movs	r3, #0
 80060ce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80060d0:	4b2a      	ldr	r3, [pc, #168]	; (800617c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d003      	beq.n	80060e4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80060dc:	f7ff f9ee 	bl	80054bc <HAL_PWREx_GetVoltageRange>
 80060e0:	6178      	str	r0, [r7, #20]
 80060e2:	e014      	b.n	800610e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80060e4:	4b25      	ldr	r3, [pc, #148]	; (800617c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060e8:	4a24      	ldr	r2, [pc, #144]	; (800617c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060ee:	6593      	str	r3, [r2, #88]	; 0x58
 80060f0:	4b22      	ldr	r3, [pc, #136]	; (800617c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80060f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060f8:	60fb      	str	r3, [r7, #12]
 80060fa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80060fc:	f7ff f9de 	bl	80054bc <HAL_PWREx_GetVoltageRange>
 8006100:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006102:	4b1e      	ldr	r3, [pc, #120]	; (800617c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006106:	4a1d      	ldr	r2, [pc, #116]	; (800617c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006108:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800610c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006114:	d10b      	bne.n	800612e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2b80      	cmp	r3, #128	; 0x80
 800611a:	d919      	bls.n	8006150 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2ba0      	cmp	r3, #160	; 0xa0
 8006120:	d902      	bls.n	8006128 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006122:	2302      	movs	r3, #2
 8006124:	613b      	str	r3, [r7, #16]
 8006126:	e013      	b.n	8006150 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006128:	2301      	movs	r3, #1
 800612a:	613b      	str	r3, [r7, #16]
 800612c:	e010      	b.n	8006150 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2b80      	cmp	r3, #128	; 0x80
 8006132:	d902      	bls.n	800613a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006134:	2303      	movs	r3, #3
 8006136:	613b      	str	r3, [r7, #16]
 8006138:	e00a      	b.n	8006150 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2b80      	cmp	r3, #128	; 0x80
 800613e:	d102      	bne.n	8006146 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006140:	2302      	movs	r3, #2
 8006142:	613b      	str	r3, [r7, #16]
 8006144:	e004      	b.n	8006150 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2b70      	cmp	r3, #112	; 0x70
 800614a:	d101      	bne.n	8006150 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800614c:	2301      	movs	r3, #1
 800614e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006150:	4b0b      	ldr	r3, [pc, #44]	; (8006180 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f023 0207 	bic.w	r2, r3, #7
 8006158:	4909      	ldr	r1, [pc, #36]	; (8006180 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	4313      	orrs	r3, r2
 800615e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006160:	4b07      	ldr	r3, [pc, #28]	; (8006180 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 0307 	and.w	r3, r3, #7
 8006168:	693a      	ldr	r2, [r7, #16]
 800616a:	429a      	cmp	r2, r3
 800616c:	d001      	beq.n	8006172 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e000      	b.n	8006174 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006172:	2300      	movs	r3, #0
}
 8006174:	4618      	mov	r0, r3
 8006176:	3718      	adds	r7, #24
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}
 800617c:	40021000 	.word	0x40021000
 8006180:	40022000 	.word	0x40022000

08006184 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b086      	sub	sp, #24
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800618c:	2300      	movs	r3, #0
 800618e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006190:	2300      	movs	r3, #0
 8006192:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800619c:	2b00      	cmp	r3, #0
 800619e:	d041      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80061a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80061a8:	d02a      	beq.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80061aa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80061ae:	d824      	bhi.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80061b0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80061b4:	d008      	beq.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80061b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80061ba:	d81e      	bhi.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d00a      	beq.n	80061d6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80061c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061c4:	d010      	beq.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80061c6:	e018      	b.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80061c8:	4b86      	ldr	r3, [pc, #536]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	4a85      	ldr	r2, [pc, #532]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061d2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80061d4:	e015      	b.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	3304      	adds	r3, #4
 80061da:	2100      	movs	r1, #0
 80061dc:	4618      	mov	r0, r3
 80061de:	f000 fabb 	bl	8006758 <RCCEx_PLLSAI1_Config>
 80061e2:	4603      	mov	r3, r0
 80061e4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80061e6:	e00c      	b.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	3320      	adds	r3, #32
 80061ec:	2100      	movs	r1, #0
 80061ee:	4618      	mov	r0, r3
 80061f0:	f000 fba6 	bl	8006940 <RCCEx_PLLSAI2_Config>
 80061f4:	4603      	mov	r3, r0
 80061f6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80061f8:	e003      	b.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	74fb      	strb	r3, [r7, #19]
      break;
 80061fe:	e000      	b.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006200:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006202:	7cfb      	ldrb	r3, [r7, #19]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d10b      	bne.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006208:	4b76      	ldr	r3, [pc, #472]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800620a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800620e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006216:	4973      	ldr	r1, [pc, #460]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006218:	4313      	orrs	r3, r2
 800621a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800621e:	e001      	b.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006220:	7cfb      	ldrb	r3, [r7, #19]
 8006222:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800622c:	2b00      	cmp	r3, #0
 800622e:	d041      	beq.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006234:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006238:	d02a      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800623a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800623e:	d824      	bhi.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006240:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006244:	d008      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006246:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800624a:	d81e      	bhi.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00a      	beq.n	8006266 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8006250:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006254:	d010      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006256:	e018      	b.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006258:	4b62      	ldr	r3, [pc, #392]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	4a61      	ldr	r2, [pc, #388]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800625e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006262:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006264:	e015      	b.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	3304      	adds	r3, #4
 800626a:	2100      	movs	r1, #0
 800626c:	4618      	mov	r0, r3
 800626e:	f000 fa73 	bl	8006758 <RCCEx_PLLSAI1_Config>
 8006272:	4603      	mov	r3, r0
 8006274:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006276:	e00c      	b.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	3320      	adds	r3, #32
 800627c:	2100      	movs	r1, #0
 800627e:	4618      	mov	r0, r3
 8006280:	f000 fb5e 	bl	8006940 <RCCEx_PLLSAI2_Config>
 8006284:	4603      	mov	r3, r0
 8006286:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006288:	e003      	b.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	74fb      	strb	r3, [r7, #19]
      break;
 800628e:	e000      	b.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006290:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006292:	7cfb      	ldrb	r3, [r7, #19]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10b      	bne.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006298:	4b52      	ldr	r3, [pc, #328]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800629a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800629e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80062a6:	494f      	ldr	r1, [pc, #316]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062a8:	4313      	orrs	r3, r2
 80062aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80062ae:	e001      	b.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062b0:	7cfb      	ldrb	r3, [r7, #19]
 80062b2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062bc:	2b00      	cmp	r3, #0
 80062be:	f000 80a0 	beq.w	8006402 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062c2:	2300      	movs	r3, #0
 80062c4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80062c6:	4b47      	ldr	r3, [pc, #284]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d101      	bne.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80062d2:	2301      	movs	r3, #1
 80062d4:	e000      	b.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80062d6:	2300      	movs	r3, #0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00d      	beq.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062dc:	4b41      	ldr	r3, [pc, #260]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062e0:	4a40      	ldr	r2, [pc, #256]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062e6:	6593      	str	r3, [r2, #88]	; 0x58
 80062e8:	4b3e      	ldr	r3, [pc, #248]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062f0:	60bb      	str	r3, [r7, #8]
 80062f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062f4:	2301      	movs	r3, #1
 80062f6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80062f8:	4b3b      	ldr	r3, [pc, #236]	; (80063e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a3a      	ldr	r2, [pc, #232]	; (80063e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80062fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006302:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006304:	f7fd fd78 	bl	8003df8 <HAL_GetTick>
 8006308:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800630a:	e009      	b.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800630c:	f7fd fd74 	bl	8003df8 <HAL_GetTick>
 8006310:	4602      	mov	r2, r0
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	1ad3      	subs	r3, r2, r3
 8006316:	2b02      	cmp	r3, #2
 8006318:	d902      	bls.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	74fb      	strb	r3, [r7, #19]
        break;
 800631e:	e005      	b.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006320:	4b31      	ldr	r3, [pc, #196]	; (80063e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006328:	2b00      	cmp	r3, #0
 800632a:	d0ef      	beq.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800632c:	7cfb      	ldrb	r3, [r7, #19]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d15c      	bne.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006332:	4b2c      	ldr	r3, [pc, #176]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006334:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006338:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800633c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d01f      	beq.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800634a:	697a      	ldr	r2, [r7, #20]
 800634c:	429a      	cmp	r2, r3
 800634e:	d019      	beq.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006350:	4b24      	ldr	r3, [pc, #144]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006352:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006356:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800635a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800635c:	4b21      	ldr	r3, [pc, #132]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800635e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006362:	4a20      	ldr	r2, [pc, #128]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006368:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800636c:	4b1d      	ldr	r3, [pc, #116]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800636e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006372:	4a1c      	ldr	r2, [pc, #112]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006374:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006378:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800637c:	4a19      	ldr	r2, [pc, #100]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	f003 0301 	and.w	r3, r3, #1
 800638a:	2b00      	cmp	r3, #0
 800638c:	d016      	beq.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800638e:	f7fd fd33 	bl	8003df8 <HAL_GetTick>
 8006392:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006394:	e00b      	b.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006396:	f7fd fd2f 	bl	8003df8 <HAL_GetTick>
 800639a:	4602      	mov	r2, r0
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	1ad3      	subs	r3, r2, r3
 80063a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d902      	bls.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80063a8:	2303      	movs	r3, #3
 80063aa:	74fb      	strb	r3, [r7, #19]
            break;
 80063ac:	e006      	b.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063ae:	4b0d      	ldr	r3, [pc, #52]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80063b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063b4:	f003 0302 	and.w	r3, r3, #2
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d0ec      	beq.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80063bc:	7cfb      	ldrb	r3, [r7, #19]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d10c      	bne.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80063c2:	4b08      	ldr	r3, [pc, #32]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80063c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063d2:	4904      	ldr	r1, [pc, #16]	; (80063e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80063d4:	4313      	orrs	r3, r2
 80063d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80063da:	e009      	b.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80063dc:	7cfb      	ldrb	r3, [r7, #19]
 80063de:	74bb      	strb	r3, [r7, #18]
 80063e0:	e006      	b.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80063e2:	bf00      	nop
 80063e4:	40021000 	.word	0x40021000
 80063e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063ec:	7cfb      	ldrb	r3, [r7, #19]
 80063ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80063f0:	7c7b      	ldrb	r3, [r7, #17]
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d105      	bne.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063f6:	4b9e      	ldr	r3, [pc, #632]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063fa:	4a9d      	ldr	r2, [pc, #628]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006400:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0301 	and.w	r3, r3, #1
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00a      	beq.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800640e:	4b98      	ldr	r3, [pc, #608]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006410:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006414:	f023 0203 	bic.w	r2, r3, #3
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800641c:	4994      	ldr	r1, [pc, #592]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800641e:	4313      	orrs	r3, r2
 8006420:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 0302 	and.w	r3, r3, #2
 800642c:	2b00      	cmp	r3, #0
 800642e:	d00a      	beq.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006430:	4b8f      	ldr	r3, [pc, #572]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006432:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006436:	f023 020c 	bic.w	r2, r3, #12
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800643e:	498c      	ldr	r1, [pc, #560]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006440:	4313      	orrs	r3, r2
 8006442:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 0304 	and.w	r3, r3, #4
 800644e:	2b00      	cmp	r3, #0
 8006450:	d00a      	beq.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006452:	4b87      	ldr	r3, [pc, #540]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006458:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006460:	4983      	ldr	r1, [pc, #524]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006462:	4313      	orrs	r3, r2
 8006464:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f003 0308 	and.w	r3, r3, #8
 8006470:	2b00      	cmp	r3, #0
 8006472:	d00a      	beq.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006474:	4b7e      	ldr	r3, [pc, #504]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800647a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006482:	497b      	ldr	r1, [pc, #492]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006484:	4313      	orrs	r3, r2
 8006486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0310 	and.w	r3, r3, #16
 8006492:	2b00      	cmp	r3, #0
 8006494:	d00a      	beq.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006496:	4b76      	ldr	r3, [pc, #472]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800649c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064a4:	4972      	ldr	r1, [pc, #456]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064a6:	4313      	orrs	r3, r2
 80064a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 0320 	and.w	r3, r3, #32
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d00a      	beq.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80064b8:	4b6d      	ldr	r3, [pc, #436]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064c6:	496a      	ldr	r1, [pc, #424]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064c8:	4313      	orrs	r3, r2
 80064ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d00a      	beq.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80064da:	4b65      	ldr	r3, [pc, #404]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064e8:	4961      	ldr	r1, [pc, #388]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064ea:	4313      	orrs	r3, r2
 80064ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d00a      	beq.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80064fc:	4b5c      	ldr	r3, [pc, #368]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006502:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800650a:	4959      	ldr	r1, [pc, #356]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800650c:	4313      	orrs	r3, r2
 800650e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800651a:	2b00      	cmp	r3, #0
 800651c:	d00a      	beq.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800651e:	4b54      	ldr	r3, [pc, #336]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006520:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006524:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800652c:	4950      	ldr	r1, [pc, #320]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800652e:	4313      	orrs	r3, r2
 8006530:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800653c:	2b00      	cmp	r3, #0
 800653e:	d00a      	beq.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006540:	4b4b      	ldr	r3, [pc, #300]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006546:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800654e:	4948      	ldr	r1, [pc, #288]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006550:	4313      	orrs	r3, r2
 8006552:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00a      	beq.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006562:	4b43      	ldr	r3, [pc, #268]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006564:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006568:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006570:	493f      	ldr	r1, [pc, #252]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006572:	4313      	orrs	r3, r2
 8006574:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006580:	2b00      	cmp	r3, #0
 8006582:	d028      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006584:	4b3a      	ldr	r3, [pc, #232]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800658a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006592:	4937      	ldr	r1, [pc, #220]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006594:	4313      	orrs	r3, r2
 8006596:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800659e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80065a2:	d106      	bne.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065a4:	4b32      	ldr	r3, [pc, #200]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	4a31      	ldr	r2, [pc, #196]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80065aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80065ae:	60d3      	str	r3, [r2, #12]
 80065b0:	e011      	b.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80065ba:	d10c      	bne.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	3304      	adds	r3, #4
 80065c0:	2101      	movs	r1, #1
 80065c2:	4618      	mov	r0, r3
 80065c4:	f000 f8c8 	bl	8006758 <RCCEx_PLLSAI1_Config>
 80065c8:	4603      	mov	r3, r0
 80065ca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80065cc:	7cfb      	ldrb	r3, [r7, #19]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d001      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80065d2:	7cfb      	ldrb	r3, [r7, #19]
 80065d4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d028      	beq.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80065e2:	4b23      	ldr	r3, [pc, #140]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80065e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065f0:	491f      	ldr	r1, [pc, #124]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80065f2:	4313      	orrs	r3, r2
 80065f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006600:	d106      	bne.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006602:	4b1b      	ldr	r3, [pc, #108]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006604:	68db      	ldr	r3, [r3, #12]
 8006606:	4a1a      	ldr	r2, [pc, #104]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006608:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800660c:	60d3      	str	r3, [r2, #12]
 800660e:	e011      	b.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006614:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006618:	d10c      	bne.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	3304      	adds	r3, #4
 800661e:	2101      	movs	r1, #1
 8006620:	4618      	mov	r0, r3
 8006622:	f000 f899 	bl	8006758 <RCCEx_PLLSAI1_Config>
 8006626:	4603      	mov	r3, r0
 8006628:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800662a:	7cfb      	ldrb	r3, [r7, #19]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d001      	beq.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8006630:	7cfb      	ldrb	r3, [r7, #19]
 8006632:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800663c:	2b00      	cmp	r3, #0
 800663e:	d02b      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006640:	4b0b      	ldr	r3, [pc, #44]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006642:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006646:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800664e:	4908      	ldr	r1, [pc, #32]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006650:	4313      	orrs	r3, r2
 8006652:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800665a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800665e:	d109      	bne.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006660:	4b03      	ldr	r3, [pc, #12]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	4a02      	ldr	r2, [pc, #8]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006666:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800666a:	60d3      	str	r3, [r2, #12]
 800666c:	e014      	b.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800666e:	bf00      	nop
 8006670:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006678:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800667c:	d10c      	bne.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	3304      	adds	r3, #4
 8006682:	2101      	movs	r1, #1
 8006684:	4618      	mov	r0, r3
 8006686:	f000 f867 	bl	8006758 <RCCEx_PLLSAI1_Config>
 800668a:	4603      	mov	r3, r0
 800668c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800668e:	7cfb      	ldrb	r3, [r7, #19]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d001      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006694:	7cfb      	ldrb	r3, [r7, #19]
 8006696:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d02f      	beq.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80066a4:	4b2b      	ldr	r3, [pc, #172]	; (8006754 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80066a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066b2:	4928      	ldr	r1, [pc, #160]	; (8006754 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80066b4:	4313      	orrs	r3, r2
 80066b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80066c2:	d10d      	bne.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	3304      	adds	r3, #4
 80066c8:	2102      	movs	r1, #2
 80066ca:	4618      	mov	r0, r3
 80066cc:	f000 f844 	bl	8006758 <RCCEx_PLLSAI1_Config>
 80066d0:	4603      	mov	r3, r0
 80066d2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80066d4:	7cfb      	ldrb	r3, [r7, #19]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d014      	beq.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80066da:	7cfb      	ldrb	r3, [r7, #19]
 80066dc:	74bb      	strb	r3, [r7, #18]
 80066de:	e011      	b.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80066e8:	d10c      	bne.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	3320      	adds	r3, #32
 80066ee:	2102      	movs	r1, #2
 80066f0:	4618      	mov	r0, r3
 80066f2:	f000 f925 	bl	8006940 <RCCEx_PLLSAI2_Config>
 80066f6:	4603      	mov	r3, r0
 80066f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80066fa:	7cfb      	ldrb	r3, [r7, #19]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d001      	beq.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006700:	7cfb      	ldrb	r3, [r7, #19]
 8006702:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800670c:	2b00      	cmp	r3, #0
 800670e:	d00a      	beq.n	8006726 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006710:	4b10      	ldr	r3, [pc, #64]	; (8006754 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006712:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006716:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800671e:	490d      	ldr	r1, [pc, #52]	; (8006754 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006720:	4313      	orrs	r3, r2
 8006722:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00b      	beq.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006732:	4b08      	ldr	r3, [pc, #32]	; (8006754 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006734:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006738:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006742:	4904      	ldr	r1, [pc, #16]	; (8006754 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006744:	4313      	orrs	r3, r2
 8006746:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800674a:	7cbb      	ldrb	r3, [r7, #18]
}
 800674c:	4618      	mov	r0, r3
 800674e:	3718      	adds	r7, #24
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}
 8006754:	40021000 	.word	0x40021000

08006758 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006762:	2300      	movs	r3, #0
 8006764:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006766:	4b75      	ldr	r3, [pc, #468]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006768:	68db      	ldr	r3, [r3, #12]
 800676a:	f003 0303 	and.w	r3, r3, #3
 800676e:	2b00      	cmp	r3, #0
 8006770:	d018      	beq.n	80067a4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006772:	4b72      	ldr	r3, [pc, #456]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	f003 0203 	and.w	r2, r3, #3
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	429a      	cmp	r2, r3
 8006780:	d10d      	bne.n	800679e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
       ||
 8006786:	2b00      	cmp	r3, #0
 8006788:	d009      	beq.n	800679e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800678a:	4b6c      	ldr	r3, [pc, #432]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	091b      	lsrs	r3, r3, #4
 8006790:	f003 0307 	and.w	r3, r3, #7
 8006794:	1c5a      	adds	r2, r3, #1
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	685b      	ldr	r3, [r3, #4]
       ||
 800679a:	429a      	cmp	r2, r3
 800679c:	d047      	beq.n	800682e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	73fb      	strb	r3, [r7, #15]
 80067a2:	e044      	b.n	800682e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	2b03      	cmp	r3, #3
 80067aa:	d018      	beq.n	80067de <RCCEx_PLLSAI1_Config+0x86>
 80067ac:	2b03      	cmp	r3, #3
 80067ae:	d825      	bhi.n	80067fc <RCCEx_PLLSAI1_Config+0xa4>
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d002      	beq.n	80067ba <RCCEx_PLLSAI1_Config+0x62>
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d009      	beq.n	80067cc <RCCEx_PLLSAI1_Config+0x74>
 80067b8:	e020      	b.n	80067fc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80067ba:	4b60      	ldr	r3, [pc, #384]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f003 0302 	and.w	r3, r3, #2
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d11d      	bne.n	8006802 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067ca:	e01a      	b.n	8006802 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80067cc:	4b5b      	ldr	r3, [pc, #364]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d116      	bne.n	8006806 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067dc:	e013      	b.n	8006806 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80067de:	4b57      	ldr	r3, [pc, #348]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d10f      	bne.n	800680a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80067ea:	4b54      	ldr	r3, [pc, #336]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d109      	bne.n	800680a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80067fa:	e006      	b.n	800680a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80067fc:	2301      	movs	r3, #1
 80067fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006800:	e004      	b.n	800680c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006802:	bf00      	nop
 8006804:	e002      	b.n	800680c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006806:	bf00      	nop
 8006808:	e000      	b.n	800680c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800680a:	bf00      	nop
    }

    if(status == HAL_OK)
 800680c:	7bfb      	ldrb	r3, [r7, #15]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d10d      	bne.n	800682e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006812:	4b4a      	ldr	r3, [pc, #296]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006814:	68db      	ldr	r3, [r3, #12]
 8006816:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6819      	ldr	r1, [r3, #0]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	3b01      	subs	r3, #1
 8006824:	011b      	lsls	r3, r3, #4
 8006826:	430b      	orrs	r3, r1
 8006828:	4944      	ldr	r1, [pc, #272]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 800682a:	4313      	orrs	r3, r2
 800682c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800682e:	7bfb      	ldrb	r3, [r7, #15]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d17d      	bne.n	8006930 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006834:	4b41      	ldr	r3, [pc, #260]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a40      	ldr	r2, [pc, #256]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 800683a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800683e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006840:	f7fd fada 	bl	8003df8 <HAL_GetTick>
 8006844:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006846:	e009      	b.n	800685c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006848:	f7fd fad6 	bl	8003df8 <HAL_GetTick>
 800684c:	4602      	mov	r2, r0
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	1ad3      	subs	r3, r2, r3
 8006852:	2b02      	cmp	r3, #2
 8006854:	d902      	bls.n	800685c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006856:	2303      	movs	r3, #3
 8006858:	73fb      	strb	r3, [r7, #15]
        break;
 800685a:	e005      	b.n	8006868 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800685c:	4b37      	ldr	r3, [pc, #220]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006864:	2b00      	cmp	r3, #0
 8006866:	d1ef      	bne.n	8006848 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006868:	7bfb      	ldrb	r3, [r7, #15]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d160      	bne.n	8006930 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d111      	bne.n	8006898 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006874:	4b31      	ldr	r3, [pc, #196]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006876:	691b      	ldr	r3, [r3, #16]
 8006878:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800687c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	6892      	ldr	r2, [r2, #8]
 8006884:	0211      	lsls	r1, r2, #8
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	68d2      	ldr	r2, [r2, #12]
 800688a:	0912      	lsrs	r2, r2, #4
 800688c:	0452      	lsls	r2, r2, #17
 800688e:	430a      	orrs	r2, r1
 8006890:	492a      	ldr	r1, [pc, #168]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006892:	4313      	orrs	r3, r2
 8006894:	610b      	str	r3, [r1, #16]
 8006896:	e027      	b.n	80068e8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	2b01      	cmp	r3, #1
 800689c:	d112      	bne.n	80068c4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800689e:	4b27      	ldr	r3, [pc, #156]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80068a6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	6892      	ldr	r2, [r2, #8]
 80068ae:	0211      	lsls	r1, r2, #8
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	6912      	ldr	r2, [r2, #16]
 80068b4:	0852      	lsrs	r2, r2, #1
 80068b6:	3a01      	subs	r2, #1
 80068b8:	0552      	lsls	r2, r2, #21
 80068ba:	430a      	orrs	r2, r1
 80068bc:	491f      	ldr	r1, [pc, #124]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 80068be:	4313      	orrs	r3, r2
 80068c0:	610b      	str	r3, [r1, #16]
 80068c2:	e011      	b.n	80068e8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80068c4:	4b1d      	ldr	r3, [pc, #116]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 80068c6:	691b      	ldr	r3, [r3, #16]
 80068c8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80068cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	6892      	ldr	r2, [r2, #8]
 80068d4:	0211      	lsls	r1, r2, #8
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	6952      	ldr	r2, [r2, #20]
 80068da:	0852      	lsrs	r2, r2, #1
 80068dc:	3a01      	subs	r2, #1
 80068de:	0652      	lsls	r2, r2, #25
 80068e0:	430a      	orrs	r2, r1
 80068e2:	4916      	ldr	r1, [pc, #88]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 80068e4:	4313      	orrs	r3, r2
 80068e6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80068e8:	4b14      	ldr	r3, [pc, #80]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a13      	ldr	r2, [pc, #76]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 80068ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80068f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068f4:	f7fd fa80 	bl	8003df8 <HAL_GetTick>
 80068f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80068fa:	e009      	b.n	8006910 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80068fc:	f7fd fa7c 	bl	8003df8 <HAL_GetTick>
 8006900:	4602      	mov	r2, r0
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	1ad3      	subs	r3, r2, r3
 8006906:	2b02      	cmp	r3, #2
 8006908:	d902      	bls.n	8006910 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800690a:	2303      	movs	r3, #3
 800690c:	73fb      	strb	r3, [r7, #15]
          break;
 800690e:	e005      	b.n	800691c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006910:	4b0a      	ldr	r3, [pc, #40]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006918:	2b00      	cmp	r3, #0
 800691a:	d0ef      	beq.n	80068fc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800691c:	7bfb      	ldrb	r3, [r7, #15]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d106      	bne.n	8006930 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006922:	4b06      	ldr	r3, [pc, #24]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 8006924:	691a      	ldr	r2, [r3, #16]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	699b      	ldr	r3, [r3, #24]
 800692a:	4904      	ldr	r1, [pc, #16]	; (800693c <RCCEx_PLLSAI1_Config+0x1e4>)
 800692c:	4313      	orrs	r3, r2
 800692e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006930:	7bfb      	ldrb	r3, [r7, #15]
}
 8006932:	4618      	mov	r0, r3
 8006934:	3710      	adds	r7, #16
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
 800693a:	bf00      	nop
 800693c:	40021000 	.word	0x40021000

08006940 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b084      	sub	sp, #16
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800694a:	2300      	movs	r3, #0
 800694c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800694e:	4b6a      	ldr	r3, [pc, #424]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006950:	68db      	ldr	r3, [r3, #12]
 8006952:	f003 0303 	and.w	r3, r3, #3
 8006956:	2b00      	cmp	r3, #0
 8006958:	d018      	beq.n	800698c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800695a:	4b67      	ldr	r3, [pc, #412]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800695c:	68db      	ldr	r3, [r3, #12]
 800695e:	f003 0203 	and.w	r2, r3, #3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	429a      	cmp	r2, r3
 8006968:	d10d      	bne.n	8006986 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
       ||
 800696e:	2b00      	cmp	r3, #0
 8006970:	d009      	beq.n	8006986 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006972:	4b61      	ldr	r3, [pc, #388]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006974:	68db      	ldr	r3, [r3, #12]
 8006976:	091b      	lsrs	r3, r3, #4
 8006978:	f003 0307 	and.w	r3, r3, #7
 800697c:	1c5a      	adds	r2, r3, #1
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	685b      	ldr	r3, [r3, #4]
       ||
 8006982:	429a      	cmp	r2, r3
 8006984:	d047      	beq.n	8006a16 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	73fb      	strb	r3, [r7, #15]
 800698a:	e044      	b.n	8006a16 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2b03      	cmp	r3, #3
 8006992:	d018      	beq.n	80069c6 <RCCEx_PLLSAI2_Config+0x86>
 8006994:	2b03      	cmp	r3, #3
 8006996:	d825      	bhi.n	80069e4 <RCCEx_PLLSAI2_Config+0xa4>
 8006998:	2b01      	cmp	r3, #1
 800699a:	d002      	beq.n	80069a2 <RCCEx_PLLSAI2_Config+0x62>
 800699c:	2b02      	cmp	r3, #2
 800699e:	d009      	beq.n	80069b4 <RCCEx_PLLSAI2_Config+0x74>
 80069a0:	e020      	b.n	80069e4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80069a2:	4b55      	ldr	r3, [pc, #340]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 0302 	and.w	r3, r3, #2
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d11d      	bne.n	80069ea <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80069b2:	e01a      	b.n	80069ea <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80069b4:	4b50      	ldr	r3, [pc, #320]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d116      	bne.n	80069ee <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80069c4:	e013      	b.n	80069ee <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80069c6:	4b4c      	ldr	r3, [pc, #304]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d10f      	bne.n	80069f2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80069d2:	4b49      	ldr	r3, [pc, #292]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d109      	bne.n	80069f2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80069de:	2301      	movs	r3, #1
 80069e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80069e2:	e006      	b.n	80069f2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	73fb      	strb	r3, [r7, #15]
      break;
 80069e8:	e004      	b.n	80069f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80069ea:	bf00      	nop
 80069ec:	e002      	b.n	80069f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80069ee:	bf00      	nop
 80069f0:	e000      	b.n	80069f4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80069f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80069f4:	7bfb      	ldrb	r3, [r7, #15]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d10d      	bne.n	8006a16 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80069fa:	4b3f      	ldr	r3, [pc, #252]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6819      	ldr	r1, [r3, #0]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	011b      	lsls	r3, r3, #4
 8006a0e:	430b      	orrs	r3, r1
 8006a10:	4939      	ldr	r1, [pc, #228]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a12:	4313      	orrs	r3, r2
 8006a14:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006a16:	7bfb      	ldrb	r3, [r7, #15]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d167      	bne.n	8006aec <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006a1c:	4b36      	ldr	r3, [pc, #216]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a35      	ldr	r2, [pc, #212]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a28:	f7fd f9e6 	bl	8003df8 <HAL_GetTick>
 8006a2c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006a2e:	e009      	b.n	8006a44 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006a30:	f7fd f9e2 	bl	8003df8 <HAL_GetTick>
 8006a34:	4602      	mov	r2, r0
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	1ad3      	subs	r3, r2, r3
 8006a3a:	2b02      	cmp	r3, #2
 8006a3c:	d902      	bls.n	8006a44 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006a3e:	2303      	movs	r3, #3
 8006a40:	73fb      	strb	r3, [r7, #15]
        break;
 8006a42:	e005      	b.n	8006a50 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006a44:	4b2c      	ldr	r3, [pc, #176]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d1ef      	bne.n	8006a30 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006a50:	7bfb      	ldrb	r3, [r7, #15]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d14a      	bne.n	8006aec <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d111      	bne.n	8006a80 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006a5c:	4b26      	ldr	r3, [pc, #152]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a5e:	695b      	ldr	r3, [r3, #20]
 8006a60:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006a64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	6892      	ldr	r2, [r2, #8]
 8006a6c:	0211      	lsls	r1, r2, #8
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	68d2      	ldr	r2, [r2, #12]
 8006a72:	0912      	lsrs	r2, r2, #4
 8006a74:	0452      	lsls	r2, r2, #17
 8006a76:	430a      	orrs	r2, r1
 8006a78:	491f      	ldr	r1, [pc, #124]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	614b      	str	r3, [r1, #20]
 8006a7e:	e011      	b.n	8006aa4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006a80:	4b1d      	ldr	r3, [pc, #116]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006a82:	695b      	ldr	r3, [r3, #20]
 8006a84:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006a88:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006a8c:	687a      	ldr	r2, [r7, #4]
 8006a8e:	6892      	ldr	r2, [r2, #8]
 8006a90:	0211      	lsls	r1, r2, #8
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	6912      	ldr	r2, [r2, #16]
 8006a96:	0852      	lsrs	r2, r2, #1
 8006a98:	3a01      	subs	r2, #1
 8006a9a:	0652      	lsls	r2, r2, #25
 8006a9c:	430a      	orrs	r2, r1
 8006a9e:	4916      	ldr	r1, [pc, #88]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006aa4:	4b14      	ldr	r3, [pc, #80]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a13      	ldr	r2, [pc, #76]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006aaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006aae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ab0:	f7fd f9a2 	bl	8003df8 <HAL_GetTick>
 8006ab4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006ab6:	e009      	b.n	8006acc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006ab8:	f7fd f99e 	bl	8003df8 <HAL_GetTick>
 8006abc:	4602      	mov	r2, r0
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	1ad3      	subs	r3, r2, r3
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d902      	bls.n	8006acc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006ac6:	2303      	movs	r3, #3
 8006ac8:	73fb      	strb	r3, [r7, #15]
          break;
 8006aca:	e005      	b.n	8006ad8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006acc:	4b0a      	ldr	r3, [pc, #40]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d0ef      	beq.n	8006ab8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006ad8:	7bfb      	ldrb	r3, [r7, #15]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d106      	bne.n	8006aec <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006ade:	4b06      	ldr	r3, [pc, #24]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006ae0:	695a      	ldr	r2, [r3, #20]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	695b      	ldr	r3, [r3, #20]
 8006ae6:	4904      	ldr	r1, [pc, #16]	; (8006af8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3710      	adds	r7, #16
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	40021000 	.word	0x40021000

08006afc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b082      	sub	sp, #8
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d101      	bne.n	8006b0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e040      	b.n	8006b90 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d106      	bne.n	8006b24 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f7fc ff36 	bl	8003990 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2224      	movs	r2, #36	; 0x24
 8006b28:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f022 0201 	bic.w	r2, r2, #1
 8006b38:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 fbc2 	bl	80072c4 <UART_SetConfig>
 8006b40:	4603      	mov	r3, r0
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d101      	bne.n	8006b4a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	e022      	b.n	8006b90 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d002      	beq.n	8006b58 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 fe6e 	bl	8007834 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	685a      	ldr	r2, [r3, #4]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006b66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	689a      	ldr	r2, [r3, #8]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b76:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f042 0201 	orr.w	r2, r2, #1
 8006b86:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f000 fef5 	bl	8007978 <UART_CheckIdleState>
 8006b8e:	4603      	mov	r3, r0
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	3708      	adds	r7, #8
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}

08006b98 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b08a      	sub	sp, #40	; 0x28
 8006b9c:	af02      	add	r7, sp, #8
 8006b9e:	60f8      	str	r0, [r7, #12]
 8006ba0:	60b9      	str	r1, [r7, #8]
 8006ba2:	603b      	str	r3, [r7, #0]
 8006ba4:	4613      	mov	r3, r2
 8006ba6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006bac:	2b20      	cmp	r3, #32
 8006bae:	f040 8082 	bne.w	8006cb6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bb2:	68bb      	ldr	r3, [r7, #8]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d002      	beq.n	8006bbe <HAL_UART_Transmit+0x26>
 8006bb8:	88fb      	ldrh	r3, [r7, #6]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d101      	bne.n	8006bc2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e07a      	b.n	8006cb8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d101      	bne.n	8006bd0 <HAL_UART_Transmit+0x38>
 8006bcc:	2302      	movs	r3, #2
 8006bce:	e073      	b.n	8006cb8 <HAL_UART_Transmit+0x120>
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2221      	movs	r2, #33	; 0x21
 8006be4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006be6:	f7fd f907 	bl	8003df8 <HAL_GetTick>
 8006bea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	88fa      	ldrh	r2, [r7, #6]
 8006bf0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	88fa      	ldrh	r2, [r7, #6]
 8006bf8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c04:	d108      	bne.n	8006c18 <HAL_UART_Transmit+0x80>
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	691b      	ldr	r3, [r3, #16]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d104      	bne.n	8006c18 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	61bb      	str	r3, [r7, #24]
 8006c16:	e003      	b.n	8006c20 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2200      	movs	r2, #0
 8006c24:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006c28:	e02d      	b.n	8006c86 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	9300      	str	r3, [sp, #0]
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	2200      	movs	r2, #0
 8006c32:	2180      	movs	r1, #128	; 0x80
 8006c34:	68f8      	ldr	r0, [r7, #12]
 8006c36:	f000 fee8 	bl	8007a0a <UART_WaitOnFlagUntilTimeout>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d001      	beq.n	8006c44 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006c40:	2303      	movs	r3, #3
 8006c42:	e039      	b.n	8006cb8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d10b      	bne.n	8006c62 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c4a:	69bb      	ldr	r3, [r7, #24]
 8006c4c:	881a      	ldrh	r2, [r3, #0]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c56:	b292      	uxth	r2, r2
 8006c58:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006c5a:	69bb      	ldr	r3, [r7, #24]
 8006c5c:	3302      	adds	r3, #2
 8006c5e:	61bb      	str	r3, [r7, #24]
 8006c60:	e008      	b.n	8006c74 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c62:	69fb      	ldr	r3, [r7, #28]
 8006c64:	781a      	ldrb	r2, [r3, #0]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	b292      	uxth	r2, r2
 8006c6c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006c6e:	69fb      	ldr	r3, [r7, #28]
 8006c70:	3301      	adds	r3, #1
 8006c72:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	3b01      	subs	r3, #1
 8006c7e:	b29a      	uxth	r2, r3
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1cb      	bne.n	8006c2a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	9300      	str	r3, [sp, #0]
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	2140      	movs	r1, #64	; 0x40
 8006c9c:	68f8      	ldr	r0, [r7, #12]
 8006c9e:	f000 feb4 	bl	8007a0a <UART_WaitOnFlagUntilTimeout>
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d001      	beq.n	8006cac <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006ca8:	2303      	movs	r3, #3
 8006caa:	e005      	b.n	8006cb8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2220      	movs	r2, #32
 8006cb0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	e000      	b.n	8006cb8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006cb6:	2302      	movs	r3, #2
  }
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3720      	adds	r7, #32
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}

08006cc0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b0ba      	sub	sp, #232	; 0xe8
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	69db      	ldr	r3, [r3, #28]
 8006cce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006ce6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006cea:	f640 030f 	movw	r3, #2063	; 0x80f
 8006cee:	4013      	ands	r3, r2
 8006cf0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006cf4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d115      	bne.n	8006d28 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006cfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d00:	f003 0320 	and.w	r3, r3, #32
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d00f      	beq.n	8006d28 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d0c:	f003 0320 	and.w	r3, r3, #32
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d009      	beq.n	8006d28 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	f000 82a6 	beq.w	800726a <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	4798      	blx	r3
      }
      return;
 8006d26:	e2a0      	b.n	800726a <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006d28:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	f000 8117 	beq.w	8006f60 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006d32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d36:	f003 0301 	and.w	r3, r3, #1
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d106      	bne.n	8006d4c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006d3e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006d42:	4b85      	ldr	r3, [pc, #532]	; (8006f58 <HAL_UART_IRQHandler+0x298>)
 8006d44:	4013      	ands	r3, r2
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	f000 810a 	beq.w	8006f60 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006d4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d50:	f003 0301 	and.w	r3, r3, #1
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d011      	beq.n	8006d7c <HAL_UART_IRQHandler+0xbc>
 8006d58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d00b      	beq.n	8006d7c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	2201      	movs	r2, #1
 8006d6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d72:	f043 0201 	orr.w	r2, r3, #1
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d80:	f003 0302 	and.w	r3, r3, #2
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d011      	beq.n	8006dac <HAL_UART_IRQHandler+0xec>
 8006d88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d00b      	beq.n	8006dac <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	2202      	movs	r2, #2
 8006d9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006da2:	f043 0204 	orr.w	r2, r3, #4
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006db0:	f003 0304 	and.w	r3, r3, #4
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d011      	beq.n	8006ddc <HAL_UART_IRQHandler+0x11c>
 8006db8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006dbc:	f003 0301 	and.w	r3, r3, #1
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d00b      	beq.n	8006ddc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	2204      	movs	r2, #4
 8006dca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006dd2:	f043 0202 	orr.w	r2, r3, #2
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006ddc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006de0:	f003 0308 	and.w	r3, r3, #8
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d017      	beq.n	8006e18 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006de8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006dec:	f003 0320 	and.w	r3, r3, #32
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d105      	bne.n	8006e00 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006df4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006df8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d00b      	beq.n	8006e18 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	2208      	movs	r2, #8
 8006e06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e0e:	f043 0208 	orr.w	r2, r3, #8
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006e18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d012      	beq.n	8006e4a <HAL_UART_IRQHandler+0x18a>
 8006e24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e28:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d00c      	beq.n	8006e4a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e38:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e40:	f043 0220 	orr.w	r2, r3, #32
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	f000 820c 	beq.w	800726e <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e5a:	f003 0320 	and.w	r3, r3, #32
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d00d      	beq.n	8006e7e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006e62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e66:	f003 0320 	and.w	r3, r3, #32
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d007      	beq.n	8006e7e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d003      	beq.n	8006e7e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e84:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e92:	2b40      	cmp	r3, #64	; 0x40
 8006e94:	d005      	beq.n	8006ea2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006e96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006e9a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d04f      	beq.n	8006f42 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f000 fe75 	bl	8007b92 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eb2:	2b40      	cmp	r3, #64	; 0x40
 8006eb4:	d141      	bne.n	8006f3a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	3308      	adds	r3, #8
 8006ebc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006ec4:	e853 3f00 	ldrex	r3, [r3]
 8006ec8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006ecc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006ed0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ed4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	3308      	adds	r3, #8
 8006ede:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006ee2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006ee6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006eee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006ef2:	e841 2300 	strex	r3, r2, [r1]
 8006ef6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006efa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d1d9      	bne.n	8006eb6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d013      	beq.n	8006f32 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f0e:	4a13      	ldr	r2, [pc, #76]	; (8006f5c <HAL_UART_IRQHandler+0x29c>)
 8006f10:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f16:	4618      	mov	r0, r3
 8006f18:	f7fd f8ed 	bl	80040f6 <HAL_DMA_Abort_IT>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d017      	beq.n	8006f52 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f28:	687a      	ldr	r2, [r7, #4]
 8006f2a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006f2c:	4610      	mov	r0, r2
 8006f2e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f30:	e00f      	b.n	8006f52 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f000 f9b0 	bl	8007298 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f38:	e00b      	b.n	8006f52 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 f9ac 	bl	8007298 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f40:	e007      	b.n	8006f52 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 f9a8 	bl	8007298 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006f50:	e18d      	b.n	800726e <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f52:	bf00      	nop
    return;
 8006f54:	e18b      	b.n	800726e <HAL_UART_IRQHandler+0x5ae>
 8006f56:	bf00      	nop
 8006f58:	04000120 	.word	0x04000120
 8006f5c:	08007c59 	.word	0x08007c59

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f64:	2b01      	cmp	r3, #1
 8006f66:	f040 8146 	bne.w	80071f6 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f6e:	f003 0310 	and.w	r3, r3, #16
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	f000 813f 	beq.w	80071f6 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f7c:	f003 0310 	and.w	r3, r3, #16
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	f000 8138 	beq.w	80071f6 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	2210      	movs	r2, #16
 8006f8c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f98:	2b40      	cmp	r3, #64	; 0x40
 8006f9a:	f040 80b4 	bne.w	8007106 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006faa:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f000 815f 	beq.w	8007272 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006fba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006fbe:	429a      	cmp	r2, r3
 8006fc0:	f080 8157 	bcs.w	8007272 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006fca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f003 0320 	and.w	r3, r3, #32
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	f040 8085 	bne.w	80070ea <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006fec:	e853 3f00 	ldrex	r3, [r3]
 8006ff0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006ff4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006ff8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ffc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	461a      	mov	r2, r3
 8007006:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800700a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800700e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007012:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007016:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800701a:	e841 2300 	strex	r3, r2, [r1]
 800701e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007022:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007026:	2b00      	cmp	r3, #0
 8007028:	d1da      	bne.n	8006fe0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	3308      	adds	r3, #8
 8007030:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007032:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007034:	e853 3f00 	ldrex	r3, [r3]
 8007038:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800703a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800703c:	f023 0301 	bic.w	r3, r3, #1
 8007040:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	3308      	adds	r3, #8
 800704a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800704e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007052:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007054:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007056:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800705a:	e841 2300 	strex	r3, r2, [r1]
 800705e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007060:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007062:	2b00      	cmp	r3, #0
 8007064:	d1e1      	bne.n	800702a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	3308      	adds	r3, #8
 800706c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800706e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007070:	e853 3f00 	ldrex	r3, [r3]
 8007074:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007076:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007078:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800707c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	3308      	adds	r3, #8
 8007086:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800708a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800708c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800708e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007090:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007092:	e841 2300 	strex	r3, r2, [r1]
 8007096:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007098:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800709a:	2b00      	cmp	r3, #0
 800709c:	d1e3      	bne.n	8007066 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2220      	movs	r2, #32
 80070a2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2200      	movs	r2, #0
 80070a8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070b2:	e853 3f00 	ldrex	r3, [r3]
 80070b6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80070b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80070ba:	f023 0310 	bic.w	r3, r3, #16
 80070be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	461a      	mov	r2, r3
 80070c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80070cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80070ce:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80070d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80070d4:	e841 2300 	strex	r3, r2, [r1]
 80070d8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80070da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d1e4      	bne.n	80070aa <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070e4:	4618      	mov	r0, r3
 80070e6:	f7fc ffc8 	bl	800407a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80070f6:	b29b      	uxth	r3, r3
 80070f8:	1ad3      	subs	r3, r2, r3
 80070fa:	b29b      	uxth	r3, r3
 80070fc:	4619      	mov	r1, r3
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 f8d4 	bl	80072ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007104:	e0b5      	b.n	8007272 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007112:	b29b      	uxth	r3, r3
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007120:	b29b      	uxth	r3, r3
 8007122:	2b00      	cmp	r3, #0
 8007124:	f000 80a7 	beq.w	8007276 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8007128:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800712c:	2b00      	cmp	r3, #0
 800712e:	f000 80a2 	beq.w	8007276 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800713a:	e853 3f00 	ldrex	r3, [r3]
 800713e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007142:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007146:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	461a      	mov	r2, r3
 8007150:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007154:	647b      	str	r3, [r7, #68]	; 0x44
 8007156:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007158:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800715a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800715c:	e841 2300 	strex	r3, r2, [r1]
 8007160:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007162:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1e4      	bne.n	8007132 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	3308      	adds	r3, #8
 800716e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007172:	e853 3f00 	ldrex	r3, [r3]
 8007176:	623b      	str	r3, [r7, #32]
   return(result);
 8007178:	6a3b      	ldr	r3, [r7, #32]
 800717a:	f023 0301 	bic.w	r3, r3, #1
 800717e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	3308      	adds	r3, #8
 8007188:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800718c:	633a      	str	r2, [r7, #48]	; 0x30
 800718e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007190:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007192:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007194:	e841 2300 	strex	r3, r2, [r1]
 8007198:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800719a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800719c:	2b00      	cmp	r3, #0
 800719e:	d1e3      	bne.n	8007168 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2220      	movs	r2, #32
 80071a4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2200      	movs	r2, #0
 80071b0:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	e853 3f00 	ldrex	r3, [r3]
 80071be:	60fb      	str	r3, [r7, #12]
   return(result);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f023 0310 	bic.w	r3, r3, #16
 80071c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	461a      	mov	r2, r3
 80071d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80071d4:	61fb      	str	r3, [r7, #28]
 80071d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d8:	69b9      	ldr	r1, [r7, #24]
 80071da:	69fa      	ldr	r2, [r7, #28]
 80071dc:	e841 2300 	strex	r3, r2, [r1]
 80071e0:	617b      	str	r3, [r7, #20]
   return(result);
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d1e4      	bne.n	80071b2 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80071e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80071ec:	4619      	mov	r1, r3
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 f85c 	bl	80072ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80071f4:	e03f      	b.n	8007276 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80071f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d00e      	beq.n	8007220 <HAL_UART_IRQHandler+0x560>
 8007202:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007206:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800720a:	2b00      	cmp	r3, #0
 800720c:	d008      	beq.n	8007220 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007216:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f000 fd5d 	bl	8007cd8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800721e:	e02d      	b.n	800727c <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007228:	2b00      	cmp	r3, #0
 800722a:	d00e      	beq.n	800724a <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800722c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007230:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007234:	2b00      	cmp	r3, #0
 8007236:	d008      	beq.n	800724a <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800723c:	2b00      	cmp	r3, #0
 800723e:	d01c      	beq.n	800727a <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	4798      	blx	r3
    }
    return;
 8007248:	e017      	b.n	800727a <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800724a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800724e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007252:	2b00      	cmp	r3, #0
 8007254:	d012      	beq.n	800727c <HAL_UART_IRQHandler+0x5bc>
 8007256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800725a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800725e:	2b00      	cmp	r3, #0
 8007260:	d00c      	beq.n	800727c <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 fd0e 	bl	8007c84 <UART_EndTransmit_IT>
    return;
 8007268:	e008      	b.n	800727c <HAL_UART_IRQHandler+0x5bc>
      return;
 800726a:	bf00      	nop
 800726c:	e006      	b.n	800727c <HAL_UART_IRQHandler+0x5bc>
    return;
 800726e:	bf00      	nop
 8007270:	e004      	b.n	800727c <HAL_UART_IRQHandler+0x5bc>
      return;
 8007272:	bf00      	nop
 8007274:	e002      	b.n	800727c <HAL_UART_IRQHandler+0x5bc>
      return;
 8007276:	bf00      	nop
 8007278:	e000      	b.n	800727c <HAL_UART_IRQHandler+0x5bc>
    return;
 800727a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800727c:	37e8      	adds	r7, #232	; 0xe8
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}
 8007282:	bf00      	nop

08007284 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007284:	b480      	push	{r7}
 8007286:	b083      	sub	sp, #12
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800728c:	bf00      	nop
 800728e:	370c      	adds	r7, #12
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	460b      	mov	r3, r1
 80072b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80072b8:	bf00      	nop
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072c8:	b08a      	sub	sp, #40	; 0x28
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80072ce:	2300      	movs	r3, #0
 80072d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	689a      	ldr	r2, [r3, #8]
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	691b      	ldr	r3, [r3, #16]
 80072dc:	431a      	orrs	r2, r3
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	695b      	ldr	r3, [r3, #20]
 80072e2:	431a      	orrs	r2, r3
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	69db      	ldr	r3, [r3, #28]
 80072e8:	4313      	orrs	r3, r2
 80072ea:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	681a      	ldr	r2, [r3, #0]
 80072f2:	4ba4      	ldr	r3, [pc, #656]	; (8007584 <UART_SetConfig+0x2c0>)
 80072f4:	4013      	ands	r3, r2
 80072f6:	68fa      	ldr	r2, [r7, #12]
 80072f8:	6812      	ldr	r2, [r2, #0]
 80072fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80072fc:	430b      	orrs	r3, r1
 80072fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	68da      	ldr	r2, [r3, #12]
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	430a      	orrs	r2, r1
 8007314:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	699b      	ldr	r3, [r3, #24]
 800731a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a99      	ldr	r2, [pc, #612]	; (8007588 <UART_SetConfig+0x2c4>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d004      	beq.n	8007330 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	6a1b      	ldr	r3, [r3, #32]
 800732a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800732c:	4313      	orrs	r3, r2
 800732e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007340:	430a      	orrs	r2, r1
 8007342:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a90      	ldr	r2, [pc, #576]	; (800758c <UART_SetConfig+0x2c8>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d126      	bne.n	800739c <UART_SetConfig+0xd8>
 800734e:	4b90      	ldr	r3, [pc, #576]	; (8007590 <UART_SetConfig+0x2cc>)
 8007350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007354:	f003 0303 	and.w	r3, r3, #3
 8007358:	2b03      	cmp	r3, #3
 800735a:	d81b      	bhi.n	8007394 <UART_SetConfig+0xd0>
 800735c:	a201      	add	r2, pc, #4	; (adr r2, 8007364 <UART_SetConfig+0xa0>)
 800735e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007362:	bf00      	nop
 8007364:	08007375 	.word	0x08007375
 8007368:	08007385 	.word	0x08007385
 800736c:	0800737d 	.word	0x0800737d
 8007370:	0800738d 	.word	0x0800738d
 8007374:	2301      	movs	r3, #1
 8007376:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800737a:	e116      	b.n	80075aa <UART_SetConfig+0x2e6>
 800737c:	2302      	movs	r3, #2
 800737e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007382:	e112      	b.n	80075aa <UART_SetConfig+0x2e6>
 8007384:	2304      	movs	r3, #4
 8007386:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800738a:	e10e      	b.n	80075aa <UART_SetConfig+0x2e6>
 800738c:	2308      	movs	r3, #8
 800738e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007392:	e10a      	b.n	80075aa <UART_SetConfig+0x2e6>
 8007394:	2310      	movs	r3, #16
 8007396:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800739a:	e106      	b.n	80075aa <UART_SetConfig+0x2e6>
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a7c      	ldr	r2, [pc, #496]	; (8007594 <UART_SetConfig+0x2d0>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d138      	bne.n	8007418 <UART_SetConfig+0x154>
 80073a6:	4b7a      	ldr	r3, [pc, #488]	; (8007590 <UART_SetConfig+0x2cc>)
 80073a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073ac:	f003 030c 	and.w	r3, r3, #12
 80073b0:	2b0c      	cmp	r3, #12
 80073b2:	d82d      	bhi.n	8007410 <UART_SetConfig+0x14c>
 80073b4:	a201      	add	r2, pc, #4	; (adr r2, 80073bc <UART_SetConfig+0xf8>)
 80073b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ba:	bf00      	nop
 80073bc:	080073f1 	.word	0x080073f1
 80073c0:	08007411 	.word	0x08007411
 80073c4:	08007411 	.word	0x08007411
 80073c8:	08007411 	.word	0x08007411
 80073cc:	08007401 	.word	0x08007401
 80073d0:	08007411 	.word	0x08007411
 80073d4:	08007411 	.word	0x08007411
 80073d8:	08007411 	.word	0x08007411
 80073dc:	080073f9 	.word	0x080073f9
 80073e0:	08007411 	.word	0x08007411
 80073e4:	08007411 	.word	0x08007411
 80073e8:	08007411 	.word	0x08007411
 80073ec:	08007409 	.word	0x08007409
 80073f0:	2300      	movs	r3, #0
 80073f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80073f6:	e0d8      	b.n	80075aa <UART_SetConfig+0x2e6>
 80073f8:	2302      	movs	r3, #2
 80073fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80073fe:	e0d4      	b.n	80075aa <UART_SetConfig+0x2e6>
 8007400:	2304      	movs	r3, #4
 8007402:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007406:	e0d0      	b.n	80075aa <UART_SetConfig+0x2e6>
 8007408:	2308      	movs	r3, #8
 800740a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800740e:	e0cc      	b.n	80075aa <UART_SetConfig+0x2e6>
 8007410:	2310      	movs	r3, #16
 8007412:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007416:	e0c8      	b.n	80075aa <UART_SetConfig+0x2e6>
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a5e      	ldr	r2, [pc, #376]	; (8007598 <UART_SetConfig+0x2d4>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d125      	bne.n	800746e <UART_SetConfig+0x1aa>
 8007422:	4b5b      	ldr	r3, [pc, #364]	; (8007590 <UART_SetConfig+0x2cc>)
 8007424:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007428:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800742c:	2b30      	cmp	r3, #48	; 0x30
 800742e:	d016      	beq.n	800745e <UART_SetConfig+0x19a>
 8007430:	2b30      	cmp	r3, #48	; 0x30
 8007432:	d818      	bhi.n	8007466 <UART_SetConfig+0x1a2>
 8007434:	2b20      	cmp	r3, #32
 8007436:	d00a      	beq.n	800744e <UART_SetConfig+0x18a>
 8007438:	2b20      	cmp	r3, #32
 800743a:	d814      	bhi.n	8007466 <UART_SetConfig+0x1a2>
 800743c:	2b00      	cmp	r3, #0
 800743e:	d002      	beq.n	8007446 <UART_SetConfig+0x182>
 8007440:	2b10      	cmp	r3, #16
 8007442:	d008      	beq.n	8007456 <UART_SetConfig+0x192>
 8007444:	e00f      	b.n	8007466 <UART_SetConfig+0x1a2>
 8007446:	2300      	movs	r3, #0
 8007448:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800744c:	e0ad      	b.n	80075aa <UART_SetConfig+0x2e6>
 800744e:	2302      	movs	r3, #2
 8007450:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007454:	e0a9      	b.n	80075aa <UART_SetConfig+0x2e6>
 8007456:	2304      	movs	r3, #4
 8007458:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800745c:	e0a5      	b.n	80075aa <UART_SetConfig+0x2e6>
 800745e:	2308      	movs	r3, #8
 8007460:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007464:	e0a1      	b.n	80075aa <UART_SetConfig+0x2e6>
 8007466:	2310      	movs	r3, #16
 8007468:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800746c:	e09d      	b.n	80075aa <UART_SetConfig+0x2e6>
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a4a      	ldr	r2, [pc, #296]	; (800759c <UART_SetConfig+0x2d8>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d125      	bne.n	80074c4 <UART_SetConfig+0x200>
 8007478:	4b45      	ldr	r3, [pc, #276]	; (8007590 <UART_SetConfig+0x2cc>)
 800747a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800747e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007482:	2bc0      	cmp	r3, #192	; 0xc0
 8007484:	d016      	beq.n	80074b4 <UART_SetConfig+0x1f0>
 8007486:	2bc0      	cmp	r3, #192	; 0xc0
 8007488:	d818      	bhi.n	80074bc <UART_SetConfig+0x1f8>
 800748a:	2b80      	cmp	r3, #128	; 0x80
 800748c:	d00a      	beq.n	80074a4 <UART_SetConfig+0x1e0>
 800748e:	2b80      	cmp	r3, #128	; 0x80
 8007490:	d814      	bhi.n	80074bc <UART_SetConfig+0x1f8>
 8007492:	2b00      	cmp	r3, #0
 8007494:	d002      	beq.n	800749c <UART_SetConfig+0x1d8>
 8007496:	2b40      	cmp	r3, #64	; 0x40
 8007498:	d008      	beq.n	80074ac <UART_SetConfig+0x1e8>
 800749a:	e00f      	b.n	80074bc <UART_SetConfig+0x1f8>
 800749c:	2300      	movs	r3, #0
 800749e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074a2:	e082      	b.n	80075aa <UART_SetConfig+0x2e6>
 80074a4:	2302      	movs	r3, #2
 80074a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074aa:	e07e      	b.n	80075aa <UART_SetConfig+0x2e6>
 80074ac:	2304      	movs	r3, #4
 80074ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074b2:	e07a      	b.n	80075aa <UART_SetConfig+0x2e6>
 80074b4:	2308      	movs	r3, #8
 80074b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074ba:	e076      	b.n	80075aa <UART_SetConfig+0x2e6>
 80074bc:	2310      	movs	r3, #16
 80074be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074c2:	e072      	b.n	80075aa <UART_SetConfig+0x2e6>
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	4a35      	ldr	r2, [pc, #212]	; (80075a0 <UART_SetConfig+0x2dc>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d12a      	bne.n	8007524 <UART_SetConfig+0x260>
 80074ce:	4b30      	ldr	r3, [pc, #192]	; (8007590 <UART_SetConfig+0x2cc>)
 80074d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074dc:	d01a      	beq.n	8007514 <UART_SetConfig+0x250>
 80074de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074e2:	d81b      	bhi.n	800751c <UART_SetConfig+0x258>
 80074e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074e8:	d00c      	beq.n	8007504 <UART_SetConfig+0x240>
 80074ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074ee:	d815      	bhi.n	800751c <UART_SetConfig+0x258>
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d003      	beq.n	80074fc <UART_SetConfig+0x238>
 80074f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074f8:	d008      	beq.n	800750c <UART_SetConfig+0x248>
 80074fa:	e00f      	b.n	800751c <UART_SetConfig+0x258>
 80074fc:	2300      	movs	r3, #0
 80074fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007502:	e052      	b.n	80075aa <UART_SetConfig+0x2e6>
 8007504:	2302      	movs	r3, #2
 8007506:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800750a:	e04e      	b.n	80075aa <UART_SetConfig+0x2e6>
 800750c:	2304      	movs	r3, #4
 800750e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007512:	e04a      	b.n	80075aa <UART_SetConfig+0x2e6>
 8007514:	2308      	movs	r3, #8
 8007516:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800751a:	e046      	b.n	80075aa <UART_SetConfig+0x2e6>
 800751c:	2310      	movs	r3, #16
 800751e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007522:	e042      	b.n	80075aa <UART_SetConfig+0x2e6>
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a17      	ldr	r2, [pc, #92]	; (8007588 <UART_SetConfig+0x2c4>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d13a      	bne.n	80075a4 <UART_SetConfig+0x2e0>
 800752e:	4b18      	ldr	r3, [pc, #96]	; (8007590 <UART_SetConfig+0x2cc>)
 8007530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007534:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007538:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800753c:	d01a      	beq.n	8007574 <UART_SetConfig+0x2b0>
 800753e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007542:	d81b      	bhi.n	800757c <UART_SetConfig+0x2b8>
 8007544:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007548:	d00c      	beq.n	8007564 <UART_SetConfig+0x2a0>
 800754a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800754e:	d815      	bhi.n	800757c <UART_SetConfig+0x2b8>
 8007550:	2b00      	cmp	r3, #0
 8007552:	d003      	beq.n	800755c <UART_SetConfig+0x298>
 8007554:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007558:	d008      	beq.n	800756c <UART_SetConfig+0x2a8>
 800755a:	e00f      	b.n	800757c <UART_SetConfig+0x2b8>
 800755c:	2300      	movs	r3, #0
 800755e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007562:	e022      	b.n	80075aa <UART_SetConfig+0x2e6>
 8007564:	2302      	movs	r3, #2
 8007566:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800756a:	e01e      	b.n	80075aa <UART_SetConfig+0x2e6>
 800756c:	2304      	movs	r3, #4
 800756e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007572:	e01a      	b.n	80075aa <UART_SetConfig+0x2e6>
 8007574:	2308      	movs	r3, #8
 8007576:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800757a:	e016      	b.n	80075aa <UART_SetConfig+0x2e6>
 800757c:	2310      	movs	r3, #16
 800757e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007582:	e012      	b.n	80075aa <UART_SetConfig+0x2e6>
 8007584:	efff69f3 	.word	0xefff69f3
 8007588:	40008000 	.word	0x40008000
 800758c:	40013800 	.word	0x40013800
 8007590:	40021000 	.word	0x40021000
 8007594:	40004400 	.word	0x40004400
 8007598:	40004800 	.word	0x40004800
 800759c:	40004c00 	.word	0x40004c00
 80075a0:	40005000 	.word	0x40005000
 80075a4:	2310      	movs	r3, #16
 80075a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a9f      	ldr	r2, [pc, #636]	; (800782c <UART_SetConfig+0x568>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d17a      	bne.n	80076aa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80075b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80075b8:	2b08      	cmp	r3, #8
 80075ba:	d824      	bhi.n	8007606 <UART_SetConfig+0x342>
 80075bc:	a201      	add	r2, pc, #4	; (adr r2, 80075c4 <UART_SetConfig+0x300>)
 80075be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075c2:	bf00      	nop
 80075c4:	080075e9 	.word	0x080075e9
 80075c8:	08007607 	.word	0x08007607
 80075cc:	080075f1 	.word	0x080075f1
 80075d0:	08007607 	.word	0x08007607
 80075d4:	080075f7 	.word	0x080075f7
 80075d8:	08007607 	.word	0x08007607
 80075dc:	08007607 	.word	0x08007607
 80075e0:	08007607 	.word	0x08007607
 80075e4:	080075ff 	.word	0x080075ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075e8:	f7fe fd40 	bl	800606c <HAL_RCC_GetPCLK1Freq>
 80075ec:	61f8      	str	r0, [r7, #28]
        break;
 80075ee:	e010      	b.n	8007612 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075f0:	4b8f      	ldr	r3, [pc, #572]	; (8007830 <UART_SetConfig+0x56c>)
 80075f2:	61fb      	str	r3, [r7, #28]
        break;
 80075f4:	e00d      	b.n	8007612 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075f6:	f7fe fca1 	bl	8005f3c <HAL_RCC_GetSysClockFreq>
 80075fa:	61f8      	str	r0, [r7, #28]
        break;
 80075fc:	e009      	b.n	8007612 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007602:	61fb      	str	r3, [r7, #28]
        break;
 8007604:	e005      	b.n	8007612 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007606:	2300      	movs	r3, #0
 8007608:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007610:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007612:	69fb      	ldr	r3, [r7, #28]
 8007614:	2b00      	cmp	r3, #0
 8007616:	f000 80fb 	beq.w	8007810 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	685a      	ldr	r2, [r3, #4]
 800761e:	4613      	mov	r3, r2
 8007620:	005b      	lsls	r3, r3, #1
 8007622:	4413      	add	r3, r2
 8007624:	69fa      	ldr	r2, [r7, #28]
 8007626:	429a      	cmp	r2, r3
 8007628:	d305      	bcc.n	8007636 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007630:	69fa      	ldr	r2, [r7, #28]
 8007632:	429a      	cmp	r2, r3
 8007634:	d903      	bls.n	800763e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800763c:	e0e8      	b.n	8007810 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800763e:	69fb      	ldr	r3, [r7, #28]
 8007640:	2200      	movs	r2, #0
 8007642:	461c      	mov	r4, r3
 8007644:	4615      	mov	r5, r2
 8007646:	f04f 0200 	mov.w	r2, #0
 800764a:	f04f 0300 	mov.w	r3, #0
 800764e:	022b      	lsls	r3, r5, #8
 8007650:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007654:	0222      	lsls	r2, r4, #8
 8007656:	68f9      	ldr	r1, [r7, #12]
 8007658:	6849      	ldr	r1, [r1, #4]
 800765a:	0849      	lsrs	r1, r1, #1
 800765c:	2000      	movs	r0, #0
 800765e:	4688      	mov	r8, r1
 8007660:	4681      	mov	r9, r0
 8007662:	eb12 0a08 	adds.w	sl, r2, r8
 8007666:	eb43 0b09 	adc.w	fp, r3, r9
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	2200      	movs	r2, #0
 8007670:	603b      	str	r3, [r7, #0]
 8007672:	607a      	str	r2, [r7, #4]
 8007674:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007678:	4650      	mov	r0, sl
 800767a:	4659      	mov	r1, fp
 800767c:	f7f9 fa94 	bl	8000ba8 <__aeabi_uldivmod>
 8007680:	4602      	mov	r2, r0
 8007682:	460b      	mov	r3, r1
 8007684:	4613      	mov	r3, r2
 8007686:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007688:	69bb      	ldr	r3, [r7, #24]
 800768a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800768e:	d308      	bcc.n	80076a2 <UART_SetConfig+0x3de>
 8007690:	69bb      	ldr	r3, [r7, #24]
 8007692:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007696:	d204      	bcs.n	80076a2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	69ba      	ldr	r2, [r7, #24]
 800769e:	60da      	str	r2, [r3, #12]
 80076a0:	e0b6      	b.n	8007810 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80076a2:	2301      	movs	r3, #1
 80076a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80076a8:	e0b2      	b.n	8007810 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	69db      	ldr	r3, [r3, #28]
 80076ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076b2:	d15e      	bne.n	8007772 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80076b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80076b8:	2b08      	cmp	r3, #8
 80076ba:	d828      	bhi.n	800770e <UART_SetConfig+0x44a>
 80076bc:	a201      	add	r2, pc, #4	; (adr r2, 80076c4 <UART_SetConfig+0x400>)
 80076be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076c2:	bf00      	nop
 80076c4:	080076e9 	.word	0x080076e9
 80076c8:	080076f1 	.word	0x080076f1
 80076cc:	080076f9 	.word	0x080076f9
 80076d0:	0800770f 	.word	0x0800770f
 80076d4:	080076ff 	.word	0x080076ff
 80076d8:	0800770f 	.word	0x0800770f
 80076dc:	0800770f 	.word	0x0800770f
 80076e0:	0800770f 	.word	0x0800770f
 80076e4:	08007707 	.word	0x08007707
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80076e8:	f7fe fcc0 	bl	800606c <HAL_RCC_GetPCLK1Freq>
 80076ec:	61f8      	str	r0, [r7, #28]
        break;
 80076ee:	e014      	b.n	800771a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80076f0:	f7fe fcd2 	bl	8006098 <HAL_RCC_GetPCLK2Freq>
 80076f4:	61f8      	str	r0, [r7, #28]
        break;
 80076f6:	e010      	b.n	800771a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80076f8:	4b4d      	ldr	r3, [pc, #308]	; (8007830 <UART_SetConfig+0x56c>)
 80076fa:	61fb      	str	r3, [r7, #28]
        break;
 80076fc:	e00d      	b.n	800771a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80076fe:	f7fe fc1d 	bl	8005f3c <HAL_RCC_GetSysClockFreq>
 8007702:	61f8      	str	r0, [r7, #28]
        break;
 8007704:	e009      	b.n	800771a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007706:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800770a:	61fb      	str	r3, [r7, #28]
        break;
 800770c:	e005      	b.n	800771a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800770e:	2300      	movs	r3, #0
 8007710:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007718:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800771a:	69fb      	ldr	r3, [r7, #28]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d077      	beq.n	8007810 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	005a      	lsls	r2, r3, #1
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	085b      	lsrs	r3, r3, #1
 800772a:	441a      	add	r2, r3
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	fbb2 f3f3 	udiv	r3, r2, r3
 8007734:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007736:	69bb      	ldr	r3, [r7, #24]
 8007738:	2b0f      	cmp	r3, #15
 800773a:	d916      	bls.n	800776a <UART_SetConfig+0x4a6>
 800773c:	69bb      	ldr	r3, [r7, #24]
 800773e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007742:	d212      	bcs.n	800776a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007744:	69bb      	ldr	r3, [r7, #24]
 8007746:	b29b      	uxth	r3, r3
 8007748:	f023 030f 	bic.w	r3, r3, #15
 800774c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800774e:	69bb      	ldr	r3, [r7, #24]
 8007750:	085b      	lsrs	r3, r3, #1
 8007752:	b29b      	uxth	r3, r3
 8007754:	f003 0307 	and.w	r3, r3, #7
 8007758:	b29a      	uxth	r2, r3
 800775a:	8afb      	ldrh	r3, [r7, #22]
 800775c:	4313      	orrs	r3, r2
 800775e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	8afa      	ldrh	r2, [r7, #22]
 8007766:	60da      	str	r2, [r3, #12]
 8007768:	e052      	b.n	8007810 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007770:	e04e      	b.n	8007810 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007772:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007776:	2b08      	cmp	r3, #8
 8007778:	d827      	bhi.n	80077ca <UART_SetConfig+0x506>
 800777a:	a201      	add	r2, pc, #4	; (adr r2, 8007780 <UART_SetConfig+0x4bc>)
 800777c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007780:	080077a5 	.word	0x080077a5
 8007784:	080077ad 	.word	0x080077ad
 8007788:	080077b5 	.word	0x080077b5
 800778c:	080077cb 	.word	0x080077cb
 8007790:	080077bb 	.word	0x080077bb
 8007794:	080077cb 	.word	0x080077cb
 8007798:	080077cb 	.word	0x080077cb
 800779c:	080077cb 	.word	0x080077cb
 80077a0:	080077c3 	.word	0x080077c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077a4:	f7fe fc62 	bl	800606c <HAL_RCC_GetPCLK1Freq>
 80077a8:	61f8      	str	r0, [r7, #28]
        break;
 80077aa:	e014      	b.n	80077d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077ac:	f7fe fc74 	bl	8006098 <HAL_RCC_GetPCLK2Freq>
 80077b0:	61f8      	str	r0, [r7, #28]
        break;
 80077b2:	e010      	b.n	80077d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077b4:	4b1e      	ldr	r3, [pc, #120]	; (8007830 <UART_SetConfig+0x56c>)
 80077b6:	61fb      	str	r3, [r7, #28]
        break;
 80077b8:	e00d      	b.n	80077d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077ba:	f7fe fbbf 	bl	8005f3c <HAL_RCC_GetSysClockFreq>
 80077be:	61f8      	str	r0, [r7, #28]
        break;
 80077c0:	e009      	b.n	80077d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80077c6:	61fb      	str	r3, [r7, #28]
        break;
 80077c8:	e005      	b.n	80077d6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80077ca:	2300      	movs	r3, #0
 80077cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80077ce:	2301      	movs	r3, #1
 80077d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80077d4:	bf00      	nop
    }

    if (pclk != 0U)
 80077d6:	69fb      	ldr	r3, [r7, #28]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d019      	beq.n	8007810 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	085a      	lsrs	r2, r3, #1
 80077e2:	69fb      	ldr	r3, [r7, #28]
 80077e4:	441a      	add	r2, r3
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80077ee:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077f0:	69bb      	ldr	r3, [r7, #24]
 80077f2:	2b0f      	cmp	r3, #15
 80077f4:	d909      	bls.n	800780a <UART_SetConfig+0x546>
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077fc:	d205      	bcs.n	800780a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	b29a      	uxth	r2, r3
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	60da      	str	r2, [r3, #12]
 8007808:	e002      	b.n	8007810 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2200      	movs	r2, #0
 8007814:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2200      	movs	r2, #0
 800781a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800781c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007820:	4618      	mov	r0, r3
 8007822:	3728      	adds	r7, #40	; 0x28
 8007824:	46bd      	mov	sp, r7
 8007826:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800782a:	bf00      	nop
 800782c:	40008000 	.word	0x40008000
 8007830:	00f42400 	.word	0x00f42400

08007834 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007834:	b480      	push	{r7}
 8007836:	b083      	sub	sp, #12
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007840:	f003 0301 	and.w	r3, r3, #1
 8007844:	2b00      	cmp	r3, #0
 8007846:	d00a      	beq.n	800785e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	430a      	orrs	r2, r1
 800785c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007862:	f003 0302 	and.w	r3, r3, #2
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00a      	beq.n	8007880 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	430a      	orrs	r2, r1
 800787e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007884:	f003 0304 	and.w	r3, r3, #4
 8007888:	2b00      	cmp	r3, #0
 800788a:	d00a      	beq.n	80078a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	430a      	orrs	r2, r1
 80078a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a6:	f003 0308 	and.w	r3, r3, #8
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d00a      	beq.n	80078c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	430a      	orrs	r2, r1
 80078c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c8:	f003 0310 	and.w	r3, r3, #16
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d00a      	beq.n	80078e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	430a      	orrs	r2, r1
 80078e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ea:	f003 0320 	and.w	r3, r3, #32
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d00a      	beq.n	8007908 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	430a      	orrs	r2, r1
 8007906:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800790c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007910:	2b00      	cmp	r3, #0
 8007912:	d01a      	beq.n	800794a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	430a      	orrs	r2, r1
 8007928:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800792e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007932:	d10a      	bne.n	800794a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	430a      	orrs	r2, r1
 8007948:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800794e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00a      	beq.n	800796c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	430a      	orrs	r2, r1
 800796a:	605a      	str	r2, [r3, #4]
  }
}
 800796c:	bf00      	nop
 800796e:	370c      	adds	r7, #12
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr

08007978 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b086      	sub	sp, #24
 800797c:	af02      	add	r7, sp, #8
 800797e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2200      	movs	r2, #0
 8007984:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007988:	f7fc fa36 	bl	8003df8 <HAL_GetTick>
 800798c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f003 0308 	and.w	r3, r3, #8
 8007998:	2b08      	cmp	r3, #8
 800799a:	d10e      	bne.n	80079ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800799c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80079a0:	9300      	str	r3, [sp, #0]
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2200      	movs	r2, #0
 80079a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 f82d 	bl	8007a0a <UART_WaitOnFlagUntilTimeout>
 80079b0:	4603      	mov	r3, r0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d001      	beq.n	80079ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80079b6:	2303      	movs	r3, #3
 80079b8:	e023      	b.n	8007a02 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 0304 	and.w	r3, r3, #4
 80079c4:	2b04      	cmp	r3, #4
 80079c6:	d10e      	bne.n	80079e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80079cc:	9300      	str	r3, [sp, #0]
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2200      	movs	r2, #0
 80079d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f000 f817 	bl	8007a0a <UART_WaitOnFlagUntilTimeout>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d001      	beq.n	80079e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80079e2:	2303      	movs	r3, #3
 80079e4:	e00d      	b.n	8007a02 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2220      	movs	r2, #32
 80079ea:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2220      	movs	r2, #32
 80079f0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2200      	movs	r2, #0
 80079f6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007a00:	2300      	movs	r3, #0
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3710      	adds	r7, #16
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}

08007a0a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a0a:	b580      	push	{r7, lr}
 8007a0c:	b09c      	sub	sp, #112	; 0x70
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	60f8      	str	r0, [r7, #12]
 8007a12:	60b9      	str	r1, [r7, #8]
 8007a14:	603b      	str	r3, [r7, #0]
 8007a16:	4613      	mov	r3, r2
 8007a18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a1a:	e0a5      	b.n	8007b68 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a22:	f000 80a1 	beq.w	8007b68 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a26:	f7fc f9e7 	bl	8003df8 <HAL_GetTick>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	1ad3      	subs	r3, r2, r3
 8007a30:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d302      	bcc.n	8007a3c <UART_WaitOnFlagUntilTimeout+0x32>
 8007a36:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d13e      	bne.n	8007aba <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a44:	e853 3f00 	ldrex	r3, [r3]
 8007a48:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007a4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a4c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007a50:	667b      	str	r3, [r7, #100]	; 0x64
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	461a      	mov	r2, r3
 8007a58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007a5a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007a5c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007a60:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007a62:	e841 2300 	strex	r3, r2, [r1]
 8007a66:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007a68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1e6      	bne.n	8007a3c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	3308      	adds	r3, #8
 8007a74:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a78:	e853 3f00 	ldrex	r3, [r3]
 8007a7c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a80:	f023 0301 	bic.w	r3, r3, #1
 8007a84:	663b      	str	r3, [r7, #96]	; 0x60
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	3308      	adds	r3, #8
 8007a8c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007a8e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007a90:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a92:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007a94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007a96:	e841 2300 	strex	r3, r2, [r1]
 8007a9a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007a9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d1e5      	bne.n	8007a6e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2220      	movs	r2, #32
 8007aa6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2220      	movs	r2, #32
 8007aac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007ab6:	2303      	movs	r3, #3
 8007ab8:	e067      	b.n	8007b8a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f003 0304 	and.w	r3, r3, #4
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d04f      	beq.n	8007b68 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	69db      	ldr	r3, [r3, #28]
 8007ace:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ad2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ad6:	d147      	bne.n	8007b68 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ae0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aea:	e853 3f00 	ldrex	r3, [r3]
 8007aee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007af6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	461a      	mov	r2, r3
 8007afe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b00:	637b      	str	r3, [r7, #52]	; 0x34
 8007b02:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b04:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007b06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b08:	e841 2300 	strex	r3, r2, [r1]
 8007b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d1e6      	bne.n	8007ae2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	3308      	adds	r3, #8
 8007b1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	e853 3f00 	ldrex	r3, [r3]
 8007b22:	613b      	str	r3, [r7, #16]
   return(result);
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	f023 0301 	bic.w	r3, r3, #1
 8007b2a:	66bb      	str	r3, [r7, #104]	; 0x68
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	3308      	adds	r3, #8
 8007b32:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007b34:	623a      	str	r2, [r7, #32]
 8007b36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b38:	69f9      	ldr	r1, [r7, #28]
 8007b3a:	6a3a      	ldr	r2, [r7, #32]
 8007b3c:	e841 2300 	strex	r3, r2, [r1]
 8007b40:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d1e5      	bne.n	8007b14 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2220      	movs	r2, #32
 8007b4c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2220      	movs	r2, #32
 8007b52:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2220      	movs	r2, #32
 8007b58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007b64:	2303      	movs	r3, #3
 8007b66:	e010      	b.n	8007b8a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	69da      	ldr	r2, [r3, #28]
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	4013      	ands	r3, r2
 8007b72:	68ba      	ldr	r2, [r7, #8]
 8007b74:	429a      	cmp	r2, r3
 8007b76:	bf0c      	ite	eq
 8007b78:	2301      	moveq	r3, #1
 8007b7a:	2300      	movne	r3, #0
 8007b7c:	b2db      	uxtb	r3, r3
 8007b7e:	461a      	mov	r2, r3
 8007b80:	79fb      	ldrb	r3, [r7, #7]
 8007b82:	429a      	cmp	r2, r3
 8007b84:	f43f af4a 	beq.w	8007a1c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b88:	2300      	movs	r3, #0
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3770      	adds	r7, #112	; 0x70
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}

08007b92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b92:	b480      	push	{r7}
 8007b94:	b095      	sub	sp, #84	; 0x54
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ba2:	e853 3f00 	ldrex	r3, [r3]
 8007ba6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007baa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007bae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	461a      	mov	r2, r3
 8007bb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bb8:	643b      	str	r3, [r7, #64]	; 0x40
 8007bba:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bbc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007bbe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007bc0:	e841 2300 	strex	r3, r2, [r1]
 8007bc4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d1e6      	bne.n	8007b9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	3308      	adds	r3, #8
 8007bd2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd4:	6a3b      	ldr	r3, [r7, #32]
 8007bd6:	e853 3f00 	ldrex	r3, [r3]
 8007bda:	61fb      	str	r3, [r7, #28]
   return(result);
 8007bdc:	69fb      	ldr	r3, [r7, #28]
 8007bde:	f023 0301 	bic.w	r3, r3, #1
 8007be2:	64bb      	str	r3, [r7, #72]	; 0x48
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	3308      	adds	r3, #8
 8007bea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007bec:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007bee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007bf2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007bf4:	e841 2300 	strex	r3, r2, [r1]
 8007bf8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d1e5      	bne.n	8007bcc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d118      	bne.n	8007c3a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	e853 3f00 	ldrex	r3, [r3]
 8007c14:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	f023 0310 	bic.w	r3, r3, #16
 8007c1c:	647b      	str	r3, [r7, #68]	; 0x44
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	461a      	mov	r2, r3
 8007c24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c26:	61bb      	str	r3, [r7, #24]
 8007c28:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c2a:	6979      	ldr	r1, [r7, #20]
 8007c2c:	69ba      	ldr	r2, [r7, #24]
 8007c2e:	e841 2300 	strex	r3, r2, [r1]
 8007c32:	613b      	str	r3, [r7, #16]
   return(result);
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d1e6      	bne.n	8007c08 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2220      	movs	r2, #32
 8007c3e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	665a      	str	r2, [r3, #100]	; 0x64
}
 8007c4c:	bf00      	nop
 8007c4e:	3754      	adds	r7, #84	; 0x54
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c64:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2200      	movs	r2, #0
 8007c72:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c76:	68f8      	ldr	r0, [r7, #12]
 8007c78:	f7ff fb0e 	bl	8007298 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c7c:	bf00      	nop
 8007c7e:	3710      	adds	r7, #16
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b088      	sub	sp, #32
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	e853 3f00 	ldrex	r3, [r3]
 8007c98:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ca0:	61fb      	str	r3, [r7, #28]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	69fb      	ldr	r3, [r7, #28]
 8007caa:	61bb      	str	r3, [r7, #24]
 8007cac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cae:	6979      	ldr	r1, [r7, #20]
 8007cb0:	69ba      	ldr	r2, [r7, #24]
 8007cb2:	e841 2300 	strex	r3, r2, [r1]
 8007cb6:	613b      	str	r3, [r7, #16]
   return(result);
 8007cb8:	693b      	ldr	r3, [r7, #16]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d1e6      	bne.n	8007c8c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2220      	movs	r2, #32
 8007cc2:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f7ff fada 	bl	8007284 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007cd0:	bf00      	nop
 8007cd2:	3720      	adds	r7, #32
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}

08007cd8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	b083      	sub	sp, #12
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007ce0:	bf00      	nop
 8007ce2:	370c      	adds	r7, #12
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cea:	4770      	bx	lr

08007cec <__errno>:
 8007cec:	4b01      	ldr	r3, [pc, #4]	; (8007cf4 <__errno+0x8>)
 8007cee:	6818      	ldr	r0, [r3, #0]
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	20000020 	.word	0x20000020

08007cf8 <__libc_init_array>:
 8007cf8:	b570      	push	{r4, r5, r6, lr}
 8007cfa:	4d0d      	ldr	r5, [pc, #52]	; (8007d30 <__libc_init_array+0x38>)
 8007cfc:	4c0d      	ldr	r4, [pc, #52]	; (8007d34 <__libc_init_array+0x3c>)
 8007cfe:	1b64      	subs	r4, r4, r5
 8007d00:	10a4      	asrs	r4, r4, #2
 8007d02:	2600      	movs	r6, #0
 8007d04:	42a6      	cmp	r6, r4
 8007d06:	d109      	bne.n	8007d1c <__libc_init_array+0x24>
 8007d08:	4d0b      	ldr	r5, [pc, #44]	; (8007d38 <__libc_init_array+0x40>)
 8007d0a:	4c0c      	ldr	r4, [pc, #48]	; (8007d3c <__libc_init_array+0x44>)
 8007d0c:	f002 fe2e 	bl	800a96c <_init>
 8007d10:	1b64      	subs	r4, r4, r5
 8007d12:	10a4      	asrs	r4, r4, #2
 8007d14:	2600      	movs	r6, #0
 8007d16:	42a6      	cmp	r6, r4
 8007d18:	d105      	bne.n	8007d26 <__libc_init_array+0x2e>
 8007d1a:	bd70      	pop	{r4, r5, r6, pc}
 8007d1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d20:	4798      	blx	r3
 8007d22:	3601      	adds	r6, #1
 8007d24:	e7ee      	b.n	8007d04 <__libc_init_array+0xc>
 8007d26:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d2a:	4798      	blx	r3
 8007d2c:	3601      	adds	r6, #1
 8007d2e:	e7f2      	b.n	8007d16 <__libc_init_array+0x1e>
 8007d30:	0800b01c 	.word	0x0800b01c
 8007d34:	0800b01c 	.word	0x0800b01c
 8007d38:	0800b01c 	.word	0x0800b01c
 8007d3c:	0800b020 	.word	0x0800b020

08007d40 <__itoa>:
 8007d40:	1e93      	subs	r3, r2, #2
 8007d42:	2b22      	cmp	r3, #34	; 0x22
 8007d44:	b510      	push	{r4, lr}
 8007d46:	460c      	mov	r4, r1
 8007d48:	d904      	bls.n	8007d54 <__itoa+0x14>
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	700b      	strb	r3, [r1, #0]
 8007d4e:	461c      	mov	r4, r3
 8007d50:	4620      	mov	r0, r4
 8007d52:	bd10      	pop	{r4, pc}
 8007d54:	2a0a      	cmp	r2, #10
 8007d56:	d109      	bne.n	8007d6c <__itoa+0x2c>
 8007d58:	2800      	cmp	r0, #0
 8007d5a:	da07      	bge.n	8007d6c <__itoa+0x2c>
 8007d5c:	232d      	movs	r3, #45	; 0x2d
 8007d5e:	700b      	strb	r3, [r1, #0]
 8007d60:	4240      	negs	r0, r0
 8007d62:	2101      	movs	r1, #1
 8007d64:	4421      	add	r1, r4
 8007d66:	f000 fd15 	bl	8008794 <__utoa>
 8007d6a:	e7f1      	b.n	8007d50 <__itoa+0x10>
 8007d6c:	2100      	movs	r1, #0
 8007d6e:	e7f9      	b.n	8007d64 <__itoa+0x24>

08007d70 <itoa>:
 8007d70:	f7ff bfe6 	b.w	8007d40 <__itoa>

08007d74 <memset>:
 8007d74:	4402      	add	r2, r0
 8007d76:	4603      	mov	r3, r0
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d100      	bne.n	8007d7e <memset+0xa>
 8007d7c:	4770      	bx	lr
 8007d7e:	f803 1b01 	strb.w	r1, [r3], #1
 8007d82:	e7f9      	b.n	8007d78 <memset+0x4>

08007d84 <__cvt>:
 8007d84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d88:	ec55 4b10 	vmov	r4, r5, d0
 8007d8c:	2d00      	cmp	r5, #0
 8007d8e:	460e      	mov	r6, r1
 8007d90:	4619      	mov	r1, r3
 8007d92:	462b      	mov	r3, r5
 8007d94:	bfbb      	ittet	lt
 8007d96:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007d9a:	461d      	movlt	r5, r3
 8007d9c:	2300      	movge	r3, #0
 8007d9e:	232d      	movlt	r3, #45	; 0x2d
 8007da0:	700b      	strb	r3, [r1, #0]
 8007da2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007da4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007da8:	4691      	mov	r9, r2
 8007daa:	f023 0820 	bic.w	r8, r3, #32
 8007dae:	bfbc      	itt	lt
 8007db0:	4622      	movlt	r2, r4
 8007db2:	4614      	movlt	r4, r2
 8007db4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007db8:	d005      	beq.n	8007dc6 <__cvt+0x42>
 8007dba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007dbe:	d100      	bne.n	8007dc2 <__cvt+0x3e>
 8007dc0:	3601      	adds	r6, #1
 8007dc2:	2102      	movs	r1, #2
 8007dc4:	e000      	b.n	8007dc8 <__cvt+0x44>
 8007dc6:	2103      	movs	r1, #3
 8007dc8:	ab03      	add	r3, sp, #12
 8007dca:	9301      	str	r3, [sp, #4]
 8007dcc:	ab02      	add	r3, sp, #8
 8007dce:	9300      	str	r3, [sp, #0]
 8007dd0:	ec45 4b10 	vmov	d0, r4, r5
 8007dd4:	4653      	mov	r3, sl
 8007dd6:	4632      	mov	r2, r6
 8007dd8:	f000 fe6a 	bl	8008ab0 <_dtoa_r>
 8007ddc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007de0:	4607      	mov	r7, r0
 8007de2:	d102      	bne.n	8007dea <__cvt+0x66>
 8007de4:	f019 0f01 	tst.w	r9, #1
 8007de8:	d022      	beq.n	8007e30 <__cvt+0xac>
 8007dea:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007dee:	eb07 0906 	add.w	r9, r7, r6
 8007df2:	d110      	bne.n	8007e16 <__cvt+0x92>
 8007df4:	783b      	ldrb	r3, [r7, #0]
 8007df6:	2b30      	cmp	r3, #48	; 0x30
 8007df8:	d10a      	bne.n	8007e10 <__cvt+0x8c>
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	4620      	mov	r0, r4
 8007e00:	4629      	mov	r1, r5
 8007e02:	f7f8 fe61 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e06:	b918      	cbnz	r0, 8007e10 <__cvt+0x8c>
 8007e08:	f1c6 0601 	rsb	r6, r6, #1
 8007e0c:	f8ca 6000 	str.w	r6, [sl]
 8007e10:	f8da 3000 	ldr.w	r3, [sl]
 8007e14:	4499      	add	r9, r3
 8007e16:	2200      	movs	r2, #0
 8007e18:	2300      	movs	r3, #0
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	4629      	mov	r1, r5
 8007e1e:	f7f8 fe53 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e22:	b108      	cbz	r0, 8007e28 <__cvt+0xa4>
 8007e24:	f8cd 900c 	str.w	r9, [sp, #12]
 8007e28:	2230      	movs	r2, #48	; 0x30
 8007e2a:	9b03      	ldr	r3, [sp, #12]
 8007e2c:	454b      	cmp	r3, r9
 8007e2e:	d307      	bcc.n	8007e40 <__cvt+0xbc>
 8007e30:	9b03      	ldr	r3, [sp, #12]
 8007e32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007e34:	1bdb      	subs	r3, r3, r7
 8007e36:	4638      	mov	r0, r7
 8007e38:	6013      	str	r3, [r2, #0]
 8007e3a:	b004      	add	sp, #16
 8007e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e40:	1c59      	adds	r1, r3, #1
 8007e42:	9103      	str	r1, [sp, #12]
 8007e44:	701a      	strb	r2, [r3, #0]
 8007e46:	e7f0      	b.n	8007e2a <__cvt+0xa6>

08007e48 <__exponent>:
 8007e48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	2900      	cmp	r1, #0
 8007e4e:	bfb8      	it	lt
 8007e50:	4249      	neglt	r1, r1
 8007e52:	f803 2b02 	strb.w	r2, [r3], #2
 8007e56:	bfb4      	ite	lt
 8007e58:	222d      	movlt	r2, #45	; 0x2d
 8007e5a:	222b      	movge	r2, #43	; 0x2b
 8007e5c:	2909      	cmp	r1, #9
 8007e5e:	7042      	strb	r2, [r0, #1]
 8007e60:	dd2a      	ble.n	8007eb8 <__exponent+0x70>
 8007e62:	f10d 0407 	add.w	r4, sp, #7
 8007e66:	46a4      	mov	ip, r4
 8007e68:	270a      	movs	r7, #10
 8007e6a:	46a6      	mov	lr, r4
 8007e6c:	460a      	mov	r2, r1
 8007e6e:	fb91 f6f7 	sdiv	r6, r1, r7
 8007e72:	fb07 1516 	mls	r5, r7, r6, r1
 8007e76:	3530      	adds	r5, #48	; 0x30
 8007e78:	2a63      	cmp	r2, #99	; 0x63
 8007e7a:	f104 34ff 	add.w	r4, r4, #4294967295
 8007e7e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007e82:	4631      	mov	r1, r6
 8007e84:	dcf1      	bgt.n	8007e6a <__exponent+0x22>
 8007e86:	3130      	adds	r1, #48	; 0x30
 8007e88:	f1ae 0502 	sub.w	r5, lr, #2
 8007e8c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007e90:	1c44      	adds	r4, r0, #1
 8007e92:	4629      	mov	r1, r5
 8007e94:	4561      	cmp	r1, ip
 8007e96:	d30a      	bcc.n	8007eae <__exponent+0x66>
 8007e98:	f10d 0209 	add.w	r2, sp, #9
 8007e9c:	eba2 020e 	sub.w	r2, r2, lr
 8007ea0:	4565      	cmp	r5, ip
 8007ea2:	bf88      	it	hi
 8007ea4:	2200      	movhi	r2, #0
 8007ea6:	4413      	add	r3, r2
 8007ea8:	1a18      	subs	r0, r3, r0
 8007eaa:	b003      	add	sp, #12
 8007eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007eae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007eb2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007eb6:	e7ed      	b.n	8007e94 <__exponent+0x4c>
 8007eb8:	2330      	movs	r3, #48	; 0x30
 8007eba:	3130      	adds	r1, #48	; 0x30
 8007ebc:	7083      	strb	r3, [r0, #2]
 8007ebe:	70c1      	strb	r1, [r0, #3]
 8007ec0:	1d03      	adds	r3, r0, #4
 8007ec2:	e7f1      	b.n	8007ea8 <__exponent+0x60>

08007ec4 <_printf_float>:
 8007ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ec8:	ed2d 8b02 	vpush	{d8}
 8007ecc:	b08d      	sub	sp, #52	; 0x34
 8007ece:	460c      	mov	r4, r1
 8007ed0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007ed4:	4616      	mov	r6, r2
 8007ed6:	461f      	mov	r7, r3
 8007ed8:	4605      	mov	r5, r0
 8007eda:	f001 fd8f 	bl	80099fc <_localeconv_r>
 8007ede:	f8d0 a000 	ldr.w	sl, [r0]
 8007ee2:	4650      	mov	r0, sl
 8007ee4:	f7f8 f974 	bl	80001d0 <strlen>
 8007ee8:	2300      	movs	r3, #0
 8007eea:	930a      	str	r3, [sp, #40]	; 0x28
 8007eec:	6823      	ldr	r3, [r4, #0]
 8007eee:	9305      	str	r3, [sp, #20]
 8007ef0:	f8d8 3000 	ldr.w	r3, [r8]
 8007ef4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007ef8:	3307      	adds	r3, #7
 8007efa:	f023 0307 	bic.w	r3, r3, #7
 8007efe:	f103 0208 	add.w	r2, r3, #8
 8007f02:	f8c8 2000 	str.w	r2, [r8]
 8007f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f0a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007f0e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007f12:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007f16:	9307      	str	r3, [sp, #28]
 8007f18:	f8cd 8018 	str.w	r8, [sp, #24]
 8007f1c:	ee08 0a10 	vmov	s16, r0
 8007f20:	4b9f      	ldr	r3, [pc, #636]	; (80081a0 <_printf_float+0x2dc>)
 8007f22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007f26:	f04f 32ff 	mov.w	r2, #4294967295
 8007f2a:	f7f8 fdff 	bl	8000b2c <__aeabi_dcmpun>
 8007f2e:	bb88      	cbnz	r0, 8007f94 <_printf_float+0xd0>
 8007f30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007f34:	4b9a      	ldr	r3, [pc, #616]	; (80081a0 <_printf_float+0x2dc>)
 8007f36:	f04f 32ff 	mov.w	r2, #4294967295
 8007f3a:	f7f8 fdd9 	bl	8000af0 <__aeabi_dcmple>
 8007f3e:	bb48      	cbnz	r0, 8007f94 <_printf_float+0xd0>
 8007f40:	2200      	movs	r2, #0
 8007f42:	2300      	movs	r3, #0
 8007f44:	4640      	mov	r0, r8
 8007f46:	4649      	mov	r1, r9
 8007f48:	f7f8 fdc8 	bl	8000adc <__aeabi_dcmplt>
 8007f4c:	b110      	cbz	r0, 8007f54 <_printf_float+0x90>
 8007f4e:	232d      	movs	r3, #45	; 0x2d
 8007f50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f54:	4b93      	ldr	r3, [pc, #588]	; (80081a4 <_printf_float+0x2e0>)
 8007f56:	4894      	ldr	r0, [pc, #592]	; (80081a8 <_printf_float+0x2e4>)
 8007f58:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007f5c:	bf94      	ite	ls
 8007f5e:	4698      	movls	r8, r3
 8007f60:	4680      	movhi	r8, r0
 8007f62:	2303      	movs	r3, #3
 8007f64:	6123      	str	r3, [r4, #16]
 8007f66:	9b05      	ldr	r3, [sp, #20]
 8007f68:	f023 0204 	bic.w	r2, r3, #4
 8007f6c:	6022      	str	r2, [r4, #0]
 8007f6e:	f04f 0900 	mov.w	r9, #0
 8007f72:	9700      	str	r7, [sp, #0]
 8007f74:	4633      	mov	r3, r6
 8007f76:	aa0b      	add	r2, sp, #44	; 0x2c
 8007f78:	4621      	mov	r1, r4
 8007f7a:	4628      	mov	r0, r5
 8007f7c:	f000 f9d8 	bl	8008330 <_printf_common>
 8007f80:	3001      	adds	r0, #1
 8007f82:	f040 8090 	bne.w	80080a6 <_printf_float+0x1e2>
 8007f86:	f04f 30ff 	mov.w	r0, #4294967295
 8007f8a:	b00d      	add	sp, #52	; 0x34
 8007f8c:	ecbd 8b02 	vpop	{d8}
 8007f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f94:	4642      	mov	r2, r8
 8007f96:	464b      	mov	r3, r9
 8007f98:	4640      	mov	r0, r8
 8007f9a:	4649      	mov	r1, r9
 8007f9c:	f7f8 fdc6 	bl	8000b2c <__aeabi_dcmpun>
 8007fa0:	b140      	cbz	r0, 8007fb4 <_printf_float+0xf0>
 8007fa2:	464b      	mov	r3, r9
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	bfbc      	itt	lt
 8007fa8:	232d      	movlt	r3, #45	; 0x2d
 8007faa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007fae:	487f      	ldr	r0, [pc, #508]	; (80081ac <_printf_float+0x2e8>)
 8007fb0:	4b7f      	ldr	r3, [pc, #508]	; (80081b0 <_printf_float+0x2ec>)
 8007fb2:	e7d1      	b.n	8007f58 <_printf_float+0x94>
 8007fb4:	6863      	ldr	r3, [r4, #4]
 8007fb6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007fba:	9206      	str	r2, [sp, #24]
 8007fbc:	1c5a      	adds	r2, r3, #1
 8007fbe:	d13f      	bne.n	8008040 <_printf_float+0x17c>
 8007fc0:	2306      	movs	r3, #6
 8007fc2:	6063      	str	r3, [r4, #4]
 8007fc4:	9b05      	ldr	r3, [sp, #20]
 8007fc6:	6861      	ldr	r1, [r4, #4]
 8007fc8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007fcc:	2300      	movs	r3, #0
 8007fce:	9303      	str	r3, [sp, #12]
 8007fd0:	ab0a      	add	r3, sp, #40	; 0x28
 8007fd2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007fd6:	ab09      	add	r3, sp, #36	; 0x24
 8007fd8:	ec49 8b10 	vmov	d0, r8, r9
 8007fdc:	9300      	str	r3, [sp, #0]
 8007fde:	6022      	str	r2, [r4, #0]
 8007fe0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007fe4:	4628      	mov	r0, r5
 8007fe6:	f7ff fecd 	bl	8007d84 <__cvt>
 8007fea:	9b06      	ldr	r3, [sp, #24]
 8007fec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007fee:	2b47      	cmp	r3, #71	; 0x47
 8007ff0:	4680      	mov	r8, r0
 8007ff2:	d108      	bne.n	8008006 <_printf_float+0x142>
 8007ff4:	1cc8      	adds	r0, r1, #3
 8007ff6:	db02      	blt.n	8007ffe <_printf_float+0x13a>
 8007ff8:	6863      	ldr	r3, [r4, #4]
 8007ffa:	4299      	cmp	r1, r3
 8007ffc:	dd41      	ble.n	8008082 <_printf_float+0x1be>
 8007ffe:	f1ab 0b02 	sub.w	fp, fp, #2
 8008002:	fa5f fb8b 	uxtb.w	fp, fp
 8008006:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800800a:	d820      	bhi.n	800804e <_printf_float+0x18a>
 800800c:	3901      	subs	r1, #1
 800800e:	465a      	mov	r2, fp
 8008010:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008014:	9109      	str	r1, [sp, #36]	; 0x24
 8008016:	f7ff ff17 	bl	8007e48 <__exponent>
 800801a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800801c:	1813      	adds	r3, r2, r0
 800801e:	2a01      	cmp	r2, #1
 8008020:	4681      	mov	r9, r0
 8008022:	6123      	str	r3, [r4, #16]
 8008024:	dc02      	bgt.n	800802c <_printf_float+0x168>
 8008026:	6822      	ldr	r2, [r4, #0]
 8008028:	07d2      	lsls	r2, r2, #31
 800802a:	d501      	bpl.n	8008030 <_printf_float+0x16c>
 800802c:	3301      	adds	r3, #1
 800802e:	6123      	str	r3, [r4, #16]
 8008030:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008034:	2b00      	cmp	r3, #0
 8008036:	d09c      	beq.n	8007f72 <_printf_float+0xae>
 8008038:	232d      	movs	r3, #45	; 0x2d
 800803a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800803e:	e798      	b.n	8007f72 <_printf_float+0xae>
 8008040:	9a06      	ldr	r2, [sp, #24]
 8008042:	2a47      	cmp	r2, #71	; 0x47
 8008044:	d1be      	bne.n	8007fc4 <_printf_float+0x100>
 8008046:	2b00      	cmp	r3, #0
 8008048:	d1bc      	bne.n	8007fc4 <_printf_float+0x100>
 800804a:	2301      	movs	r3, #1
 800804c:	e7b9      	b.n	8007fc2 <_printf_float+0xfe>
 800804e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008052:	d118      	bne.n	8008086 <_printf_float+0x1c2>
 8008054:	2900      	cmp	r1, #0
 8008056:	6863      	ldr	r3, [r4, #4]
 8008058:	dd0b      	ble.n	8008072 <_printf_float+0x1ae>
 800805a:	6121      	str	r1, [r4, #16]
 800805c:	b913      	cbnz	r3, 8008064 <_printf_float+0x1a0>
 800805e:	6822      	ldr	r2, [r4, #0]
 8008060:	07d0      	lsls	r0, r2, #31
 8008062:	d502      	bpl.n	800806a <_printf_float+0x1a6>
 8008064:	3301      	adds	r3, #1
 8008066:	440b      	add	r3, r1
 8008068:	6123      	str	r3, [r4, #16]
 800806a:	65a1      	str	r1, [r4, #88]	; 0x58
 800806c:	f04f 0900 	mov.w	r9, #0
 8008070:	e7de      	b.n	8008030 <_printf_float+0x16c>
 8008072:	b913      	cbnz	r3, 800807a <_printf_float+0x1b6>
 8008074:	6822      	ldr	r2, [r4, #0]
 8008076:	07d2      	lsls	r2, r2, #31
 8008078:	d501      	bpl.n	800807e <_printf_float+0x1ba>
 800807a:	3302      	adds	r3, #2
 800807c:	e7f4      	b.n	8008068 <_printf_float+0x1a4>
 800807e:	2301      	movs	r3, #1
 8008080:	e7f2      	b.n	8008068 <_printf_float+0x1a4>
 8008082:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008088:	4299      	cmp	r1, r3
 800808a:	db05      	blt.n	8008098 <_printf_float+0x1d4>
 800808c:	6823      	ldr	r3, [r4, #0]
 800808e:	6121      	str	r1, [r4, #16]
 8008090:	07d8      	lsls	r0, r3, #31
 8008092:	d5ea      	bpl.n	800806a <_printf_float+0x1a6>
 8008094:	1c4b      	adds	r3, r1, #1
 8008096:	e7e7      	b.n	8008068 <_printf_float+0x1a4>
 8008098:	2900      	cmp	r1, #0
 800809a:	bfd4      	ite	le
 800809c:	f1c1 0202 	rsble	r2, r1, #2
 80080a0:	2201      	movgt	r2, #1
 80080a2:	4413      	add	r3, r2
 80080a4:	e7e0      	b.n	8008068 <_printf_float+0x1a4>
 80080a6:	6823      	ldr	r3, [r4, #0]
 80080a8:	055a      	lsls	r2, r3, #21
 80080aa:	d407      	bmi.n	80080bc <_printf_float+0x1f8>
 80080ac:	6923      	ldr	r3, [r4, #16]
 80080ae:	4642      	mov	r2, r8
 80080b0:	4631      	mov	r1, r6
 80080b2:	4628      	mov	r0, r5
 80080b4:	47b8      	blx	r7
 80080b6:	3001      	adds	r0, #1
 80080b8:	d12c      	bne.n	8008114 <_printf_float+0x250>
 80080ba:	e764      	b.n	8007f86 <_printf_float+0xc2>
 80080bc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80080c0:	f240 80e0 	bls.w	8008284 <_printf_float+0x3c0>
 80080c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80080c8:	2200      	movs	r2, #0
 80080ca:	2300      	movs	r3, #0
 80080cc:	f7f8 fcfc 	bl	8000ac8 <__aeabi_dcmpeq>
 80080d0:	2800      	cmp	r0, #0
 80080d2:	d034      	beq.n	800813e <_printf_float+0x27a>
 80080d4:	4a37      	ldr	r2, [pc, #220]	; (80081b4 <_printf_float+0x2f0>)
 80080d6:	2301      	movs	r3, #1
 80080d8:	4631      	mov	r1, r6
 80080da:	4628      	mov	r0, r5
 80080dc:	47b8      	blx	r7
 80080de:	3001      	adds	r0, #1
 80080e0:	f43f af51 	beq.w	8007f86 <_printf_float+0xc2>
 80080e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80080e8:	429a      	cmp	r2, r3
 80080ea:	db02      	blt.n	80080f2 <_printf_float+0x22e>
 80080ec:	6823      	ldr	r3, [r4, #0]
 80080ee:	07d8      	lsls	r0, r3, #31
 80080f0:	d510      	bpl.n	8008114 <_printf_float+0x250>
 80080f2:	ee18 3a10 	vmov	r3, s16
 80080f6:	4652      	mov	r2, sl
 80080f8:	4631      	mov	r1, r6
 80080fa:	4628      	mov	r0, r5
 80080fc:	47b8      	blx	r7
 80080fe:	3001      	adds	r0, #1
 8008100:	f43f af41 	beq.w	8007f86 <_printf_float+0xc2>
 8008104:	f04f 0800 	mov.w	r8, #0
 8008108:	f104 091a 	add.w	r9, r4, #26
 800810c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800810e:	3b01      	subs	r3, #1
 8008110:	4543      	cmp	r3, r8
 8008112:	dc09      	bgt.n	8008128 <_printf_float+0x264>
 8008114:	6823      	ldr	r3, [r4, #0]
 8008116:	079b      	lsls	r3, r3, #30
 8008118:	f100 8105 	bmi.w	8008326 <_printf_float+0x462>
 800811c:	68e0      	ldr	r0, [r4, #12]
 800811e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008120:	4298      	cmp	r0, r3
 8008122:	bfb8      	it	lt
 8008124:	4618      	movlt	r0, r3
 8008126:	e730      	b.n	8007f8a <_printf_float+0xc6>
 8008128:	2301      	movs	r3, #1
 800812a:	464a      	mov	r2, r9
 800812c:	4631      	mov	r1, r6
 800812e:	4628      	mov	r0, r5
 8008130:	47b8      	blx	r7
 8008132:	3001      	adds	r0, #1
 8008134:	f43f af27 	beq.w	8007f86 <_printf_float+0xc2>
 8008138:	f108 0801 	add.w	r8, r8, #1
 800813c:	e7e6      	b.n	800810c <_printf_float+0x248>
 800813e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008140:	2b00      	cmp	r3, #0
 8008142:	dc39      	bgt.n	80081b8 <_printf_float+0x2f4>
 8008144:	4a1b      	ldr	r2, [pc, #108]	; (80081b4 <_printf_float+0x2f0>)
 8008146:	2301      	movs	r3, #1
 8008148:	4631      	mov	r1, r6
 800814a:	4628      	mov	r0, r5
 800814c:	47b8      	blx	r7
 800814e:	3001      	adds	r0, #1
 8008150:	f43f af19 	beq.w	8007f86 <_printf_float+0xc2>
 8008154:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008158:	4313      	orrs	r3, r2
 800815a:	d102      	bne.n	8008162 <_printf_float+0x29e>
 800815c:	6823      	ldr	r3, [r4, #0]
 800815e:	07d9      	lsls	r1, r3, #31
 8008160:	d5d8      	bpl.n	8008114 <_printf_float+0x250>
 8008162:	ee18 3a10 	vmov	r3, s16
 8008166:	4652      	mov	r2, sl
 8008168:	4631      	mov	r1, r6
 800816a:	4628      	mov	r0, r5
 800816c:	47b8      	blx	r7
 800816e:	3001      	adds	r0, #1
 8008170:	f43f af09 	beq.w	8007f86 <_printf_float+0xc2>
 8008174:	f04f 0900 	mov.w	r9, #0
 8008178:	f104 0a1a 	add.w	sl, r4, #26
 800817c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800817e:	425b      	negs	r3, r3
 8008180:	454b      	cmp	r3, r9
 8008182:	dc01      	bgt.n	8008188 <_printf_float+0x2c4>
 8008184:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008186:	e792      	b.n	80080ae <_printf_float+0x1ea>
 8008188:	2301      	movs	r3, #1
 800818a:	4652      	mov	r2, sl
 800818c:	4631      	mov	r1, r6
 800818e:	4628      	mov	r0, r5
 8008190:	47b8      	blx	r7
 8008192:	3001      	adds	r0, #1
 8008194:	f43f aef7 	beq.w	8007f86 <_printf_float+0xc2>
 8008198:	f109 0901 	add.w	r9, r9, #1
 800819c:	e7ee      	b.n	800817c <_printf_float+0x2b8>
 800819e:	bf00      	nop
 80081a0:	7fefffff 	.word	0x7fefffff
 80081a4:	0800ac18 	.word	0x0800ac18
 80081a8:	0800ac1c 	.word	0x0800ac1c
 80081ac:	0800ac24 	.word	0x0800ac24
 80081b0:	0800ac20 	.word	0x0800ac20
 80081b4:	0800ac28 	.word	0x0800ac28
 80081b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80081bc:	429a      	cmp	r2, r3
 80081be:	bfa8      	it	ge
 80081c0:	461a      	movge	r2, r3
 80081c2:	2a00      	cmp	r2, #0
 80081c4:	4691      	mov	r9, r2
 80081c6:	dc37      	bgt.n	8008238 <_printf_float+0x374>
 80081c8:	f04f 0b00 	mov.w	fp, #0
 80081cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80081d0:	f104 021a 	add.w	r2, r4, #26
 80081d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80081d6:	9305      	str	r3, [sp, #20]
 80081d8:	eba3 0309 	sub.w	r3, r3, r9
 80081dc:	455b      	cmp	r3, fp
 80081de:	dc33      	bgt.n	8008248 <_printf_float+0x384>
 80081e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80081e4:	429a      	cmp	r2, r3
 80081e6:	db3b      	blt.n	8008260 <_printf_float+0x39c>
 80081e8:	6823      	ldr	r3, [r4, #0]
 80081ea:	07da      	lsls	r2, r3, #31
 80081ec:	d438      	bmi.n	8008260 <_printf_float+0x39c>
 80081ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081f0:	9a05      	ldr	r2, [sp, #20]
 80081f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081f4:	1a9a      	subs	r2, r3, r2
 80081f6:	eba3 0901 	sub.w	r9, r3, r1
 80081fa:	4591      	cmp	r9, r2
 80081fc:	bfa8      	it	ge
 80081fe:	4691      	movge	r9, r2
 8008200:	f1b9 0f00 	cmp.w	r9, #0
 8008204:	dc35      	bgt.n	8008272 <_printf_float+0x3ae>
 8008206:	f04f 0800 	mov.w	r8, #0
 800820a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800820e:	f104 0a1a 	add.w	sl, r4, #26
 8008212:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008216:	1a9b      	subs	r3, r3, r2
 8008218:	eba3 0309 	sub.w	r3, r3, r9
 800821c:	4543      	cmp	r3, r8
 800821e:	f77f af79 	ble.w	8008114 <_printf_float+0x250>
 8008222:	2301      	movs	r3, #1
 8008224:	4652      	mov	r2, sl
 8008226:	4631      	mov	r1, r6
 8008228:	4628      	mov	r0, r5
 800822a:	47b8      	blx	r7
 800822c:	3001      	adds	r0, #1
 800822e:	f43f aeaa 	beq.w	8007f86 <_printf_float+0xc2>
 8008232:	f108 0801 	add.w	r8, r8, #1
 8008236:	e7ec      	b.n	8008212 <_printf_float+0x34e>
 8008238:	4613      	mov	r3, r2
 800823a:	4631      	mov	r1, r6
 800823c:	4642      	mov	r2, r8
 800823e:	4628      	mov	r0, r5
 8008240:	47b8      	blx	r7
 8008242:	3001      	adds	r0, #1
 8008244:	d1c0      	bne.n	80081c8 <_printf_float+0x304>
 8008246:	e69e      	b.n	8007f86 <_printf_float+0xc2>
 8008248:	2301      	movs	r3, #1
 800824a:	4631      	mov	r1, r6
 800824c:	4628      	mov	r0, r5
 800824e:	9205      	str	r2, [sp, #20]
 8008250:	47b8      	blx	r7
 8008252:	3001      	adds	r0, #1
 8008254:	f43f ae97 	beq.w	8007f86 <_printf_float+0xc2>
 8008258:	9a05      	ldr	r2, [sp, #20]
 800825a:	f10b 0b01 	add.w	fp, fp, #1
 800825e:	e7b9      	b.n	80081d4 <_printf_float+0x310>
 8008260:	ee18 3a10 	vmov	r3, s16
 8008264:	4652      	mov	r2, sl
 8008266:	4631      	mov	r1, r6
 8008268:	4628      	mov	r0, r5
 800826a:	47b8      	blx	r7
 800826c:	3001      	adds	r0, #1
 800826e:	d1be      	bne.n	80081ee <_printf_float+0x32a>
 8008270:	e689      	b.n	8007f86 <_printf_float+0xc2>
 8008272:	9a05      	ldr	r2, [sp, #20]
 8008274:	464b      	mov	r3, r9
 8008276:	4442      	add	r2, r8
 8008278:	4631      	mov	r1, r6
 800827a:	4628      	mov	r0, r5
 800827c:	47b8      	blx	r7
 800827e:	3001      	adds	r0, #1
 8008280:	d1c1      	bne.n	8008206 <_printf_float+0x342>
 8008282:	e680      	b.n	8007f86 <_printf_float+0xc2>
 8008284:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008286:	2a01      	cmp	r2, #1
 8008288:	dc01      	bgt.n	800828e <_printf_float+0x3ca>
 800828a:	07db      	lsls	r3, r3, #31
 800828c:	d538      	bpl.n	8008300 <_printf_float+0x43c>
 800828e:	2301      	movs	r3, #1
 8008290:	4642      	mov	r2, r8
 8008292:	4631      	mov	r1, r6
 8008294:	4628      	mov	r0, r5
 8008296:	47b8      	blx	r7
 8008298:	3001      	adds	r0, #1
 800829a:	f43f ae74 	beq.w	8007f86 <_printf_float+0xc2>
 800829e:	ee18 3a10 	vmov	r3, s16
 80082a2:	4652      	mov	r2, sl
 80082a4:	4631      	mov	r1, r6
 80082a6:	4628      	mov	r0, r5
 80082a8:	47b8      	blx	r7
 80082aa:	3001      	adds	r0, #1
 80082ac:	f43f ae6b 	beq.w	8007f86 <_printf_float+0xc2>
 80082b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80082b4:	2200      	movs	r2, #0
 80082b6:	2300      	movs	r3, #0
 80082b8:	f7f8 fc06 	bl	8000ac8 <__aeabi_dcmpeq>
 80082bc:	b9d8      	cbnz	r0, 80082f6 <_printf_float+0x432>
 80082be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082c0:	f108 0201 	add.w	r2, r8, #1
 80082c4:	3b01      	subs	r3, #1
 80082c6:	4631      	mov	r1, r6
 80082c8:	4628      	mov	r0, r5
 80082ca:	47b8      	blx	r7
 80082cc:	3001      	adds	r0, #1
 80082ce:	d10e      	bne.n	80082ee <_printf_float+0x42a>
 80082d0:	e659      	b.n	8007f86 <_printf_float+0xc2>
 80082d2:	2301      	movs	r3, #1
 80082d4:	4652      	mov	r2, sl
 80082d6:	4631      	mov	r1, r6
 80082d8:	4628      	mov	r0, r5
 80082da:	47b8      	blx	r7
 80082dc:	3001      	adds	r0, #1
 80082de:	f43f ae52 	beq.w	8007f86 <_printf_float+0xc2>
 80082e2:	f108 0801 	add.w	r8, r8, #1
 80082e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082e8:	3b01      	subs	r3, #1
 80082ea:	4543      	cmp	r3, r8
 80082ec:	dcf1      	bgt.n	80082d2 <_printf_float+0x40e>
 80082ee:	464b      	mov	r3, r9
 80082f0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80082f4:	e6dc      	b.n	80080b0 <_printf_float+0x1ec>
 80082f6:	f04f 0800 	mov.w	r8, #0
 80082fa:	f104 0a1a 	add.w	sl, r4, #26
 80082fe:	e7f2      	b.n	80082e6 <_printf_float+0x422>
 8008300:	2301      	movs	r3, #1
 8008302:	4642      	mov	r2, r8
 8008304:	e7df      	b.n	80082c6 <_printf_float+0x402>
 8008306:	2301      	movs	r3, #1
 8008308:	464a      	mov	r2, r9
 800830a:	4631      	mov	r1, r6
 800830c:	4628      	mov	r0, r5
 800830e:	47b8      	blx	r7
 8008310:	3001      	adds	r0, #1
 8008312:	f43f ae38 	beq.w	8007f86 <_printf_float+0xc2>
 8008316:	f108 0801 	add.w	r8, r8, #1
 800831a:	68e3      	ldr	r3, [r4, #12]
 800831c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800831e:	1a5b      	subs	r3, r3, r1
 8008320:	4543      	cmp	r3, r8
 8008322:	dcf0      	bgt.n	8008306 <_printf_float+0x442>
 8008324:	e6fa      	b.n	800811c <_printf_float+0x258>
 8008326:	f04f 0800 	mov.w	r8, #0
 800832a:	f104 0919 	add.w	r9, r4, #25
 800832e:	e7f4      	b.n	800831a <_printf_float+0x456>

08008330 <_printf_common>:
 8008330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008334:	4616      	mov	r6, r2
 8008336:	4699      	mov	r9, r3
 8008338:	688a      	ldr	r2, [r1, #8]
 800833a:	690b      	ldr	r3, [r1, #16]
 800833c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008340:	4293      	cmp	r3, r2
 8008342:	bfb8      	it	lt
 8008344:	4613      	movlt	r3, r2
 8008346:	6033      	str	r3, [r6, #0]
 8008348:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800834c:	4607      	mov	r7, r0
 800834e:	460c      	mov	r4, r1
 8008350:	b10a      	cbz	r2, 8008356 <_printf_common+0x26>
 8008352:	3301      	adds	r3, #1
 8008354:	6033      	str	r3, [r6, #0]
 8008356:	6823      	ldr	r3, [r4, #0]
 8008358:	0699      	lsls	r1, r3, #26
 800835a:	bf42      	ittt	mi
 800835c:	6833      	ldrmi	r3, [r6, #0]
 800835e:	3302      	addmi	r3, #2
 8008360:	6033      	strmi	r3, [r6, #0]
 8008362:	6825      	ldr	r5, [r4, #0]
 8008364:	f015 0506 	ands.w	r5, r5, #6
 8008368:	d106      	bne.n	8008378 <_printf_common+0x48>
 800836a:	f104 0a19 	add.w	sl, r4, #25
 800836e:	68e3      	ldr	r3, [r4, #12]
 8008370:	6832      	ldr	r2, [r6, #0]
 8008372:	1a9b      	subs	r3, r3, r2
 8008374:	42ab      	cmp	r3, r5
 8008376:	dc26      	bgt.n	80083c6 <_printf_common+0x96>
 8008378:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800837c:	1e13      	subs	r3, r2, #0
 800837e:	6822      	ldr	r2, [r4, #0]
 8008380:	bf18      	it	ne
 8008382:	2301      	movne	r3, #1
 8008384:	0692      	lsls	r2, r2, #26
 8008386:	d42b      	bmi.n	80083e0 <_printf_common+0xb0>
 8008388:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800838c:	4649      	mov	r1, r9
 800838e:	4638      	mov	r0, r7
 8008390:	47c0      	blx	r8
 8008392:	3001      	adds	r0, #1
 8008394:	d01e      	beq.n	80083d4 <_printf_common+0xa4>
 8008396:	6823      	ldr	r3, [r4, #0]
 8008398:	68e5      	ldr	r5, [r4, #12]
 800839a:	6832      	ldr	r2, [r6, #0]
 800839c:	f003 0306 	and.w	r3, r3, #6
 80083a0:	2b04      	cmp	r3, #4
 80083a2:	bf08      	it	eq
 80083a4:	1aad      	subeq	r5, r5, r2
 80083a6:	68a3      	ldr	r3, [r4, #8]
 80083a8:	6922      	ldr	r2, [r4, #16]
 80083aa:	bf0c      	ite	eq
 80083ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80083b0:	2500      	movne	r5, #0
 80083b2:	4293      	cmp	r3, r2
 80083b4:	bfc4      	itt	gt
 80083b6:	1a9b      	subgt	r3, r3, r2
 80083b8:	18ed      	addgt	r5, r5, r3
 80083ba:	2600      	movs	r6, #0
 80083bc:	341a      	adds	r4, #26
 80083be:	42b5      	cmp	r5, r6
 80083c0:	d11a      	bne.n	80083f8 <_printf_common+0xc8>
 80083c2:	2000      	movs	r0, #0
 80083c4:	e008      	b.n	80083d8 <_printf_common+0xa8>
 80083c6:	2301      	movs	r3, #1
 80083c8:	4652      	mov	r2, sl
 80083ca:	4649      	mov	r1, r9
 80083cc:	4638      	mov	r0, r7
 80083ce:	47c0      	blx	r8
 80083d0:	3001      	adds	r0, #1
 80083d2:	d103      	bne.n	80083dc <_printf_common+0xac>
 80083d4:	f04f 30ff 	mov.w	r0, #4294967295
 80083d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083dc:	3501      	adds	r5, #1
 80083de:	e7c6      	b.n	800836e <_printf_common+0x3e>
 80083e0:	18e1      	adds	r1, r4, r3
 80083e2:	1c5a      	adds	r2, r3, #1
 80083e4:	2030      	movs	r0, #48	; 0x30
 80083e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80083ea:	4422      	add	r2, r4
 80083ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80083f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80083f4:	3302      	adds	r3, #2
 80083f6:	e7c7      	b.n	8008388 <_printf_common+0x58>
 80083f8:	2301      	movs	r3, #1
 80083fa:	4622      	mov	r2, r4
 80083fc:	4649      	mov	r1, r9
 80083fe:	4638      	mov	r0, r7
 8008400:	47c0      	blx	r8
 8008402:	3001      	adds	r0, #1
 8008404:	d0e6      	beq.n	80083d4 <_printf_common+0xa4>
 8008406:	3601      	adds	r6, #1
 8008408:	e7d9      	b.n	80083be <_printf_common+0x8e>
	...

0800840c <_printf_i>:
 800840c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008410:	7e0f      	ldrb	r7, [r1, #24]
 8008412:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008414:	2f78      	cmp	r7, #120	; 0x78
 8008416:	4691      	mov	r9, r2
 8008418:	4680      	mov	r8, r0
 800841a:	460c      	mov	r4, r1
 800841c:	469a      	mov	sl, r3
 800841e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008422:	d807      	bhi.n	8008434 <_printf_i+0x28>
 8008424:	2f62      	cmp	r7, #98	; 0x62
 8008426:	d80a      	bhi.n	800843e <_printf_i+0x32>
 8008428:	2f00      	cmp	r7, #0
 800842a:	f000 80d8 	beq.w	80085de <_printf_i+0x1d2>
 800842e:	2f58      	cmp	r7, #88	; 0x58
 8008430:	f000 80a3 	beq.w	800857a <_printf_i+0x16e>
 8008434:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008438:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800843c:	e03a      	b.n	80084b4 <_printf_i+0xa8>
 800843e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008442:	2b15      	cmp	r3, #21
 8008444:	d8f6      	bhi.n	8008434 <_printf_i+0x28>
 8008446:	a101      	add	r1, pc, #4	; (adr r1, 800844c <_printf_i+0x40>)
 8008448:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800844c:	080084a5 	.word	0x080084a5
 8008450:	080084b9 	.word	0x080084b9
 8008454:	08008435 	.word	0x08008435
 8008458:	08008435 	.word	0x08008435
 800845c:	08008435 	.word	0x08008435
 8008460:	08008435 	.word	0x08008435
 8008464:	080084b9 	.word	0x080084b9
 8008468:	08008435 	.word	0x08008435
 800846c:	08008435 	.word	0x08008435
 8008470:	08008435 	.word	0x08008435
 8008474:	08008435 	.word	0x08008435
 8008478:	080085c5 	.word	0x080085c5
 800847c:	080084e9 	.word	0x080084e9
 8008480:	080085a7 	.word	0x080085a7
 8008484:	08008435 	.word	0x08008435
 8008488:	08008435 	.word	0x08008435
 800848c:	080085e7 	.word	0x080085e7
 8008490:	08008435 	.word	0x08008435
 8008494:	080084e9 	.word	0x080084e9
 8008498:	08008435 	.word	0x08008435
 800849c:	08008435 	.word	0x08008435
 80084a0:	080085af 	.word	0x080085af
 80084a4:	682b      	ldr	r3, [r5, #0]
 80084a6:	1d1a      	adds	r2, r3, #4
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	602a      	str	r2, [r5, #0]
 80084ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80084b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80084b4:	2301      	movs	r3, #1
 80084b6:	e0a3      	b.n	8008600 <_printf_i+0x1f4>
 80084b8:	6820      	ldr	r0, [r4, #0]
 80084ba:	6829      	ldr	r1, [r5, #0]
 80084bc:	0606      	lsls	r6, r0, #24
 80084be:	f101 0304 	add.w	r3, r1, #4
 80084c2:	d50a      	bpl.n	80084da <_printf_i+0xce>
 80084c4:	680e      	ldr	r6, [r1, #0]
 80084c6:	602b      	str	r3, [r5, #0]
 80084c8:	2e00      	cmp	r6, #0
 80084ca:	da03      	bge.n	80084d4 <_printf_i+0xc8>
 80084cc:	232d      	movs	r3, #45	; 0x2d
 80084ce:	4276      	negs	r6, r6
 80084d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084d4:	485e      	ldr	r0, [pc, #376]	; (8008650 <_printf_i+0x244>)
 80084d6:	230a      	movs	r3, #10
 80084d8:	e019      	b.n	800850e <_printf_i+0x102>
 80084da:	680e      	ldr	r6, [r1, #0]
 80084dc:	602b      	str	r3, [r5, #0]
 80084de:	f010 0f40 	tst.w	r0, #64	; 0x40
 80084e2:	bf18      	it	ne
 80084e4:	b236      	sxthne	r6, r6
 80084e6:	e7ef      	b.n	80084c8 <_printf_i+0xbc>
 80084e8:	682b      	ldr	r3, [r5, #0]
 80084ea:	6820      	ldr	r0, [r4, #0]
 80084ec:	1d19      	adds	r1, r3, #4
 80084ee:	6029      	str	r1, [r5, #0]
 80084f0:	0601      	lsls	r1, r0, #24
 80084f2:	d501      	bpl.n	80084f8 <_printf_i+0xec>
 80084f4:	681e      	ldr	r6, [r3, #0]
 80084f6:	e002      	b.n	80084fe <_printf_i+0xf2>
 80084f8:	0646      	lsls	r6, r0, #25
 80084fa:	d5fb      	bpl.n	80084f4 <_printf_i+0xe8>
 80084fc:	881e      	ldrh	r6, [r3, #0]
 80084fe:	4854      	ldr	r0, [pc, #336]	; (8008650 <_printf_i+0x244>)
 8008500:	2f6f      	cmp	r7, #111	; 0x6f
 8008502:	bf0c      	ite	eq
 8008504:	2308      	moveq	r3, #8
 8008506:	230a      	movne	r3, #10
 8008508:	2100      	movs	r1, #0
 800850a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800850e:	6865      	ldr	r5, [r4, #4]
 8008510:	60a5      	str	r5, [r4, #8]
 8008512:	2d00      	cmp	r5, #0
 8008514:	bfa2      	ittt	ge
 8008516:	6821      	ldrge	r1, [r4, #0]
 8008518:	f021 0104 	bicge.w	r1, r1, #4
 800851c:	6021      	strge	r1, [r4, #0]
 800851e:	b90e      	cbnz	r6, 8008524 <_printf_i+0x118>
 8008520:	2d00      	cmp	r5, #0
 8008522:	d04d      	beq.n	80085c0 <_printf_i+0x1b4>
 8008524:	4615      	mov	r5, r2
 8008526:	fbb6 f1f3 	udiv	r1, r6, r3
 800852a:	fb03 6711 	mls	r7, r3, r1, r6
 800852e:	5dc7      	ldrb	r7, [r0, r7]
 8008530:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008534:	4637      	mov	r7, r6
 8008536:	42bb      	cmp	r3, r7
 8008538:	460e      	mov	r6, r1
 800853a:	d9f4      	bls.n	8008526 <_printf_i+0x11a>
 800853c:	2b08      	cmp	r3, #8
 800853e:	d10b      	bne.n	8008558 <_printf_i+0x14c>
 8008540:	6823      	ldr	r3, [r4, #0]
 8008542:	07de      	lsls	r6, r3, #31
 8008544:	d508      	bpl.n	8008558 <_printf_i+0x14c>
 8008546:	6923      	ldr	r3, [r4, #16]
 8008548:	6861      	ldr	r1, [r4, #4]
 800854a:	4299      	cmp	r1, r3
 800854c:	bfde      	ittt	le
 800854e:	2330      	movle	r3, #48	; 0x30
 8008550:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008554:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008558:	1b52      	subs	r2, r2, r5
 800855a:	6122      	str	r2, [r4, #16]
 800855c:	f8cd a000 	str.w	sl, [sp]
 8008560:	464b      	mov	r3, r9
 8008562:	aa03      	add	r2, sp, #12
 8008564:	4621      	mov	r1, r4
 8008566:	4640      	mov	r0, r8
 8008568:	f7ff fee2 	bl	8008330 <_printf_common>
 800856c:	3001      	adds	r0, #1
 800856e:	d14c      	bne.n	800860a <_printf_i+0x1fe>
 8008570:	f04f 30ff 	mov.w	r0, #4294967295
 8008574:	b004      	add	sp, #16
 8008576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800857a:	4835      	ldr	r0, [pc, #212]	; (8008650 <_printf_i+0x244>)
 800857c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008580:	6829      	ldr	r1, [r5, #0]
 8008582:	6823      	ldr	r3, [r4, #0]
 8008584:	f851 6b04 	ldr.w	r6, [r1], #4
 8008588:	6029      	str	r1, [r5, #0]
 800858a:	061d      	lsls	r5, r3, #24
 800858c:	d514      	bpl.n	80085b8 <_printf_i+0x1ac>
 800858e:	07df      	lsls	r7, r3, #31
 8008590:	bf44      	itt	mi
 8008592:	f043 0320 	orrmi.w	r3, r3, #32
 8008596:	6023      	strmi	r3, [r4, #0]
 8008598:	b91e      	cbnz	r6, 80085a2 <_printf_i+0x196>
 800859a:	6823      	ldr	r3, [r4, #0]
 800859c:	f023 0320 	bic.w	r3, r3, #32
 80085a0:	6023      	str	r3, [r4, #0]
 80085a2:	2310      	movs	r3, #16
 80085a4:	e7b0      	b.n	8008508 <_printf_i+0xfc>
 80085a6:	6823      	ldr	r3, [r4, #0]
 80085a8:	f043 0320 	orr.w	r3, r3, #32
 80085ac:	6023      	str	r3, [r4, #0]
 80085ae:	2378      	movs	r3, #120	; 0x78
 80085b0:	4828      	ldr	r0, [pc, #160]	; (8008654 <_printf_i+0x248>)
 80085b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80085b6:	e7e3      	b.n	8008580 <_printf_i+0x174>
 80085b8:	0659      	lsls	r1, r3, #25
 80085ba:	bf48      	it	mi
 80085bc:	b2b6      	uxthmi	r6, r6
 80085be:	e7e6      	b.n	800858e <_printf_i+0x182>
 80085c0:	4615      	mov	r5, r2
 80085c2:	e7bb      	b.n	800853c <_printf_i+0x130>
 80085c4:	682b      	ldr	r3, [r5, #0]
 80085c6:	6826      	ldr	r6, [r4, #0]
 80085c8:	6961      	ldr	r1, [r4, #20]
 80085ca:	1d18      	adds	r0, r3, #4
 80085cc:	6028      	str	r0, [r5, #0]
 80085ce:	0635      	lsls	r5, r6, #24
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	d501      	bpl.n	80085d8 <_printf_i+0x1cc>
 80085d4:	6019      	str	r1, [r3, #0]
 80085d6:	e002      	b.n	80085de <_printf_i+0x1d2>
 80085d8:	0670      	lsls	r0, r6, #25
 80085da:	d5fb      	bpl.n	80085d4 <_printf_i+0x1c8>
 80085dc:	8019      	strh	r1, [r3, #0]
 80085de:	2300      	movs	r3, #0
 80085e0:	6123      	str	r3, [r4, #16]
 80085e2:	4615      	mov	r5, r2
 80085e4:	e7ba      	b.n	800855c <_printf_i+0x150>
 80085e6:	682b      	ldr	r3, [r5, #0]
 80085e8:	1d1a      	adds	r2, r3, #4
 80085ea:	602a      	str	r2, [r5, #0]
 80085ec:	681d      	ldr	r5, [r3, #0]
 80085ee:	6862      	ldr	r2, [r4, #4]
 80085f0:	2100      	movs	r1, #0
 80085f2:	4628      	mov	r0, r5
 80085f4:	f7f7 fdf4 	bl	80001e0 <memchr>
 80085f8:	b108      	cbz	r0, 80085fe <_printf_i+0x1f2>
 80085fa:	1b40      	subs	r0, r0, r5
 80085fc:	6060      	str	r0, [r4, #4]
 80085fe:	6863      	ldr	r3, [r4, #4]
 8008600:	6123      	str	r3, [r4, #16]
 8008602:	2300      	movs	r3, #0
 8008604:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008608:	e7a8      	b.n	800855c <_printf_i+0x150>
 800860a:	6923      	ldr	r3, [r4, #16]
 800860c:	462a      	mov	r2, r5
 800860e:	4649      	mov	r1, r9
 8008610:	4640      	mov	r0, r8
 8008612:	47d0      	blx	sl
 8008614:	3001      	adds	r0, #1
 8008616:	d0ab      	beq.n	8008570 <_printf_i+0x164>
 8008618:	6823      	ldr	r3, [r4, #0]
 800861a:	079b      	lsls	r3, r3, #30
 800861c:	d413      	bmi.n	8008646 <_printf_i+0x23a>
 800861e:	68e0      	ldr	r0, [r4, #12]
 8008620:	9b03      	ldr	r3, [sp, #12]
 8008622:	4298      	cmp	r0, r3
 8008624:	bfb8      	it	lt
 8008626:	4618      	movlt	r0, r3
 8008628:	e7a4      	b.n	8008574 <_printf_i+0x168>
 800862a:	2301      	movs	r3, #1
 800862c:	4632      	mov	r2, r6
 800862e:	4649      	mov	r1, r9
 8008630:	4640      	mov	r0, r8
 8008632:	47d0      	blx	sl
 8008634:	3001      	adds	r0, #1
 8008636:	d09b      	beq.n	8008570 <_printf_i+0x164>
 8008638:	3501      	adds	r5, #1
 800863a:	68e3      	ldr	r3, [r4, #12]
 800863c:	9903      	ldr	r1, [sp, #12]
 800863e:	1a5b      	subs	r3, r3, r1
 8008640:	42ab      	cmp	r3, r5
 8008642:	dcf2      	bgt.n	800862a <_printf_i+0x21e>
 8008644:	e7eb      	b.n	800861e <_printf_i+0x212>
 8008646:	2500      	movs	r5, #0
 8008648:	f104 0619 	add.w	r6, r4, #25
 800864c:	e7f5      	b.n	800863a <_printf_i+0x22e>
 800864e:	bf00      	nop
 8008650:	0800ac2a 	.word	0x0800ac2a
 8008654:	0800ac3b 	.word	0x0800ac3b

08008658 <iprintf>:
 8008658:	b40f      	push	{r0, r1, r2, r3}
 800865a:	4b0a      	ldr	r3, [pc, #40]	; (8008684 <iprintf+0x2c>)
 800865c:	b513      	push	{r0, r1, r4, lr}
 800865e:	681c      	ldr	r4, [r3, #0]
 8008660:	b124      	cbz	r4, 800866c <iprintf+0x14>
 8008662:	69a3      	ldr	r3, [r4, #24]
 8008664:	b913      	cbnz	r3, 800866c <iprintf+0x14>
 8008666:	4620      	mov	r0, r4
 8008668:	f001 f92a 	bl	80098c0 <__sinit>
 800866c:	ab05      	add	r3, sp, #20
 800866e:	9a04      	ldr	r2, [sp, #16]
 8008670:	68a1      	ldr	r1, [r4, #8]
 8008672:	9301      	str	r3, [sp, #4]
 8008674:	4620      	mov	r0, r4
 8008676:	f001 fee7 	bl	800a448 <_vfiprintf_r>
 800867a:	b002      	add	sp, #8
 800867c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008680:	b004      	add	sp, #16
 8008682:	4770      	bx	lr
 8008684:	20000020 	.word	0x20000020

08008688 <_puts_r>:
 8008688:	b570      	push	{r4, r5, r6, lr}
 800868a:	460e      	mov	r6, r1
 800868c:	4605      	mov	r5, r0
 800868e:	b118      	cbz	r0, 8008698 <_puts_r+0x10>
 8008690:	6983      	ldr	r3, [r0, #24]
 8008692:	b90b      	cbnz	r3, 8008698 <_puts_r+0x10>
 8008694:	f001 f914 	bl	80098c0 <__sinit>
 8008698:	69ab      	ldr	r3, [r5, #24]
 800869a:	68ac      	ldr	r4, [r5, #8]
 800869c:	b913      	cbnz	r3, 80086a4 <_puts_r+0x1c>
 800869e:	4628      	mov	r0, r5
 80086a0:	f001 f90e 	bl	80098c0 <__sinit>
 80086a4:	4b2c      	ldr	r3, [pc, #176]	; (8008758 <_puts_r+0xd0>)
 80086a6:	429c      	cmp	r4, r3
 80086a8:	d120      	bne.n	80086ec <_puts_r+0x64>
 80086aa:	686c      	ldr	r4, [r5, #4]
 80086ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086ae:	07db      	lsls	r3, r3, #31
 80086b0:	d405      	bmi.n	80086be <_puts_r+0x36>
 80086b2:	89a3      	ldrh	r3, [r4, #12]
 80086b4:	0598      	lsls	r0, r3, #22
 80086b6:	d402      	bmi.n	80086be <_puts_r+0x36>
 80086b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086ba:	f001 f9a4 	bl	8009a06 <__retarget_lock_acquire_recursive>
 80086be:	89a3      	ldrh	r3, [r4, #12]
 80086c0:	0719      	lsls	r1, r3, #28
 80086c2:	d51d      	bpl.n	8008700 <_puts_r+0x78>
 80086c4:	6923      	ldr	r3, [r4, #16]
 80086c6:	b1db      	cbz	r3, 8008700 <_puts_r+0x78>
 80086c8:	3e01      	subs	r6, #1
 80086ca:	68a3      	ldr	r3, [r4, #8]
 80086cc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80086d0:	3b01      	subs	r3, #1
 80086d2:	60a3      	str	r3, [r4, #8]
 80086d4:	bb39      	cbnz	r1, 8008726 <_puts_r+0x9e>
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	da38      	bge.n	800874c <_puts_r+0xc4>
 80086da:	4622      	mov	r2, r4
 80086dc:	210a      	movs	r1, #10
 80086de:	4628      	mov	r0, r5
 80086e0:	f000 f89a 	bl	8008818 <__swbuf_r>
 80086e4:	3001      	adds	r0, #1
 80086e6:	d011      	beq.n	800870c <_puts_r+0x84>
 80086e8:	250a      	movs	r5, #10
 80086ea:	e011      	b.n	8008710 <_puts_r+0x88>
 80086ec:	4b1b      	ldr	r3, [pc, #108]	; (800875c <_puts_r+0xd4>)
 80086ee:	429c      	cmp	r4, r3
 80086f0:	d101      	bne.n	80086f6 <_puts_r+0x6e>
 80086f2:	68ac      	ldr	r4, [r5, #8]
 80086f4:	e7da      	b.n	80086ac <_puts_r+0x24>
 80086f6:	4b1a      	ldr	r3, [pc, #104]	; (8008760 <_puts_r+0xd8>)
 80086f8:	429c      	cmp	r4, r3
 80086fa:	bf08      	it	eq
 80086fc:	68ec      	ldreq	r4, [r5, #12]
 80086fe:	e7d5      	b.n	80086ac <_puts_r+0x24>
 8008700:	4621      	mov	r1, r4
 8008702:	4628      	mov	r0, r5
 8008704:	f000 f8da 	bl	80088bc <__swsetup_r>
 8008708:	2800      	cmp	r0, #0
 800870a:	d0dd      	beq.n	80086c8 <_puts_r+0x40>
 800870c:	f04f 35ff 	mov.w	r5, #4294967295
 8008710:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008712:	07da      	lsls	r2, r3, #31
 8008714:	d405      	bmi.n	8008722 <_puts_r+0x9a>
 8008716:	89a3      	ldrh	r3, [r4, #12]
 8008718:	059b      	lsls	r3, r3, #22
 800871a:	d402      	bmi.n	8008722 <_puts_r+0x9a>
 800871c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800871e:	f001 f973 	bl	8009a08 <__retarget_lock_release_recursive>
 8008722:	4628      	mov	r0, r5
 8008724:	bd70      	pop	{r4, r5, r6, pc}
 8008726:	2b00      	cmp	r3, #0
 8008728:	da04      	bge.n	8008734 <_puts_r+0xac>
 800872a:	69a2      	ldr	r2, [r4, #24]
 800872c:	429a      	cmp	r2, r3
 800872e:	dc06      	bgt.n	800873e <_puts_r+0xb6>
 8008730:	290a      	cmp	r1, #10
 8008732:	d004      	beq.n	800873e <_puts_r+0xb6>
 8008734:	6823      	ldr	r3, [r4, #0]
 8008736:	1c5a      	adds	r2, r3, #1
 8008738:	6022      	str	r2, [r4, #0]
 800873a:	7019      	strb	r1, [r3, #0]
 800873c:	e7c5      	b.n	80086ca <_puts_r+0x42>
 800873e:	4622      	mov	r2, r4
 8008740:	4628      	mov	r0, r5
 8008742:	f000 f869 	bl	8008818 <__swbuf_r>
 8008746:	3001      	adds	r0, #1
 8008748:	d1bf      	bne.n	80086ca <_puts_r+0x42>
 800874a:	e7df      	b.n	800870c <_puts_r+0x84>
 800874c:	6823      	ldr	r3, [r4, #0]
 800874e:	250a      	movs	r5, #10
 8008750:	1c5a      	adds	r2, r3, #1
 8008752:	6022      	str	r2, [r4, #0]
 8008754:	701d      	strb	r5, [r3, #0]
 8008756:	e7db      	b.n	8008710 <_puts_r+0x88>
 8008758:	0800ad24 	.word	0x0800ad24
 800875c:	0800ad44 	.word	0x0800ad44
 8008760:	0800ad04 	.word	0x0800ad04

08008764 <puts>:
 8008764:	4b02      	ldr	r3, [pc, #8]	; (8008770 <puts+0xc>)
 8008766:	4601      	mov	r1, r0
 8008768:	6818      	ldr	r0, [r3, #0]
 800876a:	f7ff bf8d 	b.w	8008688 <_puts_r>
 800876e:	bf00      	nop
 8008770:	20000020 	.word	0x20000020

08008774 <strcat>:
 8008774:	b510      	push	{r4, lr}
 8008776:	4602      	mov	r2, r0
 8008778:	7814      	ldrb	r4, [r2, #0]
 800877a:	4613      	mov	r3, r2
 800877c:	3201      	adds	r2, #1
 800877e:	2c00      	cmp	r4, #0
 8008780:	d1fa      	bne.n	8008778 <strcat+0x4>
 8008782:	3b01      	subs	r3, #1
 8008784:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008788:	f803 2f01 	strb.w	r2, [r3, #1]!
 800878c:	2a00      	cmp	r2, #0
 800878e:	d1f9      	bne.n	8008784 <strcat+0x10>
 8008790:	bd10      	pop	{r4, pc}
	...

08008794 <__utoa>:
 8008794:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008796:	4c1f      	ldr	r4, [pc, #124]	; (8008814 <__utoa+0x80>)
 8008798:	b08b      	sub	sp, #44	; 0x2c
 800879a:	4605      	mov	r5, r0
 800879c:	460b      	mov	r3, r1
 800879e:	466e      	mov	r6, sp
 80087a0:	f104 0c20 	add.w	ip, r4, #32
 80087a4:	6820      	ldr	r0, [r4, #0]
 80087a6:	6861      	ldr	r1, [r4, #4]
 80087a8:	4637      	mov	r7, r6
 80087aa:	c703      	stmia	r7!, {r0, r1}
 80087ac:	3408      	adds	r4, #8
 80087ae:	4564      	cmp	r4, ip
 80087b0:	463e      	mov	r6, r7
 80087b2:	d1f7      	bne.n	80087a4 <__utoa+0x10>
 80087b4:	7921      	ldrb	r1, [r4, #4]
 80087b6:	7139      	strb	r1, [r7, #4]
 80087b8:	1e91      	subs	r1, r2, #2
 80087ba:	6820      	ldr	r0, [r4, #0]
 80087bc:	6038      	str	r0, [r7, #0]
 80087be:	2922      	cmp	r1, #34	; 0x22
 80087c0:	f04f 0100 	mov.w	r1, #0
 80087c4:	d904      	bls.n	80087d0 <__utoa+0x3c>
 80087c6:	7019      	strb	r1, [r3, #0]
 80087c8:	460b      	mov	r3, r1
 80087ca:	4618      	mov	r0, r3
 80087cc:	b00b      	add	sp, #44	; 0x2c
 80087ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087d0:	1e58      	subs	r0, r3, #1
 80087d2:	4684      	mov	ip, r0
 80087d4:	fbb5 f7f2 	udiv	r7, r5, r2
 80087d8:	fb02 5617 	mls	r6, r2, r7, r5
 80087dc:	3628      	adds	r6, #40	; 0x28
 80087de:	446e      	add	r6, sp
 80087e0:	460c      	mov	r4, r1
 80087e2:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 80087e6:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80087ea:	462e      	mov	r6, r5
 80087ec:	42b2      	cmp	r2, r6
 80087ee:	f101 0101 	add.w	r1, r1, #1
 80087f2:	463d      	mov	r5, r7
 80087f4:	d9ee      	bls.n	80087d4 <__utoa+0x40>
 80087f6:	2200      	movs	r2, #0
 80087f8:	545a      	strb	r2, [r3, r1]
 80087fa:	1919      	adds	r1, r3, r4
 80087fc:	1aa5      	subs	r5, r4, r2
 80087fe:	42aa      	cmp	r2, r5
 8008800:	dae3      	bge.n	80087ca <__utoa+0x36>
 8008802:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8008806:	780e      	ldrb	r6, [r1, #0]
 8008808:	7006      	strb	r6, [r0, #0]
 800880a:	3201      	adds	r2, #1
 800880c:	f801 5901 	strb.w	r5, [r1], #-1
 8008810:	e7f4      	b.n	80087fc <__utoa+0x68>
 8008812:	bf00      	nop
 8008814:	0800ac4c 	.word	0x0800ac4c

08008818 <__swbuf_r>:
 8008818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800881a:	460e      	mov	r6, r1
 800881c:	4614      	mov	r4, r2
 800881e:	4605      	mov	r5, r0
 8008820:	b118      	cbz	r0, 800882a <__swbuf_r+0x12>
 8008822:	6983      	ldr	r3, [r0, #24]
 8008824:	b90b      	cbnz	r3, 800882a <__swbuf_r+0x12>
 8008826:	f001 f84b 	bl	80098c0 <__sinit>
 800882a:	4b21      	ldr	r3, [pc, #132]	; (80088b0 <__swbuf_r+0x98>)
 800882c:	429c      	cmp	r4, r3
 800882e:	d12b      	bne.n	8008888 <__swbuf_r+0x70>
 8008830:	686c      	ldr	r4, [r5, #4]
 8008832:	69a3      	ldr	r3, [r4, #24]
 8008834:	60a3      	str	r3, [r4, #8]
 8008836:	89a3      	ldrh	r3, [r4, #12]
 8008838:	071a      	lsls	r2, r3, #28
 800883a:	d52f      	bpl.n	800889c <__swbuf_r+0x84>
 800883c:	6923      	ldr	r3, [r4, #16]
 800883e:	b36b      	cbz	r3, 800889c <__swbuf_r+0x84>
 8008840:	6923      	ldr	r3, [r4, #16]
 8008842:	6820      	ldr	r0, [r4, #0]
 8008844:	1ac0      	subs	r0, r0, r3
 8008846:	6963      	ldr	r3, [r4, #20]
 8008848:	b2f6      	uxtb	r6, r6
 800884a:	4283      	cmp	r3, r0
 800884c:	4637      	mov	r7, r6
 800884e:	dc04      	bgt.n	800885a <__swbuf_r+0x42>
 8008850:	4621      	mov	r1, r4
 8008852:	4628      	mov	r0, r5
 8008854:	f000 ffa0 	bl	8009798 <_fflush_r>
 8008858:	bb30      	cbnz	r0, 80088a8 <__swbuf_r+0x90>
 800885a:	68a3      	ldr	r3, [r4, #8]
 800885c:	3b01      	subs	r3, #1
 800885e:	60a3      	str	r3, [r4, #8]
 8008860:	6823      	ldr	r3, [r4, #0]
 8008862:	1c5a      	adds	r2, r3, #1
 8008864:	6022      	str	r2, [r4, #0]
 8008866:	701e      	strb	r6, [r3, #0]
 8008868:	6963      	ldr	r3, [r4, #20]
 800886a:	3001      	adds	r0, #1
 800886c:	4283      	cmp	r3, r0
 800886e:	d004      	beq.n	800887a <__swbuf_r+0x62>
 8008870:	89a3      	ldrh	r3, [r4, #12]
 8008872:	07db      	lsls	r3, r3, #31
 8008874:	d506      	bpl.n	8008884 <__swbuf_r+0x6c>
 8008876:	2e0a      	cmp	r6, #10
 8008878:	d104      	bne.n	8008884 <__swbuf_r+0x6c>
 800887a:	4621      	mov	r1, r4
 800887c:	4628      	mov	r0, r5
 800887e:	f000 ff8b 	bl	8009798 <_fflush_r>
 8008882:	b988      	cbnz	r0, 80088a8 <__swbuf_r+0x90>
 8008884:	4638      	mov	r0, r7
 8008886:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008888:	4b0a      	ldr	r3, [pc, #40]	; (80088b4 <__swbuf_r+0x9c>)
 800888a:	429c      	cmp	r4, r3
 800888c:	d101      	bne.n	8008892 <__swbuf_r+0x7a>
 800888e:	68ac      	ldr	r4, [r5, #8]
 8008890:	e7cf      	b.n	8008832 <__swbuf_r+0x1a>
 8008892:	4b09      	ldr	r3, [pc, #36]	; (80088b8 <__swbuf_r+0xa0>)
 8008894:	429c      	cmp	r4, r3
 8008896:	bf08      	it	eq
 8008898:	68ec      	ldreq	r4, [r5, #12]
 800889a:	e7ca      	b.n	8008832 <__swbuf_r+0x1a>
 800889c:	4621      	mov	r1, r4
 800889e:	4628      	mov	r0, r5
 80088a0:	f000 f80c 	bl	80088bc <__swsetup_r>
 80088a4:	2800      	cmp	r0, #0
 80088a6:	d0cb      	beq.n	8008840 <__swbuf_r+0x28>
 80088a8:	f04f 37ff 	mov.w	r7, #4294967295
 80088ac:	e7ea      	b.n	8008884 <__swbuf_r+0x6c>
 80088ae:	bf00      	nop
 80088b0:	0800ad24 	.word	0x0800ad24
 80088b4:	0800ad44 	.word	0x0800ad44
 80088b8:	0800ad04 	.word	0x0800ad04

080088bc <__swsetup_r>:
 80088bc:	4b32      	ldr	r3, [pc, #200]	; (8008988 <__swsetup_r+0xcc>)
 80088be:	b570      	push	{r4, r5, r6, lr}
 80088c0:	681d      	ldr	r5, [r3, #0]
 80088c2:	4606      	mov	r6, r0
 80088c4:	460c      	mov	r4, r1
 80088c6:	b125      	cbz	r5, 80088d2 <__swsetup_r+0x16>
 80088c8:	69ab      	ldr	r3, [r5, #24]
 80088ca:	b913      	cbnz	r3, 80088d2 <__swsetup_r+0x16>
 80088cc:	4628      	mov	r0, r5
 80088ce:	f000 fff7 	bl	80098c0 <__sinit>
 80088d2:	4b2e      	ldr	r3, [pc, #184]	; (800898c <__swsetup_r+0xd0>)
 80088d4:	429c      	cmp	r4, r3
 80088d6:	d10f      	bne.n	80088f8 <__swsetup_r+0x3c>
 80088d8:	686c      	ldr	r4, [r5, #4]
 80088da:	89a3      	ldrh	r3, [r4, #12]
 80088dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80088e0:	0719      	lsls	r1, r3, #28
 80088e2:	d42c      	bmi.n	800893e <__swsetup_r+0x82>
 80088e4:	06dd      	lsls	r5, r3, #27
 80088e6:	d411      	bmi.n	800890c <__swsetup_r+0x50>
 80088e8:	2309      	movs	r3, #9
 80088ea:	6033      	str	r3, [r6, #0]
 80088ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80088f0:	81a3      	strh	r3, [r4, #12]
 80088f2:	f04f 30ff 	mov.w	r0, #4294967295
 80088f6:	e03e      	b.n	8008976 <__swsetup_r+0xba>
 80088f8:	4b25      	ldr	r3, [pc, #148]	; (8008990 <__swsetup_r+0xd4>)
 80088fa:	429c      	cmp	r4, r3
 80088fc:	d101      	bne.n	8008902 <__swsetup_r+0x46>
 80088fe:	68ac      	ldr	r4, [r5, #8]
 8008900:	e7eb      	b.n	80088da <__swsetup_r+0x1e>
 8008902:	4b24      	ldr	r3, [pc, #144]	; (8008994 <__swsetup_r+0xd8>)
 8008904:	429c      	cmp	r4, r3
 8008906:	bf08      	it	eq
 8008908:	68ec      	ldreq	r4, [r5, #12]
 800890a:	e7e6      	b.n	80088da <__swsetup_r+0x1e>
 800890c:	0758      	lsls	r0, r3, #29
 800890e:	d512      	bpl.n	8008936 <__swsetup_r+0x7a>
 8008910:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008912:	b141      	cbz	r1, 8008926 <__swsetup_r+0x6a>
 8008914:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008918:	4299      	cmp	r1, r3
 800891a:	d002      	beq.n	8008922 <__swsetup_r+0x66>
 800891c:	4630      	mov	r0, r6
 800891e:	f001 fc89 	bl	800a234 <_free_r>
 8008922:	2300      	movs	r3, #0
 8008924:	6363      	str	r3, [r4, #52]	; 0x34
 8008926:	89a3      	ldrh	r3, [r4, #12]
 8008928:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800892c:	81a3      	strh	r3, [r4, #12]
 800892e:	2300      	movs	r3, #0
 8008930:	6063      	str	r3, [r4, #4]
 8008932:	6923      	ldr	r3, [r4, #16]
 8008934:	6023      	str	r3, [r4, #0]
 8008936:	89a3      	ldrh	r3, [r4, #12]
 8008938:	f043 0308 	orr.w	r3, r3, #8
 800893c:	81a3      	strh	r3, [r4, #12]
 800893e:	6923      	ldr	r3, [r4, #16]
 8008940:	b94b      	cbnz	r3, 8008956 <__swsetup_r+0x9a>
 8008942:	89a3      	ldrh	r3, [r4, #12]
 8008944:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008948:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800894c:	d003      	beq.n	8008956 <__swsetup_r+0x9a>
 800894e:	4621      	mov	r1, r4
 8008950:	4630      	mov	r0, r6
 8008952:	f001 f87f 	bl	8009a54 <__smakebuf_r>
 8008956:	89a0      	ldrh	r0, [r4, #12]
 8008958:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800895c:	f010 0301 	ands.w	r3, r0, #1
 8008960:	d00a      	beq.n	8008978 <__swsetup_r+0xbc>
 8008962:	2300      	movs	r3, #0
 8008964:	60a3      	str	r3, [r4, #8]
 8008966:	6963      	ldr	r3, [r4, #20]
 8008968:	425b      	negs	r3, r3
 800896a:	61a3      	str	r3, [r4, #24]
 800896c:	6923      	ldr	r3, [r4, #16]
 800896e:	b943      	cbnz	r3, 8008982 <__swsetup_r+0xc6>
 8008970:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008974:	d1ba      	bne.n	80088ec <__swsetup_r+0x30>
 8008976:	bd70      	pop	{r4, r5, r6, pc}
 8008978:	0781      	lsls	r1, r0, #30
 800897a:	bf58      	it	pl
 800897c:	6963      	ldrpl	r3, [r4, #20]
 800897e:	60a3      	str	r3, [r4, #8]
 8008980:	e7f4      	b.n	800896c <__swsetup_r+0xb0>
 8008982:	2000      	movs	r0, #0
 8008984:	e7f7      	b.n	8008976 <__swsetup_r+0xba>
 8008986:	bf00      	nop
 8008988:	20000020 	.word	0x20000020
 800898c:	0800ad24 	.word	0x0800ad24
 8008990:	0800ad44 	.word	0x0800ad44
 8008994:	0800ad04 	.word	0x0800ad04

08008998 <quorem>:
 8008998:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800899c:	6903      	ldr	r3, [r0, #16]
 800899e:	690c      	ldr	r4, [r1, #16]
 80089a0:	42a3      	cmp	r3, r4
 80089a2:	4607      	mov	r7, r0
 80089a4:	f2c0 8081 	blt.w	8008aaa <quorem+0x112>
 80089a8:	3c01      	subs	r4, #1
 80089aa:	f101 0814 	add.w	r8, r1, #20
 80089ae:	f100 0514 	add.w	r5, r0, #20
 80089b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80089b6:	9301      	str	r3, [sp, #4]
 80089b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80089bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80089c0:	3301      	adds	r3, #1
 80089c2:	429a      	cmp	r2, r3
 80089c4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80089c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80089cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80089d0:	d331      	bcc.n	8008a36 <quorem+0x9e>
 80089d2:	f04f 0e00 	mov.w	lr, #0
 80089d6:	4640      	mov	r0, r8
 80089d8:	46ac      	mov	ip, r5
 80089da:	46f2      	mov	sl, lr
 80089dc:	f850 2b04 	ldr.w	r2, [r0], #4
 80089e0:	b293      	uxth	r3, r2
 80089e2:	fb06 e303 	mla	r3, r6, r3, lr
 80089e6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80089ea:	b29b      	uxth	r3, r3
 80089ec:	ebaa 0303 	sub.w	r3, sl, r3
 80089f0:	f8dc a000 	ldr.w	sl, [ip]
 80089f4:	0c12      	lsrs	r2, r2, #16
 80089f6:	fa13 f38a 	uxtah	r3, r3, sl
 80089fa:	fb06 e202 	mla	r2, r6, r2, lr
 80089fe:	9300      	str	r3, [sp, #0]
 8008a00:	9b00      	ldr	r3, [sp, #0]
 8008a02:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008a06:	b292      	uxth	r2, r2
 8008a08:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008a0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008a10:	f8bd 3000 	ldrh.w	r3, [sp]
 8008a14:	4581      	cmp	r9, r0
 8008a16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a1a:	f84c 3b04 	str.w	r3, [ip], #4
 8008a1e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008a22:	d2db      	bcs.n	80089dc <quorem+0x44>
 8008a24:	f855 300b 	ldr.w	r3, [r5, fp]
 8008a28:	b92b      	cbnz	r3, 8008a36 <quorem+0x9e>
 8008a2a:	9b01      	ldr	r3, [sp, #4]
 8008a2c:	3b04      	subs	r3, #4
 8008a2e:	429d      	cmp	r5, r3
 8008a30:	461a      	mov	r2, r3
 8008a32:	d32e      	bcc.n	8008a92 <quorem+0xfa>
 8008a34:	613c      	str	r4, [r7, #16]
 8008a36:	4638      	mov	r0, r7
 8008a38:	f001 fae4 	bl	800a004 <__mcmp>
 8008a3c:	2800      	cmp	r0, #0
 8008a3e:	db24      	blt.n	8008a8a <quorem+0xf2>
 8008a40:	3601      	adds	r6, #1
 8008a42:	4628      	mov	r0, r5
 8008a44:	f04f 0c00 	mov.w	ip, #0
 8008a48:	f858 2b04 	ldr.w	r2, [r8], #4
 8008a4c:	f8d0 e000 	ldr.w	lr, [r0]
 8008a50:	b293      	uxth	r3, r2
 8008a52:	ebac 0303 	sub.w	r3, ip, r3
 8008a56:	0c12      	lsrs	r2, r2, #16
 8008a58:	fa13 f38e 	uxtah	r3, r3, lr
 8008a5c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008a60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008a64:	b29b      	uxth	r3, r3
 8008a66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a6a:	45c1      	cmp	r9, r8
 8008a6c:	f840 3b04 	str.w	r3, [r0], #4
 8008a70:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008a74:	d2e8      	bcs.n	8008a48 <quorem+0xb0>
 8008a76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a7e:	b922      	cbnz	r2, 8008a8a <quorem+0xf2>
 8008a80:	3b04      	subs	r3, #4
 8008a82:	429d      	cmp	r5, r3
 8008a84:	461a      	mov	r2, r3
 8008a86:	d30a      	bcc.n	8008a9e <quorem+0x106>
 8008a88:	613c      	str	r4, [r7, #16]
 8008a8a:	4630      	mov	r0, r6
 8008a8c:	b003      	add	sp, #12
 8008a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a92:	6812      	ldr	r2, [r2, #0]
 8008a94:	3b04      	subs	r3, #4
 8008a96:	2a00      	cmp	r2, #0
 8008a98:	d1cc      	bne.n	8008a34 <quorem+0x9c>
 8008a9a:	3c01      	subs	r4, #1
 8008a9c:	e7c7      	b.n	8008a2e <quorem+0x96>
 8008a9e:	6812      	ldr	r2, [r2, #0]
 8008aa0:	3b04      	subs	r3, #4
 8008aa2:	2a00      	cmp	r2, #0
 8008aa4:	d1f0      	bne.n	8008a88 <quorem+0xf0>
 8008aa6:	3c01      	subs	r4, #1
 8008aa8:	e7eb      	b.n	8008a82 <quorem+0xea>
 8008aaa:	2000      	movs	r0, #0
 8008aac:	e7ee      	b.n	8008a8c <quorem+0xf4>
	...

08008ab0 <_dtoa_r>:
 8008ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ab4:	ed2d 8b04 	vpush	{d8-d9}
 8008ab8:	ec57 6b10 	vmov	r6, r7, d0
 8008abc:	b093      	sub	sp, #76	; 0x4c
 8008abe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008ac0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008ac4:	9106      	str	r1, [sp, #24]
 8008ac6:	ee10 aa10 	vmov	sl, s0
 8008aca:	4604      	mov	r4, r0
 8008acc:	9209      	str	r2, [sp, #36]	; 0x24
 8008ace:	930c      	str	r3, [sp, #48]	; 0x30
 8008ad0:	46bb      	mov	fp, r7
 8008ad2:	b975      	cbnz	r5, 8008af2 <_dtoa_r+0x42>
 8008ad4:	2010      	movs	r0, #16
 8008ad6:	f000 fffd 	bl	8009ad4 <malloc>
 8008ada:	4602      	mov	r2, r0
 8008adc:	6260      	str	r0, [r4, #36]	; 0x24
 8008ade:	b920      	cbnz	r0, 8008aea <_dtoa_r+0x3a>
 8008ae0:	4ba7      	ldr	r3, [pc, #668]	; (8008d80 <_dtoa_r+0x2d0>)
 8008ae2:	21ea      	movs	r1, #234	; 0xea
 8008ae4:	48a7      	ldr	r0, [pc, #668]	; (8008d84 <_dtoa_r+0x2d4>)
 8008ae6:	f001 fe45 	bl	800a774 <__assert_func>
 8008aea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008aee:	6005      	str	r5, [r0, #0]
 8008af0:	60c5      	str	r5, [r0, #12]
 8008af2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008af4:	6819      	ldr	r1, [r3, #0]
 8008af6:	b151      	cbz	r1, 8008b0e <_dtoa_r+0x5e>
 8008af8:	685a      	ldr	r2, [r3, #4]
 8008afa:	604a      	str	r2, [r1, #4]
 8008afc:	2301      	movs	r3, #1
 8008afe:	4093      	lsls	r3, r2
 8008b00:	608b      	str	r3, [r1, #8]
 8008b02:	4620      	mov	r0, r4
 8008b04:	f001 f83c 	bl	8009b80 <_Bfree>
 8008b08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	601a      	str	r2, [r3, #0]
 8008b0e:	1e3b      	subs	r3, r7, #0
 8008b10:	bfaa      	itet	ge
 8008b12:	2300      	movge	r3, #0
 8008b14:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008b18:	f8c8 3000 	strge.w	r3, [r8]
 8008b1c:	4b9a      	ldr	r3, [pc, #616]	; (8008d88 <_dtoa_r+0x2d8>)
 8008b1e:	bfbc      	itt	lt
 8008b20:	2201      	movlt	r2, #1
 8008b22:	f8c8 2000 	strlt.w	r2, [r8]
 8008b26:	ea33 030b 	bics.w	r3, r3, fp
 8008b2a:	d11b      	bne.n	8008b64 <_dtoa_r+0xb4>
 8008b2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b2e:	f242 730f 	movw	r3, #9999	; 0x270f
 8008b32:	6013      	str	r3, [r2, #0]
 8008b34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b38:	4333      	orrs	r3, r6
 8008b3a:	f000 8592 	beq.w	8009662 <_dtoa_r+0xbb2>
 8008b3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b40:	b963      	cbnz	r3, 8008b5c <_dtoa_r+0xac>
 8008b42:	4b92      	ldr	r3, [pc, #584]	; (8008d8c <_dtoa_r+0x2dc>)
 8008b44:	e022      	b.n	8008b8c <_dtoa_r+0xdc>
 8008b46:	4b92      	ldr	r3, [pc, #584]	; (8008d90 <_dtoa_r+0x2e0>)
 8008b48:	9301      	str	r3, [sp, #4]
 8008b4a:	3308      	adds	r3, #8
 8008b4c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008b4e:	6013      	str	r3, [r2, #0]
 8008b50:	9801      	ldr	r0, [sp, #4]
 8008b52:	b013      	add	sp, #76	; 0x4c
 8008b54:	ecbd 8b04 	vpop	{d8-d9}
 8008b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b5c:	4b8b      	ldr	r3, [pc, #556]	; (8008d8c <_dtoa_r+0x2dc>)
 8008b5e:	9301      	str	r3, [sp, #4]
 8008b60:	3303      	adds	r3, #3
 8008b62:	e7f3      	b.n	8008b4c <_dtoa_r+0x9c>
 8008b64:	2200      	movs	r2, #0
 8008b66:	2300      	movs	r3, #0
 8008b68:	4650      	mov	r0, sl
 8008b6a:	4659      	mov	r1, fp
 8008b6c:	f7f7 ffac 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b70:	ec4b ab19 	vmov	d9, sl, fp
 8008b74:	4680      	mov	r8, r0
 8008b76:	b158      	cbz	r0, 8008b90 <_dtoa_r+0xe0>
 8008b78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	6013      	str	r3, [r2, #0]
 8008b7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	f000 856b 	beq.w	800965c <_dtoa_r+0xbac>
 8008b86:	4883      	ldr	r0, [pc, #524]	; (8008d94 <_dtoa_r+0x2e4>)
 8008b88:	6018      	str	r0, [r3, #0]
 8008b8a:	1e43      	subs	r3, r0, #1
 8008b8c:	9301      	str	r3, [sp, #4]
 8008b8e:	e7df      	b.n	8008b50 <_dtoa_r+0xa0>
 8008b90:	ec4b ab10 	vmov	d0, sl, fp
 8008b94:	aa10      	add	r2, sp, #64	; 0x40
 8008b96:	a911      	add	r1, sp, #68	; 0x44
 8008b98:	4620      	mov	r0, r4
 8008b9a:	f001 fad9 	bl	800a150 <__d2b>
 8008b9e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008ba2:	ee08 0a10 	vmov	s16, r0
 8008ba6:	2d00      	cmp	r5, #0
 8008ba8:	f000 8084 	beq.w	8008cb4 <_dtoa_r+0x204>
 8008bac:	ee19 3a90 	vmov	r3, s19
 8008bb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008bb4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008bb8:	4656      	mov	r6, sl
 8008bba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008bbe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008bc2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008bc6:	4b74      	ldr	r3, [pc, #464]	; (8008d98 <_dtoa_r+0x2e8>)
 8008bc8:	2200      	movs	r2, #0
 8008bca:	4630      	mov	r0, r6
 8008bcc:	4639      	mov	r1, r7
 8008bce:	f7f7 fb5b 	bl	8000288 <__aeabi_dsub>
 8008bd2:	a365      	add	r3, pc, #404	; (adr r3, 8008d68 <_dtoa_r+0x2b8>)
 8008bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd8:	f7f7 fd0e 	bl	80005f8 <__aeabi_dmul>
 8008bdc:	a364      	add	r3, pc, #400	; (adr r3, 8008d70 <_dtoa_r+0x2c0>)
 8008bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be2:	f7f7 fb53 	bl	800028c <__adddf3>
 8008be6:	4606      	mov	r6, r0
 8008be8:	4628      	mov	r0, r5
 8008bea:	460f      	mov	r7, r1
 8008bec:	f7f7 fc9a 	bl	8000524 <__aeabi_i2d>
 8008bf0:	a361      	add	r3, pc, #388	; (adr r3, 8008d78 <_dtoa_r+0x2c8>)
 8008bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf6:	f7f7 fcff 	bl	80005f8 <__aeabi_dmul>
 8008bfa:	4602      	mov	r2, r0
 8008bfc:	460b      	mov	r3, r1
 8008bfe:	4630      	mov	r0, r6
 8008c00:	4639      	mov	r1, r7
 8008c02:	f7f7 fb43 	bl	800028c <__adddf3>
 8008c06:	4606      	mov	r6, r0
 8008c08:	460f      	mov	r7, r1
 8008c0a:	f7f7 ffa5 	bl	8000b58 <__aeabi_d2iz>
 8008c0e:	2200      	movs	r2, #0
 8008c10:	9000      	str	r0, [sp, #0]
 8008c12:	2300      	movs	r3, #0
 8008c14:	4630      	mov	r0, r6
 8008c16:	4639      	mov	r1, r7
 8008c18:	f7f7 ff60 	bl	8000adc <__aeabi_dcmplt>
 8008c1c:	b150      	cbz	r0, 8008c34 <_dtoa_r+0x184>
 8008c1e:	9800      	ldr	r0, [sp, #0]
 8008c20:	f7f7 fc80 	bl	8000524 <__aeabi_i2d>
 8008c24:	4632      	mov	r2, r6
 8008c26:	463b      	mov	r3, r7
 8008c28:	f7f7 ff4e 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c2c:	b910      	cbnz	r0, 8008c34 <_dtoa_r+0x184>
 8008c2e:	9b00      	ldr	r3, [sp, #0]
 8008c30:	3b01      	subs	r3, #1
 8008c32:	9300      	str	r3, [sp, #0]
 8008c34:	9b00      	ldr	r3, [sp, #0]
 8008c36:	2b16      	cmp	r3, #22
 8008c38:	d85a      	bhi.n	8008cf0 <_dtoa_r+0x240>
 8008c3a:	9a00      	ldr	r2, [sp, #0]
 8008c3c:	4b57      	ldr	r3, [pc, #348]	; (8008d9c <_dtoa_r+0x2ec>)
 8008c3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c46:	ec51 0b19 	vmov	r0, r1, d9
 8008c4a:	f7f7 ff47 	bl	8000adc <__aeabi_dcmplt>
 8008c4e:	2800      	cmp	r0, #0
 8008c50:	d050      	beq.n	8008cf4 <_dtoa_r+0x244>
 8008c52:	9b00      	ldr	r3, [sp, #0]
 8008c54:	3b01      	subs	r3, #1
 8008c56:	9300      	str	r3, [sp, #0]
 8008c58:	2300      	movs	r3, #0
 8008c5a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c5e:	1b5d      	subs	r5, r3, r5
 8008c60:	1e6b      	subs	r3, r5, #1
 8008c62:	9305      	str	r3, [sp, #20]
 8008c64:	bf45      	ittet	mi
 8008c66:	f1c5 0301 	rsbmi	r3, r5, #1
 8008c6a:	9304      	strmi	r3, [sp, #16]
 8008c6c:	2300      	movpl	r3, #0
 8008c6e:	2300      	movmi	r3, #0
 8008c70:	bf4c      	ite	mi
 8008c72:	9305      	strmi	r3, [sp, #20]
 8008c74:	9304      	strpl	r3, [sp, #16]
 8008c76:	9b00      	ldr	r3, [sp, #0]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	db3d      	blt.n	8008cf8 <_dtoa_r+0x248>
 8008c7c:	9b05      	ldr	r3, [sp, #20]
 8008c7e:	9a00      	ldr	r2, [sp, #0]
 8008c80:	920a      	str	r2, [sp, #40]	; 0x28
 8008c82:	4413      	add	r3, r2
 8008c84:	9305      	str	r3, [sp, #20]
 8008c86:	2300      	movs	r3, #0
 8008c88:	9307      	str	r3, [sp, #28]
 8008c8a:	9b06      	ldr	r3, [sp, #24]
 8008c8c:	2b09      	cmp	r3, #9
 8008c8e:	f200 8089 	bhi.w	8008da4 <_dtoa_r+0x2f4>
 8008c92:	2b05      	cmp	r3, #5
 8008c94:	bfc4      	itt	gt
 8008c96:	3b04      	subgt	r3, #4
 8008c98:	9306      	strgt	r3, [sp, #24]
 8008c9a:	9b06      	ldr	r3, [sp, #24]
 8008c9c:	f1a3 0302 	sub.w	r3, r3, #2
 8008ca0:	bfcc      	ite	gt
 8008ca2:	2500      	movgt	r5, #0
 8008ca4:	2501      	movle	r5, #1
 8008ca6:	2b03      	cmp	r3, #3
 8008ca8:	f200 8087 	bhi.w	8008dba <_dtoa_r+0x30a>
 8008cac:	e8df f003 	tbb	[pc, r3]
 8008cb0:	59383a2d 	.word	0x59383a2d
 8008cb4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008cb8:	441d      	add	r5, r3
 8008cba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008cbe:	2b20      	cmp	r3, #32
 8008cc0:	bfc1      	itttt	gt
 8008cc2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008cc6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008cca:	fa0b f303 	lslgt.w	r3, fp, r3
 8008cce:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008cd2:	bfda      	itte	le
 8008cd4:	f1c3 0320 	rsble	r3, r3, #32
 8008cd8:	fa06 f003 	lslle.w	r0, r6, r3
 8008cdc:	4318      	orrgt	r0, r3
 8008cde:	f7f7 fc11 	bl	8000504 <__aeabi_ui2d>
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	4606      	mov	r6, r0
 8008ce6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008cea:	3d01      	subs	r5, #1
 8008cec:	930e      	str	r3, [sp, #56]	; 0x38
 8008cee:	e76a      	b.n	8008bc6 <_dtoa_r+0x116>
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e7b2      	b.n	8008c5a <_dtoa_r+0x1aa>
 8008cf4:	900b      	str	r0, [sp, #44]	; 0x2c
 8008cf6:	e7b1      	b.n	8008c5c <_dtoa_r+0x1ac>
 8008cf8:	9b04      	ldr	r3, [sp, #16]
 8008cfa:	9a00      	ldr	r2, [sp, #0]
 8008cfc:	1a9b      	subs	r3, r3, r2
 8008cfe:	9304      	str	r3, [sp, #16]
 8008d00:	4253      	negs	r3, r2
 8008d02:	9307      	str	r3, [sp, #28]
 8008d04:	2300      	movs	r3, #0
 8008d06:	930a      	str	r3, [sp, #40]	; 0x28
 8008d08:	e7bf      	b.n	8008c8a <_dtoa_r+0x1da>
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	9308      	str	r3, [sp, #32]
 8008d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	dc55      	bgt.n	8008dc0 <_dtoa_r+0x310>
 8008d14:	2301      	movs	r3, #1
 8008d16:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	9209      	str	r2, [sp, #36]	; 0x24
 8008d1e:	e00c      	b.n	8008d3a <_dtoa_r+0x28a>
 8008d20:	2301      	movs	r3, #1
 8008d22:	e7f3      	b.n	8008d0c <_dtoa_r+0x25c>
 8008d24:	2300      	movs	r3, #0
 8008d26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d28:	9308      	str	r3, [sp, #32]
 8008d2a:	9b00      	ldr	r3, [sp, #0]
 8008d2c:	4413      	add	r3, r2
 8008d2e:	9302      	str	r3, [sp, #8]
 8008d30:	3301      	adds	r3, #1
 8008d32:	2b01      	cmp	r3, #1
 8008d34:	9303      	str	r3, [sp, #12]
 8008d36:	bfb8      	it	lt
 8008d38:	2301      	movlt	r3, #1
 8008d3a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	6042      	str	r2, [r0, #4]
 8008d40:	2204      	movs	r2, #4
 8008d42:	f102 0614 	add.w	r6, r2, #20
 8008d46:	429e      	cmp	r6, r3
 8008d48:	6841      	ldr	r1, [r0, #4]
 8008d4a:	d93d      	bls.n	8008dc8 <_dtoa_r+0x318>
 8008d4c:	4620      	mov	r0, r4
 8008d4e:	f000 fed7 	bl	8009b00 <_Balloc>
 8008d52:	9001      	str	r0, [sp, #4]
 8008d54:	2800      	cmp	r0, #0
 8008d56:	d13b      	bne.n	8008dd0 <_dtoa_r+0x320>
 8008d58:	4b11      	ldr	r3, [pc, #68]	; (8008da0 <_dtoa_r+0x2f0>)
 8008d5a:	4602      	mov	r2, r0
 8008d5c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008d60:	e6c0      	b.n	8008ae4 <_dtoa_r+0x34>
 8008d62:	2301      	movs	r3, #1
 8008d64:	e7df      	b.n	8008d26 <_dtoa_r+0x276>
 8008d66:	bf00      	nop
 8008d68:	636f4361 	.word	0x636f4361
 8008d6c:	3fd287a7 	.word	0x3fd287a7
 8008d70:	8b60c8b3 	.word	0x8b60c8b3
 8008d74:	3fc68a28 	.word	0x3fc68a28
 8008d78:	509f79fb 	.word	0x509f79fb
 8008d7c:	3fd34413 	.word	0x3fd34413
 8008d80:	0800ac7e 	.word	0x0800ac7e
 8008d84:	0800ac95 	.word	0x0800ac95
 8008d88:	7ff00000 	.word	0x7ff00000
 8008d8c:	0800ac7a 	.word	0x0800ac7a
 8008d90:	0800ac71 	.word	0x0800ac71
 8008d94:	0800ac29 	.word	0x0800ac29
 8008d98:	3ff80000 	.word	0x3ff80000
 8008d9c:	0800ade8 	.word	0x0800ade8
 8008da0:	0800acf0 	.word	0x0800acf0
 8008da4:	2501      	movs	r5, #1
 8008da6:	2300      	movs	r3, #0
 8008da8:	9306      	str	r3, [sp, #24]
 8008daa:	9508      	str	r5, [sp, #32]
 8008dac:	f04f 33ff 	mov.w	r3, #4294967295
 8008db0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008db4:	2200      	movs	r2, #0
 8008db6:	2312      	movs	r3, #18
 8008db8:	e7b0      	b.n	8008d1c <_dtoa_r+0x26c>
 8008dba:	2301      	movs	r3, #1
 8008dbc:	9308      	str	r3, [sp, #32]
 8008dbe:	e7f5      	b.n	8008dac <_dtoa_r+0x2fc>
 8008dc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dc2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008dc6:	e7b8      	b.n	8008d3a <_dtoa_r+0x28a>
 8008dc8:	3101      	adds	r1, #1
 8008dca:	6041      	str	r1, [r0, #4]
 8008dcc:	0052      	lsls	r2, r2, #1
 8008dce:	e7b8      	b.n	8008d42 <_dtoa_r+0x292>
 8008dd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008dd2:	9a01      	ldr	r2, [sp, #4]
 8008dd4:	601a      	str	r2, [r3, #0]
 8008dd6:	9b03      	ldr	r3, [sp, #12]
 8008dd8:	2b0e      	cmp	r3, #14
 8008dda:	f200 809d 	bhi.w	8008f18 <_dtoa_r+0x468>
 8008dde:	2d00      	cmp	r5, #0
 8008de0:	f000 809a 	beq.w	8008f18 <_dtoa_r+0x468>
 8008de4:	9b00      	ldr	r3, [sp, #0]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	dd32      	ble.n	8008e50 <_dtoa_r+0x3a0>
 8008dea:	4ab7      	ldr	r2, [pc, #732]	; (80090c8 <_dtoa_r+0x618>)
 8008dec:	f003 030f 	and.w	r3, r3, #15
 8008df0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008df4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008df8:	9b00      	ldr	r3, [sp, #0]
 8008dfa:	05d8      	lsls	r0, r3, #23
 8008dfc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008e00:	d516      	bpl.n	8008e30 <_dtoa_r+0x380>
 8008e02:	4bb2      	ldr	r3, [pc, #712]	; (80090cc <_dtoa_r+0x61c>)
 8008e04:	ec51 0b19 	vmov	r0, r1, d9
 8008e08:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008e0c:	f7f7 fd1e 	bl	800084c <__aeabi_ddiv>
 8008e10:	f007 070f 	and.w	r7, r7, #15
 8008e14:	4682      	mov	sl, r0
 8008e16:	468b      	mov	fp, r1
 8008e18:	2503      	movs	r5, #3
 8008e1a:	4eac      	ldr	r6, [pc, #688]	; (80090cc <_dtoa_r+0x61c>)
 8008e1c:	b957      	cbnz	r7, 8008e34 <_dtoa_r+0x384>
 8008e1e:	4642      	mov	r2, r8
 8008e20:	464b      	mov	r3, r9
 8008e22:	4650      	mov	r0, sl
 8008e24:	4659      	mov	r1, fp
 8008e26:	f7f7 fd11 	bl	800084c <__aeabi_ddiv>
 8008e2a:	4682      	mov	sl, r0
 8008e2c:	468b      	mov	fp, r1
 8008e2e:	e028      	b.n	8008e82 <_dtoa_r+0x3d2>
 8008e30:	2502      	movs	r5, #2
 8008e32:	e7f2      	b.n	8008e1a <_dtoa_r+0x36a>
 8008e34:	07f9      	lsls	r1, r7, #31
 8008e36:	d508      	bpl.n	8008e4a <_dtoa_r+0x39a>
 8008e38:	4640      	mov	r0, r8
 8008e3a:	4649      	mov	r1, r9
 8008e3c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008e40:	f7f7 fbda 	bl	80005f8 <__aeabi_dmul>
 8008e44:	3501      	adds	r5, #1
 8008e46:	4680      	mov	r8, r0
 8008e48:	4689      	mov	r9, r1
 8008e4a:	107f      	asrs	r7, r7, #1
 8008e4c:	3608      	adds	r6, #8
 8008e4e:	e7e5      	b.n	8008e1c <_dtoa_r+0x36c>
 8008e50:	f000 809b 	beq.w	8008f8a <_dtoa_r+0x4da>
 8008e54:	9b00      	ldr	r3, [sp, #0]
 8008e56:	4f9d      	ldr	r7, [pc, #628]	; (80090cc <_dtoa_r+0x61c>)
 8008e58:	425e      	negs	r6, r3
 8008e5a:	4b9b      	ldr	r3, [pc, #620]	; (80090c8 <_dtoa_r+0x618>)
 8008e5c:	f006 020f 	and.w	r2, r6, #15
 8008e60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e68:	ec51 0b19 	vmov	r0, r1, d9
 8008e6c:	f7f7 fbc4 	bl	80005f8 <__aeabi_dmul>
 8008e70:	1136      	asrs	r6, r6, #4
 8008e72:	4682      	mov	sl, r0
 8008e74:	468b      	mov	fp, r1
 8008e76:	2300      	movs	r3, #0
 8008e78:	2502      	movs	r5, #2
 8008e7a:	2e00      	cmp	r6, #0
 8008e7c:	d17a      	bne.n	8008f74 <_dtoa_r+0x4c4>
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d1d3      	bne.n	8008e2a <_dtoa_r+0x37a>
 8008e82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	f000 8082 	beq.w	8008f8e <_dtoa_r+0x4de>
 8008e8a:	4b91      	ldr	r3, [pc, #580]	; (80090d0 <_dtoa_r+0x620>)
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	4650      	mov	r0, sl
 8008e90:	4659      	mov	r1, fp
 8008e92:	f7f7 fe23 	bl	8000adc <__aeabi_dcmplt>
 8008e96:	2800      	cmp	r0, #0
 8008e98:	d079      	beq.n	8008f8e <_dtoa_r+0x4de>
 8008e9a:	9b03      	ldr	r3, [sp, #12]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d076      	beq.n	8008f8e <_dtoa_r+0x4de>
 8008ea0:	9b02      	ldr	r3, [sp, #8]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	dd36      	ble.n	8008f14 <_dtoa_r+0x464>
 8008ea6:	9b00      	ldr	r3, [sp, #0]
 8008ea8:	4650      	mov	r0, sl
 8008eaa:	4659      	mov	r1, fp
 8008eac:	1e5f      	subs	r7, r3, #1
 8008eae:	2200      	movs	r2, #0
 8008eb0:	4b88      	ldr	r3, [pc, #544]	; (80090d4 <_dtoa_r+0x624>)
 8008eb2:	f7f7 fba1 	bl	80005f8 <__aeabi_dmul>
 8008eb6:	9e02      	ldr	r6, [sp, #8]
 8008eb8:	4682      	mov	sl, r0
 8008eba:	468b      	mov	fp, r1
 8008ebc:	3501      	adds	r5, #1
 8008ebe:	4628      	mov	r0, r5
 8008ec0:	f7f7 fb30 	bl	8000524 <__aeabi_i2d>
 8008ec4:	4652      	mov	r2, sl
 8008ec6:	465b      	mov	r3, fp
 8008ec8:	f7f7 fb96 	bl	80005f8 <__aeabi_dmul>
 8008ecc:	4b82      	ldr	r3, [pc, #520]	; (80090d8 <_dtoa_r+0x628>)
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f7f7 f9dc 	bl	800028c <__adddf3>
 8008ed4:	46d0      	mov	r8, sl
 8008ed6:	46d9      	mov	r9, fp
 8008ed8:	4682      	mov	sl, r0
 8008eda:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008ede:	2e00      	cmp	r6, #0
 8008ee0:	d158      	bne.n	8008f94 <_dtoa_r+0x4e4>
 8008ee2:	4b7e      	ldr	r3, [pc, #504]	; (80090dc <_dtoa_r+0x62c>)
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	4640      	mov	r0, r8
 8008ee8:	4649      	mov	r1, r9
 8008eea:	f7f7 f9cd 	bl	8000288 <__aeabi_dsub>
 8008eee:	4652      	mov	r2, sl
 8008ef0:	465b      	mov	r3, fp
 8008ef2:	4680      	mov	r8, r0
 8008ef4:	4689      	mov	r9, r1
 8008ef6:	f7f7 fe0f 	bl	8000b18 <__aeabi_dcmpgt>
 8008efa:	2800      	cmp	r0, #0
 8008efc:	f040 8295 	bne.w	800942a <_dtoa_r+0x97a>
 8008f00:	4652      	mov	r2, sl
 8008f02:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008f06:	4640      	mov	r0, r8
 8008f08:	4649      	mov	r1, r9
 8008f0a:	f7f7 fde7 	bl	8000adc <__aeabi_dcmplt>
 8008f0e:	2800      	cmp	r0, #0
 8008f10:	f040 8289 	bne.w	8009426 <_dtoa_r+0x976>
 8008f14:	ec5b ab19 	vmov	sl, fp, d9
 8008f18:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	f2c0 8148 	blt.w	80091b0 <_dtoa_r+0x700>
 8008f20:	9a00      	ldr	r2, [sp, #0]
 8008f22:	2a0e      	cmp	r2, #14
 8008f24:	f300 8144 	bgt.w	80091b0 <_dtoa_r+0x700>
 8008f28:	4b67      	ldr	r3, [pc, #412]	; (80090c8 <_dtoa_r+0x618>)
 8008f2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f2e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008f32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	f280 80d5 	bge.w	80090e4 <_dtoa_r+0x634>
 8008f3a:	9b03      	ldr	r3, [sp, #12]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	f300 80d1 	bgt.w	80090e4 <_dtoa_r+0x634>
 8008f42:	f040 826f 	bne.w	8009424 <_dtoa_r+0x974>
 8008f46:	4b65      	ldr	r3, [pc, #404]	; (80090dc <_dtoa_r+0x62c>)
 8008f48:	2200      	movs	r2, #0
 8008f4a:	4640      	mov	r0, r8
 8008f4c:	4649      	mov	r1, r9
 8008f4e:	f7f7 fb53 	bl	80005f8 <__aeabi_dmul>
 8008f52:	4652      	mov	r2, sl
 8008f54:	465b      	mov	r3, fp
 8008f56:	f7f7 fdd5 	bl	8000b04 <__aeabi_dcmpge>
 8008f5a:	9e03      	ldr	r6, [sp, #12]
 8008f5c:	4637      	mov	r7, r6
 8008f5e:	2800      	cmp	r0, #0
 8008f60:	f040 8245 	bne.w	80093ee <_dtoa_r+0x93e>
 8008f64:	9d01      	ldr	r5, [sp, #4]
 8008f66:	2331      	movs	r3, #49	; 0x31
 8008f68:	f805 3b01 	strb.w	r3, [r5], #1
 8008f6c:	9b00      	ldr	r3, [sp, #0]
 8008f6e:	3301      	adds	r3, #1
 8008f70:	9300      	str	r3, [sp, #0]
 8008f72:	e240      	b.n	80093f6 <_dtoa_r+0x946>
 8008f74:	07f2      	lsls	r2, r6, #31
 8008f76:	d505      	bpl.n	8008f84 <_dtoa_r+0x4d4>
 8008f78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f7c:	f7f7 fb3c 	bl	80005f8 <__aeabi_dmul>
 8008f80:	3501      	adds	r5, #1
 8008f82:	2301      	movs	r3, #1
 8008f84:	1076      	asrs	r6, r6, #1
 8008f86:	3708      	adds	r7, #8
 8008f88:	e777      	b.n	8008e7a <_dtoa_r+0x3ca>
 8008f8a:	2502      	movs	r5, #2
 8008f8c:	e779      	b.n	8008e82 <_dtoa_r+0x3d2>
 8008f8e:	9f00      	ldr	r7, [sp, #0]
 8008f90:	9e03      	ldr	r6, [sp, #12]
 8008f92:	e794      	b.n	8008ebe <_dtoa_r+0x40e>
 8008f94:	9901      	ldr	r1, [sp, #4]
 8008f96:	4b4c      	ldr	r3, [pc, #304]	; (80090c8 <_dtoa_r+0x618>)
 8008f98:	4431      	add	r1, r6
 8008f9a:	910d      	str	r1, [sp, #52]	; 0x34
 8008f9c:	9908      	ldr	r1, [sp, #32]
 8008f9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008fa2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008fa6:	2900      	cmp	r1, #0
 8008fa8:	d043      	beq.n	8009032 <_dtoa_r+0x582>
 8008faa:	494d      	ldr	r1, [pc, #308]	; (80090e0 <_dtoa_r+0x630>)
 8008fac:	2000      	movs	r0, #0
 8008fae:	f7f7 fc4d 	bl	800084c <__aeabi_ddiv>
 8008fb2:	4652      	mov	r2, sl
 8008fb4:	465b      	mov	r3, fp
 8008fb6:	f7f7 f967 	bl	8000288 <__aeabi_dsub>
 8008fba:	9d01      	ldr	r5, [sp, #4]
 8008fbc:	4682      	mov	sl, r0
 8008fbe:	468b      	mov	fp, r1
 8008fc0:	4649      	mov	r1, r9
 8008fc2:	4640      	mov	r0, r8
 8008fc4:	f7f7 fdc8 	bl	8000b58 <__aeabi_d2iz>
 8008fc8:	4606      	mov	r6, r0
 8008fca:	f7f7 faab 	bl	8000524 <__aeabi_i2d>
 8008fce:	4602      	mov	r2, r0
 8008fd0:	460b      	mov	r3, r1
 8008fd2:	4640      	mov	r0, r8
 8008fd4:	4649      	mov	r1, r9
 8008fd6:	f7f7 f957 	bl	8000288 <__aeabi_dsub>
 8008fda:	3630      	adds	r6, #48	; 0x30
 8008fdc:	f805 6b01 	strb.w	r6, [r5], #1
 8008fe0:	4652      	mov	r2, sl
 8008fe2:	465b      	mov	r3, fp
 8008fe4:	4680      	mov	r8, r0
 8008fe6:	4689      	mov	r9, r1
 8008fe8:	f7f7 fd78 	bl	8000adc <__aeabi_dcmplt>
 8008fec:	2800      	cmp	r0, #0
 8008fee:	d163      	bne.n	80090b8 <_dtoa_r+0x608>
 8008ff0:	4642      	mov	r2, r8
 8008ff2:	464b      	mov	r3, r9
 8008ff4:	4936      	ldr	r1, [pc, #216]	; (80090d0 <_dtoa_r+0x620>)
 8008ff6:	2000      	movs	r0, #0
 8008ff8:	f7f7 f946 	bl	8000288 <__aeabi_dsub>
 8008ffc:	4652      	mov	r2, sl
 8008ffe:	465b      	mov	r3, fp
 8009000:	f7f7 fd6c 	bl	8000adc <__aeabi_dcmplt>
 8009004:	2800      	cmp	r0, #0
 8009006:	f040 80b5 	bne.w	8009174 <_dtoa_r+0x6c4>
 800900a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800900c:	429d      	cmp	r5, r3
 800900e:	d081      	beq.n	8008f14 <_dtoa_r+0x464>
 8009010:	4b30      	ldr	r3, [pc, #192]	; (80090d4 <_dtoa_r+0x624>)
 8009012:	2200      	movs	r2, #0
 8009014:	4650      	mov	r0, sl
 8009016:	4659      	mov	r1, fp
 8009018:	f7f7 faee 	bl	80005f8 <__aeabi_dmul>
 800901c:	4b2d      	ldr	r3, [pc, #180]	; (80090d4 <_dtoa_r+0x624>)
 800901e:	4682      	mov	sl, r0
 8009020:	468b      	mov	fp, r1
 8009022:	4640      	mov	r0, r8
 8009024:	4649      	mov	r1, r9
 8009026:	2200      	movs	r2, #0
 8009028:	f7f7 fae6 	bl	80005f8 <__aeabi_dmul>
 800902c:	4680      	mov	r8, r0
 800902e:	4689      	mov	r9, r1
 8009030:	e7c6      	b.n	8008fc0 <_dtoa_r+0x510>
 8009032:	4650      	mov	r0, sl
 8009034:	4659      	mov	r1, fp
 8009036:	f7f7 fadf 	bl	80005f8 <__aeabi_dmul>
 800903a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800903c:	9d01      	ldr	r5, [sp, #4]
 800903e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009040:	4682      	mov	sl, r0
 8009042:	468b      	mov	fp, r1
 8009044:	4649      	mov	r1, r9
 8009046:	4640      	mov	r0, r8
 8009048:	f7f7 fd86 	bl	8000b58 <__aeabi_d2iz>
 800904c:	4606      	mov	r6, r0
 800904e:	f7f7 fa69 	bl	8000524 <__aeabi_i2d>
 8009052:	3630      	adds	r6, #48	; 0x30
 8009054:	4602      	mov	r2, r0
 8009056:	460b      	mov	r3, r1
 8009058:	4640      	mov	r0, r8
 800905a:	4649      	mov	r1, r9
 800905c:	f7f7 f914 	bl	8000288 <__aeabi_dsub>
 8009060:	f805 6b01 	strb.w	r6, [r5], #1
 8009064:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009066:	429d      	cmp	r5, r3
 8009068:	4680      	mov	r8, r0
 800906a:	4689      	mov	r9, r1
 800906c:	f04f 0200 	mov.w	r2, #0
 8009070:	d124      	bne.n	80090bc <_dtoa_r+0x60c>
 8009072:	4b1b      	ldr	r3, [pc, #108]	; (80090e0 <_dtoa_r+0x630>)
 8009074:	4650      	mov	r0, sl
 8009076:	4659      	mov	r1, fp
 8009078:	f7f7 f908 	bl	800028c <__adddf3>
 800907c:	4602      	mov	r2, r0
 800907e:	460b      	mov	r3, r1
 8009080:	4640      	mov	r0, r8
 8009082:	4649      	mov	r1, r9
 8009084:	f7f7 fd48 	bl	8000b18 <__aeabi_dcmpgt>
 8009088:	2800      	cmp	r0, #0
 800908a:	d173      	bne.n	8009174 <_dtoa_r+0x6c4>
 800908c:	4652      	mov	r2, sl
 800908e:	465b      	mov	r3, fp
 8009090:	4913      	ldr	r1, [pc, #76]	; (80090e0 <_dtoa_r+0x630>)
 8009092:	2000      	movs	r0, #0
 8009094:	f7f7 f8f8 	bl	8000288 <__aeabi_dsub>
 8009098:	4602      	mov	r2, r0
 800909a:	460b      	mov	r3, r1
 800909c:	4640      	mov	r0, r8
 800909e:	4649      	mov	r1, r9
 80090a0:	f7f7 fd1c 	bl	8000adc <__aeabi_dcmplt>
 80090a4:	2800      	cmp	r0, #0
 80090a6:	f43f af35 	beq.w	8008f14 <_dtoa_r+0x464>
 80090aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80090ac:	1e6b      	subs	r3, r5, #1
 80090ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80090b0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80090b4:	2b30      	cmp	r3, #48	; 0x30
 80090b6:	d0f8      	beq.n	80090aa <_dtoa_r+0x5fa>
 80090b8:	9700      	str	r7, [sp, #0]
 80090ba:	e049      	b.n	8009150 <_dtoa_r+0x6a0>
 80090bc:	4b05      	ldr	r3, [pc, #20]	; (80090d4 <_dtoa_r+0x624>)
 80090be:	f7f7 fa9b 	bl	80005f8 <__aeabi_dmul>
 80090c2:	4680      	mov	r8, r0
 80090c4:	4689      	mov	r9, r1
 80090c6:	e7bd      	b.n	8009044 <_dtoa_r+0x594>
 80090c8:	0800ade8 	.word	0x0800ade8
 80090cc:	0800adc0 	.word	0x0800adc0
 80090d0:	3ff00000 	.word	0x3ff00000
 80090d4:	40240000 	.word	0x40240000
 80090d8:	401c0000 	.word	0x401c0000
 80090dc:	40140000 	.word	0x40140000
 80090e0:	3fe00000 	.word	0x3fe00000
 80090e4:	9d01      	ldr	r5, [sp, #4]
 80090e6:	4656      	mov	r6, sl
 80090e8:	465f      	mov	r7, fp
 80090ea:	4642      	mov	r2, r8
 80090ec:	464b      	mov	r3, r9
 80090ee:	4630      	mov	r0, r6
 80090f0:	4639      	mov	r1, r7
 80090f2:	f7f7 fbab 	bl	800084c <__aeabi_ddiv>
 80090f6:	f7f7 fd2f 	bl	8000b58 <__aeabi_d2iz>
 80090fa:	4682      	mov	sl, r0
 80090fc:	f7f7 fa12 	bl	8000524 <__aeabi_i2d>
 8009100:	4642      	mov	r2, r8
 8009102:	464b      	mov	r3, r9
 8009104:	f7f7 fa78 	bl	80005f8 <__aeabi_dmul>
 8009108:	4602      	mov	r2, r0
 800910a:	460b      	mov	r3, r1
 800910c:	4630      	mov	r0, r6
 800910e:	4639      	mov	r1, r7
 8009110:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009114:	f7f7 f8b8 	bl	8000288 <__aeabi_dsub>
 8009118:	f805 6b01 	strb.w	r6, [r5], #1
 800911c:	9e01      	ldr	r6, [sp, #4]
 800911e:	9f03      	ldr	r7, [sp, #12]
 8009120:	1bae      	subs	r6, r5, r6
 8009122:	42b7      	cmp	r7, r6
 8009124:	4602      	mov	r2, r0
 8009126:	460b      	mov	r3, r1
 8009128:	d135      	bne.n	8009196 <_dtoa_r+0x6e6>
 800912a:	f7f7 f8af 	bl	800028c <__adddf3>
 800912e:	4642      	mov	r2, r8
 8009130:	464b      	mov	r3, r9
 8009132:	4606      	mov	r6, r0
 8009134:	460f      	mov	r7, r1
 8009136:	f7f7 fcef 	bl	8000b18 <__aeabi_dcmpgt>
 800913a:	b9d0      	cbnz	r0, 8009172 <_dtoa_r+0x6c2>
 800913c:	4642      	mov	r2, r8
 800913e:	464b      	mov	r3, r9
 8009140:	4630      	mov	r0, r6
 8009142:	4639      	mov	r1, r7
 8009144:	f7f7 fcc0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009148:	b110      	cbz	r0, 8009150 <_dtoa_r+0x6a0>
 800914a:	f01a 0f01 	tst.w	sl, #1
 800914e:	d110      	bne.n	8009172 <_dtoa_r+0x6c2>
 8009150:	4620      	mov	r0, r4
 8009152:	ee18 1a10 	vmov	r1, s16
 8009156:	f000 fd13 	bl	8009b80 <_Bfree>
 800915a:	2300      	movs	r3, #0
 800915c:	9800      	ldr	r0, [sp, #0]
 800915e:	702b      	strb	r3, [r5, #0]
 8009160:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009162:	3001      	adds	r0, #1
 8009164:	6018      	str	r0, [r3, #0]
 8009166:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009168:	2b00      	cmp	r3, #0
 800916a:	f43f acf1 	beq.w	8008b50 <_dtoa_r+0xa0>
 800916e:	601d      	str	r5, [r3, #0]
 8009170:	e4ee      	b.n	8008b50 <_dtoa_r+0xa0>
 8009172:	9f00      	ldr	r7, [sp, #0]
 8009174:	462b      	mov	r3, r5
 8009176:	461d      	mov	r5, r3
 8009178:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800917c:	2a39      	cmp	r2, #57	; 0x39
 800917e:	d106      	bne.n	800918e <_dtoa_r+0x6de>
 8009180:	9a01      	ldr	r2, [sp, #4]
 8009182:	429a      	cmp	r2, r3
 8009184:	d1f7      	bne.n	8009176 <_dtoa_r+0x6c6>
 8009186:	9901      	ldr	r1, [sp, #4]
 8009188:	2230      	movs	r2, #48	; 0x30
 800918a:	3701      	adds	r7, #1
 800918c:	700a      	strb	r2, [r1, #0]
 800918e:	781a      	ldrb	r2, [r3, #0]
 8009190:	3201      	adds	r2, #1
 8009192:	701a      	strb	r2, [r3, #0]
 8009194:	e790      	b.n	80090b8 <_dtoa_r+0x608>
 8009196:	4ba6      	ldr	r3, [pc, #664]	; (8009430 <_dtoa_r+0x980>)
 8009198:	2200      	movs	r2, #0
 800919a:	f7f7 fa2d 	bl	80005f8 <__aeabi_dmul>
 800919e:	2200      	movs	r2, #0
 80091a0:	2300      	movs	r3, #0
 80091a2:	4606      	mov	r6, r0
 80091a4:	460f      	mov	r7, r1
 80091a6:	f7f7 fc8f 	bl	8000ac8 <__aeabi_dcmpeq>
 80091aa:	2800      	cmp	r0, #0
 80091ac:	d09d      	beq.n	80090ea <_dtoa_r+0x63a>
 80091ae:	e7cf      	b.n	8009150 <_dtoa_r+0x6a0>
 80091b0:	9a08      	ldr	r2, [sp, #32]
 80091b2:	2a00      	cmp	r2, #0
 80091b4:	f000 80d7 	beq.w	8009366 <_dtoa_r+0x8b6>
 80091b8:	9a06      	ldr	r2, [sp, #24]
 80091ba:	2a01      	cmp	r2, #1
 80091bc:	f300 80ba 	bgt.w	8009334 <_dtoa_r+0x884>
 80091c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80091c2:	2a00      	cmp	r2, #0
 80091c4:	f000 80b2 	beq.w	800932c <_dtoa_r+0x87c>
 80091c8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80091cc:	9e07      	ldr	r6, [sp, #28]
 80091ce:	9d04      	ldr	r5, [sp, #16]
 80091d0:	9a04      	ldr	r2, [sp, #16]
 80091d2:	441a      	add	r2, r3
 80091d4:	9204      	str	r2, [sp, #16]
 80091d6:	9a05      	ldr	r2, [sp, #20]
 80091d8:	2101      	movs	r1, #1
 80091da:	441a      	add	r2, r3
 80091dc:	4620      	mov	r0, r4
 80091de:	9205      	str	r2, [sp, #20]
 80091e0:	f000 fd86 	bl	8009cf0 <__i2b>
 80091e4:	4607      	mov	r7, r0
 80091e6:	2d00      	cmp	r5, #0
 80091e8:	dd0c      	ble.n	8009204 <_dtoa_r+0x754>
 80091ea:	9b05      	ldr	r3, [sp, #20]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	dd09      	ble.n	8009204 <_dtoa_r+0x754>
 80091f0:	42ab      	cmp	r3, r5
 80091f2:	9a04      	ldr	r2, [sp, #16]
 80091f4:	bfa8      	it	ge
 80091f6:	462b      	movge	r3, r5
 80091f8:	1ad2      	subs	r2, r2, r3
 80091fa:	9204      	str	r2, [sp, #16]
 80091fc:	9a05      	ldr	r2, [sp, #20]
 80091fe:	1aed      	subs	r5, r5, r3
 8009200:	1ad3      	subs	r3, r2, r3
 8009202:	9305      	str	r3, [sp, #20]
 8009204:	9b07      	ldr	r3, [sp, #28]
 8009206:	b31b      	cbz	r3, 8009250 <_dtoa_r+0x7a0>
 8009208:	9b08      	ldr	r3, [sp, #32]
 800920a:	2b00      	cmp	r3, #0
 800920c:	f000 80af 	beq.w	800936e <_dtoa_r+0x8be>
 8009210:	2e00      	cmp	r6, #0
 8009212:	dd13      	ble.n	800923c <_dtoa_r+0x78c>
 8009214:	4639      	mov	r1, r7
 8009216:	4632      	mov	r2, r6
 8009218:	4620      	mov	r0, r4
 800921a:	f000 fe29 	bl	8009e70 <__pow5mult>
 800921e:	ee18 2a10 	vmov	r2, s16
 8009222:	4601      	mov	r1, r0
 8009224:	4607      	mov	r7, r0
 8009226:	4620      	mov	r0, r4
 8009228:	f000 fd78 	bl	8009d1c <__multiply>
 800922c:	ee18 1a10 	vmov	r1, s16
 8009230:	4680      	mov	r8, r0
 8009232:	4620      	mov	r0, r4
 8009234:	f000 fca4 	bl	8009b80 <_Bfree>
 8009238:	ee08 8a10 	vmov	s16, r8
 800923c:	9b07      	ldr	r3, [sp, #28]
 800923e:	1b9a      	subs	r2, r3, r6
 8009240:	d006      	beq.n	8009250 <_dtoa_r+0x7a0>
 8009242:	ee18 1a10 	vmov	r1, s16
 8009246:	4620      	mov	r0, r4
 8009248:	f000 fe12 	bl	8009e70 <__pow5mult>
 800924c:	ee08 0a10 	vmov	s16, r0
 8009250:	2101      	movs	r1, #1
 8009252:	4620      	mov	r0, r4
 8009254:	f000 fd4c 	bl	8009cf0 <__i2b>
 8009258:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800925a:	2b00      	cmp	r3, #0
 800925c:	4606      	mov	r6, r0
 800925e:	f340 8088 	ble.w	8009372 <_dtoa_r+0x8c2>
 8009262:	461a      	mov	r2, r3
 8009264:	4601      	mov	r1, r0
 8009266:	4620      	mov	r0, r4
 8009268:	f000 fe02 	bl	8009e70 <__pow5mult>
 800926c:	9b06      	ldr	r3, [sp, #24]
 800926e:	2b01      	cmp	r3, #1
 8009270:	4606      	mov	r6, r0
 8009272:	f340 8081 	ble.w	8009378 <_dtoa_r+0x8c8>
 8009276:	f04f 0800 	mov.w	r8, #0
 800927a:	6933      	ldr	r3, [r6, #16]
 800927c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009280:	6918      	ldr	r0, [r3, #16]
 8009282:	f000 fce5 	bl	8009c50 <__hi0bits>
 8009286:	f1c0 0020 	rsb	r0, r0, #32
 800928a:	9b05      	ldr	r3, [sp, #20]
 800928c:	4418      	add	r0, r3
 800928e:	f010 001f 	ands.w	r0, r0, #31
 8009292:	f000 8092 	beq.w	80093ba <_dtoa_r+0x90a>
 8009296:	f1c0 0320 	rsb	r3, r0, #32
 800929a:	2b04      	cmp	r3, #4
 800929c:	f340 808a 	ble.w	80093b4 <_dtoa_r+0x904>
 80092a0:	f1c0 001c 	rsb	r0, r0, #28
 80092a4:	9b04      	ldr	r3, [sp, #16]
 80092a6:	4403      	add	r3, r0
 80092a8:	9304      	str	r3, [sp, #16]
 80092aa:	9b05      	ldr	r3, [sp, #20]
 80092ac:	4403      	add	r3, r0
 80092ae:	4405      	add	r5, r0
 80092b0:	9305      	str	r3, [sp, #20]
 80092b2:	9b04      	ldr	r3, [sp, #16]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	dd07      	ble.n	80092c8 <_dtoa_r+0x818>
 80092b8:	ee18 1a10 	vmov	r1, s16
 80092bc:	461a      	mov	r2, r3
 80092be:	4620      	mov	r0, r4
 80092c0:	f000 fe30 	bl	8009f24 <__lshift>
 80092c4:	ee08 0a10 	vmov	s16, r0
 80092c8:	9b05      	ldr	r3, [sp, #20]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	dd05      	ble.n	80092da <_dtoa_r+0x82a>
 80092ce:	4631      	mov	r1, r6
 80092d0:	461a      	mov	r2, r3
 80092d2:	4620      	mov	r0, r4
 80092d4:	f000 fe26 	bl	8009f24 <__lshift>
 80092d8:	4606      	mov	r6, r0
 80092da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d06e      	beq.n	80093be <_dtoa_r+0x90e>
 80092e0:	ee18 0a10 	vmov	r0, s16
 80092e4:	4631      	mov	r1, r6
 80092e6:	f000 fe8d 	bl	800a004 <__mcmp>
 80092ea:	2800      	cmp	r0, #0
 80092ec:	da67      	bge.n	80093be <_dtoa_r+0x90e>
 80092ee:	9b00      	ldr	r3, [sp, #0]
 80092f0:	3b01      	subs	r3, #1
 80092f2:	ee18 1a10 	vmov	r1, s16
 80092f6:	9300      	str	r3, [sp, #0]
 80092f8:	220a      	movs	r2, #10
 80092fa:	2300      	movs	r3, #0
 80092fc:	4620      	mov	r0, r4
 80092fe:	f000 fc61 	bl	8009bc4 <__multadd>
 8009302:	9b08      	ldr	r3, [sp, #32]
 8009304:	ee08 0a10 	vmov	s16, r0
 8009308:	2b00      	cmp	r3, #0
 800930a:	f000 81b1 	beq.w	8009670 <_dtoa_r+0xbc0>
 800930e:	2300      	movs	r3, #0
 8009310:	4639      	mov	r1, r7
 8009312:	220a      	movs	r2, #10
 8009314:	4620      	mov	r0, r4
 8009316:	f000 fc55 	bl	8009bc4 <__multadd>
 800931a:	9b02      	ldr	r3, [sp, #8]
 800931c:	2b00      	cmp	r3, #0
 800931e:	4607      	mov	r7, r0
 8009320:	f300 808e 	bgt.w	8009440 <_dtoa_r+0x990>
 8009324:	9b06      	ldr	r3, [sp, #24]
 8009326:	2b02      	cmp	r3, #2
 8009328:	dc51      	bgt.n	80093ce <_dtoa_r+0x91e>
 800932a:	e089      	b.n	8009440 <_dtoa_r+0x990>
 800932c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800932e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009332:	e74b      	b.n	80091cc <_dtoa_r+0x71c>
 8009334:	9b03      	ldr	r3, [sp, #12]
 8009336:	1e5e      	subs	r6, r3, #1
 8009338:	9b07      	ldr	r3, [sp, #28]
 800933a:	42b3      	cmp	r3, r6
 800933c:	bfbf      	itttt	lt
 800933e:	9b07      	ldrlt	r3, [sp, #28]
 8009340:	9607      	strlt	r6, [sp, #28]
 8009342:	1af2      	sublt	r2, r6, r3
 8009344:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009346:	bfb6      	itet	lt
 8009348:	189b      	addlt	r3, r3, r2
 800934a:	1b9e      	subge	r6, r3, r6
 800934c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800934e:	9b03      	ldr	r3, [sp, #12]
 8009350:	bfb8      	it	lt
 8009352:	2600      	movlt	r6, #0
 8009354:	2b00      	cmp	r3, #0
 8009356:	bfb7      	itett	lt
 8009358:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800935c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009360:	1a9d      	sublt	r5, r3, r2
 8009362:	2300      	movlt	r3, #0
 8009364:	e734      	b.n	80091d0 <_dtoa_r+0x720>
 8009366:	9e07      	ldr	r6, [sp, #28]
 8009368:	9d04      	ldr	r5, [sp, #16]
 800936a:	9f08      	ldr	r7, [sp, #32]
 800936c:	e73b      	b.n	80091e6 <_dtoa_r+0x736>
 800936e:	9a07      	ldr	r2, [sp, #28]
 8009370:	e767      	b.n	8009242 <_dtoa_r+0x792>
 8009372:	9b06      	ldr	r3, [sp, #24]
 8009374:	2b01      	cmp	r3, #1
 8009376:	dc18      	bgt.n	80093aa <_dtoa_r+0x8fa>
 8009378:	f1ba 0f00 	cmp.w	sl, #0
 800937c:	d115      	bne.n	80093aa <_dtoa_r+0x8fa>
 800937e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009382:	b993      	cbnz	r3, 80093aa <_dtoa_r+0x8fa>
 8009384:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009388:	0d1b      	lsrs	r3, r3, #20
 800938a:	051b      	lsls	r3, r3, #20
 800938c:	b183      	cbz	r3, 80093b0 <_dtoa_r+0x900>
 800938e:	9b04      	ldr	r3, [sp, #16]
 8009390:	3301      	adds	r3, #1
 8009392:	9304      	str	r3, [sp, #16]
 8009394:	9b05      	ldr	r3, [sp, #20]
 8009396:	3301      	adds	r3, #1
 8009398:	9305      	str	r3, [sp, #20]
 800939a:	f04f 0801 	mov.w	r8, #1
 800939e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	f47f af6a 	bne.w	800927a <_dtoa_r+0x7ca>
 80093a6:	2001      	movs	r0, #1
 80093a8:	e76f      	b.n	800928a <_dtoa_r+0x7da>
 80093aa:	f04f 0800 	mov.w	r8, #0
 80093ae:	e7f6      	b.n	800939e <_dtoa_r+0x8ee>
 80093b0:	4698      	mov	r8, r3
 80093b2:	e7f4      	b.n	800939e <_dtoa_r+0x8ee>
 80093b4:	f43f af7d 	beq.w	80092b2 <_dtoa_r+0x802>
 80093b8:	4618      	mov	r0, r3
 80093ba:	301c      	adds	r0, #28
 80093bc:	e772      	b.n	80092a4 <_dtoa_r+0x7f4>
 80093be:	9b03      	ldr	r3, [sp, #12]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	dc37      	bgt.n	8009434 <_dtoa_r+0x984>
 80093c4:	9b06      	ldr	r3, [sp, #24]
 80093c6:	2b02      	cmp	r3, #2
 80093c8:	dd34      	ble.n	8009434 <_dtoa_r+0x984>
 80093ca:	9b03      	ldr	r3, [sp, #12]
 80093cc:	9302      	str	r3, [sp, #8]
 80093ce:	9b02      	ldr	r3, [sp, #8]
 80093d0:	b96b      	cbnz	r3, 80093ee <_dtoa_r+0x93e>
 80093d2:	4631      	mov	r1, r6
 80093d4:	2205      	movs	r2, #5
 80093d6:	4620      	mov	r0, r4
 80093d8:	f000 fbf4 	bl	8009bc4 <__multadd>
 80093dc:	4601      	mov	r1, r0
 80093de:	4606      	mov	r6, r0
 80093e0:	ee18 0a10 	vmov	r0, s16
 80093e4:	f000 fe0e 	bl	800a004 <__mcmp>
 80093e8:	2800      	cmp	r0, #0
 80093ea:	f73f adbb 	bgt.w	8008f64 <_dtoa_r+0x4b4>
 80093ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093f0:	9d01      	ldr	r5, [sp, #4]
 80093f2:	43db      	mvns	r3, r3
 80093f4:	9300      	str	r3, [sp, #0]
 80093f6:	f04f 0800 	mov.w	r8, #0
 80093fa:	4631      	mov	r1, r6
 80093fc:	4620      	mov	r0, r4
 80093fe:	f000 fbbf 	bl	8009b80 <_Bfree>
 8009402:	2f00      	cmp	r7, #0
 8009404:	f43f aea4 	beq.w	8009150 <_dtoa_r+0x6a0>
 8009408:	f1b8 0f00 	cmp.w	r8, #0
 800940c:	d005      	beq.n	800941a <_dtoa_r+0x96a>
 800940e:	45b8      	cmp	r8, r7
 8009410:	d003      	beq.n	800941a <_dtoa_r+0x96a>
 8009412:	4641      	mov	r1, r8
 8009414:	4620      	mov	r0, r4
 8009416:	f000 fbb3 	bl	8009b80 <_Bfree>
 800941a:	4639      	mov	r1, r7
 800941c:	4620      	mov	r0, r4
 800941e:	f000 fbaf 	bl	8009b80 <_Bfree>
 8009422:	e695      	b.n	8009150 <_dtoa_r+0x6a0>
 8009424:	2600      	movs	r6, #0
 8009426:	4637      	mov	r7, r6
 8009428:	e7e1      	b.n	80093ee <_dtoa_r+0x93e>
 800942a:	9700      	str	r7, [sp, #0]
 800942c:	4637      	mov	r7, r6
 800942e:	e599      	b.n	8008f64 <_dtoa_r+0x4b4>
 8009430:	40240000 	.word	0x40240000
 8009434:	9b08      	ldr	r3, [sp, #32]
 8009436:	2b00      	cmp	r3, #0
 8009438:	f000 80ca 	beq.w	80095d0 <_dtoa_r+0xb20>
 800943c:	9b03      	ldr	r3, [sp, #12]
 800943e:	9302      	str	r3, [sp, #8]
 8009440:	2d00      	cmp	r5, #0
 8009442:	dd05      	ble.n	8009450 <_dtoa_r+0x9a0>
 8009444:	4639      	mov	r1, r7
 8009446:	462a      	mov	r2, r5
 8009448:	4620      	mov	r0, r4
 800944a:	f000 fd6b 	bl	8009f24 <__lshift>
 800944e:	4607      	mov	r7, r0
 8009450:	f1b8 0f00 	cmp.w	r8, #0
 8009454:	d05b      	beq.n	800950e <_dtoa_r+0xa5e>
 8009456:	6879      	ldr	r1, [r7, #4]
 8009458:	4620      	mov	r0, r4
 800945a:	f000 fb51 	bl	8009b00 <_Balloc>
 800945e:	4605      	mov	r5, r0
 8009460:	b928      	cbnz	r0, 800946e <_dtoa_r+0x9be>
 8009462:	4b87      	ldr	r3, [pc, #540]	; (8009680 <_dtoa_r+0xbd0>)
 8009464:	4602      	mov	r2, r0
 8009466:	f240 21ea 	movw	r1, #746	; 0x2ea
 800946a:	f7ff bb3b 	b.w	8008ae4 <_dtoa_r+0x34>
 800946e:	693a      	ldr	r2, [r7, #16]
 8009470:	3202      	adds	r2, #2
 8009472:	0092      	lsls	r2, r2, #2
 8009474:	f107 010c 	add.w	r1, r7, #12
 8009478:	300c      	adds	r0, #12
 800947a:	f000 fb33 	bl	8009ae4 <memcpy>
 800947e:	2201      	movs	r2, #1
 8009480:	4629      	mov	r1, r5
 8009482:	4620      	mov	r0, r4
 8009484:	f000 fd4e 	bl	8009f24 <__lshift>
 8009488:	9b01      	ldr	r3, [sp, #4]
 800948a:	f103 0901 	add.w	r9, r3, #1
 800948e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009492:	4413      	add	r3, r2
 8009494:	9305      	str	r3, [sp, #20]
 8009496:	f00a 0301 	and.w	r3, sl, #1
 800949a:	46b8      	mov	r8, r7
 800949c:	9304      	str	r3, [sp, #16]
 800949e:	4607      	mov	r7, r0
 80094a0:	4631      	mov	r1, r6
 80094a2:	ee18 0a10 	vmov	r0, s16
 80094a6:	f7ff fa77 	bl	8008998 <quorem>
 80094aa:	4641      	mov	r1, r8
 80094ac:	9002      	str	r0, [sp, #8]
 80094ae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80094b2:	ee18 0a10 	vmov	r0, s16
 80094b6:	f000 fda5 	bl	800a004 <__mcmp>
 80094ba:	463a      	mov	r2, r7
 80094bc:	9003      	str	r0, [sp, #12]
 80094be:	4631      	mov	r1, r6
 80094c0:	4620      	mov	r0, r4
 80094c2:	f000 fdbb 	bl	800a03c <__mdiff>
 80094c6:	68c2      	ldr	r2, [r0, #12]
 80094c8:	f109 3bff 	add.w	fp, r9, #4294967295
 80094cc:	4605      	mov	r5, r0
 80094ce:	bb02      	cbnz	r2, 8009512 <_dtoa_r+0xa62>
 80094d0:	4601      	mov	r1, r0
 80094d2:	ee18 0a10 	vmov	r0, s16
 80094d6:	f000 fd95 	bl	800a004 <__mcmp>
 80094da:	4602      	mov	r2, r0
 80094dc:	4629      	mov	r1, r5
 80094de:	4620      	mov	r0, r4
 80094e0:	9207      	str	r2, [sp, #28]
 80094e2:	f000 fb4d 	bl	8009b80 <_Bfree>
 80094e6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80094ea:	ea43 0102 	orr.w	r1, r3, r2
 80094ee:	9b04      	ldr	r3, [sp, #16]
 80094f0:	430b      	orrs	r3, r1
 80094f2:	464d      	mov	r5, r9
 80094f4:	d10f      	bne.n	8009516 <_dtoa_r+0xa66>
 80094f6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80094fa:	d02a      	beq.n	8009552 <_dtoa_r+0xaa2>
 80094fc:	9b03      	ldr	r3, [sp, #12]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	dd02      	ble.n	8009508 <_dtoa_r+0xa58>
 8009502:	9b02      	ldr	r3, [sp, #8]
 8009504:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009508:	f88b a000 	strb.w	sl, [fp]
 800950c:	e775      	b.n	80093fa <_dtoa_r+0x94a>
 800950e:	4638      	mov	r0, r7
 8009510:	e7ba      	b.n	8009488 <_dtoa_r+0x9d8>
 8009512:	2201      	movs	r2, #1
 8009514:	e7e2      	b.n	80094dc <_dtoa_r+0xa2c>
 8009516:	9b03      	ldr	r3, [sp, #12]
 8009518:	2b00      	cmp	r3, #0
 800951a:	db04      	blt.n	8009526 <_dtoa_r+0xa76>
 800951c:	9906      	ldr	r1, [sp, #24]
 800951e:	430b      	orrs	r3, r1
 8009520:	9904      	ldr	r1, [sp, #16]
 8009522:	430b      	orrs	r3, r1
 8009524:	d122      	bne.n	800956c <_dtoa_r+0xabc>
 8009526:	2a00      	cmp	r2, #0
 8009528:	ddee      	ble.n	8009508 <_dtoa_r+0xa58>
 800952a:	ee18 1a10 	vmov	r1, s16
 800952e:	2201      	movs	r2, #1
 8009530:	4620      	mov	r0, r4
 8009532:	f000 fcf7 	bl	8009f24 <__lshift>
 8009536:	4631      	mov	r1, r6
 8009538:	ee08 0a10 	vmov	s16, r0
 800953c:	f000 fd62 	bl	800a004 <__mcmp>
 8009540:	2800      	cmp	r0, #0
 8009542:	dc03      	bgt.n	800954c <_dtoa_r+0xa9c>
 8009544:	d1e0      	bne.n	8009508 <_dtoa_r+0xa58>
 8009546:	f01a 0f01 	tst.w	sl, #1
 800954a:	d0dd      	beq.n	8009508 <_dtoa_r+0xa58>
 800954c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009550:	d1d7      	bne.n	8009502 <_dtoa_r+0xa52>
 8009552:	2339      	movs	r3, #57	; 0x39
 8009554:	f88b 3000 	strb.w	r3, [fp]
 8009558:	462b      	mov	r3, r5
 800955a:	461d      	mov	r5, r3
 800955c:	3b01      	subs	r3, #1
 800955e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009562:	2a39      	cmp	r2, #57	; 0x39
 8009564:	d071      	beq.n	800964a <_dtoa_r+0xb9a>
 8009566:	3201      	adds	r2, #1
 8009568:	701a      	strb	r2, [r3, #0]
 800956a:	e746      	b.n	80093fa <_dtoa_r+0x94a>
 800956c:	2a00      	cmp	r2, #0
 800956e:	dd07      	ble.n	8009580 <_dtoa_r+0xad0>
 8009570:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009574:	d0ed      	beq.n	8009552 <_dtoa_r+0xaa2>
 8009576:	f10a 0301 	add.w	r3, sl, #1
 800957a:	f88b 3000 	strb.w	r3, [fp]
 800957e:	e73c      	b.n	80093fa <_dtoa_r+0x94a>
 8009580:	9b05      	ldr	r3, [sp, #20]
 8009582:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009586:	4599      	cmp	r9, r3
 8009588:	d047      	beq.n	800961a <_dtoa_r+0xb6a>
 800958a:	ee18 1a10 	vmov	r1, s16
 800958e:	2300      	movs	r3, #0
 8009590:	220a      	movs	r2, #10
 8009592:	4620      	mov	r0, r4
 8009594:	f000 fb16 	bl	8009bc4 <__multadd>
 8009598:	45b8      	cmp	r8, r7
 800959a:	ee08 0a10 	vmov	s16, r0
 800959e:	f04f 0300 	mov.w	r3, #0
 80095a2:	f04f 020a 	mov.w	r2, #10
 80095a6:	4641      	mov	r1, r8
 80095a8:	4620      	mov	r0, r4
 80095aa:	d106      	bne.n	80095ba <_dtoa_r+0xb0a>
 80095ac:	f000 fb0a 	bl	8009bc4 <__multadd>
 80095b0:	4680      	mov	r8, r0
 80095b2:	4607      	mov	r7, r0
 80095b4:	f109 0901 	add.w	r9, r9, #1
 80095b8:	e772      	b.n	80094a0 <_dtoa_r+0x9f0>
 80095ba:	f000 fb03 	bl	8009bc4 <__multadd>
 80095be:	4639      	mov	r1, r7
 80095c0:	4680      	mov	r8, r0
 80095c2:	2300      	movs	r3, #0
 80095c4:	220a      	movs	r2, #10
 80095c6:	4620      	mov	r0, r4
 80095c8:	f000 fafc 	bl	8009bc4 <__multadd>
 80095cc:	4607      	mov	r7, r0
 80095ce:	e7f1      	b.n	80095b4 <_dtoa_r+0xb04>
 80095d0:	9b03      	ldr	r3, [sp, #12]
 80095d2:	9302      	str	r3, [sp, #8]
 80095d4:	9d01      	ldr	r5, [sp, #4]
 80095d6:	ee18 0a10 	vmov	r0, s16
 80095da:	4631      	mov	r1, r6
 80095dc:	f7ff f9dc 	bl	8008998 <quorem>
 80095e0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80095e4:	9b01      	ldr	r3, [sp, #4]
 80095e6:	f805 ab01 	strb.w	sl, [r5], #1
 80095ea:	1aea      	subs	r2, r5, r3
 80095ec:	9b02      	ldr	r3, [sp, #8]
 80095ee:	4293      	cmp	r3, r2
 80095f0:	dd09      	ble.n	8009606 <_dtoa_r+0xb56>
 80095f2:	ee18 1a10 	vmov	r1, s16
 80095f6:	2300      	movs	r3, #0
 80095f8:	220a      	movs	r2, #10
 80095fa:	4620      	mov	r0, r4
 80095fc:	f000 fae2 	bl	8009bc4 <__multadd>
 8009600:	ee08 0a10 	vmov	s16, r0
 8009604:	e7e7      	b.n	80095d6 <_dtoa_r+0xb26>
 8009606:	9b02      	ldr	r3, [sp, #8]
 8009608:	2b00      	cmp	r3, #0
 800960a:	bfc8      	it	gt
 800960c:	461d      	movgt	r5, r3
 800960e:	9b01      	ldr	r3, [sp, #4]
 8009610:	bfd8      	it	le
 8009612:	2501      	movle	r5, #1
 8009614:	441d      	add	r5, r3
 8009616:	f04f 0800 	mov.w	r8, #0
 800961a:	ee18 1a10 	vmov	r1, s16
 800961e:	2201      	movs	r2, #1
 8009620:	4620      	mov	r0, r4
 8009622:	f000 fc7f 	bl	8009f24 <__lshift>
 8009626:	4631      	mov	r1, r6
 8009628:	ee08 0a10 	vmov	s16, r0
 800962c:	f000 fcea 	bl	800a004 <__mcmp>
 8009630:	2800      	cmp	r0, #0
 8009632:	dc91      	bgt.n	8009558 <_dtoa_r+0xaa8>
 8009634:	d102      	bne.n	800963c <_dtoa_r+0xb8c>
 8009636:	f01a 0f01 	tst.w	sl, #1
 800963a:	d18d      	bne.n	8009558 <_dtoa_r+0xaa8>
 800963c:	462b      	mov	r3, r5
 800963e:	461d      	mov	r5, r3
 8009640:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009644:	2a30      	cmp	r2, #48	; 0x30
 8009646:	d0fa      	beq.n	800963e <_dtoa_r+0xb8e>
 8009648:	e6d7      	b.n	80093fa <_dtoa_r+0x94a>
 800964a:	9a01      	ldr	r2, [sp, #4]
 800964c:	429a      	cmp	r2, r3
 800964e:	d184      	bne.n	800955a <_dtoa_r+0xaaa>
 8009650:	9b00      	ldr	r3, [sp, #0]
 8009652:	3301      	adds	r3, #1
 8009654:	9300      	str	r3, [sp, #0]
 8009656:	2331      	movs	r3, #49	; 0x31
 8009658:	7013      	strb	r3, [r2, #0]
 800965a:	e6ce      	b.n	80093fa <_dtoa_r+0x94a>
 800965c:	4b09      	ldr	r3, [pc, #36]	; (8009684 <_dtoa_r+0xbd4>)
 800965e:	f7ff ba95 	b.w	8008b8c <_dtoa_r+0xdc>
 8009662:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009664:	2b00      	cmp	r3, #0
 8009666:	f47f aa6e 	bne.w	8008b46 <_dtoa_r+0x96>
 800966a:	4b07      	ldr	r3, [pc, #28]	; (8009688 <_dtoa_r+0xbd8>)
 800966c:	f7ff ba8e 	b.w	8008b8c <_dtoa_r+0xdc>
 8009670:	9b02      	ldr	r3, [sp, #8]
 8009672:	2b00      	cmp	r3, #0
 8009674:	dcae      	bgt.n	80095d4 <_dtoa_r+0xb24>
 8009676:	9b06      	ldr	r3, [sp, #24]
 8009678:	2b02      	cmp	r3, #2
 800967a:	f73f aea8 	bgt.w	80093ce <_dtoa_r+0x91e>
 800967e:	e7a9      	b.n	80095d4 <_dtoa_r+0xb24>
 8009680:	0800acf0 	.word	0x0800acf0
 8009684:	0800ac28 	.word	0x0800ac28
 8009688:	0800ac71 	.word	0x0800ac71

0800968c <__sflush_r>:
 800968c:	898a      	ldrh	r2, [r1, #12]
 800968e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009692:	4605      	mov	r5, r0
 8009694:	0710      	lsls	r0, r2, #28
 8009696:	460c      	mov	r4, r1
 8009698:	d458      	bmi.n	800974c <__sflush_r+0xc0>
 800969a:	684b      	ldr	r3, [r1, #4]
 800969c:	2b00      	cmp	r3, #0
 800969e:	dc05      	bgt.n	80096ac <__sflush_r+0x20>
 80096a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	dc02      	bgt.n	80096ac <__sflush_r+0x20>
 80096a6:	2000      	movs	r0, #0
 80096a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80096ae:	2e00      	cmp	r6, #0
 80096b0:	d0f9      	beq.n	80096a6 <__sflush_r+0x1a>
 80096b2:	2300      	movs	r3, #0
 80096b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80096b8:	682f      	ldr	r7, [r5, #0]
 80096ba:	602b      	str	r3, [r5, #0]
 80096bc:	d032      	beq.n	8009724 <__sflush_r+0x98>
 80096be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80096c0:	89a3      	ldrh	r3, [r4, #12]
 80096c2:	075a      	lsls	r2, r3, #29
 80096c4:	d505      	bpl.n	80096d2 <__sflush_r+0x46>
 80096c6:	6863      	ldr	r3, [r4, #4]
 80096c8:	1ac0      	subs	r0, r0, r3
 80096ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80096cc:	b10b      	cbz	r3, 80096d2 <__sflush_r+0x46>
 80096ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80096d0:	1ac0      	subs	r0, r0, r3
 80096d2:	2300      	movs	r3, #0
 80096d4:	4602      	mov	r2, r0
 80096d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80096d8:	6a21      	ldr	r1, [r4, #32]
 80096da:	4628      	mov	r0, r5
 80096dc:	47b0      	blx	r6
 80096de:	1c43      	adds	r3, r0, #1
 80096e0:	89a3      	ldrh	r3, [r4, #12]
 80096e2:	d106      	bne.n	80096f2 <__sflush_r+0x66>
 80096e4:	6829      	ldr	r1, [r5, #0]
 80096e6:	291d      	cmp	r1, #29
 80096e8:	d82c      	bhi.n	8009744 <__sflush_r+0xb8>
 80096ea:	4a2a      	ldr	r2, [pc, #168]	; (8009794 <__sflush_r+0x108>)
 80096ec:	40ca      	lsrs	r2, r1
 80096ee:	07d6      	lsls	r6, r2, #31
 80096f0:	d528      	bpl.n	8009744 <__sflush_r+0xb8>
 80096f2:	2200      	movs	r2, #0
 80096f4:	6062      	str	r2, [r4, #4]
 80096f6:	04d9      	lsls	r1, r3, #19
 80096f8:	6922      	ldr	r2, [r4, #16]
 80096fa:	6022      	str	r2, [r4, #0]
 80096fc:	d504      	bpl.n	8009708 <__sflush_r+0x7c>
 80096fe:	1c42      	adds	r2, r0, #1
 8009700:	d101      	bne.n	8009706 <__sflush_r+0x7a>
 8009702:	682b      	ldr	r3, [r5, #0]
 8009704:	b903      	cbnz	r3, 8009708 <__sflush_r+0x7c>
 8009706:	6560      	str	r0, [r4, #84]	; 0x54
 8009708:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800970a:	602f      	str	r7, [r5, #0]
 800970c:	2900      	cmp	r1, #0
 800970e:	d0ca      	beq.n	80096a6 <__sflush_r+0x1a>
 8009710:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009714:	4299      	cmp	r1, r3
 8009716:	d002      	beq.n	800971e <__sflush_r+0x92>
 8009718:	4628      	mov	r0, r5
 800971a:	f000 fd8b 	bl	800a234 <_free_r>
 800971e:	2000      	movs	r0, #0
 8009720:	6360      	str	r0, [r4, #52]	; 0x34
 8009722:	e7c1      	b.n	80096a8 <__sflush_r+0x1c>
 8009724:	6a21      	ldr	r1, [r4, #32]
 8009726:	2301      	movs	r3, #1
 8009728:	4628      	mov	r0, r5
 800972a:	47b0      	blx	r6
 800972c:	1c41      	adds	r1, r0, #1
 800972e:	d1c7      	bne.n	80096c0 <__sflush_r+0x34>
 8009730:	682b      	ldr	r3, [r5, #0]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d0c4      	beq.n	80096c0 <__sflush_r+0x34>
 8009736:	2b1d      	cmp	r3, #29
 8009738:	d001      	beq.n	800973e <__sflush_r+0xb2>
 800973a:	2b16      	cmp	r3, #22
 800973c:	d101      	bne.n	8009742 <__sflush_r+0xb6>
 800973e:	602f      	str	r7, [r5, #0]
 8009740:	e7b1      	b.n	80096a6 <__sflush_r+0x1a>
 8009742:	89a3      	ldrh	r3, [r4, #12]
 8009744:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009748:	81a3      	strh	r3, [r4, #12]
 800974a:	e7ad      	b.n	80096a8 <__sflush_r+0x1c>
 800974c:	690f      	ldr	r7, [r1, #16]
 800974e:	2f00      	cmp	r7, #0
 8009750:	d0a9      	beq.n	80096a6 <__sflush_r+0x1a>
 8009752:	0793      	lsls	r3, r2, #30
 8009754:	680e      	ldr	r6, [r1, #0]
 8009756:	bf08      	it	eq
 8009758:	694b      	ldreq	r3, [r1, #20]
 800975a:	600f      	str	r7, [r1, #0]
 800975c:	bf18      	it	ne
 800975e:	2300      	movne	r3, #0
 8009760:	eba6 0807 	sub.w	r8, r6, r7
 8009764:	608b      	str	r3, [r1, #8]
 8009766:	f1b8 0f00 	cmp.w	r8, #0
 800976a:	dd9c      	ble.n	80096a6 <__sflush_r+0x1a>
 800976c:	6a21      	ldr	r1, [r4, #32]
 800976e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009770:	4643      	mov	r3, r8
 8009772:	463a      	mov	r2, r7
 8009774:	4628      	mov	r0, r5
 8009776:	47b0      	blx	r6
 8009778:	2800      	cmp	r0, #0
 800977a:	dc06      	bgt.n	800978a <__sflush_r+0xfe>
 800977c:	89a3      	ldrh	r3, [r4, #12]
 800977e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009782:	81a3      	strh	r3, [r4, #12]
 8009784:	f04f 30ff 	mov.w	r0, #4294967295
 8009788:	e78e      	b.n	80096a8 <__sflush_r+0x1c>
 800978a:	4407      	add	r7, r0
 800978c:	eba8 0800 	sub.w	r8, r8, r0
 8009790:	e7e9      	b.n	8009766 <__sflush_r+0xda>
 8009792:	bf00      	nop
 8009794:	20400001 	.word	0x20400001

08009798 <_fflush_r>:
 8009798:	b538      	push	{r3, r4, r5, lr}
 800979a:	690b      	ldr	r3, [r1, #16]
 800979c:	4605      	mov	r5, r0
 800979e:	460c      	mov	r4, r1
 80097a0:	b913      	cbnz	r3, 80097a8 <_fflush_r+0x10>
 80097a2:	2500      	movs	r5, #0
 80097a4:	4628      	mov	r0, r5
 80097a6:	bd38      	pop	{r3, r4, r5, pc}
 80097a8:	b118      	cbz	r0, 80097b2 <_fflush_r+0x1a>
 80097aa:	6983      	ldr	r3, [r0, #24]
 80097ac:	b90b      	cbnz	r3, 80097b2 <_fflush_r+0x1a>
 80097ae:	f000 f887 	bl	80098c0 <__sinit>
 80097b2:	4b14      	ldr	r3, [pc, #80]	; (8009804 <_fflush_r+0x6c>)
 80097b4:	429c      	cmp	r4, r3
 80097b6:	d11b      	bne.n	80097f0 <_fflush_r+0x58>
 80097b8:	686c      	ldr	r4, [r5, #4]
 80097ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d0ef      	beq.n	80097a2 <_fflush_r+0xa>
 80097c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80097c4:	07d0      	lsls	r0, r2, #31
 80097c6:	d404      	bmi.n	80097d2 <_fflush_r+0x3a>
 80097c8:	0599      	lsls	r1, r3, #22
 80097ca:	d402      	bmi.n	80097d2 <_fflush_r+0x3a>
 80097cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097ce:	f000 f91a 	bl	8009a06 <__retarget_lock_acquire_recursive>
 80097d2:	4628      	mov	r0, r5
 80097d4:	4621      	mov	r1, r4
 80097d6:	f7ff ff59 	bl	800968c <__sflush_r>
 80097da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097dc:	07da      	lsls	r2, r3, #31
 80097de:	4605      	mov	r5, r0
 80097e0:	d4e0      	bmi.n	80097a4 <_fflush_r+0xc>
 80097e2:	89a3      	ldrh	r3, [r4, #12]
 80097e4:	059b      	lsls	r3, r3, #22
 80097e6:	d4dd      	bmi.n	80097a4 <_fflush_r+0xc>
 80097e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097ea:	f000 f90d 	bl	8009a08 <__retarget_lock_release_recursive>
 80097ee:	e7d9      	b.n	80097a4 <_fflush_r+0xc>
 80097f0:	4b05      	ldr	r3, [pc, #20]	; (8009808 <_fflush_r+0x70>)
 80097f2:	429c      	cmp	r4, r3
 80097f4:	d101      	bne.n	80097fa <_fflush_r+0x62>
 80097f6:	68ac      	ldr	r4, [r5, #8]
 80097f8:	e7df      	b.n	80097ba <_fflush_r+0x22>
 80097fa:	4b04      	ldr	r3, [pc, #16]	; (800980c <_fflush_r+0x74>)
 80097fc:	429c      	cmp	r4, r3
 80097fe:	bf08      	it	eq
 8009800:	68ec      	ldreq	r4, [r5, #12]
 8009802:	e7da      	b.n	80097ba <_fflush_r+0x22>
 8009804:	0800ad24 	.word	0x0800ad24
 8009808:	0800ad44 	.word	0x0800ad44
 800980c:	0800ad04 	.word	0x0800ad04

08009810 <std>:
 8009810:	2300      	movs	r3, #0
 8009812:	b510      	push	{r4, lr}
 8009814:	4604      	mov	r4, r0
 8009816:	e9c0 3300 	strd	r3, r3, [r0]
 800981a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800981e:	6083      	str	r3, [r0, #8]
 8009820:	8181      	strh	r1, [r0, #12]
 8009822:	6643      	str	r3, [r0, #100]	; 0x64
 8009824:	81c2      	strh	r2, [r0, #14]
 8009826:	6183      	str	r3, [r0, #24]
 8009828:	4619      	mov	r1, r3
 800982a:	2208      	movs	r2, #8
 800982c:	305c      	adds	r0, #92	; 0x5c
 800982e:	f7fe faa1 	bl	8007d74 <memset>
 8009832:	4b05      	ldr	r3, [pc, #20]	; (8009848 <std+0x38>)
 8009834:	6263      	str	r3, [r4, #36]	; 0x24
 8009836:	4b05      	ldr	r3, [pc, #20]	; (800984c <std+0x3c>)
 8009838:	62a3      	str	r3, [r4, #40]	; 0x28
 800983a:	4b05      	ldr	r3, [pc, #20]	; (8009850 <std+0x40>)
 800983c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800983e:	4b05      	ldr	r3, [pc, #20]	; (8009854 <std+0x44>)
 8009840:	6224      	str	r4, [r4, #32]
 8009842:	6323      	str	r3, [r4, #48]	; 0x30
 8009844:	bd10      	pop	{r4, pc}
 8009846:	bf00      	nop
 8009848:	0800a6c9 	.word	0x0800a6c9
 800984c:	0800a6eb 	.word	0x0800a6eb
 8009850:	0800a723 	.word	0x0800a723
 8009854:	0800a747 	.word	0x0800a747

08009858 <_cleanup_r>:
 8009858:	4901      	ldr	r1, [pc, #4]	; (8009860 <_cleanup_r+0x8>)
 800985a:	f000 b8af 	b.w	80099bc <_fwalk_reent>
 800985e:	bf00      	nop
 8009860:	08009799 	.word	0x08009799

08009864 <__sfmoreglue>:
 8009864:	b570      	push	{r4, r5, r6, lr}
 8009866:	2268      	movs	r2, #104	; 0x68
 8009868:	1e4d      	subs	r5, r1, #1
 800986a:	4355      	muls	r5, r2
 800986c:	460e      	mov	r6, r1
 800986e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009872:	f000 fd4b 	bl	800a30c <_malloc_r>
 8009876:	4604      	mov	r4, r0
 8009878:	b140      	cbz	r0, 800988c <__sfmoreglue+0x28>
 800987a:	2100      	movs	r1, #0
 800987c:	e9c0 1600 	strd	r1, r6, [r0]
 8009880:	300c      	adds	r0, #12
 8009882:	60a0      	str	r0, [r4, #8]
 8009884:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009888:	f7fe fa74 	bl	8007d74 <memset>
 800988c:	4620      	mov	r0, r4
 800988e:	bd70      	pop	{r4, r5, r6, pc}

08009890 <__sfp_lock_acquire>:
 8009890:	4801      	ldr	r0, [pc, #4]	; (8009898 <__sfp_lock_acquire+0x8>)
 8009892:	f000 b8b8 	b.w	8009a06 <__retarget_lock_acquire_recursive>
 8009896:	bf00      	nop
 8009898:	2000045d 	.word	0x2000045d

0800989c <__sfp_lock_release>:
 800989c:	4801      	ldr	r0, [pc, #4]	; (80098a4 <__sfp_lock_release+0x8>)
 800989e:	f000 b8b3 	b.w	8009a08 <__retarget_lock_release_recursive>
 80098a2:	bf00      	nop
 80098a4:	2000045d 	.word	0x2000045d

080098a8 <__sinit_lock_acquire>:
 80098a8:	4801      	ldr	r0, [pc, #4]	; (80098b0 <__sinit_lock_acquire+0x8>)
 80098aa:	f000 b8ac 	b.w	8009a06 <__retarget_lock_acquire_recursive>
 80098ae:	bf00      	nop
 80098b0:	2000045e 	.word	0x2000045e

080098b4 <__sinit_lock_release>:
 80098b4:	4801      	ldr	r0, [pc, #4]	; (80098bc <__sinit_lock_release+0x8>)
 80098b6:	f000 b8a7 	b.w	8009a08 <__retarget_lock_release_recursive>
 80098ba:	bf00      	nop
 80098bc:	2000045e 	.word	0x2000045e

080098c0 <__sinit>:
 80098c0:	b510      	push	{r4, lr}
 80098c2:	4604      	mov	r4, r0
 80098c4:	f7ff fff0 	bl	80098a8 <__sinit_lock_acquire>
 80098c8:	69a3      	ldr	r3, [r4, #24]
 80098ca:	b11b      	cbz	r3, 80098d4 <__sinit+0x14>
 80098cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098d0:	f7ff bff0 	b.w	80098b4 <__sinit_lock_release>
 80098d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80098d8:	6523      	str	r3, [r4, #80]	; 0x50
 80098da:	4b13      	ldr	r3, [pc, #76]	; (8009928 <__sinit+0x68>)
 80098dc:	4a13      	ldr	r2, [pc, #76]	; (800992c <__sinit+0x6c>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80098e2:	42a3      	cmp	r3, r4
 80098e4:	bf04      	itt	eq
 80098e6:	2301      	moveq	r3, #1
 80098e8:	61a3      	streq	r3, [r4, #24]
 80098ea:	4620      	mov	r0, r4
 80098ec:	f000 f820 	bl	8009930 <__sfp>
 80098f0:	6060      	str	r0, [r4, #4]
 80098f2:	4620      	mov	r0, r4
 80098f4:	f000 f81c 	bl	8009930 <__sfp>
 80098f8:	60a0      	str	r0, [r4, #8]
 80098fa:	4620      	mov	r0, r4
 80098fc:	f000 f818 	bl	8009930 <__sfp>
 8009900:	2200      	movs	r2, #0
 8009902:	60e0      	str	r0, [r4, #12]
 8009904:	2104      	movs	r1, #4
 8009906:	6860      	ldr	r0, [r4, #4]
 8009908:	f7ff ff82 	bl	8009810 <std>
 800990c:	68a0      	ldr	r0, [r4, #8]
 800990e:	2201      	movs	r2, #1
 8009910:	2109      	movs	r1, #9
 8009912:	f7ff ff7d 	bl	8009810 <std>
 8009916:	68e0      	ldr	r0, [r4, #12]
 8009918:	2202      	movs	r2, #2
 800991a:	2112      	movs	r1, #18
 800991c:	f7ff ff78 	bl	8009810 <std>
 8009920:	2301      	movs	r3, #1
 8009922:	61a3      	str	r3, [r4, #24]
 8009924:	e7d2      	b.n	80098cc <__sinit+0xc>
 8009926:	bf00      	nop
 8009928:	0800ac14 	.word	0x0800ac14
 800992c:	08009859 	.word	0x08009859

08009930 <__sfp>:
 8009930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009932:	4607      	mov	r7, r0
 8009934:	f7ff ffac 	bl	8009890 <__sfp_lock_acquire>
 8009938:	4b1e      	ldr	r3, [pc, #120]	; (80099b4 <__sfp+0x84>)
 800993a:	681e      	ldr	r6, [r3, #0]
 800993c:	69b3      	ldr	r3, [r6, #24]
 800993e:	b913      	cbnz	r3, 8009946 <__sfp+0x16>
 8009940:	4630      	mov	r0, r6
 8009942:	f7ff ffbd 	bl	80098c0 <__sinit>
 8009946:	3648      	adds	r6, #72	; 0x48
 8009948:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800994c:	3b01      	subs	r3, #1
 800994e:	d503      	bpl.n	8009958 <__sfp+0x28>
 8009950:	6833      	ldr	r3, [r6, #0]
 8009952:	b30b      	cbz	r3, 8009998 <__sfp+0x68>
 8009954:	6836      	ldr	r6, [r6, #0]
 8009956:	e7f7      	b.n	8009948 <__sfp+0x18>
 8009958:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800995c:	b9d5      	cbnz	r5, 8009994 <__sfp+0x64>
 800995e:	4b16      	ldr	r3, [pc, #88]	; (80099b8 <__sfp+0x88>)
 8009960:	60e3      	str	r3, [r4, #12]
 8009962:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009966:	6665      	str	r5, [r4, #100]	; 0x64
 8009968:	f000 f84c 	bl	8009a04 <__retarget_lock_init_recursive>
 800996c:	f7ff ff96 	bl	800989c <__sfp_lock_release>
 8009970:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009974:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009978:	6025      	str	r5, [r4, #0]
 800997a:	61a5      	str	r5, [r4, #24]
 800997c:	2208      	movs	r2, #8
 800997e:	4629      	mov	r1, r5
 8009980:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009984:	f7fe f9f6 	bl	8007d74 <memset>
 8009988:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800998c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009990:	4620      	mov	r0, r4
 8009992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009994:	3468      	adds	r4, #104	; 0x68
 8009996:	e7d9      	b.n	800994c <__sfp+0x1c>
 8009998:	2104      	movs	r1, #4
 800999a:	4638      	mov	r0, r7
 800999c:	f7ff ff62 	bl	8009864 <__sfmoreglue>
 80099a0:	4604      	mov	r4, r0
 80099a2:	6030      	str	r0, [r6, #0]
 80099a4:	2800      	cmp	r0, #0
 80099a6:	d1d5      	bne.n	8009954 <__sfp+0x24>
 80099a8:	f7ff ff78 	bl	800989c <__sfp_lock_release>
 80099ac:	230c      	movs	r3, #12
 80099ae:	603b      	str	r3, [r7, #0]
 80099b0:	e7ee      	b.n	8009990 <__sfp+0x60>
 80099b2:	bf00      	nop
 80099b4:	0800ac14 	.word	0x0800ac14
 80099b8:	ffff0001 	.word	0xffff0001

080099bc <_fwalk_reent>:
 80099bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099c0:	4606      	mov	r6, r0
 80099c2:	4688      	mov	r8, r1
 80099c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80099c8:	2700      	movs	r7, #0
 80099ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80099ce:	f1b9 0901 	subs.w	r9, r9, #1
 80099d2:	d505      	bpl.n	80099e0 <_fwalk_reent+0x24>
 80099d4:	6824      	ldr	r4, [r4, #0]
 80099d6:	2c00      	cmp	r4, #0
 80099d8:	d1f7      	bne.n	80099ca <_fwalk_reent+0xe>
 80099da:	4638      	mov	r0, r7
 80099dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099e0:	89ab      	ldrh	r3, [r5, #12]
 80099e2:	2b01      	cmp	r3, #1
 80099e4:	d907      	bls.n	80099f6 <_fwalk_reent+0x3a>
 80099e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80099ea:	3301      	adds	r3, #1
 80099ec:	d003      	beq.n	80099f6 <_fwalk_reent+0x3a>
 80099ee:	4629      	mov	r1, r5
 80099f0:	4630      	mov	r0, r6
 80099f2:	47c0      	blx	r8
 80099f4:	4307      	orrs	r7, r0
 80099f6:	3568      	adds	r5, #104	; 0x68
 80099f8:	e7e9      	b.n	80099ce <_fwalk_reent+0x12>
	...

080099fc <_localeconv_r>:
 80099fc:	4800      	ldr	r0, [pc, #0]	; (8009a00 <_localeconv_r+0x4>)
 80099fe:	4770      	bx	lr
 8009a00:	20000174 	.word	0x20000174

08009a04 <__retarget_lock_init_recursive>:
 8009a04:	4770      	bx	lr

08009a06 <__retarget_lock_acquire_recursive>:
 8009a06:	4770      	bx	lr

08009a08 <__retarget_lock_release_recursive>:
 8009a08:	4770      	bx	lr

08009a0a <__swhatbuf_r>:
 8009a0a:	b570      	push	{r4, r5, r6, lr}
 8009a0c:	460e      	mov	r6, r1
 8009a0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a12:	2900      	cmp	r1, #0
 8009a14:	b096      	sub	sp, #88	; 0x58
 8009a16:	4614      	mov	r4, r2
 8009a18:	461d      	mov	r5, r3
 8009a1a:	da08      	bge.n	8009a2e <__swhatbuf_r+0x24>
 8009a1c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009a20:	2200      	movs	r2, #0
 8009a22:	602a      	str	r2, [r5, #0]
 8009a24:	061a      	lsls	r2, r3, #24
 8009a26:	d410      	bmi.n	8009a4a <__swhatbuf_r+0x40>
 8009a28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a2c:	e00e      	b.n	8009a4c <__swhatbuf_r+0x42>
 8009a2e:	466a      	mov	r2, sp
 8009a30:	f000 fee0 	bl	800a7f4 <_fstat_r>
 8009a34:	2800      	cmp	r0, #0
 8009a36:	dbf1      	blt.n	8009a1c <__swhatbuf_r+0x12>
 8009a38:	9a01      	ldr	r2, [sp, #4]
 8009a3a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009a3e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009a42:	425a      	negs	r2, r3
 8009a44:	415a      	adcs	r2, r3
 8009a46:	602a      	str	r2, [r5, #0]
 8009a48:	e7ee      	b.n	8009a28 <__swhatbuf_r+0x1e>
 8009a4a:	2340      	movs	r3, #64	; 0x40
 8009a4c:	2000      	movs	r0, #0
 8009a4e:	6023      	str	r3, [r4, #0]
 8009a50:	b016      	add	sp, #88	; 0x58
 8009a52:	bd70      	pop	{r4, r5, r6, pc}

08009a54 <__smakebuf_r>:
 8009a54:	898b      	ldrh	r3, [r1, #12]
 8009a56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009a58:	079d      	lsls	r5, r3, #30
 8009a5a:	4606      	mov	r6, r0
 8009a5c:	460c      	mov	r4, r1
 8009a5e:	d507      	bpl.n	8009a70 <__smakebuf_r+0x1c>
 8009a60:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009a64:	6023      	str	r3, [r4, #0]
 8009a66:	6123      	str	r3, [r4, #16]
 8009a68:	2301      	movs	r3, #1
 8009a6a:	6163      	str	r3, [r4, #20]
 8009a6c:	b002      	add	sp, #8
 8009a6e:	bd70      	pop	{r4, r5, r6, pc}
 8009a70:	ab01      	add	r3, sp, #4
 8009a72:	466a      	mov	r2, sp
 8009a74:	f7ff ffc9 	bl	8009a0a <__swhatbuf_r>
 8009a78:	9900      	ldr	r1, [sp, #0]
 8009a7a:	4605      	mov	r5, r0
 8009a7c:	4630      	mov	r0, r6
 8009a7e:	f000 fc45 	bl	800a30c <_malloc_r>
 8009a82:	b948      	cbnz	r0, 8009a98 <__smakebuf_r+0x44>
 8009a84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a88:	059a      	lsls	r2, r3, #22
 8009a8a:	d4ef      	bmi.n	8009a6c <__smakebuf_r+0x18>
 8009a8c:	f023 0303 	bic.w	r3, r3, #3
 8009a90:	f043 0302 	orr.w	r3, r3, #2
 8009a94:	81a3      	strh	r3, [r4, #12]
 8009a96:	e7e3      	b.n	8009a60 <__smakebuf_r+0xc>
 8009a98:	4b0d      	ldr	r3, [pc, #52]	; (8009ad0 <__smakebuf_r+0x7c>)
 8009a9a:	62b3      	str	r3, [r6, #40]	; 0x28
 8009a9c:	89a3      	ldrh	r3, [r4, #12]
 8009a9e:	6020      	str	r0, [r4, #0]
 8009aa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009aa4:	81a3      	strh	r3, [r4, #12]
 8009aa6:	9b00      	ldr	r3, [sp, #0]
 8009aa8:	6163      	str	r3, [r4, #20]
 8009aaa:	9b01      	ldr	r3, [sp, #4]
 8009aac:	6120      	str	r0, [r4, #16]
 8009aae:	b15b      	cbz	r3, 8009ac8 <__smakebuf_r+0x74>
 8009ab0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ab4:	4630      	mov	r0, r6
 8009ab6:	f000 feaf 	bl	800a818 <_isatty_r>
 8009aba:	b128      	cbz	r0, 8009ac8 <__smakebuf_r+0x74>
 8009abc:	89a3      	ldrh	r3, [r4, #12]
 8009abe:	f023 0303 	bic.w	r3, r3, #3
 8009ac2:	f043 0301 	orr.w	r3, r3, #1
 8009ac6:	81a3      	strh	r3, [r4, #12]
 8009ac8:	89a0      	ldrh	r0, [r4, #12]
 8009aca:	4305      	orrs	r5, r0
 8009acc:	81a5      	strh	r5, [r4, #12]
 8009ace:	e7cd      	b.n	8009a6c <__smakebuf_r+0x18>
 8009ad0:	08009859 	.word	0x08009859

08009ad4 <malloc>:
 8009ad4:	4b02      	ldr	r3, [pc, #8]	; (8009ae0 <malloc+0xc>)
 8009ad6:	4601      	mov	r1, r0
 8009ad8:	6818      	ldr	r0, [r3, #0]
 8009ada:	f000 bc17 	b.w	800a30c <_malloc_r>
 8009ade:	bf00      	nop
 8009ae0:	20000020 	.word	0x20000020

08009ae4 <memcpy>:
 8009ae4:	440a      	add	r2, r1
 8009ae6:	4291      	cmp	r1, r2
 8009ae8:	f100 33ff 	add.w	r3, r0, #4294967295
 8009aec:	d100      	bne.n	8009af0 <memcpy+0xc>
 8009aee:	4770      	bx	lr
 8009af0:	b510      	push	{r4, lr}
 8009af2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009af6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009afa:	4291      	cmp	r1, r2
 8009afc:	d1f9      	bne.n	8009af2 <memcpy+0xe>
 8009afe:	bd10      	pop	{r4, pc}

08009b00 <_Balloc>:
 8009b00:	b570      	push	{r4, r5, r6, lr}
 8009b02:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009b04:	4604      	mov	r4, r0
 8009b06:	460d      	mov	r5, r1
 8009b08:	b976      	cbnz	r6, 8009b28 <_Balloc+0x28>
 8009b0a:	2010      	movs	r0, #16
 8009b0c:	f7ff ffe2 	bl	8009ad4 <malloc>
 8009b10:	4602      	mov	r2, r0
 8009b12:	6260      	str	r0, [r4, #36]	; 0x24
 8009b14:	b920      	cbnz	r0, 8009b20 <_Balloc+0x20>
 8009b16:	4b18      	ldr	r3, [pc, #96]	; (8009b78 <_Balloc+0x78>)
 8009b18:	4818      	ldr	r0, [pc, #96]	; (8009b7c <_Balloc+0x7c>)
 8009b1a:	2166      	movs	r1, #102	; 0x66
 8009b1c:	f000 fe2a 	bl	800a774 <__assert_func>
 8009b20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b24:	6006      	str	r6, [r0, #0]
 8009b26:	60c6      	str	r6, [r0, #12]
 8009b28:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009b2a:	68f3      	ldr	r3, [r6, #12]
 8009b2c:	b183      	cbz	r3, 8009b50 <_Balloc+0x50>
 8009b2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b30:	68db      	ldr	r3, [r3, #12]
 8009b32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009b36:	b9b8      	cbnz	r0, 8009b68 <_Balloc+0x68>
 8009b38:	2101      	movs	r1, #1
 8009b3a:	fa01 f605 	lsl.w	r6, r1, r5
 8009b3e:	1d72      	adds	r2, r6, #5
 8009b40:	0092      	lsls	r2, r2, #2
 8009b42:	4620      	mov	r0, r4
 8009b44:	f000 fb60 	bl	800a208 <_calloc_r>
 8009b48:	b160      	cbz	r0, 8009b64 <_Balloc+0x64>
 8009b4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009b4e:	e00e      	b.n	8009b6e <_Balloc+0x6e>
 8009b50:	2221      	movs	r2, #33	; 0x21
 8009b52:	2104      	movs	r1, #4
 8009b54:	4620      	mov	r0, r4
 8009b56:	f000 fb57 	bl	800a208 <_calloc_r>
 8009b5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b5c:	60f0      	str	r0, [r6, #12]
 8009b5e:	68db      	ldr	r3, [r3, #12]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d1e4      	bne.n	8009b2e <_Balloc+0x2e>
 8009b64:	2000      	movs	r0, #0
 8009b66:	bd70      	pop	{r4, r5, r6, pc}
 8009b68:	6802      	ldr	r2, [r0, #0]
 8009b6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009b6e:	2300      	movs	r3, #0
 8009b70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b74:	e7f7      	b.n	8009b66 <_Balloc+0x66>
 8009b76:	bf00      	nop
 8009b78:	0800ac7e 	.word	0x0800ac7e
 8009b7c:	0800ad64 	.word	0x0800ad64

08009b80 <_Bfree>:
 8009b80:	b570      	push	{r4, r5, r6, lr}
 8009b82:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009b84:	4605      	mov	r5, r0
 8009b86:	460c      	mov	r4, r1
 8009b88:	b976      	cbnz	r6, 8009ba8 <_Bfree+0x28>
 8009b8a:	2010      	movs	r0, #16
 8009b8c:	f7ff ffa2 	bl	8009ad4 <malloc>
 8009b90:	4602      	mov	r2, r0
 8009b92:	6268      	str	r0, [r5, #36]	; 0x24
 8009b94:	b920      	cbnz	r0, 8009ba0 <_Bfree+0x20>
 8009b96:	4b09      	ldr	r3, [pc, #36]	; (8009bbc <_Bfree+0x3c>)
 8009b98:	4809      	ldr	r0, [pc, #36]	; (8009bc0 <_Bfree+0x40>)
 8009b9a:	218a      	movs	r1, #138	; 0x8a
 8009b9c:	f000 fdea 	bl	800a774 <__assert_func>
 8009ba0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ba4:	6006      	str	r6, [r0, #0]
 8009ba6:	60c6      	str	r6, [r0, #12]
 8009ba8:	b13c      	cbz	r4, 8009bba <_Bfree+0x3a>
 8009baa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009bac:	6862      	ldr	r2, [r4, #4]
 8009bae:	68db      	ldr	r3, [r3, #12]
 8009bb0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009bb4:	6021      	str	r1, [r4, #0]
 8009bb6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009bba:	bd70      	pop	{r4, r5, r6, pc}
 8009bbc:	0800ac7e 	.word	0x0800ac7e
 8009bc0:	0800ad64 	.word	0x0800ad64

08009bc4 <__multadd>:
 8009bc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bc8:	690d      	ldr	r5, [r1, #16]
 8009bca:	4607      	mov	r7, r0
 8009bcc:	460c      	mov	r4, r1
 8009bce:	461e      	mov	r6, r3
 8009bd0:	f101 0c14 	add.w	ip, r1, #20
 8009bd4:	2000      	movs	r0, #0
 8009bd6:	f8dc 3000 	ldr.w	r3, [ip]
 8009bda:	b299      	uxth	r1, r3
 8009bdc:	fb02 6101 	mla	r1, r2, r1, r6
 8009be0:	0c1e      	lsrs	r6, r3, #16
 8009be2:	0c0b      	lsrs	r3, r1, #16
 8009be4:	fb02 3306 	mla	r3, r2, r6, r3
 8009be8:	b289      	uxth	r1, r1
 8009bea:	3001      	adds	r0, #1
 8009bec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009bf0:	4285      	cmp	r5, r0
 8009bf2:	f84c 1b04 	str.w	r1, [ip], #4
 8009bf6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009bfa:	dcec      	bgt.n	8009bd6 <__multadd+0x12>
 8009bfc:	b30e      	cbz	r6, 8009c42 <__multadd+0x7e>
 8009bfe:	68a3      	ldr	r3, [r4, #8]
 8009c00:	42ab      	cmp	r3, r5
 8009c02:	dc19      	bgt.n	8009c38 <__multadd+0x74>
 8009c04:	6861      	ldr	r1, [r4, #4]
 8009c06:	4638      	mov	r0, r7
 8009c08:	3101      	adds	r1, #1
 8009c0a:	f7ff ff79 	bl	8009b00 <_Balloc>
 8009c0e:	4680      	mov	r8, r0
 8009c10:	b928      	cbnz	r0, 8009c1e <__multadd+0x5a>
 8009c12:	4602      	mov	r2, r0
 8009c14:	4b0c      	ldr	r3, [pc, #48]	; (8009c48 <__multadd+0x84>)
 8009c16:	480d      	ldr	r0, [pc, #52]	; (8009c4c <__multadd+0x88>)
 8009c18:	21b5      	movs	r1, #181	; 0xb5
 8009c1a:	f000 fdab 	bl	800a774 <__assert_func>
 8009c1e:	6922      	ldr	r2, [r4, #16]
 8009c20:	3202      	adds	r2, #2
 8009c22:	f104 010c 	add.w	r1, r4, #12
 8009c26:	0092      	lsls	r2, r2, #2
 8009c28:	300c      	adds	r0, #12
 8009c2a:	f7ff ff5b 	bl	8009ae4 <memcpy>
 8009c2e:	4621      	mov	r1, r4
 8009c30:	4638      	mov	r0, r7
 8009c32:	f7ff ffa5 	bl	8009b80 <_Bfree>
 8009c36:	4644      	mov	r4, r8
 8009c38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009c3c:	3501      	adds	r5, #1
 8009c3e:	615e      	str	r6, [r3, #20]
 8009c40:	6125      	str	r5, [r4, #16]
 8009c42:	4620      	mov	r0, r4
 8009c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c48:	0800acf0 	.word	0x0800acf0
 8009c4c:	0800ad64 	.word	0x0800ad64

08009c50 <__hi0bits>:
 8009c50:	0c03      	lsrs	r3, r0, #16
 8009c52:	041b      	lsls	r3, r3, #16
 8009c54:	b9d3      	cbnz	r3, 8009c8c <__hi0bits+0x3c>
 8009c56:	0400      	lsls	r0, r0, #16
 8009c58:	2310      	movs	r3, #16
 8009c5a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009c5e:	bf04      	itt	eq
 8009c60:	0200      	lsleq	r0, r0, #8
 8009c62:	3308      	addeq	r3, #8
 8009c64:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009c68:	bf04      	itt	eq
 8009c6a:	0100      	lsleq	r0, r0, #4
 8009c6c:	3304      	addeq	r3, #4
 8009c6e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009c72:	bf04      	itt	eq
 8009c74:	0080      	lsleq	r0, r0, #2
 8009c76:	3302      	addeq	r3, #2
 8009c78:	2800      	cmp	r0, #0
 8009c7a:	db05      	blt.n	8009c88 <__hi0bits+0x38>
 8009c7c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009c80:	f103 0301 	add.w	r3, r3, #1
 8009c84:	bf08      	it	eq
 8009c86:	2320      	moveq	r3, #32
 8009c88:	4618      	mov	r0, r3
 8009c8a:	4770      	bx	lr
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	e7e4      	b.n	8009c5a <__hi0bits+0xa>

08009c90 <__lo0bits>:
 8009c90:	6803      	ldr	r3, [r0, #0]
 8009c92:	f013 0207 	ands.w	r2, r3, #7
 8009c96:	4601      	mov	r1, r0
 8009c98:	d00b      	beq.n	8009cb2 <__lo0bits+0x22>
 8009c9a:	07da      	lsls	r2, r3, #31
 8009c9c:	d423      	bmi.n	8009ce6 <__lo0bits+0x56>
 8009c9e:	0798      	lsls	r0, r3, #30
 8009ca0:	bf49      	itett	mi
 8009ca2:	085b      	lsrmi	r3, r3, #1
 8009ca4:	089b      	lsrpl	r3, r3, #2
 8009ca6:	2001      	movmi	r0, #1
 8009ca8:	600b      	strmi	r3, [r1, #0]
 8009caa:	bf5c      	itt	pl
 8009cac:	600b      	strpl	r3, [r1, #0]
 8009cae:	2002      	movpl	r0, #2
 8009cb0:	4770      	bx	lr
 8009cb2:	b298      	uxth	r0, r3
 8009cb4:	b9a8      	cbnz	r0, 8009ce2 <__lo0bits+0x52>
 8009cb6:	0c1b      	lsrs	r3, r3, #16
 8009cb8:	2010      	movs	r0, #16
 8009cba:	b2da      	uxtb	r2, r3
 8009cbc:	b90a      	cbnz	r2, 8009cc2 <__lo0bits+0x32>
 8009cbe:	3008      	adds	r0, #8
 8009cc0:	0a1b      	lsrs	r3, r3, #8
 8009cc2:	071a      	lsls	r2, r3, #28
 8009cc4:	bf04      	itt	eq
 8009cc6:	091b      	lsreq	r3, r3, #4
 8009cc8:	3004      	addeq	r0, #4
 8009cca:	079a      	lsls	r2, r3, #30
 8009ccc:	bf04      	itt	eq
 8009cce:	089b      	lsreq	r3, r3, #2
 8009cd0:	3002      	addeq	r0, #2
 8009cd2:	07da      	lsls	r2, r3, #31
 8009cd4:	d403      	bmi.n	8009cde <__lo0bits+0x4e>
 8009cd6:	085b      	lsrs	r3, r3, #1
 8009cd8:	f100 0001 	add.w	r0, r0, #1
 8009cdc:	d005      	beq.n	8009cea <__lo0bits+0x5a>
 8009cde:	600b      	str	r3, [r1, #0]
 8009ce0:	4770      	bx	lr
 8009ce2:	4610      	mov	r0, r2
 8009ce4:	e7e9      	b.n	8009cba <__lo0bits+0x2a>
 8009ce6:	2000      	movs	r0, #0
 8009ce8:	4770      	bx	lr
 8009cea:	2020      	movs	r0, #32
 8009cec:	4770      	bx	lr
	...

08009cf0 <__i2b>:
 8009cf0:	b510      	push	{r4, lr}
 8009cf2:	460c      	mov	r4, r1
 8009cf4:	2101      	movs	r1, #1
 8009cf6:	f7ff ff03 	bl	8009b00 <_Balloc>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	b928      	cbnz	r0, 8009d0a <__i2b+0x1a>
 8009cfe:	4b05      	ldr	r3, [pc, #20]	; (8009d14 <__i2b+0x24>)
 8009d00:	4805      	ldr	r0, [pc, #20]	; (8009d18 <__i2b+0x28>)
 8009d02:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009d06:	f000 fd35 	bl	800a774 <__assert_func>
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	6144      	str	r4, [r0, #20]
 8009d0e:	6103      	str	r3, [r0, #16]
 8009d10:	bd10      	pop	{r4, pc}
 8009d12:	bf00      	nop
 8009d14:	0800acf0 	.word	0x0800acf0
 8009d18:	0800ad64 	.word	0x0800ad64

08009d1c <__multiply>:
 8009d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d20:	4691      	mov	r9, r2
 8009d22:	690a      	ldr	r2, [r1, #16]
 8009d24:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	bfb8      	it	lt
 8009d2c:	460b      	movlt	r3, r1
 8009d2e:	460c      	mov	r4, r1
 8009d30:	bfbc      	itt	lt
 8009d32:	464c      	movlt	r4, r9
 8009d34:	4699      	movlt	r9, r3
 8009d36:	6927      	ldr	r7, [r4, #16]
 8009d38:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009d3c:	68a3      	ldr	r3, [r4, #8]
 8009d3e:	6861      	ldr	r1, [r4, #4]
 8009d40:	eb07 060a 	add.w	r6, r7, sl
 8009d44:	42b3      	cmp	r3, r6
 8009d46:	b085      	sub	sp, #20
 8009d48:	bfb8      	it	lt
 8009d4a:	3101      	addlt	r1, #1
 8009d4c:	f7ff fed8 	bl	8009b00 <_Balloc>
 8009d50:	b930      	cbnz	r0, 8009d60 <__multiply+0x44>
 8009d52:	4602      	mov	r2, r0
 8009d54:	4b44      	ldr	r3, [pc, #272]	; (8009e68 <__multiply+0x14c>)
 8009d56:	4845      	ldr	r0, [pc, #276]	; (8009e6c <__multiply+0x150>)
 8009d58:	f240 115d 	movw	r1, #349	; 0x15d
 8009d5c:	f000 fd0a 	bl	800a774 <__assert_func>
 8009d60:	f100 0514 	add.w	r5, r0, #20
 8009d64:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009d68:	462b      	mov	r3, r5
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	4543      	cmp	r3, r8
 8009d6e:	d321      	bcc.n	8009db4 <__multiply+0x98>
 8009d70:	f104 0314 	add.w	r3, r4, #20
 8009d74:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009d78:	f109 0314 	add.w	r3, r9, #20
 8009d7c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009d80:	9202      	str	r2, [sp, #8]
 8009d82:	1b3a      	subs	r2, r7, r4
 8009d84:	3a15      	subs	r2, #21
 8009d86:	f022 0203 	bic.w	r2, r2, #3
 8009d8a:	3204      	adds	r2, #4
 8009d8c:	f104 0115 	add.w	r1, r4, #21
 8009d90:	428f      	cmp	r7, r1
 8009d92:	bf38      	it	cc
 8009d94:	2204      	movcc	r2, #4
 8009d96:	9201      	str	r2, [sp, #4]
 8009d98:	9a02      	ldr	r2, [sp, #8]
 8009d9a:	9303      	str	r3, [sp, #12]
 8009d9c:	429a      	cmp	r2, r3
 8009d9e:	d80c      	bhi.n	8009dba <__multiply+0x9e>
 8009da0:	2e00      	cmp	r6, #0
 8009da2:	dd03      	ble.n	8009dac <__multiply+0x90>
 8009da4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d05a      	beq.n	8009e62 <__multiply+0x146>
 8009dac:	6106      	str	r6, [r0, #16]
 8009dae:	b005      	add	sp, #20
 8009db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009db4:	f843 2b04 	str.w	r2, [r3], #4
 8009db8:	e7d8      	b.n	8009d6c <__multiply+0x50>
 8009dba:	f8b3 a000 	ldrh.w	sl, [r3]
 8009dbe:	f1ba 0f00 	cmp.w	sl, #0
 8009dc2:	d024      	beq.n	8009e0e <__multiply+0xf2>
 8009dc4:	f104 0e14 	add.w	lr, r4, #20
 8009dc8:	46a9      	mov	r9, r5
 8009dca:	f04f 0c00 	mov.w	ip, #0
 8009dce:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009dd2:	f8d9 1000 	ldr.w	r1, [r9]
 8009dd6:	fa1f fb82 	uxth.w	fp, r2
 8009dda:	b289      	uxth	r1, r1
 8009ddc:	fb0a 110b 	mla	r1, sl, fp, r1
 8009de0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009de4:	f8d9 2000 	ldr.w	r2, [r9]
 8009de8:	4461      	add	r1, ip
 8009dea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009dee:	fb0a c20b 	mla	r2, sl, fp, ip
 8009df2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009df6:	b289      	uxth	r1, r1
 8009df8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009dfc:	4577      	cmp	r7, lr
 8009dfe:	f849 1b04 	str.w	r1, [r9], #4
 8009e02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009e06:	d8e2      	bhi.n	8009dce <__multiply+0xb2>
 8009e08:	9a01      	ldr	r2, [sp, #4]
 8009e0a:	f845 c002 	str.w	ip, [r5, r2]
 8009e0e:	9a03      	ldr	r2, [sp, #12]
 8009e10:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009e14:	3304      	adds	r3, #4
 8009e16:	f1b9 0f00 	cmp.w	r9, #0
 8009e1a:	d020      	beq.n	8009e5e <__multiply+0x142>
 8009e1c:	6829      	ldr	r1, [r5, #0]
 8009e1e:	f104 0c14 	add.w	ip, r4, #20
 8009e22:	46ae      	mov	lr, r5
 8009e24:	f04f 0a00 	mov.w	sl, #0
 8009e28:	f8bc b000 	ldrh.w	fp, [ip]
 8009e2c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009e30:	fb09 220b 	mla	r2, r9, fp, r2
 8009e34:	4492      	add	sl, r2
 8009e36:	b289      	uxth	r1, r1
 8009e38:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009e3c:	f84e 1b04 	str.w	r1, [lr], #4
 8009e40:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009e44:	f8be 1000 	ldrh.w	r1, [lr]
 8009e48:	0c12      	lsrs	r2, r2, #16
 8009e4a:	fb09 1102 	mla	r1, r9, r2, r1
 8009e4e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009e52:	4567      	cmp	r7, ip
 8009e54:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009e58:	d8e6      	bhi.n	8009e28 <__multiply+0x10c>
 8009e5a:	9a01      	ldr	r2, [sp, #4]
 8009e5c:	50a9      	str	r1, [r5, r2]
 8009e5e:	3504      	adds	r5, #4
 8009e60:	e79a      	b.n	8009d98 <__multiply+0x7c>
 8009e62:	3e01      	subs	r6, #1
 8009e64:	e79c      	b.n	8009da0 <__multiply+0x84>
 8009e66:	bf00      	nop
 8009e68:	0800acf0 	.word	0x0800acf0
 8009e6c:	0800ad64 	.word	0x0800ad64

08009e70 <__pow5mult>:
 8009e70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e74:	4615      	mov	r5, r2
 8009e76:	f012 0203 	ands.w	r2, r2, #3
 8009e7a:	4606      	mov	r6, r0
 8009e7c:	460f      	mov	r7, r1
 8009e7e:	d007      	beq.n	8009e90 <__pow5mult+0x20>
 8009e80:	4c25      	ldr	r4, [pc, #148]	; (8009f18 <__pow5mult+0xa8>)
 8009e82:	3a01      	subs	r2, #1
 8009e84:	2300      	movs	r3, #0
 8009e86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009e8a:	f7ff fe9b 	bl	8009bc4 <__multadd>
 8009e8e:	4607      	mov	r7, r0
 8009e90:	10ad      	asrs	r5, r5, #2
 8009e92:	d03d      	beq.n	8009f10 <__pow5mult+0xa0>
 8009e94:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009e96:	b97c      	cbnz	r4, 8009eb8 <__pow5mult+0x48>
 8009e98:	2010      	movs	r0, #16
 8009e9a:	f7ff fe1b 	bl	8009ad4 <malloc>
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	6270      	str	r0, [r6, #36]	; 0x24
 8009ea2:	b928      	cbnz	r0, 8009eb0 <__pow5mult+0x40>
 8009ea4:	4b1d      	ldr	r3, [pc, #116]	; (8009f1c <__pow5mult+0xac>)
 8009ea6:	481e      	ldr	r0, [pc, #120]	; (8009f20 <__pow5mult+0xb0>)
 8009ea8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009eac:	f000 fc62 	bl	800a774 <__assert_func>
 8009eb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009eb4:	6004      	str	r4, [r0, #0]
 8009eb6:	60c4      	str	r4, [r0, #12]
 8009eb8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009ebc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009ec0:	b94c      	cbnz	r4, 8009ed6 <__pow5mult+0x66>
 8009ec2:	f240 2171 	movw	r1, #625	; 0x271
 8009ec6:	4630      	mov	r0, r6
 8009ec8:	f7ff ff12 	bl	8009cf0 <__i2b>
 8009ecc:	2300      	movs	r3, #0
 8009ece:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	6003      	str	r3, [r0, #0]
 8009ed6:	f04f 0900 	mov.w	r9, #0
 8009eda:	07eb      	lsls	r3, r5, #31
 8009edc:	d50a      	bpl.n	8009ef4 <__pow5mult+0x84>
 8009ede:	4639      	mov	r1, r7
 8009ee0:	4622      	mov	r2, r4
 8009ee2:	4630      	mov	r0, r6
 8009ee4:	f7ff ff1a 	bl	8009d1c <__multiply>
 8009ee8:	4639      	mov	r1, r7
 8009eea:	4680      	mov	r8, r0
 8009eec:	4630      	mov	r0, r6
 8009eee:	f7ff fe47 	bl	8009b80 <_Bfree>
 8009ef2:	4647      	mov	r7, r8
 8009ef4:	106d      	asrs	r5, r5, #1
 8009ef6:	d00b      	beq.n	8009f10 <__pow5mult+0xa0>
 8009ef8:	6820      	ldr	r0, [r4, #0]
 8009efa:	b938      	cbnz	r0, 8009f0c <__pow5mult+0x9c>
 8009efc:	4622      	mov	r2, r4
 8009efe:	4621      	mov	r1, r4
 8009f00:	4630      	mov	r0, r6
 8009f02:	f7ff ff0b 	bl	8009d1c <__multiply>
 8009f06:	6020      	str	r0, [r4, #0]
 8009f08:	f8c0 9000 	str.w	r9, [r0]
 8009f0c:	4604      	mov	r4, r0
 8009f0e:	e7e4      	b.n	8009eda <__pow5mult+0x6a>
 8009f10:	4638      	mov	r0, r7
 8009f12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f16:	bf00      	nop
 8009f18:	0800aeb0 	.word	0x0800aeb0
 8009f1c:	0800ac7e 	.word	0x0800ac7e
 8009f20:	0800ad64 	.word	0x0800ad64

08009f24 <__lshift>:
 8009f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f28:	460c      	mov	r4, r1
 8009f2a:	6849      	ldr	r1, [r1, #4]
 8009f2c:	6923      	ldr	r3, [r4, #16]
 8009f2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009f32:	68a3      	ldr	r3, [r4, #8]
 8009f34:	4607      	mov	r7, r0
 8009f36:	4691      	mov	r9, r2
 8009f38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009f3c:	f108 0601 	add.w	r6, r8, #1
 8009f40:	42b3      	cmp	r3, r6
 8009f42:	db0b      	blt.n	8009f5c <__lshift+0x38>
 8009f44:	4638      	mov	r0, r7
 8009f46:	f7ff fddb 	bl	8009b00 <_Balloc>
 8009f4a:	4605      	mov	r5, r0
 8009f4c:	b948      	cbnz	r0, 8009f62 <__lshift+0x3e>
 8009f4e:	4602      	mov	r2, r0
 8009f50:	4b2a      	ldr	r3, [pc, #168]	; (8009ffc <__lshift+0xd8>)
 8009f52:	482b      	ldr	r0, [pc, #172]	; (800a000 <__lshift+0xdc>)
 8009f54:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009f58:	f000 fc0c 	bl	800a774 <__assert_func>
 8009f5c:	3101      	adds	r1, #1
 8009f5e:	005b      	lsls	r3, r3, #1
 8009f60:	e7ee      	b.n	8009f40 <__lshift+0x1c>
 8009f62:	2300      	movs	r3, #0
 8009f64:	f100 0114 	add.w	r1, r0, #20
 8009f68:	f100 0210 	add.w	r2, r0, #16
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	4553      	cmp	r3, sl
 8009f70:	db37      	blt.n	8009fe2 <__lshift+0xbe>
 8009f72:	6920      	ldr	r0, [r4, #16]
 8009f74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009f78:	f104 0314 	add.w	r3, r4, #20
 8009f7c:	f019 091f 	ands.w	r9, r9, #31
 8009f80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009f84:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009f88:	d02f      	beq.n	8009fea <__lshift+0xc6>
 8009f8a:	f1c9 0e20 	rsb	lr, r9, #32
 8009f8e:	468a      	mov	sl, r1
 8009f90:	f04f 0c00 	mov.w	ip, #0
 8009f94:	681a      	ldr	r2, [r3, #0]
 8009f96:	fa02 f209 	lsl.w	r2, r2, r9
 8009f9a:	ea42 020c 	orr.w	r2, r2, ip
 8009f9e:	f84a 2b04 	str.w	r2, [sl], #4
 8009fa2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fa6:	4298      	cmp	r0, r3
 8009fa8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009fac:	d8f2      	bhi.n	8009f94 <__lshift+0x70>
 8009fae:	1b03      	subs	r3, r0, r4
 8009fb0:	3b15      	subs	r3, #21
 8009fb2:	f023 0303 	bic.w	r3, r3, #3
 8009fb6:	3304      	adds	r3, #4
 8009fb8:	f104 0215 	add.w	r2, r4, #21
 8009fbc:	4290      	cmp	r0, r2
 8009fbe:	bf38      	it	cc
 8009fc0:	2304      	movcc	r3, #4
 8009fc2:	f841 c003 	str.w	ip, [r1, r3]
 8009fc6:	f1bc 0f00 	cmp.w	ip, #0
 8009fca:	d001      	beq.n	8009fd0 <__lshift+0xac>
 8009fcc:	f108 0602 	add.w	r6, r8, #2
 8009fd0:	3e01      	subs	r6, #1
 8009fd2:	4638      	mov	r0, r7
 8009fd4:	612e      	str	r6, [r5, #16]
 8009fd6:	4621      	mov	r1, r4
 8009fd8:	f7ff fdd2 	bl	8009b80 <_Bfree>
 8009fdc:	4628      	mov	r0, r5
 8009fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fe2:	f842 0f04 	str.w	r0, [r2, #4]!
 8009fe6:	3301      	adds	r3, #1
 8009fe8:	e7c1      	b.n	8009f6e <__lshift+0x4a>
 8009fea:	3904      	subs	r1, #4
 8009fec:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ff0:	f841 2f04 	str.w	r2, [r1, #4]!
 8009ff4:	4298      	cmp	r0, r3
 8009ff6:	d8f9      	bhi.n	8009fec <__lshift+0xc8>
 8009ff8:	e7ea      	b.n	8009fd0 <__lshift+0xac>
 8009ffa:	bf00      	nop
 8009ffc:	0800acf0 	.word	0x0800acf0
 800a000:	0800ad64 	.word	0x0800ad64

0800a004 <__mcmp>:
 800a004:	b530      	push	{r4, r5, lr}
 800a006:	6902      	ldr	r2, [r0, #16]
 800a008:	690c      	ldr	r4, [r1, #16]
 800a00a:	1b12      	subs	r2, r2, r4
 800a00c:	d10e      	bne.n	800a02c <__mcmp+0x28>
 800a00e:	f100 0314 	add.w	r3, r0, #20
 800a012:	3114      	adds	r1, #20
 800a014:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a018:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a01c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a020:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a024:	42a5      	cmp	r5, r4
 800a026:	d003      	beq.n	800a030 <__mcmp+0x2c>
 800a028:	d305      	bcc.n	800a036 <__mcmp+0x32>
 800a02a:	2201      	movs	r2, #1
 800a02c:	4610      	mov	r0, r2
 800a02e:	bd30      	pop	{r4, r5, pc}
 800a030:	4283      	cmp	r3, r0
 800a032:	d3f3      	bcc.n	800a01c <__mcmp+0x18>
 800a034:	e7fa      	b.n	800a02c <__mcmp+0x28>
 800a036:	f04f 32ff 	mov.w	r2, #4294967295
 800a03a:	e7f7      	b.n	800a02c <__mcmp+0x28>

0800a03c <__mdiff>:
 800a03c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a040:	460c      	mov	r4, r1
 800a042:	4606      	mov	r6, r0
 800a044:	4611      	mov	r1, r2
 800a046:	4620      	mov	r0, r4
 800a048:	4690      	mov	r8, r2
 800a04a:	f7ff ffdb 	bl	800a004 <__mcmp>
 800a04e:	1e05      	subs	r5, r0, #0
 800a050:	d110      	bne.n	800a074 <__mdiff+0x38>
 800a052:	4629      	mov	r1, r5
 800a054:	4630      	mov	r0, r6
 800a056:	f7ff fd53 	bl	8009b00 <_Balloc>
 800a05a:	b930      	cbnz	r0, 800a06a <__mdiff+0x2e>
 800a05c:	4b3a      	ldr	r3, [pc, #232]	; (800a148 <__mdiff+0x10c>)
 800a05e:	4602      	mov	r2, r0
 800a060:	f240 2132 	movw	r1, #562	; 0x232
 800a064:	4839      	ldr	r0, [pc, #228]	; (800a14c <__mdiff+0x110>)
 800a066:	f000 fb85 	bl	800a774 <__assert_func>
 800a06a:	2301      	movs	r3, #1
 800a06c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a070:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a074:	bfa4      	itt	ge
 800a076:	4643      	movge	r3, r8
 800a078:	46a0      	movge	r8, r4
 800a07a:	4630      	mov	r0, r6
 800a07c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a080:	bfa6      	itte	ge
 800a082:	461c      	movge	r4, r3
 800a084:	2500      	movge	r5, #0
 800a086:	2501      	movlt	r5, #1
 800a088:	f7ff fd3a 	bl	8009b00 <_Balloc>
 800a08c:	b920      	cbnz	r0, 800a098 <__mdiff+0x5c>
 800a08e:	4b2e      	ldr	r3, [pc, #184]	; (800a148 <__mdiff+0x10c>)
 800a090:	4602      	mov	r2, r0
 800a092:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a096:	e7e5      	b.n	800a064 <__mdiff+0x28>
 800a098:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a09c:	6926      	ldr	r6, [r4, #16]
 800a09e:	60c5      	str	r5, [r0, #12]
 800a0a0:	f104 0914 	add.w	r9, r4, #20
 800a0a4:	f108 0514 	add.w	r5, r8, #20
 800a0a8:	f100 0e14 	add.w	lr, r0, #20
 800a0ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a0b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a0b4:	f108 0210 	add.w	r2, r8, #16
 800a0b8:	46f2      	mov	sl, lr
 800a0ba:	2100      	movs	r1, #0
 800a0bc:	f859 3b04 	ldr.w	r3, [r9], #4
 800a0c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a0c4:	fa1f f883 	uxth.w	r8, r3
 800a0c8:	fa11 f18b 	uxtah	r1, r1, fp
 800a0cc:	0c1b      	lsrs	r3, r3, #16
 800a0ce:	eba1 0808 	sub.w	r8, r1, r8
 800a0d2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a0d6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a0da:	fa1f f888 	uxth.w	r8, r8
 800a0de:	1419      	asrs	r1, r3, #16
 800a0e0:	454e      	cmp	r6, r9
 800a0e2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a0e6:	f84a 3b04 	str.w	r3, [sl], #4
 800a0ea:	d8e7      	bhi.n	800a0bc <__mdiff+0x80>
 800a0ec:	1b33      	subs	r3, r6, r4
 800a0ee:	3b15      	subs	r3, #21
 800a0f0:	f023 0303 	bic.w	r3, r3, #3
 800a0f4:	3304      	adds	r3, #4
 800a0f6:	3415      	adds	r4, #21
 800a0f8:	42a6      	cmp	r6, r4
 800a0fa:	bf38      	it	cc
 800a0fc:	2304      	movcc	r3, #4
 800a0fe:	441d      	add	r5, r3
 800a100:	4473      	add	r3, lr
 800a102:	469e      	mov	lr, r3
 800a104:	462e      	mov	r6, r5
 800a106:	4566      	cmp	r6, ip
 800a108:	d30e      	bcc.n	800a128 <__mdiff+0xec>
 800a10a:	f10c 0203 	add.w	r2, ip, #3
 800a10e:	1b52      	subs	r2, r2, r5
 800a110:	f022 0203 	bic.w	r2, r2, #3
 800a114:	3d03      	subs	r5, #3
 800a116:	45ac      	cmp	ip, r5
 800a118:	bf38      	it	cc
 800a11a:	2200      	movcc	r2, #0
 800a11c:	441a      	add	r2, r3
 800a11e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a122:	b17b      	cbz	r3, 800a144 <__mdiff+0x108>
 800a124:	6107      	str	r7, [r0, #16]
 800a126:	e7a3      	b.n	800a070 <__mdiff+0x34>
 800a128:	f856 8b04 	ldr.w	r8, [r6], #4
 800a12c:	fa11 f288 	uxtah	r2, r1, r8
 800a130:	1414      	asrs	r4, r2, #16
 800a132:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a136:	b292      	uxth	r2, r2
 800a138:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a13c:	f84e 2b04 	str.w	r2, [lr], #4
 800a140:	1421      	asrs	r1, r4, #16
 800a142:	e7e0      	b.n	800a106 <__mdiff+0xca>
 800a144:	3f01      	subs	r7, #1
 800a146:	e7ea      	b.n	800a11e <__mdiff+0xe2>
 800a148:	0800acf0 	.word	0x0800acf0
 800a14c:	0800ad64 	.word	0x0800ad64

0800a150 <__d2b>:
 800a150:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a154:	4689      	mov	r9, r1
 800a156:	2101      	movs	r1, #1
 800a158:	ec57 6b10 	vmov	r6, r7, d0
 800a15c:	4690      	mov	r8, r2
 800a15e:	f7ff fccf 	bl	8009b00 <_Balloc>
 800a162:	4604      	mov	r4, r0
 800a164:	b930      	cbnz	r0, 800a174 <__d2b+0x24>
 800a166:	4602      	mov	r2, r0
 800a168:	4b25      	ldr	r3, [pc, #148]	; (800a200 <__d2b+0xb0>)
 800a16a:	4826      	ldr	r0, [pc, #152]	; (800a204 <__d2b+0xb4>)
 800a16c:	f240 310a 	movw	r1, #778	; 0x30a
 800a170:	f000 fb00 	bl	800a774 <__assert_func>
 800a174:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a178:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a17c:	bb35      	cbnz	r5, 800a1cc <__d2b+0x7c>
 800a17e:	2e00      	cmp	r6, #0
 800a180:	9301      	str	r3, [sp, #4]
 800a182:	d028      	beq.n	800a1d6 <__d2b+0x86>
 800a184:	4668      	mov	r0, sp
 800a186:	9600      	str	r6, [sp, #0]
 800a188:	f7ff fd82 	bl	8009c90 <__lo0bits>
 800a18c:	9900      	ldr	r1, [sp, #0]
 800a18e:	b300      	cbz	r0, 800a1d2 <__d2b+0x82>
 800a190:	9a01      	ldr	r2, [sp, #4]
 800a192:	f1c0 0320 	rsb	r3, r0, #32
 800a196:	fa02 f303 	lsl.w	r3, r2, r3
 800a19a:	430b      	orrs	r3, r1
 800a19c:	40c2      	lsrs	r2, r0
 800a19e:	6163      	str	r3, [r4, #20]
 800a1a0:	9201      	str	r2, [sp, #4]
 800a1a2:	9b01      	ldr	r3, [sp, #4]
 800a1a4:	61a3      	str	r3, [r4, #24]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	bf14      	ite	ne
 800a1aa:	2202      	movne	r2, #2
 800a1ac:	2201      	moveq	r2, #1
 800a1ae:	6122      	str	r2, [r4, #16]
 800a1b0:	b1d5      	cbz	r5, 800a1e8 <__d2b+0x98>
 800a1b2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a1b6:	4405      	add	r5, r0
 800a1b8:	f8c9 5000 	str.w	r5, [r9]
 800a1bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a1c0:	f8c8 0000 	str.w	r0, [r8]
 800a1c4:	4620      	mov	r0, r4
 800a1c6:	b003      	add	sp, #12
 800a1c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a1cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a1d0:	e7d5      	b.n	800a17e <__d2b+0x2e>
 800a1d2:	6161      	str	r1, [r4, #20]
 800a1d4:	e7e5      	b.n	800a1a2 <__d2b+0x52>
 800a1d6:	a801      	add	r0, sp, #4
 800a1d8:	f7ff fd5a 	bl	8009c90 <__lo0bits>
 800a1dc:	9b01      	ldr	r3, [sp, #4]
 800a1de:	6163      	str	r3, [r4, #20]
 800a1e0:	2201      	movs	r2, #1
 800a1e2:	6122      	str	r2, [r4, #16]
 800a1e4:	3020      	adds	r0, #32
 800a1e6:	e7e3      	b.n	800a1b0 <__d2b+0x60>
 800a1e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a1ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a1f0:	f8c9 0000 	str.w	r0, [r9]
 800a1f4:	6918      	ldr	r0, [r3, #16]
 800a1f6:	f7ff fd2b 	bl	8009c50 <__hi0bits>
 800a1fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a1fe:	e7df      	b.n	800a1c0 <__d2b+0x70>
 800a200:	0800acf0 	.word	0x0800acf0
 800a204:	0800ad64 	.word	0x0800ad64

0800a208 <_calloc_r>:
 800a208:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a20a:	fba1 2402 	umull	r2, r4, r1, r2
 800a20e:	b94c      	cbnz	r4, 800a224 <_calloc_r+0x1c>
 800a210:	4611      	mov	r1, r2
 800a212:	9201      	str	r2, [sp, #4]
 800a214:	f000 f87a 	bl	800a30c <_malloc_r>
 800a218:	9a01      	ldr	r2, [sp, #4]
 800a21a:	4605      	mov	r5, r0
 800a21c:	b930      	cbnz	r0, 800a22c <_calloc_r+0x24>
 800a21e:	4628      	mov	r0, r5
 800a220:	b003      	add	sp, #12
 800a222:	bd30      	pop	{r4, r5, pc}
 800a224:	220c      	movs	r2, #12
 800a226:	6002      	str	r2, [r0, #0]
 800a228:	2500      	movs	r5, #0
 800a22a:	e7f8      	b.n	800a21e <_calloc_r+0x16>
 800a22c:	4621      	mov	r1, r4
 800a22e:	f7fd fda1 	bl	8007d74 <memset>
 800a232:	e7f4      	b.n	800a21e <_calloc_r+0x16>

0800a234 <_free_r>:
 800a234:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a236:	2900      	cmp	r1, #0
 800a238:	d044      	beq.n	800a2c4 <_free_r+0x90>
 800a23a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a23e:	9001      	str	r0, [sp, #4]
 800a240:	2b00      	cmp	r3, #0
 800a242:	f1a1 0404 	sub.w	r4, r1, #4
 800a246:	bfb8      	it	lt
 800a248:	18e4      	addlt	r4, r4, r3
 800a24a:	f000 fb19 	bl	800a880 <__malloc_lock>
 800a24e:	4a1e      	ldr	r2, [pc, #120]	; (800a2c8 <_free_r+0x94>)
 800a250:	9801      	ldr	r0, [sp, #4]
 800a252:	6813      	ldr	r3, [r2, #0]
 800a254:	b933      	cbnz	r3, 800a264 <_free_r+0x30>
 800a256:	6063      	str	r3, [r4, #4]
 800a258:	6014      	str	r4, [r2, #0]
 800a25a:	b003      	add	sp, #12
 800a25c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a260:	f000 bb14 	b.w	800a88c <__malloc_unlock>
 800a264:	42a3      	cmp	r3, r4
 800a266:	d908      	bls.n	800a27a <_free_r+0x46>
 800a268:	6825      	ldr	r5, [r4, #0]
 800a26a:	1961      	adds	r1, r4, r5
 800a26c:	428b      	cmp	r3, r1
 800a26e:	bf01      	itttt	eq
 800a270:	6819      	ldreq	r1, [r3, #0]
 800a272:	685b      	ldreq	r3, [r3, #4]
 800a274:	1949      	addeq	r1, r1, r5
 800a276:	6021      	streq	r1, [r4, #0]
 800a278:	e7ed      	b.n	800a256 <_free_r+0x22>
 800a27a:	461a      	mov	r2, r3
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	b10b      	cbz	r3, 800a284 <_free_r+0x50>
 800a280:	42a3      	cmp	r3, r4
 800a282:	d9fa      	bls.n	800a27a <_free_r+0x46>
 800a284:	6811      	ldr	r1, [r2, #0]
 800a286:	1855      	adds	r5, r2, r1
 800a288:	42a5      	cmp	r5, r4
 800a28a:	d10b      	bne.n	800a2a4 <_free_r+0x70>
 800a28c:	6824      	ldr	r4, [r4, #0]
 800a28e:	4421      	add	r1, r4
 800a290:	1854      	adds	r4, r2, r1
 800a292:	42a3      	cmp	r3, r4
 800a294:	6011      	str	r1, [r2, #0]
 800a296:	d1e0      	bne.n	800a25a <_free_r+0x26>
 800a298:	681c      	ldr	r4, [r3, #0]
 800a29a:	685b      	ldr	r3, [r3, #4]
 800a29c:	6053      	str	r3, [r2, #4]
 800a29e:	4421      	add	r1, r4
 800a2a0:	6011      	str	r1, [r2, #0]
 800a2a2:	e7da      	b.n	800a25a <_free_r+0x26>
 800a2a4:	d902      	bls.n	800a2ac <_free_r+0x78>
 800a2a6:	230c      	movs	r3, #12
 800a2a8:	6003      	str	r3, [r0, #0]
 800a2aa:	e7d6      	b.n	800a25a <_free_r+0x26>
 800a2ac:	6825      	ldr	r5, [r4, #0]
 800a2ae:	1961      	adds	r1, r4, r5
 800a2b0:	428b      	cmp	r3, r1
 800a2b2:	bf04      	itt	eq
 800a2b4:	6819      	ldreq	r1, [r3, #0]
 800a2b6:	685b      	ldreq	r3, [r3, #4]
 800a2b8:	6063      	str	r3, [r4, #4]
 800a2ba:	bf04      	itt	eq
 800a2bc:	1949      	addeq	r1, r1, r5
 800a2be:	6021      	streq	r1, [r4, #0]
 800a2c0:	6054      	str	r4, [r2, #4]
 800a2c2:	e7ca      	b.n	800a25a <_free_r+0x26>
 800a2c4:	b003      	add	sp, #12
 800a2c6:	bd30      	pop	{r4, r5, pc}
 800a2c8:	20000460 	.word	0x20000460

0800a2cc <sbrk_aligned>:
 800a2cc:	b570      	push	{r4, r5, r6, lr}
 800a2ce:	4e0e      	ldr	r6, [pc, #56]	; (800a308 <sbrk_aligned+0x3c>)
 800a2d0:	460c      	mov	r4, r1
 800a2d2:	6831      	ldr	r1, [r6, #0]
 800a2d4:	4605      	mov	r5, r0
 800a2d6:	b911      	cbnz	r1, 800a2de <sbrk_aligned+0x12>
 800a2d8:	f000 f9e6 	bl	800a6a8 <_sbrk_r>
 800a2dc:	6030      	str	r0, [r6, #0]
 800a2de:	4621      	mov	r1, r4
 800a2e0:	4628      	mov	r0, r5
 800a2e2:	f000 f9e1 	bl	800a6a8 <_sbrk_r>
 800a2e6:	1c43      	adds	r3, r0, #1
 800a2e8:	d00a      	beq.n	800a300 <sbrk_aligned+0x34>
 800a2ea:	1cc4      	adds	r4, r0, #3
 800a2ec:	f024 0403 	bic.w	r4, r4, #3
 800a2f0:	42a0      	cmp	r0, r4
 800a2f2:	d007      	beq.n	800a304 <sbrk_aligned+0x38>
 800a2f4:	1a21      	subs	r1, r4, r0
 800a2f6:	4628      	mov	r0, r5
 800a2f8:	f000 f9d6 	bl	800a6a8 <_sbrk_r>
 800a2fc:	3001      	adds	r0, #1
 800a2fe:	d101      	bne.n	800a304 <sbrk_aligned+0x38>
 800a300:	f04f 34ff 	mov.w	r4, #4294967295
 800a304:	4620      	mov	r0, r4
 800a306:	bd70      	pop	{r4, r5, r6, pc}
 800a308:	20000464 	.word	0x20000464

0800a30c <_malloc_r>:
 800a30c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a310:	1ccd      	adds	r5, r1, #3
 800a312:	f025 0503 	bic.w	r5, r5, #3
 800a316:	3508      	adds	r5, #8
 800a318:	2d0c      	cmp	r5, #12
 800a31a:	bf38      	it	cc
 800a31c:	250c      	movcc	r5, #12
 800a31e:	2d00      	cmp	r5, #0
 800a320:	4607      	mov	r7, r0
 800a322:	db01      	blt.n	800a328 <_malloc_r+0x1c>
 800a324:	42a9      	cmp	r1, r5
 800a326:	d905      	bls.n	800a334 <_malloc_r+0x28>
 800a328:	230c      	movs	r3, #12
 800a32a:	603b      	str	r3, [r7, #0]
 800a32c:	2600      	movs	r6, #0
 800a32e:	4630      	mov	r0, r6
 800a330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a334:	4e2e      	ldr	r6, [pc, #184]	; (800a3f0 <_malloc_r+0xe4>)
 800a336:	f000 faa3 	bl	800a880 <__malloc_lock>
 800a33a:	6833      	ldr	r3, [r6, #0]
 800a33c:	461c      	mov	r4, r3
 800a33e:	bb34      	cbnz	r4, 800a38e <_malloc_r+0x82>
 800a340:	4629      	mov	r1, r5
 800a342:	4638      	mov	r0, r7
 800a344:	f7ff ffc2 	bl	800a2cc <sbrk_aligned>
 800a348:	1c43      	adds	r3, r0, #1
 800a34a:	4604      	mov	r4, r0
 800a34c:	d14d      	bne.n	800a3ea <_malloc_r+0xde>
 800a34e:	6834      	ldr	r4, [r6, #0]
 800a350:	4626      	mov	r6, r4
 800a352:	2e00      	cmp	r6, #0
 800a354:	d140      	bne.n	800a3d8 <_malloc_r+0xcc>
 800a356:	6823      	ldr	r3, [r4, #0]
 800a358:	4631      	mov	r1, r6
 800a35a:	4638      	mov	r0, r7
 800a35c:	eb04 0803 	add.w	r8, r4, r3
 800a360:	f000 f9a2 	bl	800a6a8 <_sbrk_r>
 800a364:	4580      	cmp	r8, r0
 800a366:	d13a      	bne.n	800a3de <_malloc_r+0xd2>
 800a368:	6821      	ldr	r1, [r4, #0]
 800a36a:	3503      	adds	r5, #3
 800a36c:	1a6d      	subs	r5, r5, r1
 800a36e:	f025 0503 	bic.w	r5, r5, #3
 800a372:	3508      	adds	r5, #8
 800a374:	2d0c      	cmp	r5, #12
 800a376:	bf38      	it	cc
 800a378:	250c      	movcc	r5, #12
 800a37a:	4629      	mov	r1, r5
 800a37c:	4638      	mov	r0, r7
 800a37e:	f7ff ffa5 	bl	800a2cc <sbrk_aligned>
 800a382:	3001      	adds	r0, #1
 800a384:	d02b      	beq.n	800a3de <_malloc_r+0xd2>
 800a386:	6823      	ldr	r3, [r4, #0]
 800a388:	442b      	add	r3, r5
 800a38a:	6023      	str	r3, [r4, #0]
 800a38c:	e00e      	b.n	800a3ac <_malloc_r+0xa0>
 800a38e:	6822      	ldr	r2, [r4, #0]
 800a390:	1b52      	subs	r2, r2, r5
 800a392:	d41e      	bmi.n	800a3d2 <_malloc_r+0xc6>
 800a394:	2a0b      	cmp	r2, #11
 800a396:	d916      	bls.n	800a3c6 <_malloc_r+0xba>
 800a398:	1961      	adds	r1, r4, r5
 800a39a:	42a3      	cmp	r3, r4
 800a39c:	6025      	str	r5, [r4, #0]
 800a39e:	bf18      	it	ne
 800a3a0:	6059      	strne	r1, [r3, #4]
 800a3a2:	6863      	ldr	r3, [r4, #4]
 800a3a4:	bf08      	it	eq
 800a3a6:	6031      	streq	r1, [r6, #0]
 800a3a8:	5162      	str	r2, [r4, r5]
 800a3aa:	604b      	str	r3, [r1, #4]
 800a3ac:	4638      	mov	r0, r7
 800a3ae:	f104 060b 	add.w	r6, r4, #11
 800a3b2:	f000 fa6b 	bl	800a88c <__malloc_unlock>
 800a3b6:	f026 0607 	bic.w	r6, r6, #7
 800a3ba:	1d23      	adds	r3, r4, #4
 800a3bc:	1af2      	subs	r2, r6, r3
 800a3be:	d0b6      	beq.n	800a32e <_malloc_r+0x22>
 800a3c0:	1b9b      	subs	r3, r3, r6
 800a3c2:	50a3      	str	r3, [r4, r2]
 800a3c4:	e7b3      	b.n	800a32e <_malloc_r+0x22>
 800a3c6:	6862      	ldr	r2, [r4, #4]
 800a3c8:	42a3      	cmp	r3, r4
 800a3ca:	bf0c      	ite	eq
 800a3cc:	6032      	streq	r2, [r6, #0]
 800a3ce:	605a      	strne	r2, [r3, #4]
 800a3d0:	e7ec      	b.n	800a3ac <_malloc_r+0xa0>
 800a3d2:	4623      	mov	r3, r4
 800a3d4:	6864      	ldr	r4, [r4, #4]
 800a3d6:	e7b2      	b.n	800a33e <_malloc_r+0x32>
 800a3d8:	4634      	mov	r4, r6
 800a3da:	6876      	ldr	r6, [r6, #4]
 800a3dc:	e7b9      	b.n	800a352 <_malloc_r+0x46>
 800a3de:	230c      	movs	r3, #12
 800a3e0:	603b      	str	r3, [r7, #0]
 800a3e2:	4638      	mov	r0, r7
 800a3e4:	f000 fa52 	bl	800a88c <__malloc_unlock>
 800a3e8:	e7a1      	b.n	800a32e <_malloc_r+0x22>
 800a3ea:	6025      	str	r5, [r4, #0]
 800a3ec:	e7de      	b.n	800a3ac <_malloc_r+0xa0>
 800a3ee:	bf00      	nop
 800a3f0:	20000460 	.word	0x20000460

0800a3f4 <__sfputc_r>:
 800a3f4:	6893      	ldr	r3, [r2, #8]
 800a3f6:	3b01      	subs	r3, #1
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	b410      	push	{r4}
 800a3fc:	6093      	str	r3, [r2, #8]
 800a3fe:	da08      	bge.n	800a412 <__sfputc_r+0x1e>
 800a400:	6994      	ldr	r4, [r2, #24]
 800a402:	42a3      	cmp	r3, r4
 800a404:	db01      	blt.n	800a40a <__sfputc_r+0x16>
 800a406:	290a      	cmp	r1, #10
 800a408:	d103      	bne.n	800a412 <__sfputc_r+0x1e>
 800a40a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a40e:	f7fe ba03 	b.w	8008818 <__swbuf_r>
 800a412:	6813      	ldr	r3, [r2, #0]
 800a414:	1c58      	adds	r0, r3, #1
 800a416:	6010      	str	r0, [r2, #0]
 800a418:	7019      	strb	r1, [r3, #0]
 800a41a:	4608      	mov	r0, r1
 800a41c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a420:	4770      	bx	lr

0800a422 <__sfputs_r>:
 800a422:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a424:	4606      	mov	r6, r0
 800a426:	460f      	mov	r7, r1
 800a428:	4614      	mov	r4, r2
 800a42a:	18d5      	adds	r5, r2, r3
 800a42c:	42ac      	cmp	r4, r5
 800a42e:	d101      	bne.n	800a434 <__sfputs_r+0x12>
 800a430:	2000      	movs	r0, #0
 800a432:	e007      	b.n	800a444 <__sfputs_r+0x22>
 800a434:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a438:	463a      	mov	r2, r7
 800a43a:	4630      	mov	r0, r6
 800a43c:	f7ff ffda 	bl	800a3f4 <__sfputc_r>
 800a440:	1c43      	adds	r3, r0, #1
 800a442:	d1f3      	bne.n	800a42c <__sfputs_r+0xa>
 800a444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a448 <_vfiprintf_r>:
 800a448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a44c:	460d      	mov	r5, r1
 800a44e:	b09d      	sub	sp, #116	; 0x74
 800a450:	4614      	mov	r4, r2
 800a452:	4698      	mov	r8, r3
 800a454:	4606      	mov	r6, r0
 800a456:	b118      	cbz	r0, 800a460 <_vfiprintf_r+0x18>
 800a458:	6983      	ldr	r3, [r0, #24]
 800a45a:	b90b      	cbnz	r3, 800a460 <_vfiprintf_r+0x18>
 800a45c:	f7ff fa30 	bl	80098c0 <__sinit>
 800a460:	4b89      	ldr	r3, [pc, #548]	; (800a688 <_vfiprintf_r+0x240>)
 800a462:	429d      	cmp	r5, r3
 800a464:	d11b      	bne.n	800a49e <_vfiprintf_r+0x56>
 800a466:	6875      	ldr	r5, [r6, #4]
 800a468:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a46a:	07d9      	lsls	r1, r3, #31
 800a46c:	d405      	bmi.n	800a47a <_vfiprintf_r+0x32>
 800a46e:	89ab      	ldrh	r3, [r5, #12]
 800a470:	059a      	lsls	r2, r3, #22
 800a472:	d402      	bmi.n	800a47a <_vfiprintf_r+0x32>
 800a474:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a476:	f7ff fac6 	bl	8009a06 <__retarget_lock_acquire_recursive>
 800a47a:	89ab      	ldrh	r3, [r5, #12]
 800a47c:	071b      	lsls	r3, r3, #28
 800a47e:	d501      	bpl.n	800a484 <_vfiprintf_r+0x3c>
 800a480:	692b      	ldr	r3, [r5, #16]
 800a482:	b9eb      	cbnz	r3, 800a4c0 <_vfiprintf_r+0x78>
 800a484:	4629      	mov	r1, r5
 800a486:	4630      	mov	r0, r6
 800a488:	f7fe fa18 	bl	80088bc <__swsetup_r>
 800a48c:	b1c0      	cbz	r0, 800a4c0 <_vfiprintf_r+0x78>
 800a48e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a490:	07dc      	lsls	r4, r3, #31
 800a492:	d50e      	bpl.n	800a4b2 <_vfiprintf_r+0x6a>
 800a494:	f04f 30ff 	mov.w	r0, #4294967295
 800a498:	b01d      	add	sp, #116	; 0x74
 800a49a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a49e:	4b7b      	ldr	r3, [pc, #492]	; (800a68c <_vfiprintf_r+0x244>)
 800a4a0:	429d      	cmp	r5, r3
 800a4a2:	d101      	bne.n	800a4a8 <_vfiprintf_r+0x60>
 800a4a4:	68b5      	ldr	r5, [r6, #8]
 800a4a6:	e7df      	b.n	800a468 <_vfiprintf_r+0x20>
 800a4a8:	4b79      	ldr	r3, [pc, #484]	; (800a690 <_vfiprintf_r+0x248>)
 800a4aa:	429d      	cmp	r5, r3
 800a4ac:	bf08      	it	eq
 800a4ae:	68f5      	ldreq	r5, [r6, #12]
 800a4b0:	e7da      	b.n	800a468 <_vfiprintf_r+0x20>
 800a4b2:	89ab      	ldrh	r3, [r5, #12]
 800a4b4:	0598      	lsls	r0, r3, #22
 800a4b6:	d4ed      	bmi.n	800a494 <_vfiprintf_r+0x4c>
 800a4b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a4ba:	f7ff faa5 	bl	8009a08 <__retarget_lock_release_recursive>
 800a4be:	e7e9      	b.n	800a494 <_vfiprintf_r+0x4c>
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	9309      	str	r3, [sp, #36]	; 0x24
 800a4c4:	2320      	movs	r3, #32
 800a4c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a4ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800a4ce:	2330      	movs	r3, #48	; 0x30
 800a4d0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a694 <_vfiprintf_r+0x24c>
 800a4d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a4d8:	f04f 0901 	mov.w	r9, #1
 800a4dc:	4623      	mov	r3, r4
 800a4de:	469a      	mov	sl, r3
 800a4e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4e4:	b10a      	cbz	r2, 800a4ea <_vfiprintf_r+0xa2>
 800a4e6:	2a25      	cmp	r2, #37	; 0x25
 800a4e8:	d1f9      	bne.n	800a4de <_vfiprintf_r+0x96>
 800a4ea:	ebba 0b04 	subs.w	fp, sl, r4
 800a4ee:	d00b      	beq.n	800a508 <_vfiprintf_r+0xc0>
 800a4f0:	465b      	mov	r3, fp
 800a4f2:	4622      	mov	r2, r4
 800a4f4:	4629      	mov	r1, r5
 800a4f6:	4630      	mov	r0, r6
 800a4f8:	f7ff ff93 	bl	800a422 <__sfputs_r>
 800a4fc:	3001      	adds	r0, #1
 800a4fe:	f000 80aa 	beq.w	800a656 <_vfiprintf_r+0x20e>
 800a502:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a504:	445a      	add	r2, fp
 800a506:	9209      	str	r2, [sp, #36]	; 0x24
 800a508:	f89a 3000 	ldrb.w	r3, [sl]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	f000 80a2 	beq.w	800a656 <_vfiprintf_r+0x20e>
 800a512:	2300      	movs	r3, #0
 800a514:	f04f 32ff 	mov.w	r2, #4294967295
 800a518:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a51c:	f10a 0a01 	add.w	sl, sl, #1
 800a520:	9304      	str	r3, [sp, #16]
 800a522:	9307      	str	r3, [sp, #28]
 800a524:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a528:	931a      	str	r3, [sp, #104]	; 0x68
 800a52a:	4654      	mov	r4, sl
 800a52c:	2205      	movs	r2, #5
 800a52e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a532:	4858      	ldr	r0, [pc, #352]	; (800a694 <_vfiprintf_r+0x24c>)
 800a534:	f7f5 fe54 	bl	80001e0 <memchr>
 800a538:	9a04      	ldr	r2, [sp, #16]
 800a53a:	b9d8      	cbnz	r0, 800a574 <_vfiprintf_r+0x12c>
 800a53c:	06d1      	lsls	r1, r2, #27
 800a53e:	bf44      	itt	mi
 800a540:	2320      	movmi	r3, #32
 800a542:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a546:	0713      	lsls	r3, r2, #28
 800a548:	bf44      	itt	mi
 800a54a:	232b      	movmi	r3, #43	; 0x2b
 800a54c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a550:	f89a 3000 	ldrb.w	r3, [sl]
 800a554:	2b2a      	cmp	r3, #42	; 0x2a
 800a556:	d015      	beq.n	800a584 <_vfiprintf_r+0x13c>
 800a558:	9a07      	ldr	r2, [sp, #28]
 800a55a:	4654      	mov	r4, sl
 800a55c:	2000      	movs	r0, #0
 800a55e:	f04f 0c0a 	mov.w	ip, #10
 800a562:	4621      	mov	r1, r4
 800a564:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a568:	3b30      	subs	r3, #48	; 0x30
 800a56a:	2b09      	cmp	r3, #9
 800a56c:	d94e      	bls.n	800a60c <_vfiprintf_r+0x1c4>
 800a56e:	b1b0      	cbz	r0, 800a59e <_vfiprintf_r+0x156>
 800a570:	9207      	str	r2, [sp, #28]
 800a572:	e014      	b.n	800a59e <_vfiprintf_r+0x156>
 800a574:	eba0 0308 	sub.w	r3, r0, r8
 800a578:	fa09 f303 	lsl.w	r3, r9, r3
 800a57c:	4313      	orrs	r3, r2
 800a57e:	9304      	str	r3, [sp, #16]
 800a580:	46a2      	mov	sl, r4
 800a582:	e7d2      	b.n	800a52a <_vfiprintf_r+0xe2>
 800a584:	9b03      	ldr	r3, [sp, #12]
 800a586:	1d19      	adds	r1, r3, #4
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	9103      	str	r1, [sp, #12]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	bfbb      	ittet	lt
 800a590:	425b      	neglt	r3, r3
 800a592:	f042 0202 	orrlt.w	r2, r2, #2
 800a596:	9307      	strge	r3, [sp, #28]
 800a598:	9307      	strlt	r3, [sp, #28]
 800a59a:	bfb8      	it	lt
 800a59c:	9204      	strlt	r2, [sp, #16]
 800a59e:	7823      	ldrb	r3, [r4, #0]
 800a5a0:	2b2e      	cmp	r3, #46	; 0x2e
 800a5a2:	d10c      	bne.n	800a5be <_vfiprintf_r+0x176>
 800a5a4:	7863      	ldrb	r3, [r4, #1]
 800a5a6:	2b2a      	cmp	r3, #42	; 0x2a
 800a5a8:	d135      	bne.n	800a616 <_vfiprintf_r+0x1ce>
 800a5aa:	9b03      	ldr	r3, [sp, #12]
 800a5ac:	1d1a      	adds	r2, r3, #4
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	9203      	str	r2, [sp, #12]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	bfb8      	it	lt
 800a5b6:	f04f 33ff 	movlt.w	r3, #4294967295
 800a5ba:	3402      	adds	r4, #2
 800a5bc:	9305      	str	r3, [sp, #20]
 800a5be:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a6a4 <_vfiprintf_r+0x25c>
 800a5c2:	7821      	ldrb	r1, [r4, #0]
 800a5c4:	2203      	movs	r2, #3
 800a5c6:	4650      	mov	r0, sl
 800a5c8:	f7f5 fe0a 	bl	80001e0 <memchr>
 800a5cc:	b140      	cbz	r0, 800a5e0 <_vfiprintf_r+0x198>
 800a5ce:	2340      	movs	r3, #64	; 0x40
 800a5d0:	eba0 000a 	sub.w	r0, r0, sl
 800a5d4:	fa03 f000 	lsl.w	r0, r3, r0
 800a5d8:	9b04      	ldr	r3, [sp, #16]
 800a5da:	4303      	orrs	r3, r0
 800a5dc:	3401      	adds	r4, #1
 800a5de:	9304      	str	r3, [sp, #16]
 800a5e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5e4:	482c      	ldr	r0, [pc, #176]	; (800a698 <_vfiprintf_r+0x250>)
 800a5e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a5ea:	2206      	movs	r2, #6
 800a5ec:	f7f5 fdf8 	bl	80001e0 <memchr>
 800a5f0:	2800      	cmp	r0, #0
 800a5f2:	d03f      	beq.n	800a674 <_vfiprintf_r+0x22c>
 800a5f4:	4b29      	ldr	r3, [pc, #164]	; (800a69c <_vfiprintf_r+0x254>)
 800a5f6:	bb1b      	cbnz	r3, 800a640 <_vfiprintf_r+0x1f8>
 800a5f8:	9b03      	ldr	r3, [sp, #12]
 800a5fa:	3307      	adds	r3, #7
 800a5fc:	f023 0307 	bic.w	r3, r3, #7
 800a600:	3308      	adds	r3, #8
 800a602:	9303      	str	r3, [sp, #12]
 800a604:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a606:	443b      	add	r3, r7
 800a608:	9309      	str	r3, [sp, #36]	; 0x24
 800a60a:	e767      	b.n	800a4dc <_vfiprintf_r+0x94>
 800a60c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a610:	460c      	mov	r4, r1
 800a612:	2001      	movs	r0, #1
 800a614:	e7a5      	b.n	800a562 <_vfiprintf_r+0x11a>
 800a616:	2300      	movs	r3, #0
 800a618:	3401      	adds	r4, #1
 800a61a:	9305      	str	r3, [sp, #20]
 800a61c:	4619      	mov	r1, r3
 800a61e:	f04f 0c0a 	mov.w	ip, #10
 800a622:	4620      	mov	r0, r4
 800a624:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a628:	3a30      	subs	r2, #48	; 0x30
 800a62a:	2a09      	cmp	r2, #9
 800a62c:	d903      	bls.n	800a636 <_vfiprintf_r+0x1ee>
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d0c5      	beq.n	800a5be <_vfiprintf_r+0x176>
 800a632:	9105      	str	r1, [sp, #20]
 800a634:	e7c3      	b.n	800a5be <_vfiprintf_r+0x176>
 800a636:	fb0c 2101 	mla	r1, ip, r1, r2
 800a63a:	4604      	mov	r4, r0
 800a63c:	2301      	movs	r3, #1
 800a63e:	e7f0      	b.n	800a622 <_vfiprintf_r+0x1da>
 800a640:	ab03      	add	r3, sp, #12
 800a642:	9300      	str	r3, [sp, #0]
 800a644:	462a      	mov	r2, r5
 800a646:	4b16      	ldr	r3, [pc, #88]	; (800a6a0 <_vfiprintf_r+0x258>)
 800a648:	a904      	add	r1, sp, #16
 800a64a:	4630      	mov	r0, r6
 800a64c:	f7fd fc3a 	bl	8007ec4 <_printf_float>
 800a650:	4607      	mov	r7, r0
 800a652:	1c78      	adds	r0, r7, #1
 800a654:	d1d6      	bne.n	800a604 <_vfiprintf_r+0x1bc>
 800a656:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a658:	07d9      	lsls	r1, r3, #31
 800a65a:	d405      	bmi.n	800a668 <_vfiprintf_r+0x220>
 800a65c:	89ab      	ldrh	r3, [r5, #12]
 800a65e:	059a      	lsls	r2, r3, #22
 800a660:	d402      	bmi.n	800a668 <_vfiprintf_r+0x220>
 800a662:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a664:	f7ff f9d0 	bl	8009a08 <__retarget_lock_release_recursive>
 800a668:	89ab      	ldrh	r3, [r5, #12]
 800a66a:	065b      	lsls	r3, r3, #25
 800a66c:	f53f af12 	bmi.w	800a494 <_vfiprintf_r+0x4c>
 800a670:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a672:	e711      	b.n	800a498 <_vfiprintf_r+0x50>
 800a674:	ab03      	add	r3, sp, #12
 800a676:	9300      	str	r3, [sp, #0]
 800a678:	462a      	mov	r2, r5
 800a67a:	4b09      	ldr	r3, [pc, #36]	; (800a6a0 <_vfiprintf_r+0x258>)
 800a67c:	a904      	add	r1, sp, #16
 800a67e:	4630      	mov	r0, r6
 800a680:	f7fd fec4 	bl	800840c <_printf_i>
 800a684:	e7e4      	b.n	800a650 <_vfiprintf_r+0x208>
 800a686:	bf00      	nop
 800a688:	0800ad24 	.word	0x0800ad24
 800a68c:	0800ad44 	.word	0x0800ad44
 800a690:	0800ad04 	.word	0x0800ad04
 800a694:	0800aebc 	.word	0x0800aebc
 800a698:	0800aec6 	.word	0x0800aec6
 800a69c:	08007ec5 	.word	0x08007ec5
 800a6a0:	0800a423 	.word	0x0800a423
 800a6a4:	0800aec2 	.word	0x0800aec2

0800a6a8 <_sbrk_r>:
 800a6a8:	b538      	push	{r3, r4, r5, lr}
 800a6aa:	4d06      	ldr	r5, [pc, #24]	; (800a6c4 <_sbrk_r+0x1c>)
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	4604      	mov	r4, r0
 800a6b0:	4608      	mov	r0, r1
 800a6b2:	602b      	str	r3, [r5, #0]
 800a6b4:	f7f9 fa7a 	bl	8003bac <_sbrk>
 800a6b8:	1c43      	adds	r3, r0, #1
 800a6ba:	d102      	bne.n	800a6c2 <_sbrk_r+0x1a>
 800a6bc:	682b      	ldr	r3, [r5, #0]
 800a6be:	b103      	cbz	r3, 800a6c2 <_sbrk_r+0x1a>
 800a6c0:	6023      	str	r3, [r4, #0]
 800a6c2:	bd38      	pop	{r3, r4, r5, pc}
 800a6c4:	20000468 	.word	0x20000468

0800a6c8 <__sread>:
 800a6c8:	b510      	push	{r4, lr}
 800a6ca:	460c      	mov	r4, r1
 800a6cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6d0:	f000 f8e2 	bl	800a898 <_read_r>
 800a6d4:	2800      	cmp	r0, #0
 800a6d6:	bfab      	itete	ge
 800a6d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a6da:	89a3      	ldrhlt	r3, [r4, #12]
 800a6dc:	181b      	addge	r3, r3, r0
 800a6de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a6e2:	bfac      	ite	ge
 800a6e4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a6e6:	81a3      	strhlt	r3, [r4, #12]
 800a6e8:	bd10      	pop	{r4, pc}

0800a6ea <__swrite>:
 800a6ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6ee:	461f      	mov	r7, r3
 800a6f0:	898b      	ldrh	r3, [r1, #12]
 800a6f2:	05db      	lsls	r3, r3, #23
 800a6f4:	4605      	mov	r5, r0
 800a6f6:	460c      	mov	r4, r1
 800a6f8:	4616      	mov	r6, r2
 800a6fa:	d505      	bpl.n	800a708 <__swrite+0x1e>
 800a6fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a700:	2302      	movs	r3, #2
 800a702:	2200      	movs	r2, #0
 800a704:	f000 f898 	bl	800a838 <_lseek_r>
 800a708:	89a3      	ldrh	r3, [r4, #12]
 800a70a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a70e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a712:	81a3      	strh	r3, [r4, #12]
 800a714:	4632      	mov	r2, r6
 800a716:	463b      	mov	r3, r7
 800a718:	4628      	mov	r0, r5
 800a71a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a71e:	f000 b817 	b.w	800a750 <_write_r>

0800a722 <__sseek>:
 800a722:	b510      	push	{r4, lr}
 800a724:	460c      	mov	r4, r1
 800a726:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a72a:	f000 f885 	bl	800a838 <_lseek_r>
 800a72e:	1c43      	adds	r3, r0, #1
 800a730:	89a3      	ldrh	r3, [r4, #12]
 800a732:	bf15      	itete	ne
 800a734:	6560      	strne	r0, [r4, #84]	; 0x54
 800a736:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a73a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a73e:	81a3      	strheq	r3, [r4, #12]
 800a740:	bf18      	it	ne
 800a742:	81a3      	strhne	r3, [r4, #12]
 800a744:	bd10      	pop	{r4, pc}

0800a746 <__sclose>:
 800a746:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a74a:	f000 b831 	b.w	800a7b0 <_close_r>
	...

0800a750 <_write_r>:
 800a750:	b538      	push	{r3, r4, r5, lr}
 800a752:	4d07      	ldr	r5, [pc, #28]	; (800a770 <_write_r+0x20>)
 800a754:	4604      	mov	r4, r0
 800a756:	4608      	mov	r0, r1
 800a758:	4611      	mov	r1, r2
 800a75a:	2200      	movs	r2, #0
 800a75c:	602a      	str	r2, [r5, #0]
 800a75e:	461a      	mov	r2, r3
 800a760:	f7f9 fa9c 	bl	8003c9c <_write>
 800a764:	1c43      	adds	r3, r0, #1
 800a766:	d102      	bne.n	800a76e <_write_r+0x1e>
 800a768:	682b      	ldr	r3, [r5, #0]
 800a76a:	b103      	cbz	r3, 800a76e <_write_r+0x1e>
 800a76c:	6023      	str	r3, [r4, #0]
 800a76e:	bd38      	pop	{r3, r4, r5, pc}
 800a770:	20000468 	.word	0x20000468

0800a774 <__assert_func>:
 800a774:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a776:	4614      	mov	r4, r2
 800a778:	461a      	mov	r2, r3
 800a77a:	4b09      	ldr	r3, [pc, #36]	; (800a7a0 <__assert_func+0x2c>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	4605      	mov	r5, r0
 800a780:	68d8      	ldr	r0, [r3, #12]
 800a782:	b14c      	cbz	r4, 800a798 <__assert_func+0x24>
 800a784:	4b07      	ldr	r3, [pc, #28]	; (800a7a4 <__assert_func+0x30>)
 800a786:	9100      	str	r1, [sp, #0]
 800a788:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a78c:	4906      	ldr	r1, [pc, #24]	; (800a7a8 <__assert_func+0x34>)
 800a78e:	462b      	mov	r3, r5
 800a790:	f000 f81e 	bl	800a7d0 <fiprintf>
 800a794:	f000 f89f 	bl	800a8d6 <abort>
 800a798:	4b04      	ldr	r3, [pc, #16]	; (800a7ac <__assert_func+0x38>)
 800a79a:	461c      	mov	r4, r3
 800a79c:	e7f3      	b.n	800a786 <__assert_func+0x12>
 800a79e:	bf00      	nop
 800a7a0:	20000020 	.word	0x20000020
 800a7a4:	0800aecd 	.word	0x0800aecd
 800a7a8:	0800aeda 	.word	0x0800aeda
 800a7ac:	0800af08 	.word	0x0800af08

0800a7b0 <_close_r>:
 800a7b0:	b538      	push	{r3, r4, r5, lr}
 800a7b2:	4d06      	ldr	r5, [pc, #24]	; (800a7cc <_close_r+0x1c>)
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	4604      	mov	r4, r0
 800a7b8:	4608      	mov	r0, r1
 800a7ba:	602b      	str	r3, [r5, #0]
 800a7bc:	f7f9 f9c1 	bl	8003b42 <_close>
 800a7c0:	1c43      	adds	r3, r0, #1
 800a7c2:	d102      	bne.n	800a7ca <_close_r+0x1a>
 800a7c4:	682b      	ldr	r3, [r5, #0]
 800a7c6:	b103      	cbz	r3, 800a7ca <_close_r+0x1a>
 800a7c8:	6023      	str	r3, [r4, #0]
 800a7ca:	bd38      	pop	{r3, r4, r5, pc}
 800a7cc:	20000468 	.word	0x20000468

0800a7d0 <fiprintf>:
 800a7d0:	b40e      	push	{r1, r2, r3}
 800a7d2:	b503      	push	{r0, r1, lr}
 800a7d4:	4601      	mov	r1, r0
 800a7d6:	ab03      	add	r3, sp, #12
 800a7d8:	4805      	ldr	r0, [pc, #20]	; (800a7f0 <fiprintf+0x20>)
 800a7da:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7de:	6800      	ldr	r0, [r0, #0]
 800a7e0:	9301      	str	r3, [sp, #4]
 800a7e2:	f7ff fe31 	bl	800a448 <_vfiprintf_r>
 800a7e6:	b002      	add	sp, #8
 800a7e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7ec:	b003      	add	sp, #12
 800a7ee:	4770      	bx	lr
 800a7f0:	20000020 	.word	0x20000020

0800a7f4 <_fstat_r>:
 800a7f4:	b538      	push	{r3, r4, r5, lr}
 800a7f6:	4d07      	ldr	r5, [pc, #28]	; (800a814 <_fstat_r+0x20>)
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	4604      	mov	r4, r0
 800a7fc:	4608      	mov	r0, r1
 800a7fe:	4611      	mov	r1, r2
 800a800:	602b      	str	r3, [r5, #0]
 800a802:	f7f9 f9aa 	bl	8003b5a <_fstat>
 800a806:	1c43      	adds	r3, r0, #1
 800a808:	d102      	bne.n	800a810 <_fstat_r+0x1c>
 800a80a:	682b      	ldr	r3, [r5, #0]
 800a80c:	b103      	cbz	r3, 800a810 <_fstat_r+0x1c>
 800a80e:	6023      	str	r3, [r4, #0]
 800a810:	bd38      	pop	{r3, r4, r5, pc}
 800a812:	bf00      	nop
 800a814:	20000468 	.word	0x20000468

0800a818 <_isatty_r>:
 800a818:	b538      	push	{r3, r4, r5, lr}
 800a81a:	4d06      	ldr	r5, [pc, #24]	; (800a834 <_isatty_r+0x1c>)
 800a81c:	2300      	movs	r3, #0
 800a81e:	4604      	mov	r4, r0
 800a820:	4608      	mov	r0, r1
 800a822:	602b      	str	r3, [r5, #0]
 800a824:	f7f9 f9a9 	bl	8003b7a <_isatty>
 800a828:	1c43      	adds	r3, r0, #1
 800a82a:	d102      	bne.n	800a832 <_isatty_r+0x1a>
 800a82c:	682b      	ldr	r3, [r5, #0]
 800a82e:	b103      	cbz	r3, 800a832 <_isatty_r+0x1a>
 800a830:	6023      	str	r3, [r4, #0]
 800a832:	bd38      	pop	{r3, r4, r5, pc}
 800a834:	20000468 	.word	0x20000468

0800a838 <_lseek_r>:
 800a838:	b538      	push	{r3, r4, r5, lr}
 800a83a:	4d07      	ldr	r5, [pc, #28]	; (800a858 <_lseek_r+0x20>)
 800a83c:	4604      	mov	r4, r0
 800a83e:	4608      	mov	r0, r1
 800a840:	4611      	mov	r1, r2
 800a842:	2200      	movs	r2, #0
 800a844:	602a      	str	r2, [r5, #0]
 800a846:	461a      	mov	r2, r3
 800a848:	f7f9 f9a2 	bl	8003b90 <_lseek>
 800a84c:	1c43      	adds	r3, r0, #1
 800a84e:	d102      	bne.n	800a856 <_lseek_r+0x1e>
 800a850:	682b      	ldr	r3, [r5, #0]
 800a852:	b103      	cbz	r3, 800a856 <_lseek_r+0x1e>
 800a854:	6023      	str	r3, [r4, #0]
 800a856:	bd38      	pop	{r3, r4, r5, pc}
 800a858:	20000468 	.word	0x20000468

0800a85c <__ascii_mbtowc>:
 800a85c:	b082      	sub	sp, #8
 800a85e:	b901      	cbnz	r1, 800a862 <__ascii_mbtowc+0x6>
 800a860:	a901      	add	r1, sp, #4
 800a862:	b142      	cbz	r2, 800a876 <__ascii_mbtowc+0x1a>
 800a864:	b14b      	cbz	r3, 800a87a <__ascii_mbtowc+0x1e>
 800a866:	7813      	ldrb	r3, [r2, #0]
 800a868:	600b      	str	r3, [r1, #0]
 800a86a:	7812      	ldrb	r2, [r2, #0]
 800a86c:	1e10      	subs	r0, r2, #0
 800a86e:	bf18      	it	ne
 800a870:	2001      	movne	r0, #1
 800a872:	b002      	add	sp, #8
 800a874:	4770      	bx	lr
 800a876:	4610      	mov	r0, r2
 800a878:	e7fb      	b.n	800a872 <__ascii_mbtowc+0x16>
 800a87a:	f06f 0001 	mvn.w	r0, #1
 800a87e:	e7f8      	b.n	800a872 <__ascii_mbtowc+0x16>

0800a880 <__malloc_lock>:
 800a880:	4801      	ldr	r0, [pc, #4]	; (800a888 <__malloc_lock+0x8>)
 800a882:	f7ff b8c0 	b.w	8009a06 <__retarget_lock_acquire_recursive>
 800a886:	bf00      	nop
 800a888:	2000045c 	.word	0x2000045c

0800a88c <__malloc_unlock>:
 800a88c:	4801      	ldr	r0, [pc, #4]	; (800a894 <__malloc_unlock+0x8>)
 800a88e:	f7ff b8bb 	b.w	8009a08 <__retarget_lock_release_recursive>
 800a892:	bf00      	nop
 800a894:	2000045c 	.word	0x2000045c

0800a898 <_read_r>:
 800a898:	b538      	push	{r3, r4, r5, lr}
 800a89a:	4d07      	ldr	r5, [pc, #28]	; (800a8b8 <_read_r+0x20>)
 800a89c:	4604      	mov	r4, r0
 800a89e:	4608      	mov	r0, r1
 800a8a0:	4611      	mov	r1, r2
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	602a      	str	r2, [r5, #0]
 800a8a6:	461a      	mov	r2, r3
 800a8a8:	f7f9 f92e 	bl	8003b08 <_read>
 800a8ac:	1c43      	adds	r3, r0, #1
 800a8ae:	d102      	bne.n	800a8b6 <_read_r+0x1e>
 800a8b0:	682b      	ldr	r3, [r5, #0]
 800a8b2:	b103      	cbz	r3, 800a8b6 <_read_r+0x1e>
 800a8b4:	6023      	str	r3, [r4, #0]
 800a8b6:	bd38      	pop	{r3, r4, r5, pc}
 800a8b8:	20000468 	.word	0x20000468

0800a8bc <__ascii_wctomb>:
 800a8bc:	b149      	cbz	r1, 800a8d2 <__ascii_wctomb+0x16>
 800a8be:	2aff      	cmp	r2, #255	; 0xff
 800a8c0:	bf85      	ittet	hi
 800a8c2:	238a      	movhi	r3, #138	; 0x8a
 800a8c4:	6003      	strhi	r3, [r0, #0]
 800a8c6:	700a      	strbls	r2, [r1, #0]
 800a8c8:	f04f 30ff 	movhi.w	r0, #4294967295
 800a8cc:	bf98      	it	ls
 800a8ce:	2001      	movls	r0, #1
 800a8d0:	4770      	bx	lr
 800a8d2:	4608      	mov	r0, r1
 800a8d4:	4770      	bx	lr

0800a8d6 <abort>:
 800a8d6:	b508      	push	{r3, lr}
 800a8d8:	2006      	movs	r0, #6
 800a8da:	f000 f82b 	bl	800a934 <raise>
 800a8de:	2001      	movs	r0, #1
 800a8e0:	f7f9 f908 	bl	8003af4 <_exit>

0800a8e4 <_raise_r>:
 800a8e4:	291f      	cmp	r1, #31
 800a8e6:	b538      	push	{r3, r4, r5, lr}
 800a8e8:	4604      	mov	r4, r0
 800a8ea:	460d      	mov	r5, r1
 800a8ec:	d904      	bls.n	800a8f8 <_raise_r+0x14>
 800a8ee:	2316      	movs	r3, #22
 800a8f0:	6003      	str	r3, [r0, #0]
 800a8f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a8f6:	bd38      	pop	{r3, r4, r5, pc}
 800a8f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a8fa:	b112      	cbz	r2, 800a902 <_raise_r+0x1e>
 800a8fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a900:	b94b      	cbnz	r3, 800a916 <_raise_r+0x32>
 800a902:	4620      	mov	r0, r4
 800a904:	f000 f830 	bl	800a968 <_getpid_r>
 800a908:	462a      	mov	r2, r5
 800a90a:	4601      	mov	r1, r0
 800a90c:	4620      	mov	r0, r4
 800a90e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a912:	f000 b817 	b.w	800a944 <_kill_r>
 800a916:	2b01      	cmp	r3, #1
 800a918:	d00a      	beq.n	800a930 <_raise_r+0x4c>
 800a91a:	1c59      	adds	r1, r3, #1
 800a91c:	d103      	bne.n	800a926 <_raise_r+0x42>
 800a91e:	2316      	movs	r3, #22
 800a920:	6003      	str	r3, [r0, #0]
 800a922:	2001      	movs	r0, #1
 800a924:	e7e7      	b.n	800a8f6 <_raise_r+0x12>
 800a926:	2400      	movs	r4, #0
 800a928:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a92c:	4628      	mov	r0, r5
 800a92e:	4798      	blx	r3
 800a930:	2000      	movs	r0, #0
 800a932:	e7e0      	b.n	800a8f6 <_raise_r+0x12>

0800a934 <raise>:
 800a934:	4b02      	ldr	r3, [pc, #8]	; (800a940 <raise+0xc>)
 800a936:	4601      	mov	r1, r0
 800a938:	6818      	ldr	r0, [r3, #0]
 800a93a:	f7ff bfd3 	b.w	800a8e4 <_raise_r>
 800a93e:	bf00      	nop
 800a940:	20000020 	.word	0x20000020

0800a944 <_kill_r>:
 800a944:	b538      	push	{r3, r4, r5, lr}
 800a946:	4d07      	ldr	r5, [pc, #28]	; (800a964 <_kill_r+0x20>)
 800a948:	2300      	movs	r3, #0
 800a94a:	4604      	mov	r4, r0
 800a94c:	4608      	mov	r0, r1
 800a94e:	4611      	mov	r1, r2
 800a950:	602b      	str	r3, [r5, #0]
 800a952:	f7f9 f8bf 	bl	8003ad4 <_kill>
 800a956:	1c43      	adds	r3, r0, #1
 800a958:	d102      	bne.n	800a960 <_kill_r+0x1c>
 800a95a:	682b      	ldr	r3, [r5, #0]
 800a95c:	b103      	cbz	r3, 800a960 <_kill_r+0x1c>
 800a95e:	6023      	str	r3, [r4, #0]
 800a960:	bd38      	pop	{r3, r4, r5, pc}
 800a962:	bf00      	nop
 800a964:	20000468 	.word	0x20000468

0800a968 <_getpid_r>:
 800a968:	f7f9 b8ac 	b.w	8003ac4 <_getpid>

0800a96c <_init>:
 800a96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a96e:	bf00      	nop
 800a970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a972:	bc08      	pop	{r3}
 800a974:	469e      	mov	lr, r3
 800a976:	4770      	bx	lr

0800a978 <_fini>:
 800a978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a97a:	bf00      	nop
 800a97c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a97e:	bc08      	pop	{r3}
 800a980:	469e      	mov	lr, r3
 800a982:	4770      	bx	lr
