### Hi there ğŸ‘‹ Myself SARUNESH S
An aspiring VLSI design engineer!!
<!--
**Sarunesh/Sarunesh** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
Here are some ideas to get you started:
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
- ğŸ”­ Iâ€™m currently working on various projects under VLSI frontend and backend.
- ğŸŒ± Iâ€™m currently learning Verilog, System Verilog, UVM.
- - ğŸ“« How to reach me: <img src="https://icon-library.com/images/official-linkedin-icon-png/official-linkedin-icon-png-16.jpg" alt="LinkedIn">
