

================================================================
== Vivado HLS Report for 'relu_array_array_ap_fixed_4u_relu_config7_s'
================================================================
* Date:           Wed Nov 10 01:07:36 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.288 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027| 10.270 us | 10.270 us |  1027|  1027|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    194|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    138|    -|
|Register         |        -|      -|      49|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      49|    332|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_125_p2                       |     +    |      0|  0|  13|          11|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op20          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op68          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_211_p2           |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_2_fu_275_p2           |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_3_fu_339_p2           |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_fu_147_p2             |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln60_fu_119_p2               |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln785_1_fu_247_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_2_fu_311_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_3_fu_375_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_fu_183_p2              |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_253_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_317_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_381_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_189_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln785_1_fu_259_p3          |  select  |      0|  0|   7|           1|           2|
    |select_ln785_2_fu_323_p3          |  select  |      0|  0|   7|           1|           2|
    |select_ln785_3_fu_387_p3          |  select  |      0|  0|   7|           1|           2|
    |select_ln785_fu_195_p3            |  select  |      0|  0|   7|           1|           2|
    |tmp_data_0_V_1_fu_203_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_1_V_1_fu_267_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_2_V_1_fu_331_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_3_V_1_fu_395_p3          |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 194|          91|          70|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_108              |   9|          2|   11|         22|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 138|         30|   24|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_reg_108                      |  11|   0|   11|          0|
    |icmp_ln60_reg_419                |   1|   0|    1|          0|
    |icmp_ln60_reg_419_pp0_iter1_reg  |   1|   0|    1|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |tmp_data_0_V_1_reg_428           |   7|   0|    7|          0|
    |tmp_data_1_V_1_reg_433           |   7|   0|    7|          0|
    |tmp_data_2_V_1_reg_438           |   7|   0|    7|          0|
    |tmp_data_3_V_1_reg_443           |   7|   0|    7|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  49|   0|   49|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,4u>,relu_config7> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,4u>,relu_config7> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,4u>,relu_config7> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,4u>,relu_config7> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,4u>,relu_config7> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,4u>,relu_config7> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,4u>,relu_config7> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,4u>,relu_config7> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,4u>,relu_config7> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,4u>,relu_config7> | return value |
|data_V_data_0_V_dout     |  in |    9|   ap_fifo  |               data_V_data_0_V               |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_0_V               |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |               data_V_data_0_V               |    pointer   |
|data_V_data_1_V_dout     |  in |    9|   ap_fifo  |               data_V_data_1_V               |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_1_V               |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |               data_V_data_1_V               |    pointer   |
|data_V_data_2_V_dout     |  in |    9|   ap_fifo  |               data_V_data_2_V               |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_2_V               |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |               data_V_data_2_V               |    pointer   |
|data_V_data_3_V_dout     |  in |    9|   ap_fifo  |               data_V_data_3_V               |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_3_V               |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |               data_V_data_3_V               |    pointer   |
|res_V_data_0_V_din       | out |    8|   ap_fifo  |                res_V_data_0_V               |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_0_V               |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                res_V_data_0_V               |    pointer   |
|res_V_data_1_V_din       | out |    8|   ap_fifo  |                res_V_data_1_V               |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_1_V               |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                res_V_data_1_V               |    pointer   |
|res_V_data_2_V_din       | out |    8|   ap_fifo  |                res_V_data_2_V               |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_2_V               |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                res_V_data_2_V               |    pointer   |
|res_V_data_3_V_din       | out |    8|   ap_fifo  |                res_V_data_3_V               |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_3_V               |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                res_V_data_3_V               |    pointer   |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+

