" a parallel concurrent test (pct) system is provided for performing the parallel concurrent testing of semiconductor devices. the pct system includes a pick and place (pnp) handler for engaging and transporting the semiconductor devices along a testing plane, the pnp handler including at least one manipulator. the pct system also includes a device under test interface board (dib), the dib including a broadside test socket for broadside (bs) testing of the semiconductor devices, the broadside testing using at least half of a total number of a semiconductor device pins, and a plurality of design-for-test (dft) test sockets for dft testing, the dft testing using less than half of the total number of the semiconductor device pins, and a tester in electrical contact with the dib for testing the semiconductor devices in accordance with a stepping pattern test protocol."
