{
  "name": "core_arch::x86::avx512f::_mm512_unpacklo_ps",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512": [
      "Plain"
    ]
  },
  "path": 9320,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:26474:1: 26484:2",
  "src": "pub fn _mm512_unpacklo_ps(a: __m512, b: __m512) -> __m512 {\n    unsafe {\n        #[rustfmt::skip]\n        simd_shuffle!(a, b,\n                       [ 0, 16, 1, 17,\n                         0 + 4, 16 + 4, 1 + 4, 17 + 4,\n                         0 + 8, 16 + 8, 1 + 8, 17 + 8,\n                         0 + 12, 16 + 12, 1 + 12, 17 + 12],\n        )\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_unpacklo_ps(_1: core_arch::x86::__m512, _2: core_arch::x86::__m512) -> core_arch::x86::__m512 {\n    let mut _0: core_arch::x86::__m512;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m512, core_arch::macros::SimdShuffleIdx<16>, core_arch::x86::__m512>(_1, _2, core_arch::x86::avx512f::_mm512_unpacklo_ps::{constant#0}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Unpack and interleave single-precision (32-bit) floating-point elements from the low half of each 128-bit lane in a and b, and store the results in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_unpacklo_ps&expand=6117)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}