	component sdram_pll is
		port (
			clk_clk                        : in  std_logic := 'X'; -- clk
			reset_reset_n                  : in  std_logic := 'X'; -- reset_n
			altpll_0_c0_clk                : out std_logic;        -- clk
			altpll_0_c1_clk                : out std_logic;        -- clk
			altpll_0_areset_conduit_export : in  std_logic := 'X'; -- export
			altpll_0_locked_conduit_export : out std_logic         -- export
		);
	end component sdram_pll;

