  **** HLS Build v2025.1 6135595
Sourcing Tcl script 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/MHSA.tcl'
INFO: [HLS 200-1510] Running: open_project mhsa_prj 
WARNING: [HLS 200-2182] The 'mhsa_prj' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Opening solution 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj'.
INFO: [HLS 200-1510] Running: set_top kernel_mhsa 
INFO: [HLS 200-1510] Running: add_files kernel_MHSA.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_MHSA.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MHSA.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_MHSA.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Rope.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_Rope.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Rope.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_Rope.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MatMul.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_MatMul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MatMul.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_MatMul.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Softmax.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_Softmax.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Softmax.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_Softmax.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_RMS_Norm.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_RMS_Norm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_RMS_Norm.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_RMS_Norm.hpp' to the project
INFO: [HLS 200-1510] Running: add_files tensor.hpp 
INFO: [HLS 200-10] Adding design file 'tensor.hpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.275 seconds; current allocated memory: 582.551 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:104:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MHSA.cpp:41:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (kernel_MHSA.cpp:41:9)
Resolution: For help on HLS 214-169 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file kernel_MHSA.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 89.484 seconds; current allocated memory: 604.043 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 60,208 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,755 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,518 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,764 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,708 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,721 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,476 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,476 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,477 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,729 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,666 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,345 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,281 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,281 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,630 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,203 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/mhsa_prj/solution1/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (kernel_MHSA.cpp:43:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (kernel_MHSA.cpp:44:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (kernel_MHSA.cpp:45:9)
INFO: [HLS 214-291] Loop 'DOT_COMPUTE' is marked as complete unroll implied by the pipeline pragma (kernel_MHSA.cpp:99:30)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:289:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:282:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:269:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:268:41)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_5' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:65:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_3' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:28:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_2' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:15:19)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'HEAD_STREAM' (kernel_MHSA.cpp:123:22) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'HEAD_STREAM' (kernel_MHSA.cpp:123:22) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'SOFTMAX_HEADS' (kernel_MHSA.cpp:111:20) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'SOFTMAX_HEADS' (kernel_MHSA.cpp:111:20) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'HEAD_COMPUTE' (kernel_MHSA.cpp:76:23) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'HEAD_COMPUTE' (kernel_MHSA.cpp:76:23) in function 'kernel_mhsa'. (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'ACCUM_ZERO' (kernel_MHSA.cpp:137:25) in function 'kernel_mhsa' completely with a factor of 64 (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-188] Unrolling loop 'VALUE_MAC' (kernel_MHSA.cpp:145:28) in function 'kernel_mhsa' partially with a factor of 4 (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-188] Unrolling loop 'ACCUM_WRITEBACK' (kernel_MHSA.cpp:154:30) in function 'kernel_mhsa' partially with a factor of 4 (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'DOT_COMPUTE' (kernel_MHSA.cpp:99:30) in function 'kernel_mhsa' completely with a factor of 64 (kernel_MHSA.cpp:7:0)
INFO: [HLS 214-188] Unrolling loop 'find_max' (kernel_Softmax.cpp:16:13) in function 'kernel_softmax' partially with a factor of 2 (kernel_Softmax.cpp:2:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:289:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:282:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:269:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:268:41) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_3' (kernel_MatMul.cpp:57:19) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_5' (kernel_MatMul.cpp:65:19) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_6' (kernel_MatMul.cpp:75:26) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_3' (kernel_MatMul.cpp:28:19) in function 'load_mat_burst' completely with a factor of 16 (kernel_MatMul.cpp:22:0)
WARNING: [HLS 214-366] Duplicating function 'matmul' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MHSA.cpp:45:9)
WARNING: [HLS 214-366] Duplicating function 'matmul' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MHSA.cpp:44:9)
WARNING: [HLS 214-366] Duplicating function 'matmul' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MHSA.cpp:43:9)
WARNING: [HLS 214-366] Duplicating function 'load_vec(float*, hls::stream<float, 0>&, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MatMul.cpp:105:2)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.84.93.121.131)' into 'fp_struct<float>::to_float() const (.81.90.118.128)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.81.90.118.128)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'hls::pow(float, float)' into 'hls::powf(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<(((2) * ((23) + (1))) + (29)) + (3)> table_lookup_4oPi_hotbm<23, 29>(int, float)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'unsigned int clz<29, 58, 0>(ap_ufixed<58, 0, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'clz(int)' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::set_mantissa(ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'void hotbm_::value_list<float>::sincos_approximation<29, 29>(ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<8>&, ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'hls::hotbm::sincos(float, float*, float*)' into 'hls::sincosf(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'hls::powf(float, float)' into 'RoPE(float*, float const*, int, int)' (kernel_Rope.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'hls::sincosf(float, float*, float*)' into 'RoPE(float*, float const*, int, int)' (kernel_Rope.cpp:8:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'current_token'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wq'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wk'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wv'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wo'. (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'i_mat'. (kernel_MatMul.cpp:85:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'i_vec'. (kernel_MatMul.cpp:85:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'current_token'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernel_MHSA.cpp:45:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'current_token'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernel_MHSA.cpp:44:9)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'current_token'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (kernel_MHSA.cpp:43:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E13neg_cos_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:137:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E13neg_sin_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E10swap_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:135:0)
INFO: [HLS 214-248] Applying array_partition to 'vec_local': Cyclic partitioning with factor 16 on dimension 1. (kernel_MatMul.cpp:44:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195:8)
INFO: [HLS 214-248] Applying array_partition to 'out_q': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:24:11)
INFO: [HLS 214-248] Applying array_partition to 'out_q_rope': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:25:11)
INFO: [HLS 214-248] Applying array_partition to 'out_k': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:26:11)
INFO: [HLS 214-248] Applying array_partition to 'out_k_rope': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:27:11)
INFO: [HLS 214-248] Applying array_partition to 'out_v': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:28:11)
INFO: [HLS 214-248] Applying array_partition to 'xb': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:29:11)
INFO: [HLS 214-248] Applying array_partition to 'xb2': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:30:11)
INFO: [HLS 214-248] Applying array_partition to 'att': Complete partitioning on dimension 1. (kernel_MHSA.cpp:64:11)
INFO: [HLS 214-248] Applying array_partition to 'q_head_local': Complete partitioning on dimension 1. (kernel_MHSA.cpp:78:8)
INFO: [HLS 214-248] Applying array_partition to 'k_cache_local': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:79:19)
INFO: [HLS 214-248] Applying array_partition to 'local_accum': Complete partitioning on dimension 1. (kernel_MHSA.cpp:125:8)
INFO: [HLS 214-248] Applying array_partition to 'v_cache_local': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:126:19)
INFO: [HLS 214-364] Automatically inlining function 'void hotbm_::generic_sincos<float>(float, float*, float*)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int) (.220)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16:7)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int) (.220)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162:5)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int) (.220)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163:5)
INFO: [HLS 214-364] Automatically inlining function 'void hotbm_::generic_sincos<float>(float, float*, float*)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16:7)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162:5)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163:5)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'CACHE_STORE'(kernel_MHSA.cpp:55:18) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:55:18)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'CACHE_STORE'(kernel_MHSA.cpp:55:18) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:55:18)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_84_2'(kernel_MHSA.cpp:84:34) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:84:34)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_131_3'(kernel_MHSA.cpp:131:35) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:131:35)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'OUTPUT_WRITE'(kernel_MHSA.cpp:166:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:166:19)
INFO: [HLS 214-455] Changing loop 'Loop_CACHE_STORE_proc' (kernel_MHSA.cpp:55:18) to a process function for dataflow in function 'kernel_mhsa' (kernel_MHSA.cpp:55:18)
INFO: [HLS 214-455] Changing loop 'Loop_ATT_INIT_proc' (kernel_MHSA.cpp:68:19) to a process function for dataflow in function 'kernel_mhsa' (kernel_MHSA.cpp:68:19)
INFO: [HLS 214-455] Changing loop 'Loop_HEAD_COMPUTE_proc' (kernel_MHSA.cpp:76:23) to a process function for dataflow in function 'kernel_mhsa' (kernel_MHSA.cpp:76:23)
INFO: [HLS 214-455] Changing loop 'Loop_SOFTMAX_HEADS_proc' (kernel_MHSA.cpp:111:20) to a process function for dataflow in function 'kernel_mhsa' (kernel_MHSA.cpp:111:20)
INFO: [HLS 214-455] Changing loop 'Loop_XB_INIT_proc' (kernel_MHSA.cpp:117:14) to a process function for dataflow in function 'kernel_mhsa' (kernel_MHSA.cpp:117:14)
INFO: [HLS 214-455] Changing loop 'Loop_HEAD_STREAM_proc' (kernel_MHSA.cpp:123:22) to a process function for dataflow in function 'kernel_mhsa' (kernel_MHSA.cpp:123:22)
INFO: [HLS 214-455] Changing loop 'Loop_OUTPUT_WRITE_proc' (kernel_MHSA.cpp:166:19) to a process function for dataflow in function 'kernel_mhsa' (kernel_MHSA.cpp:166:19)
INFO: [HLS 214-455] Changing loop 'matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc' (kernel_MatMul.cpp:113:23) to a process function for dataflow in function 'matmul.216.218.1' (kernel_MatMul.cpp:113:23)
INFO: [HLS 214-455] Changing loop 'matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc' (kernel_MatMul.cpp:113:23) to a process function for dataflow in function 'matmul.216.219.1' (kernel_MatMul.cpp:113:23)
INFO: [HLS 214-455] Changing loop 'matmul.216.1_Loop_VITIS_LOOP_113_1_proc' (kernel_MatMul.cpp:113:23) to a process function for dataflow in function 'matmul.216.1' (kernel_MatMul.cpp:113:23)
INFO: [HLS 214-455] Changing loop 'matmul.1_Loop_VITIS_LOOP_113_1_proc' (kernel_MatMul.cpp:113:23) to a process function for dataflow in function 'matmul.1' (kernel_MatMul.cpp:113:23)
WARNING: [HLS 214-475] Merging processes 'Loop_XB_INIT_proc' and 'Loop_HEAD_STREAM_proc' in function 'kernel_mhsa' due to writes on 'xb_0' (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-475] Merging processes 'Loop_ATT_INIT_proc', 'Loop_SOFTMAX_HEADS_proc' and 'Loop_HEAD_COMPUTE_proc' in function 'kernel_mhsa' due to writes on 'att_0' (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-475] Merging processes 'matmul.216.219.1', 'matmul.216.1' and 'matmul.216.218.1' in function 'kernel_mhsa' due to reads on 'gmem0' (kernel_MHSA.cpp:7:0)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_15_2' (kernel_MatMul.cpp:15:19) in function 'load_vec' as it has a variable trip count (kernel_MatMul.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 15.709 seconds; current allocated memory: 612.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 612.691 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 625.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 635.871 MB.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem0' of dataflow function 'matmul.216.218.1.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec' of dataflow function 'matmul.216.218.1.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem1' of dataflow function 'matmul.216.218.1.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.216.218.1.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem0' of dataflow function 'matmul.216.219.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec' of dataflow function 'matmul.216.219.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem5' of dataflow function 'matmul.216.219.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.216.219.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem0' of dataflow function 'matmul.216.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec' of dataflow function 'matmul.216.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem6' of dataflow function 'matmul.216.1' (kernel_MatMul.cpp:96:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.216.1' (kernel_MatMul.cpp:96:1).
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.216.218.1.1' (kernel_MatMul.cpp:96:1), detected/extracted 4 process function(s): 
	 'load_vec'
	 'load_mat_burst'
	 'compute_vec_mat'
	 'matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.216.219.1' (kernel_MatMul.cpp:96:1), detected/extracted 4 process function(s): 
	 'load_vec.2'
	 'load_mat_burst.3'
	 'compute_vec_mat.4'
	 'matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.216.1' (kernel_MatMul.cpp:96:1), detected/extracted 4 process function(s): 
	 'load_vec.5'
	 'load_mat_burst.6'
	 'compute_vec_mat.7'
	 'matmul.216.1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.1' (kernel_MatMul.cpp:96:1), detected/extracted 4 process function(s): 
	 'load_vec.8'
	 'load_mat_burst.9'
	 'compute_vec_mat.10'
	 'matmul.1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_mhsa' (kernel_MHSA.cpp:7), detected/extracted 10 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem0_rd_proc'
	 'RoPE'
	 'RoPE.1'
	 'Block_entry_proc'
	 'Loop_CACHE_STORE_proc'
	 'Block_entry_att_0_wr_proc'
	 'Block_entry_xb_0_wr_proc'
	 'matmul.1'
	 'Loop_OUTPUT_WRITE_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291:27) to (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function 'pow_reduce::pow_generic<float>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel_Rope.cpp:16:40) to (kernel_Rope.cpp:22:16) in function 'RoPE.1'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel_Rope.cpp:16:40) to (kernel_Rope.cpp:22:16) in function 'RoPE'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.635 seconds; current allocated memory: 667.723 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst.9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst.6' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst.3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_63_4'(kernel_MatMul.cpp:63:26) in function 'compute_vec_mat.7' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_63_4'(kernel_MatMul.cpp:63:26) in function 'compute_vec_mat.4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_63_4'(kernel_MatMul.cpp:63:26) in function 'compute_vec_mat.10' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_63_4'(kernel_MatMul.cpp:63:26) in function 'compute_vec_mat' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOAD_V_CACHE'(kernel_MHSA.cpp:130:16) and 'VITIS_LOOP_131_3'(kernel_MHSA.cpp:131:35) in function 'Block_entry_xb_0_wr_proc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'TOKEN_STREAM'(kernel_MHSA.cpp:142:27) and 'VALUE_MAC'(kernel_MHSA.cpp:145:28) in function 'Block_entry_xb_0_wr_proc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOAD_K_CACHE'(kernel_MHSA.cpp:83:16) and 'VITIS_LOOP_84_2'(kernel_MHSA.cpp:84:34) in function 'Block_entry_att_0_wr_proc' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst.9'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat.10'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_V_CACHE' (kernel_MHSA.cpp:130:16) in function 'Block_entry_xb_0_wr_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'TOKEN_STREAM' (kernel_MHSA.cpp:142:27) in function 'Block_entry_xb_0_wr_proc'.
WARNING: [HLS 200-960] Cannot flatten loop 'ATT_INIT' (kernel_MHSA.cpp:68:19) in function 'Block_entry_att_0_wr_proc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_K_CACHE' (kernel_MHSA.cpp:83:16) in function 'Block_entry_att_0_wr_proc'.
WARNING: [HLS 200-1990] Performance of loop 'load'(kernel_Softmax.cpp:9:9) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'load'(kernel_Softmax.cpp:9:9) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'load'(kernel_Softmax.cpp:9:9) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1990] Performance of loop 'find_max'(kernel_Softmax.cpp:16:13) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'find_max'(kernel_Softmax.cpp:16:13) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'find_max'(kernel_Softmax.cpp:16:13) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1990] Performance of loop 'compute'(kernel_Softmax.cpp:26:12) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'compute'(kernel_Softmax.cpp:26:12) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'compute'(kernel_Softmax.cpp:26:12) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1990] Performance of loop 'normalize'(kernel_Softmax.cpp:34:14) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'normalize'(kernel_Softmax.cpp:34:14) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'normalize'(kernel_Softmax.cpp:34:14) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'vec_local' (kernel_Softmax.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'i_vec'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'vec_local' (kernel_Softmax.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'i_vec'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem3'.
WARNING: [HLS 200-954] Cannot Rewind function kernel_softmax because there are multiple loops inside the region (kernel_Softmax.cpp:6:1)
Resolution: For help on HLS 200-954 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-954.html
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function Block_entry_att_0_wr_proc'.
WARNING: [HLS 200-1450] Process Loop_CACHE_STORE_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1450.html
WARNING: [HLS 200-1449] Process Block_entry_att_0_wr_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process Block_entry_xb_0_wr_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process matmul.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.493 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_mhsa' ...
WARNING: [SYN 201-103] Legalizing function name 'matmul.216.218.1_Loop_VITIS_LOOP_113_1_proc' to 'matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.216.218.1.1' to 'matmul_216_218_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.2' to 'load_vec_2'.
WARNING: [SYN 201-103] Legalizing function name 'load_mat_burst.3' to 'load_mat_burst_3'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.4_Pipeline_VITIS_LOOP_48_1' to 'compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' to 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.4' to 'compute_vec_mat_4'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.216.219.1_Loop_VITIS_LOOP_113_1_proc' to 'matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.216.219.1' to 'matmul_216_219_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.5' to 'load_vec_5'.
WARNING: [SYN 201-103] Legalizing function name 'load_mat_burst.6' to 'load_mat_burst_6'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.7_Pipeline_VITIS_LOOP_48_1' to 'compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' to 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.7' to 'compute_vec_mat_7'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.216.1_Loop_VITIS_LOOP_113_1_proc' to 'matmul_216_1_Loop_VITIS_LOOP_113_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.216.1' to 'matmul_216_1'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'RoPE.1_Pipeline_VITIS_LOOP_16_1' to 'RoPE_1_Pipeline_VITIS_LOOP_16_1'.
WARNING: [SYN 201-103] Legalizing function name 'RoPE.1' to 'RoPE_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.8' to 'load_vec_8'.
WARNING: [SYN 201-103] Legalizing function name 'load_mat_burst.9' to 'load_mat_burst_9'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1' to 'compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' to 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.10' to 'compute_vec_mat_10'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.1_Loop_VITIS_LOOP_113_1_proc' to 'matmul_1_Loop_VITIS_LOOP_113_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.1' to 'matmul_1'.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:375->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'ref_4oPi_table_100' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:58->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_cos_K0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:59->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_cos_K1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:60->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_cos_K2' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:61->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_sin_K0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:62->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_sin_K1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:63->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_sin_K2' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.113 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.945 seconds; current allocated memory: 1.107 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 28, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.373 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem1_addr_read') [50]  (0.655 ns)
	bus read operation ('gmem1_addr_read', kernel_MatMul.cpp:30) on port 'gmem1' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.743 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.131 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.396 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln69', kernel_MatMul.cpp:69) of variable 'add', kernel_MatMul.cpp:69 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_2', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_3', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_4', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_11', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_15', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.011 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_216_218_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_3' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_3' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_3' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_3' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_3' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_3' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 28, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.373 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst_3' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_read') [50]  (0.655 ns)
	bus read operation ('gmem5_addr_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.122 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.982 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.354 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln69', kernel_MatMul.cpp:69) of variable 'add', kernel_MatMul.cpp:69 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_32', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_33', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_34', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_41', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_45', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.71 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_216_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.077 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_6' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_6' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_6' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_6' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_6' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_6' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 28, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.373 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst_6' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem6_addr_read') [50]  (0.655 ns)
	bus read operation ('gmem6_addr_read', kernel_MatMul.cpp:30) on port 'gmem6' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.038 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.279 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.303 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln69', kernel_MatMul.cpp:69) of variable 'add', kernel_MatMul.cpp:69 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_17', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_18', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_19', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_26', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_30', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_216_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.955 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem0_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln616_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoPE_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.501 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.645 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoPE_1_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoPE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CACHE_STORE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CACHE_STORE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_CACHE_STORE_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.195 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.817 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_7_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_0_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_1_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_2_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_3_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_4_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_5_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_6_i_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOAD_K_CACHE_VITIS_LOOP_84_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'LOAD_K_CACHE_VITIS_LOOP_84_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.842 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_att_0_wr_proc_Pipeline_Q_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Q_LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Q_LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_7_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_6_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_5_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_4_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_3_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_2_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_1_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_0_i_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'TOKEN_COMPUTE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 136, loop 'TOKEN_COMPUTE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.223 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load'.
INFO: [SCHED 204-61] Pipelining loop 'find_max'.
INFO: [SCHED 204-61] Pipelining loop 'compute'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'fadd' operation 32 bit ('sum', kernel_Softmax.cpp:31) to 'muxlogic' operation 32 bit ('muxLogicI0_to_sum_1') (combination delay: 3.696 ns) to honor II or Latency constraint in region 'compute'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [SCHED 204-61] Pipelining loop 'normalize'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load'
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'find_max'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'compute'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'normalize'
WARNING: [HLS 200-871] Estimated clock period (3.696 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'kernel_softmax' consists of the following:
	'fadd' operation 32 bit ('sum', kernel_Softmax.cpp:31) [119]  (1.925 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum', kernel_Softmax.cpp:31) [96]  (0.421 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum', kernel_Softmax.cpp:31) [96]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_sum_1') [117]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_att_0_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_xb_0_wr_proc_Pipeline_XB_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XB_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'XB_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_V_CACHE_VITIS_LOOP_131_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'LOAD_V_CACHE_VITIS_LOOP_131_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TOKEN_STREAM_VALUE_MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'TOKEN_STREAM_VALUE_MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.249 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_WRITEBACK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ACCUM_WRITEBACK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_xb_0_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_9' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_9' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_9' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_9' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_9' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_9' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 28, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.373 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst_9' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem7_addr_read') [47]  (0.655 ns)
	bus read operation ('gmem7_addr_read', kernel_MatMul.cpp:30) on port 'gmem7' (kernel_MatMul.cpp:30) [48]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [49]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [50]  (1.069 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.117 seconds; current allocated memory: 1.167 GB.
INFO: [#UNDEF] Rewind delay = 14 for the pipelined loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' due to a write-after-read dependence on variable 'indvar_flatten47'.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.213 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.461 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln69', kernel_MatMul.cpp:69) of variable 'add', kernel_MatMul.cpp:69 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_47', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_48', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_49', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_56', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_60', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:68) on port 'mat_stream' (kernel_MatMul.cpp:68).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_63_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.384 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_OUTPUT_WRITE_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'OUTPUT_WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.025 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_1 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_2 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_3 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_4 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_5 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_6 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_7 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_8 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_9 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_10 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_11 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_12 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_13 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_14 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_v_15 (from Block_entry_gmem0_rd_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO current_token_c_channel (from Block_entry_gmem0_rd_proc_U0 to Loop_OUTPUT_WRITE_proc_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope_1 (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope_2 (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope_3 (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope_4 (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope_5 (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope_6 (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1019] Consider increasing the depth of PIPO out_q_rope_7 (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO position_c3_channel (from RoPE_U0 to Block_entry_att_0_wr_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO p_loc_channel (from Block_entry_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO p_loc105_channel (from Block_entry_proc_U0 to Loop_CACHE_STORE_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO add126_loc_channel (from Block_entry_proc_U0 to Block_entry_att_0_wr_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO p_loc106_c1_channel (from Block_entry_proc_U0 to Block_entry_att_0_wr_proc_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mul7_loc_c2_channel (from Block_entry_proc_U0 to Block_entry_att_0_wr_proc_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.269 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.809 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.995 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat'.
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_compute_vec_mat_vec_local_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc' pipeline 'VITIS_LOOP_113_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_216_218_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem0_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_218_1_1/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_216_218_1_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(kernel_mhsa_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(kernel_mhsa_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(kernel_mhsa_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_U0_U(kernel_mhsa_start_for_compute_vec_mat_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0_U(kernel_mhsa_start_for_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst_3' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.582 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc' pipeline 'VITIS_LOOP_113_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_216_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d128_A' is changed to 'fifo_w32_d128_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d256_A' is changed to 'fifo_w32_d256_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem0_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_219_1/m_axi_gmem5_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_216_219_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(kernel_mhsa_fifo_w32_d128_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(kernel_mhsa_fifo_w32_d256_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(kernel_mhsa_fifo_w32_d64_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_4_U0_U(kernel_mhsa_start_for_compute_vec_mat_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_U(kernel_mhsa_start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst_6' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.515 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_216_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_216_1_Loop_VITIS_LOOP_113_1_proc' pipeline 'VITIS_LOOP_113_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_216_1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_216_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d128_A' is changed to 'fifo_w32_d128_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d256_A' is changed to 'fifo_w32_d256_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x0' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem0_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_216_1/m_axi_gmem6_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_216_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(kernel_mhsa_fifo_w32_d128_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(kernel_mhsa_fifo_w32_d256_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(kernel_mhsa_fifo_w32_d64_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_7_U0_U(kernel_mhsa_start_for_compute_vec_mat_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0_U(kernel_mhsa_start_for_matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.929 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem0_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem0_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18ns_18ns_44ns_44_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_39ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoPE_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RoPE_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ctlz_30_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_13s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_14ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_15ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_21s_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_22ns_44_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_28ns_57_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_24ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoPE_Pipeline_VITIS_LOOP_16_1'.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_ref_4oPi_table_100_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K0_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K1_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K2_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K0_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K1_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K2_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.341 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoPE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.752 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoPE_1_Pipeline_VITIS_LOOP_16_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'RoPE_1_Pipeline_VITIS_LOOP_16_1' pipeline 'VITIS_LOOP_16_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ctlz_30_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_13s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_14ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_15ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_21s_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_22ns_44_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_28ns_57_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_24ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoPE_1_Pipeline_VITIS_LOOP_16_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoPE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoPE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.569 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE' pipeline 'CACHE_STORE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem2_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.942 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_CACHE_STORE_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_CACHE_STORE_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2' pipeline 'LOAD_K_CACHE_VITIS_LOOP_84_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_att_0_wr_proc_Pipeline_Q_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_att_0_wr_proc_Pipeline_Q_LOAD' pipeline 'Q_LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_att_0_wr_proc_Pipeline_Q_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE' pipeline 'TOKEN_COMPUTE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_1_primitive_dsp_1' is changed to 'fadd_32ns_32ns_32_1_primitive_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1_x': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_11_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_9_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_softmax'.
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.877 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_att_0_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_att_0_wr_proc'.
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_xb_0_wr_proc_Pipeline_XB_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_xb_0_wr_proc_Pipeline_XB_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3' pipeline 'LOAD_V_CACHE_VITIS_LOOP_131_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC' pipeline 'TOKEN_STREAM_VALUE_MAC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 1.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_xb_0_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_xb_0_wr_proc'.
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst_9' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.241 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_63_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Loop_VITIS_LOOP_113_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Loop_VITIS_LOOP_113_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d128_A' is changed to 'fifo_w32_d128_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d256_A' is changed to 'fifo_w32_d256_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x1' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem7_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(kernel_mhsa_fifo_w32_d128_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(kernel_mhsa_fifo_w32_d256_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(kernel_mhsa_fifo_w32_d64_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_10_U0_U(kernel_mhsa_start_for_compute_vec_mat_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_1_Loop_VITIS_LOOP_113_1_proc_U0_U(kernel_mhsa_start_for_matmul_1_Loop_VITIS_LOOP_113_1_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_OUTPUT_WRITE_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_OUTPUT_WRITE_proc' pipeline 'OUTPUT_WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_OUTPUT_WRITE_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/current_token' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/position' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/wq' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/wk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/wv' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/wo' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/key_cache' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/value_cache' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_mhsa/layer' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_mhsa' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'current_token', 'position', 'wq', 'wk', 'wv', 'wo', 'key_cache', 'value_cache', 'layer' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa'.
INFO: [HLS 200-740] Implementing PIPO kernel_mhsa_out_q_RAM_2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_out_q_RAM_2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO kernel_mhsa_out_q_rope_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_out_q_rope_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO kernel_mhsa_att_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'kernel_mhsa_att_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'position_c4_U(kernel_mhsa_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'position_c5_U(kernel_mhsa_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'current_token_c_channel_U(kernel_mhsa_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'position_c3_channel_U(kernel_mhsa_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_cache_c6_U(kernel_mhsa_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'value_cache_c7_U(kernel_mhsa_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(kernel_mhsa_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc105_channel_U(kernel_mhsa_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add126_loc_channel_U(kernel_mhsa_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc106_c1_channel_U(kernel_mhsa_fifo_w33_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul7_loc_c2_channel_U(kernel_mhsa_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_cache_c_U(kernel_mhsa_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'value_cache_c_U(kernel_mhsa_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc106_c_channel_U(kernel_mhsa_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul7_loc_c_channel_U(kernel_mhsa_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'position_c_channel_U(kernel_mhsa_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.178 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 20.976 seconds; current allocated memory: 1.415 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 8.153 seconds; current allocated memory: 1.453 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_mhsa.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_mhsa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 270.56 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:04:36; Allocated memory: 905.184 MB.
INFO: [HLS 200-112] Total CPU user time: 144 seconds. Total CPU system time: 9 seconds. Total elapsed time: 280.403 seconds; peak allocated memory: 1.453 GB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 4m 41s
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
