============================================================
   Tang Dynasty, V4.4.433
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.4.433/bin/td.exe
   Built at =   17:57:18 Feb 26 2019
   Run by =     Administrator
   Run Date =   Thu May  9 15:42:36 2019

   Run on =     JSB-C
============================================================
RUN-1002 : start command "open_project LCDTest.al"
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-5007 WARNING: empty port in module declaration in source/VGAMod.v(14)
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-5007 WARNING: empty port in module declaration in source/VGAMod.v(14)
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(22)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=3,FBCLK_DIV=125,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1043 : Mark LCDPLL as IO macro for instance pll_inst
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1016 : Merged 9 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 441/0 useful/useless nets, 347/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 374 instances.
SYN-1015 : Optimize round 1, 416 better
SYN-1014 : Optimize round 2
SYN-1032 : 455/51 useful/useless nets, 361/16 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 66 better
SYN-1014 : Optimize round 3
SYN-1032 : 454/0 useful/useless nets, 360/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          236
  #and                 30
  #nand                 0
  #or                  61
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  7
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                122
  #LATCH                0
#MACRO_ADD             12
#MACRO_EQ              13
#MACRO_MUX             96

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |114    |122    |25     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 489/0 useful/useless nets, 396/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 780/0 useful/useless nets, 687/0 useful/useless insts
SYN-1016 : Merged 115 instances.
SYN-2501 : Optimize round 1, 355 better
SYN-2501 : Optimize round 2
SYN-1032 : 665/0 useful/useless nets, 572/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1032 : 901/0 useful/useless nets, 808/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 187 (2.87), #lev = 5 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 187 (2.82), #lev = 5 (3.85)
SYN-2581 : Mapping with K=4, #lut = 187 (2.82), #lev = 5 (3.85)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 399 instances into 189 LUTs, name keeping = 70%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 687/0 useful/useless nets, 594/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 122 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 144 adder to BLE ...
SYN-4008 : Packed 144 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 122 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 67 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/328 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  389   out of  19600    1.98%
#reg                  122   out of  19600    0.62%
#le                   389
  #lut only           267   out of    389   68.64%
  #reg only             0   out of    389    0.00%
  #lut&reg            122   out of    389   31.36%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 0

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |389   |389   |122   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4027 : Net LCD_CLK_pad is clkc0 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 235 instances
RUN-1001 : 98 mslices, 98 lslices, 35 pads, 0 brams, 0 dsps
RUN-1001 : There are total 421 nets
RUN-1001 : 262 nets have 2 pins
RUN-1001 : 110 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 233 instances, 196 slices, 12 macros(100 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1487, tnet num: 419, tinst num: 233, tnode num: 1769, tedge num: 2499.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 419 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 146 clock pins, and constraint 282 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.049192s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (126.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 107977
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(447): len = 79792.3, overlap = 0
PHY-3002 : Step(448): len = 62431, overlap = 0
PHY-3002 : Step(449): len = 49457.9, overlap = 0
PHY-3002 : Step(450): len = 43125.9, overlap = 0
PHY-3002 : Step(451): len = 38587.1, overlap = 0
PHY-3002 : Step(452): len = 34449.8, overlap = 0
PHY-3002 : Step(453): len = 32074.3, overlap = 0
PHY-3002 : Step(454): len = 29940.6, overlap = 0
PHY-3002 : Step(455): len = 27924.4, overlap = 0
PHY-3002 : Step(456): len = 26523.3, overlap = 0
PHY-3002 : Step(457): len = 25344.3, overlap = 0
PHY-3002 : Step(458): len = 23289.4, overlap = 0
PHY-3002 : Step(459): len = 22201.6, overlap = 0
PHY-3002 : Step(460): len = 20799.7, overlap = 0
PHY-3002 : Step(461): len = 19659, overlap = 0
PHY-3002 : Step(462): len = 18901, overlap = 0
PHY-3002 : Step(463): len = 18262.5, overlap = 0
PHY-3002 : Step(464): len = 17493.2, overlap = 1
PHY-3002 : Step(465): len = 17108.5, overlap = 1.5
PHY-3002 : Step(466): len = 16448, overlap = 1.5
PHY-3002 : Step(467): len = 16010.2, overlap = 2
PHY-3002 : Step(468): len = 15252.8, overlap = 1
PHY-3002 : Step(469): len = 14712.8, overlap = 1.25
PHY-3002 : Step(470): len = 14354.5, overlap = 0.5
PHY-3002 : Step(471): len = 13621.8, overlap = 0.5
PHY-3002 : Step(472): len = 12823, overlap = 1.25
PHY-3002 : Step(473): len = 12332.6, overlap = 1.25
PHY-3002 : Step(474): len = 12045, overlap = 1.25
PHY-3002 : Step(475): len = 11699.1, overlap = 1
PHY-3002 : Step(476): len = 11432.4, overlap = 1
PHY-3002 : Step(477): len = 11344.7, overlap = 1
PHY-3002 : Step(478): len = 11137.8, overlap = 1
PHY-3002 : Step(479): len = 11032.2, overlap = 1
PHY-3002 : Step(480): len = 10976.9, overlap = 1
PHY-3002 : Step(481): len = 10855.5, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006988s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (446.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.95194e-06
PHY-3002 : Step(482): len = 10793, overlap = 4.25
PHY-3002 : Step(483): len = 10765.6, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.79039e-05
PHY-3002 : Step(484): len = 10729.1, overlap = 4.25
PHY-3002 : Step(485): len = 10729.1, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.58078e-05
PHY-3002 : Step(486): len = 10697.3, overlap = 4.25
PHY-3002 : Step(487): len = 10691.4, overlap = 4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17339e-05
PHY-3002 : Step(488): len = 10701.1, overlap = 10.75
PHY-3002 : Step(489): len = 10701.1, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.2302e-05
PHY-3002 : Step(490): len = 10885.6, overlap = 8.5
PHY-3002 : Step(491): len = 10913.9, overlap = 8.25
PHY-3002 : Step(492): len = 10873, overlap = 8.5
PHY-3002 : Step(493): len = 10939.7, overlap = 8.5
PHY-3002 : Step(494): len = 10972.2, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.46041e-05
PHY-3002 : Step(495): len = 11045.5, overlap = 7.75
PHY-3002 : Step(496): len = 11282.8, overlap = 7.75
PHY-3002 : Step(497): len = 11602.4, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013127s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (118.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000553712
PHY-3002 : Step(498): len = 15351.3, overlap = 2
PHY-3002 : Step(499): len = 14876.6, overlap = 3.5
PHY-3002 : Step(500): len = 14616.4, overlap = 4.5
PHY-3002 : Step(501): len = 14215.5, overlap = 6.25
PHY-3002 : Step(502): len = 14145.1, overlap = 8
PHY-3002 : Step(503): len = 14212, overlap = 8.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00110742
PHY-3002 : Step(504): len = 14423.7, overlap = 6.75
PHY-3002 : Step(505): len = 14437, overlap = 6.5
PHY-3002 : Step(506): len = 14387.1, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00221485
PHY-3002 : Step(507): len = 14506.2, overlap = 5.75
PHY-3002 : Step(508): len = 14530.4, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010388s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (150.2%)

PHY-3001 : Legalized: Len = 15361.4, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 15355.4, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.076038s wall, 1.622410s user + 0.374402s system = 1.996813s CPU (185.6%)

RUN-1004 : used memory is 204 MB, reserved memory is 201 MB, peak memory is 654 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 166 to 141
PHY-1001 : Pin misalignment score is improved from 141 to 140
PHY-1001 : Pin misalignment score is improved from 140 to 140
PHY-1001 : Pin local connectivity score is improved from 8 to 0
PHY-1001 : Pin misalignment score is improved from 144 to 140
PHY-1001 : Pin misalignment score is improved from 140 to 140
PHY-1001 : Pin local connectivity score is improved from 5 to 0
PHY-1001 : End pin swap;  0.120492s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (103.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 235 instances
RUN-1001 : 98 mslices, 98 lslices, 35 pads, 0 brams, 0 dsps
RUN-1001 : There are total 421 nets
RUN-1001 : 262 nets have 2 pins
RUN-1001 : 110 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 17200, over cnt = 36(0%), over = 55, worst = 4
PHY-1002 : len = 17376, over cnt = 14(0%), over = 23, worst = 3
PHY-1002 : len = 17424, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 17680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 17704, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1487, tnet num: 419, tinst num: 233, tnode num: 1769, tedge num: 2499.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 419 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 146 clock pins, and constraint 282 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.196178s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (103.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.063101s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (98.9%)

PHY-1002 : len = 8128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.482664s wall, 0.483603s user + 0.015600s system = 0.499203s CPU (103.4%)

PHY-1002 : len = 17464, over cnt = 15(0%), over = 16, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.091936s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (118.8%)

PHY-1002 : len = 17320, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.021004s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (74.3%)

PHY-1002 : len = 17296, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.021794s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (214.7%)

PHY-1002 : len = 17296, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.014793s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (105.5%)

PHY-1002 : len = 17296, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.016677s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (93.5%)

PHY-1002 : len = 17296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  0.642271s wall, 0.951606s user + 0.031200s system = 0.982806s CPU (153.0%)

PHY-1002 : len = 47168, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47168
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.045222s wall, 8.486454s user + 0.421203s system = 8.907657s CPU (110.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  8.443453s wall, 8.892057s user + 0.452403s system = 9.344460s CPU (110.7%)

RUN-1004 : used memory is 320 MB, reserved memory is 314 MB, peak memory is 657 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  389   out of  19600    1.98%
#reg                  122   out of  19600    0.62%
#le                   389
  #lut only           267   out of    389   68.64%
  #reg only             0   out of    389    0.00%
  #lut&reg            122   out of    389   31.36%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 0

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 235
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 421, pip num: 3223
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 606 valid insts, and 10895 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.258339s wall, 5.366434s user + 0.031200s system = 5.397635s CPU (239.0%)

RUN-1004 : used memory is 327 MB, reserved memory is 322 MB, peak memory is 657 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1355, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/URAT_Examples/URAT_Examples.bit" in  1.793824s wall, 1.778411s user + 0.031200s system = 1.809612s CPU (100.9%)

RUN-1004 : used memory is 419 MB, reserved memory is 410 MB, peak memory is 657 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.755358s wall, 0.499203s user + 0.156001s system = 0.655204s CPU (9.7%)

RUN-1004 : used memory is 444 MB, reserved memory is 435 MB, peak memory is 657 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\URAT_Examples\URAT_Examples.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.319524s wall, 2.480416s user + 0.218401s system = 2.698817s CPU (29.0%)

RUN-1004 : used memory is 332 MB, reserved memory is 324 MB, peak memory is 657 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.914495s wall, 1.794012s user + 0.140401s system = 1.934412s CPU (101.0%)

RUN-1004 : used memory is 425 MB, reserved memory is 416 MB, peak memory is 657 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.808563s wall, 0.530403s user + 0.202801s system = 0.733205s CPU (10.8%)

RUN-1004 : used memory is 446 MB, reserved memory is 436 MB, peak memory is 657 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.487247s wall, 2.449216s user + 0.374402s system = 2.823618s CPU (29.8%)

RUN-1004 : used memory is 333 MB, reserved memory is 324 MB, peak memory is 657 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-5007 WARNING: empty port in module declaration in source/VGAMod.v(14)
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/VGAMod.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(22)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=3,FBCLK_DIV=125,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'di' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(60)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'do' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(63)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: net 'FIFO_CLK_W' does not have a driver in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(49)
HDL-5007 WARNING: net 'FIFO_WE' does not have a driver in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(51)
HDL-5007 WARNING: net 'FIFO_DI[15]' does not have a driver in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1043 : Mark LCDPLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_CLK_W" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(49)
SYN-5014 WARNING: the net's pin: pin "clkw" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[0]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[0]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[0]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[10]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[10]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[11]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[11]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[12]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[12]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[13]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[13]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[14]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[14]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[15]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[15]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[3]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[3]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[3]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[4]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[4]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[4]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[5]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[5]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[5]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[6]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[6]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[6]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[7]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[7]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[7]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[8]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[8]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[9]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[9]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_WE" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "we" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 351/23 useful/useless nets, 257/6 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 45 instances.
SYN-1015 : Optimize round 1, 92 better
SYN-1014 : Optimize round 2
SYN-1032 : 335/3 useful/useless nets, 241/16 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1032 : 335/0 useful/useless nets, 241/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          126
  #and                  6
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  6
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                 98
  #LATCH                0
#MACRO_ADD             12
#MACRO_EQ               4
#MACRO_MUX             96

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |28     |98     |16     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 370/0 useful/useless nets, 277/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 492/0 useful/useless nets, 399/0 useful/useless insts
SYN-2501 : Optimize round 1, 96 better
SYN-2501 : Optimize round 2
SYN-1032 : 492/0 useful/useless nets, 399/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1032 : 728/0 useful/useless nets, 635/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 131 (3.33), #lev = 3 (2.83)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 131 (3.24), #lev = 3 (2.83)
SYN-2581 : Mapping with K=4, #lut = 131 (3.24), #lev = 3 (2.83)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 250 instances into 133 LUTs, name keeping = 77%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 607/0 useful/useless nets, 514/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 98 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 144 adder to BLE ...
SYN-4008 : Packed 144 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 133 LUT to BLE ...
SYN-4008 : Packed 133 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 35 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 133/272 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  333   out of  19600    1.70%
#reg                   98   out of  19600    0.50%
#le                   333
  #lut only           235   out of    333   70.57%
  #reg only             0   out of    333    0.00%
  #lut&reg             98   out of    333   29.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 0

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |333   |333   |98    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4027 : Net LCD_CLK_pad is clkc0 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 206 instances
RUN-1001 : 84 mslices, 83 lslices, 35 pads, 0 brams, 0 dsps
RUN-1001 : There are total 365 nets
RUN-1001 : 255 nets have 2 pins
RUN-1001 : 67 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 204 instances, 167 slices, 12 macros(100 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1265, tnet num: 363, tinst num: 204, tnode num: 1483, tedge num: 2157.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 118 clock pins, and constraint 218 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038885s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (80.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 103026
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.989776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(509): len = 66669.3, overlap = 0
PHY-3002 : Step(510): len = 44928.4, overlap = 0
PHY-3002 : Step(511): len = 36656.5, overlap = 0
PHY-3002 : Step(512): len = 32560.2, overlap = 0
PHY-3002 : Step(513): len = 29884.1, overlap = 0
PHY-3002 : Step(514): len = 28262.9, overlap = 0
PHY-3002 : Step(515): len = 26331.3, overlap = 0
PHY-3002 : Step(516): len = 22984.4, overlap = 0
PHY-3002 : Step(517): len = 20374.5, overlap = 0
PHY-3002 : Step(518): len = 19069.7, overlap = 0
PHY-3002 : Step(519): len = 17731.7, overlap = 0
PHY-3002 : Step(520): len = 16616.5, overlap = 0
PHY-3002 : Step(521): len = 15779.9, overlap = 0
PHY-3002 : Step(522): len = 14925.5, overlap = 0
PHY-3002 : Step(523): len = 14353.2, overlap = 0
PHY-3002 : Step(524): len = 13805.1, overlap = 0
PHY-3002 : Step(525): len = 13185.6, overlap = 0
PHY-3002 : Step(526): len = 12543.4, overlap = 0
PHY-3002 : Step(527): len = 12064.3, overlap = 0
PHY-3002 : Step(528): len = 11288.4, overlap = 0
PHY-3002 : Step(529): len = 10284.4, overlap = 0
PHY-3002 : Step(530): len = 9707, overlap = 0
PHY-3002 : Step(531): len = 9222.1, overlap = 0
PHY-3002 : Step(532): len = 8562.2, overlap = 0
PHY-3002 : Step(533): len = 7615, overlap = 0
PHY-3002 : Step(534): len = 7154.6, overlap = 0
PHY-3002 : Step(535): len = 6753.2, overlap = 0.25
PHY-3002 : Step(536): len = 6701.9, overlap = 0.25
PHY-3002 : Step(537): len = 6369.9, overlap = 0
PHY-3002 : Step(538): len = 6293.8, overlap = 0
PHY-3002 : Step(539): len = 6130.9, overlap = 0
PHY-3002 : Step(540): len = 6066.8, overlap = 0.5
PHY-3002 : Step(541): len = 5893.5, overlap = 0.5
PHY-3002 : Step(542): len = 5876.2, overlap = 0.5
PHY-3002 : Step(543): len = 5876.2, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003608s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.989776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(544): len = 5694.7, overlap = 3.5
PHY-3002 : Step(545): len = 5673.2, overlap = 3.5
PHY-3002 : Step(546): len = 5671.9, overlap = 3.5
PHY-3002 : Step(547): len = 5566.3, overlap = 3.5
PHY-3002 : Step(548): len = 5568, overlap = 3.5
PHY-3002 : Step(549): len = 5568.3, overlap = 3.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.989776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.24745e-05
PHY-3002 : Step(550): len = 5539.1, overlap = 8.5
PHY-3002 : Step(551): len = 5558.3, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.16221e-05
PHY-3002 : Step(552): len = 5809.4, overlap = 7.25
PHY-3002 : Step(553): len = 5972.9, overlap = 7
PHY-3002 : Step(554): len = 6267.2, overlap = 5.75
PHY-3002 : Step(555): len = 6727.8, overlap = 4.5
PHY-3002 : Step(556): len = 6827.6, overlap = 4.75
PHY-3002 : Step(557): len = 6302.5, overlap = 6.5
PHY-3002 : Step(558): len = 6164.7, overlap = 7.75
PHY-3002 : Step(559): len = 6125, overlap = 7.5
PHY-3002 : Step(560): len = 6125, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123244
PHY-3002 : Step(561): len = 6322.6, overlap = 6.25
PHY-3002 : Step(562): len = 6365.6, overlap = 6.25
PHY-3002 : Step(563): len = 6466.1, overlap = 5.25
PHY-3002 : Step(564): len = 6570.3, overlap = 5.25
PHY-3002 : Step(565): len = 6672, overlap = 5.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000246488
PHY-3002 : Step(566): len = 6766, overlap = 5.25
PHY-3002 : Step(567): len = 6831, overlap = 5.5
PHY-3002 : Step(568): len = 7185.1, overlap = 5.25
PHY-3002 : Step(569): len = 7181.4, overlap = 5.5
PHY-3002 : Step(570): len = 7210.4, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011743s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (265.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.989776
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0110372
PHY-3002 : Step(571): len = 10600.6, overlap = 0.25
PHY-3002 : Step(572): len = 10313, overlap = 0.75
PHY-3002 : Step(573): len = 9847.9, overlap = 1
PHY-3002 : Step(574): len = 9724.1, overlap = 1
PHY-3002 : Step(575): len = 9729.8, overlap = 1
PHY-3002 : Step(576): len = 9452.5, overlap = 2.25
PHY-3002 : Step(577): len = 9247.5, overlap = 2
PHY-3002 : Step(578): len = 9110.7, overlap = 2.5
PHY-3002 : Step(579): len = 9017.5, overlap = 4.25
PHY-3002 : Step(580): len = 9035, overlap = 4.25
PHY-3002 : Step(581): len = 8943.5, overlap = 3.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0220744
PHY-3002 : Step(582): len = 8977.9, overlap = 3.75
PHY-3002 : Step(583): len = 8951.4, overlap = 3.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0441488
PHY-3002 : Step(584): len = 8955.1, overlap = 3.5
PHY-3002 : Step(585): len = 8956.9, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006333s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9916.2, Over = 0
PHY-3001 : Final: Len = 9916.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.063155s wall, 1.544410s user + 0.530403s system = 2.074813s CPU (195.2%)

RUN-1004 : used memory is 352 MB, reserved memory is 338 MB, peak memory is 657 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 134 to 121
PHY-1001 : Pin misalignment score is improved from 121 to 121
PHY-1001 : Pin local connectivity score is improved from 1 to 0
PHY-1001 : Pin misalignment score is improved from 121 to 121
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.066507s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (93.8%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 206 instances
RUN-1001 : 84 mslices, 83 lslices, 35 pads, 0 brams, 0 dsps
RUN-1001 : There are total 365 nets
RUN-1001 : 255 nets have 2 pins
RUN-1001 : 67 nets have [3 - 5] pins
RUN-1001 : 32 nets have [6 - 10] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 11456, over cnt = 37(0%), over = 45, worst = 3
PHY-1002 : len = 11584, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 11584, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 11824, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1265, tnet num: 363, tinst num: 204, tnode num: 1483, tedge num: 2157.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 118 clock pins, and constraint 218 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.140183s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (111.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.061598s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (101.3%)

PHY-1002 : len = 7488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.151458s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (103.0%)

PHY-1002 : len = 13072, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.048037s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (97.4%)

PHY-1002 : len = 13016, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.011732s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 13016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 :  0.554009s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (109.8%)

PHY-1002 : len = 37144, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.014984s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.1%)

PHY-1002 : len = 37160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 37160
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.138566s wall, 2.932819s user + 0.390002s system = 3.322821s CPU (105.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.430164s wall, 3.229221s user + 0.405603s system = 3.634823s CPU (106.0%)

RUN-1004 : used memory is 313 MB, reserved memory is 330 MB, peak memory is 680 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  333   out of  19600    1.70%
#reg                   98   out of  19600    0.50%
#le                   333
  #lut only           235   out of    333   70.57%
  #reg only             0   out of    333    0.00%
  #lut&reg             98   out of    333   29.43%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 0

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 206
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 365, pip num: 2688
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 525 valid insts, and 9403 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.949321s wall, 4.539629s user + 0.109201s system = 4.648830s CPU (238.5%)

RUN-1004 : used memory is 322 MB, reserved memory is 338 MB, peak memory is 680 MB
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(22)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=3,FBCLK_DIV=125,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'di' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(60)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'do' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(63)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: net 'FIFO_CLK_W' does not have a driver in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(49)
HDL-5007 WARNING: net 'FIFO_WE' does not have a driver in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(51)
HDL-5007 WARNING: net 'FIFO_DI[15]' does not have a driver in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1043 : Mark LCDPLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_CLK_W" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(49)
SYN-5014 WARNING: the net's pin: pin "clkw" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[0]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[0]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[0]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[10]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[10]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[11]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[11]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[12]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[12]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[13]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[13]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[14]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[14]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[15]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[15]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[1]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[2]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[3]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[3]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[3]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[4]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[4]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[4]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[5]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[5]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[5]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[6]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[6]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[6]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[7]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "di[7]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[7]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[8]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[8]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_DI[9]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(55)
SYN-5014 WARNING: the net's pin: pin "FIFO_Data[9]" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(71)
SYN-5013 WARNING: Undriven net: model "TOP" / net "FIFO_WE" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "we" in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(57)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1016 : Merged 26 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 361/17 useful/useless nets, 267/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 45 instances.
SYN-1015 : Optimize round 1, 82 better
SYN-1014 : Optimize round 2
SYN-1032 : 344/4 useful/useless nets, 250/16 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1032 : 344/0 useful/useless nets, 250/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          130
  #and                  8
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                 98
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               4
#MACRO_MUX             98

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |32     |98     |19     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 384/14 useful/useless nets, 290/1 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 2 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 383/0 useful/useless nets, 289/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 503/0 useful/useless nets, 409/0 useful/useless insts
SYN-2501 : Optimize round 1, 98 better
SYN-2501 : Optimize round 2
SYN-1032 : 503/0 useful/useless nets, 409/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 773/0 useful/useless nets, 679/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 132 (3.33), #lev = 3 (2.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 132 (3.24), #lev = 3 (2.68)
SYN-2581 : Mapping with K=4, #lut = 132 (3.24), #lev = 3 (2.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 257 instances into 139 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 650/0 useful/useless nets, 556/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 98 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 180 adder to BLE ...
SYN-4008 : Packed 180 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 138 LUT to BLE ...
SYN-4008 : Packed 138 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 40 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 138/296 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  374   out of  19600    1.91%
#reg                   98   out of  19600    0.50%
#le                   374
  #lut only           276   out of    374   73.80%
  #reg only             0   out of    374    0.00%
  #lut&reg             98   out of    374   26.20%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 0

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |374   |374   |98    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4027 : Net LCD_CLK_pad is clkc0 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 228 instances
RUN-1001 : 94 mslices, 94 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 390 nets
RUN-1001 : 277 nets have 2 pins
RUN-1001 : 68 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 226 instances, 188 slices, 14 macros(118 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-6013 WARNING: Cannot find clk pin clkw for sr node FIFO0/logic_fifo_0.rst.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1361, tnet num: 388, tinst num: 226, tnode num: 1582, tedge num: 2297.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 388 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 120 clock pins, and constraint 221 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.053772s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (145.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 101281
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.988490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(586): len = 65779.7, overlap = 2.25
PHY-3002 : Step(587): len = 47309, overlap = 2.25
PHY-3002 : Step(588): len = 37868.3, overlap = 2.25
PHY-3002 : Step(589): len = 31384.9, overlap = 2.25
PHY-3002 : Step(590): len = 28159.1, overlap = 2.25
PHY-3002 : Step(591): len = 25307.8, overlap = 2.25
PHY-3002 : Step(592): len = 22843.3, overlap = 2.25
PHY-3002 : Step(593): len = 20960.9, overlap = 2.25
PHY-3002 : Step(594): len = 19427.9, overlap = 2.5
PHY-3002 : Step(595): len = 18082.6, overlap = 2.5
PHY-3002 : Step(596): len = 16289, overlap = 5.75
PHY-3002 : Step(597): len = 14989.8, overlap = 7
PHY-3002 : Step(598): len = 13975.4, overlap = 6.75
PHY-3002 : Step(599): len = 13463.8, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000865624
PHY-3002 : Step(600): len = 13249.1, overlap = 3.75
PHY-3002 : Step(601): len = 12714.7, overlap = 4.75
PHY-3002 : Step(602): len = 12807.8, overlap = 4.5
PHY-3002 : Step(603): len = 12320.3, overlap = 4.75
PHY-3002 : Step(604): len = 12097.3, overlap = 4.75
PHY-3002 : Step(605): len = 11691.2, overlap = 3.25
PHY-3002 : Step(606): len = 11340.8, overlap = 4.25
PHY-3002 : Step(607): len = 11266.1, overlap = 3.75
PHY-3002 : Step(608): len = 11019.8, overlap = 6.25
PHY-3002 : Step(609): len = 10574.4, overlap = 5.5
PHY-3002 : Step(610): len = 10311.7, overlap = 5
PHY-3002 : Step(611): len = 9571.9, overlap = 6.5
PHY-3002 : Step(612): len = 9351.4, overlap = 3.75
PHY-3002 : Step(613): len = 9011.4, overlap = 2.5
PHY-3002 : Step(614): len = 8420, overlap = 2.25
PHY-3002 : Step(615): len = 8181.6, overlap = 2
PHY-3002 : Step(616): len = 7852.9, overlap = 1.5
PHY-3002 : Step(617): len = 7582, overlap = 1.75
PHY-3002 : Step(618): len = 7557.2, overlap = 1.75
PHY-3002 : Step(619): len = 7356, overlap = 2
PHY-3002 : Step(620): len = 7223.6, overlap = 2.25
PHY-3002 : Step(621): len = 6927.9, overlap = 1.75
PHY-3002 : Step(622): len = 6566.3, overlap = 1.25
PHY-3002 : Step(623): len = 6432.8, overlap = 3.75
PHY-3002 : Step(624): len = 6415.8, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004971s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.39071e-05
PHY-3002 : Step(625): len = 6448.2, overlap = 5.75
PHY-3002 : Step(626): len = 6450.3, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.78142e-05
PHY-3002 : Step(627): len = 6435.9, overlap = 5.75
PHY-3002 : Step(628): len = 6460.1, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.56285e-05
PHY-3002 : Step(629): len = 6421.6, overlap = 5.75
PHY-3002 : Step(630): len = 6448.3, overlap = 5.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.30952e-06
PHY-3002 : Step(631): len = 6442, overlap = 11.5
PHY-3002 : Step(632): len = 6442, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.8619e-05
PHY-3002 : Step(633): len = 6548.4, overlap = 11.5
PHY-3002 : Step(634): len = 6600.4, overlap = 11.5
PHY-3002 : Step(635): len = 6585, overlap = 9.75
PHY-3002 : Step(636): len = 6662.8, overlap = 9.25
PHY-3002 : Step(637): len = 6662.6, overlap = 9.5
PHY-3002 : Step(638): len = 6629.3, overlap = 9.25
PHY-3002 : Step(639): len = 6627, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.72381e-05
PHY-3002 : Step(640): len = 6624.4, overlap = 9.25
PHY-3002 : Step(641): len = 6624.4, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012626s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988490
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.059982
PHY-3002 : Step(642): len = 13374, overlap = 0
PHY-3002 : Step(643): len = 13322.1, overlap = 0.25
PHY-3002 : Step(644): len = 13185.7, overlap = 0.5
PHY-3002 : Step(645): len = 12673.1, overlap = 0.5
PHY-3002 : Step(646): len = 12559.5, overlap = 0.5
PHY-3002 : Step(647): len = 12291.4, overlap = 1
PHY-3002 : Step(648): len = 12109.3, overlap = 1.75
PHY-3002 : Step(649): len = 12071.8, overlap = 2
PHY-3002 : Step(650): len = 12001.4, overlap = 2.75
PHY-3002 : Step(651): len = 11986.3, overlap = 2.5
PHY-3002 : Step(652): len = 11993.8, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006077s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (256.7%)

PHY-3001 : Legalized: Len = 12373.2, Over = 0
PHY-3001 : Final: Len = 12373.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.180032s wall, 1.575610s user + 0.468003s system = 2.043613s CPU (173.2%)

RUN-1004 : used memory is 325 MB, reserved memory is 346 MB, peak memory is 680 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 139 to 119
PHY-1001 : Pin misalignment score is improved from 119 to 119
PHY-1001 : Pin local connectivity score is improved from 3 to 0
PHY-1001 : Pin misalignment score is improved from 119 to 119
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.089013s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (105.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 228 instances
RUN-1001 : 94 mslices, 94 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 390 nets
RUN-1001 : 277 nets have 2 pins
RUN-1001 : 68 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 14680, over cnt = 28(0%), over = 35, worst = 3
PHY-1002 : len = 14744, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 14776, over cnt = 11(0%), over = 14, worst = 2
PHY-1002 : len = 14976, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-6013 WARNING: Cannot find clk pin clkw for sr node FIFO0/logic_fifo_0.rst.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1361, tnet num: 388, tinst num: 226, tnode num: 1582, tedge num: 2297.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 388 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 120 clock pins, and constraint 221 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.196449s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (95.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.065191s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (95.7%)

PHY-1002 : len = 7952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.304853s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (102.3%)

PHY-1002 : len = 17992, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.081083s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (96.2%)

PHY-1002 : len = 17904, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.037973s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (123.2%)

PHY-1002 : len = 17888, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.022032s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (70.8%)

PHY-1002 : len = 17888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.019134s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (81.5%)

PHY-1002 : len = 17888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.014254s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (218.9%)

PHY-1002 : len = 17888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 :  0.585085s wall, 0.577204s user + 0.093601s system = 0.670804s CPU (114.7%)

PHY-1002 : len = 42960, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 42960
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.422349s wall, 3.213621s user + 0.561604s system = 3.775224s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.788844s wall, 3.588023s user + 0.577204s system = 4.165227s CPU (109.9%)

RUN-1004 : used memory is 317 MB, reserved memory is 330 MB, peak memory is 680 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  374   out of  19600    1.91%
#reg                   98   out of  19600    0.50%
#le                   374
  #lut only           276   out of    374   73.80%
  #reg only             0   out of    374    0.00%
  #lut&reg             98   out of    374   26.20%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 0

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 228
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 390, pip num: 2972
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 578 valid insts, and 10441 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.989497s wall, 4.758031s user + 0.046800s system = 4.804831s CPU (241.5%)

RUN-1004 : used memory is 327 MB, reserved memory is 339 MB, peak memory is 680 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.785515s wall, 1.716011s user + 0.062400s system = 1.778411s CPU (99.6%)

RUN-1004 : used memory is 425 MB, reserved memory is 436 MB, peak memory is 680 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.807548s wall, 0.608404s user + 0.062400s system = 0.670804s CPU (9.9%)

RUN-1004 : used memory is 450 MB, reserved memory is 460 MB, peak memory is 680 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.347651s wall, 2.480416s user + 0.124801s system = 2.605217s CPU (27.9%)

RUN-1004 : used memory is 331 MB, reserved memory is 340 MB, peak memory is 680 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(22)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=3,FBCLK_DIV=125,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'di' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(60)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'do' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(63)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/VGAMod.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'FIFO_Data' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(92)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1043 : Mark LCDPLL as IO macro for instance pll_inst
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 377/17 useful/useless nets, 275/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 45 instances.
SYN-1015 : Optimize round 1, 74 better
SYN-1014 : Optimize round 2
SYN-1032 : 360/4 useful/useless nets, 258/16 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1032 : 360/0 useful/useless nets, 258/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          130
  #and                  8
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                 98
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               4
#MACRO_MUX            106

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |32     |98     |19     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 400/14 useful/useless nets, 299/0 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2571 : Optimize after map_dsp, round 1, 6 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 391/0 useful/useless nets, 293/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 511/0 useful/useless nets, 413/0 useful/useless insts
SYN-2501 : Optimize round 1, 98 better
SYN-2501 : Optimize round 2
SYN-1032 : 511/0 useful/useless nets, 413/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 781/0 useful/useless nets, 683/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 136 (3.29), #lev = 3 (2.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 136 (3.21), #lev = 3 (2.63)
SYN-2581 : Mapping with K=4, #lut = 136 (3.21), #lev = 3 (2.63)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 261 instances into 143 LUTs, name keeping = 78%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 658/0 useful/useless nets, 560/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 98 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 180 adder to BLE ...
SYN-4008 : Packed 180 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 142 LUT to BLE ...
SYN-4008 : Packed 142 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 44 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 142/300 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  378   out of  19600    1.93%
#reg                   98   out of  19600    0.50%
#le                   378
  #lut only           280   out of    378   74.07%
  #reg only             0   out of    378    0.00%
  #lut&reg             98   out of    378   25.93%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 0

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |378   |378   |98    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4027 : Net LCD_CLK_pad is clkc0 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 230 instances
RUN-1001 : 95 mslices, 95 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 398 nets
RUN-1001 : 281 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 228 instances, 190 slices, 14 macros(118 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1386, tnet num: 396, tinst num: 228, tnode num: 1610, tedge num: 2337.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 396 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 122 clock pins, and constraint 224 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038928s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (160.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 103267
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.988367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(653): len = 71294.7, overlap = 2.25
PHY-3002 : Step(654): len = 53449.6, overlap = 2.25
PHY-3002 : Step(655): len = 43256, overlap = 2.25
PHY-3002 : Step(656): len = 37304.8, overlap = 2.25
PHY-3002 : Step(657): len = 33576.8, overlap = 2.25
PHY-3002 : Step(658): len = 30019.2, overlap = 0
PHY-3002 : Step(659): len = 26531.3, overlap = 2.25
PHY-3002 : Step(660): len = 23274, overlap = 2.25
PHY-3002 : Step(661): len = 21384.2, overlap = 2.25
PHY-3002 : Step(662): len = 19121.7, overlap = 2.25
PHY-3002 : Step(663): len = 17742.9, overlap = 2.25
PHY-3002 : Step(664): len = 16589, overlap = 2.25
PHY-3002 : Step(665): len = 15611.1, overlap = 2.25
PHY-3002 : Step(666): len = 14899.3, overlap = 2.25
PHY-3002 : Step(667): len = 13872.1, overlap = 2.25
PHY-3002 : Step(668): len = 13755.7, overlap = 2.25
PHY-3002 : Step(669): len = 12972.3, overlap = 2.25
PHY-3002 : Step(670): len = 12610, overlap = 2.25
PHY-3002 : Step(671): len = 12563, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00104352
PHY-3002 : Step(672): len = 12523.5, overlap = 0
PHY-3002 : Step(673): len = 12021.6, overlap = 0
PHY-3002 : Step(674): len = 11935.8, overlap = 2.25
PHY-3002 : Step(675): len = 11861.3, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005706s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00550829
PHY-3002 : Step(676): len = 11759.3, overlap = 3.75
PHY-3002 : Step(677): len = 11769.4, overlap = 3.75
PHY-3002 : Step(678): len = 11772.7, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.71754e-05
PHY-3002 : Step(679): len = 11559.7, overlap = 9
PHY-3002 : Step(680): len = 11814.5, overlap = 7.75
PHY-3002 : Step(681): len = 11379.7, overlap = 7.5
PHY-3002 : Step(682): len = 10987.6, overlap = 8.75
PHY-3002 : Step(683): len = 10776.2, overlap = 6.75
PHY-3002 : Step(684): len = 10640.3, overlap = 6.75
PHY-3002 : Step(685): len = 10432.6, overlap = 7
PHY-3002 : Step(686): len = 9689.2, overlap = 7.25
PHY-3002 : Step(687): len = 9023.5, overlap = 7.5
PHY-3002 : Step(688): len = 8794.6, overlap = 7.75
PHY-3002 : Step(689): len = 8614.7, overlap = 8.75
PHY-3002 : Step(690): len = 8597.3, overlap = 9
PHY-3002 : Step(691): len = 8518.9, overlap = 9
PHY-3002 : Step(692): len = 8513.6, overlap = 9
PHY-3002 : Step(693): len = 8455.3, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.43508e-05
PHY-3002 : Step(694): len = 8569.6, overlap = 8.75
PHY-3002 : Step(695): len = 8607.9, overlap = 8.75
PHY-3002 : Step(696): len = 8789.9, overlap = 9
PHY-3002 : Step(697): len = 8831.4, overlap = 8.75
PHY-3002 : Step(698): len = 8989.8, overlap = 8.75
PHY-3002 : Step(699): len = 9039.4, overlap = 8.75
PHY-3002 : Step(700): len = 9127.6, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000148702
PHY-3002 : Step(701): len = 9408.9, overlap = 7.25
PHY-3002 : Step(702): len = 9469.5, overlap = 7.25
PHY-3002 : Step(703): len = 9659.6, overlap = 6.75
PHY-3002 : Step(704): len = 9518.6, overlap = 6.5
PHY-3002 : Step(705): len = 9504.8, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013989s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (111.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00936045
PHY-3002 : Step(706): len = 13291.1, overlap = 0.25
PHY-3002 : Step(707): len = 13113.5, overlap = 1.25
PHY-3002 : Step(708): len = 13048.7, overlap = 1.5
PHY-3002 : Step(709): len = 12895.6, overlap = 1.75
PHY-3002 : Step(710): len = 12643.9, overlap = 2.75
PHY-3002 : Step(711): len = 12561.2, overlap = 3
PHY-3002 : Step(712): len = 12473.7, overlap = 3
PHY-3002 : Step(713): len = 12359.1, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007348s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (212.3%)

PHY-3001 : Legalized: Len = 13284.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 13290.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 141 to 123
PHY-1001 : Pin misalignment score is improved from 123 to 123
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : Pin misalignment score is improved from 123 to 123
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.083022s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (131.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 230 instances
RUN-1001 : 95 mslices, 95 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 398 nets
RUN-1001 : 281 nets have 2 pins
RUN-1001 : 72 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 15280, over cnt = 32(0%), over = 35, worst = 2
PHY-1002 : len = 15392, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 15440, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 15536, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 15536, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 15536, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1386, tnet num: 396, tinst num: 228, tnode num: 1610, tedge num: 2337.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 396 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 122 clock pins, and constraint 224 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.158624s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (98.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.063481s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (122.9%)

PHY-1002 : len = 8416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.198536s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (94.3%)

PHY-1002 : len = 15432, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.052656s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (88.9%)

PHY-1002 : len = 15392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.636726s wall, 0.826805s user + 0.015600s system = 0.842405s CPU (132.3%)

PHY-1002 : len = 42672, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.019462s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (240.5%)

PHY-1002 : len = 42656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 42656
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.257730s wall, 3.276021s user + 0.280802s system = 3.556823s CPU (109.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.582830s wall, 3.619223s user + 0.280802s system = 3.900025s CPU (108.9%)

RUN-1004 : used memory is 320 MB, reserved memory is 333 MB, peak memory is 680 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  378   out of  19600    1.93%
#reg                   98   out of  19600    0.50%
#le                   378
  #lut only           280   out of    378   74.07%
  #reg only             0   out of    378    0.00%
  #lut&reg             98   out of    378   25.93%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 0

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 230
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 398, pip num: 2994
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 599 valid insts, and 10503 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.134900s wall, 5.257234s user + 0.078001s system = 5.335234s CPU (249.9%)

RUN-1004 : used memory is 330 MB, reserved memory is 342 MB, peak memory is 680 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.784521s wall, 1.747211s user + 0.031200s system = 1.778411s CPU (99.7%)

RUN-1004 : used memory is 430 MB, reserved memory is 442 MB, peak memory is 680 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.758930s wall, 0.530403s user + 0.062400s system = 0.592804s CPU (8.8%)

RUN-1004 : used memory is 451 MB, reserved memory is 462 MB, peak memory is 680 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.301750s wall, 2.371215s user + 0.140401s system = 2.511616s CPU (27.0%)

RUN-1004 : used memory is 332 MB, reserved memory is 341 MB, peak memory is 680 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(22)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=3,FBCLK_DIV=125,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 8 for port 'di' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(60)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'do' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(63)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/VGAMod.v(1)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 16 for port 'FIFO_Data' in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(92)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1043 : Mark LCDPLL as IO macro for instance pll_inst
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 379/16 useful/useless nets, 276/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 45 instances.
SYN-1015 : Optimize round 1, 73 better
SYN-1014 : Optimize round 2
SYN-1032 : 362/4 useful/useless nets, 259/16 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1032 : 362/0 useful/useless nets, 259/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          131
  #and                  8
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                 98
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               4
#MACRO_MUX            106

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |33     |98     |19     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 401/14 useful/useless nets, 300/0 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 391/0 useful/useless nets, 293/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 511/0 useful/useless nets, 413/0 useful/useless insts
SYN-2501 : Optimize round 1, 98 better
SYN-2501 : Optimize round 2
SYN-1032 : 511/0 useful/useless nets, 413/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 781/0 useful/useless nets, 683/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 136 (3.29), #lev = 3 (2.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 136 (3.21), #lev = 3 (2.63)
SYN-2581 : Mapping with K=4, #lut = 136 (3.21), #lev = 3 (2.63)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 261 instances into 143 LUTs, name keeping = 78%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 658/0 useful/useless nets, 560/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 98 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 180 adder to BLE ...
SYN-4008 : Packed 180 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 142 LUT to BLE ...
SYN-4008 : Packed 142 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 44 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 142/300 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  378   out of  19600    1.93%
#reg                   98   out of  19600    0.50%
#le                   378
  #lut only           280   out of    378   74.07%
  #reg only             0   out of    378    0.00%
  #lut&reg             98   out of    378   25.93%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 0

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |378   |378   |98    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4027 : Net LCD_CLK_pad is clkc0 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 230 instances
RUN-1001 : 95 mslices, 95 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 398 nets
RUN-1001 : 280 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 228 instances, 190 slices, 14 macros(118 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1387, tnet num: 396, tinst num: 228, tnode num: 1611, tedge num: 2339.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 396 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 122 clock pins, and constraint 224 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.042651s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (109.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 103267
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.988367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(714): len = 71295.5, overlap = 2.25
PHY-3002 : Step(715): len = 53450.5, overlap = 2.25
PHY-3002 : Step(716): len = 43255.3, overlap = 2.25
PHY-3002 : Step(717): len = 37306.5, overlap = 2.25
PHY-3002 : Step(718): len = 33577.2, overlap = 2.25
PHY-3002 : Step(719): len = 30018.3, overlap = 0
PHY-3002 : Step(720): len = 26526.2, overlap = 2.25
PHY-3002 : Step(721): len = 23279.3, overlap = 2.25
PHY-3002 : Step(722): len = 21378.1, overlap = 2.25
PHY-3002 : Step(723): len = 19137.4, overlap = 2.25
PHY-3002 : Step(724): len = 17768.2, overlap = 2.25
PHY-3002 : Step(725): len = 16585.5, overlap = 2.25
PHY-3002 : Step(726): len = 15596.6, overlap = 2.25
PHY-3002 : Step(727): len = 14960.5, overlap = 2.25
PHY-3002 : Step(728): len = 13947.9, overlap = 2.25
PHY-3002 : Step(729): len = 13750.5, overlap = 2.25
PHY-3002 : Step(730): len = 13096.4, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000645676
PHY-3002 : Step(731): len = 13027.8, overlap = 2.25
PHY-3002 : Step(732): len = 12712.4, overlap = 2.25
PHY-3002 : Step(733): len = 12718.3, overlap = 2.25
PHY-3002 : Step(734): len = 12415.8, overlap = 2.25
PHY-3002 : Step(735): len = 12354.3, overlap = 2.25
PHY-3002 : Step(736): len = 12125.2, overlap = 2.25
PHY-3002 : Step(737): len = 11562.3, overlap = 2.25
PHY-3002 : Step(738): len = 11109.3, overlap = 4
PHY-3002 : Step(739): len = 10732.3, overlap = 1.75
PHY-3002 : Step(740): len = 10015.6, overlap = 1.5
PHY-3002 : Step(741): len = 9735.2, overlap = 2
PHY-3002 : Step(742): len = 9162, overlap = 4
PHY-3002 : Step(743): len = 8412.3, overlap = 1
PHY-3002 : Step(744): len = 7945.9, overlap = 0.25
PHY-3002 : Step(745): len = 7831.2, overlap = 0
PHY-3002 : Step(746): len = 7673.2, overlap = 0
PHY-3002 : Step(747): len = 7611.9, overlap = 0
PHY-3002 : Step(748): len = 7552.3, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005667s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.3132e-05
PHY-3002 : Step(749): len = 7975.1, overlap = 4
PHY-3002 : Step(750): len = 7955.8, overlap = 4
PHY-3002 : Step(751): len = 7927.3, overlap = 4
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.6264e-05
PHY-3002 : Step(752): len = 7898.5, overlap = 4
PHY-3002 : Step(753): len = 7910.3, overlap = 4
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000172528
PHY-3002 : Step(754): len = 8079.2, overlap = 4
PHY-3002 : Step(755): len = 8131.3, overlap = 4
PHY-3002 : Step(756): len = 8237.2, overlap = 4
PHY-3002 : Step(757): len = 8334.3, overlap = 4
PHY-3002 : Step(758): len = 8406.1, overlap = 3.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.73242e-05
PHY-3002 : Step(759): len = 8332.3, overlap = 11.25
PHY-3002 : Step(760): len = 8374.3, overlap = 10.5
PHY-3002 : Step(761): len = 8469.2, overlap = 8.5
PHY-3002 : Step(762): len = 8387.1, overlap = 8.5
PHY-3002 : Step(763): len = 8343.5, overlap = 8.5
PHY-3002 : Step(764): len = 8331.2, overlap = 7.75
PHY-3002 : Step(765): len = 8286.8, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.46484e-05
PHY-3002 : Step(766): len = 8256.5, overlap = 7
PHY-3002 : Step(767): len = 8260.1, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000104993
PHY-3002 : Step(768): len = 8401.2, overlap = 7.5
PHY-3002 : Step(769): len = 8401.2, overlap = 7.5
PHY-3002 : Step(770): len = 8401.1, overlap = 8
PHY-3002 : Step(771): len = 8401.1, overlap = 8
PHY-3002 : Step(772): len = 8506.4, overlap = 8
PHY-3002 : Step(773): len = 8506.4, overlap = 8
PHY-3002 : Step(774): len = 8545.3, overlap = 8.25
PHY-3002 : Step(775): len = 8545.3, overlap = 8.25
PHY-3002 : Step(776): len = 8683.9, overlap = 8
PHY-3002 : Step(777): len = 8683.9, overlap = 8
PHY-3002 : Step(778): len = 8753.1, overlap = 8
PHY-3002 : Step(779): len = 8753.1, overlap = 8
PHY-3002 : Step(780): len = 8893.8, overlap = 7.75
PHY-3002 : Step(781): len = 8893.8, overlap = 7.75
PHY-3002 : Step(782): len = 8950.6, overlap = 7.75
PHY-3002 : Step(783): len = 8950.6, overlap = 7.75
PHY-3002 : Step(784): len = 9045.3, overlap = 7.75
PHY-3002 : Step(785): len = 9045.3, overlap = 7.75
PHY-3002 : Step(786): len = 9077.3, overlap = 7.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000209987
PHY-3002 : Step(787): len = 9466.3, overlap = 6.75
PHY-3002 : Step(788): len = 9517.8, overlap = 6.75
PHY-3002 : Step(789): len = 9594.6, overlap = 6.75
PHY-3002 : Step(790): len = 9594.6, overlap = 6.75
PHY-3002 : Step(791): len = 9575.5, overlap = 6.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000417939
PHY-3002 : Step(792): len = 9965.6, overlap = 6.25
PHY-3002 : Step(793): len = 10161.2, overlap = 6
PHY-3002 : Step(794): len = 10121.6, overlap = 6
PHY-3002 : Step(795): len = 10118.7, overlap = 5.75
PHY-3002 : Step(796): len = 10138.6, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016752s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (93.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988367
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(797): len = 12133, overlap = 4.5
PHY-3002 : Step(798): len = 11326.6, overlap = 4.75
PHY-3002 : Step(799): len = 10838.6, overlap = 6
PHY-3002 : Step(800): len = 10538.5, overlap = 9.5
PHY-3002 : Step(801): len = 10452.6, overlap = 10.25
PHY-3002 : Step(802): len = 10324.6, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.67167e-05
PHY-3002 : Step(803): len = 10308, overlap = 10
PHY-3002 : Step(804): len = 10326.5, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000173433
PHY-3002 : Step(805): len = 10384.9, overlap = 10
PHY-3002 : Step(806): len = 10421.9, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007641s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 12922.8, Over = 0
PHY-3001 : Final: Len = 12922.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.343644s wall, 1.996813s user + 0.499203s system = 2.496016s CPU (185.8%)

RUN-1004 : used memory is 340 MB, reserved memory is 354 MB, peak memory is 680 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 141 to 123
PHY-1001 : Pin misalignment score is improved from 123 to 122
PHY-1001 : Pin misalignment score is improved from 122 to 122
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : Pin misalignment score is improved from 122 to 122
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.106678s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (87.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 230 instances
RUN-1001 : 95 mslices, 95 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 398 nets
RUN-1001 : 280 nets have 2 pins
RUN-1001 : 73 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 15160, over cnt = 26(0%), over = 30, worst = 3
PHY-1002 : len = 15264, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 15312, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15368, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1387, tnet num: 396, tinst num: 228, tnode num: 1611, tedge num: 2339.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 396 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 122 clock pins, and constraint 224 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.146079s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (117.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.060741s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (102.7%)

PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.152727s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (91.9%)

PHY-1002 : len = 13032, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.028331s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (110.1%)

PHY-1002 : len = 13016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 :  0.734733s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (116.8%)

PHY-1002 : len = 41920, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.031035s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (150.8%)

PHY-1002 : len = 41960, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 41960
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.440947s wall, 3.432022s user + 0.234002s system = 3.666024s CPU (106.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.779321s wall, 3.790824s user + 0.249602s system = 4.040426s CPU (106.9%)

RUN-1004 : used memory is 321 MB, reserved memory is 335 MB, peak memory is 680 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  378   out of  19600    1.93%
#reg                   98   out of  19600    0.50%
#le                   378
  #lut only           280   out of    378   74.07%
  #reg only             0   out of    378    0.00%
  #lut&reg             98   out of    378   25.93%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 0

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 230
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 398, pip num: 2981
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 599 valid insts, and 10490 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.064763s wall, 5.054432s user + 0.078001s system = 5.132433s CPU (248.6%)

RUN-1004 : used memory is 332 MB, reserved memory is 345 MB, peak memory is 680 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  2.232077s wall, 2.152814s user + 0.062400s system = 2.215214s CPU (99.2%)

RUN-1004 : used memory is 430 MB, reserved memory is 444 MB, peak memory is 680 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.722263s wall, 0.655204s user + 0.046800s system = 0.702005s CPU (10.4%)

RUN-1004 : used memory is 451 MB, reserved memory is 464 MB, peak memory is 680 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.684795s wall, 2.901619s user + 0.140401s system = 3.042019s CPU (31.4%)

RUN-1004 : used memory is 331 MB, reserved memory is 339 MB, peak memory is 680 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(22)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=3,FBCLK_DIV=125,CLKC0_DIV=30,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1043 : Mark LCDPLL as IO macro for instance pll_inst
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 393/0 useful/useless nets, 282/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 45 instances.
SYN-1015 : Optimize round 1, 64 better
SYN-1014 : Optimize round 2
SYN-1032 : 377/3 useful/useless nets, 266/16 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1032 : 377/0 useful/useless nets, 266/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          131
  #and                  8
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                 98
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               4
#MACRO_MUX            113

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |33     |98     |19     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 416/7 useful/useless nets, 307/0 useful/useless insts
SYN-1016 : Merged 8 instances.
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 401/0 useful/useless nets, 299/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 521/0 useful/useless nets, 419/0 useful/useless insts
SYN-2501 : Optimize round 1, 98 better
SYN-2501 : Optimize round 2
SYN-1032 : 521/0 useful/useless nets, 419/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 791/0 useful/useless nets, 689/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 143 (3.22), #lev = 3 (2.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 143 (3.15), #lev = 3 (2.55)
SYN-2581 : Mapping with K=4, #lut = 143 (3.15), #lev = 3 (2.55)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 267 instances into 149 LUTs, name keeping = 79%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 669/0 useful/useless nets, 567/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 98 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 180 adder to BLE ...
SYN-4008 : Packed 180 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 149 LUT to BLE ...
SYN-4008 : Packed 149 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 51 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 149/307 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  385   out of  19600    1.96%
#reg                   98   out of  19600    0.50%
#le                   385
  #lut only           287   out of    385   74.55%
  #reg only             0   out of    385    0.00%
  #lut&reg             98   out of    385   25.45%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 0

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |385   |385   |98    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4027 : Net LCD_CLK_pad is clkc0 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
RUN-1001 : There are total 233 instances
RUN-1001 : 96 mslices, 97 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 409 nets
RUN-1001 : 287 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 231 instances, 193 slices, 14 macros(118 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1415, tnet num: 407, tinst num: 231, tnode num: 1639, tedge num: 2377.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 407 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 122 clock pins, and constraint 224 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.048965s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (191.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 112965
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.988184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(807): len = 76313.3, overlap = 2.25
PHY-3002 : Step(808): len = 56516.4, overlap = 2.25
PHY-3002 : Step(809): len = 45702.8, overlap = 2.25
PHY-3002 : Step(810): len = 37950.7, overlap = 2.25
PHY-3002 : Step(811): len = 32512.1, overlap = 3.25
PHY-3002 : Step(812): len = 30171.2, overlap = 3.75
PHY-3002 : Step(813): len = 27773.9, overlap = 2.75
PHY-3002 : Step(814): len = 24964.7, overlap = 2.25
PHY-3002 : Step(815): len = 22403.4, overlap = 3.5
PHY-3002 : Step(816): len = 20361.6, overlap = 5.75
PHY-3002 : Step(817): len = 19228.7, overlap = 6
PHY-3002 : Step(818): len = 18317.9, overlap = 6
PHY-3002 : Step(819): len = 17751.9, overlap = 6.25
PHY-3002 : Step(820): len = 17001.1, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00126538
PHY-3002 : Step(821): len = 16920.1, overlap = 3.75
PHY-3002 : Step(822): len = 16487.4, overlap = 4.75
PHY-3002 : Step(823): len = 16381.5, overlap = 4.5
PHY-3002 : Step(824): len = 16190.8, overlap = 6
PHY-3002 : Step(825): len = 15553.6, overlap = 6
PHY-3002 : Step(826): len = 15347.2, overlap = 6.5
PHY-3002 : Step(827): len = 15109.8, overlap = 6.5
PHY-3002 : Step(828): len = 14306.7, overlap = 4
PHY-3002 : Step(829): len = 13782.6, overlap = 3.25
PHY-3002 : Step(830): len = 12828.3, overlap = 4.25
PHY-3002 : Step(831): len = 12323.3, overlap = 6.5
PHY-3002 : Step(832): len = 11937.1, overlap = 6.25
PHY-3002 : Step(833): len = 11184.2, overlap = 3.5
PHY-3002 : Step(834): len = 10435.2, overlap = 3.25
PHY-3002 : Step(835): len = 9591.8, overlap = 4.25
PHY-3002 : Step(836): len = 9303.8, overlap = 4.5
PHY-3002 : Step(837): len = 9082.2, overlap = 4.25
PHY-3002 : Step(838): len = 8687.2, overlap = 4.75
PHY-3002 : Step(839): len = 8541.8, overlap = 4.5
PHY-3002 : Step(840): len = 8304.7, overlap = 4.5
PHY-3002 : Step(841): len = 8130.6, overlap = 4.5
PHY-3002 : Step(842): len = 7961.2, overlap = 4.75
PHY-3002 : Step(843): len = 7887.9, overlap = 4.75
PHY-3002 : Step(844): len = 7872.8, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00253075
PHY-3002 : Step(845): len = 7744.3, overlap = 4.75
PHY-3002 : Step(846): len = 7733.8, overlap = 4.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0050615
PHY-3002 : Step(847): len = 7717.6, overlap = 4.75
PHY-3002 : Step(848): len = 7717.6, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006502s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.25242e-06
PHY-3002 : Step(849): len = 7899.3, overlap = 7
PHY-3002 : Step(850): len = 7895.8, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.85048e-05
PHY-3002 : Step(851): len = 7889.6, overlap = 7
PHY-3002 : Step(852): len = 7889.6, overlap = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.88726e-06
PHY-3002 : Step(853): len = 7877.7, overlap = 10.25
PHY-3002 : Step(854): len = 7877.7, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.37745e-05
PHY-3002 : Step(855): len = 7917.7, overlap = 10.25
PHY-3002 : Step(856): len = 7929, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.4405e-05
PHY-3002 : Step(857): len = 8005.1, overlap = 9.75
PHY-3002 : Step(858): len = 8079.7, overlap = 9.75
PHY-3002 : Step(859): len = 8686.5, overlap = 9.5
PHY-3002 : Step(860): len = 8969.7, overlap = 8.5
PHY-3002 : Step(861): len = 8797.1, overlap = 8.75
PHY-3002 : Step(862): len = 8843.9, overlap = 8.25
PHY-3002 : Step(863): len = 8923.7, overlap = 8.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.88101e-05
PHY-3002 : Step(864): len = 8899.4, overlap = 9
PHY-3002 : Step(865): len = 8918.3, overlap = 9
PHY-3002 : Step(866): len = 8960.4, overlap = 9
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.76201e-05
PHY-3002 : Step(867): len = 9060.1, overlap = 7
PHY-3002 : Step(868): len = 9127.5, overlap = 7
PHY-3002 : Step(869): len = 9528.1, overlap = 7
PHY-3002 : Step(870): len = 9983.5, overlap = 5.75
PHY-3002 : Step(871): len = 9983.5, overlap = 5.75
PHY-3002 : Step(872): len = 9832.8, overlap = 6.25
PHY-3002 : Step(873): len = 9861.3, overlap = 6.5
PHY-3002 : Step(874): len = 9908.5, overlap = 6.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00019524
PHY-3002 : Step(875): len = 10149.2, overlap = 4.75
PHY-3002 : Step(876): len = 10236.6, overlap = 4.75
PHY-3002 : Step(877): len = 10589.4, overlap = 4
PHY-3002 : Step(878): len = 10928.6, overlap = 3.5
PHY-3002 : Step(879): len = 11036.1, overlap = 3.25
PHY-3002 : Step(880): len = 10852.1, overlap = 3.25
PHY-3002 : Step(881): len = 10769.5, overlap = 3.25
PHY-3002 : Step(882): len = 10630, overlap = 4
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00039048
PHY-3002 : Step(883): len = 10906.3, overlap = 3.25
PHY-3002 : Step(884): len = 11102.4, overlap = 3.25
PHY-3002 : Step(885): len = 11233.2, overlap = 3.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000780961
PHY-3002 : Step(886): len = 11628.7, overlap = 3.25
PHY-3002 : Step(887): len = 11765, overlap = 2.5
PHY-3002 : Step(888): len = 11805.7, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023219s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (67.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(889): len = 12756.1, overlap = 3.25
PHY-3002 : Step(890): len = 11631.8, overlap = 6.75
PHY-3002 : Step(891): len = 11219.4, overlap = 8.75
PHY-3002 : Step(892): len = 11067, overlap = 9.75
PHY-3002 : Step(893): len = 11093.5, overlap = 9
PHY-3002 : Step(894): len = 11102.8, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.30378e-05
PHY-3002 : Step(895): len = 10900.2, overlap = 9.5
PHY-3002 : Step(896): len = 10875, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000126076
PHY-3002 : Step(897): len = 10895.9, overlap = 9.5
PHY-3002 : Step(898): len = 10931.4, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008183s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (190.6%)

PHY-3001 : Legalized: Len = 13291, Over = 0
PHY-3001 : Final: Len = 13291, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.620172s wall, 2.324415s user + 0.530403s system = 2.854818s CPU (176.2%)

RUN-1004 : used memory is 339 MB, reserved memory is 350 MB, peak memory is 680 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 138 to 126
PHY-1001 : Pin misalignment score is improved from 126 to 126
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : Pin misalignment score is improved from 126 to 126
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.087331s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (89.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 233 instances
RUN-1001 : 96 mslices, 97 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 409 nets
RUN-1001 : 287 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 15688, over cnt = 28(0%), over = 36, worst = 4
PHY-1002 : len = 15888, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 15920, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 16024, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1415, tnet num: 407, tinst num: 231, tnode num: 1639, tedge num: 2377.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 407 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 122 clock pins, and constraint 224 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.159457s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (117.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.067948s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (114.8%)

PHY-1002 : len = 8344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.243473s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (96.1%)

PHY-1002 : len = 16616, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.039120s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (79.8%)

PHY-1002 : len = 16560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 :  0.604579s wall, 0.655204s user + 0.000000s system = 0.655204s CPU (108.4%)

PHY-1002 : len = 42080, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.023681s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (65.9%)

PHY-1002 : len = 42128, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 42128
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.250679s wall, 3.120020s user + 0.234002s system = 3.354021s CPU (103.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.579390s wall, 3.478822s user + 0.234002s system = 3.712824s CPU (103.7%)

RUN-1004 : used memory is 323 MB, reserved memory is 337 MB, peak memory is 680 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  385   out of  19600    1.96%
#reg                   98   out of  19600    0.50%
#le                   385
  #lut only           287   out of    385   74.55%
  #reg only             0   out of    385    0.00%
  #lut&reg             98   out of    385   25.45%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 2   out of     16   12.50%
  #gclk                 0

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 233
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 409, pip num: 3004
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 595 valid insts, and 10611 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.134335s wall, 5.116833s user + 0.078001s system = 5.194833s CPU (243.4%)

RUN-1004 : used memory is 333 MB, reserved memory is 347 MB, peak memory is 680 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.815212s wall, 1.778411s user + 0.062400s system = 1.840812s CPU (101.4%)

RUN-1004 : used memory is 433 MB, reserved memory is 447 MB, peak memory is 680 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.653210s wall, 0.358802s user + 0.046800s system = 0.405603s CPU (6.1%)

RUN-1004 : used memory is 455 MB, reserved memory is 468 MB, peak memory is 680 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.197959s wall, 2.246414s user + 0.140401s system = 2.386815s CPU (25.9%)

RUN-1004 : used memory is 333 MB, reserved memory is 343 MB, peak memory is 680 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1016 : Merged 12 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 395/1 useful/useless nets, 283/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 16 distributor mux.
SYN-1016 : Merged 45 instances.
SYN-1015 : Optimize round 1, 65 better
SYN-1014 : Optimize round 2
SYN-1032 : 379/3 useful/useless nets, 267/16 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1032 : 379/0 useful/useless nets, 267/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          131
  #and                  8
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  9
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                 98
  #LATCH                0
#MACRO_ADD             14
#MACRO_EQ               4
#MACRO_MUX            113

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |33     |98     |20     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 418/7 useful/useless nets, 308/0 useful/useless insts
SYN-1016 : Merged 8 instances.
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 403/0 useful/useless nets, 300/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 523/0 useful/useless nets, 420/0 useful/useless insts
SYN-2501 : Optimize round 1, 98 better
SYN-2501 : Optimize round 2
SYN-1032 : 523/0 useful/useless nets, 420/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1032 : 793/0 useful/useless nets, 690/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 143 (3.22), #lev = 3 (2.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 143 (3.15), #lev = 3 (2.55)
SYN-2581 : Mapping with K=4, #lut = 143 (3.15), #lev = 3 (2.55)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 267 instances into 149 LUTs, name keeping = 79%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 671/0 useful/useless nets, 568/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 98 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 180 adder to BLE ...
SYN-4008 : Packed 180 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 149 LUT to BLE ...
SYN-4008 : Packed 149 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 51 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 149/308 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  385   out of  19600    1.96%
#reg                   98   out of  19600    0.50%
#le                   385
  #lut only           287   out of    385   74.55%
  #reg only             0   out of    385    0.00%
  #lut&reg             98   out of    385   25.45%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |385   |385   |98    |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net PixeClk driven by BUFG (40 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "PixeClk" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net PixeClk as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 234 instances
RUN-1001 : 96 mslices, 97 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 411 nets
RUN-1001 : 289 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 232 instances, 193 slices, 14 macros(118 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1419, tnet num: 409, tinst num: 232, tnode num: 1643, tedge num: 2380.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 409 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 122 clock pins, and constraint 224 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.071292s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (109.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 112357
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.988184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(899): len = 75305.8, overlap = 2.25
PHY-3002 : Step(900): len = 57318.5, overlap = 2.25
PHY-3002 : Step(901): len = 47335.3, overlap = 2.25
PHY-3002 : Step(902): len = 39411.5, overlap = 2.25
PHY-3002 : Step(903): len = 34443.8, overlap = 2.25
PHY-3002 : Step(904): len = 32072.9, overlap = 2.25
PHY-3002 : Step(905): len = 29492.7, overlap = 2.25
PHY-3002 : Step(906): len = 26090.5, overlap = 2.5
PHY-3002 : Step(907): len = 23080.6, overlap = 3.25
PHY-3002 : Step(908): len = 21050.5, overlap = 5
PHY-3002 : Step(909): len = 20009.4, overlap = 5
PHY-3002 : Step(910): len = 19013.9, overlap = 5.75
PHY-3002 : Step(911): len = 18217.4, overlap = 6.25
PHY-3002 : Step(912): len = 17650.9, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00115518
PHY-3002 : Step(913): len = 17583.4, overlap = 4
PHY-3002 : Step(914): len = 17139.1, overlap = 4.25
PHY-3002 : Step(915): len = 17030.2, overlap = 4
PHY-3002 : Step(916): len = 16472.1, overlap = 4
PHY-3002 : Step(917): len = 16004, overlap = 6.25
PHY-3002 : Step(918): len = 15370, overlap = 4.75
PHY-3002 : Step(919): len = 14553.4, overlap = 4.75
PHY-3002 : Step(920): len = 14044, overlap = 6.5
PHY-3002 : Step(921): len = 13567.6, overlap = 4.5
PHY-3002 : Step(922): len = 13025.5, overlap = 4.75
PHY-3002 : Step(923): len = 12405.6, overlap = 4
PHY-3002 : Step(924): len = 11867, overlap = 3.75
PHY-3002 : Step(925): len = 11105.3, overlap = 4.25
PHY-3002 : Step(926): len = 10727.4, overlap = 4
PHY-3002 : Step(927): len = 9930.7, overlap = 4
PHY-3002 : Step(928): len = 9465, overlap = 3.5
PHY-3002 : Step(929): len = 8959.8, overlap = 4.25
PHY-3002 : Step(930): len = 8662.6, overlap = 4.25
PHY-3002 : Step(931): len = 8351.2, overlap = 4.75
PHY-3002 : Step(932): len = 8221.4, overlap = 4.75
PHY-3002 : Step(933): len = 8163.2, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00231036
PHY-3002 : Step(934): len = 7998.6, overlap = 4.75
PHY-3002 : Step(935): len = 7992.9, overlap = 4.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00462073
PHY-3002 : Step(936): len = 7932.7, overlap = 4.75
PHY-3002 : Step(937): len = 7932.7, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005208s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.77197e-06
PHY-3002 : Step(938): len = 8102.1, overlap = 7
PHY-3002 : Step(939): len = 8102.1, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.95439e-05
PHY-3002 : Step(940): len = 8018, overlap = 7
PHY-3002 : Step(941): len = 8030.7, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.90879e-05
PHY-3002 : Step(942): len = 8003.7, overlap = 7
PHY-3002 : Step(943): len = 8035.7, overlap = 7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06438e-05
PHY-3002 : Step(944): len = 8020.8, overlap = 10.75
PHY-3002 : Step(945): len = 8040.8, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.12876e-05
PHY-3002 : Step(946): len = 8254.3, overlap = 10
PHY-3002 : Step(947): len = 8332.7, overlap = 10
PHY-3002 : Step(948): len = 8366.4, overlap = 10
PHY-3002 : Step(949): len = 8700.6, overlap = 9.5
PHY-3002 : Step(950): len = 9169.7, overlap = 7.25
PHY-3002 : Step(951): len = 8918.3, overlap = 8
PHY-3002 : Step(952): len = 8928.5, overlap = 8.25
PHY-3002 : Step(953): len = 8952.8, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.25752e-05
PHY-3002 : Step(954): len = 8931.8, overlap = 8.75
PHY-3002 : Step(955): len = 8931.8, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015914s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (196.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%, beta_incr = 0.988184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00106851
PHY-3002 : Step(956): len = 13623.5, overlap = 3
PHY-3002 : Step(957): len = 13487.8, overlap = 3.5
PHY-3002 : Step(958): len = 13220.6, overlap = 3.5
PHY-3002 : Step(959): len = 13034.2, overlap = 4.75
PHY-3002 : Step(960): len = 13041.3, overlap = 4.25
PHY-3002 : Step(961): len = 13020.5, overlap = 3
PHY-3002 : Step(962): len = 12992.7, overlap = 3.25
PHY-3002 : Step(963): len = 12846.9, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00205079
PHY-3002 : Step(964): len = 13093.2, overlap = 4
PHY-3002 : Step(965): len = 13129.1, overlap = 3.5
PHY-3002 : Step(966): len = 13156.7, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00410158
PHY-3002 : Step(967): len = 13247.1, overlap = 3.25
PHY-3002 : Step(968): len = 13269.6, overlap = 3.5
PHY-3002 : Step(969): len = 13269.3, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006619s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 14217.2, Over = 0
PHY-3001 : Final: Len = 14217.2, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  1.158006s wall, 1.591210s user + 0.561604s system = 2.152814s CPU (185.9%)

RUN-1004 : used memory is 352 MB, reserved memory is 355 MB, peak memory is 680 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 138 to 125
PHY-1001 : Pin misalignment score is improved from 125 to 125
PHY-1001 : Pin local connectivity score is improved from 2 to 0
PHY-1001 : Pin misalignment score is improved from 125 to 125
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.082639s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (113.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 234 instances
RUN-1001 : 96 mslices, 97 lslices, 35 pads, 1 brams, 0 dsps
RUN-1001 : There are total 411 nets
RUN-1001 : 289 nets have 2 pins
RUN-1001 : 77 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 16696, over cnt = 32(0%), over = 40, worst = 4
PHY-1002 : len = 16920, over cnt = 6(0%), over = 8, worst = 3
PHY-1002 : len = 16952, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 17016, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1419, tnet num: 409, tinst num: 232, tnode num: 1643, tedge num: 2380.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 409 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 122 clock pins, and constraint 224 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.170868s wall, 0.171601s user + 0.031200s system = 0.202801s CPU (118.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : clock net PixeClk will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.079680s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (137.0%)

PHY-1002 : len = 8520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.138107s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (90.4%)

PHY-1002 : len = 13640, over cnt = 3(0%), over = 4, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.024559s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (127.0%)

PHY-1002 : len = 13640, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.012782s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (122.0%)

PHY-1002 : len = 13640, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.011388s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (137.0%)

PHY-1002 : len = 13640, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.014442s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 13640, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.011445s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 13640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 :  0.738799s wall, 0.936006s user + 0.015600s system = 0.951606s CPU (128.8%)

PHY-1002 : len = 43112, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 43112
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : clock net PixeClk will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.434597s wall, 3.447622s user + 0.358802s system = 3.806424s CPU (110.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.778945s wall, 3.790824s user + 0.421203s system = 4.212027s CPU (111.5%)

RUN-1004 : used memory is 337 MB, reserved memory is 342 MB, peak memory is 680 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  385   out of  19600    1.96%
#reg                   98   out of  19600    0.50%
#le                   385
  #lut only           287   out of    385   74.55%
  #reg only             0   out of    385    0.00%
  #lut&reg             98   out of    385   25.45%
#dsp                    0   out of     29    0.00%
#bram                   1   out of     64    1.56%
  #bram9k               0
  #fifo9k               1
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 234
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 411, pip num: 3053
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 584 valid insts, and 10712 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.232691s wall, 4.960832s user + 0.109201s system = 5.070032s CPU (227.1%)

RUN-1004 : used memory is 346 MB, reserved memory is 349 MB, peak memory is 680 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit E:/Fpga_Prj/Anlogic/AnlogIC_Examples/LCD_Examples/LCDTest.bit" in  1.767296s wall, 1.778411s user + 0.000000s system = 1.778411s CPU (100.6%)

RUN-1004 : used memory is 445 MB, reserved memory is 449 MB, peak memory is 680 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.732497s wall, 0.499203s user + 0.093601s system = 0.592804s CPU (8.8%)

RUN-1004 : used memory is 465 MB, reserved memory is 468 MB, peak memory is 680 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\AnlogIC_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.258040s wall, 2.386815s user + 0.140401s system = 2.527216s CPU (27.3%)

RUN-1004 : used memory is 344 MB, reserved memory is 343 MB, peak memory is 680 MB
GUI-1001 : Download success!
