{
  "nodes":
  [
    {
      "name":"chebyshev"
      , "id":2136444360
      , "type":"component"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":1
          , "type":"memtype"
          , "children":
          [
            {
              "name":"data_in"
              , "id":2
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                          , "line":"9"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"16 bits"
                  , "Bank depth":"1024 words"
                  , "RAM Mode":"Simple dual-port"
                  , "Memory layout information":"In each private copy:\n  Variable 'data_in' occupies memory words [0-1023] and has 1 array element per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                    , "line":9
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":3
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"16 bits"
                      , "Implemented bank depth":"1024 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'data_in' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                        , "line":9
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (1024 words deep x 16 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'data_in' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                            , "line":9
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":5
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":6
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bits"
                            , "Depth per copy":"1024 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'data_in' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"data_out"
              , "id":7
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                          , "line":"10"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"16 bits"
                  , "Bank depth":"1024 words"
                  , "RAM Mode":"Simple dual-port"
                  , "Memory layout information":"In each private copy:\n  Variable 'data_out' occupies memory words [0-1023] and has 1 array element per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                    , "line":10
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":8
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"16 bits"
                      , "Implemented bank depth":"1024 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'data_out' occupies memory words [0-1023] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                        , "line":10
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":9
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (1024 words deep x 16 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'data_out' occupies memory words [0-1023] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                            , "line":10
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":10
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":11
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"16 bits"
                            , "Depth per copy":"1024 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'data_out' occupies memory words [0-1023] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"Load"
          , "id":2136547056
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"data_in"
              , "Start cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                , "line":19
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":2136554160
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"data_in"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                , "line":13
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":2136522240
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"data_out"
              , "Start cycle":"1"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                , "line":24
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":2136554864
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"data_out"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                , "line":14
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":2136586512
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"data_out"
              , "Start cycle":"16"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"bench_ready/Chebyshev/Chebyshev.cpp"
                , "line":20
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":12
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":5
      , "to":2136547056
    }
    , {
      "from":2136554160
      , "to":6
    }
    , {
      "from":10
      , "to":2136522240
    }
    , {
      "from":12
      , "to":11
    }
    , {
      "from":2136554864
      , "to":12
    }
    , {
      "from":2136586512
      , "to":12
    }
  ]
}
