// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
// Date        : Thu Jan 23 22:07:58 2025
// Host        : dell running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/yanry/dma/z19_MP_iDMA_cdc/z19_MP_iDMA_cdc.gen/sources_1/bd/design_1/ip/design_1_dma_core_wrap_v_1_0/design_1_dma_core_wrap_v_1_0_sim_netlist.v
// Design      : design_1_dma_core_wrap_v_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu19eg-ffvc1760-2-i
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_dma_core_wrap_v_1_0,dma_core_wrap_v,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "dma_core_wrap_v,Vivado 2024.2" *) 
(* NotValidForBitStream *)
module design_1_dma_core_wrap_v_1_0
   (clk,
    rst_n,
    testmode,
    axi_mst_req_aw_id,
    axi_mst_req_aw_addr,
    axi_mst_req_aw_len,
    axi_mst_req_aw_size,
    axi_mst_req_aw_burst,
    axi_mst_req_aw_lock,
    axi_mst_req_aw_cache,
    axi_mst_req_aw_prot,
    axi_mst_req_aw_qos,
    axi_mst_req_aw_region,
    axi_mst_req_aw_atop,
    axi_mst_req_aw_user,
    axi_mst_req_aw_valid,
    axi_mst_rsp_aw_ready,
    axi_mst_req_w_data,
    axi_mst_req_w_strb,
    axi_mst_req_w_last,
    axi_mst_req_w_user,
    axi_mst_req_w_valid,
    axi_mst_rsp_w_ready,
    axi_mst_rsp_b_id,
    axi_mst_rsp_b_resp,
    axi_mst_rsp_b_user,
    axi_mst_rsp_b_valid,
    axi_mst_req_b_ready,
    axi_mst_req_ar_id,
    axi_mst_req_ar_addr,
    axi_mst_req_ar_len,
    axi_mst_req_ar_size,
    axi_mst_req_ar_burst,
    axi_mst_req_ar_lock,
    axi_mst_req_ar_cache,
    axi_mst_req_ar_prot,
    axi_mst_req_ar_qos,
    axi_mst_req_ar_region,
    axi_mst_req_ar_user,
    axi_mst_req_ar_valid,
    axi_mst_rsp_ar_ready,
    axi_mst_rsp_r_id,
    axi_mst_rsp_r_data,
    axi_mst_rsp_r_resp,
    axi_mst_rsp_r_last,
    axi_mst_rsp_r_user,
    axi_mst_rsp_r_valid,
    axi_mst_req_r_ready,
    axi_slv_req_aw_id,
    axi_slv_req_aw_addr,
    axi_slv_req_aw_len,
    axi_slv_req_aw_size,
    axi_slv_req_aw_burst,
    axi_slv_req_aw_lock,
    axi_slv_req_aw_cache,
    axi_slv_req_aw_prot,
    axi_slv_req_aw_qos,
    axi_slv_req_aw_region,
    axi_slv_req_aw_atop,
    axi_slv_req_aw_user,
    axi_slv_req_aw_valid,
    axi_slv_rsp_aw_ready,
    axi_slv_req_w_data,
    axi_slv_req_w_strb,
    axi_slv_req_w_last,
    axi_slv_req_w_user,
    axi_slv_req_w_valid,
    axi_slv_rsp_w_ready,
    axi_slv_rsp_b_id,
    axi_slv_rsp_b_resp,
    axi_slv_rsp_b_user,
    axi_slv_rsp_b_valid,
    axi_slv_req_b_ready,
    axi_slv_req_ar_id,
    axi_slv_req_ar_addr,
    axi_slv_req_ar_len,
    axi_slv_req_ar_size,
    axi_slv_req_ar_burst,
    axi_slv_req_ar_lock,
    axi_slv_req_ar_cache,
    axi_slv_req_ar_prot,
    axi_slv_req_ar_qos,
    axi_slv_req_ar_region,
    axi_slv_req_ar_user,
    axi_slv_req_ar_valid,
    axi_slv_rsp_ar_ready,
    axi_slv_rsp_r_id,
    axi_slv_rsp_r_data,
    axi_slv_rsp_r_resp,
    axi_slv_rsp_r_last,
    axi_slv_rsp_r_user,
    axi_slv_rsp_r_valid,
    axi_slv_req_r_ready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF axi_mst:axi_slv, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst_n;
  input testmode;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst AWID" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_mst, DATA_WIDTH 64, PROTOCOL AXI4, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 64, ARUSER_WIDTH 64, WUSER_WIDTH 64, RUSER_WIDTH 64, BUSER_WIDTH 64, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [0:0]axi_mst_req_aw_id;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst AWADDR" *) output [63:0]axi_mst_req_aw_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst AWLEN" *) output [7:0]axi_mst_req_aw_len;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst AWSIZE" *) output [2:0]axi_mst_req_aw_size;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst AWBURST" *) output [1:0]axi_mst_req_aw_burst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst AWLOCK" *) output axi_mst_req_aw_lock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst AWCACHE" *) output [3:0]axi_mst_req_aw_cache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst AWPROT" *) output [2:0]axi_mst_req_aw_prot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst AWQOS" *) output [3:0]axi_mst_req_aw_qos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst AWREGION" *) output [3:0]axi_mst_req_aw_region;
  output [5:0]axi_mst_req_aw_atop;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst AWUSER" *) output [63:0]axi_mst_req_aw_user;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst AWVALID" *) output axi_mst_req_aw_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst AWREADY" *) input axi_mst_rsp_aw_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst WDATA" *) output [63:0]axi_mst_req_w_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst WSTRB" *) output [7:0]axi_mst_req_w_strb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst WLAST" *) output axi_mst_req_w_last;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst WUSER" *) output [63:0]axi_mst_req_w_user;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst WVALID" *) output axi_mst_req_w_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst WREADY" *) input axi_mst_rsp_w_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst BID" *) input [0:0]axi_mst_rsp_b_id;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst BRESP" *) input [1:0]axi_mst_rsp_b_resp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst BUSER" *) input [63:0]axi_mst_rsp_b_user;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst BVALID" *) input axi_mst_rsp_b_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst BREADY" *) output axi_mst_req_b_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst ARID" *) output [0:0]axi_mst_req_ar_id;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst ARADDR" *) output [63:0]axi_mst_req_ar_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst ARLEN" *) output [7:0]axi_mst_req_ar_len;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst ARSIZE" *) output [2:0]axi_mst_req_ar_size;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst ARBURST" *) output [1:0]axi_mst_req_ar_burst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst ARLOCK" *) output axi_mst_req_ar_lock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst ARCACHE" *) output [3:0]axi_mst_req_ar_cache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst ARPROT" *) output [2:0]axi_mst_req_ar_prot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst ARQOS" *) output [3:0]axi_mst_req_ar_qos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst ARREGION" *) output [3:0]axi_mst_req_ar_region;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst ARUSER" *) output [63:0]axi_mst_req_ar_user;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst ARVALID" *) output axi_mst_req_ar_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst ARREADY" *) input axi_mst_rsp_ar_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst RID" *) input [0:0]axi_mst_rsp_r_id;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst RDATA" *) input [63:0]axi_mst_rsp_r_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst RRESP" *) input [1:0]axi_mst_rsp_r_resp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst RLAST" *) input axi_mst_rsp_r_last;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst RUSER" *) input [63:0]axi_mst_rsp_r_user;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst RVALID" *) input axi_mst_rsp_r_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_mst RREADY" *) output axi_mst_req_r_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv AWID" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_slv, DATA_WIDTH 64, PROTOCOL AXI4, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 64, ARUSER_WIDTH 64, WUSER_WIDTH 64, RUSER_WIDTH 64, BUSER_WIDTH 64, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [0:0]axi_slv_req_aw_id;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv AWADDR" *) input [63:0]axi_slv_req_aw_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv AWLEN" *) input [7:0]axi_slv_req_aw_len;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv AWSIZE" *) input [2:0]axi_slv_req_aw_size;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv AWBURST" *) input [1:0]axi_slv_req_aw_burst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv AWLOCK" *) input axi_slv_req_aw_lock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv AWCACHE" *) input [3:0]axi_slv_req_aw_cache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv AWPROT" *) input [2:0]axi_slv_req_aw_prot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv AWQOS" *) input [3:0]axi_slv_req_aw_qos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv AWREGION" *) input [3:0]axi_slv_req_aw_region;
  input [5:0]axi_slv_req_aw_atop;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv AWUSER" *) input [63:0]axi_slv_req_aw_user;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv AWVALID" *) input axi_slv_req_aw_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv AWREADY" *) output axi_slv_rsp_aw_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv WDATA" *) input [63:0]axi_slv_req_w_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv WSTRB" *) input [7:0]axi_slv_req_w_strb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv WLAST" *) input axi_slv_req_w_last;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv WUSER" *) input [63:0]axi_slv_req_w_user;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv WVALID" *) input axi_slv_req_w_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv WREADY" *) output axi_slv_rsp_w_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv BID" *) output [0:0]axi_slv_rsp_b_id;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv BRESP" *) output [1:0]axi_slv_rsp_b_resp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv BUSER" *) output [63:0]axi_slv_rsp_b_user;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv BVALID" *) output axi_slv_rsp_b_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv BREADY" *) input axi_slv_req_b_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv ARID" *) input [0:0]axi_slv_req_ar_id;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv ARADDR" *) input [63:0]axi_slv_req_ar_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv ARLEN" *) input [7:0]axi_slv_req_ar_len;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv ARSIZE" *) input [2:0]axi_slv_req_ar_size;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv ARBURST" *) input [1:0]axi_slv_req_ar_burst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv ARLOCK" *) input axi_slv_req_ar_lock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv ARCACHE" *) input [3:0]axi_slv_req_ar_cache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv ARPROT" *) input [2:0]axi_slv_req_ar_prot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv ARQOS" *) input [3:0]axi_slv_req_ar_qos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv ARREGION" *) input [3:0]axi_slv_req_ar_region;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv ARUSER" *) input [63:0]axi_slv_req_ar_user;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv ARVALID" *) input axi_slv_req_ar_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv ARREADY" *) output axi_slv_rsp_ar_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv RID" *) output [0:0]axi_slv_rsp_r_id;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv RDATA" *) output [63:0]axi_slv_rsp_r_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv RRESP" *) output [1:0]axi_slv_rsp_r_resp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv RLAST" *) output axi_slv_rsp_r_last;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv RUSER" *) output [63:0]axi_slv_rsp_r_user;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv RVALID" *) output axi_slv_rsp_r_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 axi_slv RREADY" *) input axi_slv_req_r_ready;

  wire \<const0> ;
  wire [63:3]\^axi_mst_req_ar_addr ;
  wire [0:0]\^axi_mst_req_ar_burst ;
  wire [7:0]axi_mst_req_ar_len;
  wire [0:0]\^axi_mst_req_ar_size ;
  wire axi_mst_req_ar_valid;
  wire [63:3]\^axi_mst_req_aw_addr ;
  wire [0:0]\^axi_mst_req_aw_burst ;
  wire [7:0]axi_mst_req_aw_len;
  wire [0:0]\^axi_mst_req_aw_size ;
  wire axi_mst_req_aw_valid;
  wire axi_mst_req_b_ready;
  wire axi_mst_req_r_ready;
  wire [63:0]axi_mst_req_w_data;
  wire axi_mst_req_w_last;
  wire [7:0]axi_mst_req_w_strb;
  wire axi_mst_req_w_valid;
  wire axi_mst_rsp_ar_ready;
  wire axi_mst_rsp_aw_ready;
  wire axi_mst_rsp_b_valid;
  wire [63:0]axi_mst_rsp_r_data;
  wire axi_mst_rsp_r_last;
  wire axi_mst_rsp_r_valid;
  wire axi_mst_rsp_w_ready;
  wire [63:0]axi_slv_req_ar_addr;
  wire [1:0]axi_slv_req_ar_burst;
  wire [3:0]axi_slv_req_ar_cache;
  wire [0:0]axi_slv_req_ar_id;
  wire [7:0]axi_slv_req_ar_len;
  wire [2:0]axi_slv_req_ar_size;
  wire axi_slv_req_ar_valid;
  wire [63:0]axi_slv_req_aw_addr;
  wire [5:0]axi_slv_req_aw_atop;
  wire [1:0]axi_slv_req_aw_burst;
  wire [3:0]axi_slv_req_aw_cache;
  wire [0:0]axi_slv_req_aw_id;
  wire [7:0]axi_slv_req_aw_len;
  wire [2:0]axi_slv_req_aw_size;
  wire axi_slv_req_aw_valid;
  wire axi_slv_req_b_ready;
  wire axi_slv_req_r_ready;
  wire [63:0]axi_slv_req_w_data;
  wire axi_slv_req_w_last;
  wire [7:0]axi_slv_req_w_strb;
  wire axi_slv_req_w_valid;
  wire axi_slv_rsp_ar_ready;
  wire axi_slv_rsp_aw_ready;
  wire [0:0]axi_slv_rsp_b_id;
  wire [1:1]\^axi_slv_rsp_b_resp ;
  wire axi_slv_rsp_b_valid;
  wire [63:0]axi_slv_rsp_r_data;
  wire [0:0]axi_slv_rsp_r_id;
  wire axi_slv_rsp_r_last;
  wire [1:1]\^axi_slv_rsp_r_resp ;
  wire axi_slv_rsp_r_valid;
  wire axi_slv_rsp_w_ready;
  wire clk;
  wire rst_n;

  assign axi_mst_req_ar_addr[63:3] = \^axi_mst_req_ar_addr [63:3];
  assign axi_mst_req_ar_addr[2] = \<const0> ;
  assign axi_mst_req_ar_addr[1] = \<const0> ;
  assign axi_mst_req_ar_addr[0] = \<const0> ;
  assign axi_mst_req_ar_burst[1] = \<const0> ;
  assign axi_mst_req_ar_burst[0] = \^axi_mst_req_ar_burst [0];
  assign axi_mst_req_ar_cache[3] = \<const0> ;
  assign axi_mst_req_ar_cache[2] = \<const0> ;
  assign axi_mst_req_ar_cache[1] = \<const0> ;
  assign axi_mst_req_ar_cache[0] = \<const0> ;
  assign axi_mst_req_ar_id[0] = \<const0> ;
  assign axi_mst_req_ar_lock = \<const0> ;
  assign axi_mst_req_ar_prot[2] = \<const0> ;
  assign axi_mst_req_ar_prot[1] = \<const0> ;
  assign axi_mst_req_ar_prot[0] = \<const0> ;
  assign axi_mst_req_ar_qos[3] = \<const0> ;
  assign axi_mst_req_ar_qos[2] = \<const0> ;
  assign axi_mst_req_ar_qos[1] = \<const0> ;
  assign axi_mst_req_ar_qos[0] = \<const0> ;
  assign axi_mst_req_ar_region[3] = \<const0> ;
  assign axi_mst_req_ar_region[2] = \<const0> ;
  assign axi_mst_req_ar_region[1] = \<const0> ;
  assign axi_mst_req_ar_region[0] = \<const0> ;
  assign axi_mst_req_ar_size[2] = \<const0> ;
  assign axi_mst_req_ar_size[1] = \^axi_mst_req_ar_size [0];
  assign axi_mst_req_ar_size[0] = \^axi_mst_req_ar_size [0];
  assign axi_mst_req_ar_user[63] = \<const0> ;
  assign axi_mst_req_ar_user[62] = \<const0> ;
  assign axi_mst_req_ar_user[61] = \<const0> ;
  assign axi_mst_req_ar_user[60] = \<const0> ;
  assign axi_mst_req_ar_user[59] = \<const0> ;
  assign axi_mst_req_ar_user[58] = \<const0> ;
  assign axi_mst_req_ar_user[57] = \<const0> ;
  assign axi_mst_req_ar_user[56] = \<const0> ;
  assign axi_mst_req_ar_user[55] = \<const0> ;
  assign axi_mst_req_ar_user[54] = \<const0> ;
  assign axi_mst_req_ar_user[53] = \<const0> ;
  assign axi_mst_req_ar_user[52] = \<const0> ;
  assign axi_mst_req_ar_user[51] = \<const0> ;
  assign axi_mst_req_ar_user[50] = \<const0> ;
  assign axi_mst_req_ar_user[49] = \<const0> ;
  assign axi_mst_req_ar_user[48] = \<const0> ;
  assign axi_mst_req_ar_user[47] = \<const0> ;
  assign axi_mst_req_ar_user[46] = \<const0> ;
  assign axi_mst_req_ar_user[45] = \<const0> ;
  assign axi_mst_req_ar_user[44] = \<const0> ;
  assign axi_mst_req_ar_user[43] = \<const0> ;
  assign axi_mst_req_ar_user[42] = \<const0> ;
  assign axi_mst_req_ar_user[41] = \<const0> ;
  assign axi_mst_req_ar_user[40] = \<const0> ;
  assign axi_mst_req_ar_user[39] = \<const0> ;
  assign axi_mst_req_ar_user[38] = \<const0> ;
  assign axi_mst_req_ar_user[37] = \<const0> ;
  assign axi_mst_req_ar_user[36] = \<const0> ;
  assign axi_mst_req_ar_user[35] = \<const0> ;
  assign axi_mst_req_ar_user[34] = \<const0> ;
  assign axi_mst_req_ar_user[33] = \<const0> ;
  assign axi_mst_req_ar_user[32] = \<const0> ;
  assign axi_mst_req_ar_user[31] = \<const0> ;
  assign axi_mst_req_ar_user[30] = \<const0> ;
  assign axi_mst_req_ar_user[29] = \<const0> ;
  assign axi_mst_req_ar_user[28] = \<const0> ;
  assign axi_mst_req_ar_user[27] = \<const0> ;
  assign axi_mst_req_ar_user[26] = \<const0> ;
  assign axi_mst_req_ar_user[25] = \<const0> ;
  assign axi_mst_req_ar_user[24] = \<const0> ;
  assign axi_mst_req_ar_user[23] = \<const0> ;
  assign axi_mst_req_ar_user[22] = \<const0> ;
  assign axi_mst_req_ar_user[21] = \<const0> ;
  assign axi_mst_req_ar_user[20] = \<const0> ;
  assign axi_mst_req_ar_user[19] = \<const0> ;
  assign axi_mst_req_ar_user[18] = \<const0> ;
  assign axi_mst_req_ar_user[17] = \<const0> ;
  assign axi_mst_req_ar_user[16] = \<const0> ;
  assign axi_mst_req_ar_user[15] = \<const0> ;
  assign axi_mst_req_ar_user[14] = \<const0> ;
  assign axi_mst_req_ar_user[13] = \<const0> ;
  assign axi_mst_req_ar_user[12] = \<const0> ;
  assign axi_mst_req_ar_user[11] = \<const0> ;
  assign axi_mst_req_ar_user[10] = \<const0> ;
  assign axi_mst_req_ar_user[9] = \<const0> ;
  assign axi_mst_req_ar_user[8] = \<const0> ;
  assign axi_mst_req_ar_user[7] = \<const0> ;
  assign axi_mst_req_ar_user[6] = \<const0> ;
  assign axi_mst_req_ar_user[5] = \<const0> ;
  assign axi_mst_req_ar_user[4] = \<const0> ;
  assign axi_mst_req_ar_user[3] = \<const0> ;
  assign axi_mst_req_ar_user[2] = \<const0> ;
  assign axi_mst_req_ar_user[1] = \<const0> ;
  assign axi_mst_req_ar_user[0] = \<const0> ;
  assign axi_mst_req_aw_addr[63:3] = \^axi_mst_req_aw_addr [63:3];
  assign axi_mst_req_aw_addr[2] = \<const0> ;
  assign axi_mst_req_aw_addr[1] = \<const0> ;
  assign axi_mst_req_aw_addr[0] = \<const0> ;
  assign axi_mst_req_aw_atop[5] = \<const0> ;
  assign axi_mst_req_aw_atop[4] = \<const0> ;
  assign axi_mst_req_aw_atop[3] = \<const0> ;
  assign axi_mst_req_aw_atop[2] = \<const0> ;
  assign axi_mst_req_aw_atop[1] = \<const0> ;
  assign axi_mst_req_aw_atop[0] = \<const0> ;
  assign axi_mst_req_aw_burst[1] = \<const0> ;
  assign axi_mst_req_aw_burst[0] = \^axi_mst_req_aw_burst [0];
  assign axi_mst_req_aw_cache[3] = \<const0> ;
  assign axi_mst_req_aw_cache[2] = \<const0> ;
  assign axi_mst_req_aw_cache[1] = \<const0> ;
  assign axi_mst_req_aw_cache[0] = \<const0> ;
  assign axi_mst_req_aw_id[0] = \<const0> ;
  assign axi_mst_req_aw_lock = \<const0> ;
  assign axi_mst_req_aw_prot[2] = \<const0> ;
  assign axi_mst_req_aw_prot[1] = \<const0> ;
  assign axi_mst_req_aw_prot[0] = \<const0> ;
  assign axi_mst_req_aw_qos[3] = \<const0> ;
  assign axi_mst_req_aw_qos[2] = \<const0> ;
  assign axi_mst_req_aw_qos[1] = \<const0> ;
  assign axi_mst_req_aw_qos[0] = \<const0> ;
  assign axi_mst_req_aw_region[3] = \<const0> ;
  assign axi_mst_req_aw_region[2] = \<const0> ;
  assign axi_mst_req_aw_region[1] = \<const0> ;
  assign axi_mst_req_aw_region[0] = \<const0> ;
  assign axi_mst_req_aw_size[2] = \<const0> ;
  assign axi_mst_req_aw_size[1] = \^axi_mst_req_aw_size [0];
  assign axi_mst_req_aw_size[0] = \^axi_mst_req_aw_size [0];
  assign axi_mst_req_aw_user[63] = \<const0> ;
  assign axi_mst_req_aw_user[62] = \<const0> ;
  assign axi_mst_req_aw_user[61] = \<const0> ;
  assign axi_mst_req_aw_user[60] = \<const0> ;
  assign axi_mst_req_aw_user[59] = \<const0> ;
  assign axi_mst_req_aw_user[58] = \<const0> ;
  assign axi_mst_req_aw_user[57] = \<const0> ;
  assign axi_mst_req_aw_user[56] = \<const0> ;
  assign axi_mst_req_aw_user[55] = \<const0> ;
  assign axi_mst_req_aw_user[54] = \<const0> ;
  assign axi_mst_req_aw_user[53] = \<const0> ;
  assign axi_mst_req_aw_user[52] = \<const0> ;
  assign axi_mst_req_aw_user[51] = \<const0> ;
  assign axi_mst_req_aw_user[50] = \<const0> ;
  assign axi_mst_req_aw_user[49] = \<const0> ;
  assign axi_mst_req_aw_user[48] = \<const0> ;
  assign axi_mst_req_aw_user[47] = \<const0> ;
  assign axi_mst_req_aw_user[46] = \<const0> ;
  assign axi_mst_req_aw_user[45] = \<const0> ;
  assign axi_mst_req_aw_user[44] = \<const0> ;
  assign axi_mst_req_aw_user[43] = \<const0> ;
  assign axi_mst_req_aw_user[42] = \<const0> ;
  assign axi_mst_req_aw_user[41] = \<const0> ;
  assign axi_mst_req_aw_user[40] = \<const0> ;
  assign axi_mst_req_aw_user[39] = \<const0> ;
  assign axi_mst_req_aw_user[38] = \<const0> ;
  assign axi_mst_req_aw_user[37] = \<const0> ;
  assign axi_mst_req_aw_user[36] = \<const0> ;
  assign axi_mst_req_aw_user[35] = \<const0> ;
  assign axi_mst_req_aw_user[34] = \<const0> ;
  assign axi_mst_req_aw_user[33] = \<const0> ;
  assign axi_mst_req_aw_user[32] = \<const0> ;
  assign axi_mst_req_aw_user[31] = \<const0> ;
  assign axi_mst_req_aw_user[30] = \<const0> ;
  assign axi_mst_req_aw_user[29] = \<const0> ;
  assign axi_mst_req_aw_user[28] = \<const0> ;
  assign axi_mst_req_aw_user[27] = \<const0> ;
  assign axi_mst_req_aw_user[26] = \<const0> ;
  assign axi_mst_req_aw_user[25] = \<const0> ;
  assign axi_mst_req_aw_user[24] = \<const0> ;
  assign axi_mst_req_aw_user[23] = \<const0> ;
  assign axi_mst_req_aw_user[22] = \<const0> ;
  assign axi_mst_req_aw_user[21] = \<const0> ;
  assign axi_mst_req_aw_user[20] = \<const0> ;
  assign axi_mst_req_aw_user[19] = \<const0> ;
  assign axi_mst_req_aw_user[18] = \<const0> ;
  assign axi_mst_req_aw_user[17] = \<const0> ;
  assign axi_mst_req_aw_user[16] = \<const0> ;
  assign axi_mst_req_aw_user[15] = \<const0> ;
  assign axi_mst_req_aw_user[14] = \<const0> ;
  assign axi_mst_req_aw_user[13] = \<const0> ;
  assign axi_mst_req_aw_user[12] = \<const0> ;
  assign axi_mst_req_aw_user[11] = \<const0> ;
  assign axi_mst_req_aw_user[10] = \<const0> ;
  assign axi_mst_req_aw_user[9] = \<const0> ;
  assign axi_mst_req_aw_user[8] = \<const0> ;
  assign axi_mst_req_aw_user[7] = \<const0> ;
  assign axi_mst_req_aw_user[6] = \<const0> ;
  assign axi_mst_req_aw_user[5] = \<const0> ;
  assign axi_mst_req_aw_user[4] = \<const0> ;
  assign axi_mst_req_aw_user[3] = \<const0> ;
  assign axi_mst_req_aw_user[2] = \<const0> ;
  assign axi_mst_req_aw_user[1] = \<const0> ;
  assign axi_mst_req_aw_user[0] = \<const0> ;
  assign axi_mst_req_w_user[63] = \<const0> ;
  assign axi_mst_req_w_user[62] = \<const0> ;
  assign axi_mst_req_w_user[61] = \<const0> ;
  assign axi_mst_req_w_user[60] = \<const0> ;
  assign axi_mst_req_w_user[59] = \<const0> ;
  assign axi_mst_req_w_user[58] = \<const0> ;
  assign axi_mst_req_w_user[57] = \<const0> ;
  assign axi_mst_req_w_user[56] = \<const0> ;
  assign axi_mst_req_w_user[55] = \<const0> ;
  assign axi_mst_req_w_user[54] = \<const0> ;
  assign axi_mst_req_w_user[53] = \<const0> ;
  assign axi_mst_req_w_user[52] = \<const0> ;
  assign axi_mst_req_w_user[51] = \<const0> ;
  assign axi_mst_req_w_user[50] = \<const0> ;
  assign axi_mst_req_w_user[49] = \<const0> ;
  assign axi_mst_req_w_user[48] = \<const0> ;
  assign axi_mst_req_w_user[47] = \<const0> ;
  assign axi_mst_req_w_user[46] = \<const0> ;
  assign axi_mst_req_w_user[45] = \<const0> ;
  assign axi_mst_req_w_user[44] = \<const0> ;
  assign axi_mst_req_w_user[43] = \<const0> ;
  assign axi_mst_req_w_user[42] = \<const0> ;
  assign axi_mst_req_w_user[41] = \<const0> ;
  assign axi_mst_req_w_user[40] = \<const0> ;
  assign axi_mst_req_w_user[39] = \<const0> ;
  assign axi_mst_req_w_user[38] = \<const0> ;
  assign axi_mst_req_w_user[37] = \<const0> ;
  assign axi_mst_req_w_user[36] = \<const0> ;
  assign axi_mst_req_w_user[35] = \<const0> ;
  assign axi_mst_req_w_user[34] = \<const0> ;
  assign axi_mst_req_w_user[33] = \<const0> ;
  assign axi_mst_req_w_user[32] = \<const0> ;
  assign axi_mst_req_w_user[31] = \<const0> ;
  assign axi_mst_req_w_user[30] = \<const0> ;
  assign axi_mst_req_w_user[29] = \<const0> ;
  assign axi_mst_req_w_user[28] = \<const0> ;
  assign axi_mst_req_w_user[27] = \<const0> ;
  assign axi_mst_req_w_user[26] = \<const0> ;
  assign axi_mst_req_w_user[25] = \<const0> ;
  assign axi_mst_req_w_user[24] = \<const0> ;
  assign axi_mst_req_w_user[23] = \<const0> ;
  assign axi_mst_req_w_user[22] = \<const0> ;
  assign axi_mst_req_w_user[21] = \<const0> ;
  assign axi_mst_req_w_user[20] = \<const0> ;
  assign axi_mst_req_w_user[19] = \<const0> ;
  assign axi_mst_req_w_user[18] = \<const0> ;
  assign axi_mst_req_w_user[17] = \<const0> ;
  assign axi_mst_req_w_user[16] = \<const0> ;
  assign axi_mst_req_w_user[15] = \<const0> ;
  assign axi_mst_req_w_user[14] = \<const0> ;
  assign axi_mst_req_w_user[13] = \<const0> ;
  assign axi_mst_req_w_user[12] = \<const0> ;
  assign axi_mst_req_w_user[11] = \<const0> ;
  assign axi_mst_req_w_user[10] = \<const0> ;
  assign axi_mst_req_w_user[9] = \<const0> ;
  assign axi_mst_req_w_user[8] = \<const0> ;
  assign axi_mst_req_w_user[7] = \<const0> ;
  assign axi_mst_req_w_user[6] = \<const0> ;
  assign axi_mst_req_w_user[5] = \<const0> ;
  assign axi_mst_req_w_user[4] = \<const0> ;
  assign axi_mst_req_w_user[3] = \<const0> ;
  assign axi_mst_req_w_user[2] = \<const0> ;
  assign axi_mst_req_w_user[1] = \<const0> ;
  assign axi_mst_req_w_user[0] = \<const0> ;
  assign axi_slv_rsp_b_resp[1] = \^axi_slv_rsp_b_resp [1];
  assign axi_slv_rsp_b_resp[0] = \<const0> ;
  assign axi_slv_rsp_b_user[63] = \<const0> ;
  assign axi_slv_rsp_b_user[62] = \<const0> ;
  assign axi_slv_rsp_b_user[61] = \<const0> ;
  assign axi_slv_rsp_b_user[60] = \<const0> ;
  assign axi_slv_rsp_b_user[59] = \<const0> ;
  assign axi_slv_rsp_b_user[58] = \<const0> ;
  assign axi_slv_rsp_b_user[57] = \<const0> ;
  assign axi_slv_rsp_b_user[56] = \<const0> ;
  assign axi_slv_rsp_b_user[55] = \<const0> ;
  assign axi_slv_rsp_b_user[54] = \<const0> ;
  assign axi_slv_rsp_b_user[53] = \<const0> ;
  assign axi_slv_rsp_b_user[52] = \<const0> ;
  assign axi_slv_rsp_b_user[51] = \<const0> ;
  assign axi_slv_rsp_b_user[50] = \<const0> ;
  assign axi_slv_rsp_b_user[49] = \<const0> ;
  assign axi_slv_rsp_b_user[48] = \<const0> ;
  assign axi_slv_rsp_b_user[47] = \<const0> ;
  assign axi_slv_rsp_b_user[46] = \<const0> ;
  assign axi_slv_rsp_b_user[45] = \<const0> ;
  assign axi_slv_rsp_b_user[44] = \<const0> ;
  assign axi_slv_rsp_b_user[43] = \<const0> ;
  assign axi_slv_rsp_b_user[42] = \<const0> ;
  assign axi_slv_rsp_b_user[41] = \<const0> ;
  assign axi_slv_rsp_b_user[40] = \<const0> ;
  assign axi_slv_rsp_b_user[39] = \<const0> ;
  assign axi_slv_rsp_b_user[38] = \<const0> ;
  assign axi_slv_rsp_b_user[37] = \<const0> ;
  assign axi_slv_rsp_b_user[36] = \<const0> ;
  assign axi_slv_rsp_b_user[35] = \<const0> ;
  assign axi_slv_rsp_b_user[34] = \<const0> ;
  assign axi_slv_rsp_b_user[33] = \<const0> ;
  assign axi_slv_rsp_b_user[32] = \<const0> ;
  assign axi_slv_rsp_b_user[31] = \<const0> ;
  assign axi_slv_rsp_b_user[30] = \<const0> ;
  assign axi_slv_rsp_b_user[29] = \<const0> ;
  assign axi_slv_rsp_b_user[28] = \<const0> ;
  assign axi_slv_rsp_b_user[27] = \<const0> ;
  assign axi_slv_rsp_b_user[26] = \<const0> ;
  assign axi_slv_rsp_b_user[25] = \<const0> ;
  assign axi_slv_rsp_b_user[24] = \<const0> ;
  assign axi_slv_rsp_b_user[23] = \<const0> ;
  assign axi_slv_rsp_b_user[22] = \<const0> ;
  assign axi_slv_rsp_b_user[21] = \<const0> ;
  assign axi_slv_rsp_b_user[20] = \<const0> ;
  assign axi_slv_rsp_b_user[19] = \<const0> ;
  assign axi_slv_rsp_b_user[18] = \<const0> ;
  assign axi_slv_rsp_b_user[17] = \<const0> ;
  assign axi_slv_rsp_b_user[16] = \<const0> ;
  assign axi_slv_rsp_b_user[15] = \<const0> ;
  assign axi_slv_rsp_b_user[14] = \<const0> ;
  assign axi_slv_rsp_b_user[13] = \<const0> ;
  assign axi_slv_rsp_b_user[12] = \<const0> ;
  assign axi_slv_rsp_b_user[11] = \<const0> ;
  assign axi_slv_rsp_b_user[10] = \<const0> ;
  assign axi_slv_rsp_b_user[9] = \<const0> ;
  assign axi_slv_rsp_b_user[8] = \<const0> ;
  assign axi_slv_rsp_b_user[7] = \<const0> ;
  assign axi_slv_rsp_b_user[6] = \<const0> ;
  assign axi_slv_rsp_b_user[5] = \<const0> ;
  assign axi_slv_rsp_b_user[4] = \<const0> ;
  assign axi_slv_rsp_b_user[3] = \<const0> ;
  assign axi_slv_rsp_b_user[2] = \<const0> ;
  assign axi_slv_rsp_b_user[1] = \<const0> ;
  assign axi_slv_rsp_b_user[0] = \<const0> ;
  assign axi_slv_rsp_r_resp[1] = \^axi_slv_rsp_r_resp [1];
  assign axi_slv_rsp_r_resp[0] = \<const0> ;
  assign axi_slv_rsp_r_user[63] = \<const0> ;
  assign axi_slv_rsp_r_user[62] = \<const0> ;
  assign axi_slv_rsp_r_user[61] = \<const0> ;
  assign axi_slv_rsp_r_user[60] = \<const0> ;
  assign axi_slv_rsp_r_user[59] = \<const0> ;
  assign axi_slv_rsp_r_user[58] = \<const0> ;
  assign axi_slv_rsp_r_user[57] = \<const0> ;
  assign axi_slv_rsp_r_user[56] = \<const0> ;
  assign axi_slv_rsp_r_user[55] = \<const0> ;
  assign axi_slv_rsp_r_user[54] = \<const0> ;
  assign axi_slv_rsp_r_user[53] = \<const0> ;
  assign axi_slv_rsp_r_user[52] = \<const0> ;
  assign axi_slv_rsp_r_user[51] = \<const0> ;
  assign axi_slv_rsp_r_user[50] = \<const0> ;
  assign axi_slv_rsp_r_user[49] = \<const0> ;
  assign axi_slv_rsp_r_user[48] = \<const0> ;
  assign axi_slv_rsp_r_user[47] = \<const0> ;
  assign axi_slv_rsp_r_user[46] = \<const0> ;
  assign axi_slv_rsp_r_user[45] = \<const0> ;
  assign axi_slv_rsp_r_user[44] = \<const0> ;
  assign axi_slv_rsp_r_user[43] = \<const0> ;
  assign axi_slv_rsp_r_user[42] = \<const0> ;
  assign axi_slv_rsp_r_user[41] = \<const0> ;
  assign axi_slv_rsp_r_user[40] = \<const0> ;
  assign axi_slv_rsp_r_user[39] = \<const0> ;
  assign axi_slv_rsp_r_user[38] = \<const0> ;
  assign axi_slv_rsp_r_user[37] = \<const0> ;
  assign axi_slv_rsp_r_user[36] = \<const0> ;
  assign axi_slv_rsp_r_user[35] = \<const0> ;
  assign axi_slv_rsp_r_user[34] = \<const0> ;
  assign axi_slv_rsp_r_user[33] = \<const0> ;
  assign axi_slv_rsp_r_user[32] = \<const0> ;
  assign axi_slv_rsp_r_user[31] = \<const0> ;
  assign axi_slv_rsp_r_user[30] = \<const0> ;
  assign axi_slv_rsp_r_user[29] = \<const0> ;
  assign axi_slv_rsp_r_user[28] = \<const0> ;
  assign axi_slv_rsp_r_user[27] = \<const0> ;
  assign axi_slv_rsp_r_user[26] = \<const0> ;
  assign axi_slv_rsp_r_user[25] = \<const0> ;
  assign axi_slv_rsp_r_user[24] = \<const0> ;
  assign axi_slv_rsp_r_user[23] = \<const0> ;
  assign axi_slv_rsp_r_user[22] = \<const0> ;
  assign axi_slv_rsp_r_user[21] = \<const0> ;
  assign axi_slv_rsp_r_user[20] = \<const0> ;
  assign axi_slv_rsp_r_user[19] = \<const0> ;
  assign axi_slv_rsp_r_user[18] = \<const0> ;
  assign axi_slv_rsp_r_user[17] = \<const0> ;
  assign axi_slv_rsp_r_user[16] = \<const0> ;
  assign axi_slv_rsp_r_user[15] = \<const0> ;
  assign axi_slv_rsp_r_user[14] = \<const0> ;
  assign axi_slv_rsp_r_user[13] = \<const0> ;
  assign axi_slv_rsp_r_user[12] = \<const0> ;
  assign axi_slv_rsp_r_user[11] = \<const0> ;
  assign axi_slv_rsp_r_user[10] = \<const0> ;
  assign axi_slv_rsp_r_user[9] = \<const0> ;
  assign axi_slv_rsp_r_user[8] = \<const0> ;
  assign axi_slv_rsp_r_user[7] = \<const0> ;
  assign axi_slv_rsp_r_user[6] = \<const0> ;
  assign axi_slv_rsp_r_user[5] = \<const0> ;
  assign axi_slv_rsp_r_user[4] = \<const0> ;
  assign axi_slv_rsp_r_user[3] = \<const0> ;
  assign axi_slv_rsp_r_user[2] = \<const0> ;
  assign axi_slv_rsp_r_user[1] = \<const0> ;
  assign axi_slv_rsp_r_user[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_dma_core_wrap_v_1_0_dma_core_wrap_v inst
       (.axi_mst_req_ar_addr(\^axi_mst_req_ar_addr ),
        .axi_mst_req_ar_burst(\^axi_mst_req_ar_burst ),
        .axi_mst_req_ar_len(axi_mst_req_ar_len),
        .axi_mst_req_ar_size(\^axi_mst_req_ar_size ),
        .axi_mst_req_ar_valid(axi_mst_req_ar_valid),
        .axi_mst_req_aw_addr(\^axi_mst_req_aw_addr ),
        .axi_mst_req_aw_burst(\^axi_mst_req_aw_burst ),
        .axi_mst_req_aw_len(axi_mst_req_aw_len),
        .axi_mst_req_aw_size(\^axi_mst_req_aw_size ),
        .axi_mst_req_aw_valid(axi_mst_req_aw_valid),
        .axi_mst_req_b_ready(axi_mst_req_b_ready),
        .axi_mst_req_r_ready(axi_mst_req_r_ready),
        .axi_mst_req_w_data(axi_mst_req_w_data),
        .axi_mst_req_w_last(axi_mst_req_w_last),
        .axi_mst_req_w_strb(axi_mst_req_w_strb[6:0]),
        .axi_mst_req_w_valid(axi_mst_req_w_valid),
        .axi_mst_rsp_ar_ready(axi_mst_rsp_ar_ready),
        .axi_mst_rsp_aw_ready(axi_mst_rsp_aw_ready),
        .axi_mst_rsp_b_valid(axi_mst_rsp_b_valid),
        .axi_mst_rsp_r_data(axi_mst_rsp_r_data),
        .axi_mst_rsp_r_last(axi_mst_rsp_r_last),
        .axi_mst_rsp_r_valid(axi_mst_rsp_r_valid),
        .axi_mst_rsp_w_ready(axi_mst_rsp_w_ready),
        .axi_slv_req_ar_addr(axi_slv_req_ar_addr[5:0]),
        .axi_slv_req_ar_burst(axi_slv_req_ar_burst),
        .axi_slv_req_ar_cache(axi_slv_req_ar_cache[1]),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .axi_slv_req_ar_size(axi_slv_req_ar_size),
        .axi_slv_req_ar_valid(axi_slv_req_ar_valid),
        .axi_slv_req_aw_addr(axi_slv_req_aw_addr[5:0]),
        .axi_slv_req_aw_atop(axi_slv_req_aw_atop[5:4]),
        .axi_slv_req_aw_burst(axi_slv_req_aw_burst),
        .axi_slv_req_aw_cache(axi_slv_req_aw_cache[1]),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .axi_slv_req_aw_size(axi_slv_req_aw_size),
        .axi_slv_req_aw_valid(axi_slv_req_aw_valid),
        .axi_slv_req_b_ready(axi_slv_req_b_ready),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .axi_slv_req_w_data(axi_slv_req_w_data),
        .axi_slv_req_w_last(axi_slv_req_w_last),
        .axi_slv_req_w_strb(axi_slv_req_w_strb[3:0]),
        .axi_slv_req_w_valid(axi_slv_req_w_valid),
        .axi_slv_rsp_ar_ready(axi_slv_rsp_ar_ready),
        .axi_slv_rsp_aw_ready(axi_slv_rsp_aw_ready),
        .axi_slv_rsp_b_id(axi_slv_rsp_b_id),
        .axi_slv_rsp_b_resp(\^axi_slv_rsp_b_resp ),
        .axi_slv_rsp_b_valid(axi_slv_rsp_b_valid),
        .axi_slv_rsp_r_data(axi_slv_rsp_r_data),
        .axi_slv_rsp_r_id(axi_slv_rsp_r_id),
        .axi_slv_rsp_r_last(axi_slv_rsp_r_last),
        .axi_slv_rsp_r_resp(\^axi_slv_rsp_r_resp ),
        .axi_slv_rsp_r_valid(axi_slv_rsp_r_valid),
        .axi_slv_rsp_w_ready(axi_slv_rsp_w_ready),
        .clk(clk),
        .\mem_q_reg[1][is_single] (axi_mst_req_w_strb[7]),
        .rst_n(rst_n));
endmodule

(* ORIG_REF_NAME = "axi_atop_filter" *) 
module design_1_dma_core_wrap_v_1_0_axi_atop_filter
   (axi_slv_rsp_b_resp,
    Q,
    axi_slv_req_w_last_0,
    axi_slv_rsp_b_valid,
    \FSM_sequential_r_state_q_reg[1]_0 ,
    \FSM_sequential_r_state_q_reg[1]_1 ,
    \w_cnt_q_reg[underflow]_0 ,
    axi_slv_rsp_b_id,
    axi_slv_rsp_w_ready,
    axi_slv_rsp_r_resp,
    axi_slv_rsp_r_last,
    axi_slv_rsp_r_id,
    axi_slv_rsp_r_valid,
    id_d,
    \filtered_req[w_valid] ,
    \axi_slv_req_aw_atop[5] ,
    \FSM_sequential_w_state_q_reg[2]_0 ,
    \filtered_req[r_ready] ,
    \filtered_req[b_ready] ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q ,
    \axi_slv_rsp_b_resp[1] ,
    \axi_slv_rsp_b_resp[1]_0 ,
    \FSM_sequential_w_state_q_reg[1]_0 ,
    axi_slv_rsp_b_valid_0,
    \w_cnt_q_reg[underflow]_1 ,
    axi_slv_req_r_ready,
    \r_beats_q_reg[0]_0 ,
    axi_slv_req_aw_valid,
    axi_slv_req_aw_atop,
    \filtered_resp[b][id] ,
    \FSM_sequential_w_state_q_reg[2]_1 ,
    \FSM_sequential_w_state_q_reg[0]_0 ,
    \FSM_sequential_w_state_q_reg[0]_1 ,
    \FSM_sequential_w_state_q_reg[0]_2 ,
    axi_slv_rsp_w_ready_0,
    \filtered_resp[w_ready] ,
    axi_slv_req_w_last,
    axi_slv_req_w_valid,
    \axi_slv_rsp_r_resp[1] ,
    \mem_q_reg[0][error] ,
    \mem_q_reg[1][error] ,
    \axi_slv_rsp_r_resp[1]_0 ,
    \filtered_resp[r][last] ,
    \filtered_resp[r][id] ,
    axi_slv_req_b_ready,
    clk,
    \data_o_reg[len][0] ,
    axi_slv_req_aw_id,
    axi_slv_req_aw_len);
  output [0:0]axi_slv_rsp_b_resp;
  output [0:0]Q;
  output axi_slv_req_w_last_0;
  output axi_slv_rsp_b_valid;
  output \FSM_sequential_r_state_q_reg[1]_0 ;
  output [0:0]\FSM_sequential_r_state_q_reg[1]_1 ;
  output \w_cnt_q_reg[underflow]_0 ;
  output [0:0]axi_slv_rsp_b_id;
  output axi_slv_rsp_w_ready;
  output [0:0]axi_slv_rsp_r_resp;
  output axi_slv_rsp_r_last;
  output [0:0]axi_slv_rsp_r_id;
  output axi_slv_rsp_r_valid;
  output id_d;
  output \filtered_req[w_valid] ;
  output \axi_slv_req_aw_atop[5] ;
  output \FSM_sequential_w_state_q_reg[2]_0 ;
  output \filtered_req[r_ready] ;
  output \filtered_req[b_ready] ;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  input \axi_slv_rsp_b_resp[1] ;
  input \axi_slv_rsp_b_resp[1]_0 ;
  input \FSM_sequential_w_state_q_reg[1]_0 ;
  input axi_slv_rsp_b_valid_0;
  input \w_cnt_q_reg[underflow]_1 ;
  input axi_slv_req_r_ready;
  input \r_beats_q_reg[0]_0 ;
  input axi_slv_req_aw_valid;
  input [1:0]axi_slv_req_aw_atop;
  input \filtered_resp[b][id] ;
  input \FSM_sequential_w_state_q_reg[2]_1 ;
  input \FSM_sequential_w_state_q_reg[0]_0 ;
  input \FSM_sequential_w_state_q_reg[0]_1 ;
  input \FSM_sequential_w_state_q_reg[0]_2 ;
  input axi_slv_rsp_w_ready_0;
  input \filtered_resp[w_ready] ;
  input axi_slv_req_w_last;
  input axi_slv_req_w_valid;
  input \axi_slv_rsp_r_resp[1] ;
  input \mem_q_reg[0][error] ;
  input \mem_q_reg[1][error] ;
  input \axi_slv_rsp_r_resp[1]_0 ;
  input \filtered_resp[r][last] ;
  input \filtered_resp[r][id] ;
  input axi_slv_req_b_ready;
  input clk;
  input \data_o_reg[len][0] ;
  input [0:0]axi_slv_req_aw_id;
  input [7:0]axi_slv_req_aw_len;

  wire \FSM_sequential_r_state_q_reg[1]_0 ;
  wire [0:0]\FSM_sequential_r_state_q_reg[1]_1 ;
  wire \FSM_sequential_w_state_q[1]_i_1_n_0 ;
  wire \FSM_sequential_w_state_q[2]_i_5_n_0 ;
  wire \FSM_sequential_w_state_q[2]_i_8_n_0 ;
  wire \FSM_sequential_w_state_q_reg[0]_0 ;
  wire \FSM_sequential_w_state_q_reg[0]_1 ;
  wire \FSM_sequential_w_state_q_reg[0]_2 ;
  wire \FSM_sequential_w_state_q_reg[1]_0 ;
  wire \FSM_sequential_w_state_q_reg[2]_0 ;
  wire \FSM_sequential_w_state_q_reg[2]_1 ;
  wire [0:0]Q;
  wire [1:0]axi_slv_req_aw_atop;
  wire \axi_slv_req_aw_atop[5] ;
  wire [0:0]axi_slv_req_aw_id;
  wire [7:0]axi_slv_req_aw_len;
  wire axi_slv_req_aw_valid;
  wire axi_slv_req_b_ready;
  wire axi_slv_req_r_ready;
  wire axi_slv_req_w_last;
  wire axi_slv_req_w_last_0;
  wire axi_slv_req_w_valid;
  wire [0:0]axi_slv_rsp_b_id;
  wire [0:0]axi_slv_rsp_b_resp;
  wire \axi_slv_rsp_b_resp[1] ;
  wire \axi_slv_rsp_b_resp[1]_0 ;
  wire axi_slv_rsp_b_valid;
  wire axi_slv_rsp_b_valid_0;
  wire [0:0]axi_slv_rsp_r_id;
  wire axi_slv_rsp_r_last;
  wire [0:0]axi_slv_rsp_r_resp;
  wire \axi_slv_rsp_r_resp[1] ;
  wire \axi_slv_rsp_r_resp[1]_0 ;
  wire axi_slv_rsp_r_valid;
  wire axi_slv_rsp_w_ready;
  wire axi_slv_rsp_w_ready_0;
  wire axi_slv_rsp_w_ready_INST_0_i_1_n_0;
  wire axi_slv_rsp_w_ready_INST_0_i_2_n_0;
  wire axi_slv_rsp_w_ready_INST_0_i_4_n_0;
  wire clk;
  wire \data_o_reg[len][0] ;
  wire \filtered_req[b_ready] ;
  wire \filtered_req[r_ready] ;
  wire \filtered_req[w_valid] ;
  wire \filtered_resp[b][id] ;
  wire \filtered_resp[r][id] ;
  wire \filtered_resp[r][last] ;
  wire \filtered_resp[w_ready] ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  wire id_d;
  wire id_q;
  wire \id_q[0]_i_1_n_0 ;
  wire \mem_q_reg[0][error] ;
  wire \mem_q_reg[1][error] ;
  wire [7:0]r_beats_d;
  wire r_beats_d_0;
  wire [7:0]r_beats_q;
  wire \r_beats_q[7]_i_3_n_0 ;
  wire \r_beats_q_reg[0]_0 ;
  wire r_resp_cmd_n_10;
  wire r_resp_cmd_n_11;
  wire r_resp_cmd_n_12;
  wire [1:0]r_state_d__0;
  wire [0:0]r_state_q;
  wire [0:0]\w_cnt_d[cnt] ;
  wire \w_cnt_q[cnt][1]_i_1_n_0 ;
  wire \w_cnt_q[cnt][1]_i_3_n_0 ;
  wire \w_cnt_q[cnt][1]_i_4_n_0 ;
  wire \w_cnt_q[underflow]_i_1_n_0 ;
  wire \w_cnt_q_reg[cnt_n_0_][0] ;
  wire \w_cnt_q_reg[cnt_n_0_][1] ;
  wire \w_cnt_q_reg[underflow]_0 ;
  wire \w_cnt_q_reg[underflow]_1 ;
  wire \w_cnt_q_reg[underflow]__0 ;
  wire [2:0]w_state_d;
  wire [2:1]w_state_q;

  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_r_state_q[0]_i_1 
       (.I0(r_state_q),
        .I1(\FSM_sequential_r_state_q_reg[1]_1 ),
        .I2(axi_slv_req_r_ready),
        .I3(\r_beats_q_reg[0]_0 ),
        .O(r_state_d__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    \FSM_sequential_r_state_q[1]_i_2 
       (.I0(r_state_q),
        .I1(\FSM_sequential_r_state_q_reg[1]_1 ),
        .I2(axi_slv_req_r_ready),
        .I3(\r_beats_q_reg[0]_0 ),
        .O(r_state_d__0[1]));
  (* FSM_ENCODED_STATES = "R_FEEDTHROUGH:00,INJECT_R:10,R_HOLD:01" *) 
  FDCE \FSM_sequential_r_state_q_reg[0] 
       (.C(clk),
        .CE(r_resp_cmd_n_11),
        .CLR(\data_o_reg[len][0] ),
        .D(r_state_d__0[0]),
        .Q(r_state_q));
  (* FSM_ENCODED_STATES = "R_FEEDTHROUGH:00,INJECT_R:10,R_HOLD:01" *) 
  FDCE \FSM_sequential_r_state_q_reg[1] 
       (.C(clk),
        .CE(r_resp_cmd_n_11),
        .CLR(\data_o_reg[len][0] ),
        .D(r_state_d__0[1]),
        .Q(\FSM_sequential_r_state_q_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0104110401051115)) 
    \FSM_sequential_w_state_q[1]_i_1 
       (.I0(w_state_q[2]),
        .I1(w_state_q[1]),
        .I2(\FSM_sequential_w_state_q_reg[1]_0 ),
        .I3(Q),
        .I4(axi_slv_req_w_last_0),
        .I5(axi_slv_rsp_w_ready_INST_0_i_1_n_0),
        .O(\FSM_sequential_w_state_q[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_w_state_q[1]_i_3 
       (.I0(axi_slv_req_w_last),
        .I1(axi_slv_req_w_valid),
        .O(axi_slv_req_w_last_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h74747444)) 
    \FSM_sequential_w_state_q[2]_i_5 
       (.I0(axi_slv_rsp_w_ready_INST_0_i_1_n_0),
        .I1(Q),
        .I2(axi_slv_req_aw_valid),
        .I3(axi_slv_req_aw_atop[0]),
        .I4(axi_slv_req_aw_atop[1]),
        .O(\FSM_sequential_w_state_q[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFFFFEEEF)) 
    \FSM_sequential_w_state_q[2]_i_8 
       (.I0(Q),
        .I1(w_state_q[1]),
        .I2(\w_cnt_q_reg[cnt_n_0_][1] ),
        .I3(\w_cnt_q_reg[cnt_n_0_][0] ),
        .I4(\w_cnt_q_reg[underflow]__0 ),
        .O(\FSM_sequential_w_state_q[2]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "BLOCK_AW:001,ABSORB_W:010,INJECT_B:100,HOLD_B:011,WAIT_R:101,W_FEEDTHROUGH:000" *) 
  FDCE \FSM_sequential_w_state_q_reg[0] 
       (.C(clk),
        .CE(r_resp_cmd_n_10),
        .CLR(\data_o_reg[len][0] ),
        .D(w_state_d[0]),
        .Q(Q));
  (* FSM_ENCODED_STATES = "BLOCK_AW:001,ABSORB_W:010,INJECT_B:100,HOLD_B:011,WAIT_R:101,W_FEEDTHROUGH:000" *) 
  FDCE \FSM_sequential_w_state_q_reg[1] 
       (.C(clk),
        .CE(r_resp_cmd_n_10),
        .CLR(\data_o_reg[len][0] ),
        .D(\FSM_sequential_w_state_q[1]_i_1_n_0 ),
        .Q(w_state_q[1]));
  (* FSM_ENCODED_STATES = "BLOCK_AW:001,ABSORB_W:010,INJECT_B:100,HOLD_B:011,WAIT_R:101,W_FEEDTHROUGH:000" *) 
  FDCE \FSM_sequential_w_state_q_reg[2] 
       (.C(clk),
        .CE(r_resp_cmd_n_10),
        .CLR(\data_o_reg[len][0] ),
        .D(w_state_d[2]),
        .Q(w_state_q[2]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    axi_slv_rsp_aw_ready_INST_0_i_12
       (.I0(\FSM_sequential_w_state_q_reg[2]_0 ),
        .I1(axi_slv_req_aw_atop[1]),
        .I2(axi_slv_req_aw_atop[0]),
        .I3(axi_slv_req_aw_valid),
        .O(\axi_slv_req_aw_atop[5] ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEFEFEFE)) 
    axi_slv_rsp_aw_ready_INST_0_i_4
       (.I0(w_state_q[2]),
        .I1(w_state_q[1]),
        .I2(Q),
        .I3(\w_cnt_q_reg[underflow]__0 ),
        .I4(\w_cnt_q_reg[cnt_n_0_][0] ),
        .I5(\w_cnt_q_reg[cnt_n_0_][1] ),
        .O(\FSM_sequential_w_state_q_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h32FF0200)) 
    \axi_slv_rsp_b_id[0]_INST_0 
       (.I0(id_q),
        .I1(w_state_q[1]),
        .I2(Q),
        .I3(w_state_q[2]),
        .I4(\filtered_resp[b][id] ),
        .O(axi_slv_rsp_b_id));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h77777704)) 
    \axi_slv_rsp_b_resp[1]_INST_0 
       (.I0(w_state_q[1]),
        .I1(w_state_q[2]),
        .I2(Q),
        .I3(\axi_slv_rsp_b_resp[1] ),
        .I4(\axi_slv_rsp_b_resp[1]_0 ),
        .O(axi_slv_rsp_b_resp));
  LUT4 #(
    .INIT(16'h0477)) 
    axi_slv_rsp_b_valid_INST_0
       (.I0(w_state_q[1]),
        .I1(w_state_q[2]),
        .I2(Q),
        .I3(axi_slv_rsp_b_valid_0),
        .O(axi_slv_rsp_b_valid));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    \axi_slv_rsp_r_id[0]_INST_0 
       (.I0(r_state_q),
        .I1(id_q),
        .I2(\FSM_sequential_r_state_q_reg[1]_1 ),
        .I3(\filtered_resp[r][id] ),
        .O(axi_slv_rsp_r_id));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    axi_slv_rsp_r_last_INST_0
       (.I0(r_state_q),
        .I1(r_resp_cmd_n_12),
        .I2(\FSM_sequential_r_state_q_reg[1]_1 ),
        .I3(\filtered_resp[r][last] ),
        .O(axi_slv_rsp_r_last));
  LUT6 #(
    .INIT(64'h7777777777744744)) 
    \axi_slv_rsp_r_resp[1]_INST_0 
       (.I0(r_state_q),
        .I1(\FSM_sequential_r_state_q_reg[1]_1 ),
        .I2(\axi_slv_rsp_r_resp[1] ),
        .I3(\mem_q_reg[0][error] ),
        .I4(\mem_q_reg[1][error] ),
        .I5(\axi_slv_rsp_r_resp[1]_0 ),
        .O(axi_slv_rsp_r_resp));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h47)) 
    axi_slv_rsp_r_valid_INST_0
       (.I0(r_state_q),
        .I1(\FSM_sequential_r_state_q_reg[1]_1 ),
        .I2(\r_beats_q_reg[0]_0 ),
        .O(axi_slv_rsp_r_valid));
  LUT6 #(
    .INIT(64'h00000000FFFFEFEE)) 
    axi_slv_rsp_w_ready_INST_0
       (.I0(Q),
        .I1(w_state_q[1]),
        .I2(axi_slv_rsp_w_ready_INST_0_i_1_n_0),
        .I3(axi_slv_rsp_w_ready_INST_0_i_2_n_0),
        .I4(axi_slv_rsp_w_ready_0),
        .I5(axi_slv_rsp_w_ready_INST_0_i_4_n_0),
        .O(axi_slv_rsp_w_ready));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h54)) 
    axi_slv_rsp_w_ready_INST_0_i_1
       (.I0(\w_cnt_q_reg[underflow]__0 ),
        .I1(\w_cnt_q_reg[cnt_n_0_][0] ),
        .I2(\w_cnt_q_reg[cnt_n_0_][1] ),
        .O(axi_slv_rsp_w_ready_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    axi_slv_rsp_w_ready_INST_0_i_2
       (.I0(axi_slv_req_aw_valid),
        .I1(axi_slv_req_aw_atop[0]),
        .I2(axi_slv_req_aw_atop[1]),
        .O(axi_slv_rsp_w_ready_INST_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hECEEECEC)) 
    axi_slv_rsp_w_ready_INST_0_i_4
       (.I0(Q),
        .I1(w_state_q[2]),
        .I2(w_state_q[1]),
        .I3(\filtered_resp[w_ready] ),
        .I4(axi_slv_rsp_w_ready_INST_0_i_1_n_0),
        .O(axi_slv_rsp_w_ready_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hABABABABABAB80AB)) 
    axi_slv_rsp_w_ready_INST_0_i_6
       (.I0(\w_cnt_q_reg[underflow]__0 ),
        .I1(\w_cnt_q_reg[cnt_n_0_][1] ),
        .I2(\w_cnt_q_reg[cnt_n_0_][0] ),
        .I3(axi_slv_req_aw_valid),
        .I4(axi_slv_req_aw_atop[0]),
        .I5(axi_slv_req_aw_atop[1]),
        .O(\w_cnt_q_reg[underflow]_0 ));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \counter_q[0]_i_2 
       (.I0(\w_cnt_q_reg[underflow]_0 ),
        .I1(w_state_q[1]),
        .I2(w_state_q[2]),
        .I3(axi_slv_req_w_valid),
        .I4(Q),
        .I5(axi_slv_rsp_w_ready_INST_0_i_1_n_0),
        .O(\filtered_req[w_valid] ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \counter_q[1]_i_4__0 
       (.I0(axi_slv_req_b_ready),
        .I1(w_state_q[2]),
        .I2(Q),
        .I3(w_state_q[1]),
        .O(\filtered_req[b_ready] ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h0000B0FF)) 
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1 
       (.I0(w_state_q[1]),
        .I1(Q),
        .I2(w_state_q[2]),
        .I3(axi_slv_req_b_ready),
        .I4(axi_slv_rsp_b_valid_0),
        .O(\gen_arbiter.gen_int_rr.gen_lock.lock_q ));
  LUT3 #(
    .INIT(8'h0B)) 
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__1 
       (.I0(\FSM_sequential_r_state_q_reg[1]_1 ),
        .I1(axi_slv_req_r_ready),
        .I2(\r_beats_q_reg[0]_0 ),
        .O(\FSM_sequential_r_state_q_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_arbiter.gen_int_rr.rr_q[0]_i_2 
       (.I0(axi_slv_req_r_ready),
        .I1(\FSM_sequential_r_state_q_reg[1]_1 ),
        .O(\filtered_req[r_ready] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \id_q[0]_i_1 
       (.I0(axi_slv_req_aw_id),
        .I1(id_d),
        .I2(id_q),
        .O(\id_q[0]_i_1_n_0 ));
  FDCE \id_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_o_reg[len][0] ),
        .D(\id_q[0]_i_1_n_0 ),
        .Q(id_q));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \r_beats_q[7]_i_3 
       (.I0(r_beats_q[5]),
        .I1(r_beats_q[3]),
        .I2(r_beats_q[0]),
        .I3(r_beats_q[1]),
        .I4(r_beats_q[2]),
        .I5(r_beats_q[4]),
        .O(\r_beats_q[7]_i_3_n_0 ));
  FDCE \r_beats_q_reg[0] 
       (.C(clk),
        .CE(r_beats_d_0),
        .CLR(\data_o_reg[len][0] ),
        .D(r_beats_d[0]),
        .Q(r_beats_q[0]));
  FDCE \r_beats_q_reg[1] 
       (.C(clk),
        .CE(r_beats_d_0),
        .CLR(\data_o_reg[len][0] ),
        .D(r_beats_d[1]),
        .Q(r_beats_q[1]));
  FDCE \r_beats_q_reg[2] 
       (.C(clk),
        .CE(r_beats_d_0),
        .CLR(\data_o_reg[len][0] ),
        .D(r_beats_d[2]),
        .Q(r_beats_q[2]));
  FDCE \r_beats_q_reg[3] 
       (.C(clk),
        .CE(r_beats_d_0),
        .CLR(\data_o_reg[len][0] ),
        .D(r_beats_d[3]),
        .Q(r_beats_q[3]));
  FDCE \r_beats_q_reg[4] 
       (.C(clk),
        .CE(r_beats_d_0),
        .CLR(\data_o_reg[len][0] ),
        .D(r_beats_d[4]),
        .Q(r_beats_q[4]));
  FDCE \r_beats_q_reg[5] 
       (.C(clk),
        .CE(r_beats_d_0),
        .CLR(\data_o_reg[len][0] ),
        .D(r_beats_d[5]),
        .Q(r_beats_q[5]));
  FDCE \r_beats_q_reg[6] 
       (.C(clk),
        .CE(r_beats_d_0),
        .CLR(\data_o_reg[len][0] ),
        .D(r_beats_d[6]),
        .Q(r_beats_q[6]));
  FDCE \r_beats_q_reg[7] 
       (.C(clk),
        .CE(r_beats_d_0),
        .CLR(\data_o_reg[len][0] ),
        .D(r_beats_d[7]),
        .Q(r_beats_q[7]));
  design_1_dma_core_wrap_v_1_0_stream_register r_resp_cmd
       (.D(r_beats_d),
        .E(r_resp_cmd_n_10),
        .\FSM_sequential_r_state_q_reg[0] ({\FSM_sequential_r_state_q_reg[1]_1 ,r_state_q}),
        .\FSM_sequential_w_state_q_reg[0] (\FSM_sequential_w_state_q_reg[0]_0 ),
        .\FSM_sequential_w_state_q_reg[0]_0 (\FSM_sequential_w_state_q_reg[0]_1 ),
        .\FSM_sequential_w_state_q_reg[0]_1 (\FSM_sequential_w_state_q_reg[0]_2 ),
        .\FSM_sequential_w_state_q_reg[0]_2 (\FSM_sequential_w_state_q[2]_i_5_n_0 ),
        .\FSM_sequential_w_state_q_reg[2] ({w_state_d[2],w_state_d[0]}),
        .\FSM_sequential_w_state_q_reg[2]_0 ({w_state_q,Q}),
        .\FSM_sequential_w_state_q_reg[2]_1 (\FSM_sequential_w_state_q_reg[2]_1 ),
        .\FSM_sequential_w_state_q_reg[2]_2 (\FSM_sequential_w_state_q[2]_i_8_n_0 ),
        .Q(r_beats_q),
        .axi_slv_req_aw_atop(axi_slv_req_aw_atop),
        .\axi_slv_req_aw_atop[5] (id_d),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .axi_slv_req_aw_valid(axi_slv_req_aw_valid),
        .axi_slv_req_b_ready(axi_slv_req_b_ready),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .axi_slv_req_r_ready_0(r_resp_cmd_n_11),
        .axi_slv_req_r_ready_1(r_beats_d_0),
        .clk(clk),
        .\data_o_reg[len][0]_0 (\data_o_reg[len][0] ),
        .\r_beats_q_reg[0] (\r_beats_q_reg[0]_0 ),
        .\r_beats_q_reg[6] (r_resp_cmd_n_12),
        .\r_beats_q_reg[7] (\r_beats_q[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \w_cnt_q[cnt][0]_i_1 
       (.I0(\w_cnt_q[cnt][1]_i_3_n_0 ),
        .I1(\w_cnt_q_reg[underflow]_1 ),
        .I2(\w_cnt_q_reg[cnt_n_0_][0] ),
        .O(\w_cnt_d[cnt] ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \w_cnt_q[cnt][1]_i_1 
       (.I0(\w_cnt_q_reg[cnt_n_0_][1] ),
        .I1(\w_cnt_q_reg[underflow]_1 ),
        .I2(\w_cnt_q_reg[cnt_n_0_][0] ),
        .I3(\w_cnt_q[cnt][1]_i_3_n_0 ),
        .O(\w_cnt_q[cnt][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080880000)) 
    \w_cnt_q[cnt][1]_i_3 
       (.I0(axi_slv_rsp_w_ready_0),
        .I1(axi_slv_req_w_last),
        .I2(axi_slv_rsp_w_ready_INST_0_i_1_n_0),
        .I3(Q),
        .I4(axi_slv_req_w_valid),
        .I5(\w_cnt_q[cnt][1]_i_4_n_0 ),
        .O(\w_cnt_q[cnt][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \w_cnt_q[cnt][1]_i_4 
       (.I0(w_state_q[2]),
        .I1(w_state_q[1]),
        .O(\w_cnt_q[cnt][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hEB7E0100)) 
    \w_cnt_q[underflow]_i_1 
       (.I0(\w_cnt_q_reg[cnt_n_0_][1] ),
        .I1(\w_cnt_q_reg[underflow]_1 ),
        .I2(\w_cnt_q_reg[cnt_n_0_][0] ),
        .I3(\w_cnt_q[cnt][1]_i_3_n_0 ),
        .I4(\w_cnt_q_reg[underflow]__0 ),
        .O(\w_cnt_q[underflow]_i_1_n_0 ));
  FDCE \w_cnt_q_reg[cnt][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_o_reg[len][0] ),
        .D(\w_cnt_d[cnt] ),
        .Q(\w_cnt_q_reg[cnt_n_0_][0] ));
  FDCE \w_cnt_q_reg[cnt][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_o_reg[len][0] ),
        .D(\w_cnt_q[cnt][1]_i_1_n_0 ),
        .Q(\w_cnt_q_reg[cnt_n_0_][1] ));
  FDCE \w_cnt_q_reg[underflow] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_o_reg[len][0] ),
        .D(\w_cnt_q[underflow]_i_1_n_0 ),
        .Q(\w_cnt_q_reg[underflow]__0 ));
endmodule

(* ORIG_REF_NAME = "axi_burst_splitter" *) 
module design_1_dma_core_wrap_v_1_0_axi_burst_splitter
   (\unsupported_resp[r][id] ,
    axi_slv_req_b_ready_0,
    b_state_q,
    \write_pointer_q_reg[0] ,
    state_q_reg,
    \status_cnt_q_reg[0] ,
    \gen_ht_ffs[0].head_tail_q_reg[0][free] ,
    state_q_reg_0,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ,
    axi_slv_req_ar_len_6_sp_1,
    axi_slv_rsp_aw_ready,
    axi_slv_req_aw_valid_0,
    \filtered_resp[w_ready] ,
    \axi_lite_resp[w_ready] ,
    axi_slv_rsp_ar_ready,
    \status_cnt_q_reg[1] ,
    \gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ,
    E,
    D,
    \status_cnt_q_reg[1]_0 ,
    state_q_reg_1,
    state_q_reg_2,
    \status_cnt_q_reg[1]_1 ,
    r_state_q,
    \write_pointer_q_reg[0]_0 ,
    \write_pointer_q_reg[0]_1 ,
    axi_slv_req_b_ready_1,
    \FSM_sequential_w_state_q_reg[0] ,
    axi_slv_req_b_ready_2,
    axi_slv_req_b_ready_3,
    \counter_q_reg[0] ,
    b_state_q_reg_0,
    \filtered_resp[b][id] ,
    b_state_q_reg_1,
    b_err_q_reg_0,
    \ax_q_reg[addr][5] ,
    \splitted_req[aw][id] ,
    r_busy_q_reg,
    \filtered_resp[r][last] ,
    \ax_q_reg[addr][5]_0 ,
    \splitted_req[ar][id] ,
    axi_slv_req_ar_len_1_sp_1,
    axi_slv_req_ar_burst_1_sp_1,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q ,
    clk,
    \mem_q_reg[0][0] ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ,
    axi_slv_req_ar_id,
    axi_slv_req_aw_id,
    axi_slv_req_aw_addr,
    axi_slv_req_ar_addr,
    S,
    axi_slv_req_b_ready,
    write_pointer_q_0,
    \gen_ht_ffs[1].head_tail_q_reg[1][free] ,
    b_err_q_reg_1,
    aw_full,
    \status_cnt_q_reg[1]_2 ,
    Q,
    \gen_demux.lock_aw_valid_q_reg ,
    \counter_q_reg[0]_0 ,
    axi_slv_req_r_ready,
    \splitted_resp[ar_ready] ,
    id_d,
    axi_slv_rsp_aw_ready_0,
    axi_slv_req_aw_valid,
    axi_slv_req_aw_atop,
    \err_q_reg[1] ,
    \ax_q_reg[len][0] ,
    \filtered_req[w_valid] ,
    \status_cnt_q_reg[1]_3 ,
    \status_cnt_q_reg[1]_4 ,
    write_pointer_q0_0,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[0]_2 ,
    write_pointer_q,
    \status_cnt_q_reg[0]_3 ,
    \FSM_sequential_w_state_q_reg[2] ,
    \FSM_sequential_w_state_q_reg[0]_0 ,
    axi_slv_rsp_w_ready,
    \filtered_req[b_ready] ,
    \status_cnt_q_reg[1]_5 ,
    \axi_lite_resp[b][resp] ,
    \axi_slv_rsp_b_id[0]_INST_0_i_1 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ,
    b_err_q_reg_2,
    \splitted_resp[b][id] ,
    axi_slv_req_aw_len,
    axi_slv_req_aw_size,
    axi_slv_req_aw_burst,
    axi_slv_req_w_last,
    axi_slv_req_aw_cache,
    \filtered_req[r_ready] ,
    \filtered_resp[r][id] ,
    r_state_q_reg_0,
    \splitted_resp[r_valid] ,
    \gen_ht_ffs[0].head_tail_q_reg[0][id][0] ,
    \splitted_resp[r][id] ,
    \axi_slv_rsp_r_data[63]_INST_0_i_4 ,
    \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ,
    axi_slv_req_ar_len,
    \axi_slv_rsp_r_data[63]_INST_0_i_1 ,
    axi_slv_req_ar_valid,
    axi_slv_req_ar_burst,
    axi_slv_req_ar_cache,
    \ax_q_reg[len][5] ,
    \ax_q_reg[len][7] ,
    \ax_q_reg[len][3] ,
    \ax_q_reg[len][2] ,
    axi_slv_req_ar_size,
    \splitted_resp[b_valid] );
  output \unsupported_resp[r][id] ;
  output axi_slv_req_b_ready_0;
  output b_state_q;
  output \write_pointer_q_reg[0] ;
  output state_q_reg;
  output \status_cnt_q_reg[0] ;
  output \gen_ht_ffs[0].head_tail_q_reg[0][free] ;
  output state_q_reg_0;
  output \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  output axi_slv_req_ar_len_6_sp_1;
  output axi_slv_rsp_aw_ready;
  output axi_slv_req_aw_valid_0;
  output \filtered_resp[w_ready] ;
  output \axi_lite_resp[w_ready] ;
  output axi_slv_rsp_ar_ready;
  output [0:0]\status_cnt_q_reg[1] ;
  output \gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ;
  output [0:0]E;
  output [0:0]D;
  output [0:0]\status_cnt_q_reg[1]_0 ;
  output [0:0]state_q_reg_1;
  output state_q_reg_2;
  output \status_cnt_q_reg[1]_1 ;
  output r_state_q;
  output [0:0]\write_pointer_q_reg[0]_0 ;
  output [0:0]\write_pointer_q_reg[0]_1 ;
  output axi_slv_req_b_ready_1;
  output \FSM_sequential_w_state_q_reg[0] ;
  output axi_slv_req_b_ready_2;
  output axi_slv_req_b_ready_3;
  output \counter_q_reg[0] ;
  output b_state_q_reg_0;
  output \filtered_resp[b][id] ;
  output b_state_q_reg_1;
  output b_err_q_reg_0;
  output [5:0]\ax_q_reg[addr][5] ;
  output \splitted_req[aw][id] ;
  output r_busy_q_reg;
  output \filtered_resp[r][last] ;
  output [5:0]\ax_q_reg[addr][5]_0 ;
  output \splitted_req[ar][id] ;
  output axi_slv_req_ar_len_1_sp_1;
  output axi_slv_req_ar_burst_1_sp_1;
  input \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  input clk;
  input \mem_q_reg[0][0] ;
  input \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ;
  input [0:0]axi_slv_req_ar_id;
  input [0:0]axi_slv_req_aw_id;
  input [5:0]axi_slv_req_aw_addr;
  input [5:0]axi_slv_req_ar_addr;
  input [5:0]S;
  input axi_slv_req_b_ready;
  input write_pointer_q_0;
  input \gen_ht_ffs[1].head_tail_q_reg[1][free] ;
  input b_err_q_reg_1;
  input aw_full;
  input [1:0]\status_cnt_q_reg[1]_2 ;
  input [1:0]Q;
  input \gen_demux.lock_aw_valid_q_reg ;
  input [0:0]\counter_q_reg[0]_0 ;
  input axi_slv_req_r_ready;
  input \splitted_resp[ar_ready] ;
  input id_d;
  input axi_slv_rsp_aw_ready_0;
  input axi_slv_req_aw_valid;
  input [1:0]axi_slv_req_aw_atop;
  input \err_q_reg[1] ;
  input \ax_q_reg[len][0] ;
  input \filtered_req[w_valid] ;
  input \status_cnt_q_reg[1]_3 ;
  input \status_cnt_q_reg[1]_4 ;
  input write_pointer_q0_0;
  input [1:0]\status_cnt_q_reg[0]_0 ;
  input [1:0]\status_cnt_q_reg[0]_1 ;
  input \status_cnt_q_reg[0]_2 ;
  input write_pointer_q;
  input [1:0]\status_cnt_q_reg[0]_3 ;
  input \FSM_sequential_w_state_q_reg[2] ;
  input [0:0]\FSM_sequential_w_state_q_reg[0]_0 ;
  input axi_slv_rsp_w_ready;
  input \filtered_req[b_ready] ;
  input \status_cnt_q_reg[1]_5 ;
  input [0:0]\axi_lite_resp[b][resp] ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_1 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ;
  input b_err_q_reg_2;
  input \splitted_resp[b][id] ;
  input [7:0]axi_slv_req_aw_len;
  input [2:0]axi_slv_req_aw_size;
  input [1:0]axi_slv_req_aw_burst;
  input axi_slv_req_w_last;
  input [0:0]axi_slv_req_aw_cache;
  input \filtered_req[r_ready] ;
  input \filtered_resp[r][id] ;
  input r_state_q_reg_0;
  input \splitted_resp[r_valid] ;
  input \gen_ht_ffs[0].head_tail_q_reg[0][id][0] ;
  input \splitted_resp[r][id] ;
  input \axi_slv_rsp_r_data[63]_INST_0_i_4 ;
  input \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ;
  input [7:0]axi_slv_req_ar_len;
  input [1:0]\axi_slv_rsp_r_data[63]_INST_0_i_1 ;
  input axi_slv_req_ar_valid;
  input [1:0]axi_slv_req_ar_burst;
  input [0:0]axi_slv_req_ar_cache;
  input \ax_q_reg[len][5] ;
  input \ax_q_reg[len][7] ;
  input \ax_q_reg[len][3] ;
  input \ax_q_reg[len][2] ;
  input [2:0]axi_slv_req_ar_size;
  input \splitted_resp[b_valid] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_w_state_q_reg[0] ;
  wire [0:0]\FSM_sequential_w_state_q_reg[0]_0 ;
  wire \FSM_sequential_w_state_q_reg[2] ;
  wire [1:0]Q;
  wire [5:0]S;
  wire aw_full;
  wire [5:0]\ax_q_reg[addr][5] ;
  wire [5:0]\ax_q_reg[addr][5]_0 ;
  wire \ax_q_reg[len][0] ;
  wire \ax_q_reg[len][2] ;
  wire \ax_q_reg[len][3] ;
  wire \ax_q_reg[len][5] ;
  wire \ax_q_reg[len][7] ;
  wire [0:0]\axi_lite_resp[b][resp] ;
  wire \axi_lite_resp[w_ready] ;
  wire [5:0]axi_slv_req_ar_addr;
  wire [1:0]axi_slv_req_ar_burst;
  wire axi_slv_req_ar_burst_1_sn_1;
  wire [0:0]axi_slv_req_ar_cache;
  wire [0:0]axi_slv_req_ar_id;
  wire [7:0]axi_slv_req_ar_len;
  wire axi_slv_req_ar_len_1_sn_1;
  wire axi_slv_req_ar_len_6_sn_1;
  wire [2:0]axi_slv_req_ar_size;
  wire axi_slv_req_ar_valid;
  wire [5:0]axi_slv_req_aw_addr;
  wire [1:0]axi_slv_req_aw_atop;
  wire [1:0]axi_slv_req_aw_burst;
  wire [0:0]axi_slv_req_aw_cache;
  wire [0:0]axi_slv_req_aw_id;
  wire [7:0]axi_slv_req_aw_len;
  wire [2:0]axi_slv_req_aw_size;
  wire axi_slv_req_aw_valid;
  wire axi_slv_req_aw_valid_0;
  wire axi_slv_req_b_ready;
  wire axi_slv_req_b_ready_0;
  wire axi_slv_req_b_ready_1;
  wire axi_slv_req_b_ready_2;
  wire axi_slv_req_b_ready_3;
  wire axi_slv_req_r_ready;
  wire axi_slv_req_w_last;
  wire axi_slv_rsp_ar_ready;
  wire axi_slv_rsp_aw_ready;
  wire axi_slv_rsp_aw_ready_0;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_1 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ;
  wire [1:0]\axi_slv_rsp_r_data[63]_INST_0_i_1 ;
  wire \axi_slv_rsp_r_data[63]_INST_0_i_4 ;
  wire axi_slv_rsp_w_ready;
  wire b_err_q;
  wire b_err_q_reg_0;
  wire b_err_q_reg_1;
  wire b_err_q_reg_2;
  wire b_state_q;
  wire b_state_q_reg_0;
  wire b_state_q_reg_1;
  wire clk;
  wire \counter_q_reg[0] ;
  wire [0:0]\counter_q_reg[0]_0 ;
  wire \err_q_reg[1] ;
  wire \filtered_req[b_ready] ;
  wire \filtered_req[r_ready] ;
  wire \filtered_req[w_valid] ;
  wire \filtered_resp[b][id] ;
  wire \filtered_resp[r][id] ;
  wire \filtered_resp[r][last] ;
  wire \filtered_resp[w_ready] ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  wire \gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].cnt_en ;
  wire \gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[1].cnt_en ;
  wire [0:0]\gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.req_q ;
  wire \gen_demux.lock_aw_valid_q_reg ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][free] ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][id][0] ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][free] ;
  wire i_axi_burst_splitter_ar_chan_n_0;
  wire i_axi_burst_splitter_ar_chan_n_1;
  wire i_axi_burst_splitter_ar_chan_n_10;
  wire i_axi_burst_splitter_ar_chan_n_16;
  wire i_axi_burst_splitter_ar_chan_n_17;
  wire i_axi_burst_splitter_ar_chan_n_2;
  wire i_axi_burst_splitter_ar_chan_n_26;
  wire i_axi_burst_splitter_ar_chan_n_28;
  wire i_axi_burst_splitter_ar_chan_n_29;
  wire i_axi_burst_splitter_ar_chan_n_3;
  wire i_axi_burst_splitter_ar_chan_n_5;
  wire i_axi_burst_splitter_ar_chan_n_6;
  wire i_axi_burst_splitter_aw_chan_n_10;
  wire i_axi_burst_splitter_aw_chan_n_12;
  wire i_axi_burst_splitter_aw_chan_n_13;
  wire i_axi_burst_splitter_aw_chan_n_14;
  wire i_axi_burst_splitter_aw_chan_n_22;
  wire i_axi_burst_splitter_aw_chan_n_23;
  wire i_axi_burst_splitter_aw_chan_n_9;
  wire i_demux_supported_vs_unsupported_n_0;
  wire i_demux_supported_vs_unsupported_n_1;
  wire i_demux_supported_vs_unsupported_n_10;
  wire i_demux_supported_vs_unsupported_n_13;
  wire i_demux_supported_vs_unsupported_n_14;
  wire i_demux_supported_vs_unsupported_n_2;
  wire i_demux_supported_vs_unsupported_n_21;
  wire i_demux_supported_vs_unsupported_n_31;
  wire i_demux_supported_vs_unsupported_n_32;
  wire i_demux_supported_vs_unsupported_n_33;
  wire i_demux_supported_vs_unsupported_n_4;
  wire i_demux_supported_vs_unsupported_n_5;
  wire i_demux_supported_vs_unsupported_n_7;
  wire i_demux_supported_vs_unsupported_n_8;
  wire i_demux_supported_vs_unsupported_n_9;
  wire i_err_slv_n_10;
  wire i_err_slv_n_3;
  wire i_err_slv_n_4;
  wire i_err_slv_n_5;
  wire i_err_slv_n_6;
  wire i_err_slv_n_8;
  wire \i_r_fifo/write_pointer_q0 ;
  wire \i_w_fifo/write_pointer_n06_out ;
  wire id_d;
  wire \mem_q_reg[0][0] ;
  wire r_busy_q_reg;
  wire r_last_q;
  wire r_state_q;
  wire r_state_q_reg_0;
  wire \splitted_req[ar][id] ;
  wire \splitted_req[aw][id] ;
  wire \splitted_resp[ar_ready] ;
  wire \splitted_resp[b][id] ;
  wire \splitted_resp[b_valid] ;
  wire \splitted_resp[r][id] ;
  wire \splitted_resp[r_valid] ;
  wire state_q_reg;
  wire state_q_reg_0;
  wire [0:0]state_q_reg_1;
  wire state_q_reg_2;
  wire \status_cnt_q_reg[0] ;
  wire [1:0]\status_cnt_q_reg[0]_0 ;
  wire [1:0]\status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire [1:0]\status_cnt_q_reg[0]_3 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire [0:0]\status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[1]_1 ;
  wire [1:0]\status_cnt_q_reg[1]_2 ;
  wire \status_cnt_q_reg[1]_3 ;
  wire \status_cnt_q_reg[1]_4 ;
  wire \status_cnt_q_reg[1]_5 ;
  wire \unsupported_resp[r][id] ;
  wire \unsupported_resp[r_valid] ;
  wire write_pointer_q;
  wire write_pointer_q0_0;
  wire write_pointer_q_0;
  wire \write_pointer_q_reg[0] ;
  wire [0:0]\write_pointer_q_reg[0]_0 ;
  wire [0:0]\write_pointer_q_reg[0]_1 ;

  assign axi_slv_req_ar_burst_1_sp_1 = axi_slv_req_ar_burst_1_sn_1;
  assign axi_slv_req_ar_len_1_sp_1 = axi_slv_req_ar_len_1_sn_1;
  assign axi_slv_req_ar_len_6_sp_1 = axi_slv_req_ar_len_6_sn_1;
  FDCE b_err_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[0][0] ),
        .D(i_axi_burst_splitter_aw_chan_n_23),
        .Q(b_err_q));
  FDCE b_state_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[0][0] ),
        .D(i_demux_supported_vs_unsupported_n_33),
        .Q(b_state_q));
  design_1_dma_core_wrap_v_1_0_axi_burst_splitter_ax_chan__parameterized0 i_axi_burst_splitter_ar_chan
       (.D(i_axi_burst_splitter_ar_chan_n_16),
        .E(\gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[1].cnt_en ),
        .\FSM_sequential_r_state_q_reg[1] (i_axi_burst_splitter_ar_chan_n_28),
        .Q(\gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.req_q ),
        .S(S),
        .\ax_q_reg[addr][5]_0 (\ax_q_reg[addr][5]_0 ),
        .\ax_q_reg[id][0]_0 (i_demux_supported_vs_unsupported_n_32),
        .\ax_q_reg[len][2]_0 (\ax_q_reg[len][2] ),
        .\ax_q_reg[len][3]_0 (\ax_q_reg[len][3] ),
        .\ax_q_reg[len][5]_0 (\ax_q_reg[len][5] ),
        .\ax_q_reg[len][7]_0 (\ax_q_reg[len][7] ),
        .axi_slv_req_ar_addr(axi_slv_req_ar_addr),
        .axi_slv_req_ar_burst(axi_slv_req_ar_burst),
        .axi_slv_req_ar_burst_0_sp_1(i_axi_burst_splitter_ar_chan_n_3),
        .axi_slv_req_ar_burst_1_sp_1(axi_slv_req_ar_burst_1_sn_1),
        .axi_slv_req_ar_cache(axi_slv_req_ar_cache),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .\axi_slv_req_ar_id[0]_0 (\gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].cnt_en ),
        .\axi_slv_req_ar_id[0]_1 (i_axi_burst_splitter_ar_chan_n_10),
        .axi_slv_req_ar_id_0_sp_1(i_axi_burst_splitter_ar_chan_n_6),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .axi_slv_req_ar_len_1_sp_1(axi_slv_req_ar_len_1_sn_1),
        .axi_slv_req_ar_len_6_sp_1(axi_slv_req_ar_len_6_sn_1),
        .axi_slv_req_ar_size(axi_slv_req_ar_size),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .axi_slv_rsp_ar_ready(axi_slv_rsp_ar_ready),
        .\axi_slv_rsp_r_data[63]_INST_0_i_1 (\axi_slv_rsp_r_data[63]_INST_0_i_1 ),
        .\axi_slv_rsp_r_data[63]_INST_0_i_4 (\axi_slv_rsp_r_data[63]_INST_0_i_4 ),
        .clk(clk),
        .\counter_q_reg[1] (i_demux_supported_vs_unsupported_n_13),
        .\counter_q_reg[1]_0 (i_demux_supported_vs_unsupported_n_14),
        .\counter_q_reg[8] (i_axi_burst_splitter_ar_chan_n_2),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] (i_demux_supported_vs_unsupported_n_0),
        .\gen_counters[0].mst_select_q_reg[0][0] (i_demux_supported_vs_unsupported_n_1),
        .\gen_counters[1].mst_select_q_reg[1][0] (i_demux_supported_vs_unsupported_n_2),
        .\gen_data_ffs[1].linked_data_q_reg[1][data][0] (i_axi_burst_splitter_ar_chan_n_5),
        .\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 (i_demux_supported_vs_unsupported_n_7),
        .\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 (\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ),
        .\gen_ht_ffs[0].head_tail_q_reg[0][id][0] (\gen_ht_ffs[0].head_tail_q_reg[0][id][0] ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][id][0] (i_axi_burst_splitter_ar_chan_n_1),
        .\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 (\mem_q_reg[0][0] ),
        .r_last_q(r_last_q),
        .r_last_q_reg(i_axi_burst_splitter_ar_chan_n_29),
        .r_state_q_reg(i_axi_burst_splitter_ar_chan_n_17),
        .r_state_q_reg_0(i_axi_burst_splitter_ar_chan_n_26),
        .r_state_q_reg_1(r_state_q),
        .r_state_q_reg_2(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ),
        .r_state_q_reg_3(\counter_q_reg[0]_0 ),
        .r_state_q_reg_4(r_state_q_reg_0),
        .\splitted_req[ar][id] (\splitted_req[ar][id] ),
        .\splitted_resp[ar_ready] (\splitted_resp[ar_ready] ),
        .\splitted_resp[r][id] (\splitted_resp[r][id] ),
        .\splitted_resp[r_valid] (\splitted_resp[r_valid] ),
        .state_q_reg_0(i_axi_burst_splitter_ar_chan_n_0),
        .state_q_reg_1(state_q_reg_1),
        .state_q_reg_2(state_q_reg_2),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_0 (i_demux_supported_vs_unsupported_n_5),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_2 ),
        .\status_cnt_q_reg[0]_2 (i_demux_supported_vs_unsupported_n_31),
        .\status_cnt_q_reg[0]_3 (\status_cnt_q_reg[0]_3 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1]_1 ),
        .write_pointer_q(write_pointer_q),
        .write_pointer_q0(\i_r_fifo/write_pointer_q0 ),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0]_0 ),
        .\write_pointer_q_reg[0]_0 (\write_pointer_q_reg[0]_1 ));
  design_1_dma_core_wrap_v_1_0_axi_burst_splitter_ax_chan i_axi_burst_splitter_aw_chan
       (.E(E),
        .\FSM_sequential_w_state_q[2]_i_4 (i_demux_supported_vs_unsupported_n_21),
        .Q(Q),
        .aw_full(aw_full),
        .\ax_q_reg[addr][5]_0 (\ax_q_reg[addr][5] ),
        .\ax_q_reg[len][0]_0 (\ax_q_reg[len][0] ),
        .\ax_q_reg[len][0]_1 (i_demux_supported_vs_unsupported_n_8),
        .\axi_lite_resp[b][resp] (\axi_lite_resp[b][resp] ),
        .\axi_lite_resp[w_ready] (\axi_lite_resp[w_ready] ),
        .axi_slv_req_aw_addr(axi_slv_req_aw_addr),
        .axi_slv_req_aw_atop(axi_slv_req_aw_atop),
        .axi_slv_req_aw_burst(axi_slv_req_aw_burst),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .axi_slv_req_aw_len_1_sp_1(i_axi_burst_splitter_aw_chan_n_22),
        .axi_slv_req_aw_size(axi_slv_req_aw_size),
        .axi_slv_req_aw_valid(axi_slv_req_aw_valid),
        .axi_slv_req_aw_valid_0(axi_slv_req_aw_valid_0),
        .axi_slv_rsp_aw_ready(axi_slv_rsp_aw_ready),
        .axi_slv_rsp_aw_ready_0(axi_slv_rsp_aw_ready_0),
        .\axi_slv_rsp_b_id[0]_INST_0_i_1 (\axi_slv_rsp_b_id[0]_INST_0_i_1 ),
        .\axi_slv_rsp_b_id[0]_INST_0_i_19 (\status_cnt_q_reg[1]_2 ),
        .\axi_slv_rsp_b_id[0]_INST_0_i_1_0 (\axi_slv_rsp_b_id[0]_INST_0_i_1_0 ),
        .\axi_slv_rsp_b_resp[1] (b_state_q),
        .b_err_q(b_err_q),
        .b_err_q_reg(b_err_q_reg_0),
        .b_err_q_reg_0(i_axi_burst_splitter_aw_chan_n_23),
        .b_err_q_reg_1(b_err_q_reg_1),
        .b_err_q_reg_2(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ),
        .b_err_q_reg_3(b_err_q_reg_2),
        .clk(clk),
        .\counter_q_reg[1] (i_axi_burst_splitter_aw_chan_n_12),
        .\counter_q_reg[4] (i_axi_burst_splitter_aw_chan_n_10),
        .\err_q_reg[1] (\err_q_reg[1] ),
        .\filtered_req[w_valid] (\filtered_req[w_valid] ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg (i_axi_burst_splitter_aw_chan_n_14),
        .\gen_data_ffs[0].linked_data_q[0][data][0]_i_4 (i_demux_supported_vs_unsupported_n_4),
        .\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 (i_err_slv_n_3),
        .\gen_data_ffs[0].linked_data_q_reg[0][data][0] (i_demux_supported_vs_unsupported_n_9),
        .\gen_ht_ffs[0].head_tail_q_reg[0][free] (\gen_ht_ffs[0].head_tail_q_reg[0][free] ),
        .\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 (\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][free] (\gen_ht_ffs[1].head_tail_q_reg[1][free] ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][id][0] (\mem_q_reg[0][0] ),
        .id_d(id_d),
        .\read_pointer_q_reg[0] (i_axi_burst_splitter_aw_chan_n_13),
        .\splitted_req[aw][id] (\splitted_req[aw][id] ),
        .\splitted_resp[b][id] (\splitted_resp[b][id] ),
        .state_q_reg_0(state_q_reg),
        .state_q_reg_1(state_q_reg_0),
        .state_q_reg_2(i_axi_burst_splitter_aw_chan_n_9),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[1]_3 ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[1]_4 ),
        .\status_cnt_q_reg[0]_2 (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ),
        .write_pointer_n06_out(\i_w_fifo/write_pointer_n06_out ),
        .write_pointer_q_0(write_pointer_q_0),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ));
  design_1_dma_core_wrap_v_1_0_axi_demux i_demux_supported_vs_unsupported
       (.D(D),
        .E(\gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].cnt_en ),
        .\FSM_sequential_r_state_q_reg[1] (i_demux_supported_vs_unsupported_n_5),
        .\FSM_sequential_w_state_q_reg[0] (\FSM_sequential_w_state_q_reg[0] ),
        .\FSM_sequential_w_state_q_reg[0]_0 (\FSM_sequential_w_state_q_reg[0]_0 ),
        .\FSM_sequential_w_state_q_reg[0]_1 (i_axi_burst_splitter_aw_chan_n_14),
        .\FSM_sequential_w_state_q_reg[2] (\FSM_sequential_w_state_q_reg[2] ),
        .Q(Q),
        .\axi_lite_resp[w_ready] (\axi_lite_resp[w_ready] ),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .axi_slv_req_ar_valid(axi_slv_req_ar_valid),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_b_ready(axi_slv_req_b_ready),
        .axi_slv_req_b_ready_0(axi_slv_req_b_ready_0),
        .axi_slv_req_b_ready_1(axi_slv_req_b_ready_1),
        .axi_slv_req_b_ready_2(axi_slv_req_b_ready_2),
        .axi_slv_req_b_ready_3(axi_slv_req_b_ready_3),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .axi_slv_req_w_last(axi_slv_req_w_last),
        .axi_slv_rsp_w_ready(axi_slv_rsp_w_ready),
        .b_state_q_reg(b_state_q_reg_1),
        .b_state_q_reg_0(b_state_q_reg_0),
        .b_state_q_reg_1(i_demux_supported_vs_unsupported_n_33),
        .b_state_q_reg_2(b_state_q),
        .clk(clk),
        .\counter_q[1]_i_3__0 (r_state_q),
        .\counter_q_reg[0] (i_demux_supported_vs_unsupported_n_8),
        .\counter_q_reg[0]_0 (i_demux_supported_vs_unsupported_n_9),
        .\counter_q_reg[0]_1 (i_demux_supported_vs_unsupported_n_10),
        .\counter_q_reg[0]_10 (i_axi_burst_splitter_ar_chan_n_1),
        .\counter_q_reg[0]_2 (\counter_q_reg[0] ),
        .\counter_q_reg[0]_3 (i_err_slv_n_4),
        .\counter_q_reg[0]_4 (i_err_slv_n_8),
        .\counter_q_reg[0]_5 (i_axi_burst_splitter_aw_chan_n_13),
        .\counter_q_reg[0]_6 (i_axi_burst_splitter_ar_chan_n_5),
        .\counter_q_reg[0]_7 (i_err_slv_n_10),
        .\counter_q_reg[0]_8 (r_state_q_reg_0),
        .\counter_q_reg[0]_9 (i_axi_burst_splitter_ar_chan_n_26),
        .\counter_q_reg[1] (i_axi_burst_splitter_ar_chan_n_0),
        .\counter_q_reg[1]_0 (\gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[1].cnt_en ),
        .\filtered_req[b_ready] (\filtered_req[b_ready] ),
        .\filtered_req[r_ready] (\filtered_req[r_ready] ),
        .\filtered_req[w_valid] (\filtered_req[w_valid] ),
        .\filtered_resp[r][id] (\filtered_resp[r][id] ),
        .\filtered_resp[w_ready] (\filtered_resp[w_ready] ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q (\gen_arbiter.gen_int_rr.gen_lock.lock_q ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg (i_demux_supported_vs_unsupported_n_0),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 (i_demux_supported_vs_unsupported_n_21),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3 (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 (\gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.req_q ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 (i_axi_burst_splitter_aw_chan_n_10),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 (i_axi_burst_splitter_ar_chan_n_16),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] ({i_err_slv_n_5,i_err_slv_n_6}),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0] (\mem_q_reg[0][0] ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 (i_axi_burst_splitter_ar_chan_n_17),
        .\gen_counters[0].mst_select_q_reg[0][0] (i_demux_supported_vs_unsupported_n_1),
        .\gen_counters[0].mst_select_q_reg[0][0]_0 (i_axi_burst_splitter_ar_chan_n_10),
        .\gen_counters[1].mst_select_q_reg[1][0] (i_demux_supported_vs_unsupported_n_2),
        .\gen_counters[1].mst_select_q_reg[1][0]_0 (i_axi_burst_splitter_ar_chan_n_6),
        .\gen_data_ffs[0].linked_data_q[0][data][0]_i_4 (\ax_q_reg[len][0] ),
        .\gen_data_ffs[1].linked_data_q_reg[1][data][0] (i_demux_supported_vs_unsupported_n_14),
        .\gen_demux.lock_ar_valid_q_reg_0 (i_demux_supported_vs_unsupported_n_7),
        .\gen_demux.lock_ar_valid_q_reg_1 (i_demux_supported_vs_unsupported_n_31),
        .\gen_demux.lock_ar_valid_q_reg_2 (i_demux_supported_vs_unsupported_n_32),
        .\gen_demux.lock_ar_valid_q_reg_3 (i_axi_burst_splitter_ar_chan_n_3),
        .\gen_demux.lock_aw_valid_q_reg_0 (i_demux_supported_vs_unsupported_n_4),
        .\gen_demux.lock_aw_valid_q_reg_1 (\gen_demux.lock_aw_valid_q_reg ),
        .\gen_demux.lock_aw_valid_q_reg_2 (\status_cnt_q_reg[0] ),
        .\gen_demux.w_select_q_reg[0]_0 (i_err_slv_n_3),
        .\mem_q_reg[0][id][0] (i_demux_supported_vs_unsupported_n_13),
        .\mem_q_reg[1][0] (\filtered_resp[b][id] ),
        .r_busy_q_reg(r_busy_q_reg),
        .r_last_q(r_last_q),
        .\splitted_resp[b_valid] (\splitted_resp[b_valid] ),
        .\status_cnt_q[1]_i_3__5 (i_axi_burst_splitter_ar_chan_n_2),
        .\status_cnt_q[1]_i_4__0 (\counter_q_reg[0]_0 ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_0 (i_axi_burst_splitter_aw_chan_n_9),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1]_0 ),
        .\status_cnt_q_reg[1]_1 (\status_cnt_q_reg[1]_3 ),
        .\status_cnt_q_reg[1]_2 (\status_cnt_q_reg[1]_4 ),
        .\status_cnt_q_reg[1]_3 (\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ),
        .\status_cnt_q_reg[1]_4 (\status_cnt_q_reg[1]_2 ),
        .\status_cnt_q_reg[1]_5 (i_axi_burst_splitter_aw_chan_n_12),
        .\status_cnt_q_reg[1]_6 (\status_cnt_q_reg[1]_5 ),
        .\unsupported_resp[r_valid] (\unsupported_resp[r_valid] ),
        .write_pointer_n06_out(\i_w_fifo/write_pointer_n06_out ),
        .write_pointer_q0(\i_r_fifo/write_pointer_q0 ),
        .write_pointer_q0_0(write_pointer_q0_0));
  design_1_dma_core_wrap_v_1_0_axi_err_slv i_err_slv
       (.Q({i_err_slv_n_5,i_err_slv_n_6}),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .axi_slv_req_aw_burst(axi_slv_req_aw_burst),
        .axi_slv_req_aw_burst_0_sp_1(i_err_slv_n_3),
        .axi_slv_req_aw_cache(axi_slv_req_aw_cache),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_len(axi_slv_req_aw_len[7:4]),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .axi_slv_req_w_last(axi_slv_req_w_last),
        .axi_slv_rsp_r_last(i_axi_burst_splitter_ar_chan_n_5),
        .axi_slv_rsp_r_last_0(r_state_q),
        .clk(clk),
        .\counter_q_reg[0] (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ),
        .\counter_q_reg[0]_0 (\counter_q_reg[0]_0 ),
        .\counter_q_reg[7] (i_err_slv_n_10),
        .\filtered_req[b_ready] (\filtered_req[b_ready] ),
        .\filtered_req[r_ready] (\filtered_req[r_ready] ),
        .\filtered_req[w_valid] (\filtered_req[w_valid] ),
        .\filtered_resp[r][last] (\filtered_resp[r][last] ),
        .\mem_q_reg[0][0] (\mem_q_reg[0][0] ),
        .\mem_q_reg[0][len][0] (i_demux_supported_vs_unsupported_n_32),
        .\mem_q_reg[0][len][0]_0 (i_axi_burst_splitter_ar_chan_n_3),
        .\mem_q_reg[1][0] (i_err_slv_n_8),
        .r_last_q(r_last_q),
        .\read_pointer_q_reg[0] (b_state_q_reg_0),
        .\status_cnt_q_reg[0] (i_err_slv_n_4),
        .\status_cnt_q_reg[0]_0 (i_demux_supported_vs_unsupported_n_10),
        .\status_cnt_q_reg[1] (i_demux_supported_vs_unsupported_n_4),
        .\status_cnt_q_reg[1]_0 (i_axi_burst_splitter_aw_chan_n_22),
        .\unsupported_resp[r][id] (\unsupported_resp[r][id] ),
        .\unsupported_resp[r_valid] (\unsupported_resp[r_valid] ),
        .write_pointer_n06_out(\i_w_fifo/write_pointer_n06_out ),
        .write_pointer_q0(\i_r_fifo/write_pointer_q0 ));
  FDCE r_last_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[0][0] ),
        .D(i_axi_burst_splitter_ar_chan_n_29),
        .Q(r_last_q));
  FDCE r_state_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[0][0] ),
        .D(i_axi_burst_splitter_ar_chan_n_28),
        .Q(r_state_q));
endmodule

(* ORIG_REF_NAME = "axi_burst_splitter_ax_chan" *) 
module design_1_dma_core_wrap_v_1_0_axi_burst_splitter_ax_chan
   (\write_pointer_q_reg[0] ,
    state_q_reg_0,
    \status_cnt_q_reg[0] ,
    \gen_ht_ffs[0].head_tail_q_reg[0][free] ,
    state_q_reg_1,
    axi_slv_rsp_aw_ready,
    axi_slv_req_aw_valid_0,
    E,
    \gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ,
    state_q_reg_2,
    \counter_q_reg[4] ,
    b_err_q_reg,
    \counter_q_reg[1] ,
    \read_pointer_q_reg[0] ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ,
    \ax_q_reg[addr][5]_0 ,
    \splitted_req[aw][id] ,
    axi_slv_req_aw_len_1_sp_1,
    b_err_q_reg_0,
    clk,
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0] ,
    axi_slv_req_aw_id,
    axi_slv_req_aw_addr,
    write_pointer_q_0,
    \gen_ht_ffs[1].head_tail_q_reg[1][free] ,
    b_err_q_reg_1,
    aw_full,
    \gen_data_ffs[0].linked_data_q_reg[0][data][0] ,
    \axi_slv_rsp_b_resp[1] ,
    \axi_slv_rsp_b_id[0]_INST_0_i_19 ,
    Q,
    write_pointer_n06_out,
    id_d,
    axi_slv_rsp_aw_ready_0,
    axi_slv_req_aw_valid,
    axi_slv_req_aw_atop,
    \err_q_reg[1] ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    b_err_q_reg_2,
    \status_cnt_q_reg[0]_2 ,
    \axi_lite_resp[w_ready] ,
    \ax_q_reg[len][0]_0 ,
    \ax_q_reg[len][0]_1 ,
    \filtered_req[w_valid] ,
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ,
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 ,
    \axi_lite_resp[b][resp] ,
    b_err_q,
    \axi_slv_rsp_b_id[0]_INST_0_i_1 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ,
    \FSM_sequential_w_state_q[2]_i_4 ,
    b_err_q_reg_3,
    \splitted_resp[b][id] ,
    axi_slv_req_aw_len,
    axi_slv_req_aw_size,
    axi_slv_req_aw_burst);
  output \write_pointer_q_reg[0] ;
  output state_q_reg_0;
  output \status_cnt_q_reg[0] ;
  output \gen_ht_ffs[0].head_tail_q_reg[0][free] ;
  output state_q_reg_1;
  output axi_slv_rsp_aw_ready;
  output axi_slv_req_aw_valid_0;
  output [0:0]E;
  output \gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ;
  output state_q_reg_2;
  output \counter_q_reg[4] ;
  output b_err_q_reg;
  output \counter_q_reg[1] ;
  output \read_pointer_q_reg[0] ;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ;
  output [5:0]\ax_q_reg[addr][5]_0 ;
  output \splitted_req[aw][id] ;
  output axi_slv_req_aw_len_1_sp_1;
  output b_err_q_reg_0;
  input clk;
  input \gen_ht_ffs[1].head_tail_q_reg[1][id][0] ;
  input [0:0]axi_slv_req_aw_id;
  input [5:0]axi_slv_req_aw_addr;
  input write_pointer_q_0;
  input \gen_ht_ffs[1].head_tail_q_reg[1][free] ;
  input b_err_q_reg_1;
  input aw_full;
  input \gen_data_ffs[0].linked_data_q_reg[0][data][0] ;
  input \axi_slv_rsp_b_resp[1] ;
  input [1:0]\axi_slv_rsp_b_id[0]_INST_0_i_19 ;
  input [1:0]Q;
  input write_pointer_n06_out;
  input id_d;
  input axi_slv_rsp_aw_ready_0;
  input axi_slv_req_aw_valid;
  input [1:0]axi_slv_req_aw_atop;
  input \err_q_reg[1] ;
  input \status_cnt_q_reg[0]_0 ;
  input \status_cnt_q_reg[0]_1 ;
  input b_err_q_reg_2;
  input \status_cnt_q_reg[0]_2 ;
  input \axi_lite_resp[w_ready] ;
  input \ax_q_reg[len][0]_0 ;
  input \ax_q_reg[len][0]_1 ;
  input \filtered_req[w_valid] ;
  input \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ;
  input \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 ;
  input [0:0]\axi_lite_resp[b][resp] ;
  input b_err_q;
  input \axi_slv_rsp_b_id[0]_INST_0_i_1 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ;
  input \FSM_sequential_w_state_q[2]_i_4 ;
  input b_err_q_reg_3;
  input \splitted_resp[b][id] ;
  input [7:0]axi_slv_req_aw_len;
  input [2:0]axi_slv_req_aw_size;
  input [1:0]axi_slv_req_aw_burst;

  wire [0:0]E;
  wire \FSM_sequential_w_state_q[2]_i_4 ;
  wire [1:0]Q;
  wire aw_full;
  wire \ax_d0_inferred__0/i__carry_n_10 ;
  wire \ax_d0_inferred__0/i__carry_n_11 ;
  wire \ax_d0_inferred__0/i__carry_n_12 ;
  wire \ax_d0_inferred__0/i__carry_n_13 ;
  wire \ax_d0_inferred__0/i__carry_n_14 ;
  wire \ax_d0_inferred__0/i__carry_n_15 ;
  wire \ax_d0_inferred__0/i__carry_n_3 ;
  wire \ax_d0_inferred__0/i__carry_n_4 ;
  wire \ax_d0_inferred__0/i__carry_n_5 ;
  wire \ax_d0_inferred__0/i__carry_n_6 ;
  wire \ax_d0_inferred__0/i__carry_n_7 ;
  wire [5:0]\ax_d[addr] ;
  wire [7:0]\ax_d[len] ;
  wire \ax_q[len][2]_i_2_n_0 ;
  wire \ax_q[len][3]_i_2_n_0 ;
  wire \ax_q[len][3]_i_3_n_0 ;
  wire \ax_q[len][4]_i_2_n_0 ;
  wire \ax_q[len][5]_i_2_n_0 ;
  wire \ax_q[len][6]_i_2_n_0 ;
  wire \ax_q[len][7]_i_4_n_0 ;
  wire [5:0]\ax_q_reg[addr] ;
  wire [5:0]\ax_q_reg[addr][5]_0 ;
  wire \ax_q_reg[burst_n_0_][0] ;
  wire \ax_q_reg[burst_n_0_][1] ;
  wire \ax_q_reg[id_n_0_][0] ;
  wire [7:0]\ax_q_reg[len] ;
  wire \ax_q_reg[len][0]_0 ;
  wire \ax_q_reg[len][0]_1 ;
  wire [2:0]\ax_q_reg[size] ;
  wire [0:0]\axi_lite_resp[b][resp] ;
  wire \axi_lite_resp[w_ready] ;
  wire [5:0]axi_slv_req_aw_addr;
  wire [1:0]axi_slv_req_aw_atop;
  wire [1:0]axi_slv_req_aw_burst;
  wire [0:0]axi_slv_req_aw_id;
  wire [7:0]axi_slv_req_aw_len;
  wire axi_slv_req_aw_len_1_sn_1;
  wire [2:0]axi_slv_req_aw_size;
  wire axi_slv_req_aw_valid;
  wire axi_slv_req_aw_valid_0;
  wire axi_slv_rsp_aw_ready;
  wire axi_slv_rsp_aw_ready_0;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_1 ;
  wire [1:0]\axi_slv_rsp_b_id[0]_INST_0_i_19 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ;
  wire \axi_slv_rsp_b_resp[1] ;
  wire b_err_q;
  wire b_err_q_reg;
  wire b_err_q_reg_0;
  wire b_err_q_reg_1;
  wire b_err_q_reg_2;
  wire b_err_q_reg_3;
  wire clk;
  wire \counter_q_reg[1] ;
  wire \counter_q_reg[4] ;
  wire \err_q_reg[1] ;
  wire \filtered_req[w_valid] ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data][0] ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][free] ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][free] ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][id][0] ;
  wire i_axi_burst_splitter_counters_n_15;
  wire i_axi_burst_splitter_counters_n_16;
  wire i_axi_burst_splitter_counters_n_17;
  wire i_axi_burst_splitter_counters_n_18;
  wire i_axi_burst_splitter_counters_n_19;
  wire i_axi_burst_splitter_counters_n_20;
  wire i_axi_burst_splitter_counters_n_21;
  wire i_axi_burst_splitter_counters_n_22;
  wire i_axi_burst_splitter_counters_n_23;
  wire i_axi_burst_splitter_counters_n_47;
  wire id_d;
  wire [5:0]p_1_out;
  wire p_1_out_carry_i_1_n_0;
  wire p_1_out_carry_i_2_n_0;
  wire p_1_out_carry_i_3_n_0;
  wire p_1_out_carry_i_4_n_0;
  wire p_1_out_carry_i_5_n_0;
  wire p_1_out_carry_i_6_n_0;
  wire p_1_out_carry_n_3;
  wire p_1_out_carry_n_4;
  wire p_1_out_carry_n_5;
  wire p_1_out_carry_n_6;
  wire p_1_out_carry_n_7;
  wire \read_pointer_q_reg[0] ;
  wire \splitted_req[aw][id] ;
  wire \splitted_resp[b][id] ;
  wire state_q;
  wire state_q_i_4_n_0;
  wire state_q_reg_0;
  wire state_q_reg_1;
  wire state_q_reg_2;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire write_pointer_n06_out;
  wire write_pointer_q_0;
  wire \write_pointer_q_reg[0] ;
  wire [7:5]\NLW_ax_d0_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:6]\NLW_ax_d0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:5]NLW_p_1_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_1_out_carry_O_UNCONNECTED;

  assign axi_slv_req_aw_len_1_sp_1 = axi_slv_req_aw_len_1_sn_1;
  CARRY8 \ax_d0_inferred__0/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_ax_d0_inferred__0/i__carry_CO_UNCONNECTED [7:5],\ax_d0_inferred__0/i__carry_n_3 ,\ax_d0_inferred__0/i__carry_n_4 ,\ax_d0_inferred__0/i__carry_n_5 ,\ax_d0_inferred__0/i__carry_n_6 ,\ax_d0_inferred__0/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,axi_slv_req_aw_addr[4:0]}),
        .O({\NLW_ax_d0_inferred__0/i__carry_O_UNCONNECTED [7:6],\ax_d0_inferred__0/i__carry_n_10 ,\ax_d0_inferred__0/i__carry_n_11 ,\ax_d0_inferred__0/i__carry_n_12 ,\ax_d0_inferred__0/i__carry_n_13 ,\ax_d0_inferred__0/i__carry_n_14 ,\ax_d0_inferred__0/i__carry_n_15 }),
        .S({1'b0,1'b0,i_axi_burst_splitter_counters_n_18,i_axi_burst_splitter_counters_n_19,i_axi_burst_splitter_counters_n_20,i_axi_burst_splitter_counters_n_21,i_axi_burst_splitter_counters_n_22,i_axi_burst_splitter_counters_n_23}));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ax_q[len][2]_i_2 
       (.I0(\ax_q_reg[len] [0]),
        .I1(\ax_q_reg[len] [1]),
        .O(\ax_q[len][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ax_q[len][3]_i_2 
       (.I0(\ax_q_reg[len] [1]),
        .I1(\ax_q_reg[len] [0]),
        .I2(\ax_q_reg[len] [2]),
        .O(\ax_q[len][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ax_q[len][3]_i_3 
       (.I0(axi_slv_req_aw_len[2]),
        .I1(axi_slv_req_aw_len[1]),
        .O(\ax_q[len][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ax_q[len][4]_i_2 
       (.I0(\ax_q_reg[len] [3]),
        .I1(\ax_q_reg[len] [2]),
        .I2(\ax_q_reg[len] [0]),
        .I3(\ax_q_reg[len] [1]),
        .O(\ax_q[len][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ax_q[len][5]_i_2 
       (.I0(\ax_q_reg[len] [4]),
        .I1(\ax_q_reg[len] [1]),
        .I2(\ax_q_reg[len] [0]),
        .I3(\ax_q_reg[len] [2]),
        .I4(\ax_q_reg[len] [3]),
        .O(\ax_q[len][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ax_q[len][6]_i_2 
       (.I0(\ax_q_reg[len] [3]),
        .I1(\ax_q_reg[len] [2]),
        .I2(\ax_q_reg[len] [0]),
        .I3(\ax_q_reg[len] [1]),
        .I4(\ax_q_reg[len] [4]),
        .I5(\ax_q_reg[len] [5]),
        .O(\ax_q[len][6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ax_q[len][7]_i_4 
       (.I0(\ax_q[len][6]_i_2_n_0 ),
        .I1(\ax_q_reg[len] [6]),
        .O(\ax_q[len][7]_i_4_n_0 ));
  FDCE \ax_q_reg[addr][0] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_15),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\ax_d[addr] [0]),
        .Q(\ax_q_reg[addr] [0]));
  FDCE \ax_q_reg[addr][1] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_15),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\ax_d[addr] [1]),
        .Q(\ax_q_reg[addr] [1]));
  FDCE \ax_q_reg[addr][2] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_15),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\ax_d[addr] [2]),
        .Q(\ax_q_reg[addr] [2]));
  FDCE \ax_q_reg[addr][3] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_15),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\ax_d[addr] [3]),
        .Q(\ax_q_reg[addr] [3]));
  FDCE \ax_q_reg[addr][4] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_15),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\ax_d[addr] [4]),
        .Q(\ax_q_reg[addr] [4]));
  FDCE \ax_q_reg[addr][5] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_15),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\ax_d[addr] [5]),
        .Q(\ax_q_reg[addr] [5]));
  FDCE \ax_q_reg[burst][0] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_16),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(axi_slv_req_aw_burst[0]),
        .Q(\ax_q_reg[burst_n_0_][0] ));
  FDCE \ax_q_reg[burst][1] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_16),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(axi_slv_req_aw_burst[1]),
        .Q(\ax_q_reg[burst_n_0_][1] ));
  FDCE \ax_q_reg[id][0] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_16),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(axi_slv_req_aw_id),
        .Q(\ax_q_reg[id_n_0_][0] ));
  FDCE \ax_q_reg[len][0] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_17),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\ax_d[len] [0]),
        .Q(\ax_q_reg[len] [0]));
  FDCE \ax_q_reg[len][1] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_17),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\ax_d[len] [1]),
        .Q(\ax_q_reg[len] [1]));
  FDCE \ax_q_reg[len][2] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_17),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\ax_d[len] [2]),
        .Q(\ax_q_reg[len] [2]));
  FDCE \ax_q_reg[len][3] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_17),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\ax_d[len] [3]),
        .Q(\ax_q_reg[len] [3]));
  FDCE \ax_q_reg[len][4] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_17),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\ax_d[len] [4]),
        .Q(\ax_q_reg[len] [4]));
  FDCE \ax_q_reg[len][5] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_17),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\ax_d[len] [5]),
        .Q(\ax_q_reg[len] [5]));
  FDCE \ax_q_reg[len][6] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_17),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\ax_d[len] [6]),
        .Q(\ax_q_reg[len] [6]));
  FDCE \ax_q_reg[len][7] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_17),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\ax_d[len] [7]),
        .Q(\ax_q_reg[len] [7]));
  FDCE \ax_q_reg[size][0] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_16),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(axi_slv_req_aw_size[0]),
        .Q(\ax_q_reg[size] [0]));
  FDCE \ax_q_reg[size][1] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_16),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(axi_slv_req_aw_size[1]),
        .Q(\ax_q_reg[size] [1]));
  FDCE \ax_q_reg[size][2] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_16),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(axi_slv_req_aw_size[2]),
        .Q(\ax_q_reg[size] [2]));
  design_1_dma_core_wrap_v_1_0_axi_burst_splitter_counters i_axi_burst_splitter_counters
       (.D(\ax_d[len] ),
        .E(E),
        .\FSM_sequential_w_state_q[2]_i_4 (\FSM_sequential_w_state_q[2]_i_4 ),
        .O(p_1_out),
        .Q(Q),
        .S({i_axi_burst_splitter_counters_n_18,i_axi_burst_splitter_counters_n_19,i_axi_burst_splitter_counters_n_20,i_axi_burst_splitter_counters_n_21,i_axi_burst_splitter_counters_n_22,i_axi_burst_splitter_counters_n_23}),
        .aw_full(aw_full),
        .\ax_q_reg[addr][0] ({\ax_q_reg[burst_n_0_][1] ,\ax_q_reg[burst_n_0_][0] }),
        .\ax_q_reg[addr][5] (\ax_q_reg[addr][5]_0 ),
        .\ax_q_reg[addr][5]_0 ({\ax_d0_inferred__0/i__carry_n_10 ,\ax_d0_inferred__0/i__carry_n_11 ,\ax_d0_inferred__0/i__carry_n_12 ,\ax_d0_inferred__0/i__carry_n_13 ,\ax_d0_inferred__0/i__carry_n_14 ,\ax_d0_inferred__0/i__carry_n_15 }),
        .\ax_q_reg[burst][1] (i_axi_burst_splitter_counters_n_15),
        .\ax_q_reg[len][0] (\ax_q_reg[len][0]_0 ),
        .\ax_q_reg[len][0]_0 (\ax_q_reg[len][0]_1 ),
        .\ax_q_reg[len][2] (\ax_q[len][2]_i_2_n_0 ),
        .\ax_q_reg[len][3] (\ax_q[len][3]_i_2_n_0 ),
        .\ax_q_reg[len][3]_0 (\ax_q[len][3]_i_3_n_0 ),
        .\ax_q_reg[len][4] (\ax_q[len][4]_i_2_n_0 ),
        .\ax_q_reg[len][5] (\ax_q[len][5]_i_2_n_0 ),
        .\ax_q_reg[len][6] (\ax_q[len][6]_i_2_n_0 ),
        .\ax_q_reg[len][7] (i_axi_burst_splitter_counters_n_17),
        .\ax_q_reg[len][7]_0 (\ax_q_reg[len] ),
        .\ax_q_reg[len][7]_1 (\ax_q[len][7]_i_4_n_0 ),
        .\axi_lite_resp[b][resp] (\axi_lite_resp[b][resp] ),
        .\axi_lite_resp[w_ready] (\axi_lite_resp[w_ready] ),
        .axi_slv_req_aw_addr(axi_slv_req_aw_addr),
        .axi_slv_req_aw_atop(axi_slv_req_aw_atop),
        .axi_slv_req_aw_burst(axi_slv_req_aw_burst),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .axi_slv_req_aw_len_1_sp_1(axi_slv_req_aw_len_1_sn_1),
        .axi_slv_req_aw_len_4_sp_1(i_axi_burst_splitter_counters_n_16),
        .axi_slv_req_aw_size(axi_slv_req_aw_size),
        .axi_slv_req_aw_valid(axi_slv_req_aw_valid),
        .axi_slv_req_aw_valid_0(axi_slv_req_aw_valid_0),
        .axi_slv_rsp_aw_ready(axi_slv_rsp_aw_ready),
        .axi_slv_rsp_aw_ready_0(axi_slv_rsp_aw_ready_0),
        .\axi_slv_rsp_b_id[0]_INST_0_i_1 (\axi_slv_rsp_b_id[0]_INST_0_i_1 ),
        .\axi_slv_rsp_b_id[0]_INST_0_i_19 (\axi_slv_rsp_b_id[0]_INST_0_i_19 ),
        .\axi_slv_rsp_b_id[0]_INST_0_i_1_0 (\axi_slv_rsp_b_id[0]_INST_0_i_1_0 ),
        .\axi_slv_rsp_b_resp[1] (\axi_slv_rsp_b_resp[1] ),
        .b_err_q(b_err_q),
        .b_err_q_reg(b_err_q_reg),
        .b_err_q_reg_0(b_err_q_reg_0),
        .b_err_q_reg_1(b_err_q_reg_1),
        .b_err_q_reg_2(b_err_q_reg_2),
        .b_err_q_reg_3(b_err_q_reg_3),
        .clk(clk),
        .\counter_q_reg[1] (\counter_q_reg[1] ),
        .\counter_q_reg[4] (\counter_q_reg[4] ),
        .\err_q_reg[1]_0 (\err_q_reg[1] ),
        .\filtered_req[w_valid] (\filtered_req[w_valid] ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ),
        .\gen_data_ffs[0].linked_data_q[0][data][0]_i_4 (\gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ),
        .\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 (\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 ),
        .\gen_data_ffs[0].linked_data_q_reg[0][data][0] (\gen_data_ffs[0].linked_data_q_reg[0][data][0] ),
        .\gen_ht_ffs[0].head_tail_q_reg[0][free] (\gen_ht_ffs[0].head_tail_q_reg[0][free] ),
        .\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 (\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][free] (\gen_ht_ffs[1].head_tail_q_reg[1][free] ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][id][0] (\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .id_d(id_d),
        .\mem_q_reg[0][0] (\ax_q_reg[id_n_0_][0] ),
        .\mem_q_reg[1][addr][5] (\ax_q_reg[addr] ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0] ),
        .\splitted_req[aw][id] (\splitted_req[aw][id] ),
        .\splitted_resp[b][id] (\splitted_resp[b][id] ),
        .state_q(state_q),
        .state_q_reg(state_q_reg_0),
        .state_q_reg_0(state_q_reg_1),
        .state_q_reg_1(state_q_reg_2),
        .state_q_reg_2(\ax_d[addr] ),
        .state_q_reg_3(i_axi_burst_splitter_counters_n_47),
        .state_q_reg_4(state_q_i_4_n_0),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_2 ),
        .write_pointer_n06_out(write_pointer_n06_out),
        .write_pointer_q_0(write_pointer_q_0),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ));
  CARRY8 p_1_out_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_p_1_out_carry_CO_UNCONNECTED[7:5],p_1_out_carry_n_3,p_1_out_carry_n_4,p_1_out_carry_n_5,p_1_out_carry_n_6,p_1_out_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,\ax_q_reg[addr] [4:0]}),
        .O({NLW_p_1_out_carry_O_UNCONNECTED[7:6],p_1_out}),
        .S({1'b0,1'b0,p_1_out_carry_i_1_n_0,p_1_out_carry_i_2_n_0,p_1_out_carry_i_3_n_0,p_1_out_carry_i_4_n_0,p_1_out_carry_i_5_n_0,p_1_out_carry_i_6_n_0}));
  LUT4 #(
    .INIT(16'h9AAA)) 
    p_1_out_carry_i_1
       (.I0(\ax_q_reg[addr] [5]),
        .I1(\ax_q_reg[size] [1]),
        .I2(\ax_q_reg[size] [0]),
        .I3(\ax_q_reg[size] [2]),
        .O(p_1_out_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA9AA)) 
    p_1_out_carry_i_2
       (.I0(\ax_q_reg[addr] [4]),
        .I1(\ax_q_reg[size] [0]),
        .I2(\ax_q_reg[size] [1]),
        .I3(\ax_q_reg[size] [2]),
        .O(p_1_out_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h9AAA)) 
    p_1_out_carry_i_3
       (.I0(\ax_q_reg[addr] [3]),
        .I1(\ax_q_reg[size] [2]),
        .I2(\ax_q_reg[size] [1]),
        .I3(\ax_q_reg[size] [0]),
        .O(p_1_out_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hAA9A)) 
    p_1_out_carry_i_4
       (.I0(\ax_q_reg[addr] [2]),
        .I1(\ax_q_reg[size] [2]),
        .I2(\ax_q_reg[size] [1]),
        .I3(\ax_q_reg[size] [0]),
        .O(p_1_out_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hAA9A)) 
    p_1_out_carry_i_5
       (.I0(\ax_q_reg[addr] [1]),
        .I1(\ax_q_reg[size] [1]),
        .I2(\ax_q_reg[size] [0]),
        .I3(\ax_q_reg[size] [2]),
        .O(p_1_out_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'hAAA9)) 
    p_1_out_carry_i_6
       (.I0(\ax_q_reg[addr] [0]),
        .I1(\ax_q_reg[size] [0]),
        .I2(\ax_q_reg[size] [1]),
        .I3(\ax_q_reg[size] [2]),
        .O(p_1_out_carry_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h04)) 
    state_q_i_4
       (.I0(\ax_q_reg[len] [6]),
        .I1(\ax_q[len][6]_i_2_n_0 ),
        .I2(\ax_q_reg[len] [7]),
        .O(state_q_i_4_n_0));
  FDCE state_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(i_axi_burst_splitter_counters_n_47),
        .Q(state_q));
endmodule

(* ORIG_REF_NAME = "axi_burst_splitter_ax_chan" *) 
module design_1_dma_core_wrap_v_1_0_axi_burst_splitter_ax_chan__parameterized0
   (state_q_reg_0,
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0] ,
    \counter_q_reg[8] ,
    axi_slv_req_ar_burst_0_sp_1,
    axi_slv_req_ar_len_6_sp_1,
    \gen_data_ffs[1].linked_data_q_reg[1][data][0] ,
    axi_slv_req_ar_id_0_sp_1,
    E,
    axi_slv_rsp_ar_ready,
    \axi_slv_req_ar_id[0]_0 ,
    \axi_slv_req_ar_id[0]_1 ,
    state_q_reg_1,
    state_q_reg_2,
    \status_cnt_q_reg[1] ,
    \write_pointer_q_reg[0] ,
    \write_pointer_q_reg[0]_0 ,
    D,
    r_state_q_reg,
    \ax_q_reg[addr][5]_0 ,
    \splitted_req[ar][id] ,
    axi_slv_req_ar_len_1_sp_1,
    r_state_q_reg_0,
    axi_slv_req_ar_burst_1_sp_1,
    \FSM_sequential_r_state_q_reg[1] ,
    r_last_q_reg,
    clk,
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ,
    axi_slv_req_ar_id,
    axi_slv_req_ar_addr,
    S,
    \ax_q_reg[id][0]_0 ,
    \splitted_resp[ar_ready] ,
    write_pointer_q0,
    \gen_counters[1].mst_select_q_reg[1][0] ,
    \counter_q_reg[1] ,
    \counter_q_reg[1]_0 ,
    \gen_counters[0].mst_select_q_reg[0][0] ,
    \status_cnt_q_reg[0] ,
    r_state_q_reg_1,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    write_pointer_q,
    \status_cnt_q_reg[0]_2 ,
    \status_cnt_q_reg[0]_3 ,
    \splitted_resp[r_valid] ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ,
    Q,
    \gen_ht_ffs[0].head_tail_q_reg[0][id][0] ,
    \splitted_resp[r][id] ,
    \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ,
    \axi_slv_rsp_r_data[63]_INST_0_i_4 ,
    \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ,
    axi_slv_req_ar_len,
    \axi_slv_rsp_r_data[63]_INST_0_i_1 ,
    axi_slv_req_ar_burst,
    axi_slv_req_ar_cache,
    \ax_q_reg[len][5]_0 ,
    \ax_q_reg[len][7]_0 ,
    \ax_q_reg[len][3]_0 ,
    \ax_q_reg[len][2]_0 ,
    r_state_q_reg_2,
    r_state_q_reg_3,
    axi_slv_req_r_ready,
    r_state_q_reg_4,
    r_last_q,
    axi_slv_req_ar_size);
  output state_q_reg_0;
  output \gen_ht_ffs[1].head_tail_q_reg[1][id][0] ;
  output \counter_q_reg[8] ;
  output axi_slv_req_ar_burst_0_sp_1;
  output axi_slv_req_ar_len_6_sp_1;
  output \gen_data_ffs[1].linked_data_q_reg[1][data][0] ;
  output axi_slv_req_ar_id_0_sp_1;
  output [0:0]E;
  output axi_slv_rsp_ar_ready;
  output [0:0]\axi_slv_req_ar_id[0]_0 ;
  output \axi_slv_req_ar_id[0]_1 ;
  output [0:0]state_q_reg_1;
  output state_q_reg_2;
  output \status_cnt_q_reg[1] ;
  output [0:0]\write_pointer_q_reg[0] ;
  output [0:0]\write_pointer_q_reg[0]_0 ;
  output [0:0]D;
  output r_state_q_reg;
  output [5:0]\ax_q_reg[addr][5]_0 ;
  output \splitted_req[ar][id] ;
  output axi_slv_req_ar_len_1_sp_1;
  output r_state_q_reg_0;
  output axi_slv_req_ar_burst_1_sp_1;
  output \FSM_sequential_r_state_q_reg[1] ;
  output r_last_q_reg;
  input clk;
  input \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ;
  input [0:0]axi_slv_req_ar_id;
  input [5:0]axi_slv_req_ar_addr;
  input [5:0]S;
  input \ax_q_reg[id][0]_0 ;
  input \splitted_resp[ar_ready] ;
  input write_pointer_q0;
  input \gen_counters[1].mst_select_q_reg[1][0] ;
  input \counter_q_reg[1] ;
  input \counter_q_reg[1]_0 ;
  input \gen_counters[0].mst_select_q_reg[0][0] ;
  input [1:0]\status_cnt_q_reg[0] ;
  input r_state_q_reg_1;
  input \status_cnt_q_reg[0]_0 ;
  input \status_cnt_q_reg[0]_1 ;
  input write_pointer_q;
  input \status_cnt_q_reg[0]_2 ;
  input [1:0]\status_cnt_q_reg[0]_3 ;
  input \splitted_resp[r_valid] ;
  input \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  input [0:0]Q;
  input \gen_ht_ffs[0].head_tail_q_reg[0][id][0] ;
  input \splitted_resp[r][id] ;
  input \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ;
  input \axi_slv_rsp_r_data[63]_INST_0_i_4 ;
  input \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ;
  input [7:0]axi_slv_req_ar_len;
  input [1:0]\axi_slv_rsp_r_data[63]_INST_0_i_1 ;
  input [1:0]axi_slv_req_ar_burst;
  input [0:0]axi_slv_req_ar_cache;
  input \ax_q_reg[len][5]_0 ;
  input \ax_q_reg[len][7]_0 ;
  input \ax_q_reg[len][3]_0 ;
  input \ax_q_reg[len][2]_0 ;
  input r_state_q_reg_2;
  input [0:0]r_state_q_reg_3;
  input axi_slv_req_r_ready;
  input r_state_q_reg_4;
  input r_last_q;
  input [2:0]axi_slv_req_ar_size;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_r_state_q_reg[1] ;
  wire [0:0]Q;
  wire [5:0]S;
  wire \ax_d0_inferred__0/i__carry_n_10 ;
  wire \ax_d0_inferred__0/i__carry_n_11 ;
  wire \ax_d0_inferred__0/i__carry_n_12 ;
  wire \ax_d0_inferred__0/i__carry_n_13 ;
  wire \ax_d0_inferred__0/i__carry_n_14 ;
  wire \ax_d0_inferred__0/i__carry_n_15 ;
  wire \ax_d0_inferred__0/i__carry_n_3 ;
  wire \ax_d0_inferred__0/i__carry_n_4 ;
  wire \ax_d0_inferred__0/i__carry_n_5 ;
  wire \ax_d0_inferred__0/i__carry_n_6 ;
  wire \ax_d0_inferred__0/i__carry_n_7 ;
  wire [5:0]\ax_d[addr] ;
  wire [7:0]\ax_d[len] ;
  wire \ax_q[addr][5]_i_3_n_0 ;
  wire \ax_q[len][2]_i_2__0_n_0 ;
  wire \ax_q[len][4]_i_2__0_n_0 ;
  wire \ax_q[len][5]_i_2__0_n_0 ;
  wire \ax_q[len][7]_i_3__0_n_0 ;
  wire \ax_q[len][7]_i_4__0_n_0 ;
  wire [5:0]\ax_q_reg[addr] ;
  wire [5:0]\ax_q_reg[addr][5]_0 ;
  wire \ax_q_reg[burst_n_0_][0] ;
  wire \ax_q_reg[burst_n_0_][1] ;
  wire \ax_q_reg[id][0]_0 ;
  wire \ax_q_reg[id_n_0_][0] ;
  wire [7:0]\ax_q_reg[len] ;
  wire \ax_q_reg[len][2]_0 ;
  wire \ax_q_reg[len][3]_0 ;
  wire \ax_q_reg[len][5]_0 ;
  wire \ax_q_reg[len][7]_0 ;
  wire [2:0]\ax_q_reg[size] ;
  wire [5:0]axi_slv_req_ar_addr;
  wire [1:0]axi_slv_req_ar_burst;
  wire axi_slv_req_ar_burst_0_sn_1;
  wire axi_slv_req_ar_burst_1_sn_1;
  wire [0:0]axi_slv_req_ar_cache;
  wire [0:0]axi_slv_req_ar_id;
  wire [0:0]\axi_slv_req_ar_id[0]_0 ;
  wire \axi_slv_req_ar_id[0]_1 ;
  wire axi_slv_req_ar_id_0_sn_1;
  wire [7:0]axi_slv_req_ar_len;
  wire axi_slv_req_ar_len_1_sn_1;
  wire axi_slv_req_ar_len_6_sn_1;
  wire [2:0]axi_slv_req_ar_size;
  wire axi_slv_req_r_ready;
  wire axi_slv_rsp_ar_ready;
  wire [1:0]\axi_slv_rsp_r_data[63]_INST_0_i_1 ;
  wire \axi_slv_rsp_r_data[63]_INST_0_i_4 ;
  wire clk;
  wire \counter_q_reg[1] ;
  wire \counter_q_reg[1]_0 ;
  wire \counter_q_reg[8] ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  wire \gen_counters[0].mst_select_q_reg[0][0] ;
  wire \gen_counters[1].mst_select_q_reg[1][0] ;
  wire \gen_data_ffs[1].linked_data_q_reg[1][data][0] ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][id][0] ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][id][0] ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ;
  wire i_axi_burst_splitter_counters_n_22;
  wire i_axi_burst_splitter_counters_n_23;
  wire i_axi_burst_splitter_counters_n_24;
  wire i_axi_burst_splitter_counters_n_29;
  wire [5:0]p_1_out;
  wire p_1_out_carry_i_1__0_n_0;
  wire p_1_out_carry_i_2__0_n_0;
  wire p_1_out_carry_i_3__0_n_0;
  wire p_1_out_carry_i_4__0_n_0;
  wire p_1_out_carry_i_5__0_n_0;
  wire p_1_out_carry_i_6__0_n_0;
  wire p_1_out_carry_n_3;
  wire p_1_out_carry_n_4;
  wire p_1_out_carry_n_5;
  wire p_1_out_carry_n_6;
  wire p_1_out_carry_n_7;
  wire r_last_q;
  wire r_last_q_reg;
  wire r_state_q_reg;
  wire r_state_q_reg_0;
  wire r_state_q_reg_1;
  wire r_state_q_reg_2;
  wire [0:0]r_state_q_reg_3;
  wire r_state_q_reg_4;
  wire \splitted_req[ar][id] ;
  wire \splitted_resp[ar_ready] ;
  wire \splitted_resp[r][id] ;
  wire \splitted_resp[r_valid] ;
  wire state_q;
  wire state_q_i_3_n_0;
  wire state_q_reg_0;
  wire [0:0]state_q_reg_1;
  wire state_q_reg_2;
  wire [1:0]\status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire [1:0]\status_cnt_q_reg[0]_3 ;
  wire \status_cnt_q_reg[1] ;
  wire write_pointer_q;
  wire write_pointer_q0;
  wire [0:0]\write_pointer_q_reg[0] ;
  wire [0:0]\write_pointer_q_reg[0]_0 ;
  wire [7:5]\NLW_ax_d0_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:6]\NLW_ax_d0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:5]NLW_p_1_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_1_out_carry_O_UNCONNECTED;

  assign axi_slv_req_ar_burst_0_sp_1 = axi_slv_req_ar_burst_0_sn_1;
  assign axi_slv_req_ar_burst_1_sp_1 = axi_slv_req_ar_burst_1_sn_1;
  assign axi_slv_req_ar_id_0_sp_1 = axi_slv_req_ar_id_0_sn_1;
  assign axi_slv_req_ar_len_1_sp_1 = axi_slv_req_ar_len_1_sn_1;
  assign axi_slv_req_ar_len_6_sp_1 = axi_slv_req_ar_len_6_sn_1;
  CARRY8 \ax_d0_inferred__0/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_ax_d0_inferred__0/i__carry_CO_UNCONNECTED [7:5],\ax_d0_inferred__0/i__carry_n_3 ,\ax_d0_inferred__0/i__carry_n_4 ,\ax_d0_inferred__0/i__carry_n_5 ,\ax_d0_inferred__0/i__carry_n_6 ,\ax_d0_inferred__0/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,axi_slv_req_ar_addr[4:0]}),
        .O({\NLW_ax_d0_inferred__0/i__carry_O_UNCONNECTED [7:6],\ax_d0_inferred__0/i__carry_n_10 ,\ax_d0_inferred__0/i__carry_n_11 ,\ax_d0_inferred__0/i__carry_n_12 ,\ax_d0_inferred__0/i__carry_n_13 ,\ax_d0_inferred__0/i__carry_n_14 ,\ax_d0_inferred__0/i__carry_n_15 }),
        .S({1'b0,1'b0,S}));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ax_q[addr][0]_i_1__0 
       (.I0(p_1_out[0]),
        .I1(state_q),
        .I2(\ax_d0_inferred__0/i__carry_n_15 ),
        .O(\ax_d[addr] [0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ax_q[addr][1]_i_1__0 
       (.I0(p_1_out[1]),
        .I1(state_q),
        .I2(\ax_d0_inferred__0/i__carry_n_14 ),
        .O(\ax_d[addr] [1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ax_q[addr][2]_i_1__0 
       (.I0(p_1_out[2]),
        .I1(state_q),
        .I2(\ax_d0_inferred__0/i__carry_n_13 ),
        .O(\ax_d[addr] [2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ax_q[addr][3]_i_1__0 
       (.I0(p_1_out[3]),
        .I1(state_q),
        .I2(\ax_d0_inferred__0/i__carry_n_12 ),
        .O(\ax_d[addr] [3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ax_q[addr][4]_i_1__0 
       (.I0(p_1_out[4]),
        .I1(state_q),
        .I2(\ax_d0_inferred__0/i__carry_n_11 ),
        .O(\ax_d[addr] [4]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ax_q[addr][5]_i_2__0 
       (.I0(p_1_out[5]),
        .I1(state_q),
        .I2(\ax_d0_inferred__0/i__carry_n_10 ),
        .O(\ax_d[addr] [5]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFB000000)) 
    \ax_q[addr][5]_i_3 
       (.I0(\ax_q_reg[len] [7]),
        .I1(\ax_q[len][7]_i_3__0_n_0 ),
        .I2(\ax_q_reg[len] [6]),
        .I3(state_q),
        .I4(\splitted_resp[ar_ready] ),
        .O(\ax_q[addr][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h4774)) 
    \ax_q[len][0]_i_1__0 
       (.I0(\ax_q_reg[len] [0]),
        .I1(state_q),
        .I2(\splitted_resp[ar_ready] ),
        .I3(axi_slv_req_ar_len[0]),
        .O(\ax_d[len] [0]));
  LUT6 #(
    .INIT(64'h9F90909F9F909F90)) 
    \ax_q[len][1]_i_1__0 
       (.I0(\ax_q_reg[len] [0]),
        .I1(\ax_q_reg[len] [1]),
        .I2(state_q),
        .I3(axi_slv_req_ar_len[1]),
        .I4(axi_slv_req_ar_len[0]),
        .I5(\splitted_resp[ar_ready] ),
        .O(\ax_d[len] [1]));
  LUT6 #(
    .INIT(64'h6F60606F6F606F60)) 
    \ax_q[len][2]_i_1__0 
       (.I0(\ax_q_reg[len] [2]),
        .I1(\ax_q[len][2]_i_2__0_n_0 ),
        .I2(state_q),
        .I3(axi_slv_req_ar_len[2]),
        .I4(axi_slv_req_ar_len[1]),
        .I5(\ax_q_reg[len][2]_0 ),
        .O(\ax_d[len] [2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ax_q[len][2]_i_2__0 
       (.I0(\ax_q_reg[len] [0]),
        .I1(\ax_q_reg[len] [1]),
        .O(\ax_q[len][2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \ax_q[len][3]_i_1__0 
       (.I0(\ax_q_reg[len] [3]),
        .I1(\ax_q_reg[len] [2]),
        .I2(\ax_q_reg[len] [0]),
        .I3(\ax_q_reg[len] [1]),
        .I4(state_q),
        .I5(\ax_q_reg[len][3]_0 ),
        .O(\ax_d[len] [3]));
  LUT6 #(
    .INIT(64'h9F90909F9F909F90)) 
    \ax_q[len][4]_i_1__0 
       (.I0(\ax_q_reg[len] [4]),
        .I1(\ax_q[len][4]_i_2__0_n_0 ),
        .I2(state_q),
        .I3(axi_slv_req_ar_len[4]),
        .I4(axi_slv_req_ar_len_1_sn_1),
        .I5(\splitted_resp[ar_ready] ),
        .O(\ax_d[len] [4]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ax_q[len][4]_i_2__0 
       (.I0(\ax_q_reg[len] [3]),
        .I1(\ax_q_reg[len] [2]),
        .I2(\ax_q_reg[len] [0]),
        .I3(\ax_q_reg[len] [1]),
        .O(\ax_q[len][4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \ax_q[len][5]_i_1__0 
       (.I0(\ax_q_reg[len] [5]),
        .I1(\ax_q[len][5]_i_2__0_n_0 ),
        .I2(state_q),
        .I3(axi_slv_req_ar_len[5]),
        .I4(\ax_q_reg[len][5]_0 ),
        .O(\ax_d[len] [5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \ax_q[len][5]_i_2__0 
       (.I0(\ax_q_reg[len] [4]),
        .I1(\ax_q_reg[len] [1]),
        .I2(\ax_q_reg[len] [0]),
        .I3(\ax_q_reg[len] [2]),
        .I4(\ax_q_reg[len] [3]),
        .O(\ax_q[len][5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6F60606F6F606F60)) 
    \ax_q[len][6]_i_1__0 
       (.I0(\ax_q_reg[len] [6]),
        .I1(\ax_q[len][7]_i_3__0_n_0 ),
        .I2(state_q),
        .I3(axi_slv_req_ar_len[6]),
        .I4(axi_slv_req_ar_len[5]),
        .I5(\ax_q_reg[len][5]_0 ),
        .O(\ax_d[len] [6]));
  LUT6 #(
    .INIT(64'h6F60606F6F606F60)) 
    \ax_q[len][7]_i_2__0 
       (.I0(\ax_q_reg[len] [7]),
        .I1(\ax_q[len][7]_i_4__0_n_0 ),
        .I2(state_q),
        .I3(axi_slv_req_ar_len[7]),
        .I4(axi_slv_req_ar_len[6]),
        .I5(\ax_q_reg[len][7]_0 ),
        .O(\ax_d[len] [7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ax_q[len][7]_i_3__0 
       (.I0(\ax_q_reg[len] [3]),
        .I1(\ax_q_reg[len] [2]),
        .I2(\ax_q_reg[len] [0]),
        .I3(\ax_q_reg[len] [1]),
        .I4(\ax_q_reg[len] [4]),
        .I5(\ax_q_reg[len] [5]),
        .O(\ax_q[len][7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ax_q[len][7]_i_4__0 
       (.I0(\ax_q[len][7]_i_3__0_n_0 ),
        .I1(\ax_q_reg[len] [6]),
        .O(\ax_q[len][7]_i_4__0_n_0 ));
  FDCE \ax_q_reg[addr][0] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_24),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\ax_d[addr] [0]),
        .Q(\ax_q_reg[addr] [0]));
  FDCE \ax_q_reg[addr][1] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_24),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\ax_d[addr] [1]),
        .Q(\ax_q_reg[addr] [1]));
  FDCE \ax_q_reg[addr][2] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_24),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\ax_d[addr] [2]),
        .Q(\ax_q_reg[addr] [2]));
  FDCE \ax_q_reg[addr][3] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_24),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\ax_d[addr] [3]),
        .Q(\ax_q_reg[addr] [3]));
  FDCE \ax_q_reg[addr][4] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_24),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\ax_d[addr] [4]),
        .Q(\ax_q_reg[addr] [4]));
  FDCE \ax_q_reg[addr][5] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_24),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\ax_d[addr] [5]),
        .Q(\ax_q_reg[addr] [5]));
  FDCE \ax_q_reg[burst][0] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_23),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(axi_slv_req_ar_burst[0]),
        .Q(\ax_q_reg[burst_n_0_][0] ));
  FDCE \ax_q_reg[burst][1] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_23),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(axi_slv_req_ar_burst[1]),
        .Q(\ax_q_reg[burst_n_0_][1] ));
  FDCE \ax_q_reg[id][0] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_23),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(axi_slv_req_ar_id),
        .Q(\ax_q_reg[id_n_0_][0] ));
  FDCE \ax_q_reg[len][0] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_22),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\ax_d[len] [0]),
        .Q(\ax_q_reg[len] [0]));
  FDCE \ax_q_reg[len][1] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_22),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\ax_d[len] [1]),
        .Q(\ax_q_reg[len] [1]));
  FDCE \ax_q_reg[len][2] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_22),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\ax_d[len] [2]),
        .Q(\ax_q_reg[len] [2]));
  FDCE \ax_q_reg[len][3] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_22),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\ax_d[len] [3]),
        .Q(\ax_q_reg[len] [3]));
  FDCE \ax_q_reg[len][4] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_22),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\ax_d[len] [4]),
        .Q(\ax_q_reg[len] [4]));
  FDCE \ax_q_reg[len][5] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_22),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\ax_d[len] [5]),
        .Q(\ax_q_reg[len] [5]));
  FDCE \ax_q_reg[len][6] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_22),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\ax_d[len] [6]),
        .Q(\ax_q_reg[len] [6]));
  FDCE \ax_q_reg[len][7] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_22),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\ax_d[len] [7]),
        .Q(\ax_q_reg[len] [7]));
  FDCE \ax_q_reg[size][0] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_23),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(axi_slv_req_ar_size[0]),
        .Q(\ax_q_reg[size] [0]));
  FDCE \ax_q_reg[size][1] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_23),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(axi_slv_req_ar_size[1]),
        .Q(\ax_q_reg[size] [1]));
  FDCE \ax_q_reg[size][2] 
       (.C(clk),
        .CE(i_axi_burst_splitter_counters_n_23),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(axi_slv_req_ar_size[2]),
        .Q(\ax_q_reg[size] [2]));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_7__0
       (.I0(axi_slv_req_ar_burst[1]),
        .I1(axi_slv_req_ar_burst[0]),
        .O(axi_slv_req_ar_burst_1_sn_1));
  design_1_dma_core_wrap_v_1_0_axi_burst_splitter_counters_31 i_axi_burst_splitter_counters
       (.D(D),
        .E(E),
        .\FSM_sequential_r_state_q_reg[1] (\FSM_sequential_r_state_q_reg[1] ),
        .Q(Q),
        .\ax_q_reg[addr][0] ({\ax_q_reg[burst_n_0_][1] ,\ax_q_reg[burst_n_0_][0] }),
        .\ax_q_reg[addr][0]_0 (\ax_q[addr][5]_i_3_n_0 ),
        .\ax_q_reg[addr][5] (\ax_q_reg[addr][5]_0 ),
        .\ax_q_reg[burst][1] (i_axi_burst_splitter_counters_n_24),
        .\ax_q_reg[id][0] (\ax_q_reg[id][0]_0 ),
        .\ax_q_reg[len][0] (\ax_q_reg[len] [7:6]),
        .\ax_q_reg[len][0]_0 (\ax_q[len][7]_i_3__0_n_0 ),
        .axi_slv_req_ar_addr(axi_slv_req_ar_addr),
        .axi_slv_req_ar_burst(axi_slv_req_ar_burst),
        .axi_slv_req_ar_burst_0_sp_1(axi_slv_req_ar_burst_0_sn_1),
        .axi_slv_req_ar_cache(axi_slv_req_ar_cache),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .\axi_slv_req_ar_id[0]_0 (\axi_slv_req_ar_id[0]_0 ),
        .\axi_slv_req_ar_id[0]_1 (\axi_slv_req_ar_id[0]_1 ),
        .axi_slv_req_ar_id_0_sp_1(axi_slv_req_ar_id_0_sn_1),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .axi_slv_req_ar_len_1_sp_1(axi_slv_req_ar_len_1_sn_1),
        .axi_slv_req_ar_len_4_sp_1(i_axi_burst_splitter_counters_n_23),
        .axi_slv_req_ar_len_6_sp_1(axi_slv_req_ar_len_6_sn_1),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .axi_slv_rsp_ar_ready(axi_slv_rsp_ar_ready),
        .\axi_slv_rsp_r_data[63]_INST_0_i_1 (\axi_slv_rsp_r_data[63]_INST_0_i_1 ),
        .\axi_slv_rsp_r_data[63]_INST_0_i_4 (\axi_slv_rsp_r_data[63]_INST_0_i_4 ),
        .clk(clk),
        .\counter_q_reg[1] (\counter_q_reg[1] ),
        .\counter_q_reg[1]_0 (\counter_q_reg[1]_0 ),
        .\counter_q_reg[8] (\counter_q_reg[8] ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ),
        .\gen_counters[0].mst_select_q_reg[0][0] (\gen_counters[0].mst_select_q_reg[0][0] ),
        .\gen_counters[1].mst_select_q_reg[1][0] (\gen_counters[1].mst_select_q_reg[1][0] ),
        .\gen_data_ffs[1].linked_data_q_reg[1][data][0] (\gen_data_ffs[1].linked_data_q_reg[1][data][0] ),
        .\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 (\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ),
        .\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 (\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ),
        .\gen_ht_ffs[0].head_tail_q_reg[0][id][0] (\gen_ht_ffs[0].head_tail_q_reg[0][id][0] ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][id][0] (\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 (\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .\mem_q_reg[1][0] (\ax_q_reg[id_n_0_][0] ),
        .\mem_q_reg[1][5] (\ax_q_reg[addr] ),
        .r_last_q(r_last_q),
        .r_last_q_reg(r_last_q_reg),
        .r_state_q_reg(r_state_q_reg),
        .r_state_q_reg_0(r_state_q_reg_0),
        .r_state_q_reg_1(r_state_q_reg_1),
        .r_state_q_reg_2(r_state_q_reg_2),
        .r_state_q_reg_3(r_state_q_reg_3),
        .r_state_q_reg_4(r_state_q_reg_4),
        .\splitted_req[ar][id] (\splitted_req[ar][id] ),
        .\splitted_resp[ar_ready] (\splitted_resp[ar_ready] ),
        .\splitted_resp[r][id] (\splitted_resp[r][id] ),
        .\splitted_resp[r_valid] (\splitted_resp[r_valid] ),
        .state_q(state_q),
        .state_q_reg(state_q_reg_0),
        .state_q_reg_0(state_q_reg_1),
        .state_q_reg_1(i_axi_burst_splitter_counters_n_22),
        .state_q_reg_2(i_axi_burst_splitter_counters_n_29),
        .state_q_reg_3(state_q_i_3_n_0),
        .\status_cnt_q_reg[0] (state_q_reg_2),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .write_pointer_q0(write_pointer_q0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_q[0][5]_i_1 
       (.I0(state_q_reg_2),
        .I1(write_pointer_q),
        .O(\write_pointer_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_q[1][5]_i_1 
       (.I0(state_q_reg_2),
        .I1(write_pointer_q),
        .O(\write_pointer_q_reg[0] ));
  CARRY8 p_1_out_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_p_1_out_carry_CO_UNCONNECTED[7:5],p_1_out_carry_n_3,p_1_out_carry_n_4,p_1_out_carry_n_5,p_1_out_carry_n_6,p_1_out_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,\ax_q_reg[addr] [4:0]}),
        .O({NLW_p_1_out_carry_O_UNCONNECTED[7:6],p_1_out}),
        .S({1'b0,1'b0,p_1_out_carry_i_1__0_n_0,p_1_out_carry_i_2__0_n_0,p_1_out_carry_i_3__0_n_0,p_1_out_carry_i_4__0_n_0,p_1_out_carry_i_5__0_n_0,p_1_out_carry_i_6__0_n_0}));
  LUT4 #(
    .INIT(16'h9AAA)) 
    p_1_out_carry_i_1__0
       (.I0(\ax_q_reg[addr] [5]),
        .I1(\ax_q_reg[size] [1]),
        .I2(\ax_q_reg[size] [0]),
        .I3(\ax_q_reg[size] [2]),
        .O(p_1_out_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hA9AA)) 
    p_1_out_carry_i_2__0
       (.I0(\ax_q_reg[addr] [4]),
        .I1(\ax_q_reg[size] [0]),
        .I2(\ax_q_reg[size] [1]),
        .I3(\ax_q_reg[size] [2]),
        .O(p_1_out_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h9AAA)) 
    p_1_out_carry_i_3__0
       (.I0(\ax_q_reg[addr] [3]),
        .I1(\ax_q_reg[size] [2]),
        .I2(\ax_q_reg[size] [1]),
        .I3(\ax_q_reg[size] [0]),
        .O(p_1_out_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hAA9A)) 
    p_1_out_carry_i_4__0
       (.I0(\ax_q_reg[addr] [2]),
        .I1(\ax_q_reg[size] [2]),
        .I2(\ax_q_reg[size] [1]),
        .I3(\ax_q_reg[size] [0]),
        .O(p_1_out_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hAA9A)) 
    p_1_out_carry_i_5__0
       (.I0(\ax_q_reg[addr] [1]),
        .I1(\ax_q_reg[size] [1]),
        .I2(\ax_q_reg[size] [0]),
        .I3(\ax_q_reg[size] [2]),
        .O(p_1_out_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hAAA9)) 
    p_1_out_carry_i_6__0
       (.I0(\ax_q_reg[addr] [0]),
        .I1(\ax_q_reg[size] [0]),
        .I2(\ax_q_reg[size] [1]),
        .I3(\ax_q_reg[size] [2]),
        .O(p_1_out_carry_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h04)) 
    state_q_i_3
       (.I0(\ax_q_reg[len] [6]),
        .I1(\ax_q[len][7]_i_3__0_n_0 ),
        .I2(\ax_q_reg[len] [7]),
        .O(state_q_i_3_n_0));
  FDCE state_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(i_axi_burst_splitter_counters_n_29),
        .Q(state_q));
  LUT6 #(
    .INIT(64'hB0BBB0BB0000B0BB)) 
    \status_cnt_q[1]_i_3__5 
       (.I0(state_q),
        .I1(\status_cnt_q_reg[0]_2 ),
        .I2(\status_cnt_q_reg[0] [0]),
        .I3(\status_cnt_q_reg[0] [1]),
        .I4(\status_cnt_q_reg[0]_3 [1]),
        .I5(\status_cnt_q_reg[0]_3 [0]),
        .O(state_q_reg_2));
endmodule

(* ORIG_REF_NAME = "axi_burst_splitter_counters" *) 
module design_1_dma_core_wrap_v_1_0_axi_burst_splitter_counters
   (\write_pointer_q_reg[0] ,
    state_q_reg,
    \status_cnt_q_reg[0] ,
    \gen_ht_ffs[0].head_tail_q_reg[0][free] ,
    state_q_reg_0,
    axi_slv_rsp_aw_ready,
    axi_slv_req_aw_valid_0,
    E,
    \gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ,
    state_q_reg_1,
    \counter_q_reg[4] ,
    b_err_q_reg,
    \counter_q_reg[1] ,
    \read_pointer_q_reg[0] ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ,
    \ax_q_reg[burst][1] ,
    axi_slv_req_aw_len_4_sp_1,
    \ax_q_reg[len][7] ,
    S,
    D,
    \ax_q_reg[addr][5] ,
    \splitted_req[aw][id] ,
    axi_slv_req_aw_len_1_sp_1,
    state_q_reg_2,
    b_err_q_reg_0,
    state_q_reg_3,
    clk,
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0] ,
    write_pointer_q_0,
    \gen_ht_ffs[1].head_tail_q_reg[1][free] ,
    axi_slv_req_aw_id,
    b_err_q_reg_1,
    state_q,
    aw_full,
    \gen_data_ffs[0].linked_data_q_reg[0][data][0] ,
    \axi_slv_rsp_b_resp[1] ,
    \axi_slv_rsp_b_id[0]_INST_0_i_19 ,
    Q,
    write_pointer_n06_out,
    id_d,
    axi_slv_rsp_aw_ready_0,
    axi_slv_req_aw_valid,
    axi_slv_req_aw_atop,
    \err_q_reg[1]_0 ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    b_err_q_reg_2,
    \status_cnt_q_reg[0]_2 ,
    \axi_lite_resp[w_ready] ,
    \ax_q_reg[len][0] ,
    \ax_q_reg[len][0]_0 ,
    \filtered_req[w_valid] ,
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ,
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 ,
    \axi_lite_resp[b][resp] ,
    b_err_q,
    \axi_slv_rsp_b_id[0]_INST_0_i_1 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ,
    \FSM_sequential_w_state_q[2]_i_4 ,
    b_err_q_reg_3,
    \splitted_resp[b][id] ,
    axi_slv_req_aw_len,
    \ax_q_reg[addr][0] ,
    \ax_q_reg[len][7]_0 ,
    \ax_q_reg[len][6] ,
    axi_slv_req_aw_addr,
    axi_slv_req_aw_size,
    axi_slv_req_aw_burst,
    \ax_q_reg[len][4] ,
    \ax_q_reg[len][5] ,
    \ax_q_reg[len][7]_1 ,
    \ax_q_reg[len][2] ,
    \ax_q_reg[len][3] ,
    \ax_q_reg[len][3]_0 ,
    \mem_q_reg[1][addr][5] ,
    \mem_q_reg[0][0] ,
    O,
    \ax_q_reg[addr][5]_0 ,
    state_q_reg_4);
  output \write_pointer_q_reg[0] ;
  output state_q_reg;
  output \status_cnt_q_reg[0] ;
  output \gen_ht_ffs[0].head_tail_q_reg[0][free] ;
  output state_q_reg_0;
  output axi_slv_rsp_aw_ready;
  output axi_slv_req_aw_valid_0;
  output [0:0]E;
  output \gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ;
  output state_q_reg_1;
  output \counter_q_reg[4] ;
  output b_err_q_reg;
  output \counter_q_reg[1] ;
  output \read_pointer_q_reg[0] ;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ;
  output [0:0]\ax_q_reg[burst][1] ;
  output axi_slv_req_aw_len_4_sp_1;
  output [0:0]\ax_q_reg[len][7] ;
  output [5:0]S;
  output [7:0]D;
  output [5:0]\ax_q_reg[addr][5] ;
  output \splitted_req[aw][id] ;
  output axi_slv_req_aw_len_1_sp_1;
  output [5:0]state_q_reg_2;
  output b_err_q_reg_0;
  output state_q_reg_3;
  input clk;
  input \gen_ht_ffs[1].head_tail_q_reg[1][id][0] ;
  input write_pointer_q_0;
  input \gen_ht_ffs[1].head_tail_q_reg[1][free] ;
  input [0:0]axi_slv_req_aw_id;
  input b_err_q_reg_1;
  input state_q;
  input aw_full;
  input \gen_data_ffs[0].linked_data_q_reg[0][data][0] ;
  input \axi_slv_rsp_b_resp[1] ;
  input [1:0]\axi_slv_rsp_b_id[0]_INST_0_i_19 ;
  input [1:0]Q;
  input write_pointer_n06_out;
  input id_d;
  input axi_slv_rsp_aw_ready_0;
  input axi_slv_req_aw_valid;
  input [1:0]axi_slv_req_aw_atop;
  input \err_q_reg[1]_0 ;
  input \status_cnt_q_reg[0]_0 ;
  input \status_cnt_q_reg[0]_1 ;
  input b_err_q_reg_2;
  input \status_cnt_q_reg[0]_2 ;
  input \axi_lite_resp[w_ready] ;
  input \ax_q_reg[len][0] ;
  input \ax_q_reg[len][0]_0 ;
  input \filtered_req[w_valid] ;
  input \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ;
  input \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 ;
  input [0:0]\axi_lite_resp[b][resp] ;
  input b_err_q;
  input \axi_slv_rsp_b_id[0]_INST_0_i_1 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ;
  input \FSM_sequential_w_state_q[2]_i_4 ;
  input b_err_q_reg_3;
  input \splitted_resp[b][id] ;
  input [7:0]axi_slv_req_aw_len;
  input [1:0]\ax_q_reg[addr][0] ;
  input [7:0]\ax_q_reg[len][7]_0 ;
  input \ax_q_reg[len][6] ;
  input [5:0]axi_slv_req_aw_addr;
  input [2:0]axi_slv_req_aw_size;
  input [1:0]axi_slv_req_aw_burst;
  input \ax_q_reg[len][4] ;
  input \ax_q_reg[len][5] ;
  input \ax_q_reg[len][7]_1 ;
  input \ax_q_reg[len][2] ;
  input \ax_q_reg[len][3] ;
  input \ax_q_reg[len][3]_0 ;
  input [5:0]\mem_q_reg[1][addr][5] ;
  input \mem_q_reg[0][0] ;
  input [5:0]O;
  input [5:0]\ax_q_reg[addr][5]_0 ;
  input state_q_reg_4;

  wire [7:0]D;
  wire [0:0]E;
  wire \FSM_sequential_w_state_q[2]_i_4 ;
  wire [5:0]O;
  wire [1:0]Q;
  wire [5:0]S;
  wire aw_full;
  wire [1:0]\ax_q_reg[addr][0] ;
  wire [5:0]\ax_q_reg[addr][5] ;
  wire [5:0]\ax_q_reg[addr][5]_0 ;
  wire [0:0]\ax_q_reg[burst][1] ;
  wire \ax_q_reg[len][0] ;
  wire \ax_q_reg[len][0]_0 ;
  wire \ax_q_reg[len][2] ;
  wire \ax_q_reg[len][3] ;
  wire \ax_q_reg[len][3]_0 ;
  wire \ax_q_reg[len][4] ;
  wire \ax_q_reg[len][5] ;
  wire \ax_q_reg[len][6] ;
  wire [0:0]\ax_q_reg[len][7] ;
  wire [7:0]\ax_q_reg[len][7]_0 ;
  wire \ax_q_reg[len][7]_1 ;
  wire [0:0]\axi_lite_resp[b][resp] ;
  wire \axi_lite_resp[w_ready] ;
  wire [5:0]axi_slv_req_aw_addr;
  wire [1:0]axi_slv_req_aw_atop;
  wire [1:0]axi_slv_req_aw_burst;
  wire [0:0]axi_slv_req_aw_id;
  wire [7:0]axi_slv_req_aw_len;
  wire axi_slv_req_aw_len_1_sn_1;
  wire axi_slv_req_aw_len_4_sn_1;
  wire [2:0]axi_slv_req_aw_size;
  wire axi_slv_req_aw_valid;
  wire axi_slv_req_aw_valid_0;
  wire axi_slv_rsp_aw_ready;
  wire axi_slv_rsp_aw_ready_0;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_1 ;
  wire [1:0]\axi_slv_rsp_b_id[0]_INST_0_i_19 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ;
  wire \axi_slv_rsp_b_resp[1] ;
  wire b_err_q;
  wire b_err_q_reg;
  wire b_err_q_reg_0;
  wire b_err_q_reg_1;
  wire b_err_q_reg_2;
  wire b_err_q_reg_3;
  wire clk;
  wire \counter_q_reg[1] ;
  wire \counter_q_reg[4] ;
  wire [1:0]err_q;
  wire \err_q[0]_i_1_n_0 ;
  wire \err_q_reg[1]_0 ;
  wire \filtered_req[w_valid] ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ;
  wire \gen_cnt[0].i_cnt_n_0 ;
  wire \gen_cnt[0].i_cnt_n_1 ;
  wire \gen_cnt[0].i_cnt_n_10 ;
  wire \gen_cnt[0].i_cnt_n_11 ;
  wire \gen_cnt[0].i_cnt_n_12 ;
  wire \gen_cnt[0].i_cnt_n_13 ;
  wire \gen_cnt[0].i_cnt_n_14 ;
  wire \gen_cnt[0].i_cnt_n_15 ;
  wire \gen_cnt[0].i_cnt_n_2 ;
  wire \gen_cnt[0].i_cnt_n_3 ;
  wire \gen_cnt[0].i_cnt_n_4 ;
  wire \gen_cnt[0].i_cnt_n_5 ;
  wire \gen_cnt[0].i_cnt_n_6 ;
  wire \gen_cnt[0].i_cnt_n_7 ;
  wire \gen_cnt[0].i_cnt_n_8 ;
  wire \gen_cnt[0].i_cnt_n_9 ;
  wire \gen_cnt[1].i_cnt_n_1 ;
  wire \gen_cnt[1].i_cnt_n_10 ;
  wire \gen_cnt[1].i_cnt_n_11 ;
  wire \gen_cnt[1].i_cnt_n_12 ;
  wire \gen_cnt[1].i_cnt_n_13 ;
  wire \gen_cnt[1].i_cnt_n_14 ;
  wire \gen_cnt[1].i_cnt_n_15 ;
  wire \gen_cnt[1].i_cnt_n_2 ;
  wire \gen_cnt[1].i_cnt_n_3 ;
  wire \gen_cnt[1].i_cnt_n_4 ;
  wire \gen_cnt[1].i_cnt_n_5 ;
  wire \gen_cnt[1].i_cnt_n_6 ;
  wire \gen_cnt[1].i_cnt_n_7 ;
  wire \gen_cnt[1].i_cnt_n_9 ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data][0] ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][free] ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][free] ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][id][0] ;
  wire i_idq_n_13;
  wire i_idq_n_14;
  wire i_idq_n_17;
  wire i_idq_n_18;
  wire i_idq_n_20;
  wire i_idq_n_4;
  wire id_d;
  wire \mem_q_reg[0][0] ;
  wire [5:0]\mem_q_reg[1][addr][5] ;
  wire p_0_in;
  wire [0:0]p_0_in1_in;
  wire \read_pointer_q_reg[0] ;
  wire \splitted_req[aw][id] ;
  wire \splitted_resp[b][id] ;
  wire state_q;
  wire state_q_reg;
  wire state_q_reg_0;
  wire state_q_reg_1;
  wire [5:0]state_q_reg_2;
  wire state_q_reg_3;
  wire state_q_reg_4;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire write_pointer_n06_out;
  wire write_pointer_q_0;
  wire \write_pointer_q_reg[0] ;

  assign axi_slv_req_aw_len_1_sp_1 = axi_slv_req_aw_len_1_sn_1;
  assign axi_slv_req_aw_len_4_sp_1 = axi_slv_req_aw_len_4_sn_1;
  LUT4 #(
    .INIT(16'h5510)) 
    \err_q[0]_i_1 
       (.I0(i_idq_n_20),
        .I1(\err_q_reg[1]_0 ),
        .I2(i_idq_n_13),
        .I3(err_q[0]),
        .O(\err_q[0]_i_1_n_0 ));
  FDCE \err_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\err_q[0]_i_1_n_0 ),
        .Q(err_q[0]));
  FDCE \err_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .D(\gen_cnt[0].i_cnt_n_2 ),
        .Q(err_q[1]));
  design_1_dma_core_wrap_v_1_0_counter__parameterized1 \gen_cnt[0].i_cnt 
       (.D(p_0_in1_in),
        .E(\gen_cnt[0].i_cnt_n_0 ),
        .Q({\gen_cnt[0].i_cnt_n_4 ,\gen_cnt[0].i_cnt_n_5 ,\gen_cnt[0].i_cnt_n_6 ,\gen_cnt[0].i_cnt_n_7 ,\gen_cnt[0].i_cnt_n_8 ,\gen_cnt[0].i_cnt_n_9 ,\gen_cnt[0].i_cnt_n_10 ,\gen_cnt[0].i_cnt_n_11 }),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .\axi_slv_req_aw_len[0] (\gen_cnt[0].i_cnt_n_13 ),
        .axi_slv_req_aw_len_5_sp_1(\gen_cnt[0].i_cnt_n_12 ),
        .axi_slv_req_aw_len_7_sp_1(\gen_cnt[0].i_cnt_n_14 ),
        .clk(clk),
        .\counter_q_reg[0] (\gen_cnt[1].i_cnt_n_7 ),
        .\counter_q_reg[0]_0 (p_0_in),
        .\counter_q_reg[2] (\gen_cnt[1].i_cnt_n_10 ),
        .\counter_q_reg[3] (\gen_cnt[1].i_cnt_n_11 ),
        .\counter_q_reg[4] (\gen_cnt[1].i_cnt_n_12 ),
        .\counter_q_reg[5] (\gen_cnt[1].i_cnt_n_13 ),
        .\counter_q_reg[6] (\gen_cnt[0].i_cnt_n_15 ),
        .\counter_q_reg[7] (i_idq_n_20),
        .\counter_q_reg[7]_0 (\gen_cnt[1].i_cnt_n_14 ),
        .\counter_q_reg[8] (\gen_cnt[0].i_cnt_n_1 ),
        .\counter_q_reg[8]_0 (\gen_cnt[0].i_cnt_n_3 ),
        .\counter_q_reg[8]_1 (i_idq_n_14),
        .\counter_q_reg[8]_2 (\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .err_q(err_q[1]),
        .\err_q_reg[1] (\gen_cnt[0].i_cnt_n_2 ),
        .\err_q_reg[1]_0 (i_idq_n_13),
        .\err_q_reg[1]_1 (state_q_reg_0),
        .\err_q_reg[1]_2 (\err_q_reg[1]_0 ),
        .\err_q_reg[1]_3 (\status_cnt_q_reg[0] ));
  design_1_dma_core_wrap_v_1_0_counter__parameterized1_29 \gen_cnt[1].i_cnt 
       (.D(\gen_cnt[0].i_cnt_n_13 ),
        .E(\gen_cnt[0].i_cnt_n_0 ),
        .\FSM_sequential_w_state_q[2]_i_4 (\FSM_sequential_w_state_q[2]_i_4 ),
        .\FSM_sequential_w_state_q[2]_i_4_0 (\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ),
        .\FSM_sequential_w_state_q[2]_i_4_1 (i_idq_n_17),
        .Q({\gen_cnt[1].i_cnt_n_3 ,\gen_cnt[1].i_cnt_n_4 ,\gen_cnt[1].i_cnt_n_5 ,\gen_cnt[1].i_cnt_n_6 ,\gen_cnt[1].i_cnt_n_7 }),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .axi_slv_req_aw_len_2_sp_1(\gen_cnt[1].i_cnt_n_10 ),
        .axi_slv_req_aw_len_3_sp_1(\gen_cnt[1].i_cnt_n_11 ),
        .axi_slv_req_aw_len_4_sp_1(\gen_cnt[1].i_cnt_n_12 ),
        .axi_slv_req_aw_len_5_sp_1(\gen_cnt[1].i_cnt_n_13 ),
        .axi_slv_req_aw_len_7_sp_1(\gen_cnt[1].i_cnt_n_14 ),
        .\axi_slv_rsp_b_id[0]_INST_0_i_1 (\axi_slv_rsp_b_id[0]_INST_0_i_1 ),
        .\axi_slv_rsp_b_id[0]_INST_0_i_1_0 (\axi_slv_rsp_b_id[0]_INST_0_i_1_0 ),
        .\axi_slv_rsp_b_id[0]_INST_0_i_4 (\gen_cnt[0].i_cnt_n_15 ),
        .\axi_slv_rsp_b_id[0]_INST_0_i_7 ({\gen_cnt[0].i_cnt_n_4 ,\gen_cnt[0].i_cnt_n_5 ,\gen_cnt[0].i_cnt_n_6 ,\gen_cnt[0].i_cnt_n_7 ,\gen_cnt[0].i_cnt_n_8 ,\gen_cnt[0].i_cnt_n_9 ,\gen_cnt[0].i_cnt_n_10 ,\gen_cnt[0].i_cnt_n_11 }),
        .\axi_slv_rsp_b_id[0]_INST_0_i_7_0 (i_idq_n_18),
        .\axi_slv_rsp_b_id[0]_INST_0_i_7_1 (i_idq_n_4),
        .clk(clk),
        .\counter_q_reg[0] (\gen_cnt[1].i_cnt_n_2 ),
        .\counter_q_reg[2] (\gen_cnt[1].i_cnt_n_1 ),
        .\counter_q_reg[5] (\gen_cnt[1].i_cnt_n_9 ),
        .\counter_q_reg[6] (\gen_cnt[0].i_cnt_n_12 ),
        .\counter_q_reg[8] (\gen_cnt[1].i_cnt_n_15 ),
        .\counter_q_reg[8]_0 (\gen_cnt[0].i_cnt_n_1 ),
        .\counter_q_reg[8]_1 (\gen_cnt[0].i_cnt_n_14 ),
        .\counter_q_reg[8]_2 (\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ),
        .\gen_data_ffs[0].linked_data_q[0][data][0]_i_6 (\gen_cnt[0].i_cnt_n_3 ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0] ));
  design_1_dma_core_wrap_v_1_0_id_queue i_idq
       (.D(p_0_in1_in),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .aw_full(aw_full),
        .\ax_q_reg[addr][0] (\ax_q_reg[addr][0] ),
        .\ax_q_reg[addr][5] (\ax_q_reg[addr][5] ),
        .\ax_q_reg[addr][5]_0 (\ax_q_reg[addr][5]_0 ),
        .\ax_q_reg[burst][1] (\ax_q_reg[burst][1] ),
        .\ax_q_reg[len][0] (\ax_q_reg[len][0] ),
        .\ax_q_reg[len][0]_0 (\ax_q_reg[len][0]_0 ),
        .\ax_q_reg[len][2] (\ax_q_reg[len][2] ),
        .\ax_q_reg[len][3] (\ax_q_reg[len][3] ),
        .\ax_q_reg[len][3]_0 (\ax_q_reg[len][3]_0 ),
        .\ax_q_reg[len][4] (\ax_q_reg[len][4] ),
        .\ax_q_reg[len][5] (\ax_q_reg[len][5] ),
        .\ax_q_reg[len][6] (\ax_q_reg[len][6] ),
        .\ax_q_reg[len][7] (\ax_q_reg[len][7] ),
        .\ax_q_reg[len][7]_0 (D),
        .\ax_q_reg[len][7]_1 (\ax_q_reg[len][7]_0 ),
        .\ax_q_reg[len][7]_2 (\ax_q_reg[len][7]_1 ),
        .\axi_lite_resp[b][resp] (\axi_lite_resp[b][resp] ),
        .\axi_lite_resp[w_ready] (\axi_lite_resp[w_ready] ),
        .axi_slv_req_aw_addr(axi_slv_req_aw_addr),
        .axi_slv_req_aw_atop(axi_slv_req_aw_atop),
        .axi_slv_req_aw_burst(axi_slv_req_aw_burst),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .axi_slv_req_aw_len_1_sp_1(axi_slv_req_aw_len_1_sn_1),
        .axi_slv_req_aw_len_4_sp_1(axi_slv_req_aw_len_4_sn_1),
        .axi_slv_req_aw_size(axi_slv_req_aw_size),
        .axi_slv_req_aw_valid(axi_slv_req_aw_valid),
        .axi_slv_req_aw_valid_0(axi_slv_req_aw_valid_0),
        .axi_slv_rsp_aw_ready(axi_slv_rsp_aw_ready),
        .axi_slv_rsp_aw_ready_0(axi_slv_rsp_aw_ready_0),
        .\axi_slv_rsp_b_id[0]_INST_0_i_19_0 (\axi_slv_rsp_b_id[0]_INST_0_i_19 ),
        .\axi_slv_rsp_b_resp[1] (\axi_slv_rsp_b_resp[1] ),
        .\axi_slv_rsp_b_resp[1]_INST_0_i_5_0 ({\gen_cnt[0].i_cnt_n_4 ,\gen_cnt[0].i_cnt_n_6 ,\gen_cnt[0].i_cnt_n_7 ,\gen_cnt[0].i_cnt_n_10 ,\gen_cnt[0].i_cnt_n_11 }),
        .\axi_slv_rsp_b_resp[1]_INST_0_i_5_1 ({\gen_cnt[1].i_cnt_n_3 ,\gen_cnt[1].i_cnt_n_4 ,\gen_cnt[1].i_cnt_n_5 ,\gen_cnt[1].i_cnt_n_6 ,\gen_cnt[1].i_cnt_n_7 }),
        .b_err_q(b_err_q),
        .b_err_q_reg(b_err_q_reg),
        .b_err_q_reg_0(b_err_q_reg_0),
        .b_err_q_reg_1(b_err_q_reg_1),
        .b_err_q_reg_2(b_err_q_reg_2),
        .b_err_q_reg_3(\err_q_reg[1]_0 ),
        .b_err_q_reg_4(b_err_q_reg_3),
        .b_state_q_i_2(\gen_cnt[1].i_cnt_n_2 ),
        .clk(clk),
        .\counter_q_reg[1] (\counter_q_reg[1] ),
        .\counter_q_reg[4] (\counter_q_reg[4] ),
        .\counter_q_reg[4]_0 (i_idq_n_17),
        .err_q(err_q),
        .\filtered_req[w_valid] (\filtered_req[w_valid] ),
        .\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 (\gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ),
        .\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_1 (\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 ),
        .\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_2 (\gen_cnt[1].i_cnt_n_15 ),
        .\gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 (i_idq_n_4),
        .\gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 (i_idq_n_13),
        .\gen_data_ffs[0].linked_data_q_reg[0][data][0]_2 (\gen_data_ffs[0].linked_data_q_reg[0][data][0] ),
        .\gen_data_ffs[0].linked_data_q_reg[0][next][0]_0 (\gen_cnt[1].i_cnt_n_1 ),
        .\gen_data_ffs[0].linked_data_q_reg[0][next][0]_1 (\gen_cnt[1].i_cnt_n_9 ),
        .\gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 (\gen_cnt[0].i_cnt_n_3 ),
        .\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 (\gen_ht_ffs[0].head_tail_q_reg[0][free] ),
        .\gen_ht_ffs[0].head_tail_q_reg[0][free]_1 (\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ),
        .\gen_ht_ffs[0].head_tail_q_reg[0][free]_2 (p_0_in),
        .\gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 (i_idq_n_18),
        .\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 (\gen_ht_ffs[1].head_tail_q_reg[1][free] ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 (\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .id_d(id_d),
        .\mem_q_reg[0][0] (\mem_q_reg[0][0] ),
        .\mem_q_reg[1][addr][5] (\mem_q_reg[1][addr][5] ),
        .\splitted_req[aw][id] (\splitted_req[aw][id] ),
        .\splitted_resp[b][id] (\splitted_resp[b][id] ),
        .state_q(state_q),
        .state_q_reg(state_q_reg),
        .state_q_reg_0(state_q_reg_0),
        .state_q_reg_1(state_q_reg_1),
        .state_q_reg_2(i_idq_n_14),
        .state_q_reg_3(state_q_reg_2),
        .state_q_reg_4(state_q_reg_3),
        .state_q_reg_5(state_q_reg_4),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (i_idq_n_20),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_3 (\status_cnt_q_reg[0]_2 ),
        .write_pointer_n06_out(write_pointer_n06_out),
        .write_pointer_q_0(write_pointer_q_0),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_burst_splitter_counters" *) 
module design_1_dma_core_wrap_v_1_0_axi_burst_splitter_counters_31
   (state_q_reg,
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0] ,
    \counter_q_reg[8] ,
    axi_slv_req_ar_burst_0_sp_1,
    axi_slv_req_ar_len_6_sp_1,
    \gen_data_ffs[1].linked_data_q_reg[1][data][0] ,
    axi_slv_req_ar_id_0_sp_1,
    E,
    axi_slv_rsp_ar_ready,
    \axi_slv_req_ar_id[0]_0 ,
    \axi_slv_req_ar_id[0]_1 ,
    state_q_reg_0,
    \status_cnt_q_reg[1] ,
    D,
    r_state_q_reg,
    \ax_q_reg[addr][5] ,
    \splitted_req[ar][id] ,
    state_q_reg_1,
    axi_slv_req_ar_len_4_sp_1,
    \ax_q_reg[burst][1] ,
    axi_slv_req_ar_len_1_sp_1,
    r_state_q_reg_0,
    \FSM_sequential_r_state_q_reg[1] ,
    r_last_q_reg,
    state_q_reg_2,
    clk,
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ,
    state_q,
    \ax_q_reg[id][0] ,
    \splitted_resp[ar_ready] ,
    write_pointer_q0,
    axi_slv_req_ar_id,
    \gen_counters[1].mst_select_q_reg[1][0] ,
    \counter_q_reg[1] ,
    \counter_q_reg[1]_0 ,
    \gen_counters[0].mst_select_q_reg[0][0] ,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    r_state_q_reg_1,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[0]_2 ,
    \splitted_resp[r_valid] ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ,
    Q,
    \gen_ht_ffs[0].head_tail_q_reg[0][id][0] ,
    \splitted_resp[r][id] ,
    \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ,
    \axi_slv_rsp_r_data[63]_INST_0_i_4 ,
    \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ,
    axi_slv_req_ar_len,
    \mem_q_reg[1][5] ,
    axi_slv_req_ar_addr,
    \mem_q_reg[1][0] ,
    \ax_q_reg[len][0] ,
    \ax_q_reg[len][0]_0 ,
    \ax_q_reg[addr][0] ,
    \ax_q_reg[addr][0]_0 ,
    \axi_slv_rsp_r_data[63]_INST_0_i_1 ,
    axi_slv_req_ar_burst,
    axi_slv_req_ar_cache,
    r_state_q_reg_2,
    r_state_q_reg_3,
    axi_slv_req_r_ready,
    r_state_q_reg_4,
    r_last_q,
    state_q_reg_3);
  output state_q_reg;
  output \gen_ht_ffs[1].head_tail_q_reg[1][id][0] ;
  output \counter_q_reg[8] ;
  output axi_slv_req_ar_burst_0_sp_1;
  output axi_slv_req_ar_len_6_sp_1;
  output \gen_data_ffs[1].linked_data_q_reg[1][data][0] ;
  output axi_slv_req_ar_id_0_sp_1;
  output [0:0]E;
  output axi_slv_rsp_ar_ready;
  output [0:0]\axi_slv_req_ar_id[0]_0 ;
  output \axi_slv_req_ar_id[0]_1 ;
  output [0:0]state_q_reg_0;
  output \status_cnt_q_reg[1] ;
  output [0:0]D;
  output r_state_q_reg;
  output [5:0]\ax_q_reg[addr][5] ;
  output \splitted_req[ar][id] ;
  output [0:0]state_q_reg_1;
  output axi_slv_req_ar_len_4_sp_1;
  output [0:0]\ax_q_reg[burst][1] ;
  output axi_slv_req_ar_len_1_sp_1;
  output r_state_q_reg_0;
  output \FSM_sequential_r_state_q_reg[1] ;
  output r_last_q_reg;
  output state_q_reg_2;
  input clk;
  input \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ;
  input state_q;
  input \ax_q_reg[id][0] ;
  input \splitted_resp[ar_ready] ;
  input write_pointer_q0;
  input [0:0]axi_slv_req_ar_id;
  input \gen_counters[1].mst_select_q_reg[1][0] ;
  input \counter_q_reg[1] ;
  input \counter_q_reg[1]_0 ;
  input \gen_counters[0].mst_select_q_reg[0][0] ;
  input \status_cnt_q_reg[0] ;
  input [1:0]\status_cnt_q_reg[0]_0 ;
  input r_state_q_reg_1;
  input \status_cnt_q_reg[0]_1 ;
  input \status_cnt_q_reg[0]_2 ;
  input \splitted_resp[r_valid] ;
  input \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  input [0:0]Q;
  input \gen_ht_ffs[0].head_tail_q_reg[0][id][0] ;
  input \splitted_resp[r][id] ;
  input \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ;
  input \axi_slv_rsp_r_data[63]_INST_0_i_4 ;
  input \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ;
  input [7:0]axi_slv_req_ar_len;
  input [5:0]\mem_q_reg[1][5] ;
  input [5:0]axi_slv_req_ar_addr;
  input \mem_q_reg[1][0] ;
  input [1:0]\ax_q_reg[len][0] ;
  input \ax_q_reg[len][0]_0 ;
  input [1:0]\ax_q_reg[addr][0] ;
  input \ax_q_reg[addr][0]_0 ;
  input [1:0]\axi_slv_rsp_r_data[63]_INST_0_i_1 ;
  input [1:0]axi_slv_req_ar_burst;
  input [0:0]axi_slv_req_ar_cache;
  input r_state_q_reg_2;
  input [0:0]r_state_q_reg_3;
  input axi_slv_req_r_ready;
  input r_state_q_reg_4;
  input r_last_q;
  input state_q_reg_3;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_r_state_q_reg[1] ;
  wire [0:0]Q;
  wire [1:0]\ax_q_reg[addr][0] ;
  wire \ax_q_reg[addr][0]_0 ;
  wire [5:0]\ax_q_reg[addr][5] ;
  wire [0:0]\ax_q_reg[burst][1] ;
  wire \ax_q_reg[id][0] ;
  wire [1:0]\ax_q_reg[len][0] ;
  wire \ax_q_reg[len][0]_0 ;
  wire [5:0]axi_slv_req_ar_addr;
  wire [1:0]axi_slv_req_ar_burst;
  wire axi_slv_req_ar_burst_0_sn_1;
  wire [0:0]axi_slv_req_ar_cache;
  wire [0:0]axi_slv_req_ar_id;
  wire [0:0]\axi_slv_req_ar_id[0]_0 ;
  wire \axi_slv_req_ar_id[0]_1 ;
  wire axi_slv_req_ar_id_0_sn_1;
  wire [7:0]axi_slv_req_ar_len;
  wire axi_slv_req_ar_len_1_sn_1;
  wire axi_slv_req_ar_len_4_sn_1;
  wire axi_slv_req_ar_len_6_sn_1;
  wire axi_slv_req_r_ready;
  wire axi_slv_rsp_ar_ready;
  wire [1:0]\axi_slv_rsp_r_data[63]_INST_0_i_1 ;
  wire \axi_slv_rsp_r_data[63]_INST_0_i_4 ;
  wire clk;
  wire \counter_q_reg[1] ;
  wire \counter_q_reg[1]_0 ;
  wire \counter_q_reg[8] ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  wire \gen_cnt[0].i_cnt_n_0 ;
  wire \gen_cnt[0].i_cnt_n_1 ;
  wire \gen_cnt[0].i_cnt_n_2 ;
  wire \gen_cnt[0].i_cnt_n_3 ;
  wire \gen_cnt[1].i_cnt_n_0 ;
  wire \gen_cnt[1].i_cnt_n_16 ;
  wire \gen_cnt[1].i_cnt_n_17 ;
  wire \gen_cnt[1].i_cnt_n_18 ;
  wire \gen_cnt[1].i_cnt_n_29 ;
  wire \gen_cnt[1].i_cnt_n_3 ;
  wire \gen_cnt[1].i_cnt_n_30 ;
  wire \gen_cnt[1].i_cnt_n_31 ;
  wire \gen_cnt[1].i_cnt_n_32 ;
  wire \gen_cnt[1].i_cnt_n_34 ;
  wire \gen_cnt[1].i_cnt_n_4 ;
  wire \gen_counters[0].mst_select_q_reg[0][0] ;
  wire \gen_counters[1].mst_select_q_reg[1][0] ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data] ;
  wire \gen_data_ffs[1].linked_data_q_reg[1][data] ;
  wire \gen_data_ffs[1].linked_data_q_reg[1][data][0] ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][id] ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][id][0] ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][id][0] ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ;
  wire \head_tail_d[0][id] ;
  wire i_idq_n_12;
  wire i_idq_n_7;
  wire i_idq_n_8;
  wire i_idq_n_9;
  wire \linked_data_d[0][data] ;
  wire \linked_data_d[1][data] ;
  wire [1:0]linked_data_free;
  wire \mem_q_reg[1][0] ;
  wire [5:0]\mem_q_reg[1][5] ;
  wire p_0_in;
  wire r_last_q;
  wire r_last_q_reg;
  wire r_state_d;
  wire r_state_q_reg;
  wire r_state_q_reg_0;
  wire r_state_q_reg_1;
  wire r_state_q_reg_2;
  wire [0:0]r_state_q_reg_3;
  wire r_state_q_reg_4;
  wire \splitted_req[ar][id] ;
  wire \splitted_resp[ar_ready] ;
  wire \splitted_resp[r][id] ;
  wire \splitted_resp[r_valid] ;
  wire state_q;
  wire state_q_reg;
  wire [0:0]state_q_reg_0;
  wire [0:0]state_q_reg_1;
  wire state_q_reg_2;
  wire state_q_reg_3;
  wire \status_cnt_q_reg[0] ;
  wire [1:0]\status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire \status_cnt_q_reg[1] ;
  wire write_pointer_q0;

  assign axi_slv_req_ar_burst_0_sp_1 = axi_slv_req_ar_burst_0_sn_1;
  assign axi_slv_req_ar_id_0_sp_1 = axi_slv_req_ar_id_0_sn_1;
  assign axi_slv_req_ar_len_1_sp_1 = axi_slv_req_ar_len_1_sn_1;
  assign axi_slv_req_ar_len_4_sp_1 = axi_slv_req_ar_len_4_sn_1;
  assign axi_slv_req_ar_len_6_sp_1 = axi_slv_req_ar_len_6_sn_1;
  design_1_dma_core_wrap_v_1_0_counter__parameterized1_32 \gen_cnt[0].i_cnt 
       (.D(\gen_cnt[0].i_cnt_n_2 ),
        .E(p_0_in),
        .Q(\gen_cnt[1].i_cnt_n_4 ),
        .axi_slv_req_ar_len({axi_slv_req_ar_len[7:6],axi_slv_req_ar_len[2:0]}),
        .clk(clk),
        .\counter_q_reg[0] (state_q_reg),
        .\counter_q_reg[1] (\gen_cnt[0].i_cnt_n_0 ),
        .\counter_q_reg[3] (\gen_cnt[1].i_cnt_n_29 ),
        .\counter_q_reg[4] (\gen_cnt[1].i_cnt_n_30 ),
        .\counter_q_reg[5] (\gen_cnt[1].i_cnt_n_31 ),
        .\counter_q_reg[7] (\gen_cnt[1].i_cnt_n_32 ),
        .\counter_q_reg[8] (\gen_cnt[0].i_cnt_n_1 ),
        .\counter_q_reg[8]_0 (\gen_cnt[0].i_cnt_n_3 ),
        .\counter_q_reg[8]_1 (\gen_cnt[1].i_cnt_n_18 ),
        .\counter_q_reg[8]_2 (\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ));
  design_1_dma_core_wrap_v_1_0_counter__parameterized1_33 \gen_cnt[1].i_cnt 
       (.D(\gen_cnt[0].i_cnt_n_2 ),
        .E(E),
        .\FSM_sequential_r_state_q_reg[1] (\FSM_sequential_r_state_q_reg[1] ),
        .Q(\gen_cnt[1].i_cnt_n_4 ),
        .\ax_q_reg[addr][0] (\ax_q_reg[addr][0] ),
        .\ax_q_reg[addr][0]_0 (\ax_q_reg[addr][0]_0 ),
        .\ax_q_reg[addr][5] (\ax_q_reg[addr][5] ),
        .\ax_q_reg[burst][1] (\ax_q_reg[burst][1] ),
        .\ax_q_reg[id][0] (\ax_q_reg[id][0] ),
        .\ax_q_reg[id][0]_0 (axi_slv_req_ar_len_1_sn_1),
        .\ax_q_reg[len][0] (\ax_q_reg[len][0] ),
        .\ax_q_reg[len][0]_0 (\ax_q_reg[len][0]_0 ),
        .axi_slv_req_ar_addr(axi_slv_req_ar_addr),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .\axi_slv_req_ar_id[0]_0 (\axi_slv_req_ar_id[0]_0 ),
        .\axi_slv_req_ar_id[0]_1 (\axi_slv_req_ar_id[0]_1 ),
        .\axi_slv_req_ar_id[0]_2 (\gen_cnt[1].i_cnt_n_16 ),
        .\axi_slv_req_ar_id[0]_3 (\gen_cnt[1].i_cnt_n_17 ),
        .axi_slv_req_ar_id_0_sp_1(axi_slv_req_ar_id_0_sn_1),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .\axi_slv_req_ar_len[4]_0 (\gen_cnt[1].i_cnt_n_30 ),
        .\axi_slv_req_ar_len[5]_0 (\gen_cnt[1].i_cnt_n_32 ),
        .axi_slv_req_ar_len_3_sp_1(\gen_cnt[1].i_cnt_n_29 ),
        .axi_slv_req_ar_len_4_sp_1(axi_slv_req_ar_len_4_sn_1),
        .axi_slv_req_ar_len_5_sp_1(\gen_cnt[1].i_cnt_n_31 ),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .axi_slv_rsp_ar_ready(axi_slv_rsp_ar_ready),
        .\axi_slv_rsp_r_data[63]_INST_0_i_1 (\axi_slv_rsp_r_data[63]_INST_0_i_1 ),
        .\axi_slv_rsp_r_data[63]_INST_0_i_4 (\axi_slv_rsp_r_data[63]_INST_0_i_4 ),
        .clk(clk),
        .\counter_q_reg[0] (i_idq_n_8),
        .\counter_q_reg[1] (\counter_q_reg[1] ),
        .\counter_q_reg[1]_0 (\counter_q_reg[1]_0 ),
        .\counter_q_reg[7] (\gen_cnt[1].i_cnt_n_3 ),
        .\counter_q_reg[8] (\counter_q_reg[8] ),
        .\counter_q_reg[8]_0 (\gen_cnt[0].i_cnt_n_3 ),
        .\counter_q_reg[8]_1 (\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .\gen_counters[0].mst_select_q_reg[0][0] (axi_slv_req_ar_burst_0_sn_1),
        .\gen_counters[0].mst_select_q_reg[0][0]_0 (\gen_counters[0].mst_select_q_reg[0][0] ),
        .\gen_counters[1].mst_select_q_reg[1][0] (\gen_counters[1].mst_select_q_reg[1][0] ),
        .\gen_data_ffs[0].linked_data_q_reg[0][data] (\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .\gen_data_ffs[0].linked_data_q_reg[0][data][0] (axi_slv_req_ar_len_6_sn_1),
        .\gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 (\gen_cnt[0].i_cnt_n_1 ),
        .\gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 (i_idq_n_12),
        .\gen_data_ffs[1].linked_data_q_reg[1][data] (\gen_data_ffs[1].linked_data_q_reg[1][data] ),
        .\gen_data_ffs[1].linked_data_q_reg[1][data][0] (i_idq_n_9),
        .\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 (\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ),
        .\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 (\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ),
        .\gen_ht_ffs[0].head_tail_q_reg[0][id] (\gen_ht_ffs[0].head_tail_q_reg[0][id] ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][free] (i_idq_n_7),
        .\head_tail_d[0][id] (\head_tail_d[0][id] ),
        .\linked_data_d[0][data] (\linked_data_d[0][data] ),
        .\linked_data_d[1][data] (\linked_data_d[1][data] ),
        .linked_data_free(linked_data_free),
        .\mem_q_reg[1][0] (\mem_q_reg[1][0] ),
        .\mem_q_reg[1][5] (\mem_q_reg[1][5] ),
        .r_state_d(r_state_d),
        .r_state_q_reg(r_state_q_reg_0),
        .r_state_q_reg_0(r_state_q_reg_1),
        .r_state_q_reg_1(\gen_ht_ffs[0].head_tail_q_reg[0][id][0] ),
        .r_state_q_reg_2(\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .r_state_q_reg_3(r_state_q_reg_2),
        .r_state_q_reg_4(r_state_q_reg_3),
        .r_state_q_reg_5(r_state_q_reg_4),
        .\splitted_req[ar][id] (\splitted_req[ar][id] ),
        .\splitted_resp[ar_ready] (\splitted_resp[ar_ready] ),
        .\splitted_resp[r][id] (\splitted_resp[r][id] ),
        .state_q(state_q),
        .state_q_reg(\gen_cnt[1].i_cnt_n_0 ),
        .state_q_reg_0(state_q_reg),
        .state_q_reg_1(state_q_reg_0),
        .state_q_reg_2(\gen_cnt[1].i_cnt_n_18 ),
        .state_q_reg_3(state_q_reg_1),
        .state_q_reg_4(\gen_cnt[1].i_cnt_n_34 ),
        .state_q_reg_5(state_q_reg_2),
        .state_q_reg_6(state_q_reg_3),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_2 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .write_pointer_q0(write_pointer_q0));
  design_1_dma_core_wrap_v_1_0_id_queue_34 i_idq
       (.D(D),
        .E(p_0_in),
        .Q(Q),
        .axi_slv_req_ar_burst(axi_slv_req_ar_burst),
        .axi_slv_req_ar_burst_0_sp_1(axi_slv_req_ar_burst_0_sn_1),
        .axi_slv_req_ar_cache(axi_slv_req_ar_cache),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .axi_slv_req_ar_len_1_sp_1(axi_slv_req_ar_len_1_sn_1),
        .axi_slv_req_ar_len_6_sp_1(axi_slv_req_ar_len_6_sn_1),
        .clk(clk),
        .\counter_q_reg[0] (\gen_cnt[0].i_cnt_n_3 ),
        .\counter_q_reg[0]_0 (\gen_cnt[1].i_cnt_n_18 ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] (r_state_q_reg_1),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ),
        .\gen_data_ffs[0].linked_data_q_reg[0][data] (\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .\gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 (i_idq_n_8),
        .\gen_data_ffs[0].linked_data_q_reg[0][next][0]_0 (\gen_cnt[1].i_cnt_n_3 ),
        .\gen_data_ffs[0].linked_data_q_reg[0][next][0]_1 (\gen_cnt[0].i_cnt_n_0 ),
        .\gen_data_ffs[1].linked_data_q_reg[1][data] (\gen_data_ffs[1].linked_data_q_reg[1][data] ),
        .\gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 (\gen_data_ffs[1].linked_data_q_reg[1][data][0] ),
        .\gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 (i_idq_n_9),
        .\gen_ht_ffs[0].head_tail_q_reg[0][head][0]_1 (i_idq_n_12),
        .\gen_ht_ffs[0].head_tail_q_reg[0][id] (\gen_ht_ffs[0].head_tail_q_reg[0][id] ),
        .\gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0 (\gen_ht_ffs[0].head_tail_q_reg[0][id][0] ),
        .\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 (state_q_reg),
        .\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 (i_idq_n_7),
        .\gen_ht_ffs[1].head_tail_q_reg[1][free]_1 (\gen_cnt[1].i_cnt_n_0 ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 (\gen_ht_ffs[1].head_tail_q_reg[1][id][0] ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 (\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2 (\gen_cnt[1].i_cnt_n_34 ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_3 (\gen_cnt[1].i_cnt_n_17 ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][tail][0]_0 (\gen_cnt[1].i_cnt_n_16 ),
        .\head_tail_d[0][id] (\head_tail_d[0][id] ),
        .\linked_data_d[0][data] (\linked_data_d[0][data] ),
        .\linked_data_d[1][data] (\linked_data_d[1][data] ),
        .linked_data_free(linked_data_free),
        .r_last_q(r_last_q),
        .r_last_q_reg(r_last_q_reg),
        .r_state_d(r_state_d),
        .r_state_q_reg(r_state_q_reg),
        .\splitted_resp[r_valid] (\splitted_resp[r_valid] ));
endmodule

(* ORIG_REF_NAME = "axi_demux" *) 
module design_1_dma_core_wrap_v_1_0_axi_demux
   (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ,
    \gen_counters[0].mst_select_q_reg[0][0] ,
    \gen_counters[1].mst_select_q_reg[1][0] ,
    axi_slv_req_b_ready_0,
    \gen_demux.lock_aw_valid_q_reg_0 ,
    \FSM_sequential_r_state_q_reg[1] ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ,
    \gen_demux.lock_ar_valid_q_reg_0 ,
    \counter_q_reg[0] ,
    \counter_q_reg[0]_0 ,
    \counter_q_reg[0]_1 ,
    \filtered_resp[w_ready] ,
    \axi_lite_resp[w_ready] ,
    \mem_q_reg[0][id][0] ,
    \gen_data_ffs[1].linked_data_q_reg[1][data][0] ,
    \status_cnt_q_reg[1] ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ,
    D,
    \status_cnt_q_reg[1]_0 ,
    axi_slv_req_b_ready_1,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 ,
    \FSM_sequential_w_state_q_reg[0] ,
    axi_slv_req_b_ready_2,
    axi_slv_req_b_ready_3,
    \counter_q_reg[0]_2 ,
    \mem_q_reg[1][0] ,
    b_state_q_reg,
    b_state_q_reg_0,
    r_busy_q_reg,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ,
    \gen_demux.lock_ar_valid_q_reg_1 ,
    \gen_demux.lock_ar_valid_q_reg_2 ,
    b_state_q_reg_1,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q ,
    clk,
    \gen_arbiter.gen_int_rr.rr_q_reg[0] ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3 ,
    \gen_counters[0].mst_select_q_reg[0][0]_0 ,
    \gen_counters[1].mst_select_q_reg[1][0]_0 ,
    axi_slv_req_b_ready,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ,
    b_state_q_reg_2,
    \gen_demux.lock_aw_valid_q_reg_1 ,
    \gen_demux.w_select_q_reg[0]_0 ,
    axi_slv_req_aw_id,
    \status_cnt_q[1]_i_4__0 ,
    axi_slv_req_r_ready,
    \gen_demux.lock_ar_valid_q_reg_3 ,
    \gen_demux.lock_aw_valid_q_reg_2 ,
    write_pointer_n06_out,
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ,
    \filtered_req[w_valid] ,
    \counter_q_reg[0]_3 ,
    \counter_q_reg[1] ,
    write_pointer_q0,
    axi_slv_req_ar_id,
    \status_cnt_q_reg[1]_1 ,
    \status_cnt_q_reg[1]_2 ,
    \status_cnt_q_reg[1]_3 ,
    write_pointer_q0_0,
    Q,
    \status_cnt_q_reg[1]_4 ,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    \FSM_sequential_w_state_q_reg[2] ,
    \FSM_sequential_w_state_q_reg[0]_0 ,
    \FSM_sequential_w_state_q_reg[0]_1 ,
    axi_slv_rsp_w_ready,
    \status_cnt_q_reg[1]_5 ,
    \filtered_req[b_ready] ,
    \status_cnt_q_reg[1]_6 ,
    \counter_q_reg[0]_4 ,
    \counter_q_reg[0]_5 ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] ,
    \filtered_resp[r][id] ,
    \counter_q_reg[0]_6 ,
    \counter_q_reg[0]_7 ,
    \filtered_req[r_ready] ,
    r_last_q,
    \counter_q[1]_i_3__0 ,
    \counter_q_reg[0]_8 ,
    \counter_q_reg[0]_9 ,
    \counter_q_reg[0]_10 ,
    \unsupported_resp[r_valid] ,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ,
    \status_cnt_q[1]_i_3__5 ,
    axi_slv_req_ar_valid,
    \splitted_resp[b_valid] ,
    E,
    \counter_q_reg[1]_0 ,
    axi_slv_req_w_last,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 );
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ;
  output \gen_counters[0].mst_select_q_reg[0][0] ;
  output \gen_counters[1].mst_select_q_reg[1][0] ;
  output axi_slv_req_b_ready_0;
  output \gen_demux.lock_aw_valid_q_reg_0 ;
  output \FSM_sequential_r_state_q_reg[1] ;
  output \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  output \gen_demux.lock_ar_valid_q_reg_0 ;
  output \counter_q_reg[0] ;
  output \counter_q_reg[0]_0 ;
  output \counter_q_reg[0]_1 ;
  output \filtered_resp[w_ready] ;
  output \axi_lite_resp[w_ready] ;
  output \mem_q_reg[0][id][0] ;
  output \gen_data_ffs[1].linked_data_q_reg[1][data][0] ;
  output [0:0]\status_cnt_q_reg[1] ;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ;
  output [0:0]D;
  output [0:0]\status_cnt_q_reg[1]_0 ;
  output axi_slv_req_b_ready_1;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 ;
  output \FSM_sequential_w_state_q_reg[0] ;
  output axi_slv_req_b_ready_2;
  output axi_slv_req_b_ready_3;
  output \counter_q_reg[0]_2 ;
  output \mem_q_reg[1][0] ;
  output b_state_q_reg;
  output b_state_q_reg_0;
  output r_busy_q_reg;
  output [0:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ;
  output \gen_demux.lock_ar_valid_q_reg_1 ;
  output \gen_demux.lock_ar_valid_q_reg_2 ;
  output b_state_q_reg_1;
  input \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  input clk;
  input \gen_arbiter.gen_int_rr.rr_q_reg[0] ;
  input \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3 ;
  input \gen_counters[0].mst_select_q_reg[0][0]_0 ;
  input \gen_counters[1].mst_select_q_reg[1][0]_0 ;
  input axi_slv_req_b_ready;
  input \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ;
  input b_state_q_reg_2;
  input \gen_demux.lock_aw_valid_q_reg_1 ;
  input \gen_demux.w_select_q_reg[0]_0 ;
  input [0:0]axi_slv_req_aw_id;
  input [0:0]\status_cnt_q[1]_i_4__0 ;
  input axi_slv_req_r_ready;
  input \gen_demux.lock_ar_valid_q_reg_3 ;
  input \gen_demux.lock_aw_valid_q_reg_2 ;
  input write_pointer_n06_out;
  input \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ;
  input \filtered_req[w_valid] ;
  input \counter_q_reg[0]_3 ;
  input \counter_q_reg[1] ;
  input write_pointer_q0;
  input [0:0]axi_slv_req_ar_id;
  input \status_cnt_q_reg[1]_1 ;
  input \status_cnt_q_reg[1]_2 ;
  input \status_cnt_q_reg[1]_3 ;
  input write_pointer_q0_0;
  input [1:0]Q;
  input [1:0]\status_cnt_q_reg[1]_4 ;
  input [1:0]\status_cnt_q_reg[0] ;
  input \status_cnt_q_reg[0]_0 ;
  input \FSM_sequential_w_state_q_reg[2] ;
  input [0:0]\FSM_sequential_w_state_q_reg[0]_0 ;
  input \FSM_sequential_w_state_q_reg[0]_1 ;
  input axi_slv_rsp_w_ready;
  input \status_cnt_q_reg[1]_5 ;
  input \filtered_req[b_ready] ;
  input \status_cnt_q_reg[1]_6 ;
  input \counter_q_reg[0]_4 ;
  input \counter_q_reg[0]_5 ;
  input [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] ;
  input \filtered_resp[r][id] ;
  input \counter_q_reg[0]_6 ;
  input \counter_q_reg[0]_7 ;
  input \filtered_req[r_ready] ;
  input r_last_q;
  input \counter_q[1]_i_3__0 ;
  input \counter_q_reg[0]_8 ;
  input \counter_q_reg[0]_9 ;
  input \counter_q_reg[0]_10 ;
  input \unsupported_resp[r_valid] ;
  input \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ;
  input \status_cnt_q[1]_i_3__5 ;
  input axi_slv_req_ar_valid;
  input \splitted_resp[b_valid] ;
  input [0:0]E;
  input [0:0]\counter_q_reg[1]_0 ;
  input axi_slv_req_w_last;
  input [0:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_r_state_q_reg[1] ;
  wire \FSM_sequential_w_state_q_reg[0] ;
  wire [0:0]\FSM_sequential_w_state_q_reg[0]_0 ;
  wire \FSM_sequential_w_state_q_reg[0]_1 ;
  wire \FSM_sequential_w_state_q_reg[2] ;
  wire [1:0]Q;
  wire \axi_lite_resp[w_ready] ;
  wire [0:0]axi_slv_req_ar_id;
  wire axi_slv_req_ar_valid;
  wire [0:0]axi_slv_req_aw_id;
  wire axi_slv_req_b_ready;
  wire axi_slv_req_b_ready_0;
  wire axi_slv_req_b_ready_1;
  wire axi_slv_req_b_ready_2;
  wire axi_slv_req_b_ready_3;
  wire axi_slv_req_r_ready;
  wire axi_slv_req_w_last;
  wire axi_slv_rsp_w_ready;
  wire b_state_q_reg;
  wire b_state_q_reg_0;
  wire b_state_q_reg_1;
  wire b_state_q_reg_2;
  wire clk;
  wire \counter_q[1]_i_3__0 ;
  wire \counter_q_reg[0] ;
  wire \counter_q_reg[0]_0 ;
  wire \counter_q_reg[0]_1 ;
  wire \counter_q_reg[0]_10 ;
  wire \counter_q_reg[0]_2 ;
  wire \counter_q_reg[0]_3 ;
  wire \counter_q_reg[0]_4 ;
  wire \counter_q_reg[0]_5 ;
  wire \counter_q_reg[0]_6 ;
  wire \counter_q_reg[0]_7 ;
  wire \counter_q_reg[0]_8 ;
  wire \counter_q_reg[0]_9 ;
  wire \counter_q_reg[1] ;
  wire [0:0]\counter_q_reg[1]_0 ;
  wire \filtered_req[b_ready] ;
  wire \filtered_req[r_ready] ;
  wire \filtered_req[w_valid] ;
  wire \filtered_resp[r][id] ;
  wire \filtered_resp[w_ready] ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  wire [0:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ;
  wire [0:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 ;
  wire [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0] ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ;
  wire \gen_counters[0].cnt_en ;
  wire \gen_counters[0].mst_select_q_reg[0][0] ;
  wire \gen_counters[0].mst_select_q_reg[0][0]_0 ;
  wire \gen_counters[1].cnt_en ;
  wire \gen_counters[1].mst_select_q_reg[1][0] ;
  wire \gen_counters[1].mst_select_q_reg[1][0]_0 ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ;
  wire \gen_data_ffs[1].linked_data_q_reg[1][data][0] ;
  wire \gen_demux.gen_ar_id_counter.i_ar_id_counter_n_3 ;
  wire \gen_demux.gen_aw_id_counter.i_aw_id_counter_n_1 ;
  wire \gen_demux.gen_aw_id_counter.i_aw_id_counter_n_3 ;
  wire \gen_demux.gen_aw_id_counter.i_aw_id_counter_n_9 ;
  wire \gen_demux.lock_ar_valid_q ;
  wire \gen_demux.lock_ar_valid_q_reg_0 ;
  wire \gen_demux.lock_ar_valid_q_reg_1 ;
  wire \gen_demux.lock_ar_valid_q_reg_2 ;
  wire \gen_demux.lock_ar_valid_q_reg_3 ;
  wire \gen_demux.lock_aw_valid_q ;
  wire \gen_demux.lock_aw_valid_q_reg_0 ;
  wire \gen_demux.lock_aw_valid_q_reg_1 ;
  wire \gen_demux.lock_aw_valid_q_reg_2 ;
  wire \gen_demux.w_cnt_up ;
  wire \gen_demux.w_open ;
  wire \gen_demux.w_select_q ;
  wire \gen_demux.w_select_q_reg[0]_0 ;
  wire \mem_q_reg[0][id][0] ;
  wire \mem_q_reg[1][0] ;
  wire [2:2]p_0_in;
  wire r_busy_q_reg;
  wire r_last_q;
  wire \splitted_resp[b_valid] ;
  wire \status_cnt_q[1]_i_3__5 ;
  wire [0:0]\status_cnt_q[1]_i_4__0 ;
  wire [1:0]\status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire [0:0]\status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[1]_1 ;
  wire \status_cnt_q_reg[1]_2 ;
  wire \status_cnt_q_reg[1]_3 ;
  wire [1:0]\status_cnt_q_reg[1]_4 ;
  wire \status_cnt_q_reg[1]_5 ;
  wire \status_cnt_q_reg[1]_6 ;
  wire \unsupported_resp[r_valid] ;
  wire write_pointer_n06_out;
  wire write_pointer_q0;
  wire write_pointer_q0_0;

  design_1_dma_core_wrap_v_1_0_axi_demux_id_counters \gen_demux.gen_ar_id_counter.i_ar_id_counter 
       (.E(E),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .axi_slv_req_ar_valid(axi_slv_req_ar_valid),
        .clk(clk),
        .\counter_q_reg[0] (\gen_arbiter.gen_int_rr.rr_q_reg[0] ),
        .\counter_q_reg[0]_0 (\gen_data_ffs[1].linked_data_q_reg[1][data][0] ),
        .\counter_q_reg[1] (\counter_q_reg[1] ),
        .\counter_q_reg[1]_0 (\mem_q_reg[0][id][0] ),
        .\counter_q_reg[1]_1 (\counter_q_reg[1]_0 ),
        .\gen_counters[0].mst_select_q_reg[0][0]_0 (\gen_counters[0].mst_select_q_reg[0][0] ),
        .\gen_counters[0].mst_select_q_reg[0][0]_1 (\gen_counters[0].mst_select_q_reg[0][0]_0 ),
        .\gen_counters[1].mst_select_q_reg[1][0]_0 (\gen_counters[1].mst_select_q_reg[1][0] ),
        .\gen_counters[1].mst_select_q_reg[1][0]_1 (\gen_counters[1].mst_select_q_reg[1][0]_0 ),
        .\gen_demux.lock_ar_valid_q (\gen_demux.lock_ar_valid_q ),
        .\gen_demux.lock_ar_valid_q_reg (\gen_demux.lock_ar_valid_q_reg_0 ),
        .\gen_demux.lock_ar_valid_q_reg_0 (\gen_demux.gen_ar_id_counter.i_ar_id_counter_n_3 ),
        .\gen_demux.lock_ar_valid_q_reg_1 (\gen_demux.lock_ar_valid_q_reg_1 ),
        .\gen_demux.lock_ar_valid_q_reg_2 (\gen_demux.lock_ar_valid_q_reg_2 ),
        .\gen_demux.lock_ar_valid_q_reg_3 (\gen_demux.lock_ar_valid_q_reg_3 ),
        .\status_cnt_q[1]_i_3__5 (\status_cnt_q[1]_i_3__5 ),
        .write_pointer_q0(write_pointer_q0));
  design_1_dma_core_wrap_v_1_0_axi_demux_id_counters_24 \gen_demux.gen_aw_id_counter.i_aw_id_counter 
       (.E(\gen_counters[0].cnt_en ),
        .\axi_lite_resp[w_ready] (\axi_lite_resp[w_ready] ),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_id_0_sp_1(\gen_demux.gen_aw_id_counter.i_aw_id_counter_n_1 ),
        .axi_slv_rsp_w_ready(axi_slv_rsp_w_ready),
        .clk(clk),
        .\counter_q_reg[0] (\counter_q_reg[0] ),
        .\counter_q_reg[0]_0 (\counter_q_reg[0]_0 ),
        .\counter_q_reg[0]_1 (\counter_q_reg[0]_1 ),
        .\counter_q_reg[0]_2 (\counter_q_reg[0]_2 ),
        .\counter_q_reg[0]_3 (\gen_arbiter.gen_int_rr.rr_q_reg[0] ),
        .\counter_q_reg[0]_4 (\counter_q_reg[0]_3 ),
        .\counter_q_reg[0]_5 (\mem_q_reg[1][0] ),
        .\counter_q_reg[0]_6 (b_state_q_reg),
        .\counter_q_reg[0]_7 (\gen_counters[1].cnt_en ),
        .\filtered_req[b_ready] (\filtered_req[b_ready] ),
        .\filtered_req[w_valid] (\filtered_req[w_valid] ),
        .\filtered_resp[w_ready] (\filtered_resp[w_ready] ),
        .\gen_data_ffs[0].linked_data_q[0][data][0]_i_4 (\gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ),
        .\gen_demux.lock_aw_valid_q (\gen_demux.lock_aw_valid_q ),
        .\gen_demux.lock_aw_valid_q_reg (\gen_demux.lock_aw_valid_q_reg_0 ),
        .\gen_demux.lock_aw_valid_q_reg_0 (\gen_demux.gen_aw_id_counter.i_aw_id_counter_n_3 ),
        .\gen_demux.lock_aw_valid_q_reg_1 (\gen_demux.lock_aw_valid_q_reg_1 ),
        .\gen_demux.lock_aw_valid_q_reg_2 (\gen_demux.lock_aw_valid_q_reg_2 ),
        .\gen_demux.w_cnt_up (\gen_demux.w_cnt_up ),
        .\gen_demux.w_open (\gen_demux.w_open ),
        .\gen_demux.w_select_q (\gen_demux.w_select_q ),
        .\gen_demux.w_select_q_reg[0] (\gen_demux.gen_aw_id_counter.i_aw_id_counter_n_9 ),
        .\gen_demux.w_select_q_reg[0]_0 (\gen_demux.w_select_q_reg[0]_0 ),
        .p_0_in(p_0_in),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .write_pointer_n06_out(write_pointer_n06_out));
  design_1_dma_core_wrap_v_1_0_rr_arb_tree \gen_demux.i_b_mux 
       (.D(D),
        .E(\gen_counters[0].cnt_en ),
        .\FSM_sequential_w_state_q_reg[0] (\FSM_sequential_w_state_q_reg[0] ),
        .\FSM_sequential_w_state_q_reg[0]_0 (\FSM_sequential_w_state_q_reg[0]_0 ),
        .\FSM_sequential_w_state_q_reg[0]_1 (\FSM_sequential_w_state_q_reg[0]_1 ),
        .\FSM_sequential_w_state_q_reg[2] (\FSM_sequential_w_state_q_reg[2] ),
        .Q(Q),
        .\axi_slv_req_aw_id[0] (\gen_counters[1].cnt_en ),
        .axi_slv_req_b_ready(axi_slv_req_b_ready),
        .axi_slv_req_b_ready_0(axi_slv_req_b_ready_0),
        .axi_slv_req_b_ready_1(axi_slv_req_b_ready_1),
        .axi_slv_req_b_ready_2(axi_slv_req_b_ready_2),
        .axi_slv_req_b_ready_3(axi_slv_req_b_ready_3),
        .b_state_q_reg(b_state_q_reg),
        .b_state_q_reg_0(b_state_q_reg_0),
        .b_state_q_reg_1(b_state_q_reg_1),
        .b_state_q_reg_2(b_state_q_reg_2),
        .clk(clk),
        .\counter_q_reg[0] (\gen_demux.gen_aw_id_counter.i_aw_id_counter_n_1 ),
        .\counter_q_reg[0]_0 (\counter_q_reg[0]_4 ),
        .\counter_q_reg[0]_1 (\counter_q_reg[0]_5 ),
        .\filtered_req[b_ready] (\filtered_req[b_ready] ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q (\gen_arbiter.gen_int_rr.gen_lock.lock_q ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0 (\gen_arbiter.gen_int_rr.rr_q_reg[0] ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1 (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] ),
        .\mem_q_reg[1][0] (\mem_q_reg[1][0] ),
        .p_0_in(p_0_in),
        .\splitted_resp[b_valid] (\splitted_resp[b_valid] ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1]_0 ),
        .\status_cnt_q_reg[1]_1 (\status_cnt_q_reg[1]_1 ),
        .\status_cnt_q_reg[1]_2 (\status_cnt_q_reg[1]_2 ),
        .\status_cnt_q_reg[1]_3 (\status_cnt_q_reg[1]_3 ),
        .\status_cnt_q_reg[1]_4 (\status_cnt_q_reg[1]_4 ),
        .\status_cnt_q_reg[1]_5 (\status_cnt_q_reg[1]_5 ),
        .\status_cnt_q_reg[1]_6 (\status_cnt_q_reg[1]_6 ),
        .write_pointer_q0_0(write_pointer_q0_0));
  design_1_dma_core_wrap_v_1_0_counter \gen_demux.i_counter_open_w 
       (.axi_slv_req_w_last(axi_slv_req_w_last),
        .clk(clk),
        .\counter_q_reg[0] (\gen_arbiter.gen_int_rr.rr_q_reg[0] ),
        .\filtered_req[w_valid] (\filtered_req[w_valid] ),
        .\filtered_resp[w_ready] (\filtered_resp[w_ready] ),
        .\gen_demux.w_cnt_up (\gen_demux.w_cnt_up ),
        .\gen_demux.w_open (\gen_demux.w_open ));
  design_1_dma_core_wrap_v_1_0_rr_arb_tree__parameterized0 \gen_demux.i_r_mux 
       (.\FSM_sequential_r_state_q_reg[1] (\FSM_sequential_r_state_q_reg[1] ),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .clk(clk),
        .\counter_q[1]_i_3__0_0 (\counter_q[1]_i_3__0 ),
        .\counter_q_reg[0] (\counter_q_reg[0]_6 ),
        .\counter_q_reg[0]_0 (\counter_q_reg[0]_7 ),
        .\counter_q_reg[0]_1 (\counter_q_reg[0]_8 ),
        .\counter_q_reg[0]_2 (\counter_q_reg[0]_9 ),
        .\counter_q_reg[0]_3 (\counter_q_reg[0]_10 ),
        .\filtered_req[r_ready] (\filtered_req[r_ready] ),
        .\filtered_resp[r][id] (\filtered_resp[r][id] ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_3 ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 (\gen_arbiter.gen_int_rr.rr_q_reg[0] ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ),
        .\gen_data_ffs[1].linked_data_q_reg[1][data][0] (\gen_data_ffs[1].linked_data_q_reg[1][data][0] ),
        .\mem_q_reg[0][id][0] (\mem_q_reg[0][id][0] ),
        .r_busy_q_reg(r_busy_q_reg),
        .r_last_q(r_last_q),
        .\status_cnt_q[1]_i_4__0 (\status_cnt_q[1]_i_4__0 ),
        .\unsupported_resp[r_valid] (\unsupported_resp[r_valid] ));
  FDCE \gen_demux.lock_ar_valid_q_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.rr_q_reg[0] ),
        .D(\gen_demux.gen_ar_id_counter.i_ar_id_counter_n_3 ),
        .Q(\gen_demux.lock_ar_valid_q ));
  FDCE \gen_demux.lock_aw_valid_q_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.rr_q_reg[0] ),
        .D(\gen_demux.gen_aw_id_counter.i_aw_id_counter_n_3 ),
        .Q(\gen_demux.lock_aw_valid_q ));
  FDCE \gen_demux.w_select_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.rr_q_reg[0] ),
        .D(\gen_demux.gen_aw_id_counter.i_aw_id_counter_n_9 ),
        .Q(\gen_demux.w_select_q ));
endmodule

(* ORIG_REF_NAME = "axi_demux_id_counters" *) 
module design_1_dma_core_wrap_v_1_0_axi_demux_id_counters
   (\gen_counters[0].mst_select_q_reg[0][0]_0 ,
    \gen_counters[1].mst_select_q_reg[1][0]_0 ,
    \gen_demux.lock_ar_valid_q_reg ,
    \gen_demux.lock_ar_valid_q_reg_0 ,
    \gen_demux.lock_ar_valid_q_reg_1 ,
    \gen_demux.lock_ar_valid_q_reg_2 ,
    \gen_counters[0].mst_select_q_reg[0][0]_1 ,
    clk,
    \counter_q_reg[0] ,
    \gen_counters[1].mst_select_q_reg[1][0]_1 ,
    \gen_demux.lock_ar_valid_q ,
    \gen_demux.lock_ar_valid_q_reg_3 ,
    \counter_q_reg[1] ,
    write_pointer_q0,
    axi_slv_req_ar_id,
    \counter_q_reg[1]_0 ,
    \counter_q_reg[0]_0 ,
    \status_cnt_q[1]_i_3__5 ,
    axi_slv_req_ar_valid,
    E,
    \counter_q_reg[1]_1 );
  output \gen_counters[0].mst_select_q_reg[0][0]_0 ;
  output \gen_counters[1].mst_select_q_reg[1][0]_0 ;
  output \gen_demux.lock_ar_valid_q_reg ;
  output \gen_demux.lock_ar_valid_q_reg_0 ;
  output \gen_demux.lock_ar_valid_q_reg_1 ;
  output \gen_demux.lock_ar_valid_q_reg_2 ;
  input \gen_counters[0].mst_select_q_reg[0][0]_1 ;
  input clk;
  input \counter_q_reg[0] ;
  input \gen_counters[1].mst_select_q_reg[1][0]_1 ;
  input \gen_demux.lock_ar_valid_q ;
  input \gen_demux.lock_ar_valid_q_reg_3 ;
  input \counter_q_reg[1] ;
  input write_pointer_q0;
  input [0:0]axi_slv_req_ar_id;
  input \counter_q_reg[1]_0 ;
  input \counter_q_reg[0]_0 ;
  input \status_cnt_q[1]_i_3__5 ;
  input axi_slv_req_ar_valid;
  input [0:0]E;
  input [0:0]\counter_q_reg[1]_1 ;

  wire [0:0]E;
  wire [0:0]axi_slv_req_ar_id;
  wire axi_slv_req_ar_valid;
  wire clk;
  wire \counter_q_reg[0] ;
  wire \counter_q_reg[0]_0 ;
  wire \counter_q_reg[1] ;
  wire \counter_q_reg[1]_0 ;
  wire [0:0]\counter_q_reg[1]_1 ;
  wire \gen_counters[0].in_flight ;
  wire \gen_counters[0].mst_select_q_reg[0][0]_0 ;
  wire \gen_counters[0].mst_select_q_reg[0][0]_1 ;
  wire \gen_counters[0].overflow ;
  wire \gen_counters[1].mst_select_q_reg[1][0]_0 ;
  wire \gen_counters[1].mst_select_q_reg[1][0]_1 ;
  wire \gen_demux.lock_ar_valid_q ;
  wire \gen_demux.lock_ar_valid_q_i_4_n_0 ;
  wire \gen_demux.lock_ar_valid_q_reg ;
  wire \gen_demux.lock_ar_valid_q_reg_0 ;
  wire \gen_demux.lock_ar_valid_q_reg_1 ;
  wire \gen_demux.lock_ar_valid_q_reg_2 ;
  wire \gen_demux.lock_ar_valid_q_reg_3 ;
  wire \status_cnt_q[1]_i_3__5 ;
  wire write_pointer_q0;

  design_1_dma_core_wrap_v_1_0_delta_counter_27 \gen_counters[0].i_in_flight_cnt 
       (.E(E),
        .Q({\gen_counters[0].overflow ,\gen_counters[0].in_flight }),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .clk(clk),
        .\counter_q_reg[0]_0 (\counter_q_reg[1] ),
        .\counter_q_reg[0]_1 (\counter_q_reg[0]_0 ),
        .\counter_q_reg[0]_2 (\counter_q_reg[0] ),
        .write_pointer_q0(write_pointer_q0));
  FDCE \gen_counters[0].mst_select_q_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\counter_q_reg[0] ),
        .D(\gen_counters[0].mst_select_q_reg[0][0]_1 ),
        .Q(\gen_counters[0].mst_select_q_reg[0][0]_0 ));
  design_1_dma_core_wrap_v_1_0_delta_counter_28 \gen_counters[1].i_in_flight_cnt 
       (.Q({\gen_counters[0].overflow ,\gen_counters[0].in_flight }),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .axi_slv_req_ar_valid(axi_slv_req_ar_valid),
        .clk(clk),
        .\counter_q_reg[0]_0 (\counter_q_reg[0] ),
        .\counter_q_reg[1]_0 (\counter_q_reg[1] ),
        .\counter_q_reg[1]_1 (\counter_q_reg[1]_0 ),
        .\counter_q_reg[1]_2 (\counter_q_reg[1]_1 ),
        .\gen_demux.lock_ar_valid_q (\gen_demux.lock_ar_valid_q ),
        .\gen_demux.lock_ar_valid_q_reg (\gen_demux.lock_ar_valid_q_reg ),
        .\gen_demux.lock_ar_valid_q_reg_0 (\gen_demux.lock_ar_valid_q_reg_0 ),
        .\gen_demux.lock_ar_valid_q_reg_1 (\gen_demux.lock_ar_valid_q_reg_1 ),
        .\gen_demux.lock_ar_valid_q_reg_2 (\gen_demux.lock_ar_valid_q_reg_2 ),
        .\gen_demux.lock_ar_valid_q_reg_3 (\gen_demux.lock_ar_valid_q_reg_3 ),
        .\gen_demux.lock_ar_valid_q_reg_4 (\gen_demux.lock_ar_valid_q_i_4_n_0 ),
        .\status_cnt_q[1]_i_3__5 (\status_cnt_q[1]_i_3__5 ),
        .write_pointer_q0(write_pointer_q0));
  FDCE \gen_counters[1].mst_select_q_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\counter_q_reg[0] ),
        .D(\gen_counters[1].mst_select_q_reg[1][0]_1 ),
        .Q(\gen_counters[1].mst_select_q_reg[1][0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_demux.lock_ar_valid_q_i_4 
       (.I0(\gen_counters[1].mst_select_q_reg[1][0]_0 ),
        .I1(axi_slv_req_ar_id),
        .I2(\gen_counters[0].mst_select_q_reg[0][0]_0 ),
        .O(\gen_demux.lock_ar_valid_q_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_demux_id_counters" *) 
module design_1_dma_core_wrap_v_1_0_axi_demux_id_counters_24
   (\gen_demux.lock_aw_valid_q_reg ,
    axi_slv_req_aw_id_0_sp_1,
    \gen_demux.w_cnt_up ,
    \gen_demux.lock_aw_valid_q_reg_0 ,
    \counter_q_reg[0] ,
    \counter_q_reg[0]_0 ,
    \counter_q_reg[0]_1 ,
    \filtered_resp[w_ready] ,
    \axi_lite_resp[w_ready] ,
    \gen_demux.w_select_q_reg[0] ,
    p_0_in,
    \counter_q_reg[0]_2 ,
    clk,
    \counter_q_reg[0]_3 ,
    \gen_demux.lock_aw_valid_q ,
    \gen_demux.lock_aw_valid_q_reg_1 ,
    \gen_demux.w_select_q_reg[0]_0 ,
    axi_slv_req_aw_id,
    \gen_demux.lock_aw_valid_q_reg_2 ,
    write_pointer_n06_out,
    \gen_demux.w_open ,
    \gen_demux.w_select_q ,
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ,
    \filtered_req[w_valid] ,
    \counter_q_reg[0]_4 ,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    axi_slv_rsp_w_ready,
    \counter_q_reg[0]_5 ,
    \filtered_req[b_ready] ,
    \counter_q_reg[0]_6 ,
    E,
    \counter_q_reg[0]_7 );
  output \gen_demux.lock_aw_valid_q_reg ;
  output axi_slv_req_aw_id_0_sp_1;
  output \gen_demux.w_cnt_up ;
  output \gen_demux.lock_aw_valid_q_reg_0 ;
  output \counter_q_reg[0] ;
  output \counter_q_reg[0]_0 ;
  output \counter_q_reg[0]_1 ;
  output \filtered_resp[w_ready] ;
  output \axi_lite_resp[w_ready] ;
  output \gen_demux.w_select_q_reg[0] ;
  output [0:0]p_0_in;
  output \counter_q_reg[0]_2 ;
  input clk;
  input \counter_q_reg[0]_3 ;
  input \gen_demux.lock_aw_valid_q ;
  input \gen_demux.lock_aw_valid_q_reg_1 ;
  input \gen_demux.w_select_q_reg[0]_0 ;
  input [0:0]axi_slv_req_aw_id;
  input \gen_demux.lock_aw_valid_q_reg_2 ;
  input write_pointer_n06_out;
  input \gen_demux.w_open ;
  input \gen_demux.w_select_q ;
  input \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ;
  input \filtered_req[w_valid] ;
  input \counter_q_reg[0]_4 ;
  input [1:0]\status_cnt_q_reg[0] ;
  input \status_cnt_q_reg[0]_0 ;
  input axi_slv_rsp_w_ready;
  input \counter_q_reg[0]_5 ;
  input \filtered_req[b_ready] ;
  input \counter_q_reg[0]_6 ;
  input [0:0]E;
  input [0:0]\counter_q_reg[0]_7 ;

  wire [0:0]E;
  wire \axi_lite_resp[w_ready] ;
  wire [0:0]axi_slv_req_aw_id;
  wire axi_slv_req_aw_id_0_sn_1;
  wire axi_slv_rsp_w_ready;
  wire clk;
  wire \counter_q_reg[0] ;
  wire \counter_q_reg[0]_0 ;
  wire \counter_q_reg[0]_1 ;
  wire \counter_q_reg[0]_2 ;
  wire \counter_q_reg[0]_3 ;
  wire \counter_q_reg[0]_4 ;
  wire \counter_q_reg[0]_5 ;
  wire \counter_q_reg[0]_6 ;
  wire [0:0]\counter_q_reg[0]_7 ;
  wire \filtered_req[b_ready] ;
  wire \filtered_req[w_valid] ;
  wire \filtered_resp[w_ready] ;
  wire \gen_counters[0].i_in_flight_cnt_n_2 ;
  wire \gen_counters[0].in_flight ;
  wire \gen_counters[0].mst_select_q_reg[0]_0 ;
  wire \gen_counters[0].overflow ;
  wire \gen_counters[1].i_in_flight_cnt_n_10 ;
  wire \gen_counters[1].i_in_flight_cnt_n_11 ;
  wire \gen_counters[1].mst_select_q_reg[1]_1 ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ;
  wire \gen_demux.lock_aw_valid_q ;
  wire \gen_demux.lock_aw_valid_q_reg ;
  wire \gen_demux.lock_aw_valid_q_reg_0 ;
  wire \gen_demux.lock_aw_valid_q_reg_1 ;
  wire \gen_demux.lock_aw_valid_q_reg_2 ;
  wire \gen_demux.w_cnt_up ;
  wire \gen_demux.w_open ;
  wire \gen_demux.w_select_q ;
  wire \gen_demux.w_select_q_reg[0] ;
  wire \gen_demux.w_select_q_reg[0]_0 ;
  wire [0:0]p_0_in;
  wire [1:0]\status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire write_pointer_n06_out;

  assign axi_slv_req_aw_id_0_sp_1 = axi_slv_req_aw_id_0_sn_1;
  design_1_dma_core_wrap_v_1_0_delta_counter_25 \gen_counters[0].i_in_flight_cnt 
       (.E(E),
        .Q({\gen_counters[0].overflow ,\gen_counters[0].in_flight }),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .clk(clk),
        .\counter_q_reg[0]_0 (\counter_q_reg[0]_5 ),
        .\counter_q_reg[0]_1 (\counter_q_reg[0]_6 ),
        .\counter_q_reg[0]_2 (p_0_in),
        .\counter_q_reg[0]_3 (\counter_q_reg[0]_3 ),
        .\filtered_req[b_ready] (\filtered_req[b_ready] ),
        .\gen_counters[0].mst_select_q_reg[0]_0 (\gen_counters[0].mst_select_q_reg[0]_0 ),
        .\gen_counters[1].mst_select_q_reg[1][0] (\gen_counters[0].i_in_flight_cnt_n_2 ),
        .\gen_counters[1].mst_select_q_reg[1]_1 (\gen_counters[1].mst_select_q_reg[1]_1 ));
  FDCE \gen_counters[0].mst_select_q_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\counter_q_reg[0]_3 ),
        .D(\gen_counters[1].i_in_flight_cnt_n_11 ),
        .Q(\gen_counters[0].mst_select_q_reg[0]_0 ));
  design_1_dma_core_wrap_v_1_0_delta_counter_26 \gen_counters[1].i_in_flight_cnt 
       (.Q({\gen_counters[0].overflow ,\gen_counters[0].in_flight }),
        .\axi_lite_resp[w_ready] (\axi_lite_resp[w_ready] ),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_id_0_sp_1(axi_slv_req_aw_id_0_sn_1),
        .axi_slv_rsp_w_ready(axi_slv_rsp_w_ready),
        .clk(clk),
        .\counter_q_reg[0]_0 (\counter_q_reg[0] ),
        .\counter_q_reg[0]_1 (\counter_q_reg[0]_0 ),
        .\counter_q_reg[0]_2 (\counter_q_reg[0]_1 ),
        .\counter_q_reg[0]_3 (\counter_q_reg[0]_2 ),
        .\counter_q_reg[0]_4 (\counter_q_reg[0]_4 ),
        .\counter_q_reg[0]_5 (\counter_q_reg[0]_5 ),
        .\counter_q_reg[0]_6 (\counter_q_reg[0]_6 ),
        .\counter_q_reg[0]_7 (\counter_q_reg[0]_7 ),
        .\counter_q_reg[0]_8 (\counter_q_reg[0]_3 ),
        .\filtered_req[b_ready] (\filtered_req[b_ready] ),
        .\filtered_req[w_valid] (\filtered_req[w_valid] ),
        .\filtered_resp[w_ready] (\filtered_resp[w_ready] ),
        .\gen_counters[0].mst_select_q_reg[0][0] (\gen_counters[1].i_in_flight_cnt_n_11 ),
        .\gen_counters[0].mst_select_q_reg[0]_0 (\gen_counters[0].mst_select_q_reg[0]_0 ),
        .\gen_counters[1].mst_select_q_reg[1][0] (\gen_counters[1].i_in_flight_cnt_n_10 ),
        .\gen_counters[1].mst_select_q_reg[1]_1 (\gen_counters[1].mst_select_q_reg[1]_1 ),
        .\gen_data_ffs[0].linked_data_q[0][data][0]_i_4 (\gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ),
        .\gen_demux.lock_aw_valid_q (\gen_demux.lock_aw_valid_q ),
        .\gen_demux.lock_aw_valid_q_reg (\gen_demux.lock_aw_valid_q_reg ),
        .\gen_demux.lock_aw_valid_q_reg_0 (\gen_demux.w_cnt_up ),
        .\gen_demux.lock_aw_valid_q_reg_1 (\gen_demux.lock_aw_valid_q_reg_0 ),
        .\gen_demux.lock_aw_valid_q_reg_2 (\gen_demux.lock_aw_valid_q_reg_1 ),
        .\gen_demux.lock_aw_valid_q_reg_3 (\gen_demux.lock_aw_valid_q_reg_2 ),
        .\gen_demux.w_open (\gen_demux.w_open ),
        .\gen_demux.w_select_q (\gen_demux.w_select_q ),
        .\gen_demux.w_select_q_reg[0] (\gen_demux.w_select_q_reg[0] ),
        .\gen_demux.w_select_q_reg[0]_0 (\gen_demux.w_select_q_reg[0]_0 ),
        .p_0_in(p_0_in),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[1] (\gen_counters[0].i_in_flight_cnt_n_2 ),
        .write_pointer_n06_out(write_pointer_n06_out));
  FDCE \gen_counters[1].mst_select_q_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\counter_q_reg[0]_3 ),
        .D(\gen_counters[1].i_in_flight_cnt_n_10 ),
        .Q(\gen_counters[1].mst_select_q_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "axi_err_slv" *) 
module design_1_dma_core_wrap_v_1_0_axi_err_slv
   (\unsupported_resp[r][id] ,
    write_pointer_q0,
    \unsupported_resp[r_valid] ,
    axi_slv_req_aw_burst_0_sp_1,
    \status_cnt_q_reg[0] ,
    Q,
    write_pointer_n06_out,
    \mem_q_reg[1][0] ,
    \filtered_resp[r][last] ,
    \counter_q_reg[7] ,
    axi_slv_req_ar_id,
    clk,
    \mem_q_reg[0][0] ,
    \status_cnt_q_reg[1] ,
    axi_slv_req_aw_id,
    \read_pointer_q_reg[0] ,
    \filtered_req[b_ready] ,
    \filtered_req[w_valid] ,
    \status_cnt_q_reg[0]_0 ,
    axi_slv_req_w_last,
    axi_slv_req_aw_burst,
    axi_slv_req_aw_cache,
    \status_cnt_q_reg[1]_0 ,
    axi_slv_req_aw_len,
    \counter_q_reg[0] ,
    \counter_q_reg[0]_0 ,
    axi_slv_req_r_ready,
    \filtered_req[r_ready] ,
    axi_slv_rsp_r_last,
    r_last_q,
    axi_slv_rsp_r_last_0,
    \mem_q_reg[0][len][0] ,
    \mem_q_reg[0][len][0]_0 ,
    axi_slv_req_ar_len);
  output \unsupported_resp[r][id] ;
  output write_pointer_q0;
  output \unsupported_resp[r_valid] ;
  output axi_slv_req_aw_burst_0_sp_1;
  output \status_cnt_q_reg[0] ;
  output [1:0]Q;
  output write_pointer_n06_out;
  output \mem_q_reg[1][0] ;
  output \filtered_resp[r][last] ;
  output \counter_q_reg[7] ;
  input [0:0]axi_slv_req_ar_id;
  input clk;
  input \mem_q_reg[0][0] ;
  input \status_cnt_q_reg[1] ;
  input [0:0]axi_slv_req_aw_id;
  input \read_pointer_q_reg[0] ;
  input \filtered_req[b_ready] ;
  input \filtered_req[w_valid] ;
  input \status_cnt_q_reg[0]_0 ;
  input axi_slv_req_w_last;
  input [1:0]axi_slv_req_aw_burst;
  input [0:0]axi_slv_req_aw_cache;
  input \status_cnt_q_reg[1]_0 ;
  input [3:0]axi_slv_req_aw_len;
  input \counter_q_reg[0] ;
  input [0:0]\counter_q_reg[0]_0 ;
  input axi_slv_req_r_ready;
  input \filtered_req[r_ready] ;
  input axi_slv_rsp_r_last;
  input r_last_q;
  input axi_slv_rsp_r_last_0;
  input \mem_q_reg[0][len][0] ;
  input \mem_q_reg[0][len][0]_0 ;
  input [7:0]axi_slv_req_ar_len;

  wire [1:0]Q;
  wire [0:0]axi_slv_req_ar_id;
  wire [7:0]axi_slv_req_ar_len;
  wire [1:0]axi_slv_req_aw_burst;
  wire axi_slv_req_aw_burst_0_sn_1;
  wire [0:0]axi_slv_req_aw_cache;
  wire [0:0]axi_slv_req_aw_id;
  wire [3:0]axi_slv_req_aw_len;
  wire axi_slv_req_r_ready;
  wire axi_slv_req_w_last;
  wire axi_slv_rsp_r_last;
  wire axi_slv_rsp_r_last_0;
  wire clk;
  wire [0:0]counter_d;
  wire \counter_q_reg[0] ;
  wire [0:0]\counter_q_reg[0]_0 ;
  wire \counter_q_reg[7] ;
  wire \filtered_req[b_ready] ;
  wire \filtered_req[r_ready] ;
  wire \filtered_req[w_valid] ;
  wire \filtered_resp[r][last] ;
  wire i_r_counter_n_1;
  wire i_r_fifo_n_10;
  wire i_r_fifo_n_11;
  wire i_r_fifo_n_12;
  wire i_r_fifo_n_2;
  wire i_r_fifo_n_3;
  wire i_r_fifo_n_5;
  wire i_r_fifo_n_6;
  wire i_r_fifo_n_7;
  wire i_r_fifo_n_8;
  wire i_r_fifo_n_9;
  wire \mem_q_reg[0][0] ;
  wire \mem_q_reg[0][len][0] ;
  wire \mem_q_reg[0][len][0]_0 ;
  wire \mem_q_reg[1][0] ;
  wire [0:0]r_current_beat;
  wire r_last_q;
  wire \read_pointer_q_reg[0] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[1]_0 ;
  wire \unsupported_resp[r][id] ;
  wire \unsupported_resp[r_valid] ;
  wire w_fifo_data;
  wire write_pointer_n06_out;
  wire write_pointer_q0;
  wire write_pointer_q0_0;

  assign axi_slv_req_aw_burst_0_sp_1 = axi_slv_req_aw_burst_0_sn_1;
  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized1_22 i_b_fifo
       (.Q(Q),
        .clk(clk),
        .\filtered_req[b_ready] (\filtered_req[b_ready] ),
        .\mem_q_reg[0][0]_0 (\mem_q_reg[0][0] ),
        .\mem_q_reg[1][0]_0 (\mem_q_reg[1][0] ),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0] ),
        .w_fifo_data(w_fifo_data),
        .write_pointer_q0(write_pointer_q0_0));
  design_1_dma_core_wrap_v_1_0_counter__parameterized0 i_r_counter
       (.D(counter_d),
        .E(i_r_fifo_n_3),
        .Q(r_current_beat),
        .axi_slv_rsp_r_last(axi_slv_rsp_r_last),
        .axi_slv_rsp_r_last_0(axi_slv_rsp_r_last_0),
        .clk(clk),
        .\counter_q_reg[0] (\mem_q_reg[0][0] ),
        .\counter_q_reg[6] (i_r_counter_n_1),
        .\counter_q_reg[7] (\counter_q_reg[7] ),
        .\counter_q_reg[7]_0 (i_r_fifo_n_2),
        .\counter_q_reg[7]_1 ({i_r_fifo_n_6,i_r_fifo_n_7,i_r_fifo_n_8,i_r_fifo_n_9,i_r_fifo_n_10,i_r_fifo_n_11,i_r_fifo_n_12}),
        .\counter_q_reg[7]_2 (\counter_q_reg[0] ),
        .\counter_q_reg[7]_3 (\unsupported_resp[r_valid] ),
        .\filtered_req[r_ready] (\filtered_req[r_ready] ),
        .\filtered_resp[r][last] (\filtered_resp[r][last] ),
        .r_last_q(r_last_q));
  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized2 i_r_fifo
       (.D(counter_d),
        .E(write_pointer_q0),
        .Q(r_current_beat),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .clk(clk),
        .\counter_q_reg[0] (\unsupported_resp[r_valid] ),
        .\counter_q_reg[0]_0 (\counter_q_reg[0] ),
        .\counter_q_reg[0]_1 (\counter_q_reg[0]_0 ),
        .\mem_q_reg[0][id][0]_0 (\mem_q_reg[0][0] ),
        .\mem_q_reg[0][len][0]_0 (\mem_q_reg[0][len][0] ),
        .\mem_q_reg[0][len][0]_1 (\mem_q_reg[0][len][0]_0 ),
        .\mem_q_reg[0][len][7]_0 ({i_r_fifo_n_6,i_r_fifo_n_7,i_r_fifo_n_8,i_r_fifo_n_9,i_r_fifo_n_10,i_r_fifo_n_11,i_r_fifo_n_12}),
        .r_busy_q_reg(i_r_fifo_n_2),
        .r_busy_q_reg_0(i_r_counter_n_1),
        .\status_cnt_q_reg[0]_0 (i_r_fifo_n_3),
        .\status_cnt_q_reg[1]_0 (i_r_fifo_n_5),
        .\unsupported_resp[r][id] (\unsupported_resp[r][id] ));
  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized0_23 i_w_fifo
       (.Q(Q),
        .axi_slv_req_aw_burst(axi_slv_req_aw_burst),
        .axi_slv_req_aw_burst_0_sp_1(axi_slv_req_aw_burst_0_sn_1),
        .axi_slv_req_aw_cache(axi_slv_req_aw_cache),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .axi_slv_req_w_last(axi_slv_req_w_last),
        .clk(clk),
        .\filtered_req[w_valid] (\filtered_req[w_valid] ),
        .\mem_q_reg[0][0]_0 (\mem_q_reg[0][0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[1]_1 (\status_cnt_q_reg[1]_0 ),
        .w_fifo_data(w_fifo_data),
        .write_pointer_n06_out(write_pointer_n06_out),
        .write_pointer_q0(write_pointer_q0_0));
  FDCE r_busy_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[0][0] ),
        .D(i_r_fifo_n_5),
        .Q(\unsupported_resp[r_valid] ));
endmodule

(* ORIG_REF_NAME = "axi_lite_to_reg" *) 
module design_1_dma_core_wrap_v_1_0_axi_lite_to_reg
   (\mem_q_reg[0][error] ,
    \mem_q_reg[1][error] ,
    \read_pointer_q_reg[0] ,
    \read_pointer_q_reg[0]_0 ,
    \read_pointer_q_reg[0]_1 ,
    \read_pointer_q_reg[0]_2 ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ,
    D,
    write_pointer_q0,
    Q,
    \read_pointer_q_reg[0]_3 ,
    conf_decouple_we,
    \q[0]_i_5 ,
    \q[0]_i_5_0 ,
    E,
    \gen_arbiter.gen_int_rr.rr_q_reg[0] ,
    \completed_q_reg[2] ,
    \completed_q_reg[1] ,
    \completed_q_reg[0] ,
    \status_cnt_q_reg[1] ,
    \status_cnt_q_reg[1]_0 ,
    \status_cnt_q_reg[1]_1 ,
    \splitted_resp[b_valid] ,
    \status_cnt_q_reg[1]_2 ,
    \status_cnt_q_reg[0] ,
    \splitted_resp[r_valid] ,
    \status_cnt_q_reg[1]_3 ,
    \splitted_resp[ar_ready] ,
    \axi_lite_resp[b][resp] ,
    axi_slv_rsp_r_data,
    \read_pointer_q_reg[0]_4 ,
    \mem_q_reg[0] ,
    axi_slv_req_ar_len_4_sp_1,
    axi_slv_req_ar_len_1_sp_1,
    axi_slv_req_ar_len_3_sp_1,
    S,
    write_pointer_q,
    clk,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q ,
    \axi_lite_resp[w_ready] ,
    \mem_q_reg[0][data][63] ,
    \mem_q_reg[0][data][63]_0 ,
    \mem_q_reg[0][data][63]_1 ,
    \mem_q_reg[0][data][63]_2 ,
    \mem_q_reg[0][data][4] ,
    \mem_q_reg[0][data][36] ,
    \mem_q_reg[0][data][63]_3 ,
    CO,
    read_pointer_q0,
    full,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ,
    write_pointer_q0_0,
    b_state_q_reg,
    \ax_q_reg[len][0] ,
    axi_slv_rsp_r_data_63_sp_1,
    \axi_slv_rsp_r_data[63]_0 ,
    \read_pointer_q_reg[0]_5 ,
    axi_slv_req_ar_len,
    \ax_q_reg[len][7] ,
    axi_slv_req_ar_addr,
    axi_slv_req_ar_size,
    \ax_d0_inferred__0/i__carry ,
    axi_slv_req_w_data,
    axi_slv_req_w_strb,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[1]_4 ,
    \read_pointer_q_reg[0]_6 ,
    \read_pointer_q_reg[0]_7 ,
    \read_pointer_q_reg[0]_8 ,
    \mem_q_reg[0][data][2] ,
    \mem_q_reg[1][addr][5] ,
    \mem_q_reg[0][0] ,
    \mem_q_reg[1][5] ,
    \mem_q_reg[1][0] );
  output \mem_q_reg[0][error] ;
  output \mem_q_reg[1][error] ;
  output \read_pointer_q_reg[0] ;
  output \read_pointer_q_reg[0]_0 ;
  output \read_pointer_q_reg[0]_1 ;
  output \read_pointer_q_reg[0]_2 ;
  output \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  output [63:0]D;
  output write_pointer_q0;
  output [1:0]Q;
  output \read_pointer_q_reg[0]_3 ;
  output conf_decouple_we;
  output [0:0]\q[0]_i_5 ;
  output [0:0]\q[0]_i_5_0 ;
  output [0:0]E;
  output \gen_arbiter.gen_int_rr.rr_q_reg[0] ;
  output \completed_q_reg[2] ;
  output \completed_q_reg[1] ;
  output \completed_q_reg[0] ;
  output [1:0]\status_cnt_q_reg[1] ;
  output [1:0]\status_cnt_q_reg[1]_0 ;
  output [1:0]\status_cnt_q_reg[1]_1 ;
  output \splitted_resp[b_valid] ;
  output \status_cnt_q_reg[1]_2 ;
  output \status_cnt_q_reg[0] ;
  output \splitted_resp[r_valid] ;
  output \status_cnt_q_reg[1]_3 ;
  output \splitted_resp[ar_ready] ;
  output [0:0]\axi_lite_resp[b][resp] ;
  output [63:0]axi_slv_rsp_r_data;
  output \read_pointer_q_reg[0]_4 ;
  output \mem_q_reg[0] ;
  output axi_slv_req_ar_len_4_sp_1;
  output axi_slv_req_ar_len_1_sp_1;
  output axi_slv_req_ar_len_3_sp_1;
  output [5:0]S;
  output write_pointer_q;
  input clk;
  input \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ;
  input \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  input \axi_lite_resp[w_ready] ;
  input [58:0]\mem_q_reg[0][data][63] ;
  input [58:0]\mem_q_reg[0][data][63]_0 ;
  input [58:0]\mem_q_reg[0][data][63]_1 ;
  input [60:0]\mem_q_reg[0][data][63]_2 ;
  input \mem_q_reg[0][data][4] ;
  input \mem_q_reg[0][data][36] ;
  input [63:0]\mem_q_reg[0][data][63]_3 ;
  input [0:0]CO;
  input read_pointer_q0;
  input full;
  input \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ;
  input write_pointer_q0_0;
  input [1:0]b_state_q_reg;
  input [1:0]\ax_q_reg[len][0] ;
  input axi_slv_rsp_r_data_63_sp_1;
  input [0:0]\axi_slv_rsp_r_data[63]_0 ;
  input \read_pointer_q_reg[0]_5 ;
  input [5:0]axi_slv_req_ar_len;
  input \ax_q_reg[len][7] ;
  input [5:0]axi_slv_req_ar_addr;
  input [2:0]axi_slv_req_ar_size;
  input \ax_d0_inferred__0/i__carry ;
  input [63:0]axi_slv_req_w_data;
  input [3:0]axi_slv_req_w_strb;
  input [0:0]\status_cnt_q_reg[0]_0 ;
  input [0:0]\status_cnt_q_reg[1]_4 ;
  input \read_pointer_q_reg[0]_6 ;
  input \read_pointer_q_reg[0]_7 ;
  input \read_pointer_q_reg[0]_8 ;
  input [2:0]\mem_q_reg[0][data][2] ;
  input [5:0]\mem_q_reg[1][addr][5] ;
  input [0:0]\mem_q_reg[0][0] ;
  input [5:0]\mem_q_reg[1][5] ;
  input [0:0]\mem_q_reg[1][0] ;

  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [5:0]S;
  wire \ax_d0_inferred__0/i__carry ;
  wire [1:0]\ax_q_reg[len][0] ;
  wire \ax_q_reg[len][7] ;
  wire [0:0]\axi_lite_resp[b][resp] ;
  wire \axi_lite_resp[w_ready] ;
  wire [5:0]axi_slv_req_ar_addr;
  wire [5:0]axi_slv_req_ar_len;
  wire axi_slv_req_ar_len_1_sn_1;
  wire axi_slv_req_ar_len_3_sn_1;
  wire axi_slv_req_ar_len_4_sn_1;
  wire [2:0]axi_slv_req_ar_size;
  wire [63:0]axi_slv_req_w_data;
  wire [3:0]axi_slv_req_w_strb;
  wire [63:0]axi_slv_rsp_r_data;
  wire [0:0]\axi_slv_rsp_r_data[63]_0 ;
  wire axi_slv_rsp_r_data_63_sn_1;
  wire [1:0]b_state_q_reg;
  wire clk;
  wire \completed_q_reg[0] ;
  wire \completed_q_reg[1] ;
  wire \completed_q_reg[2] ;
  wire conf_decouple_we;
  wire [3:3]\dma_regs_req[addr] ;
  wire [0:0]\dma_regs_req[wstrb] ;
  wire \dma_regs_rsp[error] ;
  wire [63:3]\dma_regs_rsp[rdata] ;
  wire full;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0] ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ;
  wire i_fifo_read_n_11;
  wire i_fifo_read_n_5;
  wire i_fifo_read_n_79;
  wire i_fifo_read_resp_n_5;
  wire i_fifo_write_req_n_66;
  wire i_fifo_write_req_n_68;
  wire i_fifo_write_req_n_69;
  wire i_fifo_write_req_n_70;
  wire i_fifo_write_req_n_71;
  wire i_fifo_write_req_n_72;
  wire i_fifo_write_req_n_73;
  wire i_fifo_write_req_n_74;
  wire i_fifo_write_resp_n_5;
  wire i_fifo_write_resp_n_6;
  wire i_fifo_write_resp_n_8;
  wire i_stream_arbiter_n_0;
  wire i_stream_arbiter_n_1;
  wire i_stream_arbiter_n_11;
  wire i_stream_arbiter_n_3;
  wire i_stream_arbiter_n_5;
  wire mem_q;
  wire \mem_q_reg[0] ;
  wire [0:0]\mem_q_reg[0][0] ;
  wire [2:0]\mem_q_reg[0][data][2] ;
  wire \mem_q_reg[0][data][36] ;
  wire \mem_q_reg[0][data][4] ;
  wire [58:0]\mem_q_reg[0][data][63] ;
  wire [58:0]\mem_q_reg[0][data][63]_0 ;
  wire [58:0]\mem_q_reg[0][data][63]_1 ;
  wire [60:0]\mem_q_reg[0][data][63]_2 ;
  wire [63:0]\mem_q_reg[0][data][63]_3 ;
  wire \mem_q_reg[0][error] ;
  wire [0:0]\mem_q_reg[1][0] ;
  wire [5:0]\mem_q_reg[1][5] ;
  wire [5:0]\mem_q_reg[1][addr][5] ;
  wire \mem_q_reg[1][error] ;
  wire [0:0]\q[0]_i_5 ;
  wire [0:0]\q[0]_i_5_0 ;
  wire read_pointer_q0;
  wire read_pointer_q0_1;
  wire \read_pointer_q_reg[0] ;
  wire \read_pointer_q_reg[0]_0 ;
  wire \read_pointer_q_reg[0]_1 ;
  wire \read_pointer_q_reg[0]_2 ;
  wire \read_pointer_q_reg[0]_3 ;
  wire \read_pointer_q_reg[0]_4 ;
  wire \read_pointer_q_reg[0]_5 ;
  wire \read_pointer_q_reg[0]_6 ;
  wire \read_pointer_q_reg[0]_7 ;
  wire \read_pointer_q_reg[0]_8 ;
  wire \splitted_resp[ar_ready] ;
  wire \splitted_resp[b_valid] ;
  wire \splitted_resp[r_valid] ;
  wire status_cnt_n;
  wire status_cnt_n_2;
  wire \status_cnt_q_reg[0] ;
  wire [0:0]\status_cnt_q_reg[0]_0 ;
  wire [1:0]\status_cnt_q_reg[1] ;
  wire [1:0]\status_cnt_q_reg[1]_0 ;
  wire [1:0]\status_cnt_q_reg[1]_1 ;
  wire \status_cnt_q_reg[1]_2 ;
  wire \status_cnt_q_reg[1]_3 ;
  wire [0:0]\status_cnt_q_reg[1]_4 ;
  wire write_pointer_q;
  wire write_pointer_q0;
  wire write_pointer_q0_0;
  wire write_pointer_q0_3;
  wire write_pointer_q_0;

  assign axi_slv_req_ar_len_1_sp_1 = axi_slv_req_ar_len_1_sn_1;
  assign axi_slv_req_ar_len_3_sp_1 = axi_slv_req_ar_len_3_sn_1;
  assign axi_slv_req_ar_len_4_sp_1 = axi_slv_req_ar_len_4_sn_1;
  assign axi_slv_rsp_r_data_63_sn_1 = axi_slv_rsp_r_data_63_sp_1;
  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized5 i_fifo_read
       (.D(\dma_regs_rsp[rdata] ),
        .E(E),
        .Q(\status_cnt_q_reg[1]_0 ),
        .S(S),
        .\ax_d0_inferred__0/i__carry (\ax_d0_inferred__0/i__carry ),
        .\ax_q_reg[len][0] (\ax_q_reg[len][0] ),
        .\ax_q_reg[len][7] (\ax_q_reg[len][7] ),
        .axi_slv_req_ar_addr(axi_slv_req_ar_addr),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .axi_slv_req_ar_len_1_sp_1(axi_slv_req_ar_len_1_sn_1),
        .axi_slv_req_ar_len_3_sp_1(axi_slv_req_ar_len_3_sn_1),
        .axi_slv_req_ar_len_4_sp_1(axi_slv_req_ar_len_4_sn_1),
        .axi_slv_req_ar_size(axi_slv_req_ar_size),
        .clk(clk),
        .\completed_q_reg[0] (\completed_q_reg[0] ),
        .\completed_q_reg[1] (\completed_q_reg[1] ),
        .\completed_q_reg[2] (\completed_q_reg[2] ),
        .conf_decouple_we(conf_decouple_we),
        .\dma_regs_req[wstrb] (\dma_regs_req[wstrb] ),
        .\mem_q[0][data][36]_i_6_0 (i_fifo_write_req_n_70),
        .\mem_q[0][data][36]_i_8_0 (i_fifo_write_req_n_68),
        .\mem_q_reg[0][0]_0 (\mem_q_reg[0][0] ),
        .\mem_q_reg[0][data][36] (i_fifo_write_req_n_73),
        .\mem_q_reg[0][data][36]_0 (\mem_q_reg[0][data][36] ),
        .\mem_q_reg[0][data][4] (\gen_arbiter.gen_int_rr.rr_q_reg[0] ),
        .\mem_q_reg[0][data][4]_0 (\mem_q_reg[0][data][4] ),
        .\mem_q_reg[0][data][63] (\mem_q_reg[0][data][63] ),
        .\mem_q_reg[0][data][63]_0 (\mem_q_reg[0][data][63]_0 ),
        .\mem_q_reg[0][data][63]_1 (\mem_q_reg[0][data][63]_1 ),
        .\mem_q_reg[0][data][63]_2 (\mem_q_reg[0][data][63]_2 ),
        .\mem_q_reg[0][data][63]_3 (\mem_q_reg[0][data][63]_3 ),
        .\mem_q_reg[1][0]_0 (\mem_q_reg[1][0] ),
        .\mem_q_reg[1][5]_0 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ),
        .\mem_q_reg[1][5]_1 (\mem_q_reg[1][5] ),
        .\next_q[63]_i_3 (i_fifo_write_req_n_71),
        .\q[0]_i_16_0 (i_fifo_write_req_n_69),
        .\q[0]_i_5_0 (\q[0]_i_5 ),
        .\q[0]_i_5_1 (\q[0]_i_5_0 ),
        .\q[0]_i_8_0 (i_fifo_write_req_n_72),
        .\q_reg[0] (i_fifo_write_req_n_66),
        .\q_reg[0]_0 (i_stream_arbiter_n_0),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[0]_1 (\dma_regs_req[addr] ),
        .\read_pointer_q_reg[0]_10 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .\read_pointer_q_reg[0]_2 (\read_pointer_q_reg[0]_0 ),
        .\read_pointer_q_reg[0]_3 (\read_pointer_q_reg[0]_1 ),
        .\read_pointer_q_reg[0]_4 (\read_pointer_q_reg[0]_2 ),
        .\read_pointer_q_reg[0]_5 (i_fifo_read_n_5),
        .\read_pointer_q_reg[0]_6 (\read_pointer_q_reg[0]_3 ),
        .\read_pointer_q_reg[0]_7 (i_fifo_read_n_11),
        .\read_pointer_q_reg[0]_8 (i_stream_arbiter_n_1),
        .\read_pointer_q_reg[0]_9 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[1]_0 (\splitted_resp[ar_ready] ),
        .\status_cnt_q_reg[1]_1 (i_fifo_read_n_79),
        .\status_cnt_q_reg[1]_2 (status_cnt_n),
        .\status_cnt_q_reg[1]_3 (i_fifo_read_resp_n_5),
        .write_pointer_q(write_pointer_q),
        .write_pointer_q0_0(write_pointer_q0_0));
  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized6 i_fifo_read_resp
       (.D({\dma_regs_rsp[rdata] ,\mem_q_reg[0][data][2] }),
        .E(i_stream_arbiter_n_11),
        .Q(\status_cnt_q_reg[1] ),
        .axi_slv_rsp_r_data(axi_slv_rsp_r_data),
        .\axi_slv_rsp_r_data[63]_0 (\axi_slv_rsp_r_data[63]_0 ),
        .axi_slv_rsp_r_data_63_sp_1(axi_slv_rsp_r_data_63_sn_1),
        .axi_slv_rsp_r_valid_INST_0_i_2(\ax_q_reg[len][0] ),
        .clk(clk),
        .\dma_regs_rsp[error] (\dma_regs_rsp[error] ),
        .\mem_q_reg[0][error] (\mem_q_reg[0][error] ),
        .\mem_q_reg[1][data][63]_0 (mem_q),
        .\mem_q_reg[1][error] (\mem_q_reg[1][error] ),
        .\mem_q_reg[1][error]__0_0 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ),
        .read_pointer_q0(read_pointer_q0),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0]_4 ),
        .\splitted_resp[r_valid] (\splitted_resp[r_valid] ),
        .\status_cnt_q_reg[1]_0 (status_cnt_n),
        .\status_cnt_q_reg[1]_1 (i_fifo_read_resp_n_5),
        .\status_cnt_q_reg[1]_2 (\status_cnt_q_reg[1]_3 ),
        .\status_cnt_q_reg[1]_3 (i_stream_arbiter_n_1),
        .\status_cnt_q_reg[1]_4 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .\status_cnt_q_reg[1]_5 (i_fifo_read_n_79),
        .\status_cnt_q_reg[1]_6 (\status_cnt_q_reg[1]_0 ),
        .\status_cnt_q_reg[1]_7 (status_cnt_n_2),
        .write_pointer_q(write_pointer_q_0),
        .write_pointer_q0(write_pointer_q0_3),
        .write_pointer_q0_0(write_pointer_q0_0));
  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized3 i_fifo_write_req
       (.D(D),
        .Q(Q),
        .\axi_lite_resp[w_ready] (\axi_lite_resp[w_ready] ),
        .axi_slv_req_w_data(axi_slv_req_w_data),
        .axi_slv_req_w_strb(axi_slv_req_w_strb),
        .clk(clk),
        .\dma_regs_req[wstrb] (\dma_regs_req[wstrb] ),
        .\mem_q[0][data][36]_i_3 (i_stream_arbiter_n_1),
        .\mem_q_reg[1][addr][0]_0 (i_fifo_write_req_n_68),
        .\mem_q_reg[1][addr][1]_0 (i_fifo_write_req_n_69),
        .\mem_q_reg[1][addr][2]_0 (i_fifo_write_req_n_70),
        .\mem_q_reg[1][addr][3]_0 (i_fifo_write_req_n_71),
        .\mem_q_reg[1][addr][4]_0 (i_fifo_write_req_n_72),
        .\mem_q_reg[1][addr][5]_0 (i_fifo_write_req_n_73),
        .\mem_q_reg[1][addr][5]_1 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ),
        .\mem_q_reg[1][addr][5]_2 (\mem_q_reg[1][addr][5] ),
        .\mem_q_reg[1][strb][3]_0 (i_fifo_write_req_n_66),
        .read_pointer_q0(read_pointer_q0_1),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[1]_0 (i_fifo_write_req_n_74));
  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized4 i_fifo_write_resp
       (.Q(\status_cnt_q_reg[1]_1 ),
        .\axi_lite_resp[b][resp] (\axi_lite_resp[b][resp] ),
        .b_state_q_reg(b_state_q_reg),
        .clk(clk),
        .\mem_q_reg[0]_0 (i_fifo_write_resp_n_6),
        .\mem_q_reg[0]_1 (\mem_q_reg[0] ),
        .\mem_q_reg[0]_2 (i_stream_arbiter_n_3),
        .\mem_q_reg[1]_0 (i_fifo_write_resp_n_5),
        .\mem_q_reg[1]_1 (i_stream_arbiter_n_5),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0]_5 ),
        .\read_pointer_q_reg[0]_1 (\read_pointer_q_reg[0]_6 ),
        .\read_pointer_q_reg[0]_2 (\read_pointer_q_reg[0]_7 ),
        .\read_pointer_q_reg[0]_3 (\read_pointer_q_reg[0]_8 ),
        .\splitted_resp[b_valid] (\splitted_resp[b_valid] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1]_2 ),
        .\status_cnt_q_reg[1]_1 (\status_cnt_q_reg[1]_4 ),
        .\write_pointer_q_reg[0]_0 (i_fifo_write_resp_n_8),
        .\write_pointer_q_reg[0]_1 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ),
        .\write_pointer_q_reg[0]_2 (write_pointer_q0));
  design_1_dma_core_wrap_v_1_0_stream_arbiter i_stream_arbiter
       (.CO(CO),
        .E(i_stream_arbiter_n_11),
        .Q(\status_cnt_q_reg[1] ),
        .clk(clk),
        .\dma_regs_rsp[error] (\dma_regs_rsp[error] ),
        .full(full),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q (\gen_arbiter.gen_int_rr.gen_lock.lock_q ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 (\status_cnt_q_reg[1]_1 ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 (Q),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] (\status_cnt_q_reg[1]_0 ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0] (i_stream_arbiter_n_0),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 (i_stream_arbiter_n_1),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 (\gen_arbiter.gen_int_rr.rr_q_reg[0] ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_2 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_3 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .\mem_q_reg[0] (i_fifo_write_resp_n_8),
        .\mem_q_reg[0][data][4] (\dma_regs_req[addr] ),
        .\mem_q_reg[0][data][4]_0 (i_fifo_read_n_5),
        .\mem_q_reg[0][error]__0 (i_fifo_read_n_11),
        .\mem_q_reg[0]_0 (i_fifo_write_resp_n_6),
        .\mem_q_reg[1] (i_fifo_write_resp_n_5),
        .read_pointer_q0(read_pointer_q0),
        .read_pointer_q0_0(read_pointer_q0_1),
        .\status_cnt_q_reg[0] (write_pointer_q0),
        .\status_cnt_q_reg[0]_0 (status_cnt_n_2),
        .\status_cnt_q_reg[1] (i_fifo_write_req_n_74),
        .write_pointer_q(write_pointer_q_0),
        .write_pointer_q0(write_pointer_q0_3),
        .\write_pointer_q_reg[0] (i_stream_arbiter_n_3),
        .\write_pointer_q_reg[0]_0 (i_stream_arbiter_n_5),
        .\write_pointer_q_reg[0]_1 (mem_q));
endmodule

(* ORIG_REF_NAME = "axi_to_axi_lite" *) 
module design_1_dma_core_wrap_v_1_0_axi_to_axi_lite
   (axi_slv_rsp_b_resp,
    axi_slv_rsp_b_valid,
    Q,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ,
    \FSM_sequential_r_state_q_reg[1] ,
    axi_slv_rsp_aw_ready,
    \axi_lite_resp[w_ready] ,
    axi_slv_rsp_ar_ready,
    \status_cnt_q_reg[1] ,
    \status_cnt_q_reg[1]_0 ,
    \gen_ht_ffs[0].head_tail_q_reg[0][free] ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ,
    \status_cnt_q_reg[1]_1 ,
    write_pointer_q0,
    read_pointer_q0,
    \status_cnt_q_reg[1]_2 ,
    \write_pointer_q_reg[0] ,
    \write_pointer_q_reg[0]_0 ,
    axi_slv_rsp_b_id,
    axi_slv_rsp_w_ready,
    axi_slv_rsp_r_resp,
    axi_slv_rsp_r_last,
    axi_slv_rsp_r_id,
    axi_slv_rsp_r_valid,
    \ax_q_reg[addr][5] ,
    \ax_q_reg[addr][5]_0 ,
    axi_slv_req_ar_len_1_sp_1,
    axi_slv_req_ar_burst_1_sp_1,
    clk,
    \status_cnt_q_reg[1]_3 ,
    axi_slv_req_ar_id,
    axi_slv_req_aw_id,
    axi_slv_req_aw_addr,
    axi_slv_req_ar_addr,
    S,
    axi_slv_req_b_ready,
    \status_cnt_q_reg[1]_4 ,
    axi_slv_req_r_ready,
    \splitted_resp[ar_ready] ,
    axi_slv_req_aw_valid,
    axi_slv_req_aw_atop,
    \err_q_reg[1] ,
    \ax_q_reg[len][0] ,
    \read_pointer_q_reg[0] ,
    write_pointer_q0_0,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    write_pointer_q,
    \ax_q_reg[len][2] ,
    axi_slv_req_w_last,
    axi_slv_req_w_valid,
    \axi_slv_rsp_r_resp[1] ,
    \mem_q_reg[0][error] ,
    \mem_q_reg[1][error] ,
    \axi_lite_resp[b][resp] ,
    axi_slv_req_aw_len,
    axi_slv_req_aw_size,
    axi_slv_req_aw_burst,
    axi_slv_req_aw_cache,
    \splitted_resp[r_valid] ,
    r_state_q_reg,
    axi_slv_req_ar_len,
    axi_slv_req_ar_valid,
    axi_slv_req_ar_burst,
    axi_slv_req_ar_cache,
    \ax_q_reg[len][5] ,
    \ax_q_reg[len][7] ,
    \ax_q_reg[len][3] ,
    axi_slv_req_ar_size,
    \splitted_resp[b_valid] );
  output [0:0]axi_slv_rsp_b_resp;
  output axi_slv_rsp_b_valid;
  output [1:0]Q;
  output \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  output [0:0]\FSM_sequential_r_state_q_reg[1] ;
  output axi_slv_rsp_aw_ready;
  output \axi_lite_resp[w_ready] ;
  output axi_slv_rsp_ar_ready;
  output [0:0]\status_cnt_q_reg[1] ;
  output \status_cnt_q_reg[1]_0 ;
  output \gen_ht_ffs[0].head_tail_q_reg[0][free] ;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ;
  output [0:0]\status_cnt_q_reg[1]_1 ;
  output write_pointer_q0;
  output read_pointer_q0;
  output [1:0]\status_cnt_q_reg[1]_2 ;
  output [0:0]\write_pointer_q_reg[0] ;
  output [0:0]\write_pointer_q_reg[0]_0 ;
  output [0:0]axi_slv_rsp_b_id;
  output axi_slv_rsp_w_ready;
  output [0:0]axi_slv_rsp_r_resp;
  output axi_slv_rsp_r_last;
  output [0:0]axi_slv_rsp_r_id;
  output axi_slv_rsp_r_valid;
  output [5:0]\ax_q_reg[addr][5] ;
  output [5:0]\ax_q_reg[addr][5]_0 ;
  output axi_slv_req_ar_len_1_sp_1;
  output axi_slv_req_ar_burst_1_sp_1;
  input clk;
  input \status_cnt_q_reg[1]_3 ;
  input [0:0]axi_slv_req_ar_id;
  input [0:0]axi_slv_req_aw_id;
  input [5:0]axi_slv_req_aw_addr;
  input [5:0]axi_slv_req_ar_addr;
  input [5:0]S;
  input axi_slv_req_b_ready;
  input [1:0]\status_cnt_q_reg[1]_4 ;
  input axi_slv_req_r_ready;
  input \splitted_resp[ar_ready] ;
  input axi_slv_req_aw_valid;
  input [1:0]axi_slv_req_aw_atop;
  input \err_q_reg[1] ;
  input \ax_q_reg[len][0] ;
  input \read_pointer_q_reg[0] ;
  input write_pointer_q0_0;
  input [1:0]\status_cnt_q_reg[0] ;
  input \status_cnt_q_reg[0]_0 ;
  input write_pointer_q;
  input [1:0]\ax_q_reg[len][2] ;
  input axi_slv_req_w_last;
  input axi_slv_req_w_valid;
  input \axi_slv_rsp_r_resp[1] ;
  input \mem_q_reg[0][error] ;
  input \mem_q_reg[1][error] ;
  input [0:0]\axi_lite_resp[b][resp] ;
  input [7:0]axi_slv_req_aw_len;
  input [2:0]axi_slv_req_aw_size;
  input [1:0]axi_slv_req_aw_burst;
  input [0:0]axi_slv_req_aw_cache;
  input \splitted_resp[r_valid] ;
  input [1:0]r_state_q_reg;
  input [7:0]axi_slv_req_ar_len;
  input axi_slv_req_ar_valid;
  input [1:0]axi_slv_req_ar_burst;
  input [0:0]axi_slv_req_ar_cache;
  input \ax_q_reg[len][5] ;
  input \ax_q_reg[len][7] ;
  input \ax_q_reg[len][3] ;
  input [2:0]axi_slv_req_ar_size;
  input \splitted_resp[b_valid] ;

  wire [0:0]\FSM_sequential_r_state_q_reg[1] ;
  wire [1:0]Q;
  wire [5:0]S;
  wire aw_full;
  wire [5:0]\ax_q_reg[addr][5] ;
  wire [5:0]\ax_q_reg[addr][5]_0 ;
  wire \ax_q_reg[len][0] ;
  wire [1:0]\ax_q_reg[len][2] ;
  wire \ax_q_reg[len][3] ;
  wire \ax_q_reg[len][5] ;
  wire \ax_q_reg[len][7] ;
  wire [0:0]\axi_lite_resp[b][resp] ;
  wire \axi_lite_resp[w_ready] ;
  wire [5:0]axi_slv_req_ar_addr;
  wire [1:0]axi_slv_req_ar_burst;
  wire axi_slv_req_ar_burst_1_sn_1;
  wire [0:0]axi_slv_req_ar_cache;
  wire [0:0]axi_slv_req_ar_id;
  wire [7:0]axi_slv_req_ar_len;
  wire axi_slv_req_ar_len_1_sn_1;
  wire [2:0]axi_slv_req_ar_size;
  wire axi_slv_req_ar_valid;
  wire [5:0]axi_slv_req_aw_addr;
  wire [1:0]axi_slv_req_aw_atop;
  wire [1:0]axi_slv_req_aw_burst;
  wire [0:0]axi_slv_req_aw_cache;
  wire [0:0]axi_slv_req_aw_id;
  wire [7:0]axi_slv_req_aw_len;
  wire [2:0]axi_slv_req_aw_size;
  wire axi_slv_req_aw_valid;
  wire axi_slv_req_b_ready;
  wire axi_slv_req_r_ready;
  wire axi_slv_req_w_last;
  wire axi_slv_req_w_valid;
  wire axi_slv_rsp_ar_ready;
  wire axi_slv_rsp_aw_ready;
  wire [0:0]axi_slv_rsp_b_id;
  wire [0:0]axi_slv_rsp_b_resp;
  wire axi_slv_rsp_b_valid;
  wire [0:0]axi_slv_rsp_r_id;
  wire axi_slv_rsp_r_last;
  wire [0:0]axi_slv_rsp_r_resp;
  wire \axi_slv_rsp_r_resp[1] ;
  wire axi_slv_rsp_r_valid;
  wire axi_slv_rsp_w_ready;
  wire b_state_q;
  wire clk;
  wire \err_q_reg[1] ;
  wire \filtered_req[b_ready] ;
  wire \filtered_req[r_ready] ;
  wire \filtered_req[w_valid] ;
  wire \filtered_resp[b][id] ;
  wire \filtered_resp[r][id] ;
  wire \filtered_resp[r][last] ;
  wire \filtered_resp[w_ready] ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][free] ;
  wire \i_ar_id_fifo/status_cnt_n ;
  wire \i_aw_id_fifo/status_cnt_n ;
  wire \i_aw_id_fifo/write_pointer_q ;
  wire i_axi_atop_filter_n_15;
  wire i_axi_atop_filter_n_16;
  wire i_axi_atop_filter_n_2;
  wire i_axi_atop_filter_n_4;
  wire i_axi_atop_filter_n_6;
  wire i_axi_burst_splitter_n_1;
  wire i_axi_burst_splitter_n_11;
  wire i_axi_burst_splitter_n_20;
  wire i_axi_burst_splitter_n_28;
  wire i_axi_burst_splitter_n_29;
  wire i_axi_burst_splitter_n_3;
  wire i_axi_burst_splitter_n_30;
  wire i_axi_burst_splitter_n_31;
  wire i_axi_burst_splitter_n_32;
  wire i_axi_burst_splitter_n_33;
  wire i_axi_burst_splitter_n_35;
  wire i_axi_burst_splitter_n_36;
  wire i_axi_burst_splitter_n_4;
  wire i_axi_burst_splitter_n_44;
  wire i_axi_burst_splitter_n_5;
  wire i_axi_burst_splitter_n_6;
  wire i_axi_burst_splitter_n_7;
  wire i_axi_burst_splitter_n_9;
  wire i_axi_to_axi_lite_id_reflect_n_10;
  wire i_axi_to_axi_lite_id_reflect_n_11;
  wire i_axi_to_axi_lite_id_reflect_n_12;
  wire i_axi_to_axi_lite_id_reflect_n_13;
  wire i_axi_to_axi_lite_id_reflect_n_14;
  wire i_axi_to_axi_lite_id_reflect_n_16;
  wire i_axi_to_axi_lite_id_reflect_n_17;
  wire i_axi_to_axi_lite_id_reflect_n_18;
  wire i_axi_to_axi_lite_id_reflect_n_19;
  wire i_axi_to_axi_lite_id_reflect_n_20;
  wire i_axi_to_axi_lite_id_reflect_n_9;
  wire \i_demux_supported_vs_unsupported/gen_demux.i_b_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  wire id_d;
  wire \mem_q_reg[0][error] ;
  wire \mem_q_reg[1][error] ;
  wire r_state_q;
  wire [1:0]r_state_q_reg;
  wire read_pointer_q0;
  wire \read_pointer_q_reg[0] ;
  wire \splitted_req[ar][id] ;
  wire \splitted_req[aw][id] ;
  wire \splitted_resp[ar_ready] ;
  wire \splitted_resp[b][id] ;
  wire \splitted_resp[b_valid] ;
  wire \splitted_resp[r][id] ;
  wire \splitted_resp[r_valid] ;
  wire [1:0]\status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[1]_0 ;
  wire [0:0]\status_cnt_q_reg[1]_1 ;
  wire [1:0]\status_cnt_q_reg[1]_2 ;
  wire \status_cnt_q_reg[1]_3 ;
  wire [1:0]\status_cnt_q_reg[1]_4 ;
  wire \unsupported_resp[r][id] ;
  wire [0:0]w_state_q;
  wire write_pointer_q;
  wire write_pointer_q0;
  wire write_pointer_q0_0;
  wire [0:0]\write_pointer_q_reg[0] ;
  wire [0:0]\write_pointer_q_reg[0]_0 ;

  assign axi_slv_req_ar_burst_1_sp_1 = axi_slv_req_ar_burst_1_sn_1;
  assign axi_slv_req_ar_len_1_sp_1 = axi_slv_req_ar_len_1_sn_1;
  design_1_dma_core_wrap_v_1_0_axi_atop_filter i_axi_atop_filter
       (.\FSM_sequential_r_state_q_reg[1]_0 (i_axi_atop_filter_n_4),
        .\FSM_sequential_r_state_q_reg[1]_1 (\FSM_sequential_r_state_q_reg[1] ),
        .\FSM_sequential_w_state_q_reg[0]_0 (i_axi_burst_splitter_n_29),
        .\FSM_sequential_w_state_q_reg[0]_1 (i_axi_burst_splitter_n_30),
        .\FSM_sequential_w_state_q_reg[0]_2 (i_axi_burst_splitter_n_31),
        .\FSM_sequential_w_state_q_reg[1]_0 (i_axi_burst_splitter_n_1),
        .\FSM_sequential_w_state_q_reg[2]_0 (i_axi_atop_filter_n_16),
        .\FSM_sequential_w_state_q_reg[2]_1 (i_axi_burst_splitter_n_28),
        .Q(w_state_q),
        .axi_slv_req_aw_atop(axi_slv_req_aw_atop),
        .\axi_slv_req_aw_atop[5] (i_axi_atop_filter_n_15),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .axi_slv_req_aw_valid(axi_slv_req_aw_valid),
        .axi_slv_req_b_ready(axi_slv_req_b_ready),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .axi_slv_req_w_last(axi_slv_req_w_last),
        .axi_slv_req_w_last_0(i_axi_atop_filter_n_2),
        .axi_slv_req_w_valid(axi_slv_req_w_valid),
        .axi_slv_rsp_b_id(axi_slv_rsp_b_id),
        .axi_slv_rsp_b_resp(axi_slv_rsp_b_resp),
        .\axi_slv_rsp_b_resp[1] (i_axi_burst_splitter_n_33),
        .\axi_slv_rsp_b_resp[1]_0 (i_axi_burst_splitter_n_36),
        .axi_slv_rsp_b_valid(axi_slv_rsp_b_valid),
        .axi_slv_rsp_b_valid_0(i_axi_burst_splitter_n_35),
        .axi_slv_rsp_r_id(axi_slv_rsp_r_id),
        .axi_slv_rsp_r_last(axi_slv_rsp_r_last),
        .axi_slv_rsp_r_resp(axi_slv_rsp_r_resp),
        .\axi_slv_rsp_r_resp[1] (\axi_slv_rsp_r_resp[1] ),
        .\axi_slv_rsp_r_resp[1]_0 (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ),
        .axi_slv_rsp_r_valid(axi_slv_rsp_r_valid),
        .axi_slv_rsp_w_ready(axi_slv_rsp_w_ready),
        .axi_slv_rsp_w_ready_0(i_axi_burst_splitter_n_32),
        .clk(clk),
        .\data_o_reg[len][0] (\status_cnt_q_reg[1]_3 ),
        .\filtered_req[b_ready] (\filtered_req[b_ready] ),
        .\filtered_req[r_ready] (\filtered_req[r_ready] ),
        .\filtered_req[w_valid] (\filtered_req[w_valid] ),
        .\filtered_resp[b][id] (\filtered_resp[b][id] ),
        .\filtered_resp[r][id] (\filtered_resp[r][id] ),
        .\filtered_resp[r][last] (\filtered_resp[r][last] ),
        .\filtered_resp[w_ready] (\filtered_resp[w_ready] ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q (\i_demux_supported_vs_unsupported/gen_demux.i_b_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q ),
        .id_d(id_d),
        .\mem_q_reg[0][error] (\mem_q_reg[0][error] ),
        .\mem_q_reg[1][error] (\mem_q_reg[1][error] ),
        .\r_beats_q_reg[0]_0 (i_axi_burst_splitter_n_44),
        .\w_cnt_q_reg[underflow]_0 (i_axi_atop_filter_n_6),
        .\w_cnt_q_reg[underflow]_1 (i_axi_burst_splitter_n_11));
  design_1_dma_core_wrap_v_1_0_axi_burst_splitter i_axi_burst_splitter
       (.D(i_axi_burst_splitter_n_20),
        .E(\i_aw_id_fifo/status_cnt_n ),
        .\FSM_sequential_w_state_q_reg[0] (i_axi_burst_splitter_n_29),
        .\FSM_sequential_w_state_q_reg[0]_0 (w_state_q),
        .\FSM_sequential_w_state_q_reg[2] (i_axi_atop_filter_n_2),
        .Q(Q),
        .S(S),
        .aw_full(aw_full),
        .\ax_q_reg[addr][5] (\ax_q_reg[addr][5] ),
        .\ax_q_reg[addr][5]_0 (\ax_q_reg[addr][5]_0 ),
        .\ax_q_reg[len][0] (\ax_q_reg[len][0] ),
        .\ax_q_reg[len][2] (i_axi_to_axi_lite_id_reflect_n_20),
        .\ax_q_reg[len][3] (\ax_q_reg[len][3] ),
        .\ax_q_reg[len][5] (\ax_q_reg[len][5] ),
        .\ax_q_reg[len][7] (\ax_q_reg[len][7] ),
        .\axi_lite_resp[b][resp] (\axi_lite_resp[b][resp] ),
        .\axi_lite_resp[w_ready] (\axi_lite_resp[w_ready] ),
        .axi_slv_req_ar_addr(axi_slv_req_ar_addr),
        .axi_slv_req_ar_burst(axi_slv_req_ar_burst),
        .axi_slv_req_ar_burst_1_sp_1(axi_slv_req_ar_burst_1_sn_1),
        .axi_slv_req_ar_cache(axi_slv_req_ar_cache),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .axi_slv_req_ar_len_1_sp_1(axi_slv_req_ar_len_1_sn_1),
        .axi_slv_req_ar_len_6_sp_1(i_axi_burst_splitter_n_9),
        .axi_slv_req_ar_size(axi_slv_req_ar_size),
        .axi_slv_req_ar_valid(axi_slv_req_ar_valid),
        .axi_slv_req_aw_addr(axi_slv_req_aw_addr),
        .axi_slv_req_aw_atop(axi_slv_req_aw_atop),
        .axi_slv_req_aw_burst(axi_slv_req_aw_burst),
        .axi_slv_req_aw_cache(axi_slv_req_aw_cache),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .axi_slv_req_aw_size(axi_slv_req_aw_size),
        .axi_slv_req_aw_valid(axi_slv_req_aw_valid),
        .axi_slv_req_aw_valid_0(i_axi_burst_splitter_n_11),
        .axi_slv_req_b_ready(axi_slv_req_b_ready),
        .axi_slv_req_b_ready_0(i_axi_burst_splitter_n_1),
        .axi_slv_req_b_ready_1(i_axi_burst_splitter_n_28),
        .axi_slv_req_b_ready_2(i_axi_burst_splitter_n_30),
        .axi_slv_req_b_ready_3(i_axi_burst_splitter_n_31),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .axi_slv_req_w_last(axi_slv_req_w_last),
        .axi_slv_rsp_ar_ready(axi_slv_rsp_ar_ready),
        .axi_slv_rsp_aw_ready(axi_slv_rsp_aw_ready),
        .axi_slv_rsp_aw_ready_0(i_axi_atop_filter_n_16),
        .\axi_slv_rsp_b_id[0]_INST_0_i_1 (i_axi_to_axi_lite_id_reflect_n_13),
        .\axi_slv_rsp_b_id[0]_INST_0_i_1_0 (i_axi_to_axi_lite_id_reflect_n_9),
        .\axi_slv_rsp_r_data[63]_INST_0_i_1 (r_state_q_reg),
        .\axi_slv_rsp_r_data[63]_INST_0_i_4 (i_axi_to_axi_lite_id_reflect_n_17),
        .axi_slv_rsp_w_ready(i_axi_atop_filter_n_6),
        .b_err_q_reg_0(i_axi_burst_splitter_n_36),
        .b_err_q_reg_1(i_axi_to_axi_lite_id_reflect_n_10),
        .b_err_q_reg_2(i_axi_to_axi_lite_id_reflect_n_11),
        .b_state_q(b_state_q),
        .b_state_q_reg_0(i_axi_burst_splitter_n_33),
        .b_state_q_reg_1(i_axi_burst_splitter_n_35),
        .clk(clk),
        .\counter_q_reg[0] (i_axi_burst_splitter_n_32),
        .\counter_q_reg[0]_0 (\FSM_sequential_r_state_q_reg[1] ),
        .\err_q_reg[1] (\err_q_reg[1] ),
        .\filtered_req[b_ready] (\filtered_req[b_ready] ),
        .\filtered_req[r_ready] (\filtered_req[r_ready] ),
        .\filtered_req[w_valid] (\filtered_req[w_valid] ),
        .\filtered_resp[b][id] (\filtered_resp[b][id] ),
        .\filtered_resp[r][id] (\filtered_resp[r][id] ),
        .\filtered_resp[r][last] (\filtered_resp[r][last] ),
        .\filtered_resp[w_ready] (\filtered_resp[w_ready] ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q (\i_demux_supported_vs_unsupported/gen_demux.i_b_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 (i_axi_atop_filter_n_4),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ),
        .\gen_demux.lock_aw_valid_q_reg (i_axi_atop_filter_n_15),
        .\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 (i_axi_to_axi_lite_id_reflect_n_18),
        .\gen_ht_ffs[0].head_tail_q_reg[0][free] (i_axi_burst_splitter_n_6),
        .\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 (\gen_ht_ffs[0].head_tail_q_reg[0][free] ),
        .\gen_ht_ffs[0].head_tail_q_reg[0][id][0] (i_axi_to_axi_lite_id_reflect_n_19),
        .\gen_ht_ffs[1].head_tail_q_reg[1][free] (i_axi_to_axi_lite_id_reflect_n_12),
        .id_d(id_d),
        .\mem_q_reg[0][0] (\status_cnt_q_reg[1]_3 ),
        .r_busy_q_reg(i_axi_burst_splitter_n_44),
        .r_state_q(r_state_q),
        .r_state_q_reg_0(i_axi_to_axi_lite_id_reflect_n_16),
        .\splitted_req[ar][id] (\splitted_req[ar][id] ),
        .\splitted_req[aw][id] (\splitted_req[aw][id] ),
        .\splitted_resp[ar_ready] (\splitted_resp[ar_ready] ),
        .\splitted_resp[b][id] (\splitted_resp[b][id] ),
        .\splitted_resp[b_valid] (\splitted_resp[b_valid] ),
        .\splitted_resp[r][id] (\splitted_resp[r][id] ),
        .\splitted_resp[r_valid] (\splitted_resp[r_valid] ),
        .state_q_reg(i_axi_burst_splitter_n_4),
        .state_q_reg_0(i_axi_burst_splitter_n_7),
        .state_q_reg_1(\i_ar_id_fifo/status_cnt_n ),
        .state_q_reg_2(write_pointer_q0),
        .\status_cnt_q_reg[0] (i_axi_burst_splitter_n_5),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[1]_2 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_3 (\ax_q_reg[len][2] ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1]_1 ),
        .\status_cnt_q_reg[1]_1 (read_pointer_q0),
        .\status_cnt_q_reg[1]_2 (\status_cnt_q_reg[1]_4 ),
        .\status_cnt_q_reg[1]_3 (\read_pointer_q_reg[0] ),
        .\status_cnt_q_reg[1]_4 (\status_cnt_q_reg[1]_0 ),
        .\status_cnt_q_reg[1]_5 (i_axi_to_axi_lite_id_reflect_n_14),
        .\unsupported_resp[r][id] (\unsupported_resp[r][id] ),
        .write_pointer_q(write_pointer_q),
        .write_pointer_q0_0(write_pointer_q0_0),
        .write_pointer_q_0(\i_aw_id_fifo/write_pointer_q ),
        .\write_pointer_q_reg[0] (i_axi_burst_splitter_n_3),
        .\write_pointer_q_reg[0]_0 (\write_pointer_q_reg[0] ),
        .\write_pointer_q_reg[0]_1 (\write_pointer_q_reg[0]_0 ));
  design_1_dma_core_wrap_v_1_0_axi_to_axi_lite_id_reflect i_axi_to_axi_lite_id_reflect
       (.D(i_axi_burst_splitter_n_20),
        .E(\i_aw_id_fifo/status_cnt_n ),
        .Q(\status_cnt_q_reg[1]_2 ),
        .aw_full(aw_full),
        .\ax_q_reg[len][2] (\ax_q_reg[len][2] ),
        .axi_slv_req_ar_len(axi_slv_req_ar_len[0]),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_id_0_sp_1(i_axi_to_axi_lite_id_reflect_n_11),
        .\axi_slv_rsp_b_id[0]_INST_0_i_7 (i_axi_burst_splitter_n_6),
        .\axi_slv_rsp_b_id[0]_INST_0_i_7_0 (i_axi_burst_splitter_n_5),
        .\axi_slv_rsp_b_resp[1]_INST_0_i_3 (i_axi_burst_splitter_n_7),
        .\axi_slv_rsp_r_data[63]_INST_0_i_6 (i_axi_burst_splitter_n_9),
        .\axi_slv_rsp_r_id[0] (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ),
        .b_state_q(b_state_q),
        .clk(clk),
        .\filtered_resp[r][id] (\filtered_resp[r][id] ),
        .\mem_q_reg[0][0] (i_axi_burst_splitter_n_4),
        .\mem_q_reg[0][0]_0 (write_pointer_q0),
        .\mem_q_reg[1][0] (i_axi_to_axi_lite_id_reflect_n_9),
        .r_state_q(r_state_q),
        .r_state_q_reg(r_state_q_reg),
        .read_pointer_q0(read_pointer_q0),
        .\read_pointer_q_reg[0] (i_axi_to_axi_lite_id_reflect_n_12),
        .\read_pointer_q_reg[0]_0 (i_axi_to_axi_lite_id_reflect_n_13),
        .\read_pointer_q_reg[0]_1 (i_axi_to_axi_lite_id_reflect_n_18),
        .\read_pointer_q_reg[0]_2 (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[0]_3 (\gen_ht_ffs[0].head_tail_q_reg[0][free] ),
        .\read_pointer_q_reg[0]_4 (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ),
        .\read_pointer_q_reg[0]_5 (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ),
        .\splitted_req[ar][id] (\splitted_req[ar][id] ),
        .\splitted_req[aw][id] (\splitted_req[aw][id] ),
        .\splitted_resp[b][id] (\splitted_resp[b][id] ),
        .\splitted_resp[r][id] (\splitted_resp[r][id] ),
        .\status_cnt_q[1]_i_6 (\status_cnt_q_reg[1]_4 ),
        .\status_cnt_q_reg[0] (i_axi_to_axi_lite_id_reflect_n_17),
        .\status_cnt_q_reg[0]_0 (i_axi_to_axi_lite_id_reflect_n_20),
        .\status_cnt_q_reg[0]_1 (\i_ar_id_fifo/status_cnt_n ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1]_0 ),
        .\status_cnt_q_reg[1]_0 (Q),
        .\status_cnt_q_reg[1]_1 (i_axi_to_axi_lite_id_reflect_n_10),
        .\status_cnt_q_reg[1]_2 (i_axi_to_axi_lite_id_reflect_n_14),
        .\status_cnt_q_reg[1]_3 (i_axi_to_axi_lite_id_reflect_n_16),
        .\status_cnt_q_reg[1]_4 (i_axi_to_axi_lite_id_reflect_n_19),
        .\status_cnt_q_reg[1]_5 (\status_cnt_q_reg[1]_3 ),
        .\unsupported_resp[r][id] (\unsupported_resp[r][id] ),
        .write_pointer_q(\i_aw_id_fifo/write_pointer_q ),
        .\write_pointer_q_reg[0] (i_axi_burst_splitter_n_3));
endmodule

(* ORIG_REF_NAME = "axi_to_axi_lite_id_reflect" *) 
module design_1_dma_core_wrap_v_1_0_axi_to_axi_lite_id_reflect
   (write_pointer_q,
    \splitted_resp[r][id] ,
    \splitted_resp[b][id] ,
    Q,
    \status_cnt_q_reg[1] ,
    \status_cnt_q_reg[1]_0 ,
    aw_full,
    \mem_q_reg[1][0] ,
    \status_cnt_q_reg[1]_1 ,
    axi_slv_req_aw_id_0_sp_1,
    \read_pointer_q_reg[0] ,
    \read_pointer_q_reg[0]_0 ,
    \status_cnt_q_reg[1]_2 ,
    \filtered_resp[r][id] ,
    \status_cnt_q_reg[1]_3 ,
    \status_cnt_q_reg[0] ,
    \read_pointer_q_reg[0]_1 ,
    \status_cnt_q_reg[1]_4 ,
    \status_cnt_q_reg[0]_0 ,
    \write_pointer_q_reg[0] ,
    clk,
    \status_cnt_q_reg[1]_5 ,
    read_pointer_q0,
    \axi_slv_rsp_b_id[0]_INST_0_i_7 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_7_0 ,
    axi_slv_req_aw_id,
    \axi_slv_rsp_b_resp[1]_INST_0_i_3 ,
    \status_cnt_q[1]_i_6 ,
    b_state_q,
    \unsupported_resp[r][id] ,
    \axi_slv_rsp_r_id[0] ,
    r_state_q_reg,
    r_state_q,
    \ax_q_reg[len][2] ,
    \axi_slv_rsp_r_data[63]_INST_0_i_6 ,
    axi_slv_req_ar_len,
    E,
    D,
    \read_pointer_q_reg[0]_2 ,
    \read_pointer_q_reg[0]_3 ,
    \read_pointer_q_reg[0]_4 ,
    \read_pointer_q_reg[0]_5 ,
    \splitted_req[aw][id] ,
    \mem_q_reg[0][0] ,
    \status_cnt_q_reg[0]_1 ,
    \mem_q_reg[0][0]_0 ,
    \splitted_req[ar][id] );
  output write_pointer_q;
  output \splitted_resp[r][id] ;
  output \splitted_resp[b][id] ;
  output [1:0]Q;
  output \status_cnt_q_reg[1] ;
  output [1:0]\status_cnt_q_reg[1]_0 ;
  output aw_full;
  output \mem_q_reg[1][0] ;
  output \status_cnt_q_reg[1]_1 ;
  output axi_slv_req_aw_id_0_sp_1;
  output \read_pointer_q_reg[0] ;
  output \read_pointer_q_reg[0]_0 ;
  output \status_cnt_q_reg[1]_2 ;
  output \filtered_resp[r][id] ;
  output \status_cnt_q_reg[1]_3 ;
  output \status_cnt_q_reg[0] ;
  output \read_pointer_q_reg[0]_1 ;
  output \status_cnt_q_reg[1]_4 ;
  output \status_cnt_q_reg[0]_0 ;
  input \write_pointer_q_reg[0] ;
  input clk;
  input \status_cnt_q_reg[1]_5 ;
  input read_pointer_q0;
  input \axi_slv_rsp_b_id[0]_INST_0_i_7 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_7_0 ;
  input [0:0]axi_slv_req_aw_id;
  input \axi_slv_rsp_b_resp[1]_INST_0_i_3 ;
  input [1:0]\status_cnt_q[1]_i_6 ;
  input b_state_q;
  input \unsupported_resp[r][id] ;
  input \axi_slv_rsp_r_id[0] ;
  input [1:0]r_state_q_reg;
  input r_state_q;
  input [1:0]\ax_q_reg[len][2] ;
  input \axi_slv_rsp_r_data[63]_INST_0_i_6 ;
  input [0:0]axi_slv_req_ar_len;
  input [0:0]E;
  input [0:0]D;
  input \read_pointer_q_reg[0]_2 ;
  input \read_pointer_q_reg[0]_3 ;
  input \read_pointer_q_reg[0]_4 ;
  input \read_pointer_q_reg[0]_5 ;
  input \splitted_req[aw][id] ;
  input \mem_q_reg[0][0] ;
  input [0:0]\status_cnt_q_reg[0]_1 ;
  input \mem_q_reg[0][0]_0 ;
  input \splitted_req[ar][id] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aw_full;
  wire [1:0]\ax_q_reg[len][2] ;
  wire [0:0]axi_slv_req_ar_len;
  wire [0:0]axi_slv_req_aw_id;
  wire axi_slv_req_aw_id_0_sn_1;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_7 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_7_0 ;
  wire \axi_slv_rsp_b_resp[1]_INST_0_i_3 ;
  wire \axi_slv_rsp_r_data[63]_INST_0_i_6 ;
  wire \axi_slv_rsp_r_id[0] ;
  wire b_state_q;
  wire clk;
  wire \filtered_resp[r][id] ;
  wire \mem_q_reg[0][0] ;
  wire \mem_q_reg[0][0]_0 ;
  wire \mem_q_reg[1][0] ;
  wire r_state_q;
  wire [1:0]r_state_q_reg;
  wire read_pointer_q0;
  wire \read_pointer_q_reg[0] ;
  wire \read_pointer_q_reg[0]_0 ;
  wire \read_pointer_q_reg[0]_1 ;
  wire \read_pointer_q_reg[0]_2 ;
  wire \read_pointer_q_reg[0]_3 ;
  wire \read_pointer_q_reg[0]_4 ;
  wire \read_pointer_q_reg[0]_5 ;
  wire \splitted_req[ar][id] ;
  wire \splitted_req[aw][id] ;
  wire \splitted_resp[b][id] ;
  wire \splitted_resp[r][id] ;
  wire [1:0]\status_cnt_q[1]_i_6 ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[1] ;
  wire [1:0]\status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[1]_1 ;
  wire \status_cnt_q_reg[1]_2 ;
  wire \status_cnt_q_reg[1]_3 ;
  wire \status_cnt_q_reg[1]_4 ;
  wire \status_cnt_q_reg[1]_5 ;
  wire \unsupported_resp[r][id] ;
  wire write_pointer_q;
  wire \write_pointer_q_reg[0] ;

  assign axi_slv_req_aw_id_0_sp_1 = axi_slv_req_aw_id_0_sn_1;
  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized1 i_ar_id_fifo
       (.Q(Q),
        .\ax_q_reg[len][2] (\ax_q_reg[len][2] ),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .\axi_slv_rsp_r_data[63]_INST_0_i_6 (\axi_slv_rsp_r_data[63]_INST_0_i_6 ),
        .\axi_slv_rsp_r_id[0] (\axi_slv_rsp_r_id[0] ),
        .clk(clk),
        .\filtered_resp[r][id] (\filtered_resp[r][id] ),
        .\mem_q_reg[0][0]_0 (\status_cnt_q_reg[1]_5 ),
        .\mem_q_reg[0][0]_1 (\mem_q_reg[0][0]_0 ),
        .r_state_q(r_state_q),
        .r_state_q_reg(r_state_q_reg),
        .read_pointer_q0(read_pointer_q0),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0]_1 ),
        .\splitted_req[ar][id] (\splitted_req[ar][id] ),
        .\splitted_resp[r][id] (\splitted_resp[r][id] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1]_3 ),
        .\status_cnt_q_reg[1]_1 (\status_cnt_q_reg[1]_4 ),
        .\unsupported_resp[r][id] (\unsupported_resp[r][id] ));
  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized1_21 i_aw_id_fifo
       (.D(D),
        .E(E),
        .Q(\status_cnt_q_reg[1]_0 ),
        .aw_full(aw_full),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_id_0_sp_1(axi_slv_req_aw_id_0_sn_1),
        .\axi_slv_rsp_b_id[0]_INST_0_i_7 (\axi_slv_rsp_b_id[0]_INST_0_i_7 ),
        .\axi_slv_rsp_b_id[0]_INST_0_i_7_0 (\axi_slv_rsp_b_id[0]_INST_0_i_7_0 ),
        .\axi_slv_rsp_b_resp[1]_INST_0_i_3 (\axi_slv_rsp_b_resp[1]_INST_0_i_3 ),
        .b_state_q(b_state_q),
        .clk(clk),
        .\mem_q_reg[0][0]_0 (\mem_q_reg[0][0] ),
        .\mem_q_reg[1][0]_0 (\mem_q_reg[1][0] ),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[0]_1 (\read_pointer_q_reg[0]_0 ),
        .\read_pointer_q_reg[0]_2 (\read_pointer_q_reg[0]_2 ),
        .\read_pointer_q_reg[0]_3 (\read_pointer_q_reg[0]_3 ),
        .\read_pointer_q_reg[0]_4 (\read_pointer_q_reg[0]_4 ),
        .\read_pointer_q_reg[0]_5 (\read_pointer_q_reg[0]_5 ),
        .\splitted_req[aw][id] (\splitted_req[aw][id] ),
        .\splitted_resp[b][id] (\splitted_resp[b][id] ),
        .\status_cnt_q[1]_i_6 (\status_cnt_q[1]_i_6 ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[1]_1 (\status_cnt_q_reg[1]_1 ),
        .\status_cnt_q_reg[1]_2 (\status_cnt_q_reg[1]_2 ),
        .\status_cnt_q_reg[1]_3 (\status_cnt_q_reg[1]_5 ),
        .write_pointer_q(write_pointer_q),
        .\write_pointer_q_reg[0]_0 (\write_pointer_q_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_to_reg" *) 
module design_1_dma_core_wrap_v_1_0_axi_to_reg
   (\read_pointer_q_reg[0] ,
    \read_pointer_q_reg[0]_0 ,
    \read_pointer_q_reg[0]_1 ,
    \read_pointer_q_reg[0]_2 ,
    axi_slv_rsp_b_resp,
    axi_slv_rsp_b_valid,
    \dma_regs_req[valid] ,
    D,
    axi_slv_rsp_aw_ready,
    axi_slv_rsp_ar_ready,
    \read_pointer_q_reg[0]_3 ,
    conf_decouple_we,
    \q[0]_i_5 ,
    \q[0]_i_5_0 ,
    E,
    \gen_arbiter.gen_int_rr.rr_q_reg[0] ,
    \completed_q_reg[2] ,
    \completed_q_reg[1] ,
    \completed_q_reg[0] ,
    axi_slv_rsp_b_id,
    axi_slv_rsp_w_ready,
    axi_slv_rsp_r_data,
    axi_slv_rsp_r_resp,
    axi_slv_rsp_r_last,
    axi_slv_rsp_r_id,
    axi_slv_rsp_r_valid,
    clk,
    \status_cnt_q_reg[1] ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q ,
    axi_slv_req_b_ready,
    axi_slv_req_aw_id,
    axi_slv_req_r_ready,
    axi_slv_req_aw_valid,
    axi_slv_req_aw_atop,
    axi_slv_req_ar_id,
    \mem_q_reg[0][data][63] ,
    \mem_q_reg[0][data][63]_0 ,
    \mem_q_reg[0][data][2] ,
    \mem_q_reg[0][data][63]_1 ,
    \mem_q_reg[0][data][63]_2 ,
    \mem_q_reg[0][data][4] ,
    \mem_q_reg[0][data][36] ,
    Q,
    CO,
    full,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ,
    axi_slv_req_aw_len,
    axi_slv_req_w_data,
    axi_slv_req_w_strb,
    axi_slv_req_w_last,
    axi_slv_req_w_valid,
    axi_slv_req_ar_len,
    axi_slv_req_aw_burst,
    axi_slv_req_aw_size,
    axi_slv_req_ar_burst,
    axi_slv_req_ar_size,
    axi_slv_req_aw_addr,
    axi_slv_req_aw_cache,
    axi_slv_req_ar_addr,
    axi_slv_req_ar_valid,
    axi_slv_req_ar_cache);
  output \read_pointer_q_reg[0] ;
  output \read_pointer_q_reg[0]_0 ;
  output \read_pointer_q_reg[0]_1 ;
  output \read_pointer_q_reg[0]_2 ;
  output [0:0]axi_slv_rsp_b_resp;
  output axi_slv_rsp_b_valid;
  output \dma_regs_req[valid] ;
  output [63:0]D;
  output axi_slv_rsp_aw_ready;
  output axi_slv_rsp_ar_ready;
  output \read_pointer_q_reg[0]_3 ;
  output conf_decouple_we;
  output [0:0]\q[0]_i_5 ;
  output [0:0]\q[0]_i_5_0 ;
  output [0:0]E;
  output \gen_arbiter.gen_int_rr.rr_q_reg[0] ;
  output \completed_q_reg[2] ;
  output \completed_q_reg[1] ;
  output \completed_q_reg[0] ;
  output [0:0]axi_slv_rsp_b_id;
  output axi_slv_rsp_w_ready;
  output [63:0]axi_slv_rsp_r_data;
  output [0:0]axi_slv_rsp_r_resp;
  output axi_slv_rsp_r_last;
  output [0:0]axi_slv_rsp_r_id;
  output axi_slv_rsp_r_valid;
  input clk;
  input \status_cnt_q_reg[1] ;
  input \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  input axi_slv_req_b_ready;
  input [0:0]axi_slv_req_aw_id;
  input axi_slv_req_r_ready;
  input axi_slv_req_aw_valid;
  input [1:0]axi_slv_req_aw_atop;
  input [0:0]axi_slv_req_ar_id;
  input [58:0]\mem_q_reg[0][data][63] ;
  input [58:0]\mem_q_reg[0][data][63]_0 ;
  input [2:0]\mem_q_reg[0][data][2] ;
  input [58:0]\mem_q_reg[0][data][63]_1 ;
  input [60:0]\mem_q_reg[0][data][63]_2 ;
  input \mem_q_reg[0][data][4] ;
  input \mem_q_reg[0][data][36] ;
  input [63:0]Q;
  input [0:0]CO;
  input full;
  input \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ;
  input [7:0]axi_slv_req_aw_len;
  input [63:0]axi_slv_req_w_data;
  input [3:0]axi_slv_req_w_strb;
  input axi_slv_req_w_last;
  input axi_slv_req_w_valid;
  input [7:0]axi_slv_req_ar_len;
  input [1:0]axi_slv_req_aw_burst;
  input [2:0]axi_slv_req_aw_size;
  input [1:0]axi_slv_req_ar_burst;
  input [2:0]axi_slv_req_ar_size;
  input [5:0]axi_slv_req_aw_addr;
  input [0:0]axi_slv_req_aw_cache;
  input [5:0]axi_slv_req_ar_addr;
  input axi_slv_req_ar_valid;
  input [0:0]axi_slv_req_ar_cache;

  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]E;
  wire [63:0]Q;
  wire [5:0]\axi_lite_req[ar][addr] ;
  wire [5:0]\axi_lite_req[aw][addr] ;
  wire [1:1]\axi_lite_resp[b][resp] ;
  wire \axi_lite_resp[w_ready] ;
  wire [5:0]axi_slv_req_ar_addr;
  wire [1:0]axi_slv_req_ar_burst;
  wire [0:0]axi_slv_req_ar_cache;
  wire [0:0]axi_slv_req_ar_id;
  wire [7:0]axi_slv_req_ar_len;
  wire [2:0]axi_slv_req_ar_size;
  wire axi_slv_req_ar_valid;
  wire [5:0]axi_slv_req_aw_addr;
  wire [1:0]axi_slv_req_aw_atop;
  wire [1:0]axi_slv_req_aw_burst;
  wire [0:0]axi_slv_req_aw_cache;
  wire [0:0]axi_slv_req_aw_id;
  wire [7:0]axi_slv_req_aw_len;
  wire [2:0]axi_slv_req_aw_size;
  wire axi_slv_req_aw_valid;
  wire axi_slv_req_b_ready;
  wire axi_slv_req_r_ready;
  wire [63:0]axi_slv_req_w_data;
  wire axi_slv_req_w_last;
  wire [3:0]axi_slv_req_w_strb;
  wire axi_slv_req_w_valid;
  wire axi_slv_rsp_ar_ready;
  wire axi_slv_rsp_aw_ready;
  wire [0:0]axi_slv_rsp_b_id;
  wire [0:0]axi_slv_rsp_b_resp;
  wire axi_slv_rsp_b_valid;
  wire [63:0]axi_slv_rsp_r_data;
  wire [0:0]axi_slv_rsp_r_id;
  wire axi_slv_rsp_r_last;
  wire [0:0]axi_slv_rsp_r_resp;
  wire axi_slv_rsp_r_valid;
  wire axi_slv_rsp_w_ready;
  wire clk;
  wire \completed_q_reg[0] ;
  wire \completed_q_reg[1] ;
  wire \completed_q_reg[2] ;
  wire conf_decouple_we;
  wire \dma_regs_req[valid] ;
  wire full;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0] ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ;
  wire [1:1]\i_axi_atop_filter/r_state_q ;
  wire i_axi_lite_to_reg_n_160;
  wire i_axi_lite_to_reg_n_161;
  wire i_axi_lite_to_reg_n_162;
  wire i_axi_lite_to_reg_n_163;
  wire i_axi_lite_to_reg_n_164;
  wire i_axi_lite_to_reg_n_165;
  wire i_axi_lite_to_reg_n_166;
  wire i_axi_lite_to_reg_n_167;
  wire i_axi_lite_to_reg_n_168;
  wire i_axi_lite_to_reg_n_169;
  wire i_axi_lite_to_reg_n_170;
  wire i_axi_lite_to_reg_n_72;
  wire i_axi_lite_to_reg_n_73;
  wire i_axi_lite_to_reg_n_83;
  wire i_axi_lite_to_reg_n_84;
  wire i_axi_lite_to_reg_n_85;
  wire i_axi_lite_to_reg_n_86;
  wire i_axi_lite_to_reg_n_87;
  wire i_axi_lite_to_reg_n_88;
  wire i_axi_lite_to_reg_n_90;
  wire i_axi_lite_to_reg_n_91;
  wire i_axi_lite_to_reg_n_93;
  wire \i_axi_to_axi_lite_id_reflect/i_ar_id_fifo/read_pointer_q0 ;
  wire \i_axi_to_axi_lite_id_reflect/i_ar_id_fifo/write_pointer_q0 ;
  wire i_axi_to_axi_lite_n_10;
  wire i_axi_to_axi_lite_n_11;
  wire i_axi_to_axi_lite_n_12;
  wire i_axi_to_axi_lite_n_13;
  wire i_axi_to_axi_lite_n_14;
  wire i_axi_to_axi_lite_n_17;
  wire i_axi_to_axi_lite_n_18;
  wire i_axi_to_axi_lite_n_2;
  wire i_axi_to_axi_lite_n_20;
  wire i_axi_to_axi_lite_n_3;
  wire i_axi_to_axi_lite_n_39;
  wire i_axi_to_axi_lite_n_4;
  wire i_axi_to_axi_lite_n_40;
  wire \i_fifo_read/mem_q ;
  wire \i_fifo_read/write_pointer_q ;
  wire \i_fifo_write_resp/status_cnt_n ;
  wire \i_fifo_write_resp/write_pointer_q0 ;
  wire [2:0]\mem_q_reg[0][data][2] ;
  wire \mem_q_reg[0][data][36] ;
  wire \mem_q_reg[0][data][4] ;
  wire [58:0]\mem_q_reg[0][data][63] ;
  wire [58:0]\mem_q_reg[0][data][63]_0 ;
  wire [58:0]\mem_q_reg[0][data][63]_1 ;
  wire [60:0]\mem_q_reg[0][data][63]_2 ;
  wire \mem_q_reg[0][error] ;
  wire \mem_q_reg[1][error] ;
  wire [0:0]\q[0]_i_5 ;
  wire [0:0]\q[0]_i_5_0 ;
  wire \read_pointer_q_reg[0] ;
  wire \read_pointer_q_reg[0]_0 ;
  wire \read_pointer_q_reg[0]_1 ;
  wire \read_pointer_q_reg[0]_2 ;
  wire \read_pointer_q_reg[0]_3 ;
  wire \splitted_resp[ar_ready] ;
  wire \splitted_resp[b_valid] ;
  wire \splitted_resp[r_valid] ;
  wire \status_cnt_q_reg[1] ;

  design_1_dma_core_wrap_v_1_0_axi_lite_to_reg i_axi_lite_to_reg
       (.CO(CO),
        .D(D),
        .E(E),
        .Q({i_axi_lite_to_reg_n_72,i_axi_lite_to_reg_n_73}),
        .S({i_axi_lite_to_reg_n_165,i_axi_lite_to_reg_n_166,i_axi_lite_to_reg_n_167,i_axi_lite_to_reg_n_168,i_axi_lite_to_reg_n_169,i_axi_lite_to_reg_n_170}),
        .\ax_d0_inferred__0/i__carry (i_axi_to_axi_lite_n_40),
        .\ax_q_reg[len][0] ({i_axi_to_axi_lite_n_17,i_axi_to_axi_lite_n_18}),
        .\ax_q_reg[len][7] (i_axi_to_axi_lite_n_39),
        .\axi_lite_resp[b][resp] (\axi_lite_resp[b][resp] ),
        .\axi_lite_resp[w_ready] (\axi_lite_resp[w_ready] ),
        .axi_slv_req_ar_addr(axi_slv_req_ar_addr),
        .axi_slv_req_ar_len(axi_slv_req_ar_len[5:0]),
        .axi_slv_req_ar_len_1_sp_1(i_axi_lite_to_reg_n_163),
        .axi_slv_req_ar_len_3_sp_1(i_axi_lite_to_reg_n_164),
        .axi_slv_req_ar_len_4_sp_1(i_axi_lite_to_reg_n_162),
        .axi_slv_req_ar_size(axi_slv_req_ar_size),
        .axi_slv_req_w_data(axi_slv_req_w_data),
        .axi_slv_req_w_strb(axi_slv_req_w_strb),
        .axi_slv_rsp_r_data(axi_slv_rsp_r_data),
        .\axi_slv_rsp_r_data[63]_0 (\i_axi_atop_filter/r_state_q ),
        .axi_slv_rsp_r_data_63_sp_1(i_axi_to_axi_lite_n_4),
        .b_state_q_reg({i_axi_to_axi_lite_n_2,i_axi_to_axi_lite_n_3}),
        .clk(clk),
        .\completed_q_reg[0] (\completed_q_reg[0] ),
        .\completed_q_reg[1] (\completed_q_reg[1] ),
        .\completed_q_reg[2] (\completed_q_reg[2] ),
        .conf_decouple_we(conf_decouple_we),
        .full(full),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q (\gen_arbiter.gen_int_rr.gen_lock.lock_q ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] (\dma_regs_req[valid] ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0] (\gen_arbiter.gen_int_rr.rr_q_reg[0] ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 (\status_cnt_q_reg[1] ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ),
        .\mem_q_reg[0] (i_axi_lite_to_reg_n_161),
        .\mem_q_reg[0][0] (i_axi_to_axi_lite_n_20),
        .\mem_q_reg[0][data][2] (\mem_q_reg[0][data][2] ),
        .\mem_q_reg[0][data][36] (\mem_q_reg[0][data][36] ),
        .\mem_q_reg[0][data][4] (\mem_q_reg[0][data][4] ),
        .\mem_q_reg[0][data][63] (\mem_q_reg[0][data][63] ),
        .\mem_q_reg[0][data][63]_0 (\mem_q_reg[0][data][63]_0 ),
        .\mem_q_reg[0][data][63]_1 (\mem_q_reg[0][data][63]_1 ),
        .\mem_q_reg[0][data][63]_2 (\mem_q_reg[0][data][63]_2 ),
        .\mem_q_reg[0][data][63]_3 (Q),
        .\mem_q_reg[0][error] (\mem_q_reg[0][error] ),
        .\mem_q_reg[1][0] (\i_fifo_read/mem_q ),
        .\mem_q_reg[1][5] (\axi_lite_req[ar][addr] ),
        .\mem_q_reg[1][addr][5] (\axi_lite_req[aw][addr] ),
        .\mem_q_reg[1][error] (\mem_q_reg[1][error] ),
        .\q[0]_i_5 (\q[0]_i_5 ),
        .\q[0]_i_5_0 (\q[0]_i_5_0 ),
        .read_pointer_q0(\i_axi_to_axi_lite_id_reflect/i_ar_id_fifo/read_pointer_q0 ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0]_0 ),
        .\read_pointer_q_reg[0]_1 (\read_pointer_q_reg[0]_1 ),
        .\read_pointer_q_reg[0]_2 (\read_pointer_q_reg[0]_2 ),
        .\read_pointer_q_reg[0]_3 (\read_pointer_q_reg[0]_3 ),
        .\read_pointer_q_reg[0]_4 (i_axi_lite_to_reg_n_160),
        .\read_pointer_q_reg[0]_5 (i_axi_to_axi_lite_n_11),
        .\read_pointer_q_reg[0]_6 (i_axi_to_axi_lite_n_10),
        .\read_pointer_q_reg[0]_7 (i_axi_to_axi_lite_n_12),
        .\read_pointer_q_reg[0]_8 (i_axi_to_axi_lite_n_13),
        .\splitted_resp[ar_ready] (\splitted_resp[ar_ready] ),
        .\splitted_resp[b_valid] (\splitted_resp[b_valid] ),
        .\splitted_resp[r_valid] (\splitted_resp[r_valid] ),
        .\status_cnt_q_reg[0] (i_axi_lite_to_reg_n_91),
        .\status_cnt_q_reg[0]_0 (\i_fifo_write_resp/status_cnt_n ),
        .\status_cnt_q_reg[1] ({i_axi_lite_to_reg_n_83,i_axi_lite_to_reg_n_84}),
        .\status_cnt_q_reg[1]_0 ({i_axi_lite_to_reg_n_85,i_axi_lite_to_reg_n_86}),
        .\status_cnt_q_reg[1]_1 ({i_axi_lite_to_reg_n_87,i_axi_lite_to_reg_n_88}),
        .\status_cnt_q_reg[1]_2 (i_axi_lite_to_reg_n_90),
        .\status_cnt_q_reg[1]_3 (i_axi_lite_to_reg_n_93),
        .\status_cnt_q_reg[1]_4 (i_axi_to_axi_lite_n_14),
        .write_pointer_q(\i_fifo_read/write_pointer_q ),
        .write_pointer_q0(\i_fifo_write_resp/write_pointer_q0 ),
        .write_pointer_q0_0(\i_axi_to_axi_lite_id_reflect/i_ar_id_fifo/write_pointer_q0 ));
  design_1_dma_core_wrap_v_1_0_axi_to_axi_lite i_axi_to_axi_lite
       (.\FSM_sequential_r_state_q_reg[1] (\i_axi_atop_filter/r_state_q ),
        .Q({i_axi_to_axi_lite_n_2,i_axi_to_axi_lite_n_3}),
        .S({i_axi_lite_to_reg_n_165,i_axi_lite_to_reg_n_166,i_axi_lite_to_reg_n_167,i_axi_lite_to_reg_n_168,i_axi_lite_to_reg_n_169,i_axi_lite_to_reg_n_170}),
        .\ax_q_reg[addr][5] (\axi_lite_req[aw][addr] ),
        .\ax_q_reg[addr][5]_0 (\axi_lite_req[ar][addr] ),
        .\ax_q_reg[len][0] (i_axi_lite_to_reg_n_91),
        .\ax_q_reg[len][2] ({i_axi_lite_to_reg_n_85,i_axi_lite_to_reg_n_86}),
        .\ax_q_reg[len][3] (i_axi_lite_to_reg_n_164),
        .\ax_q_reg[len][5] (i_axi_lite_to_reg_n_163),
        .\ax_q_reg[len][7] (i_axi_lite_to_reg_n_162),
        .\axi_lite_resp[b][resp] (\axi_lite_resp[b][resp] ),
        .\axi_lite_resp[w_ready] (\axi_lite_resp[w_ready] ),
        .axi_slv_req_ar_addr(axi_slv_req_ar_addr),
        .axi_slv_req_ar_burst(axi_slv_req_ar_burst),
        .axi_slv_req_ar_burst_1_sp_1(i_axi_to_axi_lite_n_40),
        .axi_slv_req_ar_cache(axi_slv_req_ar_cache),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .axi_slv_req_ar_len_1_sp_1(i_axi_to_axi_lite_n_39),
        .axi_slv_req_ar_size(axi_slv_req_ar_size),
        .axi_slv_req_ar_valid(axi_slv_req_ar_valid),
        .axi_slv_req_aw_addr(axi_slv_req_aw_addr),
        .axi_slv_req_aw_atop(axi_slv_req_aw_atop),
        .axi_slv_req_aw_burst(axi_slv_req_aw_burst),
        .axi_slv_req_aw_cache(axi_slv_req_aw_cache),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .axi_slv_req_aw_size(axi_slv_req_aw_size),
        .axi_slv_req_aw_valid(axi_slv_req_aw_valid),
        .axi_slv_req_b_ready(axi_slv_req_b_ready),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .axi_slv_req_w_last(axi_slv_req_w_last),
        .axi_slv_req_w_valid(axi_slv_req_w_valid),
        .axi_slv_rsp_ar_ready(axi_slv_rsp_ar_ready),
        .axi_slv_rsp_aw_ready(axi_slv_rsp_aw_ready),
        .axi_slv_rsp_b_id(axi_slv_rsp_b_id),
        .axi_slv_rsp_b_resp(axi_slv_rsp_b_resp),
        .axi_slv_rsp_b_valid(axi_slv_rsp_b_valid),
        .axi_slv_rsp_r_id(axi_slv_rsp_r_id),
        .axi_slv_rsp_r_last(axi_slv_rsp_r_last),
        .axi_slv_rsp_r_resp(axi_slv_rsp_r_resp),
        .\axi_slv_rsp_r_resp[1] (i_axi_lite_to_reg_n_160),
        .axi_slv_rsp_r_valid(axi_slv_rsp_r_valid),
        .axi_slv_rsp_w_ready(axi_slv_rsp_w_ready),
        .clk(clk),
        .\err_q_reg[1] (i_axi_lite_to_reg_n_161),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg (i_axi_to_axi_lite_n_12),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 (i_axi_to_axi_lite_n_13),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] (i_axi_to_axi_lite_n_4),
        .\gen_ht_ffs[0].head_tail_q_reg[0][free] (i_axi_to_axi_lite_n_11),
        .\mem_q_reg[0][error] (\mem_q_reg[0][error] ),
        .\mem_q_reg[1][error] (\mem_q_reg[1][error] ),
        .r_state_q_reg({i_axi_lite_to_reg_n_83,i_axi_lite_to_reg_n_84}),
        .read_pointer_q0(\i_axi_to_axi_lite_id_reflect/i_ar_id_fifo/read_pointer_q0 ),
        .\read_pointer_q_reg[0] (i_axi_lite_to_reg_n_90),
        .\splitted_resp[ar_ready] (\splitted_resp[ar_ready] ),
        .\splitted_resp[b_valid] (\splitted_resp[b_valid] ),
        .\splitted_resp[r_valid] (\splitted_resp[r_valid] ),
        .\status_cnt_q_reg[0] ({i_axi_lite_to_reg_n_72,i_axi_lite_to_reg_n_73}),
        .\status_cnt_q_reg[0]_0 (i_axi_lite_to_reg_n_93),
        .\status_cnt_q_reg[1] (\i_fifo_write_resp/status_cnt_n ),
        .\status_cnt_q_reg[1]_0 (i_axi_to_axi_lite_n_10),
        .\status_cnt_q_reg[1]_1 (i_axi_to_axi_lite_n_14),
        .\status_cnt_q_reg[1]_2 ({i_axi_to_axi_lite_n_17,i_axi_to_axi_lite_n_18}),
        .\status_cnt_q_reg[1]_3 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[1]_4 ({i_axi_lite_to_reg_n_87,i_axi_lite_to_reg_n_88}),
        .write_pointer_q(\i_fifo_read/write_pointer_q ),
        .write_pointer_q0(\i_axi_to_axi_lite_id_reflect/i_ar_id_fifo/write_pointer_q0 ),
        .write_pointer_q0_0(\i_fifo_write_resp/write_pointer_q0 ),
        .\write_pointer_q_reg[0] (\i_fifo_read/mem_q ),
        .\write_pointer_q_reg[0]_0 (i_axi_to_axi_lite_n_20));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module design_1_dma_core_wrap_v_1_0_counter
   (\gen_demux.w_open ,
    \filtered_resp[w_ready] ,
    axi_slv_req_w_last,
    \filtered_req[w_valid] ,
    \gen_demux.w_cnt_up ,
    clk,
    \counter_q_reg[0] );
  output \gen_demux.w_open ;
  input \filtered_resp[w_ready] ;
  input axi_slv_req_w_last;
  input \filtered_req[w_valid] ;
  input \gen_demux.w_cnt_up ;
  input clk;
  input \counter_q_reg[0] ;

  wire axi_slv_req_w_last;
  wire clk;
  wire \counter_q_reg[0] ;
  wire \filtered_req[w_valid] ;
  wire \filtered_resp[w_ready] ;
  wire \gen_demux.w_cnt_up ;
  wire \gen_demux.w_open ;

  design_1_dma_core_wrap_v_1_0_delta_counter i_counter
       (.axi_slv_req_w_last(axi_slv_req_w_last),
        .clk(clk),
        .\counter_q_reg[0]_0 (\counter_q_reg[0] ),
        .\filtered_req[w_valid] (\filtered_req[w_valid] ),
        .\filtered_resp[w_ready] (\filtered_resp[w_ready] ),
        .\gen_demux.w_cnt_up (\gen_demux.w_cnt_up ),
        .\gen_demux.w_open (\gen_demux.w_open ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module design_1_dma_core_wrap_v_1_0_counter__parameterized0
   (Q,
    \counter_q_reg[6] ,
    \filtered_resp[r][last] ,
    \counter_q_reg[7] ,
    D,
    \counter_q_reg[7]_0 ,
    \counter_q_reg[7]_1 ,
    \counter_q_reg[7]_2 ,
    \filtered_req[r_ready] ,
    \counter_q_reg[7]_3 ,
    axi_slv_rsp_r_last,
    r_last_q,
    axi_slv_rsp_r_last_0,
    E,
    clk,
    \counter_q_reg[0] );
  output [0:0]Q;
  output \counter_q_reg[6] ;
  output \filtered_resp[r][last] ;
  output \counter_q_reg[7] ;
  input [0:0]D;
  input \counter_q_reg[7]_0 ;
  input [6:0]\counter_q_reg[7]_1 ;
  input \counter_q_reg[7]_2 ;
  input \filtered_req[r_ready] ;
  input \counter_q_reg[7]_3 ;
  input axi_slv_rsp_r_last;
  input r_last_q;
  input axi_slv_rsp_r_last_0;
  input [0:0]E;
  input clk;
  input \counter_q_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire axi_slv_rsp_r_last;
  wire axi_slv_rsp_r_last_0;
  wire clk;
  wire \counter_q_reg[0] ;
  wire \counter_q_reg[6] ;
  wire \counter_q_reg[7] ;
  wire \counter_q_reg[7]_0 ;
  wire [6:0]\counter_q_reg[7]_1 ;
  wire \counter_q_reg[7]_2 ;
  wire \counter_q_reg[7]_3 ;
  wire \filtered_req[r_ready] ;
  wire \filtered_resp[r][last] ;
  wire r_last_q;

  design_1_dma_core_wrap_v_1_0_delta_counter__parameterized0 i_counter
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_slv_rsp_r_last(axi_slv_rsp_r_last),
        .axi_slv_rsp_r_last_0(axi_slv_rsp_r_last_0),
        .clk(clk),
        .\counter_q_reg[0]_0 (\counter_q_reg[0] ),
        .\counter_q_reg[6]_0 (\counter_q_reg[6] ),
        .\counter_q_reg[7]_0 (\counter_q_reg[7] ),
        .\counter_q_reg[7]_1 (\counter_q_reg[7]_0 ),
        .\counter_q_reg[7]_2 (\counter_q_reg[7]_1 ),
        .\counter_q_reg[7]_3 (\counter_q_reg[7]_2 ),
        .\counter_q_reg[7]_4 (\counter_q_reg[7]_3 ),
        .\filtered_req[r_ready] (\filtered_req[r_ready] ),
        .\filtered_resp[r][last] (\filtered_resp[r][last] ),
        .r_last_q(r_last_q));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module design_1_dma_core_wrap_v_1_0_counter__parameterized1
   (E,
    \counter_q_reg[8] ,
    \err_q_reg[1] ,
    \counter_q_reg[8]_0 ,
    Q,
    axi_slv_req_aw_len_5_sp_1,
    \axi_slv_req_aw_len[0] ,
    axi_slv_req_aw_len_7_sp_1,
    \counter_q_reg[6] ,
    \err_q_reg[1]_0 ,
    \err_q_reg[1]_1 ,
    \err_q_reg[1]_2 ,
    err_q,
    D,
    axi_slv_req_aw_len,
    \counter_q_reg[7] ,
    \counter_q_reg[2] ,
    \counter_q_reg[3] ,
    \counter_q_reg[4] ,
    \counter_q_reg[5] ,
    \counter_q_reg[7]_0 ,
    \counter_q_reg[0] ,
    \err_q_reg[1]_3 ,
    \counter_q_reg[8]_1 ,
    \counter_q_reg[0]_0 ,
    clk,
    \counter_q_reg[8]_2 );
  output [0:0]E;
  output \counter_q_reg[8] ;
  output \err_q_reg[1] ;
  output \counter_q_reg[8]_0 ;
  output [7:0]Q;
  output axi_slv_req_aw_len_5_sp_1;
  output [0:0]\axi_slv_req_aw_len[0] ;
  output axi_slv_req_aw_len_7_sp_1;
  output \counter_q_reg[6] ;
  input \err_q_reg[1]_0 ;
  input \err_q_reg[1]_1 ;
  input \err_q_reg[1]_2 ;
  input [0:0]err_q;
  input [0:0]D;
  input [7:0]axi_slv_req_aw_len;
  input \counter_q_reg[7] ;
  input \counter_q_reg[2] ;
  input \counter_q_reg[3] ;
  input \counter_q_reg[4] ;
  input \counter_q_reg[5] ;
  input \counter_q_reg[7]_0 ;
  input [0:0]\counter_q_reg[0] ;
  input \err_q_reg[1]_3 ;
  input \counter_q_reg[8]_1 ;
  input [0:0]\counter_q_reg[0]_0 ;
  input clk;
  input \counter_q_reg[8]_2 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]axi_slv_req_aw_len;
  wire [0:0]\axi_slv_req_aw_len[0] ;
  wire axi_slv_req_aw_len_5_sn_1;
  wire axi_slv_req_aw_len_7_sn_1;
  wire clk;
  wire [0:0]\counter_q_reg[0] ;
  wire [0:0]\counter_q_reg[0]_0 ;
  wire \counter_q_reg[2] ;
  wire \counter_q_reg[3] ;
  wire \counter_q_reg[4] ;
  wire \counter_q_reg[5] ;
  wire \counter_q_reg[6] ;
  wire \counter_q_reg[7] ;
  wire \counter_q_reg[7]_0 ;
  wire \counter_q_reg[8] ;
  wire \counter_q_reg[8]_0 ;
  wire \counter_q_reg[8]_1 ;
  wire \counter_q_reg[8]_2 ;
  wire [0:0]err_q;
  wire \err_q_reg[1] ;
  wire \err_q_reg[1]_0 ;
  wire \err_q_reg[1]_1 ;
  wire \err_q_reg[1]_2 ;
  wire \err_q_reg[1]_3 ;

  assign axi_slv_req_aw_len_5_sp_1 = axi_slv_req_aw_len_5_sn_1;
  assign axi_slv_req_aw_len_7_sp_1 = axi_slv_req_aw_len_7_sn_1;
  design_1_dma_core_wrap_v_1_0_delta_counter__parameterized1_30 i_counter
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .\axi_slv_req_aw_len[0] (\axi_slv_req_aw_len[0] ),
        .axi_slv_req_aw_len_5_sp_1(axi_slv_req_aw_len_5_sn_1),
        .axi_slv_req_aw_len_7_sp_1(axi_slv_req_aw_len_7_sn_1),
        .clk(clk),
        .\counter_q_reg[0]_0 (\counter_q_reg[0] ),
        .\counter_q_reg[0]_1 (\counter_q_reg[0]_0 ),
        .\counter_q_reg[2]_0 (\counter_q_reg[2] ),
        .\counter_q_reg[3]_0 (\counter_q_reg[3] ),
        .\counter_q_reg[4]_0 (\counter_q_reg[4] ),
        .\counter_q_reg[5]_0 (\counter_q_reg[5] ),
        .\counter_q_reg[6]_0 (\counter_q_reg[6] ),
        .\counter_q_reg[7]_0 (\counter_q_reg[7] ),
        .\counter_q_reg[7]_1 (\counter_q_reg[7]_0 ),
        .\counter_q_reg[8]_0 (\counter_q_reg[8] ),
        .\counter_q_reg[8]_1 (\counter_q_reg[8]_0 ),
        .\counter_q_reg[8]_2 (\counter_q_reg[8]_1 ),
        .\counter_q_reg[8]_3 (\counter_q_reg[8]_2 ),
        .err_q(err_q),
        .\err_q_reg[1] (\err_q_reg[1] ),
        .\err_q_reg[1]_0 (\err_q_reg[1]_0 ),
        .\err_q_reg[1]_1 (\err_q_reg[1]_1 ),
        .\err_q_reg[1]_2 (\err_q_reg[1]_2 ),
        .\err_q_reg[1]_3 (\err_q_reg[1]_3 ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module design_1_dma_core_wrap_v_1_0_counter__parameterized1_29
   (\read_pointer_q_reg[0] ,
    \counter_q_reg[2] ,
    \counter_q_reg[0] ,
    Q,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ,
    \counter_q_reg[5] ,
    axi_slv_req_aw_len_2_sp_1,
    axi_slv_req_aw_len_3_sp_1,
    axi_slv_req_aw_len_4_sp_1,
    axi_slv_req_aw_len_5_sp_1,
    axi_slv_req_aw_len_7_sp_1,
    \counter_q_reg[8] ,
    \axi_slv_rsp_b_id[0]_INST_0_i_1 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_7 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_7_0 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_7_1 ,
    \FSM_sequential_w_state_q[2]_i_4 ,
    \FSM_sequential_w_state_q[2]_i_4_0 ,
    \FSM_sequential_w_state_q[2]_i_4_1 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_4 ,
    axi_slv_req_aw_len,
    \counter_q_reg[8]_0 ,
    \counter_q_reg[6] ,
    \counter_q_reg[8]_1 ,
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_6 ,
    E,
    clk,
    \counter_q_reg[8]_2 ,
    D);
  output \read_pointer_q_reg[0] ;
  output \counter_q_reg[2] ;
  output \counter_q_reg[0] ;
  output [4:0]Q;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ;
  output \counter_q_reg[5] ;
  output axi_slv_req_aw_len_2_sp_1;
  output axi_slv_req_aw_len_3_sp_1;
  output axi_slv_req_aw_len_4_sp_1;
  output axi_slv_req_aw_len_5_sp_1;
  output axi_slv_req_aw_len_7_sp_1;
  output \counter_q_reg[8] ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_1 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ;
  input [7:0]\axi_slv_rsp_b_id[0]_INST_0_i_7 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_7_0 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_7_1 ;
  input \FSM_sequential_w_state_q[2]_i_4 ;
  input \FSM_sequential_w_state_q[2]_i_4_0 ;
  input \FSM_sequential_w_state_q[2]_i_4_1 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_4 ;
  input [7:0]axi_slv_req_aw_len;
  input \counter_q_reg[8]_0 ;
  input \counter_q_reg[6] ;
  input \counter_q_reg[8]_1 ;
  input \gen_data_ffs[0].linked_data_q[0][data][0]_i_6 ;
  input [0:0]E;
  input clk;
  input \counter_q_reg[8]_2 ;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_w_state_q[2]_i_4 ;
  wire \FSM_sequential_w_state_q[2]_i_4_0 ;
  wire \FSM_sequential_w_state_q[2]_i_4_1 ;
  wire [4:0]Q;
  wire [7:0]axi_slv_req_aw_len;
  wire axi_slv_req_aw_len_2_sn_1;
  wire axi_slv_req_aw_len_3_sn_1;
  wire axi_slv_req_aw_len_4_sn_1;
  wire axi_slv_req_aw_len_5_sn_1;
  wire axi_slv_req_aw_len_7_sn_1;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_1 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_4 ;
  wire [7:0]\axi_slv_rsp_b_id[0]_INST_0_i_7 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_7_0 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_7_1 ;
  wire clk;
  wire \counter_q_reg[0] ;
  wire \counter_q_reg[2] ;
  wire \counter_q_reg[5] ;
  wire \counter_q_reg[6] ;
  wire \counter_q_reg[8] ;
  wire \counter_q_reg[8]_0 ;
  wire \counter_q_reg[8]_1 ;
  wire \counter_q_reg[8]_2 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_6 ;
  wire \read_pointer_q_reg[0] ;

  assign axi_slv_req_aw_len_2_sp_1 = axi_slv_req_aw_len_2_sn_1;
  assign axi_slv_req_aw_len_3_sp_1 = axi_slv_req_aw_len_3_sn_1;
  assign axi_slv_req_aw_len_4_sp_1 = axi_slv_req_aw_len_4_sn_1;
  assign axi_slv_req_aw_len_5_sp_1 = axi_slv_req_aw_len_5_sn_1;
  assign axi_slv_req_aw_len_7_sp_1 = axi_slv_req_aw_len_7_sn_1;
  design_1_dma_core_wrap_v_1_0_delta_counter__parameterized1 i_counter
       (.D(D),
        .E(E),
        .\FSM_sequential_w_state_q[2]_i_4 (\FSM_sequential_w_state_q[2]_i_4 ),
        .\FSM_sequential_w_state_q[2]_i_4_0 (\FSM_sequential_w_state_q[2]_i_4_0 ),
        .\FSM_sequential_w_state_q[2]_i_4_1 (\FSM_sequential_w_state_q[2]_i_4_1 ),
        .Q(Q),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .axi_slv_req_aw_len_2_sp_1(axi_slv_req_aw_len_2_sn_1),
        .axi_slv_req_aw_len_3_sp_1(axi_slv_req_aw_len_3_sn_1),
        .axi_slv_req_aw_len_4_sp_1(axi_slv_req_aw_len_4_sn_1),
        .axi_slv_req_aw_len_5_sp_1(axi_slv_req_aw_len_5_sn_1),
        .axi_slv_req_aw_len_7_sp_1(axi_slv_req_aw_len_7_sn_1),
        .\axi_slv_rsp_b_id[0]_INST_0_i_1 (\axi_slv_rsp_b_id[0]_INST_0_i_1 ),
        .\axi_slv_rsp_b_id[0]_INST_0_i_1_0 (\axi_slv_rsp_b_id[0]_INST_0_i_1_0 ),
        .\axi_slv_rsp_b_id[0]_INST_0_i_4 (\axi_slv_rsp_b_id[0]_INST_0_i_4 ),
        .\axi_slv_rsp_b_id[0]_INST_0_i_7_0 (\axi_slv_rsp_b_id[0]_INST_0_i_7 ),
        .\axi_slv_rsp_b_id[0]_INST_0_i_7_1 (\axi_slv_rsp_b_id[0]_INST_0_i_7_0 ),
        .\axi_slv_rsp_b_id[0]_INST_0_i_7_2 (\axi_slv_rsp_b_id[0]_INST_0_i_7_1 ),
        .clk(clk),
        .\counter_q_reg[0]_0 (\counter_q_reg[0] ),
        .\counter_q_reg[2]_0 (\counter_q_reg[2] ),
        .\counter_q_reg[5]_0 (\counter_q_reg[5] ),
        .\counter_q_reg[6]_0 (\counter_q_reg[6] ),
        .\counter_q_reg[8]_0 (\counter_q_reg[8] ),
        .\counter_q_reg[8]_1 (\counter_q_reg[8]_0 ),
        .\counter_q_reg[8]_2 (\counter_q_reg[8]_1 ),
        .\counter_q_reg[8]_3 (\counter_q_reg[8]_2 ),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ),
        .\gen_data_ffs[0].linked_data_q[0][data][0]_i_6 (\gen_data_ffs[0].linked_data_q[0][data][0]_i_6 ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0] ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module design_1_dma_core_wrap_v_1_0_counter__parameterized1_32
   (\counter_q_reg[1] ,
    \counter_q_reg[8] ,
    D,
    \counter_q_reg[8]_0 ,
    axi_slv_req_ar_len,
    \counter_q_reg[7] ,
    \counter_q_reg[8]_1 ,
    \counter_q_reg[3] ,
    \counter_q_reg[4] ,
    \counter_q_reg[5] ,
    \counter_q_reg[0] ,
    Q,
    E,
    clk,
    \counter_q_reg[8]_2 );
  output \counter_q_reg[1] ;
  output \counter_q_reg[8] ;
  output [0:0]D;
  output \counter_q_reg[8]_0 ;
  input [4:0]axi_slv_req_ar_len;
  input \counter_q_reg[7] ;
  input \counter_q_reg[8]_1 ;
  input \counter_q_reg[3] ;
  input \counter_q_reg[4] ;
  input \counter_q_reg[5] ;
  input \counter_q_reg[0] ;
  input [0:0]Q;
  input [0:0]E;
  input clk;
  input \counter_q_reg[8]_2 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [4:0]axi_slv_req_ar_len;
  wire clk;
  wire \counter_q_reg[0] ;
  wire \counter_q_reg[1] ;
  wire \counter_q_reg[3] ;
  wire \counter_q_reg[4] ;
  wire \counter_q_reg[5] ;
  wire \counter_q_reg[7] ;
  wire \counter_q_reg[8] ;
  wire \counter_q_reg[8]_0 ;
  wire \counter_q_reg[8]_1 ;
  wire \counter_q_reg[8]_2 ;

  design_1_dma_core_wrap_v_1_0_delta_counter__parameterized1_36 i_counter
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .clk(clk),
        .\counter_q_reg[0]_0 (\counter_q_reg[0] ),
        .\counter_q_reg[1]_0 (\counter_q_reg[1] ),
        .\counter_q_reg[3]_0 (\counter_q_reg[3] ),
        .\counter_q_reg[4]_0 (\counter_q_reg[4] ),
        .\counter_q_reg[5]_0 (\counter_q_reg[5] ),
        .\counter_q_reg[7]_0 (\counter_q_reg[7] ),
        .\counter_q_reg[8]_0 (\counter_q_reg[8] ),
        .\counter_q_reg[8]_1 (\counter_q_reg[8]_0 ),
        .\counter_q_reg[8]_2 (\counter_q_reg[8]_1 ),
        .\counter_q_reg[8]_3 (\counter_q_reg[8]_2 ));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module design_1_dma_core_wrap_v_1_0_counter__parameterized1_33
   (state_q_reg,
    state_q_reg_0,
    \counter_q_reg[8] ,
    \counter_q_reg[7] ,
    Q,
    \linked_data_d[1][data] ,
    \linked_data_d[0][data] ,
    axi_slv_req_ar_id_0_sp_1,
    E,
    axi_slv_rsp_ar_ready,
    \axi_slv_req_ar_id[0]_0 ,
    \axi_slv_req_ar_id[0]_1 ,
    state_q_reg_1,
    \status_cnt_q_reg[1] ,
    r_state_d,
    \head_tail_d[0][id] ,
    \axi_slv_req_ar_id[0]_2 ,
    \axi_slv_req_ar_id[0]_3 ,
    state_q_reg_2,
    \ax_q_reg[addr][5] ,
    \splitted_req[ar][id] ,
    state_q_reg_3,
    axi_slv_req_ar_len_4_sp_1,
    \ax_q_reg[burst][1] ,
    axi_slv_req_ar_len_3_sp_1,
    \axi_slv_req_ar_len[4]_0 ,
    axi_slv_req_ar_len_5_sp_1,
    \axi_slv_req_ar_len[5]_0 ,
    r_state_q_reg,
    state_q_reg_4,
    \FSM_sequential_r_state_q_reg[1] ,
    state_q_reg_5,
    \gen_ht_ffs[1].head_tail_q_reg[1][free] ,
    state_q,
    \gen_counters[0].mst_select_q_reg[0][0] ,
    \ax_q_reg[id][0] ,
    \splitted_resp[ar_ready] ,
    \gen_data_ffs[0].linked_data_q_reg[0][data][0] ,
    \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ,
    \gen_data_ffs[1].linked_data_q_reg[1][data] ,
    \gen_data_ffs[1].linked_data_q_reg[1][data][0] ,
    \gen_data_ffs[0].linked_data_q_reg[0][data] ,
    \gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 ,
    write_pointer_q0,
    axi_slv_req_ar_id,
    \gen_counters[1].mst_select_q_reg[1][0] ,
    \counter_q_reg[1] ,
    \counter_q_reg[1]_0 ,
    \gen_counters[0].mst_select_q_reg[0][0]_0 ,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    r_state_q_reg_0,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[0]_2 ,
    r_state_q_reg_1,
    r_state_q_reg_2,
    \splitted_resp[r][id] ,
    \gen_ht_ffs[0].head_tail_q_reg[0][id] ,
    \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ,
    \axi_slv_rsp_r_data[63]_INST_0_i_4 ,
    \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ,
    \mem_q_reg[1][5] ,
    axi_slv_req_ar_addr,
    \mem_q_reg[1][0] ,
    \ax_q_reg[len][0] ,
    \ax_q_reg[len][0]_0 ,
    \ax_q_reg[addr][0] ,
    \ax_q_reg[addr][0]_0 ,
    axi_slv_req_ar_len,
    \ax_q_reg[id][0]_0 ,
    \counter_q_reg[8]_0 ,
    \axi_slv_rsp_r_data[63]_INST_0_i_1 ,
    linked_data_free,
    r_state_q_reg_3,
    r_state_q_reg_4,
    axi_slv_req_r_ready,
    r_state_q_reg_5,
    state_q_reg_6,
    \counter_q_reg[0] ,
    clk,
    \counter_q_reg[8]_1 ,
    D);
  output state_q_reg;
  output state_q_reg_0;
  output \counter_q_reg[8] ;
  output \counter_q_reg[7] ;
  output [0:0]Q;
  output \linked_data_d[1][data] ;
  output \linked_data_d[0][data] ;
  output axi_slv_req_ar_id_0_sp_1;
  output [0:0]E;
  output axi_slv_rsp_ar_ready;
  output [0:0]\axi_slv_req_ar_id[0]_0 ;
  output \axi_slv_req_ar_id[0]_1 ;
  output [0:0]state_q_reg_1;
  output \status_cnt_q_reg[1] ;
  output r_state_d;
  output \head_tail_d[0][id] ;
  output \axi_slv_req_ar_id[0]_2 ;
  output \axi_slv_req_ar_id[0]_3 ;
  output state_q_reg_2;
  output [5:0]\ax_q_reg[addr][5] ;
  output \splitted_req[ar][id] ;
  output [0:0]state_q_reg_3;
  output axi_slv_req_ar_len_4_sp_1;
  output [0:0]\ax_q_reg[burst][1] ;
  output axi_slv_req_ar_len_3_sp_1;
  output \axi_slv_req_ar_len[4]_0 ;
  output axi_slv_req_ar_len_5_sp_1;
  output \axi_slv_req_ar_len[5]_0 ;
  output r_state_q_reg;
  output state_q_reg_4;
  output \FSM_sequential_r_state_q_reg[1] ;
  output state_q_reg_5;
  input \gen_ht_ffs[1].head_tail_q_reg[1][free] ;
  input state_q;
  input \gen_counters[0].mst_select_q_reg[0][0] ;
  input \ax_q_reg[id][0] ;
  input \splitted_resp[ar_ready] ;
  input \gen_data_ffs[0].linked_data_q_reg[0][data][0] ;
  input \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ;
  input \gen_data_ffs[1].linked_data_q_reg[1][data] ;
  input \gen_data_ffs[1].linked_data_q_reg[1][data][0] ;
  input \gen_data_ffs[0].linked_data_q_reg[0][data] ;
  input \gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 ;
  input write_pointer_q0;
  input [0:0]axi_slv_req_ar_id;
  input \gen_counters[1].mst_select_q_reg[1][0] ;
  input \counter_q_reg[1] ;
  input \counter_q_reg[1]_0 ;
  input \gen_counters[0].mst_select_q_reg[0][0]_0 ;
  input \status_cnt_q_reg[0] ;
  input [1:0]\status_cnt_q_reg[0]_0 ;
  input r_state_q_reg_0;
  input \status_cnt_q_reg[0]_1 ;
  input \status_cnt_q_reg[0]_2 ;
  input r_state_q_reg_1;
  input r_state_q_reg_2;
  input \splitted_resp[r][id] ;
  input \gen_ht_ffs[0].head_tail_q_reg[0][id] ;
  input \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ;
  input \axi_slv_rsp_r_data[63]_INST_0_i_4 ;
  input \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ;
  input [5:0]\mem_q_reg[1][5] ;
  input [5:0]axi_slv_req_ar_addr;
  input \mem_q_reg[1][0] ;
  input [1:0]\ax_q_reg[len][0] ;
  input \ax_q_reg[len][0]_0 ;
  input [1:0]\ax_q_reg[addr][0] ;
  input \ax_q_reg[addr][0]_0 ;
  input [7:0]axi_slv_req_ar_len;
  input \ax_q_reg[id][0]_0 ;
  input \counter_q_reg[8]_0 ;
  input [1:0]\axi_slv_rsp_r_data[63]_INST_0_i_1 ;
  input [1:0]linked_data_free;
  input r_state_q_reg_3;
  input [0:0]r_state_q_reg_4;
  input axi_slv_req_r_ready;
  input r_state_q_reg_5;
  input state_q_reg_6;
  input [0:0]\counter_q_reg[0] ;
  input clk;
  input \counter_q_reg[8]_1 ;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_r_state_q_reg[1] ;
  wire [0:0]Q;
  wire [1:0]\ax_q_reg[addr][0] ;
  wire \ax_q_reg[addr][0]_0 ;
  wire [5:0]\ax_q_reg[addr][5] ;
  wire [0:0]\ax_q_reg[burst][1] ;
  wire \ax_q_reg[id][0] ;
  wire \ax_q_reg[id][0]_0 ;
  wire [1:0]\ax_q_reg[len][0] ;
  wire \ax_q_reg[len][0]_0 ;
  wire [5:0]axi_slv_req_ar_addr;
  wire [0:0]axi_slv_req_ar_id;
  wire [0:0]\axi_slv_req_ar_id[0]_0 ;
  wire \axi_slv_req_ar_id[0]_1 ;
  wire \axi_slv_req_ar_id[0]_2 ;
  wire \axi_slv_req_ar_id[0]_3 ;
  wire axi_slv_req_ar_id_0_sn_1;
  wire [7:0]axi_slv_req_ar_len;
  wire \axi_slv_req_ar_len[4]_0 ;
  wire \axi_slv_req_ar_len[5]_0 ;
  wire axi_slv_req_ar_len_3_sn_1;
  wire axi_slv_req_ar_len_4_sn_1;
  wire axi_slv_req_ar_len_5_sn_1;
  wire axi_slv_req_r_ready;
  wire axi_slv_rsp_ar_ready;
  wire [1:0]\axi_slv_rsp_r_data[63]_INST_0_i_1 ;
  wire \axi_slv_rsp_r_data[63]_INST_0_i_4 ;
  wire clk;
  wire [0:0]\counter_q_reg[0] ;
  wire \counter_q_reg[1] ;
  wire \counter_q_reg[1]_0 ;
  wire \counter_q_reg[7] ;
  wire \counter_q_reg[8] ;
  wire \counter_q_reg[8]_0 ;
  wire \counter_q_reg[8]_1 ;
  wire \gen_counters[0].mst_select_q_reg[0][0] ;
  wire \gen_counters[0].mst_select_q_reg[0][0]_0 ;
  wire \gen_counters[1].mst_select_q_reg[1][0] ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data] ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data][0] ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 ;
  wire \gen_data_ffs[1].linked_data_q_reg[1][data] ;
  wire \gen_data_ffs[1].linked_data_q_reg[1][data][0] ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][id] ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][free] ;
  wire \head_tail_d[0][id] ;
  wire \linked_data_d[0][data] ;
  wire \linked_data_d[1][data] ;
  wire [1:0]linked_data_free;
  wire \mem_q_reg[1][0] ;
  wire [5:0]\mem_q_reg[1][5] ;
  wire r_state_d;
  wire r_state_q_reg;
  wire r_state_q_reg_0;
  wire r_state_q_reg_1;
  wire r_state_q_reg_2;
  wire r_state_q_reg_3;
  wire [0:0]r_state_q_reg_4;
  wire r_state_q_reg_5;
  wire \splitted_req[ar][id] ;
  wire \splitted_resp[ar_ready] ;
  wire \splitted_resp[r][id] ;
  wire state_q;
  wire state_q_reg;
  wire state_q_reg_0;
  wire [0:0]state_q_reg_1;
  wire state_q_reg_2;
  wire [0:0]state_q_reg_3;
  wire state_q_reg_4;
  wire state_q_reg_5;
  wire state_q_reg_6;
  wire \status_cnt_q_reg[0] ;
  wire [1:0]\status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire \status_cnt_q_reg[1] ;
  wire write_pointer_q0;

  assign axi_slv_req_ar_id_0_sp_1 = axi_slv_req_ar_id_0_sn_1;
  assign axi_slv_req_ar_len_3_sp_1 = axi_slv_req_ar_len_3_sn_1;
  assign axi_slv_req_ar_len_4_sp_1 = axi_slv_req_ar_len_4_sn_1;
  assign axi_slv_req_ar_len_5_sp_1 = axi_slv_req_ar_len_5_sn_1;
  design_1_dma_core_wrap_v_1_0_delta_counter__parameterized1_35 i_counter
       (.D(D),
        .E(E),
        .\FSM_sequential_r_state_q_reg[1] (\FSM_sequential_r_state_q_reg[1] ),
        .Q(Q),
        .\ax_q_reg[addr][0] (\ax_q_reg[addr][0] ),
        .\ax_q_reg[addr][0]_0 (\ax_q_reg[addr][0]_0 ),
        .\ax_q_reg[addr][5] (\ax_q_reg[addr][5] ),
        .\ax_q_reg[burst][1] (\ax_q_reg[burst][1] ),
        .\ax_q_reg[id][0] (\ax_q_reg[id][0] ),
        .\ax_q_reg[id][0]_0 (\ax_q_reg[id][0]_0 ),
        .\ax_q_reg[len][0] (\ax_q_reg[len][0] ),
        .\ax_q_reg[len][0]_0 (\ax_q_reg[len][0]_0 ),
        .axi_slv_req_ar_addr(axi_slv_req_ar_addr),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .\axi_slv_req_ar_id[0]_0 (\axi_slv_req_ar_id[0]_0 ),
        .\axi_slv_req_ar_id[0]_1 (\axi_slv_req_ar_id[0]_1 ),
        .\axi_slv_req_ar_id[0]_2 (\axi_slv_req_ar_id[0]_2 ),
        .\axi_slv_req_ar_id[0]_3 (\axi_slv_req_ar_id[0]_3 ),
        .axi_slv_req_ar_id_0_sp_1(axi_slv_req_ar_id_0_sn_1),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .\axi_slv_req_ar_len[4]_0 (\axi_slv_req_ar_len[4]_0 ),
        .\axi_slv_req_ar_len[5]_0 (\axi_slv_req_ar_len[5]_0 ),
        .axi_slv_req_ar_len_3_sp_1(axi_slv_req_ar_len_3_sn_1),
        .axi_slv_req_ar_len_4_sp_1(axi_slv_req_ar_len_4_sn_1),
        .axi_slv_req_ar_len_5_sp_1(axi_slv_req_ar_len_5_sn_1),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .axi_slv_rsp_ar_ready(axi_slv_rsp_ar_ready),
        .\axi_slv_rsp_r_data[63]_INST_0_i_1 (\axi_slv_rsp_r_data[63]_INST_0_i_1 ),
        .\axi_slv_rsp_r_data[63]_INST_0_i_4 (\axi_slv_rsp_r_data[63]_INST_0_i_4 ),
        .clk(clk),
        .\counter_q_reg[0]_0 (\counter_q_reg[0] ),
        .\counter_q_reg[1]_0 (\counter_q_reg[1] ),
        .\counter_q_reg[1]_1 (\counter_q_reg[1]_0 ),
        .\counter_q_reg[7]_0 (\counter_q_reg[7] ),
        .\counter_q_reg[8]_0 (\counter_q_reg[8] ),
        .\counter_q_reg[8]_1 (\counter_q_reg[8]_0 ),
        .\counter_q_reg[8]_2 (\counter_q_reg[8]_1 ),
        .\gen_counters[0].mst_select_q_reg[0][0] (\gen_counters[0].mst_select_q_reg[0][0] ),
        .\gen_counters[0].mst_select_q_reg[0][0]_0 (\gen_counters[0].mst_select_q_reg[0][0]_0 ),
        .\gen_counters[1].mst_select_q_reg[1][0] (\gen_counters[1].mst_select_q_reg[1][0] ),
        .\gen_data_ffs[0].linked_data_q_reg[0][data] (\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .\gen_data_ffs[0].linked_data_q_reg[0][data][0] (\gen_data_ffs[0].linked_data_q_reg[0][data][0] ),
        .\gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 (\gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ),
        .\gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 (\gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 ),
        .\gen_data_ffs[1].linked_data_q_reg[1][data] (\gen_data_ffs[1].linked_data_q_reg[1][data] ),
        .\gen_data_ffs[1].linked_data_q_reg[1][data][0] (\gen_data_ffs[1].linked_data_q_reg[1][data][0] ),
        .\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 (\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ),
        .\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 (\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ),
        .\gen_ht_ffs[0].head_tail_q_reg[0][id] (\gen_ht_ffs[0].head_tail_q_reg[0][id] ),
        .\gen_ht_ffs[1].head_tail_q_reg[1][free] (\gen_ht_ffs[1].head_tail_q_reg[1][free] ),
        .\head_tail_d[0][id] (\head_tail_d[0][id] ),
        .\linked_data_d[0][data] (\linked_data_d[0][data] ),
        .\linked_data_d[1][data] (\linked_data_d[1][data] ),
        .linked_data_free(linked_data_free),
        .\mem_q_reg[1][0] (\mem_q_reg[1][0] ),
        .\mem_q_reg[1][5] (\mem_q_reg[1][5] ),
        .r_state_d(r_state_d),
        .r_state_q_reg(r_state_q_reg),
        .r_state_q_reg_0(r_state_q_reg_0),
        .r_state_q_reg_1(r_state_q_reg_1),
        .r_state_q_reg_2(r_state_q_reg_2),
        .r_state_q_reg_3(r_state_q_reg_3),
        .r_state_q_reg_4(r_state_q_reg_4),
        .r_state_q_reg_5(r_state_q_reg_5),
        .\splitted_req[ar][id] (\splitted_req[ar][id] ),
        .\splitted_resp[ar_ready] (\splitted_resp[ar_ready] ),
        .\splitted_resp[r][id] (\splitted_resp[r][id] ),
        .state_q(state_q),
        .state_q_reg(state_q_reg),
        .state_q_reg_0(state_q_reg_0),
        .state_q_reg_1(state_q_reg_1),
        .state_q_reg_2(state_q_reg_2),
        .state_q_reg_3(state_q_reg_3),
        .state_q_reg_4(state_q_reg_4),
        .state_q_reg_5(state_q_reg_5),
        .state_q_reg_6(state_q_reg_6),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_2 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .write_pointer_q0(write_pointer_q0));
endmodule

(* ORIG_REF_NAME = "delta_counter" *) 
module design_1_dma_core_wrap_v_1_0_delta_counter
   (\gen_demux.w_open ,
    \filtered_resp[w_ready] ,
    axi_slv_req_w_last,
    \filtered_req[w_valid] ,
    \gen_demux.w_cnt_up ,
    clk,
    \counter_q_reg[0]_0 );
  output \gen_demux.w_open ;
  input \filtered_resp[w_ready] ;
  input axi_slv_req_w_last;
  input \filtered_req[w_valid] ;
  input \gen_demux.w_cnt_up ;
  input clk;
  input \counter_q_reg[0]_0 ;

  wire axi_slv_req_w_last;
  wire clk;
  wire \counter_q[0]_i_1_n_0 ;
  wire \counter_q_reg[0]_0 ;
  wire \filtered_req[w_valid] ;
  wire \filtered_resp[w_ready] ;
  wire \gen_demux.w_cnt_up ;
  wire \gen_demux.w_open ;

  LUT5 #(
    .INIT(32'h807F7F80)) 
    \counter_q[0]_i_1 
       (.I0(\filtered_resp[w_ready] ),
        .I1(axi_slv_req_w_last),
        .I2(\filtered_req[w_valid] ),
        .I3(\gen_demux.w_cnt_up ),
        .I4(\gen_demux.w_open ),
        .O(\counter_q[0]_i_1_n_0 ));
  FDCE \counter_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\counter_q_reg[0]_0 ),
        .D(\counter_q[0]_i_1_n_0 ),
        .Q(\gen_demux.w_open ));
endmodule

(* ORIG_REF_NAME = "delta_counter" *) 
module design_1_dma_core_wrap_v_1_0_delta_counter_25
   (Q,
    \gen_counters[1].mst_select_q_reg[1][0] ,
    \counter_q_reg[0]_0 ,
    \filtered_req[b_ready] ,
    \counter_q_reg[0]_1 ,
    \counter_q_reg[0]_2 ,
    \gen_counters[1].mst_select_q_reg[1]_1 ,
    axi_slv_req_aw_id,
    \gen_counters[0].mst_select_q_reg[0]_0 ,
    E,
    clk,
    \counter_q_reg[0]_3 );
  output [1:0]Q;
  output \gen_counters[1].mst_select_q_reg[1][0] ;
  input \counter_q_reg[0]_0 ;
  input \filtered_req[b_ready] ;
  input \counter_q_reg[0]_1 ;
  input \counter_q_reg[0]_2 ;
  input \gen_counters[1].mst_select_q_reg[1]_1 ;
  input [0:0]axi_slv_req_aw_id;
  input \gen_counters[0].mst_select_q_reg[0]_0 ;
  input [0:0]E;
  input clk;
  input \counter_q_reg[0]_3 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]axi_slv_req_aw_id;
  wire clk;
  wire [1:0]counter_d;
  wire \counter_q_reg[0]_0 ;
  wire \counter_q_reg[0]_1 ;
  wire \counter_q_reg[0]_2 ;
  wire \counter_q_reg[0]_3 ;
  wire \filtered_req[b_ready] ;
  wire \gen_counters[0].mst_select_q_reg[0]_0 ;
  wire \gen_counters[1].mst_select_q_reg[1][0] ;
  wire \gen_counters[1].mst_select_q_reg[1]_1 ;

  LUT3 #(
    .INIT(8'hB8)) 
    axi_slv_rsp_aw_ready_INST_0_i_14
       (.I0(\gen_counters[1].mst_select_q_reg[1]_1 ),
        .I1(axi_slv_req_aw_id),
        .I2(\gen_counters[0].mst_select_q_reg[0]_0 ),
        .O(\gen_counters[1].mst_select_q_reg[1][0] ));
  LUT5 #(
    .INIT(32'h5565AA9A)) 
    \counter_q[0]_i_1 
       (.I0(Q[0]),
        .I1(\counter_q_reg[0]_1 ),
        .I2(\filtered_req[b_ready] ),
        .I3(\counter_q_reg[0]_0 ),
        .I4(\counter_q_reg[0]_2 ),
        .O(counter_d[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA9AA)) 
    \counter_q[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\counter_q_reg[0]_0 ),
        .I3(\filtered_req[b_ready] ),
        .I4(\counter_q_reg[0]_1 ),
        .I5(\counter_q_reg[0]_2 ),
        .O(counter_d[1]));
  FDCE \counter_q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[0]_3 ),
        .D(counter_d[0]),
        .Q(Q[0]));
  FDCE \counter_q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[0]_3 ),
        .D(counter_d[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "delta_counter" *) 
module design_1_dma_core_wrap_v_1_0_delta_counter_26
   (\gen_demux.lock_aw_valid_q_reg ,
    axi_slv_req_aw_id_0_sp_1,
    \gen_demux.lock_aw_valid_q_reg_0 ,
    \gen_demux.lock_aw_valid_q_reg_1 ,
    \counter_q_reg[0]_0 ,
    \counter_q_reg[0]_1 ,
    \counter_q_reg[0]_2 ,
    \filtered_resp[w_ready] ,
    \axi_lite_resp[w_ready] ,
    \gen_demux.w_select_q_reg[0] ,
    \gen_counters[1].mst_select_q_reg[1][0] ,
    \gen_counters[0].mst_select_q_reg[0][0] ,
    p_0_in,
    \counter_q_reg[0]_3 ,
    \gen_demux.lock_aw_valid_q ,
    \gen_demux.lock_aw_valid_q_reg_2 ,
    \gen_demux.w_select_q_reg[0]_0 ,
    \status_cnt_q_reg[1] ,
    axi_slv_req_aw_id,
    \gen_counters[0].mst_select_q_reg[0]_0 ,
    \gen_counters[1].mst_select_q_reg[1]_1 ,
    \gen_demux.lock_aw_valid_q_reg_3 ,
    write_pointer_n06_out,
    \gen_demux.w_open ,
    \gen_demux.w_select_q ,
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ,
    \filtered_req[w_valid] ,
    \counter_q_reg[0]_4 ,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    axi_slv_rsp_w_ready,
    \counter_q_reg[0]_5 ,
    \filtered_req[b_ready] ,
    \counter_q_reg[0]_6 ,
    Q,
    \counter_q_reg[0]_7 ,
    clk,
    \counter_q_reg[0]_8 );
  output \gen_demux.lock_aw_valid_q_reg ;
  output axi_slv_req_aw_id_0_sp_1;
  output \gen_demux.lock_aw_valid_q_reg_0 ;
  output \gen_demux.lock_aw_valid_q_reg_1 ;
  output \counter_q_reg[0]_0 ;
  output \counter_q_reg[0]_1 ;
  output \counter_q_reg[0]_2 ;
  output \filtered_resp[w_ready] ;
  output \axi_lite_resp[w_ready] ;
  output \gen_demux.w_select_q_reg[0] ;
  output \gen_counters[1].mst_select_q_reg[1][0] ;
  output \gen_counters[0].mst_select_q_reg[0][0] ;
  output [0:0]p_0_in;
  output \counter_q_reg[0]_3 ;
  input \gen_demux.lock_aw_valid_q ;
  input \gen_demux.lock_aw_valid_q_reg_2 ;
  input \gen_demux.w_select_q_reg[0]_0 ;
  input \status_cnt_q_reg[1] ;
  input [0:0]axi_slv_req_aw_id;
  input \gen_counters[0].mst_select_q_reg[0]_0 ;
  input \gen_counters[1].mst_select_q_reg[1]_1 ;
  input \gen_demux.lock_aw_valid_q_reg_3 ;
  input write_pointer_n06_out;
  input \gen_demux.w_open ;
  input \gen_demux.w_select_q ;
  input \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ;
  input \filtered_req[w_valid] ;
  input \counter_q_reg[0]_4 ;
  input [1:0]\status_cnt_q_reg[0] ;
  input \status_cnt_q_reg[0]_0 ;
  input axi_slv_rsp_w_ready;
  input \counter_q_reg[0]_5 ;
  input \filtered_req[b_ready] ;
  input \counter_q_reg[0]_6 ;
  input [1:0]Q;
  input [0:0]\counter_q_reg[0]_7 ;
  input clk;
  input \counter_q_reg[0]_8 ;

  wire [1:0]Q;
  wire \axi_lite_resp[w_ready] ;
  wire [0:0]axi_slv_req_aw_id;
  wire axi_slv_req_aw_id_0_sn_1;
  wire axi_slv_rsp_aw_ready_INST_0_i_13_n_0;
  wire axi_slv_rsp_w_ready;
  wire clk;
  wire [1:0]counter_d;
  wire \counter_q_reg[0]_0 ;
  wire \counter_q_reg[0]_1 ;
  wire \counter_q_reg[0]_2 ;
  wire \counter_q_reg[0]_3 ;
  wire \counter_q_reg[0]_4 ;
  wire \counter_q_reg[0]_5 ;
  wire \counter_q_reg[0]_6 ;
  wire [0:0]\counter_q_reg[0]_7 ;
  wire \counter_q_reg[0]_8 ;
  wire \filtered_req[b_ready] ;
  wire \filtered_req[w_valid] ;
  wire \filtered_resp[w_ready] ;
  wire \gen_counters[0].mst_select_q_reg[0][0] ;
  wire \gen_counters[0].mst_select_q_reg[0]_0 ;
  wire \gen_counters[1].in_flight ;
  wire \gen_counters[1].mst_select_q_reg[1][0] ;
  wire \gen_counters[1].mst_select_q_reg[1]_1 ;
  wire \gen_counters[1].overflow ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ;
  wire \gen_demux.lock_aw_valid_q ;
  wire \gen_demux.lock_aw_valid_q_i_2_n_0 ;
  wire \gen_demux.lock_aw_valid_q_i_3_n_0 ;
  wire \gen_demux.lock_aw_valid_q_reg ;
  wire \gen_demux.lock_aw_valid_q_reg_0 ;
  wire \gen_demux.lock_aw_valid_q_reg_1 ;
  wire \gen_demux.lock_aw_valid_q_reg_2 ;
  wire \gen_demux.lock_aw_valid_q_reg_3 ;
  wire \gen_demux.w_open ;
  wire \gen_demux.w_select_q ;
  wire \gen_demux.w_select_q_reg[0] ;
  wire \gen_demux.w_select_q_reg[0]_0 ;
  wire [0:0]p_0_in;
  wire [1:0]\status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[1] ;
  wire write_pointer_n06_out;

  assign axi_slv_req_aw_id_0_sp_1 = axi_slv_req_aw_id_0_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    axi_slv_rsp_aw_ready_INST_0_i_13
       (.I0(\gen_counters[1].in_flight ),
        .I1(axi_slv_req_aw_id),
        .I2(Q[0]),
        .O(axi_slv_rsp_aw_ready_INST_0_i_13_n_0));
  LUT6 #(
    .INIT(64'h0080CC8000000000)) 
    axi_slv_rsp_aw_ready_INST_0_i_6
       (.I0(\gen_demux.w_select_q_reg[0]_0 ),
        .I1(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4 ),
        .I2(\gen_demux.lock_aw_valid_q_reg_0 ),
        .I3(\gen_demux.w_open ),
        .I4(\gen_demux.w_select_q ),
        .I5(\filtered_req[w_valid] ),
        .O(\counter_q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h5444445455555555)) 
    axi_slv_rsp_aw_ready_INST_0_i_8
       (.I0(\gen_demux.lock_aw_valid_q ),
        .I1(\gen_demux.lock_aw_valid_q_reg_2 ),
        .I2(axi_slv_rsp_aw_ready_INST_0_i_13_n_0),
        .I3(\gen_demux.w_select_q_reg[0]_0 ),
        .I4(\status_cnt_q_reg[1] ),
        .I5(\gen_demux.lock_aw_valid_q_i_2_n_0 ),
        .O(\gen_demux.lock_aw_valid_q_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    axi_slv_rsp_w_ready_INST_0_i_3
       (.I0(\filtered_resp[w_ready] ),
        .I1(axi_slv_rsp_w_ready),
        .O(\counter_q_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFD0CCD00080CC80)) 
    axi_slv_rsp_w_ready_INST_0_i_5
       (.I0(\gen_demux.w_select_q_reg[0]_0 ),
        .I1(\axi_lite_resp[w_ready] ),
        .I2(\gen_demux.lock_aw_valid_q_reg_0 ),
        .I3(\gen_demux.w_open ),
        .I4(\gen_demux.w_select_q ),
        .I5(\counter_q_reg[0]_4 ),
        .O(\filtered_resp[w_ready] ));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \counter_q[0]_i_1__0 
       (.I0(\gen_counters[1].in_flight ),
        .I1(\counter_q_reg[0]_6 ),
        .I2(\filtered_req[b_ready] ),
        .I3(\counter_q_reg[0]_5 ),
        .I4(axi_slv_req_aw_id_0_sn_1),
        .O(counter_d[0]));
  LUT6 #(
    .INIT(64'h0000000002222202)) 
    \counter_q[0]_i_3 
       (.I0(\gen_demux.lock_aw_valid_q_i_2_n_0 ),
        .I1(\gen_demux.lock_aw_valid_q_reg_2 ),
        .I2(axi_slv_rsp_aw_ready_INST_0_i_13_n_0),
        .I3(\gen_demux.w_select_q_reg[0]_0 ),
        .I4(\status_cnt_q_reg[1] ),
        .I5(\gen_demux.lock_aw_valid_q ),
        .O(\gen_demux.lock_aw_valid_q_reg_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA9AAA)) 
    \counter_q[1]_i_2__0 
       (.I0(\gen_counters[1].overflow ),
        .I1(\gen_counters[1].in_flight ),
        .I2(\counter_q_reg[0]_5 ),
        .I3(\filtered_req[b_ready] ),
        .I4(\counter_q_reg[0]_6 ),
        .I5(axi_slv_req_aw_id_0_sn_1),
        .O(counter_d[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \counter_q[1]_i_3 
       (.I0(\gen_demux.lock_aw_valid_q_reg_0 ),
        .I1(axi_slv_req_aw_id),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter_q[1]_i_3__2 
       (.I0(\gen_demux.lock_aw_valid_q_reg_0 ),
        .I1(axi_slv_req_aw_id),
        .O(axi_slv_req_aw_id_0_sn_1));
  FDCE \counter_q_reg[0] 
       (.C(clk),
        .CE(\counter_q_reg[0]_7 ),
        .CLR(\counter_q_reg[0]_8 ),
        .D(counter_d[0]),
        .Q(\gen_counters[1].in_flight ));
  FDCE \counter_q_reg[1] 
       (.C(clk),
        .CE(\counter_q_reg[0]_7 ),
        .CLR(\counter_q_reg[0]_8 ),
        .D(counter_d[1]),
        .Q(\gen_counters[1].overflow ));
  LUT3 #(
    .INIT(8'h74)) 
    \gen_counters[0].mst_select_q[0][0]_i_1 
       (.I0(\gen_demux.w_select_q_reg[0]_0 ),
        .I1(p_0_in),
        .I2(\gen_counters[0].mst_select_q_reg[0]_0 ),
        .O(\gen_counters[0].mst_select_q_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \gen_counters[1].mst_select_q[1][0]_i_1 
       (.I0(\gen_demux.w_select_q_reg[0]_0 ),
        .I1(axi_slv_req_aw_id_0_sn_1),
        .I2(\gen_counters[1].mst_select_q_reg[1]_1 ),
        .O(\gen_counters[1].mst_select_q_reg[1][0] ));
  LUT5 #(
    .INIT(32'h11110010)) 
    \gen_demux.lock_aw_valid_q_i_1 
       (.I0(\gen_demux.lock_aw_valid_q_reg_3 ),
        .I1(write_pointer_n06_out),
        .I2(\gen_demux.lock_aw_valid_q_i_2_n_0 ),
        .I3(\gen_demux.lock_aw_valid_q_i_3_n_0 ),
        .I4(\gen_demux.lock_aw_valid_q ),
        .O(\gen_demux.lock_aw_valid_q_reg_1 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_demux.lock_aw_valid_q_i_2 
       (.I0(\gen_counters[1].overflow ),
        .I1(Q[0]),
        .I2(\gen_counters[1].in_flight ),
        .I3(Q[1]),
        .I4(\gen_demux.w_open ),
        .O(\gen_demux.lock_aw_valid_q_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAAEAEAEEAAE)) 
    \gen_demux.lock_aw_valid_q_i_3 
       (.I0(\gen_demux.lock_aw_valid_q_reg_2 ),
        .I1(axi_slv_rsp_aw_ready_INST_0_i_13_n_0),
        .I2(\gen_demux.w_select_q_reg[0]_0 ),
        .I3(\gen_counters[0].mst_select_q_reg[0]_0 ),
        .I4(axi_slv_req_aw_id),
        .I5(\gen_counters[1].mst_select_q_reg[1]_1 ),
        .O(\gen_demux.lock_aw_valid_q_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \gen_demux.w_select_q[0]_i_1 
       (.I0(\gen_demux.w_select_q_reg[0]_0 ),
        .I1(\gen_demux.lock_aw_valid_q_reg_0 ),
        .I2(\gen_demux.w_select_q ),
        .O(\gen_demux.w_select_q_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hF707)) 
    state_q_i_5
       (.I0(\gen_demux.w_select_q_reg[0]_0 ),
        .I1(\gen_demux.lock_aw_valid_q_reg_0 ),
        .I2(\gen_demux.w_open ),
        .I3(\gen_demux.w_select_q ),
        .O(\counter_q_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00002022)) 
    \status_cnt_q[1]_i_3__4 
       (.I0(\filtered_req[w_valid] ),
        .I1(\counter_q_reg[0]_0 ),
        .I2(\status_cnt_q_reg[0] [0]),
        .I3(\status_cnt_q_reg[0] [1]),
        .I4(\status_cnt_q_reg[0]_0 ),
        .O(\axi_lite_resp[w_ready] ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h0BFB)) 
    \status_cnt_q[1]_i_4__3 
       (.I0(\gen_demux.w_select_q_reg[0]_0 ),
        .I1(\gen_demux.lock_aw_valid_q_reg_0 ),
        .I2(\gen_demux.w_open ),
        .I3(\gen_demux.w_select_q ),
        .O(\counter_q_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "delta_counter" *) 
module design_1_dma_core_wrap_v_1_0_delta_counter_27
   (Q,
    \counter_q_reg[0]_0 ,
    write_pointer_q0,
    axi_slv_req_ar_id,
    \counter_q_reg[0]_1 ,
    E,
    clk,
    \counter_q_reg[0]_2 );
  output [1:0]Q;
  input \counter_q_reg[0]_0 ;
  input write_pointer_q0;
  input [0:0]axi_slv_req_ar_id;
  input \counter_q_reg[0]_1 ;
  input [0:0]E;
  input clk;
  input \counter_q_reg[0]_2 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]axi_slv_req_ar_id;
  wire clk;
  wire [1:0]counter_d;
  wire \counter_q_reg[0]_0 ;
  wire \counter_q_reg[0]_1 ;
  wire \counter_q_reg[0]_2 ;
  wire write_pointer_q0;

  LUT5 #(
    .INIT(32'h0DF2F20D)) 
    \counter_q[0]_i_1__7 
       (.I0(\counter_q_reg[0]_0 ),
        .I1(write_pointer_q0),
        .I2(axi_slv_req_ar_id),
        .I3(Q[0]),
        .I4(\counter_q_reg[0]_1 ),
        .O(counter_d[0]));
  LUT6 #(
    .INIT(64'hFF00F20D0DF2FF00)) 
    \counter_q[1]_i_2__2 
       (.I0(\counter_q_reg[0]_0 ),
        .I1(write_pointer_q0),
        .I2(axi_slv_req_ar_id),
        .I3(Q[1]),
        .I4(\counter_q_reg[0]_1 ),
        .I5(Q[0]),
        .O(counter_d[1]));
  FDCE \counter_q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[0]_2 ),
        .D(counter_d[0]),
        .Q(Q[0]));
  FDCE \counter_q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[0]_2 ),
        .D(counter_d[1]),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "delta_counter" *) 
module design_1_dma_core_wrap_v_1_0_delta_counter_28
   (\gen_demux.lock_ar_valid_q_reg ,
    \gen_demux.lock_ar_valid_q_reg_0 ,
    \gen_demux.lock_ar_valid_q_reg_1 ,
    \gen_demux.lock_ar_valid_q_reg_2 ,
    \gen_demux.lock_ar_valid_q ,
    \gen_demux.lock_ar_valid_q_reg_3 ,
    \counter_q_reg[1]_0 ,
    write_pointer_q0,
    axi_slv_req_ar_id,
    \counter_q_reg[1]_1 ,
    \status_cnt_q[1]_i_3__5 ,
    Q,
    axi_slv_req_ar_valid,
    \gen_demux.lock_ar_valid_q_reg_4 ,
    \counter_q_reg[1]_2 ,
    clk,
    \counter_q_reg[0]_0 );
  output \gen_demux.lock_ar_valid_q_reg ;
  output \gen_demux.lock_ar_valid_q_reg_0 ;
  output \gen_demux.lock_ar_valid_q_reg_1 ;
  output \gen_demux.lock_ar_valid_q_reg_2 ;
  input \gen_demux.lock_ar_valid_q ;
  input \gen_demux.lock_ar_valid_q_reg_3 ;
  input \counter_q_reg[1]_0 ;
  input write_pointer_q0;
  input [0:0]axi_slv_req_ar_id;
  input \counter_q_reg[1]_1 ;
  input \status_cnt_q[1]_i_3__5 ;
  input [1:0]Q;
  input axi_slv_req_ar_valid;
  input \gen_demux.lock_ar_valid_q_reg_4 ;
  input [0:0]\counter_q_reg[1]_2 ;
  input clk;
  input \counter_q_reg[0]_0 ;

  wire [1:0]Q;
  wire [0:0]axi_slv_req_ar_id;
  wire axi_slv_req_ar_valid;
  wire axi_slv_rsp_ar_ready_INST_0_i_8_n_0;
  wire clk;
  wire [1:0]counter_d;
  wire \counter_q_reg[0]_0 ;
  wire \counter_q_reg[1]_0 ;
  wire \counter_q_reg[1]_1 ;
  wire [0:0]\counter_q_reg[1]_2 ;
  wire \gen_counters[1].in_flight ;
  wire \gen_counters[1].overflow ;
  wire \gen_demux.lock_ar_valid_q ;
  wire \gen_demux.lock_ar_valid_q_i_2_n_0 ;
  wire \gen_demux.lock_ar_valid_q_i_3_n_0 ;
  wire \gen_demux.lock_ar_valid_q_reg ;
  wire \gen_demux.lock_ar_valid_q_reg_0 ;
  wire \gen_demux.lock_ar_valid_q_reg_1 ;
  wire \gen_demux.lock_ar_valid_q_reg_2 ;
  wire \gen_demux.lock_ar_valid_q_reg_3 ;
  wire \gen_demux.lock_ar_valid_q_reg_4 ;
  wire \status_cnt_q[1]_i_3__5 ;
  wire write_pointer_q0;

  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h1)) 
    axi_slv_rsp_ar_ready_INST_0_i_5
       (.I0(\gen_demux.lock_ar_valid_q ),
        .I1(axi_slv_rsp_ar_ready_INST_0_i_8_n_0),
        .O(\gen_demux.lock_ar_valid_q_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    axi_slv_rsp_ar_ready_INST_0_i_8
       (.I0(\gen_demux.lock_ar_valid_q_i_3_n_0 ),
        .I1(Q[0]),
        .I2(\gen_counters[1].in_flight ),
        .I3(Q[1]),
        .I4(\gen_counters[1].overflow ),
        .O(axi_slv_rsp_ar_ready_INST_0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \axi_slv_rsp_r_data[63]_INST_0_i_9 
       (.I0(axi_slv_rsp_ar_ready_INST_0_i_8_n_0),
        .I1(\gen_demux.lock_ar_valid_q ),
        .I2(\gen_demux.lock_ar_valid_q_reg_3 ),
        .O(\gen_demux.lock_ar_valid_q_reg ));
  LUT5 #(
    .INIT(32'hD02F2FD0)) 
    \counter_q[0]_i_1__6 
       (.I0(\counter_q_reg[1]_0 ),
        .I1(write_pointer_q0),
        .I2(axi_slv_req_ar_id),
        .I3(\gen_counters[1].in_flight ),
        .I4(\counter_q_reg[1]_1 ),
        .O(counter_d[0]));
  LUT6 #(
    .INIT(64'hFF002FD0D02FFF00)) 
    \counter_q[1]_i_2__1 
       (.I0(\counter_q_reg[1]_0 ),
        .I1(write_pointer_q0),
        .I2(axi_slv_req_ar_id),
        .I3(\gen_counters[1].overflow ),
        .I4(\counter_q_reg[1]_1 ),
        .I5(\gen_counters[1].in_flight ),
        .O(counter_d[1]));
  FDCE \counter_q_reg[0] 
       (.C(clk),
        .CE(\counter_q_reg[1]_2 ),
        .CLR(\counter_q_reg[0]_0 ),
        .D(counter_d[0]),
        .Q(\gen_counters[1].in_flight ));
  FDCE \counter_q_reg[1] 
       (.C(clk),
        .CE(\counter_q_reg[1]_2 ),
        .CLR(\counter_q_reg[0]_0 ),
        .D(counter_d[1]),
        .Q(\gen_counters[1].overflow ));
  LUT5 #(
    .INIT(32'h22220200)) 
    \gen_demux.lock_ar_valid_q_i_1 
       (.I0(\counter_q_reg[1]_0 ),
        .I1(write_pointer_q0),
        .I2(\gen_demux.lock_ar_valid_q_i_2_n_0 ),
        .I3(\gen_demux.lock_ar_valid_q_i_3_n_0 ),
        .I4(\gen_demux.lock_ar_valid_q ),
        .O(\gen_demux.lock_ar_valid_q_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_demux.lock_ar_valid_q_i_2 
       (.I0(\gen_counters[1].overflow ),
        .I1(Q[1]),
        .I2(\gen_counters[1].in_flight ),
        .I3(Q[0]),
        .O(\gen_demux.lock_ar_valid_q_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h28AA282828AAAAAA)) 
    \gen_demux.lock_ar_valid_q_i_3 
       (.I0(axi_slv_req_ar_valid),
        .I1(\gen_demux.lock_ar_valid_q_reg_3 ),
        .I2(\gen_demux.lock_ar_valid_q_reg_4 ),
        .I3(\gen_counters[1].in_flight ),
        .I4(axi_slv_req_ar_id),
        .I5(Q[0]),
        .O(\gen_demux.lock_ar_valid_q_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \status_cnt_q[1]_i_5 
       (.I0(\gen_demux.lock_ar_valid_q_reg_2 ),
        .I1(\gen_demux.lock_ar_valid_q_reg_3 ),
        .I2(\status_cnt_q[1]_i_3__5 ),
        .O(\gen_demux.lock_ar_valid_q_reg_1 ));
endmodule

(* ORIG_REF_NAME = "delta_counter" *) 
module design_1_dma_core_wrap_v_1_0_delta_counter__parameterized0
   (Q,
    \counter_q_reg[6]_0 ,
    \filtered_resp[r][last] ,
    \counter_q_reg[7]_0 ,
    \counter_q_reg[7]_1 ,
    \counter_q_reg[7]_2 ,
    \counter_q_reg[7]_3 ,
    \filtered_req[r_ready] ,
    \counter_q_reg[7]_4 ,
    axi_slv_rsp_r_last,
    r_last_q,
    axi_slv_rsp_r_last_0,
    E,
    clk,
    \counter_q_reg[0]_0 ,
    D);
  output [0:0]Q;
  output \counter_q_reg[6]_0 ;
  output \filtered_resp[r][last] ;
  output \counter_q_reg[7]_0 ;
  input \counter_q_reg[7]_1 ;
  input [6:0]\counter_q_reg[7]_2 ;
  input \counter_q_reg[7]_3 ;
  input \filtered_req[r_ready] ;
  input \counter_q_reg[7]_4 ;
  input axi_slv_rsp_r_last;
  input r_last_q;
  input axi_slv_rsp_r_last_0;
  input [0:0]E;
  input clk;
  input \counter_q_reg[0]_0 ;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire axi_slv_rsp_r_last;
  wire axi_slv_rsp_r_last_0;
  wire axi_slv_rsp_r_last_INST_0_i_5_n_0;
  wire clk;
  wire [7:1]counter_d;
  wire \counter_q[3]_i_2__0_n_0 ;
  wire \counter_q[4]_i_2__2_n_0 ;
  wire \counter_q[5]_i_2__2_n_0 ;
  wire \counter_q[7]_i_4_n_0 ;
  wire \counter_q_reg[0]_0 ;
  wire \counter_q_reg[6]_0 ;
  wire \counter_q_reg[7]_0 ;
  wire \counter_q_reg[7]_1 ;
  wire [6:0]\counter_q_reg[7]_2 ;
  wire \counter_q_reg[7]_3 ;
  wire \counter_q_reg[7]_4 ;
  wire \filtered_req[r_ready] ;
  wire \filtered_resp[r][last] ;
  wire [7:1]r_current_beat;
  wire r_last_q;

  LUT6 #(
    .INIT(64'h0000FF00EAEAEAEA)) 
    axi_slv_rsp_r_last_INST_0_i_2
       (.I0(axi_slv_rsp_r_last),
        .I1(r_last_q),
        .I2(axi_slv_rsp_r_last_0),
        .I3(\counter_q_reg[7]_4 ),
        .I4(axi_slv_rsp_r_last_INST_0_i_5_n_0),
        .I5(\counter_q_reg[7]_3 ),
        .O(\filtered_resp[r][last] ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    axi_slv_rsp_r_last_INST_0_i_5
       (.I0(r_current_beat[7]),
        .I1(r_current_beat[6]),
        .I2(\counter_q[7]_i_4_n_0 ),
        .O(axi_slv_rsp_r_last_INST_0_i_5_n_0));
  LUT5 #(
    .INIT(32'hA28080A2)) 
    \counter_q[1]_i_1__3 
       (.I0(\counter_q_reg[6]_0 ),
        .I1(\counter_q_reg[7]_1 ),
        .I2(\counter_q_reg[7]_2 [0]),
        .I3(r_current_beat[1]),
        .I4(Q),
        .O(counter_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    \counter_q[1]_i_5 
       (.I0(\counter_q_reg[7]_3 ),
        .I1(r_current_beat[7]),
        .I2(r_current_beat[6]),
        .I3(\counter_q[7]_i_4_n_0 ),
        .I4(\counter_q_reg[7]_4 ),
        .O(\counter_q_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A280808080A2)) 
    \counter_q[2]_i_1__1 
       (.I0(\counter_q_reg[6]_0 ),
        .I1(\counter_q_reg[7]_1 ),
        .I2(\counter_q_reg[7]_2 [1]),
        .I3(Q),
        .I4(r_current_beat[1]),
        .I5(r_current_beat[2]),
        .O(counter_d[2]));
  LUT5 #(
    .INIT(32'h8AA80220)) 
    \counter_q[3]_i_1__1 
       (.I0(\counter_q_reg[6]_0 ),
        .I1(\counter_q_reg[7]_1 ),
        .I2(\counter_q[3]_i_2__0_n_0 ),
        .I3(r_current_beat[3]),
        .I4(\counter_q_reg[7]_2 [2]),
        .O(counter_d[3]));
  LUT3 #(
    .INIT(8'h01)) 
    \counter_q[3]_i_2__0 
       (.I0(r_current_beat[1]),
        .I1(Q),
        .I2(r_current_beat[2]),
        .O(\counter_q[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hA88A2002)) 
    \counter_q[4]_i_1__1 
       (.I0(\counter_q_reg[6]_0 ),
        .I1(\counter_q_reg[7]_1 ),
        .I2(\counter_q[4]_i_2__2_n_0 ),
        .I3(r_current_beat[4]),
        .I4(\counter_q_reg[7]_2 [3]),
        .O(counter_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter_q[4]_i_2__2 
       (.I0(r_current_beat[3]),
        .I1(r_current_beat[2]),
        .I2(Q),
        .I3(r_current_beat[1]),
        .O(\counter_q[4]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hAA280028)) 
    \counter_q[5]_i_1__1 
       (.I0(\counter_q_reg[6]_0 ),
        .I1(\counter_q[5]_i_2__2_n_0 ),
        .I2(r_current_beat[5]),
        .I3(\counter_q_reg[7]_1 ),
        .I4(\counter_q_reg[7]_2 [4]),
        .O(counter_d[5]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \counter_q[5]_i_2__2 
       (.I0(r_current_beat[4]),
        .I1(r_current_beat[1]),
        .I2(Q),
        .I3(r_current_beat[2]),
        .I4(r_current_beat[3]),
        .O(\counter_q[5]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hAA280028)) 
    \counter_q[6]_i_1__1 
       (.I0(\counter_q_reg[6]_0 ),
        .I1(\counter_q[7]_i_4_n_0 ),
        .I2(r_current_beat[6]),
        .I3(\counter_q_reg[7]_1 ),
        .I4(\counter_q_reg[7]_2 [5]),
        .O(counter_d[6]));
  LUT6 #(
    .INIT(64'hAA8A88A822020020)) 
    \counter_q[7]_i_2__0 
       (.I0(\counter_q_reg[6]_0 ),
        .I1(\counter_q_reg[7]_1 ),
        .I2(\counter_q[7]_i_4_n_0 ),
        .I3(r_current_beat[6]),
        .I4(r_current_beat[7]),
        .I5(\counter_q_reg[7]_2 [6]),
        .O(counter_d[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \counter_q[7]_i_4 
       (.I0(r_current_beat[3]),
        .I1(r_current_beat[2]),
        .I2(Q),
        .I3(r_current_beat[1]),
        .I4(r_current_beat[4]),
        .I5(r_current_beat[5]),
        .O(\counter_q[7]_i_4_n_0 ));
  FDCE \counter_q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[0]_0 ),
        .D(D),
        .Q(Q));
  FDCE \counter_q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[0]_0 ),
        .D(counter_d[1]),
        .Q(r_current_beat[1]));
  FDCE \counter_q_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[0]_0 ),
        .D(counter_d[2]),
        .Q(r_current_beat[2]));
  FDCE \counter_q_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[0]_0 ),
        .D(counter_d[3]),
        .Q(r_current_beat[3]));
  FDCE \counter_q_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[0]_0 ),
        .D(counter_d[4]),
        .Q(r_current_beat[4]));
  FDCE \counter_q_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[0]_0 ),
        .D(counter_d[5]),
        .Q(r_current_beat[5]));
  FDCE \counter_q_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[0]_0 ),
        .D(counter_d[6]),
        .Q(r_current_beat[6]));
  FDCE \counter_q_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[0]_0 ),
        .D(counter_d[7]),
        .Q(r_current_beat[7]));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \status_cnt_q[1]_i_3__0 
       (.I0(\counter_q[7]_i_4_n_0 ),
        .I1(r_current_beat[6]),
        .I2(r_current_beat[7]),
        .I3(\counter_q_reg[7]_3 ),
        .I4(\filtered_req[r_ready] ),
        .I5(\counter_q_reg[7]_4 ),
        .O(\counter_q_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "delta_counter" *) 
module design_1_dma_core_wrap_v_1_0_delta_counter__parameterized1
   (\read_pointer_q_reg[0] ,
    \counter_q_reg[2]_0 ,
    \counter_q_reg[0]_0 ,
    Q,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ,
    \counter_q_reg[5]_0 ,
    axi_slv_req_aw_len_2_sp_1,
    axi_slv_req_aw_len_3_sp_1,
    axi_slv_req_aw_len_4_sp_1,
    axi_slv_req_aw_len_5_sp_1,
    axi_slv_req_aw_len_7_sp_1,
    \counter_q_reg[8]_0 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_1 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_7_0 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_7_1 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_7_2 ,
    \FSM_sequential_w_state_q[2]_i_4 ,
    \FSM_sequential_w_state_q[2]_i_4_0 ,
    \FSM_sequential_w_state_q[2]_i_4_1 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_4 ,
    axi_slv_req_aw_len,
    \counter_q_reg[8]_1 ,
    \counter_q_reg[6]_0 ,
    \counter_q_reg[8]_2 ,
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_6 ,
    E,
    clk,
    \counter_q_reg[8]_3 ,
    D);
  output \read_pointer_q_reg[0] ;
  output \counter_q_reg[2]_0 ;
  output \counter_q_reg[0]_0 ;
  output [4:0]Q;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ;
  output \counter_q_reg[5]_0 ;
  output axi_slv_req_aw_len_2_sp_1;
  output axi_slv_req_aw_len_3_sp_1;
  output axi_slv_req_aw_len_4_sp_1;
  output axi_slv_req_aw_len_5_sp_1;
  output axi_slv_req_aw_len_7_sp_1;
  output \counter_q_reg[8]_0 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_1 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ;
  input [7:0]\axi_slv_rsp_b_id[0]_INST_0_i_7_0 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_7_1 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_7_2 ;
  input \FSM_sequential_w_state_q[2]_i_4 ;
  input \FSM_sequential_w_state_q[2]_i_4_0 ;
  input \FSM_sequential_w_state_q[2]_i_4_1 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_4 ;
  input [7:0]axi_slv_req_aw_len;
  input \counter_q_reg[8]_1 ;
  input \counter_q_reg[6]_0 ;
  input \counter_q_reg[8]_2 ;
  input \gen_data_ffs[0].linked_data_q[0][data][0]_i_6 ;
  input [0:0]E;
  input clk;
  input \counter_q_reg[8]_3 ;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_w_state_q[2]_i_11_n_0 ;
  wire \FSM_sequential_w_state_q[2]_i_4 ;
  wire \FSM_sequential_w_state_q[2]_i_4_0 ;
  wire \FSM_sequential_w_state_q[2]_i_4_1 ;
  wire [4:0]Q;
  wire [7:0]axi_slv_req_aw_len;
  wire axi_slv_req_aw_len_2_sn_1;
  wire axi_slv_req_aw_len_3_sn_1;
  wire axi_slv_req_aw_len_4_sn_1;
  wire axi_slv_req_aw_len_5_sn_1;
  wire axi_slv_req_aw_len_7_sn_1;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_1 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_15_n_0 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_17_n_0 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_1_0 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_21_n_0 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_4 ;
  wire [7:0]\axi_slv_rsp_b_id[0]_INST_0_i_7_0 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_7_1 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_7_2 ;
  wire clk;
  wire \counter_q[1]_i_1__2_n_0 ;
  wire \counter_q[2]_i_1__0_n_0 ;
  wire \counter_q[3]_i_1__0_n_0 ;
  wire \counter_q[4]_i_1__0_n_0 ;
  wire \counter_q[4]_i_2_n_0 ;
  wire \counter_q[5]_i_1__0_n_0 ;
  wire \counter_q[5]_i_2_n_0 ;
  wire \counter_q[6]_i_1__0_n_0 ;
  wire \counter_q[7]_i_1__0_n_0 ;
  wire \counter_q[8]_i_2_n_0 ;
  wire \counter_q[8]_i_4__0_n_0 ;
  wire \counter_q_reg[0]_0 ;
  wire \counter_q_reg[2]_0 ;
  wire \counter_q_reg[5]_0 ;
  wire \counter_q_reg[6]_0 ;
  wire \counter_q_reg[8]_0 ;
  wire \counter_q_reg[8]_1 ;
  wire \counter_q_reg[8]_2 ;
  wire \counter_q_reg[8]_3 ;
  wire \counter_q_reg_n_0_[2] ;
  wire \counter_q_reg_n_0_[3] ;
  wire \counter_q_reg_n_0_[6] ;
  wire \counter_q_reg_n_0_[8] ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_6 ;
  wire \read_pointer_q_reg[0] ;

  assign axi_slv_req_aw_len_2_sp_1 = axi_slv_req_aw_len_2_sn_1;
  assign axi_slv_req_aw_len_3_sp_1 = axi_slv_req_aw_len_3_sn_1;
  assign axi_slv_req_aw_len_4_sp_1 = axi_slv_req_aw_len_4_sn_1;
  assign axi_slv_req_aw_len_5_sp_1 = axi_slv_req_aw_len_5_sn_1;
  assign axi_slv_req_aw_len_7_sp_1 = axi_slv_req_aw_len_7_sn_1;
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \FSM_sequential_w_state_q[2]_i_10 
       (.I0(\FSM_sequential_w_state_q[2]_i_4 ),
        .I1(\FSM_sequential_w_state_q[2]_i_11_n_0 ),
        .I2(\FSM_sequential_w_state_q[2]_i_4_0 ),
        .I3(\counter_q_reg[5]_0 ),
        .I4(\counter_q_reg[2]_0 ),
        .I5(\FSM_sequential_w_state_q[2]_i_4_1 ),
        .O(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFF5333333F5)) 
    \FSM_sequential_w_state_q[2]_i_11 
       (.I0(Q[0]),
        .I1(\axi_slv_rsp_b_id[0]_INST_0_i_7_0 [0]),
        .I2(Q[1]),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_7_1 ),
        .I4(\axi_slv_rsp_b_id[0]_INST_0_i_7_2 ),
        .I5(\axi_slv_rsp_b_id[0]_INST_0_i_7_0 [1]),
        .O(\FSM_sequential_w_state_q[2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    axi_slv_rsp_aw_ready_INST_0_i_11
       (.I0(\gen_data_ffs[0].linked_data_q[0][data][0]_i_6 ),
        .I1(\counter_q_reg_n_0_[8] ),
        .I2(\counter_q[8]_i_4__0_n_0 ),
        .I3(Q[4]),
        .I4(\counter_q_reg_n_0_[6] ),
        .O(\counter_q_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFACCCCCCFA)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_10 
       (.I0(Q[3]),
        .I1(\axi_slv_rsp_b_id[0]_INST_0_i_7_0 [5]),
        .I2(\axi_slv_rsp_b_id[0]_INST_0_i_21_n_0 ),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_7_1 ),
        .I4(\axi_slv_rsp_b_id[0]_INST_0_i_7_2 ),
        .I5(\axi_slv_rsp_b_id[0]_INST_0_i_4 ),
        .O(\counter_q_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFACCCCCCFA)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_15 
       (.I0(Q[1]),
        .I1(\axi_slv_rsp_b_id[0]_INST_0_i_7_0 [1]),
        .I2(Q[4]),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_7_1 ),
        .I4(\axi_slv_rsp_b_id[0]_INST_0_i_7_2 ),
        .I5(\axi_slv_rsp_b_id[0]_INST_0_i_7_0 [7]),
        .O(\axi_slv_rsp_b_id[0]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF5333333F5)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_16 
       (.I0(Q[0]),
        .I1(\axi_slv_rsp_b_id[0]_INST_0_i_7_0 [0]),
        .I2(\counter_q_reg_n_0_[6] ),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_7_1 ),
        .I4(\axi_slv_rsp_b_id[0]_INST_0_i_7_2 ),
        .I5(\axi_slv_rsp_b_id[0]_INST_0_i_7_0 [6]),
        .O(\counter_q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFACCCCCCFA)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_17 
       (.I0(Q[2]),
        .I1(\axi_slv_rsp_b_id[0]_INST_0_i_7_0 [4]),
        .I2(Q[3]),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_7_1 ),
        .I4(\axi_slv_rsp_b_id[0]_INST_0_i_7_2 ),
        .I5(\axi_slv_rsp_b_id[0]_INST_0_i_7_0 [5]),
        .O(\axi_slv_rsp_b_id[0]_INST_0_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_21 
       (.I0(\counter_q_reg_n_0_[6] ),
        .I1(Q[4]),
        .O(\axi_slv_rsp_b_id[0]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_7 
       (.I0(\axi_slv_rsp_b_id[0]_INST_0_i_1 ),
        .I1(\axi_slv_rsp_b_id[0]_INST_0_i_1_0 ),
        .I2(\axi_slv_rsp_b_id[0]_INST_0_i_15_n_0 ),
        .I3(\counter_q_reg[2]_0 ),
        .I4(\counter_q_reg[0]_0 ),
        .I5(\axi_slv_rsp_b_id[0]_INST_0_i_17_n_0 ),
        .O(\read_pointer_q_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFACCCCCCFA)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_9 
       (.I0(\counter_q_reg_n_0_[2] ),
        .I1(\axi_slv_rsp_b_id[0]_INST_0_i_7_0 [2]),
        .I2(\counter_q_reg_n_0_[3] ),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_7_1 ),
        .I4(\axi_slv_rsp_b_id[0]_INST_0_i_7_2 ),
        .I5(\axi_slv_rsp_b_id[0]_INST_0_i_7_0 [3]),
        .O(\counter_q_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h6F60606F)) 
    \counter_q[1]_i_1__2 
       (.I0(axi_slv_req_aw_len[1]),
        .I1(axi_slv_req_aw_len[0]),
        .I2(\counter_q_reg[8]_1 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\counter_q[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hDDD0000D)) 
    \counter_q[2]_i_1__0 
       (.I0(\counter_q_reg[8]_1 ),
        .I1(axi_slv_req_aw_len_2_sn_1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\counter_q_reg_n_0_[2] ),
        .O(\counter_q[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \counter_q[2]_i_2 
       (.I0(axi_slv_req_aw_len[2]),
        .I1(axi_slv_req_aw_len[0]),
        .I2(axi_slv_req_aw_len[1]),
        .O(axi_slv_req_aw_len_2_sn_1));
  LUT6 #(
    .INIT(64'hDDDDDDD00000000D)) 
    \counter_q[3]_i_1__0 
       (.I0(\counter_q_reg[8]_1 ),
        .I1(axi_slv_req_aw_len_3_sn_1),
        .I2(\counter_q_reg_n_0_[2] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\counter_q_reg_n_0_[3] ),
        .O(\counter_q[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \counter_q[3]_i_2 
       (.I0(axi_slv_req_aw_len[3]),
        .I1(axi_slv_req_aw_len[1]),
        .I2(axi_slv_req_aw_len[0]),
        .I3(axi_slv_req_aw_len[2]),
        .O(axi_slv_req_aw_len_3_sn_1));
  LUT4 #(
    .INIT(16'hD00D)) 
    \counter_q[4]_i_1__0 
       (.I0(\counter_q_reg[8]_1 ),
        .I1(axi_slv_req_aw_len_4_sn_1),
        .I2(\counter_q[4]_i_2_n_0 ),
        .I3(Q[2]),
        .O(\counter_q[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter_q[4]_i_2 
       (.I0(\counter_q_reg_n_0_[3] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\counter_q_reg_n_0_[2] ),
        .O(\counter_q[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \counter_q[4]_i_2__0 
       (.I0(axi_slv_req_aw_len[4]),
        .I1(axi_slv_req_aw_len[2]),
        .I2(axi_slv_req_aw_len[0]),
        .I3(axi_slv_req_aw_len[1]),
        .I4(axi_slv_req_aw_len[3]),
        .O(axi_slv_req_aw_len_4_sn_1));
  LUT4 #(
    .INIT(16'hD00D)) 
    \counter_q[5]_i_1__0 
       (.I0(\counter_q_reg[8]_1 ),
        .I1(axi_slv_req_aw_len_5_sn_1),
        .I2(\counter_q[5]_i_2_n_0 ),
        .I3(Q[3]),
        .O(\counter_q[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \counter_q[5]_i_2 
       (.I0(Q[2]),
        .I1(\counter_q_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\counter_q_reg_n_0_[3] ),
        .O(\counter_q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \counter_q[5]_i_2__0 
       (.I0(axi_slv_req_aw_len[5]),
        .I1(axi_slv_req_aw_len[4]),
        .I2(axi_slv_req_aw_len[3]),
        .I3(axi_slv_req_aw_len[1]),
        .I4(axi_slv_req_aw_len[0]),
        .I5(axi_slv_req_aw_len[2]),
        .O(axi_slv_req_aw_len_5_sn_1));
  LUT5 #(
    .INIT(32'h7D00007D)) 
    \counter_q[6]_i_1__0 
       (.I0(\counter_q_reg[8]_1 ),
        .I1(axi_slv_req_aw_len[6]),
        .I2(\counter_q_reg[6]_0 ),
        .I3(\counter_q[8]_i_4__0_n_0 ),
        .I4(\counter_q_reg_n_0_[6] ),
        .O(\counter_q[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hE100E1E1)) 
    \counter_q[7]_i_1__0 
       (.I0(\counter_q_reg_n_0_[6] ),
        .I1(\counter_q[8]_i_4__0_n_0 ),
        .I2(Q[4]),
        .I3(axi_slv_req_aw_len_7_sn_1),
        .I4(\counter_q_reg[8]_1 ),
        .O(\counter_q[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \counter_q[7]_i_2 
       (.I0(axi_slv_req_aw_len[7]),
        .I1(\counter_q_reg[6]_0 ),
        .I2(axi_slv_req_aw_len[6]),
        .O(axi_slv_req_aw_len_7_sn_1));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \counter_q[8]_i_2 
       (.I0(\counter_q_reg[8]_2 ),
        .I1(\counter_q_reg[8]_1 ),
        .I2(\counter_q_reg_n_0_[8] ),
        .I3(\counter_q_reg_n_0_[6] ),
        .I4(Q[4]),
        .I5(\counter_q[8]_i_4__0_n_0 ),
        .O(\counter_q[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \counter_q[8]_i_4__0 
       (.I0(Q[3]),
        .I1(\counter_q_reg_n_0_[3] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\counter_q_reg_n_0_[2] ),
        .I5(Q[2]),
        .O(\counter_q[8]_i_4__0_n_0 ));
  FDCE \counter_q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(D),
        .Q(Q[0]));
  FDCE \counter_q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(\counter_q[1]_i_1__2_n_0 ),
        .Q(Q[1]));
  FDCE \counter_q_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(\counter_q[2]_i_1__0_n_0 ),
        .Q(\counter_q_reg_n_0_[2] ));
  FDCE \counter_q_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(\counter_q[3]_i_1__0_n_0 ),
        .Q(\counter_q_reg_n_0_[3] ));
  FDCE \counter_q_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(\counter_q[4]_i_1__0_n_0 ),
        .Q(Q[2]));
  FDCE \counter_q_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(\counter_q[5]_i_1__0_n_0 ),
        .Q(Q[3]));
  FDCE \counter_q_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(\counter_q[6]_i_1__0_n_0 ),
        .Q(\counter_q_reg_n_0_[6] ));
  FDCE \counter_q_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(\counter_q[7]_i_1__0_n_0 ),
        .Q(Q[4]));
  FDCE \counter_q_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(\counter_q[8]_i_2_n_0 ),
        .Q(\counter_q_reg_n_0_[8] ));
endmodule

(* ORIG_REF_NAME = "delta_counter" *) 
module design_1_dma_core_wrap_v_1_0_delta_counter__parameterized1_30
   (E,
    \counter_q_reg[8]_0 ,
    \err_q_reg[1] ,
    \counter_q_reg[8]_1 ,
    Q,
    axi_slv_req_aw_len_5_sp_1,
    \axi_slv_req_aw_len[0] ,
    axi_slv_req_aw_len_7_sp_1,
    \counter_q_reg[6]_0 ,
    \err_q_reg[1]_0 ,
    \err_q_reg[1]_1 ,
    \err_q_reg[1]_2 ,
    err_q,
    axi_slv_req_aw_len,
    \counter_q_reg[7]_0 ,
    \counter_q_reg[2]_0 ,
    \counter_q_reg[3]_0 ,
    \counter_q_reg[4]_0 ,
    \counter_q_reg[5]_0 ,
    \counter_q_reg[7]_1 ,
    \counter_q_reg[0]_0 ,
    \err_q_reg[1]_3 ,
    \counter_q_reg[8]_2 ,
    \counter_q_reg[0]_1 ,
    clk,
    \counter_q_reg[8]_3 ,
    D);
  output [0:0]E;
  output \counter_q_reg[8]_0 ;
  output \err_q_reg[1] ;
  output \counter_q_reg[8]_1 ;
  output [7:0]Q;
  output axi_slv_req_aw_len_5_sp_1;
  output [0:0]\axi_slv_req_aw_len[0] ;
  output axi_slv_req_aw_len_7_sp_1;
  output \counter_q_reg[6]_0 ;
  input \err_q_reg[1]_0 ;
  input \err_q_reg[1]_1 ;
  input \err_q_reg[1]_2 ;
  input [0:0]err_q;
  input [7:0]axi_slv_req_aw_len;
  input \counter_q_reg[7]_0 ;
  input \counter_q_reg[2]_0 ;
  input \counter_q_reg[3]_0 ;
  input \counter_q_reg[4]_0 ;
  input \counter_q_reg[5]_0 ;
  input \counter_q_reg[7]_1 ;
  input [0:0]\counter_q_reg[0]_0 ;
  input \err_q_reg[1]_3 ;
  input \counter_q_reg[8]_2 ;
  input [0:0]\counter_q_reg[0]_1 ;
  input clk;
  input \counter_q_reg[8]_3 ;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [7:0]axi_slv_req_aw_len;
  wire [0:0]\axi_slv_req_aw_len[0] ;
  wire axi_slv_req_aw_len_5_sn_1;
  wire axi_slv_req_aw_len_7_sn_1;
  wire clk;
  wire \counter_q[4]_i_3_n_0 ;
  wire \counter_q[5]_i_3_n_0 ;
  wire \counter_q[8]_i_6_n_0 ;
  wire [0:0]\counter_q_reg[0]_0 ;
  wire [0:0]\counter_q_reg[0]_1 ;
  wire \counter_q_reg[2]_0 ;
  wire \counter_q_reg[3]_0 ;
  wire \counter_q_reg[4]_0 ;
  wire \counter_q_reg[5]_0 ;
  wire \counter_q_reg[6]_0 ;
  wire \counter_q_reg[7]_0 ;
  wire \counter_q_reg[7]_1 ;
  wire \counter_q_reg[8]_0 ;
  wire \counter_q_reg[8]_1 ;
  wire \counter_q_reg[8]_2 ;
  wire \counter_q_reg[8]_3 ;
  wire \counter_q_reg_n_0_[8] ;
  wire [0:0]err_q;
  wire \err_q_reg[1] ;
  wire \err_q_reg[1]_0 ;
  wire \err_q_reg[1]_1 ;
  wire \err_q_reg[1]_2 ;
  wire \err_q_reg[1]_3 ;
  wire [8:1]p_0_in1_in;

  assign axi_slv_req_aw_len_5_sp_1 = axi_slv_req_aw_len_5_sn_1;
  assign axi_slv_req_aw_len_7_sp_1 = axi_slv_req_aw_len_7_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_22 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\counter_q_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \counter_q[0]_i_1__2 
       (.I0(axi_slv_req_aw_len[0]),
        .I1(\counter_q_reg[8]_0 ),
        .I2(\counter_q_reg[0]_0 ),
        .O(\axi_slv_req_aw_len[0] ));
  LUT5 #(
    .INIT(32'h6F60606F)) 
    \counter_q[1]_i_1__1 
       (.I0(axi_slv_req_aw_len[1]),
        .I1(axi_slv_req_aw_len[0]),
        .I2(\counter_q_reg[7]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(p_0_in1_in[1]));
  LUT5 #(
    .INIT(32'hDDD0000D)) 
    \counter_q[2]_i_1 
       (.I0(\counter_q_reg[7]_0 ),
        .I1(\counter_q_reg[2]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(p_0_in1_in[2]));
  LUT6 #(
    .INIT(64'hDDDDDDD00000000D)) 
    \counter_q[3]_i_1 
       (.I0(\counter_q_reg[7]_0 ),
        .I1(\counter_q_reg[3]_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(p_0_in1_in[3]));
  LUT4 #(
    .INIT(16'hD00D)) 
    \counter_q[4]_i_1 
       (.I0(\counter_q_reg[7]_0 ),
        .I1(\counter_q_reg[4]_0 ),
        .I2(\counter_q[4]_i_3_n_0 ),
        .I3(Q[4]),
        .O(p_0_in1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter_q[4]_i_3 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\counter_q[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD00D)) 
    \counter_q[5]_i_1 
       (.I0(\counter_q_reg[7]_0 ),
        .I1(\counter_q_reg[5]_0 ),
        .I2(\counter_q[5]_i_3_n_0 ),
        .I3(Q[5]),
        .O(p_0_in1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \counter_q[5]_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\counter_q[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7D00007D)) 
    \counter_q[6]_i_1 
       (.I0(\counter_q_reg[7]_0 ),
        .I1(axi_slv_req_aw_len[6]),
        .I2(axi_slv_req_aw_len_5_sn_1),
        .I3(\counter_q[8]_i_6_n_0 ),
        .I4(Q[6]),
        .O(p_0_in1_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \counter_q[6]_i_2 
       (.I0(axi_slv_req_aw_len[5]),
        .I1(axi_slv_req_aw_len[4]),
        .I2(axi_slv_req_aw_len[3]),
        .I3(axi_slv_req_aw_len[1]),
        .I4(axi_slv_req_aw_len[0]),
        .I5(axi_slv_req_aw_len[2]),
        .O(axi_slv_req_aw_len_5_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hE100E1E1)) 
    \counter_q[7]_i_1 
       (.I0(Q[6]),
        .I1(\counter_q[8]_i_6_n_0 ),
        .I2(Q[7]),
        .I3(\counter_q_reg[7]_1 ),
        .I4(\counter_q_reg[7]_0 ),
        .O(p_0_in1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \counter_q[8]_i_1__1 
       (.I0(\counter_q_reg[8]_0 ),
        .I1(\err_q_reg[1]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \counter_q[8]_i_2__0 
       (.I0(axi_slv_req_aw_len_7_sn_1),
        .I1(\counter_q_reg[8]_2 ),
        .I2(\counter_q_reg_n_0_[8] ),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(\counter_q[8]_i_6_n_0 ),
        .O(p_0_in1_in[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \counter_q[8]_i_3__0 
       (.I0(\counter_q_reg[8]_1 ),
        .I1(\err_q_reg[1]_3 ),
        .O(\counter_q_reg[8]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \counter_q[8]_i_5 
       (.I0(axi_slv_req_aw_len[7]),
        .I1(axi_slv_req_aw_len_5_sn_1),
        .I2(axi_slv_req_aw_len[6]),
        .O(axi_slv_req_aw_len_7_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \counter_q[8]_i_6 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\counter_q[8]_i_6_n_0 ));
  FDCE \counter_q_reg[0] 
       (.C(clk),
        .CE(\counter_q_reg[0]_1 ),
        .CLR(\counter_q_reg[8]_3 ),
        .D(D),
        .Q(Q[0]));
  FDCE \counter_q_reg[1] 
       (.C(clk),
        .CE(\counter_q_reg[0]_1 ),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[1]),
        .Q(Q[1]));
  FDCE \counter_q_reg[2] 
       (.C(clk),
        .CE(\counter_q_reg[0]_1 ),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[2]),
        .Q(Q[2]));
  FDCE \counter_q_reg[3] 
       (.C(clk),
        .CE(\counter_q_reg[0]_1 ),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[3]),
        .Q(Q[3]));
  FDCE \counter_q_reg[4] 
       (.C(clk),
        .CE(\counter_q_reg[0]_1 ),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[4]),
        .Q(Q[4]));
  FDCE \counter_q_reg[5] 
       (.C(clk),
        .CE(\counter_q_reg[0]_1 ),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[5]),
        .Q(Q[5]));
  FDCE \counter_q_reg[6] 
       (.C(clk),
        .CE(\counter_q_reg[0]_1 ),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[6]),
        .Q(Q[6]));
  FDCE \counter_q_reg[7] 
       (.C(clk),
        .CE(\counter_q_reg[0]_1 ),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[7]),
        .Q(Q[7]));
  FDCE \counter_q_reg[8] 
       (.C(clk),
        .CE(\counter_q_reg[0]_1 ),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[8]),
        .Q(\counter_q_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h7F7F7F0F0808080F)) 
    \err_q[1]_i_1 
       (.I0(\counter_q_reg[8]_1 ),
        .I1(\err_q_reg[1]_1 ),
        .I2(\counter_q_reg[8]_0 ),
        .I3(\err_q_reg[1]_2 ),
        .I4(\err_q_reg[1]_0 ),
        .I5(err_q),
        .O(\err_q_reg[1] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_3 
       (.I0(\counter_q_reg_n_0_[8] ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\counter_q[8]_i_6_n_0 ),
        .O(\counter_q_reg[8]_1 ));
endmodule

(* ORIG_REF_NAME = "delta_counter" *) 
module design_1_dma_core_wrap_v_1_0_delta_counter__parameterized1_35
   (state_q_reg,
    state_q_reg_0,
    \counter_q_reg[8]_0 ,
    \counter_q_reg[7]_0 ,
    Q,
    \linked_data_d[1][data] ,
    \linked_data_d[0][data] ,
    axi_slv_req_ar_id_0_sp_1,
    E,
    axi_slv_rsp_ar_ready,
    \axi_slv_req_ar_id[0]_0 ,
    \axi_slv_req_ar_id[0]_1 ,
    state_q_reg_1,
    \status_cnt_q_reg[1] ,
    r_state_d,
    \head_tail_d[0][id] ,
    \axi_slv_req_ar_id[0]_2 ,
    \axi_slv_req_ar_id[0]_3 ,
    state_q_reg_2,
    \ax_q_reg[addr][5] ,
    \splitted_req[ar][id] ,
    state_q_reg_3,
    axi_slv_req_ar_len_4_sp_1,
    \ax_q_reg[burst][1] ,
    axi_slv_req_ar_len_3_sp_1,
    \axi_slv_req_ar_len[4]_0 ,
    axi_slv_req_ar_len_5_sp_1,
    \axi_slv_req_ar_len[5]_0 ,
    r_state_q_reg,
    state_q_reg_4,
    \FSM_sequential_r_state_q_reg[1] ,
    state_q_reg_5,
    \gen_ht_ffs[1].head_tail_q_reg[1][free] ,
    state_q,
    \gen_counters[0].mst_select_q_reg[0][0] ,
    \ax_q_reg[id][0] ,
    \splitted_resp[ar_ready] ,
    \gen_data_ffs[0].linked_data_q_reg[0][data][0] ,
    \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ,
    \gen_data_ffs[1].linked_data_q_reg[1][data] ,
    \gen_data_ffs[1].linked_data_q_reg[1][data][0] ,
    \gen_data_ffs[0].linked_data_q_reg[0][data] ,
    \gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 ,
    write_pointer_q0,
    axi_slv_req_ar_id,
    \gen_counters[1].mst_select_q_reg[1][0] ,
    \counter_q_reg[1]_0 ,
    \counter_q_reg[1]_1 ,
    \gen_counters[0].mst_select_q_reg[0][0]_0 ,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    r_state_q_reg_0,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[0]_2 ,
    r_state_q_reg_1,
    r_state_q_reg_2,
    \splitted_resp[r][id] ,
    \gen_ht_ffs[0].head_tail_q_reg[0][id] ,
    \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ,
    \axi_slv_rsp_r_data[63]_INST_0_i_4 ,
    \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ,
    \mem_q_reg[1][5] ,
    axi_slv_req_ar_addr,
    \mem_q_reg[1][0] ,
    \ax_q_reg[len][0] ,
    \ax_q_reg[len][0]_0 ,
    \ax_q_reg[addr][0] ,
    \ax_q_reg[addr][0]_0 ,
    axi_slv_req_ar_len,
    \ax_q_reg[id][0]_0 ,
    \counter_q_reg[8]_1 ,
    \axi_slv_rsp_r_data[63]_INST_0_i_1 ,
    linked_data_free,
    r_state_q_reg_3,
    r_state_q_reg_4,
    axi_slv_req_r_ready,
    r_state_q_reg_5,
    state_q_reg_6,
    \counter_q_reg[0]_0 ,
    clk,
    \counter_q_reg[8]_2 ,
    D);
  output state_q_reg;
  output state_q_reg_0;
  output \counter_q_reg[8]_0 ;
  output \counter_q_reg[7]_0 ;
  output [0:0]Q;
  output \linked_data_d[1][data] ;
  output \linked_data_d[0][data] ;
  output axi_slv_req_ar_id_0_sp_1;
  output [0:0]E;
  output axi_slv_rsp_ar_ready;
  output [0:0]\axi_slv_req_ar_id[0]_0 ;
  output \axi_slv_req_ar_id[0]_1 ;
  output [0:0]state_q_reg_1;
  output \status_cnt_q_reg[1] ;
  output r_state_d;
  output \head_tail_d[0][id] ;
  output \axi_slv_req_ar_id[0]_2 ;
  output \axi_slv_req_ar_id[0]_3 ;
  output state_q_reg_2;
  output [5:0]\ax_q_reg[addr][5] ;
  output \splitted_req[ar][id] ;
  output [0:0]state_q_reg_3;
  output axi_slv_req_ar_len_4_sp_1;
  output [0:0]\ax_q_reg[burst][1] ;
  output axi_slv_req_ar_len_3_sp_1;
  output \axi_slv_req_ar_len[4]_0 ;
  output axi_slv_req_ar_len_5_sp_1;
  output \axi_slv_req_ar_len[5]_0 ;
  output r_state_q_reg;
  output state_q_reg_4;
  output \FSM_sequential_r_state_q_reg[1] ;
  output state_q_reg_5;
  input \gen_ht_ffs[1].head_tail_q_reg[1][free] ;
  input state_q;
  input \gen_counters[0].mst_select_q_reg[0][0] ;
  input \ax_q_reg[id][0] ;
  input \splitted_resp[ar_ready] ;
  input \gen_data_ffs[0].linked_data_q_reg[0][data][0] ;
  input \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ;
  input \gen_data_ffs[1].linked_data_q_reg[1][data] ;
  input \gen_data_ffs[1].linked_data_q_reg[1][data][0] ;
  input \gen_data_ffs[0].linked_data_q_reg[0][data] ;
  input \gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 ;
  input write_pointer_q0;
  input [0:0]axi_slv_req_ar_id;
  input \gen_counters[1].mst_select_q_reg[1][0] ;
  input \counter_q_reg[1]_0 ;
  input \counter_q_reg[1]_1 ;
  input \gen_counters[0].mst_select_q_reg[0][0]_0 ;
  input \status_cnt_q_reg[0] ;
  input [1:0]\status_cnt_q_reg[0]_0 ;
  input r_state_q_reg_0;
  input \status_cnt_q_reg[0]_1 ;
  input \status_cnt_q_reg[0]_2 ;
  input r_state_q_reg_1;
  input r_state_q_reg_2;
  input \splitted_resp[r][id] ;
  input \gen_ht_ffs[0].head_tail_q_reg[0][id] ;
  input \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ;
  input \axi_slv_rsp_r_data[63]_INST_0_i_4 ;
  input \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ;
  input [5:0]\mem_q_reg[1][5] ;
  input [5:0]axi_slv_req_ar_addr;
  input \mem_q_reg[1][0] ;
  input [1:0]\ax_q_reg[len][0] ;
  input \ax_q_reg[len][0]_0 ;
  input [1:0]\ax_q_reg[addr][0] ;
  input \ax_q_reg[addr][0]_0 ;
  input [7:0]axi_slv_req_ar_len;
  input \ax_q_reg[id][0]_0 ;
  input \counter_q_reg[8]_1 ;
  input [1:0]\axi_slv_rsp_r_data[63]_INST_0_i_1 ;
  input [1:0]linked_data_free;
  input r_state_q_reg_3;
  input [0:0]r_state_q_reg_4;
  input axi_slv_req_r_ready;
  input r_state_q_reg_5;
  input state_q_reg_6;
  input [0:0]\counter_q_reg[0]_0 ;
  input clk;
  input \counter_q_reg[8]_2 ;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_r_state_q_reg[1] ;
  wire [0:0]Q;
  wire [1:0]\ax_q_reg[addr][0] ;
  wire \ax_q_reg[addr][0]_0 ;
  wire [5:0]\ax_q_reg[addr][5] ;
  wire [0:0]\ax_q_reg[burst][1] ;
  wire \ax_q_reg[id][0] ;
  wire \ax_q_reg[id][0]_0 ;
  wire [1:0]\ax_q_reg[len][0] ;
  wire \ax_q_reg[len][0]_0 ;
  wire [5:0]axi_slv_req_ar_addr;
  wire [0:0]axi_slv_req_ar_id;
  wire [0:0]\axi_slv_req_ar_id[0]_0 ;
  wire \axi_slv_req_ar_id[0]_1 ;
  wire \axi_slv_req_ar_id[0]_2 ;
  wire \axi_slv_req_ar_id[0]_3 ;
  wire axi_slv_req_ar_id_0_sn_1;
  wire [7:0]axi_slv_req_ar_len;
  wire \axi_slv_req_ar_len[4]_0 ;
  wire \axi_slv_req_ar_len[5]_0 ;
  wire axi_slv_req_ar_len_3_sn_1;
  wire axi_slv_req_ar_len_4_sn_1;
  wire axi_slv_req_ar_len_5_sn_1;
  wire axi_slv_req_r_ready;
  wire axi_slv_rsp_ar_ready;
  wire [1:0]\axi_slv_rsp_r_data[63]_INST_0_i_1 ;
  wire \axi_slv_rsp_r_data[63]_INST_0_i_4 ;
  wire axi_slv_rsp_r_last_INST_0_i_8_n_0;
  wire clk;
  wire \counter_q[1]_i_1__5_n_0 ;
  wire \counter_q[2]_i_1__3_n_0 ;
  wire \counter_q[2]_i_2__0_n_0 ;
  wire \counter_q[3]_i_1__3_n_0 ;
  wire \counter_q[4]_i_1__3_n_0 ;
  wire \counter_q[5]_i_1__3_n_0 ;
  wire \counter_q[5]_i_2__1_n_0 ;
  wire \counter_q[6]_i_1__3_n_0 ;
  wire \counter_q[6]_i_2__0_n_0 ;
  wire \counter_q[7]_i_1__3_n_0 ;
  wire \counter_q[7]_i_2__1_n_0 ;
  wire \counter_q[8]_i_2__2_n_0 ;
  wire \counter_q[8]_i_4__2_n_0 ;
  wire [0:0]\counter_q_reg[0]_0 ;
  wire \counter_q_reg[1]_0 ;
  wire \counter_q_reg[1]_1 ;
  wire \counter_q_reg[7]_0 ;
  wire \counter_q_reg[8]_0 ;
  wire \counter_q_reg[8]_1 ;
  wire \counter_q_reg[8]_2 ;
  wire \counter_q_reg_n_0_[1] ;
  wire \counter_q_reg_n_0_[2] ;
  wire \counter_q_reg_n_0_[3] ;
  wire \counter_q_reg_n_0_[4] ;
  wire \counter_q_reg_n_0_[5] ;
  wire \counter_q_reg_n_0_[6] ;
  wire \counter_q_reg_n_0_[7] ;
  wire \counter_q_reg_n_0_[8] ;
  wire \gen_counters[0].mst_select_q_reg[0][0] ;
  wire \gen_counters[0].mst_select_q_reg[0][0]_0 ;
  wire \gen_counters[1].mst_select_q_reg[1][0] ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_4__0_n_0 ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data] ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data][0] ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 ;
  wire \gen_data_ffs[1].linked_data_q_reg[1][data] ;
  wire \gen_data_ffs[1].linked_data_q_reg[1][data][0] ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][id] ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][free] ;
  wire \head_tail_d[0][id] ;
  wire \linked_data_d[0][data] ;
  wire \linked_data_d[1][data] ;
  wire [1:0]linked_data_free;
  wire \mem_q_reg[1][0] ;
  wire [5:0]\mem_q_reg[1][5] ;
  wire r_state_d;
  wire r_state_q_reg;
  wire r_state_q_reg_0;
  wire r_state_q_reg_1;
  wire r_state_q_reg_2;
  wire r_state_q_reg_3;
  wire [0:0]r_state_q_reg_4;
  wire r_state_q_reg_5;
  wire \splitted_req[ar][id] ;
  wire \splitted_resp[ar_ready] ;
  wire \splitted_resp[r][id] ;
  wire state_q;
  wire state_q_i_2__0_n_0;
  wire state_q_reg;
  wire state_q_reg_0;
  wire [0:0]state_q_reg_1;
  wire state_q_reg_2;
  wire [0:0]state_q_reg_3;
  wire state_q_reg_4;
  wire state_q_reg_5;
  wire state_q_reg_6;
  wire \status_cnt_q_reg[0] ;
  wire [1:0]\status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire \status_cnt_q_reg[1] ;
  wire write_pointer_q0;

  assign axi_slv_req_ar_id_0_sp_1 = axi_slv_req_ar_id_0_sn_1;
  assign axi_slv_req_ar_len_3_sp_1 = axi_slv_req_ar_len_3_sn_1;
  assign axi_slv_req_ar_len_4_sp_1 = axi_slv_req_ar_len_4_sn_1;
  assign axi_slv_req_ar_len_5_sp_1 = axi_slv_req_ar_len_5_sn_1;
  LUT4 #(
    .INIT(16'hBAAA)) 
    \ax_q[addr][5]_i_1__0 
       (.I0(axi_slv_req_ar_len_4_sn_1),
        .I1(\ax_q_reg[addr][0] [1]),
        .I2(\ax_q_reg[addr][0] [0]),
        .I3(\ax_q_reg[addr][0]_0 ),
        .O(\ax_q_reg[burst][1] ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \ax_q[id][0]_i_1__0 
       (.I0(axi_slv_req_ar_len[4]),
        .I1(axi_slv_req_ar_len[5]),
        .I2(axi_slv_req_ar_len[7]),
        .I3(axi_slv_req_ar_len[6]),
        .I4(\ax_q_reg[id][0]_0 ),
        .I5(state_q_i_2__0_n_0),
        .O(axi_slv_req_ar_len_4_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    \ax_q[len][7]_i_1__0 
       (.I0(\splitted_resp[ar_ready] ),
        .I1(state_q),
        .I2(\ax_q_reg[len][0] [0]),
        .I3(\ax_q_reg[len][0]_0 ),
        .I4(\ax_q_reg[len][0] [1]),
        .I5(axi_slv_req_ar_len_4_sn_1),
        .O(state_q_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'hD)) 
    axi_slv_rsp_ar_ready_INST_0
       (.I0(state_q_reg_0),
        .I1(write_pointer_q0),
        .O(axi_slv_rsp_ar_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF1FF)) 
    axi_slv_rsp_ar_ready_INST_0_i_1
       (.I0(\gen_data_ffs[0].linked_data_q_reg[0][data][0] ),
        .I1(\splitted_resp[ar_ready] ),
        .I2(\ax_q_reg[id][0] ),
        .I3(\gen_counters[0].mst_select_q_reg[0][0] ),
        .I4(\counter_q_reg[8]_0 ),
        .I5(state_q),
        .O(state_q_reg_0));
  LUT5 #(
    .INIT(32'hD0D0D0FF)) 
    axi_slv_rsp_ar_ready_INST_0_i_7
       (.I0(\counter_q[8]_i_4__2_n_0 ),
        .I1(\counter_q_reg_n_0_[8] ),
        .I2(\gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ),
        .I3(linked_data_free[0]),
        .I4(linked_data_free[1]),
        .O(\counter_q_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h2220222022200000)) 
    \axi_slv_rsp_r_data[63]_INST_0_i_3 
       (.I0(state_q_reg_0),
        .I1(r_state_q_reg_0),
        .I2(\axi_slv_rsp_r_data[63]_INST_0_i_1 [0]),
        .I3(\axi_slv_rsp_r_data[63]_INST_0_i_1 [1]),
        .I4(\status_cnt_q_reg[0]_0 [0]),
        .I5(\status_cnt_q_reg[0]_0 [1]),
        .O(r_state_q_reg));
  LUT6 #(
    .INIT(64'h00000000FFFFFFEF)) 
    \axi_slv_rsp_r_data[63]_INST_0_i_6 
       (.I0(state_q),
        .I1(\counter_q_reg[8]_0 ),
        .I2(\gen_counters[0].mst_select_q_reg[0][0] ),
        .I3(\ax_q_reg[id][0] ),
        .I4(\axi_slv_rsp_r_data[63]_INST_0_i_4 ),
        .I5(r_state_q_reg_1),
        .O(state_q_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000001)) 
    \axi_slv_rsp_r_data[63]_INST_0_i_7 
       (.I0(axi_slv_req_ar_id),
        .I1(state_q),
        .I2(\counter_q_reg[8]_0 ),
        .I3(\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 ),
        .I4(\axi_slv_rsp_r_data[63]_INST_0_i_4 ),
        .I5(\gen_ht_ffs[0].head_tail_q[0][free]_i_3__0_0 ),
        .O(\axi_slv_req_ar_id[0]_3 ));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    axi_slv_rsp_r_last_INST_0_i_6
       (.I0(\counter_q_reg_n_0_[7] ),
        .I1(Q),
        .I2(\counter_q_reg_n_0_[4] ),
        .I3(\counter_q_reg_n_0_[5] ),
        .I4(axi_slv_rsp_r_last_INST_0_i_8_n_0),
        .O(\counter_q_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    axi_slv_rsp_r_last_INST_0_i_8
       (.I0(\counter_q_reg_n_0_[3] ),
        .I1(\counter_q_reg_n_0_[2] ),
        .I2(\counter_q_reg_n_0_[6] ),
        .I3(\counter_q_reg_n_0_[1] ),
        .O(axi_slv_rsp_r_last_INST_0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h09909999)) 
    \counter_q[1]_i_1__5 
       (.I0(\counter_q_reg_n_0_[1] ),
        .I1(Q),
        .I2(axi_slv_req_ar_len[1]),
        .I3(axi_slv_req_ar_len[0]),
        .I4(\counter_q_reg[8]_1 ),
        .O(\counter_q[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h2FD0)) 
    \counter_q[1]_i_1__6 
       (.I0(state_q_reg_0),
        .I1(write_pointer_q0),
        .I2(axi_slv_req_ar_id),
        .I3(\counter_q_reg[1]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hF20D)) 
    \counter_q[1]_i_1__7 
       (.I0(state_q_reg_0),
        .I1(write_pointer_q0),
        .I2(axi_slv_req_ar_id),
        .I3(\counter_q_reg[1]_1 ),
        .O(\axi_slv_req_ar_id[0]_0 ));
  LUT6 #(
    .INIT(64'h7DDD000000007DDD)) 
    \counter_q[2]_i_1__3 
       (.I0(\counter_q_reg[8]_1 ),
        .I1(axi_slv_req_ar_len[2]),
        .I2(axi_slv_req_ar_len[0]),
        .I3(axi_slv_req_ar_len[1]),
        .I4(\counter_q[2]_i_2__0_n_0 ),
        .I5(\counter_q_reg_n_0_[2] ),
        .O(\counter_q[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \counter_q[2]_i_2__0 
       (.I0(Q),
        .I1(\counter_q_reg_n_0_[1] ),
        .O(\counter_q[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDD00000000D)) 
    \counter_q[3]_i_1__3 
       (.I0(\counter_q_reg[8]_1 ),
        .I1(axi_slv_req_ar_len_3_sn_1),
        .I2(\counter_q_reg_n_0_[2] ),
        .I3(\counter_q_reg_n_0_[1] ),
        .I4(Q),
        .I5(\counter_q_reg_n_0_[3] ),
        .O(\counter_q[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \counter_q[3]_i_2__1 
       (.I0(axi_slv_req_ar_len[3]),
        .I1(axi_slv_req_ar_len[1]),
        .I2(axi_slv_req_ar_len[0]),
        .I3(axi_slv_req_ar_len[2]),
        .O(axi_slv_req_ar_len_3_sn_1));
  LUT4 #(
    .INIT(16'hD00D)) 
    \counter_q[4]_i_1__3 
       (.I0(\counter_q_reg[8]_1 ),
        .I1(\axi_slv_req_ar_len[4]_0 ),
        .I2(\counter_q[5]_i_2__1_n_0 ),
        .I3(\counter_q_reg_n_0_[4] ),
        .O(\counter_q[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \counter_q[4]_i_2__1 
       (.I0(axi_slv_req_ar_len[4]),
        .I1(axi_slv_req_ar_len[2]),
        .I2(axi_slv_req_ar_len[0]),
        .I3(axi_slv_req_ar_len[1]),
        .I4(axi_slv_req_ar_len[3]),
        .O(\axi_slv_req_ar_len[4]_0 ));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \counter_q[5]_i_1__3 
       (.I0(axi_slv_req_ar_len_5_sn_1),
        .I1(\counter_q_reg[8]_1 ),
        .I2(\counter_q_reg_n_0_[5] ),
        .I3(\counter_q[5]_i_2__1_n_0 ),
        .I4(\counter_q_reg_n_0_[4] ),
        .O(\counter_q[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter_q[5]_i_2__1 
       (.I0(\counter_q_reg_n_0_[1] ),
        .I1(Q),
        .I2(\counter_q_reg_n_0_[3] ),
        .I3(\counter_q_reg_n_0_[2] ),
        .O(\counter_q[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \counter_q[5]_i_2__3 
       (.I0(axi_slv_req_ar_len[5]),
        .I1(axi_slv_req_ar_len[3]),
        .I2(axi_slv_req_ar_len[1]),
        .I3(axi_slv_req_ar_len[0]),
        .I4(axi_slv_req_ar_len[2]),
        .I5(axi_slv_req_ar_len[4]),
        .O(axi_slv_req_ar_len_5_sn_1));
  LUT5 #(
    .INIT(32'h09909999)) 
    \counter_q[6]_i_1__3 
       (.I0(\counter_q[6]_i_2__0_n_0 ),
        .I1(\counter_q_reg_n_0_[6] ),
        .I2(axi_slv_req_ar_len[6]),
        .I3(\axi_slv_req_ar_len[5]_0 ),
        .I4(\counter_q_reg[8]_1 ),
        .O(\counter_q[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \counter_q[6]_i_2__0 
       (.I0(\counter_q_reg_n_0_[2] ),
        .I1(\counter_q_reg_n_0_[3] ),
        .I2(Q),
        .I3(\counter_q_reg_n_0_[1] ),
        .I4(\counter_q_reg_n_0_[5] ),
        .I5(\counter_q_reg_n_0_[4] ),
        .O(\counter_q[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0660606066666666)) 
    \counter_q[7]_i_1__3 
       (.I0(\counter_q[7]_i_2__1_n_0 ),
        .I1(\counter_q_reg_n_0_[7] ),
        .I2(axi_slv_req_ar_len[7]),
        .I3(\axi_slv_req_ar_len[5]_0 ),
        .I4(axi_slv_req_ar_len[6]),
        .I5(\counter_q_reg[8]_1 ),
        .O(\counter_q[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \counter_q[7]_i_2__1 
       (.I0(\counter_q_reg_n_0_[6] ),
        .I1(\counter_q_reg_n_0_[4] ),
        .I2(\counter_q_reg_n_0_[5] ),
        .I3(\counter_q[5]_i_2__1_n_0 ),
        .O(\counter_q[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h800080FF80FF8000)) 
    \counter_q[8]_i_2__2 
       (.I0(axi_slv_req_ar_len[7]),
        .I1(\axi_slv_req_ar_len[5]_0 ),
        .I2(axi_slv_req_ar_len[6]),
        .I3(\counter_q_reg[8]_1 ),
        .I4(\counter_q_reg_n_0_[8] ),
        .I5(\counter_q[8]_i_4__2_n_0 ),
        .O(\counter_q[8]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \counter_q[8]_i_4__1 
       (.I0(r_state_q_reg_1),
        .I1(state_q_reg_0),
        .I2(r_state_q_reg_2),
        .O(r_state_d));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \counter_q[8]_i_4__2 
       (.I0(\counter_q[5]_i_2__1_n_0 ),
        .I1(\counter_q_reg_n_0_[5] ),
        .I2(\counter_q_reg_n_0_[4] ),
        .I3(\counter_q_reg_n_0_[6] ),
        .I4(\counter_q_reg_n_0_[7] ),
        .O(\counter_q[8]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter_q[8]_i_5__0 
       (.I0(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4__0_n_0 ),
        .I1(\gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ),
        .O(state_q_reg_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \counter_q[8]_i_6__0 
       (.I0(axi_slv_req_ar_len[5]),
        .I1(axi_slv_req_ar_len[3]),
        .I2(axi_slv_req_ar_len[1]),
        .I3(axi_slv_req_ar_len[0]),
        .I4(axi_slv_req_ar_len[2]),
        .I5(axi_slv_req_ar_len[4]),
        .O(\axi_slv_req_ar_len[5]_0 ));
  FDCE \counter_q_reg[0] 
       (.C(clk),
        .CE(\counter_q_reg[0]_0 ),
        .CLR(\counter_q_reg[8]_2 ),
        .D(D),
        .Q(Q));
  FDCE \counter_q_reg[1] 
       (.C(clk),
        .CE(\counter_q_reg[0]_0 ),
        .CLR(\counter_q_reg[8]_2 ),
        .D(\counter_q[1]_i_1__5_n_0 ),
        .Q(\counter_q_reg_n_0_[1] ));
  FDCE \counter_q_reg[2] 
       (.C(clk),
        .CE(\counter_q_reg[0]_0 ),
        .CLR(\counter_q_reg[8]_2 ),
        .D(\counter_q[2]_i_1__3_n_0 ),
        .Q(\counter_q_reg_n_0_[2] ));
  FDCE \counter_q_reg[3] 
       (.C(clk),
        .CE(\counter_q_reg[0]_0 ),
        .CLR(\counter_q_reg[8]_2 ),
        .D(\counter_q[3]_i_1__3_n_0 ),
        .Q(\counter_q_reg_n_0_[3] ));
  FDCE \counter_q_reg[4] 
       (.C(clk),
        .CE(\counter_q_reg[0]_0 ),
        .CLR(\counter_q_reg[8]_2 ),
        .D(\counter_q[4]_i_1__3_n_0 ),
        .Q(\counter_q_reg_n_0_[4] ));
  FDCE \counter_q_reg[5] 
       (.C(clk),
        .CE(\counter_q_reg[0]_0 ),
        .CLR(\counter_q_reg[8]_2 ),
        .D(\counter_q[5]_i_1__3_n_0 ),
        .Q(\counter_q_reg_n_0_[5] ));
  FDCE \counter_q_reg[6] 
       (.C(clk),
        .CE(\counter_q_reg[0]_0 ),
        .CLR(\counter_q_reg[8]_2 ),
        .D(\counter_q[6]_i_1__3_n_0 ),
        .Q(\counter_q_reg_n_0_[6] ));
  FDCE \counter_q_reg[7] 
       (.C(clk),
        .CE(\counter_q_reg[0]_0 ),
        .CLR(\counter_q_reg[8]_2 ),
        .D(\counter_q[7]_i_1__3_n_0 ),
        .Q(\counter_q_reg_n_0_[7] ));
  FDCE \counter_q_reg[8] 
       (.C(clk),
        .CE(\counter_q_reg[0]_0 ),
        .CLR(\counter_q_reg[8]_2 ),
        .D(\counter_q[8]_i_2__2_n_0 ),
        .Q(\counter_q_reg_n_0_[8] ));
  LUT5 #(
    .INIT(32'hF2FF000D)) 
    \gen_counters[0].mst_select_q[0][0]_i_1__0 
       (.I0(state_q_reg_0),
        .I1(write_pointer_q0),
        .I2(axi_slv_req_ar_id),
        .I3(\gen_counters[0].mst_select_q_reg[0][0] ),
        .I4(\gen_counters[0].mst_select_q_reg[0][0]_0 ),
        .O(\axi_slv_req_ar_id[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h2FFF00D0)) 
    \gen_counters[1].mst_select_q[1][0]_i_1__0 
       (.I0(state_q_reg_0),
        .I1(write_pointer_q0),
        .I2(axi_slv_req_ar_id),
        .I3(\gen_counters[0].mst_select_q_reg[0][0] ),
        .I4(\gen_counters[1].mst_select_q_reg[1][0] ),
        .O(axi_slv_req_ar_id_0_sn_1));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_2__0 
       (.I0(\gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ),
        .I1(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4__0_n_0 ),
        .I2(\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .I3(state_q_reg_0),
        .I4(\gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 ),
        .O(\linked_data_d[0][data] ));
  LUT6 #(
    .INIT(64'h0010001000100000)) 
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_4__0 
       (.I0(state_q),
        .I1(\counter_q_reg[8]_0 ),
        .I2(\gen_counters[0].mst_select_q_reg[0][0] ),
        .I3(\ax_q_reg[id][0] ),
        .I4(\splitted_resp[ar_ready] ),
        .I5(\gen_data_ffs[0].linked_data_q_reg[0][data][0] ),
        .O(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hF8888888)) 
    \gen_data_ffs[1].linked_data_q[1][data][0]_i_1__0 
       (.I0(\gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ),
        .I1(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4__0_n_0 ),
        .I2(\gen_data_ffs[1].linked_data_q_reg[1][data] ),
        .I3(state_q_reg_0),
        .I4(\gen_data_ffs[1].linked_data_q_reg[1][data][0] ),
        .O(\linked_data_d[1][data] ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \gen_ht_ffs[0].head_tail_q[0][id][0]_i_1__0 
       (.I0(state_q_reg_0),
        .I1(axi_slv_req_ar_id),
        .I2(state_q_reg),
        .O(\head_tail_d[0][id] ));
  LUT6 #(
    .INIT(64'h303FBFBFCFC0EAEA)) 
    \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_3 
       (.I0(state_q_reg_0),
        .I1(axi_slv_req_ar_id),
        .I2(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4__0_n_0 ),
        .I3(\splitted_resp[r][id] ),
        .I4(r_state_q_reg_1),
        .I5(\gen_ht_ffs[0].head_tail_q_reg[0][id] ),
        .O(\axi_slv_req_ar_id[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_ht_ffs[1].head_tail_q[1][free]_i_1__0 
       (.I0(state_q_reg_0),
        .I1(\gen_ht_ffs[1].head_tail_q_reg[1][free] ),
        .O(state_q_reg));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mem_q[0][0]_i_1 
       (.I0(\mem_q_reg[1][5] [0]),
        .I1(state_q),
        .I2(state_q_i_2__0_n_0),
        .I3(axi_slv_req_ar_addr[0]),
        .O(\ax_q_reg[addr][5] [0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mem_q[0][0]_i_2__0 
       (.I0(\mem_q_reg[1][0] ),
        .I1(state_q),
        .I2(state_q_i_2__0_n_0),
        .I3(axi_slv_req_ar_id),
        .O(\splitted_req[ar][id] ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mem_q[0][1]_i_1 
       (.I0(\mem_q_reg[1][5] [1]),
        .I1(state_q),
        .I2(state_q_i_2__0_n_0),
        .I3(axi_slv_req_ar_addr[1]),
        .O(\ax_q_reg[addr][5] [1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mem_q[0][2]_i_1 
       (.I0(\mem_q_reg[1][5] [2]),
        .I1(state_q),
        .I2(state_q_i_2__0_n_0),
        .I3(axi_slv_req_ar_addr[2]),
        .O(\ax_q_reg[addr][5] [2]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mem_q[0][3]_i_1 
       (.I0(\mem_q_reg[1][5] [3]),
        .I1(state_q),
        .I2(state_q_i_2__0_n_0),
        .I3(axi_slv_req_ar_addr[3]),
        .O(\ax_q_reg[addr][5] [3]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mem_q[0][4]_i_1 
       (.I0(\mem_q_reg[1][5] [4]),
        .I1(state_q),
        .I2(state_q_i_2__0_n_0),
        .I3(axi_slv_req_ar_addr[4]),
        .O(\ax_q_reg[addr][5] [4]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mem_q[0][5]_i_2 
       (.I0(\mem_q_reg[1][5] [5]),
        .I1(state_q),
        .I2(state_q_i_2__0_n_0),
        .I3(axi_slv_req_ar_addr[5]),
        .O(\ax_q_reg[addr][5] [5]));
  LUT6 #(
    .INIT(64'hFEFFFFFFAAAAA8AA)) 
    r_state_q_i_1
       (.I0(r_state_d),
        .I1(r_state_q_reg_3),
        .I2(r_state_q_reg_4),
        .I3(axi_slv_req_r_ready),
        .I4(r_state_q_reg_5),
        .I5(r_state_q_reg_0),
        .O(\FSM_sequential_r_state_q_reg[1] ));
  LUT5 #(
    .INIT(32'h57447744)) 
    state_q_i_1__0
       (.I0(state_q_i_2__0_n_0),
        .I1(axi_slv_req_ar_len_4_sn_1),
        .I2(\splitted_resp[ar_ready] ),
        .I3(state_q),
        .I4(state_q_reg_6),
        .O(state_q_reg_5));
  LUT4 #(
    .INIT(16'hFFEF)) 
    state_q_i_2__0
       (.I0(state_q),
        .I1(\counter_q_reg[8]_0 ),
        .I2(\gen_counters[0].mst_select_q_reg[0][0] ),
        .I3(\ax_q_reg[id][0] ),
        .O(state_q_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \status_cnt_q[1]_i_1__6 
       (.I0(\status_cnt_q_reg[0] ),
        .I1(\status_cnt_q_reg[1] ),
        .O(state_q_reg_1));
  LUT6 #(
    .INIT(64'h0000EEE000000000)) 
    \status_cnt_q[1]_i_4__0 
       (.I0(\status_cnt_q_reg[0]_0 [1]),
        .I1(\status_cnt_q_reg[0]_0 [0]),
        .I2(r_state_q_reg_0),
        .I3(r_state_d),
        .I4(\status_cnt_q_reg[0]_1 ),
        .I5(\status_cnt_q_reg[0]_2 ),
        .O(\status_cnt_q_reg[1] ));
endmodule

(* ORIG_REF_NAME = "delta_counter" *) 
module design_1_dma_core_wrap_v_1_0_delta_counter__parameterized1_36
   (\counter_q_reg[1]_0 ,
    \counter_q_reg[8]_0 ,
    D,
    \counter_q_reg[8]_1 ,
    axi_slv_req_ar_len,
    \counter_q_reg[7]_0 ,
    \counter_q_reg[8]_2 ,
    \counter_q_reg[3]_0 ,
    \counter_q_reg[4]_0 ,
    \counter_q_reg[5]_0 ,
    \counter_q_reg[0]_0 ,
    Q,
    E,
    clk,
    \counter_q_reg[8]_3 );
  output \counter_q_reg[1]_0 ;
  output \counter_q_reg[8]_0 ;
  output [0:0]D;
  output \counter_q_reg[8]_1 ;
  input [4:0]axi_slv_req_ar_len;
  input \counter_q_reg[7]_0 ;
  input \counter_q_reg[8]_2 ;
  input \counter_q_reg[3]_0 ;
  input \counter_q_reg[4]_0 ;
  input \counter_q_reg[5]_0 ;
  input \counter_q_reg[0]_0 ;
  input [0:0]Q;
  input [0:0]E;
  input clk;
  input \counter_q_reg[8]_3 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [4:0]axi_slv_req_ar_len;
  wire axi_slv_rsp_r_last_INST_0_i_9_n_0;
  wire clk;
  wire \counter_q[2]_i_2__1_n_0 ;
  wire \counter_q[5]_i_3__0_n_0 ;
  wire \counter_q[6]_i_2__1_n_0 ;
  wire \counter_q[7]_i_2__2_n_0 ;
  wire \counter_q[7]_i_3__0_n_0 ;
  wire \counter_q[8]_i_7_n_0 ;
  wire \counter_q_reg[0]_0 ;
  wire \counter_q_reg[1]_0 ;
  wire \counter_q_reg[3]_0 ;
  wire \counter_q_reg[4]_0 ;
  wire \counter_q_reg[5]_0 ;
  wire \counter_q_reg[7]_0 ;
  wire \counter_q_reg[8]_0 ;
  wire \counter_q_reg[8]_1 ;
  wire \counter_q_reg[8]_2 ;
  wire \counter_q_reg[8]_3 ;
  wire \counter_q_reg_n_0_[0] ;
  wire \counter_q_reg_n_0_[1] ;
  wire \counter_q_reg_n_0_[2] ;
  wire \counter_q_reg_n_0_[3] ;
  wire \counter_q_reg_n_0_[4] ;
  wire \counter_q_reg_n_0_[5] ;
  wire \counter_q_reg_n_0_[6] ;
  wire \counter_q_reg_n_0_[7] ;
  wire \counter_q_reg_n_0_[8] ;
  wire [8:0]p_0_in1_in;

  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    axi_slv_rsp_r_last_INST_0_i_7
       (.I0(\counter_q_reg_n_0_[1] ),
        .I1(\counter_q_reg_n_0_[6] ),
        .I2(\counter_q_reg_n_0_[4] ),
        .I3(\counter_q_reg_n_0_[5] ),
        .I4(axi_slv_rsp_r_last_INST_0_i_9_n_0),
        .O(\counter_q_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    axi_slv_rsp_r_last_INST_0_i_9
       (.I0(\counter_q_reg_n_0_[3] ),
        .I1(\counter_q_reg_n_0_[2] ),
        .I2(\counter_q_reg_n_0_[0] ),
        .I3(\counter_q_reg_n_0_[7] ),
        .O(axi_slv_rsp_r_last_INST_0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \counter_q[0]_i_1__4 
       (.I0(axi_slv_req_ar_len[0]),
        .I1(\counter_q[7]_i_3__0_n_0 ),
        .I2(\counter_q_reg_n_0_[0] ),
        .O(p_0_in1_in[0]));
  LUT3 #(
    .INIT(8'h47)) 
    \counter_q[0]_i_1__5 
       (.I0(axi_slv_req_ar_len[0]),
        .I1(\counter_q_reg[8]_1 ),
        .I2(Q),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h09909999)) 
    \counter_q[1]_i_1__4 
       (.I0(\counter_q_reg_n_0_[1] ),
        .I1(\counter_q_reg_n_0_[0] ),
        .I2(axi_slv_req_ar_len[1]),
        .I3(axi_slv_req_ar_len[0]),
        .I4(\counter_q[7]_i_3__0_n_0 ),
        .O(p_0_in1_in[1]));
  LUT6 #(
    .INIT(64'h7DDD000000007DDD)) 
    \counter_q[2]_i_1__2 
       (.I0(\counter_q[7]_i_3__0_n_0 ),
        .I1(axi_slv_req_ar_len[2]),
        .I2(axi_slv_req_ar_len[0]),
        .I3(axi_slv_req_ar_len[1]),
        .I4(\counter_q[2]_i_2__1_n_0 ),
        .I5(\counter_q_reg_n_0_[2] ),
        .O(p_0_in1_in[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \counter_q[2]_i_2__1 
       (.I0(\counter_q_reg_n_0_[0] ),
        .I1(\counter_q_reg_n_0_[1] ),
        .O(\counter_q[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDD00000000D)) 
    \counter_q[3]_i_1__2 
       (.I0(\counter_q[7]_i_3__0_n_0 ),
        .I1(\counter_q_reg[3]_0 ),
        .I2(\counter_q_reg_n_0_[2] ),
        .I3(\counter_q_reg_n_0_[1] ),
        .I4(\counter_q_reg_n_0_[0] ),
        .I5(\counter_q_reg_n_0_[3] ),
        .O(p_0_in1_in[3]));
  LUT4 #(
    .INIT(16'h9099)) 
    \counter_q[4]_i_1__2 
       (.I0(\counter_q[5]_i_3__0_n_0 ),
        .I1(\counter_q_reg_n_0_[4] ),
        .I2(\counter_q_reg[4]_0 ),
        .I3(\counter_q[7]_i_3__0_n_0 ),
        .O(p_0_in1_in[4]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \counter_q[5]_i_1__2 
       (.I0(\counter_q_reg[5]_0 ),
        .I1(\counter_q[7]_i_3__0_n_0 ),
        .I2(\counter_q_reg_n_0_[5] ),
        .I3(\counter_q[5]_i_3__0_n_0 ),
        .I4(\counter_q_reg_n_0_[4] ),
        .O(p_0_in1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter_q[5]_i_3__0 
       (.I0(\counter_q_reg_n_0_[1] ),
        .I1(\counter_q_reg_n_0_[0] ),
        .I2(\counter_q_reg_n_0_[3] ),
        .I3(\counter_q_reg_n_0_[2] ),
        .O(\counter_q[5]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h09909999)) 
    \counter_q[6]_i_1__2 
       (.I0(\counter_q[6]_i_2__1_n_0 ),
        .I1(\counter_q_reg_n_0_[6] ),
        .I2(axi_slv_req_ar_len[3]),
        .I3(\counter_q_reg[7]_0 ),
        .I4(\counter_q[7]_i_3__0_n_0 ),
        .O(p_0_in1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \counter_q[6]_i_2__1 
       (.I0(\counter_q_reg_n_0_[2] ),
        .I1(\counter_q_reg_n_0_[3] ),
        .I2(\counter_q_reg_n_0_[0] ),
        .I3(\counter_q_reg_n_0_[1] ),
        .I4(\counter_q_reg_n_0_[5] ),
        .I5(\counter_q_reg_n_0_[4] ),
        .O(\counter_q[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0660606066666666)) 
    \counter_q[7]_i_1__2 
       (.I0(\counter_q[7]_i_2__2_n_0 ),
        .I1(\counter_q_reg_n_0_[7] ),
        .I2(axi_slv_req_ar_len[4]),
        .I3(\counter_q_reg[7]_0 ),
        .I4(axi_slv_req_ar_len[3]),
        .I5(\counter_q[7]_i_3__0_n_0 ),
        .O(p_0_in1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \counter_q[7]_i_2__2 
       (.I0(\counter_q_reg_n_0_[6] ),
        .I1(\counter_q_reg_n_0_[4] ),
        .I2(\counter_q_reg_n_0_[5] ),
        .I3(\counter_q[5]_i_3__0_n_0 ),
        .O(\counter_q[7]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \counter_q[7]_i_3__0 
       (.I0(\counter_q_reg[8]_0 ),
        .I1(\counter_q_reg[0]_0 ),
        .O(\counter_q[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h800080FF80FF8000)) 
    \counter_q[8]_i_2__1 
       (.I0(axi_slv_req_ar_len[4]),
        .I1(\counter_q_reg[7]_0 ),
        .I2(axi_slv_req_ar_len[3]),
        .I3(\counter_q_reg[8]_2 ),
        .I4(\counter_q_reg_n_0_[8] ),
        .I5(\counter_q[8]_i_7_n_0 ),
        .O(p_0_in1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter_q[8]_i_3__2 
       (.I0(\counter_q_reg[8]_0 ),
        .I1(\counter_q_reg[0]_0 ),
        .O(\counter_q_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \counter_q[8]_i_7 
       (.I0(\counter_q[5]_i_3__0_n_0 ),
        .I1(\counter_q_reg_n_0_[5] ),
        .I2(\counter_q_reg_n_0_[4] ),
        .I3(\counter_q_reg_n_0_[6] ),
        .I4(\counter_q_reg_n_0_[7] ),
        .O(\counter_q[8]_i_7_n_0 ));
  FDCE \counter_q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[0]),
        .Q(\counter_q_reg_n_0_[0] ));
  FDCE \counter_q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[1]),
        .Q(\counter_q_reg_n_0_[1] ));
  FDCE \counter_q_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[2]),
        .Q(\counter_q_reg_n_0_[2] ));
  FDCE \counter_q_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[3]),
        .Q(\counter_q_reg_n_0_[3] ));
  FDCE \counter_q_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[4]),
        .Q(\counter_q_reg_n_0_[4] ));
  FDCE \counter_q_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[5]),
        .Q(\counter_q_reg_n_0_[5] ));
  FDCE \counter_q_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[6]),
        .Q(\counter_q_reg_n_0_[6] ));
  FDCE \counter_q_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[7]),
        .Q(\counter_q_reg_n_0_[7] ));
  FDCE \counter_q_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(\counter_q_reg[8]_3 ),
        .D(p_0_in1_in[8]),
        .Q(\counter_q_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_3__0 
       (.I0(\counter_q_reg_n_0_[8] ),
        .I1(\counter_q_reg_n_0_[7] ),
        .I2(\counter_q_reg_n_0_[6] ),
        .I3(\counter_q_reg_n_0_[4] ),
        .I4(\counter_q_reg_n_0_[5] ),
        .I5(\counter_q[5]_i_3__0_n_0 ),
        .O(\counter_q_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "dma_core_wrap" *) 
module design_1_dma_core_wrap_v_1_0_dma_core_wrap
   (axi_slv_rsp_b_resp,
    axi_slv_rsp_b_valid,
    axi_mst_req_w_last,
    axi_slv_rsp_aw_ready,
    axi_slv_rsp_ar_ready,
    \mem_q_reg[1][is_single] ,
    axi_mst_req_ar_len,
    axi_mst_req_ar_addr,
    axi_mst_req_ar_burst,
    axi_mst_req_ar_size,
    axi_slv_rsp_b_id,
    axi_slv_rsp_w_ready,
    axi_slv_rsp_r_data,
    axi_slv_rsp_r_resp,
    axi_slv_rsp_r_last,
    axi_slv_rsp_r_id,
    axi_slv_rsp_r_valid,
    axi_mst_req_b_ready,
    axi_mst_req_r_ready,
    axi_mst_req_aw_valid,
    axi_mst_req_ar_valid,
    axi_mst_req_w_strb,
    axi_mst_req_w_valid,
    axi_mst_req_w_data,
    axi_mst_req_aw_addr,
    axi_mst_req_aw_len,
    axi_mst_req_aw_size,
    axi_mst_req_aw_burst,
    axi_mst_rsp_r_valid,
    axi_slv_req_b_ready,
    axi_slv_req_aw_id,
    axi_slv_req_r_ready,
    axi_slv_req_aw_valid,
    axi_slv_req_aw_atop,
    axi_mst_rsp_w_ready,
    axi_slv_req_ar_id,
    clk,
    rst_n,
    axi_slv_req_w_last,
    axi_slv_req_ar_len,
    axi_slv_req_aw_burst,
    axi_slv_req_aw_size,
    axi_slv_req_ar_burst,
    axi_slv_req_ar_size,
    axi_slv_req_aw_len,
    axi_slv_req_aw_addr,
    axi_slv_req_aw_cache,
    axi_slv_req_ar_addr,
    axi_slv_req_ar_valid,
    axi_slv_req_ar_cache,
    axi_slv_req_w_data,
    axi_slv_req_w_strb,
    axi_slv_req_w_valid,
    axi_mst_rsp_r_last,
    axi_mst_rsp_aw_ready,
    axi_mst_rsp_b_valid,
    axi_mst_rsp_ar_ready,
    axi_mst_rsp_r_data);
  output [0:0]axi_slv_rsp_b_resp;
  output axi_slv_rsp_b_valid;
  output axi_mst_req_w_last;
  output axi_slv_rsp_aw_ready;
  output axi_slv_rsp_ar_ready;
  output \mem_q_reg[1][is_single] ;
  output [7:0]axi_mst_req_ar_len;
  output [60:0]axi_mst_req_ar_addr;
  output [0:0]axi_mst_req_ar_burst;
  output [0:0]axi_mst_req_ar_size;
  output [0:0]axi_slv_rsp_b_id;
  output axi_slv_rsp_w_ready;
  output [63:0]axi_slv_rsp_r_data;
  output [0:0]axi_slv_rsp_r_resp;
  output axi_slv_rsp_r_last;
  output [0:0]axi_slv_rsp_r_id;
  output axi_slv_rsp_r_valid;
  output axi_mst_req_b_ready;
  output axi_mst_req_r_ready;
  output axi_mst_req_aw_valid;
  output axi_mst_req_ar_valid;
  output [6:0]axi_mst_req_w_strb;
  output axi_mst_req_w_valid;
  output [63:0]axi_mst_req_w_data;
  output [60:0]axi_mst_req_aw_addr;
  output [7:0]axi_mst_req_aw_len;
  output [0:0]axi_mst_req_aw_size;
  output [0:0]axi_mst_req_aw_burst;
  input axi_mst_rsp_r_valid;
  input axi_slv_req_b_ready;
  input [0:0]axi_slv_req_aw_id;
  input axi_slv_req_r_ready;
  input axi_slv_req_aw_valid;
  input [1:0]axi_slv_req_aw_atop;
  input axi_mst_rsp_w_ready;
  input [0:0]axi_slv_req_ar_id;
  input clk;
  input rst_n;
  input axi_slv_req_w_last;
  input [7:0]axi_slv_req_ar_len;
  input [1:0]axi_slv_req_aw_burst;
  input [2:0]axi_slv_req_aw_size;
  input [1:0]axi_slv_req_ar_burst;
  input [2:0]axi_slv_req_ar_size;
  input [7:0]axi_slv_req_aw_len;
  input [5:0]axi_slv_req_aw_addr;
  input [0:0]axi_slv_req_aw_cache;
  input [5:0]axi_slv_req_ar_addr;
  input axi_slv_req_ar_valid;
  input [0:0]axi_slv_req_ar_cache;
  input [63:0]axi_slv_req_w_data;
  input [3:0]axi_slv_req_w_strb;
  input axi_slv_req_w_valid;
  input axi_mst_rsp_r_last;
  input axi_mst_rsp_aw_ready;
  input axi_mst_rsp_b_valid;
  input axi_mst_rsp_ar_ready;
  input [63:0]axi_mst_rsp_r_data;

  wire [60:0]axi_mst_req_ar_addr;
  wire [0:0]axi_mst_req_ar_burst;
  wire [7:0]axi_mst_req_ar_len;
  wire [0:0]axi_mst_req_ar_size;
  wire axi_mst_req_ar_valid;
  wire [60:0]axi_mst_req_aw_addr;
  wire [0:0]axi_mst_req_aw_burst;
  wire [7:0]axi_mst_req_aw_len;
  wire [0:0]axi_mst_req_aw_size;
  wire axi_mst_req_aw_valid;
  wire axi_mst_req_b_ready;
  wire axi_mst_req_r_ready;
  wire [63:0]axi_mst_req_w_data;
  wire axi_mst_req_w_last;
  wire [6:0]axi_mst_req_w_strb;
  wire axi_mst_req_w_valid;
  wire axi_mst_rsp_ar_ready;
  wire axi_mst_rsp_aw_ready;
  wire axi_mst_rsp_b_valid;
  wire [63:0]axi_mst_rsp_r_data;
  wire axi_mst_rsp_r_last;
  wire axi_mst_rsp_r_valid;
  wire axi_mst_rsp_w_ready;
  wire [5:0]axi_slv_req_ar_addr;
  wire [1:0]axi_slv_req_ar_burst;
  wire [0:0]axi_slv_req_ar_cache;
  wire [0:0]axi_slv_req_ar_id;
  wire [7:0]axi_slv_req_ar_len;
  wire [2:0]axi_slv_req_ar_size;
  wire axi_slv_req_ar_valid;
  wire [5:0]axi_slv_req_aw_addr;
  wire [1:0]axi_slv_req_aw_atop;
  wire [1:0]axi_slv_req_aw_burst;
  wire [0:0]axi_slv_req_aw_cache;
  wire [0:0]axi_slv_req_aw_id;
  wire [7:0]axi_slv_req_aw_len;
  wire [2:0]axi_slv_req_aw_size;
  wire axi_slv_req_aw_valid;
  wire axi_slv_req_b_ready;
  wire axi_slv_req_r_ready;
  wire [63:0]axi_slv_req_w_data;
  wire axi_slv_req_w_last;
  wire [3:0]axi_slv_req_w_strb;
  wire axi_slv_req_w_valid;
  wire axi_slv_rsp_ar_ready;
  wire axi_slv_rsp_aw_ready;
  wire [0:0]axi_slv_rsp_b_id;
  wire [0:0]axi_slv_rsp_b_resp;
  wire axi_slv_rsp_b_valid;
  wire [63:0]axi_slv_rsp_r_data;
  wire [0:0]axi_slv_rsp_r_id;
  wire axi_slv_rsp_r_last;
  wire [0:0]axi_slv_rsp_r_resp;
  wire axi_slv_rsp_r_valid;
  wire axi_slv_rsp_w_ready;
  wire backend_idle_i0_n_0;
  wire \burst_req[opt][beo][decouple_rw] ;
  wire \burst_req[opt][beo][src_reduce_len] ;
  wire [0:0]\burst_req[opt][src][burst] ;
  wire [63:0]\burst_req_d[dst_addr] ;
  wire [63:0]\burst_req_d[length] ;
  wire \burst_req_d[opt][beo][decouple_rw] ;
  wire \burst_req_d[opt][beo][src_reduce_len] ;
  wire [63:0]\burst_req_d[src_addr] ;
  wire clk;
  wire dma_hw2reg1;
  wire [63:0]\dma_hw2reg[done][d] ;
  wire \dma_regs_req[valid] ;
  wire [2:0]\dma_regs_rsp[rdata] ;
  wire empty;
  wire full;
  wire [63:0]\gen_hw_legalizer.i_idma_legalizer/p_0_in ;
  wire [2:0]\gen_hw_legalizer.i_idma_legalizer/p_1_out ;
  wire \gen_hw_legalizer.i_idma_legalizer/p_44_out ;
  wire [63:0]\gen_hw_legalizer.i_idma_legalizer/r_tf_d[addr] ;
  wire [63:0]\gen_hw_legalizer.i_idma_legalizer/r_tf_d[length] ;
  wire [63:0]\gen_hw_legalizer.i_idma_legalizer/w_tf_d[addr] ;
  wire [63:0]\gen_hw_legalizer.i_idma_legalizer/w_tf_d[length] ;
  wire \gen_one_d.i_dma_frontend_n_323 ;
  wire \gen_one_d.i_dma_frontend_n_324 ;
  wire \gen_one_d.i_dma_frontend_n_66 ;
  wire \gen_one_d.i_stream_fifo_jobs_oned_n_0 ;
  wire \gen_one_d.i_stream_fifo_jobs_oned_n_262 ;
  wire \gen_one_d.i_stream_fifo_jobs_oned_n_266 ;
  wire \i_axi_lite_to_reg/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  wire i_axi_translate_n_0;
  wire i_axi_translate_n_1;
  wire i_axi_translate_n_2;
  wire i_axi_translate_n_3;
  wire i_axi_translate_n_34;
  wire i_axi_translate_n_66;
  wire i_axi_translate_n_73;
  wire i_axi_translate_n_78;
  wire i_axi_translate_n_79;
  wire i_axi_translate_n_80;
  wire i_axi_translate_n_81;
  wire \i_dma_conf_regs/conf_decouple_we ;
  wire \i_dma_conf_regs/dst_addr_we ;
  wire \i_dma_conf_regs/num_bytes_we ;
  wire \i_dma_conf_regs/src_addr_we ;
  wire [63:0]\i_dma_conf_regs/u_src_addr/wr_data ;
  wire i_idma_backend_n_1;
  wire i_idma_backend_n_155;
  wire i_idma_backend_n_156;
  wire i_idma_backend_n_157;
  wire i_idma_backend_n_158;
  wire i_idma_backend_n_159;
  wire i_idma_backend_n_160;
  wire i_idma_backend_n_161;
  wire i_idma_backend_n_162;
  wire i_idma_backend_n_163;
  wire i_idma_backend_n_164;
  wire i_idma_backend_n_165;
  wire i_idma_backend_n_166;
  wire i_idma_backend_n_167;
  wire i_idma_backend_n_168;
  wire i_idma_backend_n_169;
  wire i_idma_backend_n_170;
  wire i_idma_backend_n_171;
  wire i_idma_backend_n_172;
  wire i_idma_backend_n_173;
  wire i_idma_backend_n_174;
  wire i_idma_backend_n_175;
  wire i_idma_backend_n_176;
  wire i_idma_backend_n_177;
  wire i_idma_backend_n_178;
  wire i_idma_backend_n_179;
  wire i_idma_backend_n_180;
  wire i_idma_backend_n_181;
  wire i_idma_backend_n_182;
  wire i_idma_backend_n_183;
  wire i_idma_backend_n_184;
  wire i_idma_backend_n_185;
  wire i_idma_backend_n_186;
  wire i_idma_backend_n_187;
  wire i_idma_backend_n_188;
  wire i_idma_backend_n_189;
  wire i_idma_backend_n_190;
  wire i_idma_backend_n_191;
  wire i_idma_backend_n_192;
  wire i_idma_backend_n_193;
  wire i_idma_backend_n_194;
  wire i_idma_backend_n_195;
  wire i_idma_backend_n_196;
  wire i_idma_backend_n_197;
  wire i_idma_backend_n_198;
  wire i_idma_backend_n_199;
  wire i_idma_backend_n_200;
  wire i_idma_backend_n_201;
  wire i_idma_backend_n_202;
  wire i_idma_backend_n_203;
  wire i_idma_backend_n_204;
  wire i_idma_backend_n_205;
  wire i_idma_backend_n_206;
  wire i_idma_backend_n_207;
  wire i_idma_backend_n_208;
  wire i_idma_backend_n_209;
  wire i_idma_backend_n_210;
  wire i_idma_backend_n_211;
  wire i_idma_backend_n_212;
  wire i_idma_backend_n_213;
  wire i_idma_backend_n_214;
  wire i_idma_backend_n_215;
  wire i_idma_backend_n_216;
  wire i_idma_backend_n_217;
  wire i_idma_backend_n_218;
  wire i_idma_backend_n_219;
  wire i_idma_backend_n_220;
  wire i_idma_backend_n_221;
  wire i_idma_backend_n_222;
  wire i_idma_backend_n_223;
  wire i_idma_backend_n_224;
  wire i_idma_backend_n_225;
  wire i_idma_backend_n_226;
  wire i_idma_backend_n_227;
  wire i_idma_backend_n_228;
  wire i_idma_backend_n_229;
  wire i_idma_backend_n_230;
  wire i_idma_backend_n_231;
  wire i_idma_backend_n_232;
  wire i_idma_backend_n_233;
  wire i_idma_backend_n_234;
  wire i_idma_backend_n_235;
  wire i_idma_backend_n_236;
  wire i_idma_backend_n_237;
  wire i_idma_backend_n_238;
  wire i_idma_backend_n_239;
  wire i_idma_backend_n_240;
  wire i_idma_backend_n_241;
  wire i_idma_backend_n_242;
  wire i_idma_backend_n_243;
  wire i_idma_backend_n_244;
  wire i_idma_backend_n_245;
  wire i_idma_backend_n_246;
  wire i_idma_backend_n_247;
  wire i_idma_backend_n_248;
  wire i_idma_backend_n_249;
  wire i_idma_backend_n_250;
  wire i_idma_backend_n_251;
  wire i_idma_backend_n_252;
  wire i_idma_backend_n_253;
  wire i_idma_backend_n_254;
  wire i_idma_backend_n_255;
  wire i_idma_backend_n_256;
  wire i_idma_backend_n_257;
  wire i_idma_backend_n_258;
  wire i_idma_backend_n_259;
  wire i_idma_backend_n_260;
  wire i_idma_backend_n_261;
  wire i_idma_backend_n_262;
  wire i_idma_backend_n_263;
  wire i_idma_backend_n_264;
  wire i_idma_backend_n_265;
  wire i_idma_backend_n_266;
  wire i_idma_backend_n_267;
  wire i_idma_backend_n_268;
  wire i_idma_backend_n_269;
  wire i_idma_backend_n_270;
  wire i_idma_backend_n_271;
  wire i_idma_backend_n_272;
  wire i_idma_backend_n_273;
  wire i_idma_backend_n_274;
  wire i_idma_backend_n_275;
  wire i_idma_backend_n_276;
  wire i_idma_backend_n_277;
  wire i_idma_backend_n_278;
  wire i_idma_backend_n_279;
  wire i_idma_backend_n_280;
  wire i_idma_backend_n_281;
  wire i_idma_backend_n_282;
  wire i_idma_backend_n_283;
  wire i_idma_backend_n_284;
  wire i_idma_backend_n_285;
  wire i_idma_backend_n_286;
  wire i_idma_backend_n_287;
  wire i_idma_backend_n_288;
  wire i_idma_backend_n_289;
  wire i_idma_backend_n_290;
  wire i_idma_backend_n_291;
  wire i_idma_backend_n_292;
  wire i_idma_backend_n_293;
  wire i_idma_backend_n_294;
  wire i_idma_backend_n_295;
  wire i_idma_backend_n_296;
  wire i_idma_backend_n_297;
  wire i_idma_backend_n_298;
  wire i_idma_backend_n_299;
  wire i_idma_backend_n_300;
  wire i_idma_backend_n_301;
  wire i_idma_backend_n_302;
  wire i_idma_backend_n_303;
  wire i_idma_backend_n_304;
  wire i_idma_backend_n_305;
  wire i_idma_backend_n_306;
  wire i_idma_backend_n_307;
  wire i_idma_backend_n_308;
  wire i_idma_backend_n_309;
  wire i_idma_backend_n_310;
  wire i_idma_backend_n_311;
  wire i_idma_backend_n_312;
  wire i_idma_backend_n_313;
  wire i_idma_backend_n_314;
  wire i_idma_backend_n_315;
  wire i_idma_backend_n_316;
  wire i_idma_backend_n_317;
  wire i_idma_backend_n_318;
  wire i_idma_backend_n_319;
  wire i_idma_backend_n_320;
  wire i_idma_backend_n_321;
  wire i_idma_backend_n_322;
  wire i_idma_backend_n_323;
  wire i_idma_backend_n_324;
  wire i_idma_backend_n_325;
  wire i_idma_backend_n_326;
  wire i_idma_backend_n_327;
  wire i_idma_backend_n_328;
  wire i_idma_backend_n_329;
  wire i_idma_backend_n_330;
  wire i_idma_backend_n_331;
  wire i_idma_backend_n_332;
  wire i_idma_backend_n_333;
  wire i_idma_backend_n_334;
  wire i_idma_backend_n_335;
  wire i_idma_backend_n_336;
  wire i_idma_backend_n_337;
  wire i_idma_backend_n_338;
  wire i_idma_backend_n_339;
  wire i_idma_backend_n_340;
  wire i_idma_backend_n_341;
  wire i_idma_backend_n_342;
  wire i_idma_backend_n_343;
  wire i_idma_backend_n_344;
  wire i_idma_backend_n_345;
  wire i_idma_backend_n_346;
  wire i_idma_backend_n_75;
  wire i_idma_backend_n_79;
  wire i_idma_backend_n_80;
  wire i_idma_backend_n_81;
  wire i_idma_backend_n_90;
  wire \i_idma_transfer_id_gen/next_d ;
  wire is_length_zero;
  wire \mem_q_reg[1][is_single] ;
  wire [63:3]next_id;
  wire [3:3]p_0_in;
  wire rst_n;

  LUT4 #(
    .INIT(16'hFFFE)) 
    backend_idle_i0
       (.I0(i_idma_backend_n_81),
        .I1(i_idma_backend_n_80),
        .I2(i_idma_backend_n_79),
        .I3(p_0_in),
        .O(backend_idle_i0_n_0));
  design_1_dma_core_wrap_v_1_0_idma_reg64_frontend \gen_one_d.i_dma_frontend 
       (.CO(dma_hw2reg1),
        .D({\i_dma_conf_regs/u_src_addr/wr_data [63:37],i_axi_translate_n_34,\i_dma_conf_regs/u_src_addr/wr_data [35:5],i_axi_translate_n_66,\i_dma_conf_regs/u_src_addr/wr_data [3:0]}),
        .E(\i_dma_conf_regs/src_addr_we ),
        .Q(\dma_hw2reg[done][d] ),
        .\burst_req_d[opt][beo][decouple_rw] (\burst_req_d[opt][beo][decouple_rw] ),
        .\burst_req_d[opt][beo][src_reduce_len] (\burst_req_d[opt][beo][src_reduce_len] ),
        .clk(clk),
        .\completed_q_reg[0] (\gen_one_d.i_stream_fifo_jobs_oned_n_266 ),
        .\completed_q_reg[0]_0 (i_idma_backend_n_90),
        .conf_decouple_we(\i_dma_conf_regs/conf_decouple_we ),
        .full(full),
        .\mem_q_reg[0][data][0] (i_axi_translate_n_81),
        .\mem_q_reg[0][data][0]_0 (i_idma_backend_n_75),
        .\mem_q_reg[0][data][1] (i_axi_translate_n_80),
        .\mem_q_reg[0][data][2] (i_axi_translate_n_2),
        .\mem_q_reg[0][data][2]_0 (i_axi_translate_n_79),
        .\mem_q_reg[0][data][2]_1 (i_axi_translate_n_0),
        .\mem_q_reg[0][data][36] (i_axi_translate_n_73),
        .\mem_q_reg[0][data][36]_0 (i_axi_translate_n_1),
        .\next_q_reg[0] (\i_idma_transfer_id_gen/next_d ),
        .\next_q_reg[16] (\gen_one_d.i_dma_frontend_n_66 ),
        .\next_q_reg[1] (i_axi_translate_n_78),
        .\next_q_reg[63] (next_id),
        .\next_q_reg[63]_0 (\gen_one_d.i_stream_fifo_jobs_oned_n_262 ),
        .\q_reg[0] (\i_dma_conf_regs/dst_addr_we ),
        .\q_reg[0]_0 (\i_dma_conf_regs/num_bytes_we ),
        .\q_reg[2] (\dma_regs_rsp[rdata] ),
        .\q_reg[36] (\gen_one_d.i_dma_frontend_n_323 ),
        .\q_reg[4] (\gen_one_d.i_dma_frontend_n_324 ),
        .\q_reg[63] (\burst_req_d[src_addr] ),
        .\q_reg[63]_0 (\burst_req_d[dst_addr] ),
        .\q_reg[63]_1 (\burst_req_d[length] ));
  design_1_dma_core_wrap_v_1_0_stream_fifo \gen_one_d.i_stream_fifo_jobs_oned 
       (.CO(is_length_zero),
        .D(\gen_hw_legalizer.i_idma_legalizer/r_tf_d[length] ),
        .E(\gen_hw_legalizer.i_idma_legalizer/p_44_out ),
        .O({i_idma_backend_n_283,i_idma_backend_n_284,i_idma_backend_n_285,i_idma_backend_n_286,i_idma_backend_n_287,i_idma_backend_n_288,i_idma_backend_n_289,i_idma_backend_n_290}),
        .axi_mst_req_b_ready(axi_mst_req_b_ready),
        .axi_mst_req_b_ready_INST_0_i_3(\gen_one_d.i_stream_fifo_jobs_oned_n_266 ),
        .\burst_req[opt][beo][decouple_rw] (\burst_req[opt][beo][decouple_rw] ),
        .\burst_req[opt][beo][src_reduce_len] (\burst_req[opt][beo][src_reduce_len] ),
        .\burst_req[opt][src][burst] (\burst_req[opt][src][burst] ),
        .\burst_req_d[opt][beo][decouple_rw] (\burst_req_d[opt][beo][decouple_rw] ),
        .\burst_req_d[opt][beo][src_reduce_len] (\burst_req_d[opt][beo][src_reduce_len] ),
        .clk(clk),
        .\dma_regs_req[valid] (\dma_regs_req[valid] ),
        .empty(empty),
        .full(full),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q (\i_axi_lite_to_reg/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q ),
        .\mem_q_reg[0][dst_addr][63] (\burst_req_d[dst_addr] ),
        .\mem_q_reg[0][length][63] (\burst_req_d[length] ),
        .\mem_q_reg[0][src_addr][63] (\burst_req_d[src_addr] ),
        .\next_q_reg[0] (\gen_one_d.i_dma_frontend_n_66 ),
        .p_0_in(\gen_hw_legalizer.i_idma_legalizer/p_0_in ),
        .\r_tf_q_reg[addr][15] ({i_idma_backend_n_227,i_idma_backend_n_228,i_idma_backend_n_229,i_idma_backend_n_230,i_idma_backend_n_231,i_idma_backend_n_232,i_idma_backend_n_233,i_idma_backend_n_234}),
        .\r_tf_q_reg[addr][23] ({i_idma_backend_n_235,i_idma_backend_n_236,i_idma_backend_n_237,i_idma_backend_n_238,i_idma_backend_n_239,i_idma_backend_n_240,i_idma_backend_n_241,i_idma_backend_n_242}),
        .\r_tf_q_reg[addr][31] ({i_idma_backend_n_243,i_idma_backend_n_244,i_idma_backend_n_245,i_idma_backend_n_246,i_idma_backend_n_247,i_idma_backend_n_248,i_idma_backend_n_249,i_idma_backend_n_250}),
        .\r_tf_q_reg[addr][39] ({i_idma_backend_n_251,i_idma_backend_n_252,i_idma_backend_n_253,i_idma_backend_n_254,i_idma_backend_n_255,i_idma_backend_n_256,i_idma_backend_n_257,i_idma_backend_n_258}),
        .\r_tf_q_reg[addr][47] ({i_idma_backend_n_259,i_idma_backend_n_260,i_idma_backend_n_261,i_idma_backend_n_262,i_idma_backend_n_263,i_idma_backend_n_264,i_idma_backend_n_265,i_idma_backend_n_266}),
        .\r_tf_q_reg[addr][55] ({i_idma_backend_n_267,i_idma_backend_n_268,i_idma_backend_n_269,i_idma_backend_n_270,i_idma_backend_n_271,i_idma_backend_n_272,i_idma_backend_n_273,i_idma_backend_n_274}),
        .\r_tf_q_reg[addr][63] ({i_idma_backend_n_275,i_idma_backend_n_276,i_idma_backend_n_277,i_idma_backend_n_278,i_idma_backend_n_279,i_idma_backend_n_280,i_idma_backend_n_281,i_idma_backend_n_282}),
        .\r_tf_q_reg[addr][7] ({i_idma_backend_n_219,i_idma_backend_n_220,i_idma_backend_n_221,i_idma_backend_n_222,i_idma_backend_n_223,i_idma_backend_n_224,i_idma_backend_n_225,i_idma_backend_n_226}),
        .\r_tf_q_reg[length][15] ({i_idma_backend_n_291,i_idma_backend_n_292,i_idma_backend_n_293,i_idma_backend_n_294,i_idma_backend_n_295,i_idma_backend_n_296,i_idma_backend_n_297,i_idma_backend_n_298}),
        .\r_tf_q_reg[length][23] ({i_idma_backend_n_299,i_idma_backend_n_300,i_idma_backend_n_301,i_idma_backend_n_302,i_idma_backend_n_303,i_idma_backend_n_304,i_idma_backend_n_305,i_idma_backend_n_306}),
        .\r_tf_q_reg[length][31] ({i_idma_backend_n_307,i_idma_backend_n_308,i_idma_backend_n_309,i_idma_backend_n_310,i_idma_backend_n_311,i_idma_backend_n_312,i_idma_backend_n_313,i_idma_backend_n_314}),
        .\r_tf_q_reg[length][39] ({i_idma_backend_n_315,i_idma_backend_n_316,i_idma_backend_n_317,i_idma_backend_n_318,i_idma_backend_n_319,i_idma_backend_n_320,i_idma_backend_n_321,i_idma_backend_n_322}),
        .\r_tf_q_reg[length][47] ({i_idma_backend_n_323,i_idma_backend_n_324,i_idma_backend_n_325,i_idma_backend_n_326,i_idma_backend_n_327,i_idma_backend_n_328,i_idma_backend_n_329,i_idma_backend_n_330}),
        .\r_tf_q_reg[length][55] ({i_idma_backend_n_331,i_idma_backend_n_332,i_idma_backend_n_333,i_idma_backend_n_334,i_idma_backend_n_335,i_idma_backend_n_336,i_idma_backend_n_337,i_idma_backend_n_338}),
        .\r_tf_q_reg[length][63] ({i_idma_backend_n_339,i_idma_backend_n_340,i_idma_backend_n_341,i_idma_backend_n_342,i_idma_backend_n_343,i_idma_backend_n_344,i_idma_backend_n_345,i_idma_backend_n_346}),
        .\read_pointer_q_reg[2] (\gen_hw_legalizer.i_idma_legalizer/r_tf_d[addr] ),
        .\read_pointer_q_reg[2]_0 (\gen_hw_legalizer.i_idma_legalizer/w_tf_d[addr] ),
        .\read_pointer_q_reg[2]_rep (\gen_hw_legalizer.i_idma_legalizer/w_tf_d[length] ),
        .\read_pointer_q_reg[2]_rep_0 (\gen_hw_legalizer.i_idma_legalizer/p_1_out ),
        .rst_n(rst_n),
        .rst_n_0(\gen_one_d.i_stream_fifo_jobs_oned_n_262 ),
        .\status_cnt_q_reg[0] (\gen_one_d.i_stream_fifo_jobs_oned_n_0 ),
        .\status_cnt_q_reg[0]_0 (i_axi_translate_n_78),
        .\status_cnt_q_reg[2] (\i_idma_transfer_id_gen/next_d ),
        .\w_tf_q_reg[addr][15] ({i_idma_backend_n_163,i_idma_backend_n_164,i_idma_backend_n_165,i_idma_backend_n_166,i_idma_backend_n_167,i_idma_backend_n_168,i_idma_backend_n_169,i_idma_backend_n_170}),
        .\w_tf_q_reg[addr][23] ({i_idma_backend_n_171,i_idma_backend_n_172,i_idma_backend_n_173,i_idma_backend_n_174,i_idma_backend_n_175,i_idma_backend_n_176,i_idma_backend_n_177,i_idma_backend_n_178}),
        .\w_tf_q_reg[addr][31] ({i_idma_backend_n_179,i_idma_backend_n_180,i_idma_backend_n_181,i_idma_backend_n_182,i_idma_backend_n_183,i_idma_backend_n_184,i_idma_backend_n_185,i_idma_backend_n_186}),
        .\w_tf_q_reg[addr][39] ({i_idma_backend_n_187,i_idma_backend_n_188,i_idma_backend_n_189,i_idma_backend_n_190,i_idma_backend_n_191,i_idma_backend_n_192,i_idma_backend_n_193,i_idma_backend_n_194}),
        .\w_tf_q_reg[addr][47] ({i_idma_backend_n_195,i_idma_backend_n_196,i_idma_backend_n_197,i_idma_backend_n_198,i_idma_backend_n_199,i_idma_backend_n_200,i_idma_backend_n_201,i_idma_backend_n_202}),
        .\w_tf_q_reg[addr][55] ({i_idma_backend_n_203,i_idma_backend_n_204,i_idma_backend_n_205,i_idma_backend_n_206,i_idma_backend_n_207,i_idma_backend_n_208,i_idma_backend_n_209,i_idma_backend_n_210}),
        .\w_tf_q_reg[addr][63] ({i_idma_backend_n_211,i_idma_backend_n_212,i_idma_backend_n_213,i_idma_backend_n_214,i_idma_backend_n_215,i_idma_backend_n_216,i_idma_backend_n_217,i_idma_backend_n_218}),
        .\w_tf_q_reg[addr][7] ({i_idma_backend_n_155,i_idma_backend_n_156,i_idma_backend_n_157,i_idma_backend_n_158,i_idma_backend_n_159,i_idma_backend_n_160,i_idma_backend_n_161,i_idma_backend_n_162}),
        .\w_tf_q_reg[length][63] (i_idma_backend_n_1));
  design_1_dma_core_wrap_v_1_0_axi_to_reg i_axi_translate
       (.CO(dma_hw2reg1),
        .D({\i_dma_conf_regs/u_src_addr/wr_data [63:37],i_axi_translate_n_34,\i_dma_conf_regs/u_src_addr/wr_data [35:5],i_axi_translate_n_66,\i_dma_conf_regs/u_src_addr/wr_data [3:0]}),
        .E(\i_dma_conf_regs/src_addr_we ),
        .Q(\dma_hw2reg[done][d] ),
        .axi_slv_req_ar_addr(axi_slv_req_ar_addr),
        .axi_slv_req_ar_burst(axi_slv_req_ar_burst),
        .axi_slv_req_ar_cache(axi_slv_req_ar_cache),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .axi_slv_req_ar_size(axi_slv_req_ar_size),
        .axi_slv_req_ar_valid(axi_slv_req_ar_valid),
        .axi_slv_req_aw_addr(axi_slv_req_aw_addr),
        .axi_slv_req_aw_atop(axi_slv_req_aw_atop),
        .axi_slv_req_aw_burst(axi_slv_req_aw_burst),
        .axi_slv_req_aw_cache(axi_slv_req_aw_cache),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .axi_slv_req_aw_size(axi_slv_req_aw_size),
        .axi_slv_req_aw_valid(axi_slv_req_aw_valid),
        .axi_slv_req_b_ready(axi_slv_req_b_ready),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .axi_slv_req_w_data(axi_slv_req_w_data),
        .axi_slv_req_w_last(axi_slv_req_w_last),
        .axi_slv_req_w_strb(axi_slv_req_w_strb),
        .axi_slv_req_w_valid(axi_slv_req_w_valid),
        .axi_slv_rsp_ar_ready(axi_slv_rsp_ar_ready),
        .axi_slv_rsp_aw_ready(axi_slv_rsp_aw_ready),
        .axi_slv_rsp_b_id(axi_slv_rsp_b_id),
        .axi_slv_rsp_b_resp(axi_slv_rsp_b_resp),
        .axi_slv_rsp_b_valid(axi_slv_rsp_b_valid),
        .axi_slv_rsp_r_data(axi_slv_rsp_r_data),
        .axi_slv_rsp_r_id(axi_slv_rsp_r_id),
        .axi_slv_rsp_r_last(axi_slv_rsp_r_last),
        .axi_slv_rsp_r_resp(axi_slv_rsp_r_resp),
        .axi_slv_rsp_r_valid(axi_slv_rsp_r_valid),
        .axi_slv_rsp_w_ready(axi_slv_rsp_w_ready),
        .clk(clk),
        .\completed_q_reg[0] (i_axi_translate_n_81),
        .\completed_q_reg[1] (i_axi_translate_n_80),
        .\completed_q_reg[2] (i_axi_translate_n_79),
        .conf_decouple_we(\i_dma_conf_regs/conf_decouple_we ),
        .\dma_regs_req[valid] (\dma_regs_req[valid] ),
        .full(full),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q (\i_axi_lite_to_reg/i_stream_arbiter/i_arb/gen_rr_arb.i_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0] (i_axi_translate_n_78),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 (\gen_one_d.i_stream_fifo_jobs_oned_n_0 ),
        .\mem_q_reg[0][data][2] (\dma_regs_rsp[rdata] ),
        .\mem_q_reg[0][data][36] (\gen_one_d.i_dma_frontend_n_323 ),
        .\mem_q_reg[0][data][4] (\gen_one_d.i_dma_frontend_n_324 ),
        .\mem_q_reg[0][data][63] ({\burst_req_d[dst_addr] [63:37],\burst_req_d[dst_addr] [35:5],\burst_req_d[dst_addr] [3]}),
        .\mem_q_reg[0][data][63]_0 ({\burst_req_d[length] [63:37],\burst_req_d[length] [35:5],\burst_req_d[length] [3]}),
        .\mem_q_reg[0][data][63]_1 ({\burst_req_d[src_addr] [63:37],\burst_req_d[src_addr] [35:5],\burst_req_d[src_addr] [3]}),
        .\mem_q_reg[0][data][63]_2 (next_id),
        .\q[0]_i_5 (\i_dma_conf_regs/num_bytes_we ),
        .\q[0]_i_5_0 (\i_dma_conf_regs/dst_addr_we ),
        .\read_pointer_q_reg[0] (i_axi_translate_n_0),
        .\read_pointer_q_reg[0]_0 (i_axi_translate_n_1),
        .\read_pointer_q_reg[0]_1 (i_axi_translate_n_2),
        .\read_pointer_q_reg[0]_2 (i_axi_translate_n_3),
        .\read_pointer_q_reg[0]_3 (i_axi_translate_n_73),
        .\status_cnt_q_reg[1] (\gen_one_d.i_stream_fifo_jobs_oned_n_262 ));
  design_1_dma_core_wrap_v_1_0_idma_backend i_idma_backend
       (.CO(is_length_zero),
        .D(\gen_hw_legalizer.i_idma_legalizer/w_tf_d[length] ),
        .E(\gen_hw_legalizer.i_idma_legalizer/p_44_out ),
        .O({i_idma_backend_n_283,i_idma_backend_n_284,i_idma_backend_n_285,i_idma_backend_n_286,i_idma_backend_n_287,i_idma_backend_n_288,i_idma_backend_n_289,i_idma_backend_n_290}),
        .Q({i_idma_backend_n_79,i_idma_backend_n_80,i_idma_backend_n_81}),
        .axi_mst_req_ar_addr(axi_mst_req_ar_addr),
        .axi_mst_req_ar_burst(axi_mst_req_ar_burst),
        .axi_mst_req_ar_len(axi_mst_req_ar_len),
        .axi_mst_req_ar_size(axi_mst_req_ar_size),
        .axi_mst_req_ar_valid(axi_mst_req_ar_valid),
        .axi_mst_req_aw_addr(axi_mst_req_aw_addr),
        .axi_mst_req_aw_burst(axi_mst_req_aw_burst),
        .axi_mst_req_aw_len(axi_mst_req_aw_len),
        .axi_mst_req_aw_size(axi_mst_req_aw_size),
        .axi_mst_req_aw_valid(axi_mst_req_aw_valid),
        .axi_mst_req_r_ready(axi_mst_req_r_ready),
        .axi_mst_req_w_data(axi_mst_req_w_data),
        .axi_mst_req_w_last(axi_mst_req_w_last),
        .axi_mst_req_w_strb(axi_mst_req_w_strb),
        .axi_mst_req_w_valid(axi_mst_req_w_valid),
        .axi_mst_rsp_ar_ready(axi_mst_rsp_ar_ready),
        .axi_mst_rsp_aw_ready(axi_mst_rsp_aw_ready),
        .axi_mst_rsp_b_valid(axi_mst_rsp_b_valid),
        .axi_mst_rsp_b_valid_0(i_idma_backend_n_90),
        .axi_mst_rsp_r_data(axi_mst_rsp_r_data),
        .axi_mst_rsp_r_last(axi_mst_rsp_r_last),
        .axi_mst_rsp_r_valid(axi_mst_rsp_r_valid),
        .axi_mst_rsp_w_ready(axi_mst_rsp_w_ready),
        .\burst_req[opt][beo][decouple_rw] (\burst_req[opt][beo][decouple_rw] ),
        .\burst_req[opt][beo][src_reduce_len] (\burst_req[opt][beo][src_reduce_len] ),
        .\burst_req[opt][src][burst] (\burst_req[opt][src][burst] ),
        .clk(clk),
        .empty(empty),
        .\mem_q_reg[0][data][0] (backend_idle_i0_n_0),
        .\mem_q_reg[0][data][0]_0 (i_axi_translate_n_3),
        .\mem_q_reg[1][is_single] (\mem_q_reg[1][is_single] ),
        .\mem_q_reg[1][shift][0] (\gen_one_d.i_stream_fifo_jobs_oned_n_262 ),
        .\opt_tf_q_reg[shift][2] (\gen_hw_legalizer.i_idma_legalizer/p_1_out ),
        .p_0_in(\gen_hw_legalizer.i_idma_legalizer/p_0_in ),
        .\r_tf_q_reg[addr][11] ({i_idma_backend_n_227,i_idma_backend_n_228,i_idma_backend_n_229,i_idma_backend_n_230,i_idma_backend_n_231,i_idma_backend_n_232,i_idma_backend_n_233,i_idma_backend_n_234}),
        .\r_tf_q_reg[addr][23] ({i_idma_backend_n_235,i_idma_backend_n_236,i_idma_backend_n_237,i_idma_backend_n_238,i_idma_backend_n_239,i_idma_backend_n_240,i_idma_backend_n_241,i_idma_backend_n_242}),
        .\r_tf_q_reg[addr][31] ({i_idma_backend_n_243,i_idma_backend_n_244,i_idma_backend_n_245,i_idma_backend_n_246,i_idma_backend_n_247,i_idma_backend_n_248,i_idma_backend_n_249,i_idma_backend_n_250}),
        .\r_tf_q_reg[addr][39] ({i_idma_backend_n_251,i_idma_backend_n_252,i_idma_backend_n_253,i_idma_backend_n_254,i_idma_backend_n_255,i_idma_backend_n_256,i_idma_backend_n_257,i_idma_backend_n_258}),
        .\r_tf_q_reg[addr][47] ({i_idma_backend_n_259,i_idma_backend_n_260,i_idma_backend_n_261,i_idma_backend_n_262,i_idma_backend_n_263,i_idma_backend_n_264,i_idma_backend_n_265,i_idma_backend_n_266}),
        .\r_tf_q_reg[addr][55] ({i_idma_backend_n_267,i_idma_backend_n_268,i_idma_backend_n_269,i_idma_backend_n_270,i_idma_backend_n_271,i_idma_backend_n_272,i_idma_backend_n_273,i_idma_backend_n_274}),
        .\r_tf_q_reg[addr][63] ({i_idma_backend_n_275,i_idma_backend_n_276,i_idma_backend_n_277,i_idma_backend_n_278,i_idma_backend_n_279,i_idma_backend_n_280,i_idma_backend_n_281,i_idma_backend_n_282}),
        .\r_tf_q_reg[addr][63]_0 (\gen_hw_legalizer.i_idma_legalizer/r_tf_d[addr] ),
        .\r_tf_q_reg[addr][7] ({i_idma_backend_n_219,i_idma_backend_n_220,i_idma_backend_n_221,i_idma_backend_n_222,i_idma_backend_n_223,i_idma_backend_n_224,i_idma_backend_n_225,i_idma_backend_n_226}),
        .\r_tf_q_reg[length][15] ({i_idma_backend_n_291,i_idma_backend_n_292,i_idma_backend_n_293,i_idma_backend_n_294,i_idma_backend_n_295,i_idma_backend_n_296,i_idma_backend_n_297,i_idma_backend_n_298}),
        .\r_tf_q_reg[length][23] ({i_idma_backend_n_299,i_idma_backend_n_300,i_idma_backend_n_301,i_idma_backend_n_302,i_idma_backend_n_303,i_idma_backend_n_304,i_idma_backend_n_305,i_idma_backend_n_306}),
        .\r_tf_q_reg[length][31] ({i_idma_backend_n_307,i_idma_backend_n_308,i_idma_backend_n_309,i_idma_backend_n_310,i_idma_backend_n_311,i_idma_backend_n_312,i_idma_backend_n_313,i_idma_backend_n_314}),
        .\r_tf_q_reg[length][39] ({i_idma_backend_n_315,i_idma_backend_n_316,i_idma_backend_n_317,i_idma_backend_n_318,i_idma_backend_n_319,i_idma_backend_n_320,i_idma_backend_n_321,i_idma_backend_n_322}),
        .\r_tf_q_reg[length][47] ({i_idma_backend_n_323,i_idma_backend_n_324,i_idma_backend_n_325,i_idma_backend_n_326,i_idma_backend_n_327,i_idma_backend_n_328,i_idma_backend_n_329,i_idma_backend_n_330}),
        .\r_tf_q_reg[length][55] ({i_idma_backend_n_331,i_idma_backend_n_332,i_idma_backend_n_333,i_idma_backend_n_334,i_idma_backend_n_335,i_idma_backend_n_336,i_idma_backend_n_337,i_idma_backend_n_338}),
        .\r_tf_q_reg[length][62] ({i_idma_backend_n_339,i_idma_backend_n_340,i_idma_backend_n_341,i_idma_backend_n_342,i_idma_backend_n_343,i_idma_backend_n_344,i_idma_backend_n_345,i_idma_backend_n_346}),
        .\r_tf_q_reg[length][63] (\gen_hw_legalizer.i_idma_legalizer/r_tf_d[length] ),
        .\r_tf_q_reg[valid] (i_idma_backend_n_75),
        .\read_pointer_q_reg[2] (\gen_one_d.i_stream_fifo_jobs_oned_n_266 ),
        .\status_cnt_q_reg[2] (i_idma_backend_n_1),
        .\w_tf_q_reg[addr][11] ({i_idma_backend_n_163,i_idma_backend_n_164,i_idma_backend_n_165,i_idma_backend_n_166,i_idma_backend_n_167,i_idma_backend_n_168,i_idma_backend_n_169,i_idma_backend_n_170}),
        .\w_tf_q_reg[addr][23] ({i_idma_backend_n_171,i_idma_backend_n_172,i_idma_backend_n_173,i_idma_backend_n_174,i_idma_backend_n_175,i_idma_backend_n_176,i_idma_backend_n_177,i_idma_backend_n_178}),
        .\w_tf_q_reg[addr][31] ({i_idma_backend_n_179,i_idma_backend_n_180,i_idma_backend_n_181,i_idma_backend_n_182,i_idma_backend_n_183,i_idma_backend_n_184,i_idma_backend_n_185,i_idma_backend_n_186}),
        .\w_tf_q_reg[addr][39] ({i_idma_backend_n_187,i_idma_backend_n_188,i_idma_backend_n_189,i_idma_backend_n_190,i_idma_backend_n_191,i_idma_backend_n_192,i_idma_backend_n_193,i_idma_backend_n_194}),
        .\w_tf_q_reg[addr][47] ({i_idma_backend_n_195,i_idma_backend_n_196,i_idma_backend_n_197,i_idma_backend_n_198,i_idma_backend_n_199,i_idma_backend_n_200,i_idma_backend_n_201,i_idma_backend_n_202}),
        .\w_tf_q_reg[addr][55] ({i_idma_backend_n_203,i_idma_backend_n_204,i_idma_backend_n_205,i_idma_backend_n_206,i_idma_backend_n_207,i_idma_backend_n_208,i_idma_backend_n_209,i_idma_backend_n_210}),
        .\w_tf_q_reg[addr][63] ({i_idma_backend_n_211,i_idma_backend_n_212,i_idma_backend_n_213,i_idma_backend_n_214,i_idma_backend_n_215,i_idma_backend_n_216,i_idma_backend_n_217,i_idma_backend_n_218}),
        .\w_tf_q_reg[addr][63]_0 (\gen_hw_legalizer.i_idma_legalizer/w_tf_d[addr] ),
        .\w_tf_q_reg[addr][7] ({i_idma_backend_n_155,i_idma_backend_n_156,i_idma_backend_n_157,i_idma_backend_n_158,i_idma_backend_n_159,i_idma_backend_n_160,i_idma_backend_n_161,i_idma_backend_n_162}),
        .\w_tf_q_reg[valid] (p_0_in));
endmodule

(* ORIG_REF_NAME = "dma_core_wrap_sv" *) 
module design_1_dma_core_wrap_v_1_0_dma_core_wrap_sv
   (axi_slv_rsp_b_resp,
    axi_slv_rsp_b_valid,
    axi_mst_req_w_last,
    axi_slv_rsp_aw_ready,
    axi_slv_rsp_ar_ready,
    \mem_q_reg[1][is_single] ,
    axi_mst_req_ar_len,
    axi_mst_req_ar_addr,
    axi_mst_req_ar_burst,
    axi_mst_req_ar_size,
    axi_slv_rsp_b_id,
    axi_slv_rsp_w_ready,
    axi_slv_rsp_r_data,
    axi_slv_rsp_r_resp,
    axi_slv_rsp_r_last,
    axi_slv_rsp_r_id,
    axi_slv_rsp_r_valid,
    axi_mst_req_b_ready,
    axi_mst_req_r_ready,
    axi_mst_req_aw_valid,
    axi_mst_req_ar_valid,
    axi_mst_req_w_strb,
    axi_mst_req_w_valid,
    axi_mst_req_w_data,
    axi_mst_req_aw_addr,
    axi_mst_req_aw_len,
    axi_mst_req_aw_size,
    axi_mst_req_aw_burst,
    axi_mst_rsp_r_valid,
    axi_slv_req_b_ready,
    axi_slv_req_aw_id,
    axi_slv_req_r_ready,
    axi_slv_req_aw_valid,
    axi_slv_req_aw_atop,
    axi_mst_rsp_w_ready,
    axi_slv_req_ar_id,
    clk,
    rst_n,
    axi_slv_req_w_last,
    axi_slv_req_ar_len,
    axi_slv_req_aw_burst,
    axi_slv_req_aw_size,
    axi_slv_req_ar_burst,
    axi_slv_req_ar_size,
    axi_slv_req_aw_len,
    axi_slv_req_aw_addr,
    axi_slv_req_aw_cache,
    axi_slv_req_ar_addr,
    axi_slv_req_ar_valid,
    axi_slv_req_ar_cache,
    axi_slv_req_w_data,
    axi_slv_req_w_strb,
    axi_slv_req_w_valid,
    axi_mst_rsp_r_last,
    axi_mst_rsp_aw_ready,
    axi_mst_rsp_b_valid,
    axi_mst_rsp_ar_ready,
    axi_mst_rsp_r_data);
  output [0:0]axi_slv_rsp_b_resp;
  output axi_slv_rsp_b_valid;
  output axi_mst_req_w_last;
  output axi_slv_rsp_aw_ready;
  output axi_slv_rsp_ar_ready;
  output \mem_q_reg[1][is_single] ;
  output [7:0]axi_mst_req_ar_len;
  output [60:0]axi_mst_req_ar_addr;
  output [0:0]axi_mst_req_ar_burst;
  output [0:0]axi_mst_req_ar_size;
  output [0:0]axi_slv_rsp_b_id;
  output axi_slv_rsp_w_ready;
  output [63:0]axi_slv_rsp_r_data;
  output [0:0]axi_slv_rsp_r_resp;
  output axi_slv_rsp_r_last;
  output [0:0]axi_slv_rsp_r_id;
  output axi_slv_rsp_r_valid;
  output axi_mst_req_b_ready;
  output axi_mst_req_r_ready;
  output axi_mst_req_aw_valid;
  output axi_mst_req_ar_valid;
  output [6:0]axi_mst_req_w_strb;
  output axi_mst_req_w_valid;
  output [63:0]axi_mst_req_w_data;
  output [60:0]axi_mst_req_aw_addr;
  output [7:0]axi_mst_req_aw_len;
  output [0:0]axi_mst_req_aw_size;
  output [0:0]axi_mst_req_aw_burst;
  input axi_mst_rsp_r_valid;
  input axi_slv_req_b_ready;
  input [0:0]axi_slv_req_aw_id;
  input axi_slv_req_r_ready;
  input axi_slv_req_aw_valid;
  input [1:0]axi_slv_req_aw_atop;
  input axi_mst_rsp_w_ready;
  input [0:0]axi_slv_req_ar_id;
  input clk;
  input rst_n;
  input axi_slv_req_w_last;
  input [7:0]axi_slv_req_ar_len;
  input [1:0]axi_slv_req_aw_burst;
  input [2:0]axi_slv_req_aw_size;
  input [1:0]axi_slv_req_ar_burst;
  input [2:0]axi_slv_req_ar_size;
  input [7:0]axi_slv_req_aw_len;
  input [5:0]axi_slv_req_aw_addr;
  input [0:0]axi_slv_req_aw_cache;
  input [5:0]axi_slv_req_ar_addr;
  input axi_slv_req_ar_valid;
  input [0:0]axi_slv_req_ar_cache;
  input [63:0]axi_slv_req_w_data;
  input [3:0]axi_slv_req_w_strb;
  input axi_slv_req_w_valid;
  input axi_mst_rsp_r_last;
  input axi_mst_rsp_aw_ready;
  input axi_mst_rsp_b_valid;
  input axi_mst_rsp_ar_ready;
  input [63:0]axi_mst_rsp_r_data;

  wire [60:0]axi_mst_req_ar_addr;
  wire [0:0]axi_mst_req_ar_burst;
  wire [7:0]axi_mst_req_ar_len;
  wire [0:0]axi_mst_req_ar_size;
  wire axi_mst_req_ar_valid;
  wire [60:0]axi_mst_req_aw_addr;
  wire [0:0]axi_mst_req_aw_burst;
  wire [7:0]axi_mst_req_aw_len;
  wire [0:0]axi_mst_req_aw_size;
  wire axi_mst_req_aw_valid;
  wire axi_mst_req_b_ready;
  wire axi_mst_req_r_ready;
  wire [63:0]axi_mst_req_w_data;
  wire axi_mst_req_w_last;
  wire [6:0]axi_mst_req_w_strb;
  wire axi_mst_req_w_valid;
  wire axi_mst_rsp_ar_ready;
  wire axi_mst_rsp_aw_ready;
  wire axi_mst_rsp_b_valid;
  wire [63:0]axi_mst_rsp_r_data;
  wire axi_mst_rsp_r_last;
  wire axi_mst_rsp_r_valid;
  wire axi_mst_rsp_w_ready;
  wire [5:0]axi_slv_req_ar_addr;
  wire [1:0]axi_slv_req_ar_burst;
  wire [0:0]axi_slv_req_ar_cache;
  wire [0:0]axi_slv_req_ar_id;
  wire [7:0]axi_slv_req_ar_len;
  wire [2:0]axi_slv_req_ar_size;
  wire axi_slv_req_ar_valid;
  wire [5:0]axi_slv_req_aw_addr;
  wire [1:0]axi_slv_req_aw_atop;
  wire [1:0]axi_slv_req_aw_burst;
  wire [0:0]axi_slv_req_aw_cache;
  wire [0:0]axi_slv_req_aw_id;
  wire [7:0]axi_slv_req_aw_len;
  wire [2:0]axi_slv_req_aw_size;
  wire axi_slv_req_aw_valid;
  wire axi_slv_req_b_ready;
  wire axi_slv_req_r_ready;
  wire [63:0]axi_slv_req_w_data;
  wire axi_slv_req_w_last;
  wire [3:0]axi_slv_req_w_strb;
  wire axi_slv_req_w_valid;
  wire axi_slv_rsp_ar_ready;
  wire axi_slv_rsp_aw_ready;
  wire [0:0]axi_slv_rsp_b_id;
  wire [0:0]axi_slv_rsp_b_resp;
  wire axi_slv_rsp_b_valid;
  wire [63:0]axi_slv_rsp_r_data;
  wire [0:0]axi_slv_rsp_r_id;
  wire axi_slv_rsp_r_last;
  wire [0:0]axi_slv_rsp_r_resp;
  wire axi_slv_rsp_r_valid;
  wire axi_slv_rsp_w_ready;
  wire clk;
  wire \mem_q_reg[1][is_single] ;
  wire rst_n;

  design_1_dma_core_wrap_v_1_0_dma_core_wrap i_dma_core_wrap
       (.axi_mst_req_ar_addr(axi_mst_req_ar_addr),
        .axi_mst_req_ar_burst(axi_mst_req_ar_burst),
        .axi_mst_req_ar_len(axi_mst_req_ar_len),
        .axi_mst_req_ar_size(axi_mst_req_ar_size),
        .axi_mst_req_ar_valid(axi_mst_req_ar_valid),
        .axi_mst_req_aw_addr(axi_mst_req_aw_addr),
        .axi_mst_req_aw_burst(axi_mst_req_aw_burst),
        .axi_mst_req_aw_len(axi_mst_req_aw_len),
        .axi_mst_req_aw_size(axi_mst_req_aw_size),
        .axi_mst_req_aw_valid(axi_mst_req_aw_valid),
        .axi_mst_req_b_ready(axi_mst_req_b_ready),
        .axi_mst_req_r_ready(axi_mst_req_r_ready),
        .axi_mst_req_w_data(axi_mst_req_w_data),
        .axi_mst_req_w_last(axi_mst_req_w_last),
        .axi_mst_req_w_strb(axi_mst_req_w_strb),
        .axi_mst_req_w_valid(axi_mst_req_w_valid),
        .axi_mst_rsp_ar_ready(axi_mst_rsp_ar_ready),
        .axi_mst_rsp_aw_ready(axi_mst_rsp_aw_ready),
        .axi_mst_rsp_b_valid(axi_mst_rsp_b_valid),
        .axi_mst_rsp_r_data(axi_mst_rsp_r_data),
        .axi_mst_rsp_r_last(axi_mst_rsp_r_last),
        .axi_mst_rsp_r_valid(axi_mst_rsp_r_valid),
        .axi_mst_rsp_w_ready(axi_mst_rsp_w_ready),
        .axi_slv_req_ar_addr(axi_slv_req_ar_addr),
        .axi_slv_req_ar_burst(axi_slv_req_ar_burst),
        .axi_slv_req_ar_cache(axi_slv_req_ar_cache),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .axi_slv_req_ar_size(axi_slv_req_ar_size),
        .axi_slv_req_ar_valid(axi_slv_req_ar_valid),
        .axi_slv_req_aw_addr(axi_slv_req_aw_addr),
        .axi_slv_req_aw_atop(axi_slv_req_aw_atop),
        .axi_slv_req_aw_burst(axi_slv_req_aw_burst),
        .axi_slv_req_aw_cache(axi_slv_req_aw_cache),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .axi_slv_req_aw_size(axi_slv_req_aw_size),
        .axi_slv_req_aw_valid(axi_slv_req_aw_valid),
        .axi_slv_req_b_ready(axi_slv_req_b_ready),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .axi_slv_req_w_data(axi_slv_req_w_data),
        .axi_slv_req_w_last(axi_slv_req_w_last),
        .axi_slv_req_w_strb(axi_slv_req_w_strb),
        .axi_slv_req_w_valid(axi_slv_req_w_valid),
        .axi_slv_rsp_ar_ready(axi_slv_rsp_ar_ready),
        .axi_slv_rsp_aw_ready(axi_slv_rsp_aw_ready),
        .axi_slv_rsp_b_id(axi_slv_rsp_b_id),
        .axi_slv_rsp_b_resp(axi_slv_rsp_b_resp),
        .axi_slv_rsp_b_valid(axi_slv_rsp_b_valid),
        .axi_slv_rsp_r_data(axi_slv_rsp_r_data),
        .axi_slv_rsp_r_id(axi_slv_rsp_r_id),
        .axi_slv_rsp_r_last(axi_slv_rsp_r_last),
        .axi_slv_rsp_r_resp(axi_slv_rsp_r_resp),
        .axi_slv_rsp_r_valid(axi_slv_rsp_r_valid),
        .axi_slv_rsp_w_ready(axi_slv_rsp_w_ready),
        .clk(clk),
        .\mem_q_reg[1][is_single] (\mem_q_reg[1][is_single] ),
        .rst_n(rst_n));
endmodule

(* ORIG_REF_NAME = "dma_core_wrap_v" *) 
module design_1_dma_core_wrap_v_1_0_dma_core_wrap_v
   (axi_slv_rsp_b_resp,
    axi_slv_rsp_b_valid,
    axi_mst_req_w_last,
    axi_slv_rsp_aw_ready,
    axi_slv_rsp_ar_ready,
    \mem_q_reg[1][is_single] ,
    axi_mst_req_ar_len,
    axi_mst_req_ar_addr,
    axi_mst_req_ar_burst,
    axi_mst_req_ar_size,
    axi_slv_rsp_b_id,
    axi_slv_rsp_w_ready,
    axi_slv_rsp_r_data,
    axi_slv_rsp_r_resp,
    axi_slv_rsp_r_last,
    axi_slv_rsp_r_id,
    axi_slv_rsp_r_valid,
    axi_mst_req_b_ready,
    axi_mst_req_r_ready,
    axi_mst_req_aw_valid,
    axi_mst_req_ar_valid,
    axi_mst_req_w_strb,
    axi_mst_req_w_valid,
    axi_mst_req_w_data,
    axi_mst_req_aw_addr,
    axi_mst_req_aw_len,
    axi_mst_req_aw_size,
    axi_mst_req_aw_burst,
    axi_mst_rsp_r_valid,
    axi_slv_req_b_ready,
    axi_slv_req_aw_id,
    axi_slv_req_r_ready,
    axi_slv_req_aw_valid,
    axi_slv_req_aw_atop,
    axi_mst_rsp_w_ready,
    axi_slv_req_ar_id,
    clk,
    rst_n,
    axi_slv_req_w_last,
    axi_slv_req_ar_len,
    axi_slv_req_aw_burst,
    axi_slv_req_aw_size,
    axi_slv_req_ar_burst,
    axi_slv_req_ar_size,
    axi_slv_req_aw_len,
    axi_slv_req_aw_addr,
    axi_slv_req_aw_cache,
    axi_slv_req_ar_addr,
    axi_slv_req_ar_valid,
    axi_slv_req_ar_cache,
    axi_slv_req_w_data,
    axi_slv_req_w_strb,
    axi_slv_req_w_valid,
    axi_mst_rsp_r_last,
    axi_mst_rsp_aw_ready,
    axi_mst_rsp_b_valid,
    axi_mst_rsp_ar_ready,
    axi_mst_rsp_r_data);
  output [0:0]axi_slv_rsp_b_resp;
  output axi_slv_rsp_b_valid;
  output axi_mst_req_w_last;
  output axi_slv_rsp_aw_ready;
  output axi_slv_rsp_ar_ready;
  output \mem_q_reg[1][is_single] ;
  output [7:0]axi_mst_req_ar_len;
  output [60:0]axi_mst_req_ar_addr;
  output [0:0]axi_mst_req_ar_burst;
  output [0:0]axi_mst_req_ar_size;
  output [0:0]axi_slv_rsp_b_id;
  output axi_slv_rsp_w_ready;
  output [63:0]axi_slv_rsp_r_data;
  output [0:0]axi_slv_rsp_r_resp;
  output axi_slv_rsp_r_last;
  output [0:0]axi_slv_rsp_r_id;
  output axi_slv_rsp_r_valid;
  output axi_mst_req_b_ready;
  output axi_mst_req_r_ready;
  output axi_mst_req_aw_valid;
  output axi_mst_req_ar_valid;
  output [6:0]axi_mst_req_w_strb;
  output axi_mst_req_w_valid;
  output [63:0]axi_mst_req_w_data;
  output [60:0]axi_mst_req_aw_addr;
  output [7:0]axi_mst_req_aw_len;
  output [0:0]axi_mst_req_aw_size;
  output [0:0]axi_mst_req_aw_burst;
  input axi_mst_rsp_r_valid;
  input axi_slv_req_b_ready;
  input [0:0]axi_slv_req_aw_id;
  input axi_slv_req_r_ready;
  input axi_slv_req_aw_valid;
  input [1:0]axi_slv_req_aw_atop;
  input axi_mst_rsp_w_ready;
  input [0:0]axi_slv_req_ar_id;
  input clk;
  input rst_n;
  input axi_slv_req_w_last;
  input [7:0]axi_slv_req_ar_len;
  input [1:0]axi_slv_req_aw_burst;
  input [2:0]axi_slv_req_aw_size;
  input [1:0]axi_slv_req_ar_burst;
  input [2:0]axi_slv_req_ar_size;
  input [7:0]axi_slv_req_aw_len;
  input [5:0]axi_slv_req_aw_addr;
  input [0:0]axi_slv_req_aw_cache;
  input [5:0]axi_slv_req_ar_addr;
  input axi_slv_req_ar_valid;
  input [0:0]axi_slv_req_ar_cache;
  input [63:0]axi_slv_req_w_data;
  input [3:0]axi_slv_req_w_strb;
  input axi_slv_req_w_valid;
  input axi_mst_rsp_r_last;
  input axi_mst_rsp_aw_ready;
  input axi_mst_rsp_b_valid;
  input axi_mst_rsp_ar_ready;
  input [63:0]axi_mst_rsp_r_data;

  wire [60:0]axi_mst_req_ar_addr;
  wire [0:0]axi_mst_req_ar_burst;
  wire [7:0]axi_mst_req_ar_len;
  wire [0:0]axi_mst_req_ar_size;
  wire axi_mst_req_ar_valid;
  wire [60:0]axi_mst_req_aw_addr;
  wire [0:0]axi_mst_req_aw_burst;
  wire [7:0]axi_mst_req_aw_len;
  wire [0:0]axi_mst_req_aw_size;
  wire axi_mst_req_aw_valid;
  wire axi_mst_req_b_ready;
  wire axi_mst_req_r_ready;
  wire [63:0]axi_mst_req_w_data;
  wire axi_mst_req_w_last;
  wire [6:0]axi_mst_req_w_strb;
  wire axi_mst_req_w_valid;
  wire axi_mst_rsp_ar_ready;
  wire axi_mst_rsp_aw_ready;
  wire axi_mst_rsp_b_valid;
  wire [63:0]axi_mst_rsp_r_data;
  wire axi_mst_rsp_r_last;
  wire axi_mst_rsp_r_valid;
  wire axi_mst_rsp_w_ready;
  wire [5:0]axi_slv_req_ar_addr;
  wire [1:0]axi_slv_req_ar_burst;
  wire [0:0]axi_slv_req_ar_cache;
  wire [0:0]axi_slv_req_ar_id;
  wire [7:0]axi_slv_req_ar_len;
  wire [2:0]axi_slv_req_ar_size;
  wire axi_slv_req_ar_valid;
  wire [5:0]axi_slv_req_aw_addr;
  wire [1:0]axi_slv_req_aw_atop;
  wire [1:0]axi_slv_req_aw_burst;
  wire [0:0]axi_slv_req_aw_cache;
  wire [0:0]axi_slv_req_aw_id;
  wire [7:0]axi_slv_req_aw_len;
  wire [2:0]axi_slv_req_aw_size;
  wire axi_slv_req_aw_valid;
  wire axi_slv_req_b_ready;
  wire axi_slv_req_r_ready;
  wire [63:0]axi_slv_req_w_data;
  wire axi_slv_req_w_last;
  wire [3:0]axi_slv_req_w_strb;
  wire axi_slv_req_w_valid;
  wire axi_slv_rsp_ar_ready;
  wire axi_slv_rsp_aw_ready;
  wire [0:0]axi_slv_rsp_b_id;
  wire [0:0]axi_slv_rsp_b_resp;
  wire axi_slv_rsp_b_valid;
  wire [63:0]axi_slv_rsp_r_data;
  wire [0:0]axi_slv_rsp_r_id;
  wire axi_slv_rsp_r_last;
  wire [0:0]axi_slv_rsp_r_resp;
  wire axi_slv_rsp_r_valid;
  wire axi_slv_rsp_w_ready;
  wire clk;
  wire \mem_q_reg[1][is_single] ;
  wire rst_n;

  design_1_dma_core_wrap_v_1_0_dma_core_wrap_sv i_dma_core_wrap_sv
       (.axi_mst_req_ar_addr(axi_mst_req_ar_addr),
        .axi_mst_req_ar_burst(axi_mst_req_ar_burst),
        .axi_mst_req_ar_len(axi_mst_req_ar_len),
        .axi_mst_req_ar_size(axi_mst_req_ar_size),
        .axi_mst_req_ar_valid(axi_mst_req_ar_valid),
        .axi_mst_req_aw_addr(axi_mst_req_aw_addr),
        .axi_mst_req_aw_burst(axi_mst_req_aw_burst),
        .axi_mst_req_aw_len(axi_mst_req_aw_len),
        .axi_mst_req_aw_size(axi_mst_req_aw_size),
        .axi_mst_req_aw_valid(axi_mst_req_aw_valid),
        .axi_mst_req_b_ready(axi_mst_req_b_ready),
        .axi_mst_req_r_ready(axi_mst_req_r_ready),
        .axi_mst_req_w_data(axi_mst_req_w_data),
        .axi_mst_req_w_last(axi_mst_req_w_last),
        .axi_mst_req_w_strb(axi_mst_req_w_strb),
        .axi_mst_req_w_valid(axi_mst_req_w_valid),
        .axi_mst_rsp_ar_ready(axi_mst_rsp_ar_ready),
        .axi_mst_rsp_aw_ready(axi_mst_rsp_aw_ready),
        .axi_mst_rsp_b_valid(axi_mst_rsp_b_valid),
        .axi_mst_rsp_r_data(axi_mst_rsp_r_data),
        .axi_mst_rsp_r_last(axi_mst_rsp_r_last),
        .axi_mst_rsp_r_valid(axi_mst_rsp_r_valid),
        .axi_mst_rsp_w_ready(axi_mst_rsp_w_ready),
        .axi_slv_req_ar_addr(axi_slv_req_ar_addr),
        .axi_slv_req_ar_burst(axi_slv_req_ar_burst),
        .axi_slv_req_ar_cache(axi_slv_req_ar_cache),
        .axi_slv_req_ar_id(axi_slv_req_ar_id),
        .axi_slv_req_ar_len(axi_slv_req_ar_len),
        .axi_slv_req_ar_size(axi_slv_req_ar_size),
        .axi_slv_req_ar_valid(axi_slv_req_ar_valid),
        .axi_slv_req_aw_addr(axi_slv_req_aw_addr),
        .axi_slv_req_aw_atop(axi_slv_req_aw_atop),
        .axi_slv_req_aw_burst(axi_slv_req_aw_burst),
        .axi_slv_req_aw_cache(axi_slv_req_aw_cache),
        .axi_slv_req_aw_id(axi_slv_req_aw_id),
        .axi_slv_req_aw_len(axi_slv_req_aw_len),
        .axi_slv_req_aw_size(axi_slv_req_aw_size),
        .axi_slv_req_aw_valid(axi_slv_req_aw_valid),
        .axi_slv_req_b_ready(axi_slv_req_b_ready),
        .axi_slv_req_r_ready(axi_slv_req_r_ready),
        .axi_slv_req_w_data(axi_slv_req_w_data),
        .axi_slv_req_w_last(axi_slv_req_w_last),
        .axi_slv_req_w_strb(axi_slv_req_w_strb),
        .axi_slv_req_w_valid(axi_slv_req_w_valid),
        .axi_slv_rsp_ar_ready(axi_slv_rsp_ar_ready),
        .axi_slv_rsp_aw_ready(axi_slv_rsp_aw_ready),
        .axi_slv_rsp_b_id(axi_slv_rsp_b_id),
        .axi_slv_rsp_b_resp(axi_slv_rsp_b_resp),
        .axi_slv_rsp_b_valid(axi_slv_rsp_b_valid),
        .axi_slv_rsp_r_data(axi_slv_rsp_r_data),
        .axi_slv_rsp_r_id(axi_slv_rsp_r_id),
        .axi_slv_rsp_r_last(axi_slv_rsp_r_last),
        .axi_slv_rsp_r_resp(axi_slv_rsp_r_resp),
        .axi_slv_rsp_r_valid(axi_slv_rsp_r_valid),
        .axi_slv_rsp_w_ready(axi_slv_rsp_w_ready),
        .clk(clk),
        .\mem_q_reg[1][is_single] (\mem_q_reg[1][is_single] ),
        .rst_n(rst_n));
endmodule

(* ORIG_REF_NAME = "fall_through_register" *) 
module design_1_dma_core_wrap_v_1_0_fall_through_register
   (E,
    \status_cnt_q_reg[0] ,
    axi_mst_req_aw_valid,
    D,
    \aw_to_send_q_reg[0] ,
    \r_dp_rsp[first] ,
    \aw_to_send_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_0 ,
    axi_mst_rsp_aw_ready,
    write_pointer_q0,
    \status_cnt_q_reg[2] ,
    p_0_in__0,
    Q,
    clk,
    \status_cnt_q_reg[1] );
  output [0:0]E;
  output \status_cnt_q_reg[0] ;
  output axi_mst_req_aw_valid;
  output [0:0]D;
  output [0:0]\aw_to_send_q_reg[0] ;
  input \r_dp_rsp[first] ;
  input \aw_to_send_q_reg[0]_0 ;
  input \status_cnt_q_reg[0]_0 ;
  input axi_mst_rsp_aw_ready;
  input write_pointer_q0;
  input \status_cnt_q_reg[2] ;
  input [0:0]p_0_in__0;
  input [1:0]Q;
  input clk;
  input \status_cnt_q_reg[1] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]\aw_to_send_q_reg[0] ;
  wire \aw_to_send_q_reg[0]_0 ;
  wire axi_mst_req_aw_valid;
  wire axi_mst_rsp_aw_ready;
  wire clk;
  wire [0:0]p_0_in__0;
  wire \r_dp_rsp[first] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire write_pointer_q0;

  design_1_dma_core_wrap_v_1_0_fifo_v2 i_fifo
       (.D(D),
        .E(E),
        .Q(Q),
        .\aw_to_send_q_reg[0] (\aw_to_send_q_reg[0] ),
        .\aw_to_send_q_reg[0]_0 (\aw_to_send_q_reg[0]_0 ),
        .axi_mst_req_aw_valid(axi_mst_req_aw_valid),
        .axi_mst_rsp_aw_ready(axi_mst_rsp_aw_ready),
        .clk(clk),
        .p_0_in__0(p_0_in__0),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .write_pointer_q0(write_pointer_q0));
endmodule

(* ORIG_REF_NAME = "fall_through_register" *) 
module design_1_dma_core_wrap_v_1_0_fall_through_register__parameterized0
   (axi_mst_req_ar_len,
    Q,
    axi_mst_req_ar_addr,
    axi_mst_req_ar_burst,
    axi_mst_req_ar_size,
    axi_mst_req_ar_valid,
    write_pointer_n06_out,
    clk,
    \mem_q_reg[0][size][1] ,
    \r_req[ar_req][burst] ,
    D,
    \mem_q_reg[0][addr][63] ,
    axi_mst_rsp_ar_ready);
  output [7:0]axi_mst_req_ar_len;
  output [1:0]Q;
  output [60:0]axi_mst_req_ar_addr;
  output [0:0]axi_mst_req_ar_burst;
  output [0:0]axi_mst_req_ar_size;
  output axi_mst_req_ar_valid;
  input write_pointer_n06_out;
  input clk;
  input \mem_q_reg[0][size][1] ;
  input [0:0]\r_req[ar_req][burst] ;
  input [7:0]D;
  input [60:0]\mem_q_reg[0][addr][63] ;
  input axi_mst_rsp_ar_ready;

  wire [7:0]D;
  wire [1:0]Q;
  wire [60:0]axi_mst_req_ar_addr;
  wire [0:0]axi_mst_req_ar_burst;
  wire [7:0]axi_mst_req_ar_len;
  wire [0:0]axi_mst_req_ar_size;
  wire axi_mst_req_ar_valid;
  wire axi_mst_rsp_ar_ready;
  wire clk;
  wire [60:0]\mem_q_reg[0][addr][63] ;
  wire \mem_q_reg[0][size][1] ;
  wire [0:0]\r_req[ar_req][burst] ;
  wire write_pointer_n06_out;

  design_1_dma_core_wrap_v_1_0_fifo_v2__parameterized0 i_fifo
       (.D(D),
        .Q(Q),
        .axi_mst_req_ar_addr(axi_mst_req_ar_addr),
        .axi_mst_req_ar_burst(axi_mst_req_ar_burst),
        .axi_mst_req_ar_len(axi_mst_req_ar_len),
        .axi_mst_req_ar_size(axi_mst_req_ar_size),
        .axi_mst_req_ar_valid(axi_mst_req_ar_valid),
        .axi_mst_rsp_ar_ready(axi_mst_rsp_ar_ready),
        .clk(clk),
        .\mem_q_reg[0][addr][63] (\mem_q_reg[0][addr][63] ),
        .\mem_q_reg[0][size][1] (\mem_q_reg[0][size][1] ),
        .\r_req[ar_req][burst] (\r_req[ar_req][burst] ),
        .write_pointer_n06_out(write_pointer_n06_out));
endmodule

(* ORIG_REF_NAME = "fifo_v2" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v2
   (E,
    \status_cnt_q_reg[0] ,
    axi_mst_req_aw_valid,
    D,
    \aw_to_send_q_reg[0] ,
    \r_dp_rsp[first] ,
    \aw_to_send_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_0 ,
    axi_mst_rsp_aw_ready,
    write_pointer_q0,
    \status_cnt_q_reg[2] ,
    p_0_in__0,
    Q,
    clk,
    \status_cnt_q_reg[1] );
  output [0:0]E;
  output \status_cnt_q_reg[0] ;
  output axi_mst_req_aw_valid;
  output [0:0]D;
  output [0:0]\aw_to_send_q_reg[0] ;
  input \r_dp_rsp[first] ;
  input \aw_to_send_q_reg[0]_0 ;
  input \status_cnt_q_reg[0]_0 ;
  input axi_mst_rsp_aw_ready;
  input write_pointer_q0;
  input \status_cnt_q_reg[2] ;
  input [0:0]p_0_in__0;
  input [1:0]Q;
  input clk;
  input \status_cnt_q_reg[1] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]\aw_to_send_q_reg[0] ;
  wire \aw_to_send_q_reg[0]_0 ;
  wire axi_mst_req_aw_valid;
  wire axi_mst_rsp_aw_ready;
  wire clk;
  wire [0:0]p_0_in__0;
  wire \r_dp_rsp[first] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire write_pointer_q0;

  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized0 i_fifo_v3
       (.D(D),
        .E(E),
        .Q(Q),
        .\aw_to_send_q_reg[0] (\aw_to_send_q_reg[0] ),
        .\aw_to_send_q_reg[0]_0 (\aw_to_send_q_reg[0]_0 ),
        .axi_mst_req_aw_valid(axi_mst_req_aw_valid),
        .axi_mst_rsp_aw_ready(axi_mst_rsp_aw_ready),
        .clk(clk),
        .p_0_in__0(p_0_in__0),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .write_pointer_q0(write_pointer_q0));
endmodule

(* ORIG_REF_NAME = "fifo_v2" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v2__parameterized0
   (axi_mst_req_ar_len,
    Q,
    axi_mst_req_ar_addr,
    axi_mst_req_ar_burst,
    axi_mst_req_ar_size,
    axi_mst_req_ar_valid,
    write_pointer_n06_out,
    clk,
    \mem_q_reg[0][size][1] ,
    \r_req[ar_req][burst] ,
    D,
    \mem_q_reg[0][addr][63] ,
    axi_mst_rsp_ar_ready);
  output [7:0]axi_mst_req_ar_len;
  output [1:0]Q;
  output [60:0]axi_mst_req_ar_addr;
  output [0:0]axi_mst_req_ar_burst;
  output [0:0]axi_mst_req_ar_size;
  output axi_mst_req_ar_valid;
  input write_pointer_n06_out;
  input clk;
  input \mem_q_reg[0][size][1] ;
  input [0:0]\r_req[ar_req][burst] ;
  input [7:0]D;
  input [60:0]\mem_q_reg[0][addr][63] ;
  input axi_mst_rsp_ar_ready;

  wire [7:0]D;
  wire [1:0]Q;
  wire [60:0]axi_mst_req_ar_addr;
  wire [0:0]axi_mst_req_ar_burst;
  wire [7:0]axi_mst_req_ar_len;
  wire [0:0]axi_mst_req_ar_size;
  wire axi_mst_req_ar_valid;
  wire axi_mst_rsp_ar_ready;
  wire clk;
  wire [60:0]\mem_q_reg[0][addr][63] ;
  wire \mem_q_reg[0][size][1] ;
  wire [0:0]\r_req[ar_req][burst] ;
  wire write_pointer_n06_out;

  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized13 i_fifo_v3
       (.D(D),
        .Q(Q),
        .axi_mst_req_ar_addr(axi_mst_req_ar_addr),
        .axi_mst_req_ar_burst(axi_mst_req_ar_burst),
        .axi_mst_req_ar_len(axi_mst_req_ar_len),
        .axi_mst_req_ar_size(axi_mst_req_ar_size),
        .axi_mst_req_ar_valid(axi_mst_req_ar_valid),
        .axi_mst_rsp_ar_ready(axi_mst_rsp_ar_ready),
        .clk(clk),
        .\mem_q_reg[0][addr][63]_0 (\mem_q_reg[0][addr][63] ),
        .\mem_q_reg[0][size][1]_0 (\mem_q_reg[0][size][1] ),
        .\r_req[ar_req][burst] (\r_req[ar_req][burst] ),
        .write_pointer_n06_out(write_pointer_n06_out));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3
   (\status_cnt_q_reg[0]_0 ,
    D,
    CO,
    \read_pointer_q_reg[2]_0 ,
    \read_pointer_q_reg[2]_1 ,
    \read_pointer_q_reg[2]_rep_0 ,
    \read_pointer_q_reg[2]_rep_1 ,
    \status_cnt_q_reg[2]_0 ,
    rst_n_0,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q ,
    E,
    axi_mst_req_b_ready,
    axi_mst_req_b_ready_INST_0_i_3,
    empty,
    full,
    \burst_req[opt][beo][src_reduce_len] ,
    \burst_req[opt][src][burst] ,
    \burst_req[opt][beo][decouple_rw] ,
    \status_cnt_q_reg[0]_1 ,
    \w_tf_q_reg[length][63] ,
    O,
    \r_tf_q_reg[length][15] ,
    \r_tf_q_reg[length][23] ,
    \r_tf_q_reg[length][31] ,
    \r_tf_q_reg[length][39] ,
    \r_tf_q_reg[length][47] ,
    \r_tf_q_reg[length][55] ,
    \r_tf_q_reg[length][63] ,
    \r_tf_q_reg[addr][7] ,
    \r_tf_q_reg[addr][15] ,
    \r_tf_q_reg[addr][23] ,
    \r_tf_q_reg[addr][31] ,
    \r_tf_q_reg[addr][39] ,
    \r_tf_q_reg[addr][47] ,
    \r_tf_q_reg[addr][55] ,
    \r_tf_q_reg[addr][63] ,
    \w_tf_q_reg[addr][7] ,
    \w_tf_q_reg[addr][15] ,
    \w_tf_q_reg[addr][23] ,
    \w_tf_q_reg[addr][31] ,
    \w_tf_q_reg[addr][39] ,
    \w_tf_q_reg[addr][47] ,
    \w_tf_q_reg[addr][55] ,
    \w_tf_q_reg[addr][63] ,
    p_0_in,
    \next_q_reg[0] ,
    rst_n,
    \dma_regs_req[valid] ,
    clk,
    \mem_q_reg[0][length][63]_0 ,
    \mem_q_reg[0][src_addr][63]_0 ,
    \mem_q_reg[0][dst_addr][63]_0 ,
    \burst_req_d[opt][beo][decouple_rw] ,
    \burst_req_d[opt][beo][src_reduce_len] );
  output \status_cnt_q_reg[0]_0 ;
  output [63:0]D;
  output [0:0]CO;
  output [63:0]\read_pointer_q_reg[2]_0 ;
  output [63:0]\read_pointer_q_reg[2]_1 ;
  output [63:0]\read_pointer_q_reg[2]_rep_0 ;
  output [2:0]\read_pointer_q_reg[2]_rep_1 ;
  output [0:0]\status_cnt_q_reg[2]_0 ;
  output rst_n_0;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  output [0:0]E;
  output axi_mst_req_b_ready;
  output axi_mst_req_b_ready_INST_0_i_3;
  output empty;
  output full;
  output \burst_req[opt][beo][src_reduce_len] ;
  output [0:0]\burst_req[opt][src][burst] ;
  output \burst_req[opt][beo][decouple_rw] ;
  input \status_cnt_q_reg[0]_1 ;
  input \w_tf_q_reg[length][63] ;
  input [7:0]O;
  input [7:0]\r_tf_q_reg[length][15] ;
  input [7:0]\r_tf_q_reg[length][23] ;
  input [7:0]\r_tf_q_reg[length][31] ;
  input [7:0]\r_tf_q_reg[length][39] ;
  input [7:0]\r_tf_q_reg[length][47] ;
  input [7:0]\r_tf_q_reg[length][55] ;
  input [7:0]\r_tf_q_reg[length][63] ;
  input [7:0]\r_tf_q_reg[addr][7] ;
  input [7:0]\r_tf_q_reg[addr][15] ;
  input [7:0]\r_tf_q_reg[addr][23] ;
  input [7:0]\r_tf_q_reg[addr][31] ;
  input [7:0]\r_tf_q_reg[addr][39] ;
  input [7:0]\r_tf_q_reg[addr][47] ;
  input [7:0]\r_tf_q_reg[addr][55] ;
  input [7:0]\r_tf_q_reg[addr][63] ;
  input [7:0]\w_tf_q_reg[addr][7] ;
  input [7:0]\w_tf_q_reg[addr][15] ;
  input [7:0]\w_tf_q_reg[addr][23] ;
  input [7:0]\w_tf_q_reg[addr][31] ;
  input [7:0]\w_tf_q_reg[addr][39] ;
  input [7:0]\w_tf_q_reg[addr][47] ;
  input [7:0]\w_tf_q_reg[addr][55] ;
  input [7:0]\w_tf_q_reg[addr][63] ;
  input [63:0]p_0_in;
  input \next_q_reg[0] ;
  input rst_n;
  input \dma_regs_req[valid] ;
  input clk;
  input [63:0]\mem_q_reg[0][length][63]_0 ;
  input [63:0]\mem_q_reg[0][src_addr][63]_0 ;
  input [63:0]\mem_q_reg[0][dst_addr][63]_0 ;
  input \burst_req_d[opt][beo][decouple_rw] ;
  input \burst_req_d[opt][beo][src_reduce_len] ;

  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]E;
  wire [7:0]O;
  wire axi_mst_req_b_ready;
  wire axi_mst_req_b_ready_INST_0_i_10_n_0;
  wire axi_mst_req_b_ready_INST_0_i_14_n_0;
  wire axi_mst_req_b_ready_INST_0_i_14_n_1;
  wire axi_mst_req_b_ready_INST_0_i_14_n_2;
  wire axi_mst_req_b_ready_INST_0_i_14_n_3;
  wire axi_mst_req_b_ready_INST_0_i_14_n_4;
  wire axi_mst_req_b_ready_INST_0_i_14_n_5;
  wire axi_mst_req_b_ready_INST_0_i_14_n_6;
  wire axi_mst_req_b_ready_INST_0_i_14_n_7;
  wire axi_mst_req_b_ready_INST_0_i_15_n_0;
  wire axi_mst_req_b_ready_INST_0_i_16_n_0;
  wire axi_mst_req_b_ready_INST_0_i_17_n_0;
  wire axi_mst_req_b_ready_INST_0_i_18_n_0;
  wire axi_mst_req_b_ready_INST_0_i_19_n_0;
  wire axi_mst_req_b_ready_INST_0_i_20_n_0;
  wire axi_mst_req_b_ready_INST_0_i_21_n_0;
  wire axi_mst_req_b_ready_INST_0_i_22_n_0;
  wire axi_mst_req_b_ready_INST_0_i_25_n_0;
  wire axi_mst_req_b_ready_INST_0_i_26_n_0;
  wire axi_mst_req_b_ready_INST_0_i_27_n_0;
  wire axi_mst_req_b_ready_INST_0_i_28_n_0;
  wire axi_mst_req_b_ready_INST_0_i_29_n_0;
  wire axi_mst_req_b_ready_INST_0_i_2_n_3;
  wire axi_mst_req_b_ready_INST_0_i_2_n_4;
  wire axi_mst_req_b_ready_INST_0_i_2_n_5;
  wire axi_mst_req_b_ready_INST_0_i_2_n_6;
  wire axi_mst_req_b_ready_INST_0_i_2_n_7;
  wire axi_mst_req_b_ready_INST_0_i_3;
  wire axi_mst_req_b_ready_INST_0_i_30_n_0;
  wire axi_mst_req_b_ready_INST_0_i_31_n_0;
  wire axi_mst_req_b_ready_INST_0_i_32_n_0;
  wire axi_mst_req_b_ready_INST_0_i_4_n_0;
  wire axi_mst_req_b_ready_INST_0_i_4_n_1;
  wire axi_mst_req_b_ready_INST_0_i_4_n_2;
  wire axi_mst_req_b_ready_INST_0_i_4_n_3;
  wire axi_mst_req_b_ready_INST_0_i_4_n_4;
  wire axi_mst_req_b_ready_INST_0_i_4_n_5;
  wire axi_mst_req_b_ready_INST_0_i_4_n_6;
  wire axi_mst_req_b_ready_INST_0_i_4_n_7;
  wire axi_mst_req_b_ready_INST_0_i_5_n_0;
  wire axi_mst_req_b_ready_INST_0_i_6_n_0;
  wire axi_mst_req_b_ready_INST_0_i_7_n_0;
  wire axi_mst_req_b_ready_INST_0_i_8_n_0;
  wire axi_mst_req_b_ready_INST_0_i_9_n_0;
  wire [2:0]\burst_req[dst_addr] ;
  wire [63:0]\burst_req[length] ;
  wire \burst_req[opt][beo][decouple_rw] ;
  wire \burst_req[opt][beo][src_reduce_len] ;
  wire [0:0]\burst_req[opt][src][burst] ;
  wire [2:0]\burst_req[src_addr] ;
  wire \burst_req_d[opt][beo][decouple_rw] ;
  wire \burst_req_d[opt][beo][src_reduce_len] ;
  wire clk;
  wire \dma_regs_req[valid] ;
  wire empty;
  wire full;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  wire mem_q;
  wire mem_q11_out;
  wire mem_q13_out;
  wire mem_q15_out;
  wire mem_q3_out;
  wire mem_q5_out;
  wire mem_q7_out;
  wire mem_q9_out;
  wire \mem_q[0][length][63]_i_1_n_0 ;
  wire \mem_q[1][length][63]_i_1_n_0 ;
  wire \mem_q[2][length][63]_i_1_n_0 ;
  wire \mem_q[3][length][63]_i_1_n_0 ;
  wire \mem_q[4][length][63]_i_1_n_0 ;
  wire \mem_q[5][length][63]_i_1_n_0 ;
  wire \mem_q[6][length][63]_i_1_n_0 ;
  wire \mem_q[7][opt][beo][decouple_rw]_i_1_n_0 ;
  wire [63:0]\mem_q_reg[0][dst_addr] ;
  wire [63:0]\mem_q_reg[0][dst_addr][63]_0 ;
  wire [63:0]\mem_q_reg[0][length] ;
  wire [63:0]\mem_q_reg[0][length][63]_0 ;
  wire \mem_q_reg[0][opt][beo][decouple_rw]__0 ;
  wire \mem_q_reg[0][opt][beo][src_reduce_len]__0 ;
  wire [0:0]\mem_q_reg[0][opt][src][burst] ;
  wire [63:0]\mem_q_reg[0][src_addr] ;
  wire [63:0]\mem_q_reg[0][src_addr][63]_0 ;
  wire [63:0]\mem_q_reg[1][dst_addr] ;
  wire [63:0]\mem_q_reg[1][length] ;
  wire \mem_q_reg[1][opt][beo][decouple_rw]__0 ;
  wire \mem_q_reg[1][opt][beo][src_reduce_len]__0 ;
  wire [0:0]\mem_q_reg[1][opt][src][burst] ;
  wire [63:0]\mem_q_reg[1][src_addr] ;
  wire [63:0]\mem_q_reg[2][dst_addr] ;
  wire [63:0]\mem_q_reg[2][length] ;
  wire \mem_q_reg[2][opt][beo][decouple_rw]__0 ;
  wire \mem_q_reg[2][opt][beo][src_reduce_len]__0 ;
  wire [0:0]\mem_q_reg[2][opt][src][burst] ;
  wire [63:0]\mem_q_reg[2][src_addr] ;
  wire [63:0]\mem_q_reg[3][dst_addr] ;
  wire [63:0]\mem_q_reg[3][length] ;
  wire \mem_q_reg[3][opt][beo][decouple_rw]__0 ;
  wire \mem_q_reg[3][opt][beo][src_reduce_len]__0 ;
  wire [0:0]\mem_q_reg[3][opt][src][burst] ;
  wire [63:0]\mem_q_reg[3][src_addr] ;
  wire [63:0]\mem_q_reg[4][dst_addr] ;
  wire [63:0]\mem_q_reg[4][length] ;
  wire \mem_q_reg[4][opt][beo][decouple_rw]__0 ;
  wire \mem_q_reg[4][opt][beo][src_reduce_len]__0 ;
  wire [0:0]\mem_q_reg[4][opt][src][burst] ;
  wire [63:0]\mem_q_reg[4][src_addr] ;
  wire [63:0]\mem_q_reg[5][dst_addr] ;
  wire [63:0]\mem_q_reg[5][length] ;
  wire \mem_q_reg[5][opt][beo][decouple_rw]__0 ;
  wire \mem_q_reg[5][opt][beo][src_reduce_len]__0 ;
  wire [0:0]\mem_q_reg[5][opt][src][burst] ;
  wire [63:0]\mem_q_reg[5][src_addr] ;
  wire [63:0]\mem_q_reg[6][dst_addr] ;
  wire [63:0]\mem_q_reg[6][length] ;
  wire \mem_q_reg[6][opt][beo][decouple_rw]__0 ;
  wire \mem_q_reg[6][opt][beo][src_reduce_len]__0 ;
  wire [0:0]\mem_q_reg[6][opt][src][burst] ;
  wire [63:0]\mem_q_reg[6][src_addr] ;
  wire [63:0]\mem_q_reg[7][dst_addr] ;
  wire [63:0]\mem_q_reg[7][length] ;
  wire \mem_q_reg[7][opt][beo][decouple_rw]__0 ;
  wire \mem_q_reg[7][opt][beo][src_reduce_len]__0 ;
  wire [0:0]\mem_q_reg[7][opt][src][burst] ;
  wire [63:0]\mem_q_reg[7][src_addr] ;
  wire \next_q_reg[0] ;
  wire \opt_tf_q[decouple_rw]_i_3_n_0 ;
  wire \opt_tf_q[decouple_rw]_i_4_n_0 ;
  wire \opt_tf_q[src_axi_opt][burst][0]_i_2_n_0 ;
  wire \opt_tf_q[src_axi_opt][burst][0]_i_3_n_0 ;
  wire \opt_tf_q[src_reduce_len]_i_2_n_0 ;
  wire \opt_tf_q[src_reduce_len]_i_3_n_0 ;
  wire [63:0]p_0_in;
  wire \r_tf_q[addr][0]_i_3_n_0 ;
  wire \r_tf_q[addr][0]_i_4_n_0 ;
  wire \r_tf_q[addr][10]_i_2_n_0 ;
  wire \r_tf_q[addr][10]_i_3_n_0 ;
  wire \r_tf_q[addr][11]_i_2_n_0 ;
  wire \r_tf_q[addr][11]_i_3_n_0 ;
  wire \r_tf_q[addr][12]_i_2_n_0 ;
  wire \r_tf_q[addr][12]_i_3_n_0 ;
  wire \r_tf_q[addr][13]_i_2_n_0 ;
  wire \r_tf_q[addr][13]_i_3_n_0 ;
  wire \r_tf_q[addr][14]_i_2_n_0 ;
  wire \r_tf_q[addr][14]_i_3_n_0 ;
  wire \r_tf_q[addr][15]_i_2_n_0 ;
  wire \r_tf_q[addr][15]_i_3_n_0 ;
  wire \r_tf_q[addr][16]_i_2_n_0 ;
  wire \r_tf_q[addr][16]_i_3_n_0 ;
  wire \r_tf_q[addr][17]_i_2_n_0 ;
  wire \r_tf_q[addr][17]_i_3_n_0 ;
  wire \r_tf_q[addr][18]_i_2_n_0 ;
  wire \r_tf_q[addr][18]_i_3_n_0 ;
  wire \r_tf_q[addr][19]_i_2_n_0 ;
  wire \r_tf_q[addr][19]_i_3_n_0 ;
  wire \r_tf_q[addr][1]_i_3_n_0 ;
  wire \r_tf_q[addr][1]_i_4_n_0 ;
  wire \r_tf_q[addr][20]_i_2_n_0 ;
  wire \r_tf_q[addr][20]_i_3_n_0 ;
  wire \r_tf_q[addr][21]_i_2_n_0 ;
  wire \r_tf_q[addr][21]_i_3_n_0 ;
  wire \r_tf_q[addr][22]_i_2_n_0 ;
  wire \r_tf_q[addr][22]_i_3_n_0 ;
  wire \r_tf_q[addr][23]_i_2_n_0 ;
  wire \r_tf_q[addr][23]_i_3_n_0 ;
  wire \r_tf_q[addr][24]_i_2_n_0 ;
  wire \r_tf_q[addr][24]_i_3_n_0 ;
  wire \r_tf_q[addr][25]_i_2_n_0 ;
  wire \r_tf_q[addr][25]_i_3_n_0 ;
  wire \r_tf_q[addr][26]_i_2_n_0 ;
  wire \r_tf_q[addr][26]_i_3_n_0 ;
  wire \r_tf_q[addr][27]_i_2_n_0 ;
  wire \r_tf_q[addr][27]_i_3_n_0 ;
  wire \r_tf_q[addr][28]_i_2_n_0 ;
  wire \r_tf_q[addr][28]_i_3_n_0 ;
  wire \r_tf_q[addr][29]_i_2_n_0 ;
  wire \r_tf_q[addr][29]_i_3_n_0 ;
  wire \r_tf_q[addr][2]_i_3_n_0 ;
  wire \r_tf_q[addr][2]_i_4_n_0 ;
  wire \r_tf_q[addr][30]_i_2_n_0 ;
  wire \r_tf_q[addr][30]_i_3_n_0 ;
  wire \r_tf_q[addr][31]_i_2_n_0 ;
  wire \r_tf_q[addr][31]_i_3_n_0 ;
  wire \r_tf_q[addr][32]_i_2_n_0 ;
  wire \r_tf_q[addr][32]_i_3_n_0 ;
  wire \r_tf_q[addr][33]_i_2_n_0 ;
  wire \r_tf_q[addr][33]_i_3_n_0 ;
  wire \r_tf_q[addr][34]_i_2_n_0 ;
  wire \r_tf_q[addr][34]_i_3_n_0 ;
  wire \r_tf_q[addr][35]_i_2_n_0 ;
  wire \r_tf_q[addr][35]_i_3_n_0 ;
  wire \r_tf_q[addr][36]_i_2_n_0 ;
  wire \r_tf_q[addr][36]_i_3_n_0 ;
  wire \r_tf_q[addr][37]_i_2_n_0 ;
  wire \r_tf_q[addr][37]_i_3_n_0 ;
  wire \r_tf_q[addr][38]_i_2_n_0 ;
  wire \r_tf_q[addr][38]_i_3_n_0 ;
  wire \r_tf_q[addr][39]_i_2_n_0 ;
  wire \r_tf_q[addr][39]_i_3_n_0 ;
  wire \r_tf_q[addr][3]_i_2_n_0 ;
  wire \r_tf_q[addr][3]_i_3_n_0 ;
  wire \r_tf_q[addr][40]_i_2_n_0 ;
  wire \r_tf_q[addr][40]_i_3_n_0 ;
  wire \r_tf_q[addr][41]_i_2_n_0 ;
  wire \r_tf_q[addr][41]_i_3_n_0 ;
  wire \r_tf_q[addr][42]_i_2_n_0 ;
  wire \r_tf_q[addr][42]_i_3_n_0 ;
  wire \r_tf_q[addr][43]_i_2_n_0 ;
  wire \r_tf_q[addr][43]_i_3_n_0 ;
  wire \r_tf_q[addr][44]_i_2_n_0 ;
  wire \r_tf_q[addr][44]_i_3_n_0 ;
  wire \r_tf_q[addr][45]_i_2_n_0 ;
  wire \r_tf_q[addr][45]_i_3_n_0 ;
  wire \r_tf_q[addr][46]_i_2_n_0 ;
  wire \r_tf_q[addr][46]_i_3_n_0 ;
  wire \r_tf_q[addr][47]_i_2_n_0 ;
  wire \r_tf_q[addr][47]_i_3_n_0 ;
  wire \r_tf_q[addr][48]_i_2_n_0 ;
  wire \r_tf_q[addr][48]_i_3_n_0 ;
  wire \r_tf_q[addr][49]_i_2_n_0 ;
  wire \r_tf_q[addr][49]_i_3_n_0 ;
  wire \r_tf_q[addr][4]_i_2_n_0 ;
  wire \r_tf_q[addr][4]_i_3_n_0 ;
  wire \r_tf_q[addr][50]_i_2_n_0 ;
  wire \r_tf_q[addr][50]_i_3_n_0 ;
  wire \r_tf_q[addr][51]_i_2_n_0 ;
  wire \r_tf_q[addr][51]_i_3_n_0 ;
  wire \r_tf_q[addr][52]_i_2_n_0 ;
  wire \r_tf_q[addr][52]_i_3_n_0 ;
  wire \r_tf_q[addr][53]_i_2_n_0 ;
  wire \r_tf_q[addr][53]_i_3_n_0 ;
  wire \r_tf_q[addr][54]_i_2_n_0 ;
  wire \r_tf_q[addr][54]_i_3_n_0 ;
  wire \r_tf_q[addr][55]_i_2_n_0 ;
  wire \r_tf_q[addr][55]_i_3_n_0 ;
  wire \r_tf_q[addr][56]_i_2_n_0 ;
  wire \r_tf_q[addr][56]_i_3_n_0 ;
  wire \r_tf_q[addr][57]_i_2_n_0 ;
  wire \r_tf_q[addr][57]_i_3_n_0 ;
  wire \r_tf_q[addr][58]_i_2_n_0 ;
  wire \r_tf_q[addr][58]_i_3_n_0 ;
  wire \r_tf_q[addr][59]_i_2_n_0 ;
  wire \r_tf_q[addr][59]_i_3_n_0 ;
  wire \r_tf_q[addr][5]_i_2_n_0 ;
  wire \r_tf_q[addr][5]_i_3_n_0 ;
  wire \r_tf_q[addr][60]_i_2_n_0 ;
  wire \r_tf_q[addr][60]_i_3_n_0 ;
  wire \r_tf_q[addr][61]_i_2_n_0 ;
  wire \r_tf_q[addr][61]_i_3_n_0 ;
  wire \r_tf_q[addr][62]_i_2_n_0 ;
  wire \r_tf_q[addr][62]_i_3_n_0 ;
  wire \r_tf_q[addr][63]_i_3_n_0 ;
  wire \r_tf_q[addr][63]_i_4_n_0 ;
  wire \r_tf_q[addr][6]_i_2_n_0 ;
  wire \r_tf_q[addr][6]_i_3_n_0 ;
  wire \r_tf_q[addr][7]_i_2_n_0 ;
  wire \r_tf_q[addr][7]_i_3_n_0 ;
  wire \r_tf_q[addr][8]_i_2_n_0 ;
  wire \r_tf_q[addr][8]_i_3_n_0 ;
  wire \r_tf_q[addr][9]_i_2_n_0 ;
  wire \r_tf_q[addr][9]_i_3_n_0 ;
  wire [7:0]\r_tf_q_reg[addr][15] ;
  wire [7:0]\r_tf_q_reg[addr][23] ;
  wire [7:0]\r_tf_q_reg[addr][31] ;
  wire [7:0]\r_tf_q_reg[addr][39] ;
  wire [7:0]\r_tf_q_reg[addr][47] ;
  wire [7:0]\r_tf_q_reg[addr][55] ;
  wire [7:0]\r_tf_q_reg[addr][63] ;
  wire [7:0]\r_tf_q_reg[addr][7] ;
  wire [7:0]\r_tf_q_reg[length][15] ;
  wire [7:0]\r_tf_q_reg[length][23] ;
  wire [7:0]\r_tf_q_reg[length][31] ;
  wire [7:0]\r_tf_q_reg[length][39] ;
  wire [7:0]\r_tf_q_reg[length][47] ;
  wire [7:0]\r_tf_q_reg[length][55] ;
  wire [7:0]\r_tf_q_reg[length][63] ;
  wire read_pointer_q0;
  wire \read_pointer_q[0]_i_1_n_0 ;
  wire \read_pointer_q[0]_rep__0_i_1_n_0 ;
  wire \read_pointer_q[0]_rep__1_i_1_n_0 ;
  wire \read_pointer_q[0]_rep_i_1_n_0 ;
  wire \read_pointer_q[1]_i_1_n_0 ;
  wire \read_pointer_q[1]_rep__0_i_1_n_0 ;
  wire \read_pointer_q[1]_rep__1_i_1_n_0 ;
  wire \read_pointer_q[1]_rep__2_i_1_n_0 ;
  wire \read_pointer_q[1]_rep_i_1_n_0 ;
  wire \read_pointer_q[2]_i_2_n_0 ;
  wire \read_pointer_q[2]_rep_i_1_n_0 ;
  wire \read_pointer_q_reg[0]_rep__0_n_0 ;
  wire \read_pointer_q_reg[0]_rep__1_n_0 ;
  wire \read_pointer_q_reg[0]_rep_n_0 ;
  wire \read_pointer_q_reg[1]_rep__0_n_0 ;
  wire \read_pointer_q_reg[1]_rep__1_n_0 ;
  wire \read_pointer_q_reg[1]_rep__2_n_0 ;
  wire \read_pointer_q_reg[1]_rep_n_0 ;
  wire [63:0]\read_pointer_q_reg[2]_0 ;
  wire [63:0]\read_pointer_q_reg[2]_1 ;
  wire [63:0]\read_pointer_q_reg[2]_rep_0 ;
  wire [2:0]\read_pointer_q_reg[2]_rep_1 ;
  wire \read_pointer_q_reg[2]_rep_n_0 ;
  wire \read_pointer_q_reg_n_0_[0] ;
  wire \read_pointer_q_reg_n_0_[1] ;
  wire \read_pointer_q_reg_n_0_[2] ;
  wire rst_n;
  wire rst_n_0;
  wire status_cnt_n;
  wire \status_cnt_q[0]_i_1_n_0 ;
  wire \status_cnt_q[1]_i_1__12_n_0 ;
  wire \status_cnt_q[2]_i_1__2_n_0 ;
  wire \status_cnt_q[3]_i_2__0_n_0 ;
  wire [3:3]status_cnt_q_reg;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg_n_0_[0] ;
  wire \status_cnt_q_reg_n_0_[1] ;
  wire \status_cnt_q_reg_n_0_[2] ;
  wire \w_tf_q[addr][0]_i_3_n_0 ;
  wire \w_tf_q[addr][0]_i_4_n_0 ;
  wire \w_tf_q[addr][10]_i_2_n_0 ;
  wire \w_tf_q[addr][10]_i_3_n_0 ;
  wire \w_tf_q[addr][11]_i_2_n_0 ;
  wire \w_tf_q[addr][11]_i_3_n_0 ;
  wire \w_tf_q[addr][12]_i_2_n_0 ;
  wire \w_tf_q[addr][12]_i_3_n_0 ;
  wire \w_tf_q[addr][13]_i_2_n_0 ;
  wire \w_tf_q[addr][13]_i_3_n_0 ;
  wire \w_tf_q[addr][14]_i_2_n_0 ;
  wire \w_tf_q[addr][14]_i_3_n_0 ;
  wire \w_tf_q[addr][15]_i_2_n_0 ;
  wire \w_tf_q[addr][15]_i_3_n_0 ;
  wire \w_tf_q[addr][16]_i_2_n_0 ;
  wire \w_tf_q[addr][16]_i_3_n_0 ;
  wire \w_tf_q[addr][17]_i_2_n_0 ;
  wire \w_tf_q[addr][17]_i_3_n_0 ;
  wire \w_tf_q[addr][18]_i_2_n_0 ;
  wire \w_tf_q[addr][18]_i_3_n_0 ;
  wire \w_tf_q[addr][19]_i_2_n_0 ;
  wire \w_tf_q[addr][19]_i_3_n_0 ;
  wire \w_tf_q[addr][1]_i_3_n_0 ;
  wire \w_tf_q[addr][1]_i_4_n_0 ;
  wire \w_tf_q[addr][20]_i_2_n_0 ;
  wire \w_tf_q[addr][20]_i_3_n_0 ;
  wire \w_tf_q[addr][21]_i_2_n_0 ;
  wire \w_tf_q[addr][21]_i_3_n_0 ;
  wire \w_tf_q[addr][22]_i_2_n_0 ;
  wire \w_tf_q[addr][22]_i_3_n_0 ;
  wire \w_tf_q[addr][23]_i_2_n_0 ;
  wire \w_tf_q[addr][23]_i_3_n_0 ;
  wire \w_tf_q[addr][24]_i_2_n_0 ;
  wire \w_tf_q[addr][24]_i_3_n_0 ;
  wire \w_tf_q[addr][25]_i_2_n_0 ;
  wire \w_tf_q[addr][25]_i_3_n_0 ;
  wire \w_tf_q[addr][26]_i_2_n_0 ;
  wire \w_tf_q[addr][26]_i_3_n_0 ;
  wire \w_tf_q[addr][27]_i_2_n_0 ;
  wire \w_tf_q[addr][27]_i_3_n_0 ;
  wire \w_tf_q[addr][28]_i_2_n_0 ;
  wire \w_tf_q[addr][28]_i_3_n_0 ;
  wire \w_tf_q[addr][29]_i_2_n_0 ;
  wire \w_tf_q[addr][29]_i_3_n_0 ;
  wire \w_tf_q[addr][2]_i_3_n_0 ;
  wire \w_tf_q[addr][2]_i_4_n_0 ;
  wire \w_tf_q[addr][30]_i_2_n_0 ;
  wire \w_tf_q[addr][30]_i_3_n_0 ;
  wire \w_tf_q[addr][31]_i_2_n_0 ;
  wire \w_tf_q[addr][31]_i_3_n_0 ;
  wire \w_tf_q[addr][32]_i_2_n_0 ;
  wire \w_tf_q[addr][32]_i_3_n_0 ;
  wire \w_tf_q[addr][33]_i_2_n_0 ;
  wire \w_tf_q[addr][33]_i_3_n_0 ;
  wire \w_tf_q[addr][34]_i_2_n_0 ;
  wire \w_tf_q[addr][34]_i_3_n_0 ;
  wire \w_tf_q[addr][35]_i_2_n_0 ;
  wire \w_tf_q[addr][35]_i_3_n_0 ;
  wire \w_tf_q[addr][36]_i_2_n_0 ;
  wire \w_tf_q[addr][36]_i_3_n_0 ;
  wire \w_tf_q[addr][37]_i_2_n_0 ;
  wire \w_tf_q[addr][37]_i_3_n_0 ;
  wire \w_tf_q[addr][38]_i_2_n_0 ;
  wire \w_tf_q[addr][38]_i_3_n_0 ;
  wire \w_tf_q[addr][39]_i_2_n_0 ;
  wire \w_tf_q[addr][39]_i_3_n_0 ;
  wire \w_tf_q[addr][3]_i_2_n_0 ;
  wire \w_tf_q[addr][3]_i_3_n_0 ;
  wire \w_tf_q[addr][40]_i_2_n_0 ;
  wire \w_tf_q[addr][40]_i_3_n_0 ;
  wire \w_tf_q[addr][41]_i_2_n_0 ;
  wire \w_tf_q[addr][41]_i_3_n_0 ;
  wire \w_tf_q[addr][42]_i_2_n_0 ;
  wire \w_tf_q[addr][42]_i_3_n_0 ;
  wire \w_tf_q[addr][43]_i_2_n_0 ;
  wire \w_tf_q[addr][43]_i_3_n_0 ;
  wire \w_tf_q[addr][44]_i_2_n_0 ;
  wire \w_tf_q[addr][44]_i_3_n_0 ;
  wire \w_tf_q[addr][45]_i_2_n_0 ;
  wire \w_tf_q[addr][45]_i_3_n_0 ;
  wire \w_tf_q[addr][46]_i_2_n_0 ;
  wire \w_tf_q[addr][46]_i_3_n_0 ;
  wire \w_tf_q[addr][47]_i_2_n_0 ;
  wire \w_tf_q[addr][47]_i_3_n_0 ;
  wire \w_tf_q[addr][48]_i_2_n_0 ;
  wire \w_tf_q[addr][48]_i_3_n_0 ;
  wire \w_tf_q[addr][49]_i_2_n_0 ;
  wire \w_tf_q[addr][49]_i_3_n_0 ;
  wire \w_tf_q[addr][4]_i_2_n_0 ;
  wire \w_tf_q[addr][4]_i_3_n_0 ;
  wire \w_tf_q[addr][50]_i_2_n_0 ;
  wire \w_tf_q[addr][50]_i_3_n_0 ;
  wire \w_tf_q[addr][51]_i_2_n_0 ;
  wire \w_tf_q[addr][51]_i_3_n_0 ;
  wire \w_tf_q[addr][52]_i_2_n_0 ;
  wire \w_tf_q[addr][52]_i_3_n_0 ;
  wire \w_tf_q[addr][53]_i_2_n_0 ;
  wire \w_tf_q[addr][53]_i_3_n_0 ;
  wire \w_tf_q[addr][54]_i_2_n_0 ;
  wire \w_tf_q[addr][54]_i_3_n_0 ;
  wire \w_tf_q[addr][55]_i_2_n_0 ;
  wire \w_tf_q[addr][55]_i_3_n_0 ;
  wire \w_tf_q[addr][56]_i_2_n_0 ;
  wire \w_tf_q[addr][56]_i_3_n_0 ;
  wire \w_tf_q[addr][57]_i_2_n_0 ;
  wire \w_tf_q[addr][57]_i_3_n_0 ;
  wire \w_tf_q[addr][58]_i_2_n_0 ;
  wire \w_tf_q[addr][58]_i_3_n_0 ;
  wire \w_tf_q[addr][59]_i_2_n_0 ;
  wire \w_tf_q[addr][59]_i_3_n_0 ;
  wire \w_tf_q[addr][5]_i_2_n_0 ;
  wire \w_tf_q[addr][5]_i_3_n_0 ;
  wire \w_tf_q[addr][60]_i_2_n_0 ;
  wire \w_tf_q[addr][60]_i_3_n_0 ;
  wire \w_tf_q[addr][61]_i_2_n_0 ;
  wire \w_tf_q[addr][61]_i_3_n_0 ;
  wire \w_tf_q[addr][62]_i_2_n_0 ;
  wire \w_tf_q[addr][62]_i_3_n_0 ;
  wire \w_tf_q[addr][63]_i_2_n_0 ;
  wire \w_tf_q[addr][63]_i_3_n_0 ;
  wire \w_tf_q[addr][6]_i_2_n_0 ;
  wire \w_tf_q[addr][6]_i_3_n_0 ;
  wire \w_tf_q[addr][7]_i_2_n_0 ;
  wire \w_tf_q[addr][7]_i_3_n_0 ;
  wire \w_tf_q[addr][8]_i_2_n_0 ;
  wire \w_tf_q[addr][8]_i_3_n_0 ;
  wire \w_tf_q[addr][9]_i_2_n_0 ;
  wire \w_tf_q[addr][9]_i_3_n_0 ;
  wire \w_tf_q[length][0]_i_3_n_0 ;
  wire \w_tf_q[length][0]_i_4_n_0 ;
  wire \w_tf_q[length][10]_i_3_n_0 ;
  wire \w_tf_q[length][10]_i_4_n_0 ;
  wire \w_tf_q[length][11]_i_3_n_0 ;
  wire \w_tf_q[length][11]_i_4_n_0 ;
  wire \w_tf_q[length][12]_i_3_n_0 ;
  wire \w_tf_q[length][12]_i_4_n_0 ;
  wire \w_tf_q[length][13]_i_3_n_0 ;
  wire \w_tf_q[length][13]_i_4_n_0 ;
  wire \w_tf_q[length][14]_i_3_n_0 ;
  wire \w_tf_q[length][14]_i_4_n_0 ;
  wire \w_tf_q[length][15]_i_4_n_0 ;
  wire \w_tf_q[length][15]_i_5_n_0 ;
  wire \w_tf_q[length][16]_i_3_n_0 ;
  wire \w_tf_q[length][16]_i_4_n_0 ;
  wire \w_tf_q[length][17]_i_3_n_0 ;
  wire \w_tf_q[length][17]_i_4_n_0 ;
  wire \w_tf_q[length][18]_i_3_n_0 ;
  wire \w_tf_q[length][18]_i_4_n_0 ;
  wire \w_tf_q[length][19]_i_3_n_0 ;
  wire \w_tf_q[length][19]_i_4_n_0 ;
  wire \w_tf_q[length][1]_i_3_n_0 ;
  wire \w_tf_q[length][1]_i_4_n_0 ;
  wire \w_tf_q[length][20]_i_3_n_0 ;
  wire \w_tf_q[length][20]_i_4_n_0 ;
  wire \w_tf_q[length][21]_i_3_n_0 ;
  wire \w_tf_q[length][21]_i_4_n_0 ;
  wire \w_tf_q[length][22]_i_3_n_0 ;
  wire \w_tf_q[length][22]_i_4_n_0 ;
  wire \w_tf_q[length][23]_i_4_n_0 ;
  wire \w_tf_q[length][23]_i_5_n_0 ;
  wire \w_tf_q[length][24]_i_3_n_0 ;
  wire \w_tf_q[length][24]_i_4_n_0 ;
  wire \w_tf_q[length][25]_i_3_n_0 ;
  wire \w_tf_q[length][25]_i_4_n_0 ;
  wire \w_tf_q[length][26]_i_3_n_0 ;
  wire \w_tf_q[length][26]_i_4_n_0 ;
  wire \w_tf_q[length][27]_i_3_n_0 ;
  wire \w_tf_q[length][27]_i_4_n_0 ;
  wire \w_tf_q[length][28]_i_3_n_0 ;
  wire \w_tf_q[length][28]_i_4_n_0 ;
  wire \w_tf_q[length][29]_i_3_n_0 ;
  wire \w_tf_q[length][29]_i_4_n_0 ;
  wire \w_tf_q[length][2]_i_3_n_0 ;
  wire \w_tf_q[length][2]_i_4_n_0 ;
  wire \w_tf_q[length][30]_i_3_n_0 ;
  wire \w_tf_q[length][30]_i_4_n_0 ;
  wire \w_tf_q[length][31]_i_4_n_0 ;
  wire \w_tf_q[length][31]_i_5_n_0 ;
  wire \w_tf_q[length][32]_i_3_n_0 ;
  wire \w_tf_q[length][32]_i_4_n_0 ;
  wire \w_tf_q[length][33]_i_3_n_0 ;
  wire \w_tf_q[length][33]_i_4_n_0 ;
  wire \w_tf_q[length][34]_i_3_n_0 ;
  wire \w_tf_q[length][34]_i_4_n_0 ;
  wire \w_tf_q[length][35]_i_3_n_0 ;
  wire \w_tf_q[length][35]_i_4_n_0 ;
  wire \w_tf_q[length][36]_i_3_n_0 ;
  wire \w_tf_q[length][36]_i_4_n_0 ;
  wire \w_tf_q[length][37]_i_3_n_0 ;
  wire \w_tf_q[length][37]_i_4_n_0 ;
  wire \w_tf_q[length][38]_i_3_n_0 ;
  wire \w_tf_q[length][38]_i_4_n_0 ;
  wire \w_tf_q[length][39]_i_4_n_0 ;
  wire \w_tf_q[length][39]_i_5_n_0 ;
  wire \w_tf_q[length][3]_i_3_n_0 ;
  wire \w_tf_q[length][3]_i_4_n_0 ;
  wire \w_tf_q[length][40]_i_3_n_0 ;
  wire \w_tf_q[length][40]_i_4_n_0 ;
  wire \w_tf_q[length][41]_i_3_n_0 ;
  wire \w_tf_q[length][41]_i_4_n_0 ;
  wire \w_tf_q[length][42]_i_3_n_0 ;
  wire \w_tf_q[length][42]_i_4_n_0 ;
  wire \w_tf_q[length][43]_i_3_n_0 ;
  wire \w_tf_q[length][43]_i_4_n_0 ;
  wire \w_tf_q[length][44]_i_3_n_0 ;
  wire \w_tf_q[length][44]_i_4_n_0 ;
  wire \w_tf_q[length][45]_i_3_n_0 ;
  wire \w_tf_q[length][45]_i_4_n_0 ;
  wire \w_tf_q[length][46]_i_3_n_0 ;
  wire \w_tf_q[length][46]_i_4_n_0 ;
  wire \w_tf_q[length][47]_i_4_n_0 ;
  wire \w_tf_q[length][47]_i_5_n_0 ;
  wire \w_tf_q[length][48]_i_3_n_0 ;
  wire \w_tf_q[length][48]_i_4_n_0 ;
  wire \w_tf_q[length][49]_i_3_n_0 ;
  wire \w_tf_q[length][49]_i_4_n_0 ;
  wire \w_tf_q[length][4]_i_3_n_0 ;
  wire \w_tf_q[length][4]_i_4_n_0 ;
  wire \w_tf_q[length][50]_i_3_n_0 ;
  wire \w_tf_q[length][50]_i_4_n_0 ;
  wire \w_tf_q[length][51]_i_3_n_0 ;
  wire \w_tf_q[length][51]_i_4_n_0 ;
  wire \w_tf_q[length][52]_i_3_n_0 ;
  wire \w_tf_q[length][52]_i_4_n_0 ;
  wire \w_tf_q[length][53]_i_3_n_0 ;
  wire \w_tf_q[length][53]_i_4_n_0 ;
  wire \w_tf_q[length][54]_i_3_n_0 ;
  wire \w_tf_q[length][54]_i_4_n_0 ;
  wire \w_tf_q[length][55]_i_4_n_0 ;
  wire \w_tf_q[length][55]_i_5_n_0 ;
  wire \w_tf_q[length][56]_i_3_n_0 ;
  wire \w_tf_q[length][56]_i_4_n_0 ;
  wire \w_tf_q[length][57]_i_3_n_0 ;
  wire \w_tf_q[length][57]_i_4_n_0 ;
  wire \w_tf_q[length][58]_i_3_n_0 ;
  wire \w_tf_q[length][58]_i_4_n_0 ;
  wire \w_tf_q[length][59]_i_3_n_0 ;
  wire \w_tf_q[length][59]_i_4_n_0 ;
  wire \w_tf_q[length][5]_i_3_n_0 ;
  wire \w_tf_q[length][5]_i_4_n_0 ;
  wire \w_tf_q[length][60]_i_3_n_0 ;
  wire \w_tf_q[length][60]_i_4_n_0 ;
  wire \w_tf_q[length][61]_i_3_n_0 ;
  wire \w_tf_q[length][61]_i_4_n_0 ;
  wire \w_tf_q[length][62]_i_3_n_0 ;
  wire \w_tf_q[length][62]_i_4_n_0 ;
  wire \w_tf_q[length][63]_i_6_n_0 ;
  wire \w_tf_q[length][63]_i_7_n_0 ;
  wire \w_tf_q[length][6]_i_3_n_0 ;
  wire \w_tf_q[length][6]_i_4_n_0 ;
  wire \w_tf_q[length][7]_i_4_n_0 ;
  wire \w_tf_q[length][7]_i_5_n_0 ;
  wire \w_tf_q[length][8]_i_3_n_0 ;
  wire \w_tf_q[length][8]_i_4_n_0 ;
  wire \w_tf_q[length][9]_i_3_n_0 ;
  wire \w_tf_q[length][9]_i_4_n_0 ;
  wire [7:0]\w_tf_q_reg[addr][15] ;
  wire [7:0]\w_tf_q_reg[addr][23] ;
  wire [7:0]\w_tf_q_reg[addr][31] ;
  wire [7:0]\w_tf_q_reg[addr][39] ;
  wire [7:0]\w_tf_q_reg[addr][47] ;
  wire [7:0]\w_tf_q_reg[addr][55] ;
  wire [7:0]\w_tf_q_reg[addr][63] ;
  wire [7:0]\w_tf_q_reg[addr][7] ;
  wire \w_tf_q_reg[length][63] ;
  wire write_pointer_q0;
  wire \write_pointer_q[0]_i_1_n_0 ;
  wire \write_pointer_q[1]_i_1_n_0 ;
  wire \write_pointer_q[2]_i_2_n_0 ;
  wire \write_pointer_q_reg_n_0_[0] ;
  wire \write_pointer_q_reg_n_0_[1] ;
  wire \write_pointer_q_reg_n_0_[2] ;
  wire [7:0]NLW_axi_mst_req_b_ready_INST_0_i_14_O_UNCONNECTED;
  wire [7:6]NLW_axi_mst_req_b_ready_INST_0_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_axi_mst_req_b_ready_INST_0_i_2_O_UNCONNECTED;
  wire [7:0]NLW_axi_mst_req_b_ready_INST_0_i_4_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    axi_mst_req_b_ready_INST_0
       (.I0(axi_mst_req_b_ready_INST_0_i_3),
        .O(axi_mst_req_b_ready));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_mst_req_b_ready_INST_0_i_1
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .O(axi_mst_req_b_ready_INST_0_i_3));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_10
       (.I0(\burst_req[length] [49]),
        .I1(\burst_req[length] [50]),
        .I2(\burst_req[length] [48]),
        .O(axi_mst_req_b_ready_INST_0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    axi_mst_req_b_ready_INST_0_i_11
       (.I0(\status_cnt_q_reg_n_0_[2] ),
        .I1(status_cnt_q_reg),
        .I2(\status_cnt_q_reg_n_0_[1] ),
        .I3(\status_cnt_q_reg_n_0_[0] ),
        .O(empty));
  CARRY8 axi_mst_req_b_ready_INST_0_i_14
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({axi_mst_req_b_ready_INST_0_i_14_n_0,axi_mst_req_b_ready_INST_0_i_14_n_1,axi_mst_req_b_ready_INST_0_i_14_n_2,axi_mst_req_b_ready_INST_0_i_14_n_3,axi_mst_req_b_ready_INST_0_i_14_n_4,axi_mst_req_b_ready_INST_0_i_14_n_5,axi_mst_req_b_ready_INST_0_i_14_n_6,axi_mst_req_b_ready_INST_0_i_14_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_mst_req_b_ready_INST_0_i_14_O_UNCONNECTED[7:0]),
        .S({axi_mst_req_b_ready_INST_0_i_25_n_0,axi_mst_req_b_ready_INST_0_i_26_n_0,axi_mst_req_b_ready_INST_0_i_27_n_0,axi_mst_req_b_ready_INST_0_i_28_n_0,axi_mst_req_b_ready_INST_0_i_29_n_0,axi_mst_req_b_ready_INST_0_i_30_n_0,axi_mst_req_b_ready_INST_0_i_31_n_0,axi_mst_req_b_ready_INST_0_i_32_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_15
       (.I0(\burst_req[length] [46]),
        .I1(\burst_req[length] [47]),
        .I2(\burst_req[length] [45]),
        .O(axi_mst_req_b_ready_INST_0_i_15_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_16
       (.I0(\burst_req[length] [43]),
        .I1(\burst_req[length] [44]),
        .I2(\burst_req[length] [42]),
        .O(axi_mst_req_b_ready_INST_0_i_16_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_17
       (.I0(\burst_req[length] [40]),
        .I1(\burst_req[length] [41]),
        .I2(\burst_req[length] [39]),
        .O(axi_mst_req_b_ready_INST_0_i_17_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_18
       (.I0(\burst_req[length] [37]),
        .I1(\burst_req[length] [38]),
        .I2(\burst_req[length] [36]),
        .O(axi_mst_req_b_ready_INST_0_i_18_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_19
       (.I0(\burst_req[length] [34]),
        .I1(\burst_req[length] [35]),
        .I2(\burst_req[length] [33]),
        .O(axi_mst_req_b_ready_INST_0_i_19_n_0));
  CARRY8 axi_mst_req_b_ready_INST_0_i_2
       (.CI(axi_mst_req_b_ready_INST_0_i_4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_axi_mst_req_b_ready_INST_0_i_2_CO_UNCONNECTED[7:6],CO,axi_mst_req_b_ready_INST_0_i_2_n_3,axi_mst_req_b_ready_INST_0_i_2_n_4,axi_mst_req_b_ready_INST_0_i_2_n_5,axi_mst_req_b_ready_INST_0_i_2_n_6,axi_mst_req_b_ready_INST_0_i_2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_mst_req_b_ready_INST_0_i_2_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,axi_mst_req_b_ready_INST_0_i_5_n_0,axi_mst_req_b_ready_INST_0_i_6_n_0,axi_mst_req_b_ready_INST_0_i_7_n_0,axi_mst_req_b_ready_INST_0_i_8_n_0,axi_mst_req_b_ready_INST_0_i_9_n_0,axi_mst_req_b_ready_INST_0_i_10_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_20
       (.I0(\burst_req[length] [31]),
        .I1(\burst_req[length] [32]),
        .I2(\burst_req[length] [30]),
        .O(axi_mst_req_b_ready_INST_0_i_20_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_21
       (.I0(\burst_req[length] [28]),
        .I1(\burst_req[length] [29]),
        .I2(\burst_req[length] [27]),
        .O(axi_mst_req_b_ready_INST_0_i_21_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_22
       (.I0(\burst_req[length] [25]),
        .I1(\burst_req[length] [26]),
        .I2(\burst_req[length] [24]),
        .O(axi_mst_req_b_ready_INST_0_i_22_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_25
       (.I0(\burst_req[length] [22]),
        .I1(\burst_req[length] [23]),
        .I2(\burst_req[length] [21]),
        .O(axi_mst_req_b_ready_INST_0_i_25_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_26
       (.I0(\burst_req[length] [19]),
        .I1(\burst_req[length] [20]),
        .I2(\burst_req[length] [18]),
        .O(axi_mst_req_b_ready_INST_0_i_26_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_27
       (.I0(\burst_req[length] [16]),
        .I1(\burst_req[length] [17]),
        .I2(\burst_req[length] [15]),
        .O(axi_mst_req_b_ready_INST_0_i_27_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_28
       (.I0(\burst_req[length] [13]),
        .I1(\burst_req[length] [14]),
        .I2(\burst_req[length] [12]),
        .O(axi_mst_req_b_ready_INST_0_i_28_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_29
       (.I0(\burst_req[length] [10]),
        .I1(\burst_req[length] [11]),
        .I2(\burst_req[length] [9]),
        .O(axi_mst_req_b_ready_INST_0_i_29_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_30
       (.I0(\burst_req[length] [7]),
        .I1(\burst_req[length] [8]),
        .I2(\burst_req[length] [6]),
        .O(axi_mst_req_b_ready_INST_0_i_30_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_31
       (.I0(\burst_req[length] [4]),
        .I1(\burst_req[length] [5]),
        .I2(\burst_req[length] [3]),
        .O(axi_mst_req_b_ready_INST_0_i_31_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_32
       (.I0(\burst_req[length] [1]),
        .I1(\burst_req[length] [2]),
        .I2(\burst_req[length] [0]),
        .O(axi_mst_req_b_ready_INST_0_i_32_n_0));
  CARRY8 axi_mst_req_b_ready_INST_0_i_4
       (.CI(axi_mst_req_b_ready_INST_0_i_14_n_0),
        .CI_TOP(1'b0),
        .CO({axi_mst_req_b_ready_INST_0_i_4_n_0,axi_mst_req_b_ready_INST_0_i_4_n_1,axi_mst_req_b_ready_INST_0_i_4_n_2,axi_mst_req_b_ready_INST_0_i_4_n_3,axi_mst_req_b_ready_INST_0_i_4_n_4,axi_mst_req_b_ready_INST_0_i_4_n_5,axi_mst_req_b_ready_INST_0_i_4_n_6,axi_mst_req_b_ready_INST_0_i_4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_mst_req_b_ready_INST_0_i_4_O_UNCONNECTED[7:0]),
        .S({axi_mst_req_b_ready_INST_0_i_15_n_0,axi_mst_req_b_ready_INST_0_i_16_n_0,axi_mst_req_b_ready_INST_0_i_17_n_0,axi_mst_req_b_ready_INST_0_i_18_n_0,axi_mst_req_b_ready_INST_0_i_19_n_0,axi_mst_req_b_ready_INST_0_i_20_n_0,axi_mst_req_b_ready_INST_0_i_21_n_0,axi_mst_req_b_ready_INST_0_i_22_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    axi_mst_req_b_ready_INST_0_i_5
       (.I0(\burst_req[length] [63]),
        .O(axi_mst_req_b_ready_INST_0_i_5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_6
       (.I0(\burst_req[length] [61]),
        .I1(\burst_req[length] [62]),
        .I2(\burst_req[length] [60]),
        .O(axi_mst_req_b_ready_INST_0_i_6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_7
       (.I0(\burst_req[length] [58]),
        .I1(\burst_req[length] [59]),
        .I2(\burst_req[length] [57]),
        .O(axi_mst_req_b_ready_INST_0_i_7_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_8
       (.I0(\burst_req[length] [55]),
        .I1(\burst_req[length] [56]),
        .I2(\burst_req[length] [54]),
        .O(axi_mst_req_b_ready_INST_0_i_8_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_b_ready_INST_0_i_9
       (.I0(\burst_req[length] [52]),
        .I1(\burst_req[length] [53]),
        .I2(\burst_req[length] [51]),
        .O(axi_mst_req_b_ready_INST_0_i_9_n_0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_i_1__0 
       (.I0(\dma_regs_req[valid] ),
        .I1(\status_cnt_q_reg_n_0_[2] ),
        .I2(\status_cnt_q_reg_n_0_[1] ),
        .I3(status_cnt_q_reg),
        .I4(\status_cnt_q_reg_n_0_[0] ),
        .I5(\status_cnt_q_reg[0]_1 ),
        .O(\gen_arbiter.gen_int_rr.gen_lock.lock_q ));
  LUT4 #(
    .INIT(16'h0100)) 
    \mem_q[0][length][63]_i_1 
       (.I0(\write_pointer_q_reg_n_0_[2] ),
        .I1(\write_pointer_q_reg_n_0_[0] ),
        .I2(\write_pointer_q_reg_n_0_[1] ),
        .I3(write_pointer_q0),
        .O(\mem_q[0][length][63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \mem_q[0][opt][beo][decouple_rw]_i_1 
       (.I0(\write_pointer_q_reg_n_0_[1] ),
        .I1(\write_pointer_q_reg_n_0_[0] ),
        .I2(\write_pointer_q_reg_n_0_[2] ),
        .I3(write_pointer_q0),
        .O(mem_q15_out));
  LUT4 #(
    .INIT(16'h0400)) 
    \mem_q[1][length][63]_i_1 
       (.I0(\write_pointer_q_reg_n_0_[2] ),
        .I1(\write_pointer_q_reg_n_0_[0] ),
        .I2(\write_pointer_q_reg_n_0_[1] ),
        .I3(write_pointer_q0),
        .O(\mem_q[1][length][63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \mem_q[1][opt][beo][decouple_rw]_i_1 
       (.I0(write_pointer_q0),
        .I1(\write_pointer_q_reg_n_0_[2] ),
        .I2(\write_pointer_q_reg_n_0_[0] ),
        .I3(\write_pointer_q_reg_n_0_[1] ),
        .O(mem_q13_out));
  LUT4 #(
    .INIT(16'h0400)) 
    \mem_q[2][length][63]_i_1 
       (.I0(\write_pointer_q_reg_n_0_[0] ),
        .I1(\write_pointer_q_reg_n_0_[1] ),
        .I2(\write_pointer_q_reg_n_0_[2] ),
        .I3(write_pointer_q0),
        .O(\mem_q[2][length][63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \mem_q[2][opt][beo][decouple_rw]_i_1 
       (.I0(write_pointer_q0),
        .I1(\write_pointer_q_reg_n_0_[0] ),
        .I2(\write_pointer_q_reg_n_0_[1] ),
        .I3(\write_pointer_q_reg_n_0_[2] ),
        .O(mem_q11_out));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_q[3][length][63]_i_1 
       (.I0(\write_pointer_q_reg_n_0_[1] ),
        .I1(\write_pointer_q_reg_n_0_[0] ),
        .I2(\write_pointer_q_reg_n_0_[2] ),
        .I3(write_pointer_q0),
        .O(\mem_q[3][length][63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \mem_q[3][opt][beo][decouple_rw]_i_1 
       (.I0(\write_pointer_q_reg_n_0_[2] ),
        .I1(\write_pointer_q_reg_n_0_[0] ),
        .I2(\write_pointer_q_reg_n_0_[1] ),
        .I3(write_pointer_q0),
        .O(mem_q9_out));
  LUT4 #(
    .INIT(16'h0400)) 
    \mem_q[4][length][63]_i_1 
       (.I0(\write_pointer_q_reg_n_0_[0] ),
        .I1(\write_pointer_q_reg_n_0_[2] ),
        .I2(\write_pointer_q_reg_n_0_[1] ),
        .I3(write_pointer_q0),
        .O(\mem_q[4][length][63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \mem_q[4][opt][beo][decouple_rw]_i_1 
       (.I0(write_pointer_q0),
        .I1(\write_pointer_q_reg_n_0_[0] ),
        .I2(\write_pointer_q_reg_n_0_[2] ),
        .I3(\write_pointer_q_reg_n_0_[1] ),
        .O(mem_q7_out));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_q[5][length][63]_i_1 
       (.I0(\write_pointer_q_reg_n_0_[2] ),
        .I1(\write_pointer_q_reg_n_0_[0] ),
        .I2(\write_pointer_q_reg_n_0_[1] ),
        .I3(write_pointer_q0),
        .O(\mem_q[5][length][63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \mem_q[5][opt][beo][decouple_rw]_i_1 
       (.I0(write_pointer_q0),
        .I1(\write_pointer_q_reg_n_0_[2] ),
        .I2(\write_pointer_q_reg_n_0_[0] ),
        .I3(\write_pointer_q_reg_n_0_[1] ),
        .O(mem_q5_out));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_q[6][length][63]_i_1 
       (.I0(\write_pointer_q_reg_n_0_[1] ),
        .I1(\write_pointer_q_reg_n_0_[2] ),
        .I2(\write_pointer_q_reg_n_0_[0] ),
        .I3(write_pointer_q0),
        .O(\mem_q[6][length][63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \mem_q[6][opt][beo][decouple_rw]_i_1 
       (.I0(write_pointer_q0),
        .I1(\write_pointer_q_reg_n_0_[1] ),
        .I2(\write_pointer_q_reg_n_0_[2] ),
        .I3(\write_pointer_q_reg_n_0_[0] ),
        .O(mem_q3_out));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_q[7][length][63]_i_1 
       (.I0(\write_pointer_q_reg_n_0_[1] ),
        .I1(\write_pointer_q_reg_n_0_[2] ),
        .I2(\write_pointer_q_reg_n_0_[0] ),
        .I3(write_pointer_q0),
        .O(mem_q));
  LUT4 #(
    .INIT(16'h8000)) 
    \mem_q[7][opt][beo][decouple_rw]_i_1 
       (.I0(write_pointer_q0),
        .I1(\write_pointer_q_reg_n_0_[1] ),
        .I2(\write_pointer_q_reg_n_0_[2] ),
        .I3(\write_pointer_q_reg_n_0_[0] ),
        .O(\mem_q[7][opt][beo][decouple_rw]_i_1_n_0 ));
  FDCE \mem_q_reg[0][dst_addr][0] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [0]),
        .Q(\mem_q_reg[0][dst_addr] [0]));
  FDCE \mem_q_reg[0][dst_addr][10] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [10]),
        .Q(\mem_q_reg[0][dst_addr] [10]));
  FDCE \mem_q_reg[0][dst_addr][11] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [11]),
        .Q(\mem_q_reg[0][dst_addr] [11]));
  FDCE \mem_q_reg[0][dst_addr][12] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [12]),
        .Q(\mem_q_reg[0][dst_addr] [12]));
  FDCE \mem_q_reg[0][dst_addr][13] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [13]),
        .Q(\mem_q_reg[0][dst_addr] [13]));
  FDCE \mem_q_reg[0][dst_addr][14] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [14]),
        .Q(\mem_q_reg[0][dst_addr] [14]));
  FDCE \mem_q_reg[0][dst_addr][15] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [15]),
        .Q(\mem_q_reg[0][dst_addr] [15]));
  FDCE \mem_q_reg[0][dst_addr][16] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [16]),
        .Q(\mem_q_reg[0][dst_addr] [16]));
  FDCE \mem_q_reg[0][dst_addr][17] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [17]),
        .Q(\mem_q_reg[0][dst_addr] [17]));
  FDCE \mem_q_reg[0][dst_addr][18] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [18]),
        .Q(\mem_q_reg[0][dst_addr] [18]));
  FDCE \mem_q_reg[0][dst_addr][19] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [19]),
        .Q(\mem_q_reg[0][dst_addr] [19]));
  FDCE \mem_q_reg[0][dst_addr][1] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [1]),
        .Q(\mem_q_reg[0][dst_addr] [1]));
  FDCE \mem_q_reg[0][dst_addr][20] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [20]),
        .Q(\mem_q_reg[0][dst_addr] [20]));
  FDCE \mem_q_reg[0][dst_addr][21] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [21]),
        .Q(\mem_q_reg[0][dst_addr] [21]));
  FDCE \mem_q_reg[0][dst_addr][22] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [22]),
        .Q(\mem_q_reg[0][dst_addr] [22]));
  FDCE \mem_q_reg[0][dst_addr][23] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [23]),
        .Q(\mem_q_reg[0][dst_addr] [23]));
  FDCE \mem_q_reg[0][dst_addr][24] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [24]),
        .Q(\mem_q_reg[0][dst_addr] [24]));
  FDCE \mem_q_reg[0][dst_addr][25] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [25]),
        .Q(\mem_q_reg[0][dst_addr] [25]));
  FDCE \mem_q_reg[0][dst_addr][26] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [26]),
        .Q(\mem_q_reg[0][dst_addr] [26]));
  FDCE \mem_q_reg[0][dst_addr][27] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [27]),
        .Q(\mem_q_reg[0][dst_addr] [27]));
  FDCE \mem_q_reg[0][dst_addr][28] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [28]),
        .Q(\mem_q_reg[0][dst_addr] [28]));
  FDCE \mem_q_reg[0][dst_addr][29] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [29]),
        .Q(\mem_q_reg[0][dst_addr] [29]));
  FDCE \mem_q_reg[0][dst_addr][2] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [2]),
        .Q(\mem_q_reg[0][dst_addr] [2]));
  FDCE \mem_q_reg[0][dst_addr][30] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [30]),
        .Q(\mem_q_reg[0][dst_addr] [30]));
  FDCE \mem_q_reg[0][dst_addr][31] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [31]),
        .Q(\mem_q_reg[0][dst_addr] [31]));
  FDCE \mem_q_reg[0][dst_addr][32] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [32]),
        .Q(\mem_q_reg[0][dst_addr] [32]));
  FDCE \mem_q_reg[0][dst_addr][33] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [33]),
        .Q(\mem_q_reg[0][dst_addr] [33]));
  FDCE \mem_q_reg[0][dst_addr][34] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [34]),
        .Q(\mem_q_reg[0][dst_addr] [34]));
  FDCE \mem_q_reg[0][dst_addr][35] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [35]),
        .Q(\mem_q_reg[0][dst_addr] [35]));
  FDCE \mem_q_reg[0][dst_addr][36] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [36]),
        .Q(\mem_q_reg[0][dst_addr] [36]));
  FDCE \mem_q_reg[0][dst_addr][37] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [37]),
        .Q(\mem_q_reg[0][dst_addr] [37]));
  FDCE \mem_q_reg[0][dst_addr][38] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [38]),
        .Q(\mem_q_reg[0][dst_addr] [38]));
  FDCE \mem_q_reg[0][dst_addr][39] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [39]),
        .Q(\mem_q_reg[0][dst_addr] [39]));
  FDCE \mem_q_reg[0][dst_addr][3] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [3]),
        .Q(\mem_q_reg[0][dst_addr] [3]));
  FDCE \mem_q_reg[0][dst_addr][40] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [40]),
        .Q(\mem_q_reg[0][dst_addr] [40]));
  FDCE \mem_q_reg[0][dst_addr][41] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [41]),
        .Q(\mem_q_reg[0][dst_addr] [41]));
  FDCE \mem_q_reg[0][dst_addr][42] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [42]),
        .Q(\mem_q_reg[0][dst_addr] [42]));
  FDCE \mem_q_reg[0][dst_addr][43] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [43]),
        .Q(\mem_q_reg[0][dst_addr] [43]));
  FDCE \mem_q_reg[0][dst_addr][44] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [44]),
        .Q(\mem_q_reg[0][dst_addr] [44]));
  FDCE \mem_q_reg[0][dst_addr][45] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [45]),
        .Q(\mem_q_reg[0][dst_addr] [45]));
  FDCE \mem_q_reg[0][dst_addr][46] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [46]),
        .Q(\mem_q_reg[0][dst_addr] [46]));
  FDCE \mem_q_reg[0][dst_addr][47] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [47]),
        .Q(\mem_q_reg[0][dst_addr] [47]));
  FDCE \mem_q_reg[0][dst_addr][48] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [48]),
        .Q(\mem_q_reg[0][dst_addr] [48]));
  FDCE \mem_q_reg[0][dst_addr][49] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [49]),
        .Q(\mem_q_reg[0][dst_addr] [49]));
  FDCE \mem_q_reg[0][dst_addr][4] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [4]),
        .Q(\mem_q_reg[0][dst_addr] [4]));
  FDCE \mem_q_reg[0][dst_addr][50] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [50]),
        .Q(\mem_q_reg[0][dst_addr] [50]));
  FDCE \mem_q_reg[0][dst_addr][51] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [51]),
        .Q(\mem_q_reg[0][dst_addr] [51]));
  FDCE \mem_q_reg[0][dst_addr][52] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [52]),
        .Q(\mem_q_reg[0][dst_addr] [52]));
  FDCE \mem_q_reg[0][dst_addr][53] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [53]),
        .Q(\mem_q_reg[0][dst_addr] [53]));
  FDCE \mem_q_reg[0][dst_addr][54] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [54]),
        .Q(\mem_q_reg[0][dst_addr] [54]));
  FDCE \mem_q_reg[0][dst_addr][55] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [55]),
        .Q(\mem_q_reg[0][dst_addr] [55]));
  FDCE \mem_q_reg[0][dst_addr][56] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [56]),
        .Q(\mem_q_reg[0][dst_addr] [56]));
  FDCE \mem_q_reg[0][dst_addr][57] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [57]),
        .Q(\mem_q_reg[0][dst_addr] [57]));
  FDCE \mem_q_reg[0][dst_addr][58] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [58]),
        .Q(\mem_q_reg[0][dst_addr] [58]));
  FDCE \mem_q_reg[0][dst_addr][59] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [59]),
        .Q(\mem_q_reg[0][dst_addr] [59]));
  FDCE \mem_q_reg[0][dst_addr][5] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [5]),
        .Q(\mem_q_reg[0][dst_addr] [5]));
  FDCE \mem_q_reg[0][dst_addr][60] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [60]),
        .Q(\mem_q_reg[0][dst_addr] [60]));
  FDCE \mem_q_reg[0][dst_addr][61] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [61]),
        .Q(\mem_q_reg[0][dst_addr] [61]));
  FDCE \mem_q_reg[0][dst_addr][62] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [62]),
        .Q(\mem_q_reg[0][dst_addr] [62]));
  FDCE \mem_q_reg[0][dst_addr][63] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [63]),
        .Q(\mem_q_reg[0][dst_addr] [63]));
  FDCE \mem_q_reg[0][dst_addr][6] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [6]),
        .Q(\mem_q_reg[0][dst_addr] [6]));
  FDCE \mem_q_reg[0][dst_addr][7] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [7]),
        .Q(\mem_q_reg[0][dst_addr] [7]));
  FDCE \mem_q_reg[0][dst_addr][8] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [8]),
        .Q(\mem_q_reg[0][dst_addr] [8]));
  FDCE \mem_q_reg[0][dst_addr][9] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [9]),
        .Q(\mem_q_reg[0][dst_addr] [9]));
  FDCE \mem_q_reg[0][length][0] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [0]),
        .Q(\mem_q_reg[0][length] [0]));
  FDCE \mem_q_reg[0][length][10] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [10]),
        .Q(\mem_q_reg[0][length] [10]));
  FDCE \mem_q_reg[0][length][11] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [11]),
        .Q(\mem_q_reg[0][length] [11]));
  FDCE \mem_q_reg[0][length][12] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [12]),
        .Q(\mem_q_reg[0][length] [12]));
  FDCE \mem_q_reg[0][length][13] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [13]),
        .Q(\mem_q_reg[0][length] [13]));
  FDCE \mem_q_reg[0][length][14] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [14]),
        .Q(\mem_q_reg[0][length] [14]));
  FDCE \mem_q_reg[0][length][15] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [15]),
        .Q(\mem_q_reg[0][length] [15]));
  FDCE \mem_q_reg[0][length][16] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [16]),
        .Q(\mem_q_reg[0][length] [16]));
  FDCE \mem_q_reg[0][length][17] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [17]),
        .Q(\mem_q_reg[0][length] [17]));
  FDCE \mem_q_reg[0][length][18] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [18]),
        .Q(\mem_q_reg[0][length] [18]));
  FDCE \mem_q_reg[0][length][19] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [19]),
        .Q(\mem_q_reg[0][length] [19]));
  FDCE \mem_q_reg[0][length][1] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [1]),
        .Q(\mem_q_reg[0][length] [1]));
  FDCE \mem_q_reg[0][length][20] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [20]),
        .Q(\mem_q_reg[0][length] [20]));
  FDCE \mem_q_reg[0][length][21] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [21]),
        .Q(\mem_q_reg[0][length] [21]));
  FDCE \mem_q_reg[0][length][22] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [22]),
        .Q(\mem_q_reg[0][length] [22]));
  FDCE \mem_q_reg[0][length][23] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [23]),
        .Q(\mem_q_reg[0][length] [23]));
  FDCE \mem_q_reg[0][length][24] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [24]),
        .Q(\mem_q_reg[0][length] [24]));
  FDCE \mem_q_reg[0][length][25] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [25]),
        .Q(\mem_q_reg[0][length] [25]));
  FDCE \mem_q_reg[0][length][26] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [26]),
        .Q(\mem_q_reg[0][length] [26]));
  FDCE \mem_q_reg[0][length][27] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [27]),
        .Q(\mem_q_reg[0][length] [27]));
  FDCE \mem_q_reg[0][length][28] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [28]),
        .Q(\mem_q_reg[0][length] [28]));
  FDCE \mem_q_reg[0][length][29] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [29]),
        .Q(\mem_q_reg[0][length] [29]));
  FDCE \mem_q_reg[0][length][2] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [2]),
        .Q(\mem_q_reg[0][length] [2]));
  FDCE \mem_q_reg[0][length][30] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [30]),
        .Q(\mem_q_reg[0][length] [30]));
  FDCE \mem_q_reg[0][length][31] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [31]),
        .Q(\mem_q_reg[0][length] [31]));
  FDCE \mem_q_reg[0][length][32] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [32]),
        .Q(\mem_q_reg[0][length] [32]));
  FDCE \mem_q_reg[0][length][33] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [33]),
        .Q(\mem_q_reg[0][length] [33]));
  FDCE \mem_q_reg[0][length][34] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [34]),
        .Q(\mem_q_reg[0][length] [34]));
  FDCE \mem_q_reg[0][length][35] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [35]),
        .Q(\mem_q_reg[0][length] [35]));
  FDCE \mem_q_reg[0][length][36] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [36]),
        .Q(\mem_q_reg[0][length] [36]));
  FDCE \mem_q_reg[0][length][37] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [37]),
        .Q(\mem_q_reg[0][length] [37]));
  FDCE \mem_q_reg[0][length][38] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [38]),
        .Q(\mem_q_reg[0][length] [38]));
  FDCE \mem_q_reg[0][length][39] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [39]),
        .Q(\mem_q_reg[0][length] [39]));
  FDCE \mem_q_reg[0][length][3] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [3]),
        .Q(\mem_q_reg[0][length] [3]));
  FDCE \mem_q_reg[0][length][40] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [40]),
        .Q(\mem_q_reg[0][length] [40]));
  FDCE \mem_q_reg[0][length][41] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [41]),
        .Q(\mem_q_reg[0][length] [41]));
  FDCE \mem_q_reg[0][length][42] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [42]),
        .Q(\mem_q_reg[0][length] [42]));
  FDCE \mem_q_reg[0][length][43] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [43]),
        .Q(\mem_q_reg[0][length] [43]));
  FDCE \mem_q_reg[0][length][44] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [44]),
        .Q(\mem_q_reg[0][length] [44]));
  FDCE \mem_q_reg[0][length][45] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [45]),
        .Q(\mem_q_reg[0][length] [45]));
  FDCE \mem_q_reg[0][length][46] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [46]),
        .Q(\mem_q_reg[0][length] [46]));
  FDCE \mem_q_reg[0][length][47] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [47]),
        .Q(\mem_q_reg[0][length] [47]));
  FDCE \mem_q_reg[0][length][48] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [48]),
        .Q(\mem_q_reg[0][length] [48]));
  FDCE \mem_q_reg[0][length][49] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [49]),
        .Q(\mem_q_reg[0][length] [49]));
  FDCE \mem_q_reg[0][length][4] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [4]),
        .Q(\mem_q_reg[0][length] [4]));
  FDCE \mem_q_reg[0][length][50] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [50]),
        .Q(\mem_q_reg[0][length] [50]));
  FDCE \mem_q_reg[0][length][51] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [51]),
        .Q(\mem_q_reg[0][length] [51]));
  FDCE \mem_q_reg[0][length][52] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [52]),
        .Q(\mem_q_reg[0][length] [52]));
  FDCE \mem_q_reg[0][length][53] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [53]),
        .Q(\mem_q_reg[0][length] [53]));
  FDCE \mem_q_reg[0][length][54] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [54]),
        .Q(\mem_q_reg[0][length] [54]));
  FDCE \mem_q_reg[0][length][55] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [55]),
        .Q(\mem_q_reg[0][length] [55]));
  FDCE \mem_q_reg[0][length][56] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [56]),
        .Q(\mem_q_reg[0][length] [56]));
  FDCE \mem_q_reg[0][length][57] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [57]),
        .Q(\mem_q_reg[0][length] [57]));
  FDCE \mem_q_reg[0][length][58] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [58]),
        .Q(\mem_q_reg[0][length] [58]));
  FDCE \mem_q_reg[0][length][59] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [59]),
        .Q(\mem_q_reg[0][length] [59]));
  FDCE \mem_q_reg[0][length][5] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [5]),
        .Q(\mem_q_reg[0][length] [5]));
  FDCE \mem_q_reg[0][length][60] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [60]),
        .Q(\mem_q_reg[0][length] [60]));
  FDCE \mem_q_reg[0][length][61] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [61]),
        .Q(\mem_q_reg[0][length] [61]));
  FDCE \mem_q_reg[0][length][62] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [62]),
        .Q(\mem_q_reg[0][length] [62]));
  FDCE \mem_q_reg[0][length][63] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [63]),
        .Q(\mem_q_reg[0][length] [63]));
  FDCE \mem_q_reg[0][length][6] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [6]),
        .Q(\mem_q_reg[0][length] [6]));
  FDCE \mem_q_reg[0][length][7] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [7]),
        .Q(\mem_q_reg[0][length] [7]));
  FDCE \mem_q_reg[0][length][8] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [8]),
        .Q(\mem_q_reg[0][length] [8]));
  FDCE \mem_q_reg[0][length][9] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [9]),
        .Q(\mem_q_reg[0][length] [9]));
  FDCE \mem_q_reg[0][opt][beo][decouple_rw] 
       (.C(clk),
        .CE(mem_q15_out),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][decouple_rw] ),
        .Q(\mem_q_reg[0][opt][beo][decouple_rw]__0 ));
  FDCE \mem_q_reg[0][opt][beo][src_reduce_len] 
       (.C(clk),
        .CE(mem_q15_out),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][src_reduce_len] ),
        .Q(\mem_q_reg[0][opt][beo][src_reduce_len]__0 ));
  FDCE \mem_q_reg[0][opt][src][burst][0] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(1'b1),
        .Q(\mem_q_reg[0][opt][src][burst] ));
  FDCE \mem_q_reg[0][src_addr][0] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [0]),
        .Q(\mem_q_reg[0][src_addr] [0]));
  FDCE \mem_q_reg[0][src_addr][10] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [10]),
        .Q(\mem_q_reg[0][src_addr] [10]));
  FDCE \mem_q_reg[0][src_addr][11] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [11]),
        .Q(\mem_q_reg[0][src_addr] [11]));
  FDCE \mem_q_reg[0][src_addr][12] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [12]),
        .Q(\mem_q_reg[0][src_addr] [12]));
  FDCE \mem_q_reg[0][src_addr][13] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [13]),
        .Q(\mem_q_reg[0][src_addr] [13]));
  FDCE \mem_q_reg[0][src_addr][14] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [14]),
        .Q(\mem_q_reg[0][src_addr] [14]));
  FDCE \mem_q_reg[0][src_addr][15] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [15]),
        .Q(\mem_q_reg[0][src_addr] [15]));
  FDCE \mem_q_reg[0][src_addr][16] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [16]),
        .Q(\mem_q_reg[0][src_addr] [16]));
  FDCE \mem_q_reg[0][src_addr][17] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [17]),
        .Q(\mem_q_reg[0][src_addr] [17]));
  FDCE \mem_q_reg[0][src_addr][18] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [18]),
        .Q(\mem_q_reg[0][src_addr] [18]));
  FDCE \mem_q_reg[0][src_addr][19] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [19]),
        .Q(\mem_q_reg[0][src_addr] [19]));
  FDCE \mem_q_reg[0][src_addr][1] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [1]),
        .Q(\mem_q_reg[0][src_addr] [1]));
  FDCE \mem_q_reg[0][src_addr][20] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [20]),
        .Q(\mem_q_reg[0][src_addr] [20]));
  FDCE \mem_q_reg[0][src_addr][21] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [21]),
        .Q(\mem_q_reg[0][src_addr] [21]));
  FDCE \mem_q_reg[0][src_addr][22] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [22]),
        .Q(\mem_q_reg[0][src_addr] [22]));
  FDCE \mem_q_reg[0][src_addr][23] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [23]),
        .Q(\mem_q_reg[0][src_addr] [23]));
  FDCE \mem_q_reg[0][src_addr][24] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [24]),
        .Q(\mem_q_reg[0][src_addr] [24]));
  FDCE \mem_q_reg[0][src_addr][25] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [25]),
        .Q(\mem_q_reg[0][src_addr] [25]));
  FDCE \mem_q_reg[0][src_addr][26] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [26]),
        .Q(\mem_q_reg[0][src_addr] [26]));
  FDCE \mem_q_reg[0][src_addr][27] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [27]),
        .Q(\mem_q_reg[0][src_addr] [27]));
  FDCE \mem_q_reg[0][src_addr][28] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [28]),
        .Q(\mem_q_reg[0][src_addr] [28]));
  FDCE \mem_q_reg[0][src_addr][29] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [29]),
        .Q(\mem_q_reg[0][src_addr] [29]));
  FDCE \mem_q_reg[0][src_addr][2] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [2]),
        .Q(\mem_q_reg[0][src_addr] [2]));
  FDCE \mem_q_reg[0][src_addr][30] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [30]),
        .Q(\mem_q_reg[0][src_addr] [30]));
  FDCE \mem_q_reg[0][src_addr][31] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [31]),
        .Q(\mem_q_reg[0][src_addr] [31]));
  FDCE \mem_q_reg[0][src_addr][32] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [32]),
        .Q(\mem_q_reg[0][src_addr] [32]));
  FDCE \mem_q_reg[0][src_addr][33] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [33]),
        .Q(\mem_q_reg[0][src_addr] [33]));
  FDCE \mem_q_reg[0][src_addr][34] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [34]),
        .Q(\mem_q_reg[0][src_addr] [34]));
  FDCE \mem_q_reg[0][src_addr][35] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [35]),
        .Q(\mem_q_reg[0][src_addr] [35]));
  FDCE \mem_q_reg[0][src_addr][36] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [36]),
        .Q(\mem_q_reg[0][src_addr] [36]));
  FDCE \mem_q_reg[0][src_addr][37] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [37]),
        .Q(\mem_q_reg[0][src_addr] [37]));
  FDCE \mem_q_reg[0][src_addr][38] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [38]),
        .Q(\mem_q_reg[0][src_addr] [38]));
  FDCE \mem_q_reg[0][src_addr][39] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [39]),
        .Q(\mem_q_reg[0][src_addr] [39]));
  FDCE \mem_q_reg[0][src_addr][3] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [3]),
        .Q(\mem_q_reg[0][src_addr] [3]));
  FDCE \mem_q_reg[0][src_addr][40] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [40]),
        .Q(\mem_q_reg[0][src_addr] [40]));
  FDCE \mem_q_reg[0][src_addr][41] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [41]),
        .Q(\mem_q_reg[0][src_addr] [41]));
  FDCE \mem_q_reg[0][src_addr][42] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [42]),
        .Q(\mem_q_reg[0][src_addr] [42]));
  FDCE \mem_q_reg[0][src_addr][43] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [43]),
        .Q(\mem_q_reg[0][src_addr] [43]));
  FDCE \mem_q_reg[0][src_addr][44] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [44]),
        .Q(\mem_q_reg[0][src_addr] [44]));
  FDCE \mem_q_reg[0][src_addr][45] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [45]),
        .Q(\mem_q_reg[0][src_addr] [45]));
  FDCE \mem_q_reg[0][src_addr][46] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [46]),
        .Q(\mem_q_reg[0][src_addr] [46]));
  FDCE \mem_q_reg[0][src_addr][47] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [47]),
        .Q(\mem_q_reg[0][src_addr] [47]));
  FDCE \mem_q_reg[0][src_addr][48] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [48]),
        .Q(\mem_q_reg[0][src_addr] [48]));
  FDCE \mem_q_reg[0][src_addr][49] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [49]),
        .Q(\mem_q_reg[0][src_addr] [49]));
  FDCE \mem_q_reg[0][src_addr][4] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [4]),
        .Q(\mem_q_reg[0][src_addr] [4]));
  FDCE \mem_q_reg[0][src_addr][50] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [50]),
        .Q(\mem_q_reg[0][src_addr] [50]));
  FDCE \mem_q_reg[0][src_addr][51] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [51]),
        .Q(\mem_q_reg[0][src_addr] [51]));
  FDCE \mem_q_reg[0][src_addr][52] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [52]),
        .Q(\mem_q_reg[0][src_addr] [52]));
  FDCE \mem_q_reg[0][src_addr][53] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [53]),
        .Q(\mem_q_reg[0][src_addr] [53]));
  FDCE \mem_q_reg[0][src_addr][54] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [54]),
        .Q(\mem_q_reg[0][src_addr] [54]));
  FDCE \mem_q_reg[0][src_addr][55] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [55]),
        .Q(\mem_q_reg[0][src_addr] [55]));
  FDCE \mem_q_reg[0][src_addr][56] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [56]),
        .Q(\mem_q_reg[0][src_addr] [56]));
  FDCE \mem_q_reg[0][src_addr][57] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [57]),
        .Q(\mem_q_reg[0][src_addr] [57]));
  FDCE \mem_q_reg[0][src_addr][58] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [58]),
        .Q(\mem_q_reg[0][src_addr] [58]));
  FDCE \mem_q_reg[0][src_addr][59] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [59]),
        .Q(\mem_q_reg[0][src_addr] [59]));
  FDCE \mem_q_reg[0][src_addr][5] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [5]),
        .Q(\mem_q_reg[0][src_addr] [5]));
  FDCE \mem_q_reg[0][src_addr][60] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [60]),
        .Q(\mem_q_reg[0][src_addr] [60]));
  FDCE \mem_q_reg[0][src_addr][61] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [61]),
        .Q(\mem_q_reg[0][src_addr] [61]));
  FDCE \mem_q_reg[0][src_addr][62] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [62]),
        .Q(\mem_q_reg[0][src_addr] [62]));
  FDCE \mem_q_reg[0][src_addr][63] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [63]),
        .Q(\mem_q_reg[0][src_addr] [63]));
  FDCE \mem_q_reg[0][src_addr][6] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [6]),
        .Q(\mem_q_reg[0][src_addr] [6]));
  FDCE \mem_q_reg[0][src_addr][7] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [7]),
        .Q(\mem_q_reg[0][src_addr] [7]));
  FDCE \mem_q_reg[0][src_addr][8] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [8]),
        .Q(\mem_q_reg[0][src_addr] [8]));
  FDCE \mem_q_reg[0][src_addr][9] 
       (.C(clk),
        .CE(\mem_q[0][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [9]),
        .Q(\mem_q_reg[0][src_addr] [9]));
  FDCE \mem_q_reg[1][dst_addr][0] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [0]),
        .Q(\mem_q_reg[1][dst_addr] [0]));
  FDCE \mem_q_reg[1][dst_addr][10] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [10]),
        .Q(\mem_q_reg[1][dst_addr] [10]));
  FDCE \mem_q_reg[1][dst_addr][11] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [11]),
        .Q(\mem_q_reg[1][dst_addr] [11]));
  FDCE \mem_q_reg[1][dst_addr][12] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [12]),
        .Q(\mem_q_reg[1][dst_addr] [12]));
  FDCE \mem_q_reg[1][dst_addr][13] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [13]),
        .Q(\mem_q_reg[1][dst_addr] [13]));
  FDCE \mem_q_reg[1][dst_addr][14] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [14]),
        .Q(\mem_q_reg[1][dst_addr] [14]));
  FDCE \mem_q_reg[1][dst_addr][15] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [15]),
        .Q(\mem_q_reg[1][dst_addr] [15]));
  FDCE \mem_q_reg[1][dst_addr][16] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [16]),
        .Q(\mem_q_reg[1][dst_addr] [16]));
  FDCE \mem_q_reg[1][dst_addr][17] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [17]),
        .Q(\mem_q_reg[1][dst_addr] [17]));
  FDCE \mem_q_reg[1][dst_addr][18] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [18]),
        .Q(\mem_q_reg[1][dst_addr] [18]));
  FDCE \mem_q_reg[1][dst_addr][19] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [19]),
        .Q(\mem_q_reg[1][dst_addr] [19]));
  FDCE \mem_q_reg[1][dst_addr][1] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [1]),
        .Q(\mem_q_reg[1][dst_addr] [1]));
  FDCE \mem_q_reg[1][dst_addr][20] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [20]),
        .Q(\mem_q_reg[1][dst_addr] [20]));
  FDCE \mem_q_reg[1][dst_addr][21] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [21]),
        .Q(\mem_q_reg[1][dst_addr] [21]));
  FDCE \mem_q_reg[1][dst_addr][22] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [22]),
        .Q(\mem_q_reg[1][dst_addr] [22]));
  FDCE \mem_q_reg[1][dst_addr][23] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [23]),
        .Q(\mem_q_reg[1][dst_addr] [23]));
  FDCE \mem_q_reg[1][dst_addr][24] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [24]),
        .Q(\mem_q_reg[1][dst_addr] [24]));
  FDCE \mem_q_reg[1][dst_addr][25] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [25]),
        .Q(\mem_q_reg[1][dst_addr] [25]));
  FDCE \mem_q_reg[1][dst_addr][26] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [26]),
        .Q(\mem_q_reg[1][dst_addr] [26]));
  FDCE \mem_q_reg[1][dst_addr][27] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [27]),
        .Q(\mem_q_reg[1][dst_addr] [27]));
  FDCE \mem_q_reg[1][dst_addr][28] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [28]),
        .Q(\mem_q_reg[1][dst_addr] [28]));
  FDCE \mem_q_reg[1][dst_addr][29] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [29]),
        .Q(\mem_q_reg[1][dst_addr] [29]));
  FDCE \mem_q_reg[1][dst_addr][2] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [2]),
        .Q(\mem_q_reg[1][dst_addr] [2]));
  FDCE \mem_q_reg[1][dst_addr][30] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [30]),
        .Q(\mem_q_reg[1][dst_addr] [30]));
  FDCE \mem_q_reg[1][dst_addr][31] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [31]),
        .Q(\mem_q_reg[1][dst_addr] [31]));
  FDCE \mem_q_reg[1][dst_addr][32] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [32]),
        .Q(\mem_q_reg[1][dst_addr] [32]));
  FDCE \mem_q_reg[1][dst_addr][33] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [33]),
        .Q(\mem_q_reg[1][dst_addr] [33]));
  FDCE \mem_q_reg[1][dst_addr][34] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [34]),
        .Q(\mem_q_reg[1][dst_addr] [34]));
  FDCE \mem_q_reg[1][dst_addr][35] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [35]),
        .Q(\mem_q_reg[1][dst_addr] [35]));
  FDCE \mem_q_reg[1][dst_addr][36] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [36]),
        .Q(\mem_q_reg[1][dst_addr] [36]));
  FDCE \mem_q_reg[1][dst_addr][37] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [37]),
        .Q(\mem_q_reg[1][dst_addr] [37]));
  FDCE \mem_q_reg[1][dst_addr][38] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [38]),
        .Q(\mem_q_reg[1][dst_addr] [38]));
  FDCE \mem_q_reg[1][dst_addr][39] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [39]),
        .Q(\mem_q_reg[1][dst_addr] [39]));
  FDCE \mem_q_reg[1][dst_addr][3] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [3]),
        .Q(\mem_q_reg[1][dst_addr] [3]));
  FDCE \mem_q_reg[1][dst_addr][40] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [40]),
        .Q(\mem_q_reg[1][dst_addr] [40]));
  FDCE \mem_q_reg[1][dst_addr][41] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [41]),
        .Q(\mem_q_reg[1][dst_addr] [41]));
  FDCE \mem_q_reg[1][dst_addr][42] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [42]),
        .Q(\mem_q_reg[1][dst_addr] [42]));
  FDCE \mem_q_reg[1][dst_addr][43] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [43]),
        .Q(\mem_q_reg[1][dst_addr] [43]));
  FDCE \mem_q_reg[1][dst_addr][44] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [44]),
        .Q(\mem_q_reg[1][dst_addr] [44]));
  FDCE \mem_q_reg[1][dst_addr][45] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [45]),
        .Q(\mem_q_reg[1][dst_addr] [45]));
  FDCE \mem_q_reg[1][dst_addr][46] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [46]),
        .Q(\mem_q_reg[1][dst_addr] [46]));
  FDCE \mem_q_reg[1][dst_addr][47] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [47]),
        .Q(\mem_q_reg[1][dst_addr] [47]));
  FDCE \mem_q_reg[1][dst_addr][48] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [48]),
        .Q(\mem_q_reg[1][dst_addr] [48]));
  FDCE \mem_q_reg[1][dst_addr][49] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [49]),
        .Q(\mem_q_reg[1][dst_addr] [49]));
  FDCE \mem_q_reg[1][dst_addr][4] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [4]),
        .Q(\mem_q_reg[1][dst_addr] [4]));
  FDCE \mem_q_reg[1][dst_addr][50] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [50]),
        .Q(\mem_q_reg[1][dst_addr] [50]));
  FDCE \mem_q_reg[1][dst_addr][51] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [51]),
        .Q(\mem_q_reg[1][dst_addr] [51]));
  FDCE \mem_q_reg[1][dst_addr][52] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [52]),
        .Q(\mem_q_reg[1][dst_addr] [52]));
  FDCE \mem_q_reg[1][dst_addr][53] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [53]),
        .Q(\mem_q_reg[1][dst_addr] [53]));
  FDCE \mem_q_reg[1][dst_addr][54] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [54]),
        .Q(\mem_q_reg[1][dst_addr] [54]));
  FDCE \mem_q_reg[1][dst_addr][55] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [55]),
        .Q(\mem_q_reg[1][dst_addr] [55]));
  FDCE \mem_q_reg[1][dst_addr][56] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [56]),
        .Q(\mem_q_reg[1][dst_addr] [56]));
  FDCE \mem_q_reg[1][dst_addr][57] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [57]),
        .Q(\mem_q_reg[1][dst_addr] [57]));
  FDCE \mem_q_reg[1][dst_addr][58] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [58]),
        .Q(\mem_q_reg[1][dst_addr] [58]));
  FDCE \mem_q_reg[1][dst_addr][59] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [59]),
        .Q(\mem_q_reg[1][dst_addr] [59]));
  FDCE \mem_q_reg[1][dst_addr][5] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [5]),
        .Q(\mem_q_reg[1][dst_addr] [5]));
  FDCE \mem_q_reg[1][dst_addr][60] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [60]),
        .Q(\mem_q_reg[1][dst_addr] [60]));
  FDCE \mem_q_reg[1][dst_addr][61] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [61]),
        .Q(\mem_q_reg[1][dst_addr] [61]));
  FDCE \mem_q_reg[1][dst_addr][62] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [62]),
        .Q(\mem_q_reg[1][dst_addr] [62]));
  FDCE \mem_q_reg[1][dst_addr][63] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [63]),
        .Q(\mem_q_reg[1][dst_addr] [63]));
  FDCE \mem_q_reg[1][dst_addr][6] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [6]),
        .Q(\mem_q_reg[1][dst_addr] [6]));
  FDCE \mem_q_reg[1][dst_addr][7] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [7]),
        .Q(\mem_q_reg[1][dst_addr] [7]));
  FDCE \mem_q_reg[1][dst_addr][8] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [8]),
        .Q(\mem_q_reg[1][dst_addr] [8]));
  FDCE \mem_q_reg[1][dst_addr][9] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [9]),
        .Q(\mem_q_reg[1][dst_addr] [9]));
  FDCE \mem_q_reg[1][length][0] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [0]),
        .Q(\mem_q_reg[1][length] [0]));
  FDCE \mem_q_reg[1][length][10] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [10]),
        .Q(\mem_q_reg[1][length] [10]));
  FDCE \mem_q_reg[1][length][11] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [11]),
        .Q(\mem_q_reg[1][length] [11]));
  FDCE \mem_q_reg[1][length][12] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [12]),
        .Q(\mem_q_reg[1][length] [12]));
  FDCE \mem_q_reg[1][length][13] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [13]),
        .Q(\mem_q_reg[1][length] [13]));
  FDCE \mem_q_reg[1][length][14] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [14]),
        .Q(\mem_q_reg[1][length] [14]));
  FDCE \mem_q_reg[1][length][15] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [15]),
        .Q(\mem_q_reg[1][length] [15]));
  FDCE \mem_q_reg[1][length][16] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [16]),
        .Q(\mem_q_reg[1][length] [16]));
  FDCE \mem_q_reg[1][length][17] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [17]),
        .Q(\mem_q_reg[1][length] [17]));
  FDCE \mem_q_reg[1][length][18] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [18]),
        .Q(\mem_q_reg[1][length] [18]));
  FDCE \mem_q_reg[1][length][19] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [19]),
        .Q(\mem_q_reg[1][length] [19]));
  FDCE \mem_q_reg[1][length][1] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [1]),
        .Q(\mem_q_reg[1][length] [1]));
  FDCE \mem_q_reg[1][length][20] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [20]),
        .Q(\mem_q_reg[1][length] [20]));
  FDCE \mem_q_reg[1][length][21] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [21]),
        .Q(\mem_q_reg[1][length] [21]));
  FDCE \mem_q_reg[1][length][22] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [22]),
        .Q(\mem_q_reg[1][length] [22]));
  FDCE \mem_q_reg[1][length][23] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [23]),
        .Q(\mem_q_reg[1][length] [23]));
  FDCE \mem_q_reg[1][length][24] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [24]),
        .Q(\mem_q_reg[1][length] [24]));
  FDCE \mem_q_reg[1][length][25] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [25]),
        .Q(\mem_q_reg[1][length] [25]));
  FDCE \mem_q_reg[1][length][26] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [26]),
        .Q(\mem_q_reg[1][length] [26]));
  FDCE \mem_q_reg[1][length][27] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [27]),
        .Q(\mem_q_reg[1][length] [27]));
  FDCE \mem_q_reg[1][length][28] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [28]),
        .Q(\mem_q_reg[1][length] [28]));
  FDCE \mem_q_reg[1][length][29] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [29]),
        .Q(\mem_q_reg[1][length] [29]));
  FDCE \mem_q_reg[1][length][2] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [2]),
        .Q(\mem_q_reg[1][length] [2]));
  FDCE \mem_q_reg[1][length][30] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [30]),
        .Q(\mem_q_reg[1][length] [30]));
  FDCE \mem_q_reg[1][length][31] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [31]),
        .Q(\mem_q_reg[1][length] [31]));
  FDCE \mem_q_reg[1][length][32] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [32]),
        .Q(\mem_q_reg[1][length] [32]));
  FDCE \mem_q_reg[1][length][33] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [33]),
        .Q(\mem_q_reg[1][length] [33]));
  FDCE \mem_q_reg[1][length][34] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [34]),
        .Q(\mem_q_reg[1][length] [34]));
  FDCE \mem_q_reg[1][length][35] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [35]),
        .Q(\mem_q_reg[1][length] [35]));
  FDCE \mem_q_reg[1][length][36] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [36]),
        .Q(\mem_q_reg[1][length] [36]));
  FDCE \mem_q_reg[1][length][37] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [37]),
        .Q(\mem_q_reg[1][length] [37]));
  FDCE \mem_q_reg[1][length][38] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [38]),
        .Q(\mem_q_reg[1][length] [38]));
  FDCE \mem_q_reg[1][length][39] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [39]),
        .Q(\mem_q_reg[1][length] [39]));
  FDCE \mem_q_reg[1][length][3] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [3]),
        .Q(\mem_q_reg[1][length] [3]));
  FDCE \mem_q_reg[1][length][40] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [40]),
        .Q(\mem_q_reg[1][length] [40]));
  FDCE \mem_q_reg[1][length][41] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [41]),
        .Q(\mem_q_reg[1][length] [41]));
  FDCE \mem_q_reg[1][length][42] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [42]),
        .Q(\mem_q_reg[1][length] [42]));
  FDCE \mem_q_reg[1][length][43] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [43]),
        .Q(\mem_q_reg[1][length] [43]));
  FDCE \mem_q_reg[1][length][44] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [44]),
        .Q(\mem_q_reg[1][length] [44]));
  FDCE \mem_q_reg[1][length][45] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [45]),
        .Q(\mem_q_reg[1][length] [45]));
  FDCE \mem_q_reg[1][length][46] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [46]),
        .Q(\mem_q_reg[1][length] [46]));
  FDCE \mem_q_reg[1][length][47] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [47]),
        .Q(\mem_q_reg[1][length] [47]));
  FDCE \mem_q_reg[1][length][48] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [48]),
        .Q(\mem_q_reg[1][length] [48]));
  FDCE \mem_q_reg[1][length][49] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [49]),
        .Q(\mem_q_reg[1][length] [49]));
  FDCE \mem_q_reg[1][length][4] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [4]),
        .Q(\mem_q_reg[1][length] [4]));
  FDCE \mem_q_reg[1][length][50] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [50]),
        .Q(\mem_q_reg[1][length] [50]));
  FDCE \mem_q_reg[1][length][51] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [51]),
        .Q(\mem_q_reg[1][length] [51]));
  FDCE \mem_q_reg[1][length][52] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [52]),
        .Q(\mem_q_reg[1][length] [52]));
  FDCE \mem_q_reg[1][length][53] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [53]),
        .Q(\mem_q_reg[1][length] [53]));
  FDCE \mem_q_reg[1][length][54] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [54]),
        .Q(\mem_q_reg[1][length] [54]));
  FDCE \mem_q_reg[1][length][55] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [55]),
        .Q(\mem_q_reg[1][length] [55]));
  FDCE \mem_q_reg[1][length][56] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [56]),
        .Q(\mem_q_reg[1][length] [56]));
  FDCE \mem_q_reg[1][length][57] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [57]),
        .Q(\mem_q_reg[1][length] [57]));
  FDCE \mem_q_reg[1][length][58] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [58]),
        .Q(\mem_q_reg[1][length] [58]));
  FDCE \mem_q_reg[1][length][59] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [59]),
        .Q(\mem_q_reg[1][length] [59]));
  FDCE \mem_q_reg[1][length][5] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [5]),
        .Q(\mem_q_reg[1][length] [5]));
  FDCE \mem_q_reg[1][length][60] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [60]),
        .Q(\mem_q_reg[1][length] [60]));
  FDCE \mem_q_reg[1][length][61] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [61]),
        .Q(\mem_q_reg[1][length] [61]));
  FDCE \mem_q_reg[1][length][62] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [62]),
        .Q(\mem_q_reg[1][length] [62]));
  FDCE \mem_q_reg[1][length][63] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [63]),
        .Q(\mem_q_reg[1][length] [63]));
  FDCE \mem_q_reg[1][length][6] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [6]),
        .Q(\mem_q_reg[1][length] [6]));
  FDCE \mem_q_reg[1][length][7] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [7]),
        .Q(\mem_q_reg[1][length] [7]));
  FDCE \mem_q_reg[1][length][8] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [8]),
        .Q(\mem_q_reg[1][length] [8]));
  FDCE \mem_q_reg[1][length][9] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [9]),
        .Q(\mem_q_reg[1][length] [9]));
  FDCE \mem_q_reg[1][opt][beo][decouple_rw] 
       (.C(clk),
        .CE(mem_q13_out),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][decouple_rw] ),
        .Q(\mem_q_reg[1][opt][beo][decouple_rw]__0 ));
  FDCE \mem_q_reg[1][opt][beo][src_reduce_len] 
       (.C(clk),
        .CE(mem_q13_out),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][src_reduce_len] ),
        .Q(\mem_q_reg[1][opt][beo][src_reduce_len]__0 ));
  FDCE \mem_q_reg[1][opt][src][burst][0] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(1'b1),
        .Q(\mem_q_reg[1][opt][src][burst] ));
  FDCE \mem_q_reg[1][src_addr][0] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [0]),
        .Q(\mem_q_reg[1][src_addr] [0]));
  FDCE \mem_q_reg[1][src_addr][10] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [10]),
        .Q(\mem_q_reg[1][src_addr] [10]));
  FDCE \mem_q_reg[1][src_addr][11] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [11]),
        .Q(\mem_q_reg[1][src_addr] [11]));
  FDCE \mem_q_reg[1][src_addr][12] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [12]),
        .Q(\mem_q_reg[1][src_addr] [12]));
  FDCE \mem_q_reg[1][src_addr][13] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [13]),
        .Q(\mem_q_reg[1][src_addr] [13]));
  FDCE \mem_q_reg[1][src_addr][14] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [14]),
        .Q(\mem_q_reg[1][src_addr] [14]));
  FDCE \mem_q_reg[1][src_addr][15] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [15]),
        .Q(\mem_q_reg[1][src_addr] [15]));
  FDCE \mem_q_reg[1][src_addr][16] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [16]),
        .Q(\mem_q_reg[1][src_addr] [16]));
  FDCE \mem_q_reg[1][src_addr][17] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [17]),
        .Q(\mem_q_reg[1][src_addr] [17]));
  FDCE \mem_q_reg[1][src_addr][18] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [18]),
        .Q(\mem_q_reg[1][src_addr] [18]));
  FDCE \mem_q_reg[1][src_addr][19] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [19]),
        .Q(\mem_q_reg[1][src_addr] [19]));
  FDCE \mem_q_reg[1][src_addr][1] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [1]),
        .Q(\mem_q_reg[1][src_addr] [1]));
  FDCE \mem_q_reg[1][src_addr][20] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [20]),
        .Q(\mem_q_reg[1][src_addr] [20]));
  FDCE \mem_q_reg[1][src_addr][21] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [21]),
        .Q(\mem_q_reg[1][src_addr] [21]));
  FDCE \mem_q_reg[1][src_addr][22] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [22]),
        .Q(\mem_q_reg[1][src_addr] [22]));
  FDCE \mem_q_reg[1][src_addr][23] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [23]),
        .Q(\mem_q_reg[1][src_addr] [23]));
  FDCE \mem_q_reg[1][src_addr][24] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [24]),
        .Q(\mem_q_reg[1][src_addr] [24]));
  FDCE \mem_q_reg[1][src_addr][25] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [25]),
        .Q(\mem_q_reg[1][src_addr] [25]));
  FDCE \mem_q_reg[1][src_addr][26] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [26]),
        .Q(\mem_q_reg[1][src_addr] [26]));
  FDCE \mem_q_reg[1][src_addr][27] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [27]),
        .Q(\mem_q_reg[1][src_addr] [27]));
  FDCE \mem_q_reg[1][src_addr][28] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [28]),
        .Q(\mem_q_reg[1][src_addr] [28]));
  FDCE \mem_q_reg[1][src_addr][29] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [29]),
        .Q(\mem_q_reg[1][src_addr] [29]));
  FDCE \mem_q_reg[1][src_addr][2] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [2]),
        .Q(\mem_q_reg[1][src_addr] [2]));
  FDCE \mem_q_reg[1][src_addr][30] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [30]),
        .Q(\mem_q_reg[1][src_addr] [30]));
  FDCE \mem_q_reg[1][src_addr][31] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [31]),
        .Q(\mem_q_reg[1][src_addr] [31]));
  FDCE \mem_q_reg[1][src_addr][32] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [32]),
        .Q(\mem_q_reg[1][src_addr] [32]));
  FDCE \mem_q_reg[1][src_addr][33] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [33]),
        .Q(\mem_q_reg[1][src_addr] [33]));
  FDCE \mem_q_reg[1][src_addr][34] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [34]),
        .Q(\mem_q_reg[1][src_addr] [34]));
  FDCE \mem_q_reg[1][src_addr][35] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [35]),
        .Q(\mem_q_reg[1][src_addr] [35]));
  FDCE \mem_q_reg[1][src_addr][36] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [36]),
        .Q(\mem_q_reg[1][src_addr] [36]));
  FDCE \mem_q_reg[1][src_addr][37] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [37]),
        .Q(\mem_q_reg[1][src_addr] [37]));
  FDCE \mem_q_reg[1][src_addr][38] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [38]),
        .Q(\mem_q_reg[1][src_addr] [38]));
  FDCE \mem_q_reg[1][src_addr][39] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [39]),
        .Q(\mem_q_reg[1][src_addr] [39]));
  FDCE \mem_q_reg[1][src_addr][3] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [3]),
        .Q(\mem_q_reg[1][src_addr] [3]));
  FDCE \mem_q_reg[1][src_addr][40] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [40]),
        .Q(\mem_q_reg[1][src_addr] [40]));
  FDCE \mem_q_reg[1][src_addr][41] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [41]),
        .Q(\mem_q_reg[1][src_addr] [41]));
  FDCE \mem_q_reg[1][src_addr][42] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [42]),
        .Q(\mem_q_reg[1][src_addr] [42]));
  FDCE \mem_q_reg[1][src_addr][43] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [43]),
        .Q(\mem_q_reg[1][src_addr] [43]));
  FDCE \mem_q_reg[1][src_addr][44] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [44]),
        .Q(\mem_q_reg[1][src_addr] [44]));
  FDCE \mem_q_reg[1][src_addr][45] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [45]),
        .Q(\mem_q_reg[1][src_addr] [45]));
  FDCE \mem_q_reg[1][src_addr][46] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [46]),
        .Q(\mem_q_reg[1][src_addr] [46]));
  FDCE \mem_q_reg[1][src_addr][47] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [47]),
        .Q(\mem_q_reg[1][src_addr] [47]));
  FDCE \mem_q_reg[1][src_addr][48] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [48]),
        .Q(\mem_q_reg[1][src_addr] [48]));
  FDCE \mem_q_reg[1][src_addr][49] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [49]),
        .Q(\mem_q_reg[1][src_addr] [49]));
  FDCE \mem_q_reg[1][src_addr][4] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [4]),
        .Q(\mem_q_reg[1][src_addr] [4]));
  FDCE \mem_q_reg[1][src_addr][50] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [50]),
        .Q(\mem_q_reg[1][src_addr] [50]));
  FDCE \mem_q_reg[1][src_addr][51] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [51]),
        .Q(\mem_q_reg[1][src_addr] [51]));
  FDCE \mem_q_reg[1][src_addr][52] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [52]),
        .Q(\mem_q_reg[1][src_addr] [52]));
  FDCE \mem_q_reg[1][src_addr][53] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [53]),
        .Q(\mem_q_reg[1][src_addr] [53]));
  FDCE \mem_q_reg[1][src_addr][54] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [54]),
        .Q(\mem_q_reg[1][src_addr] [54]));
  FDCE \mem_q_reg[1][src_addr][55] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [55]),
        .Q(\mem_q_reg[1][src_addr] [55]));
  FDCE \mem_q_reg[1][src_addr][56] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [56]),
        .Q(\mem_q_reg[1][src_addr] [56]));
  FDCE \mem_q_reg[1][src_addr][57] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [57]),
        .Q(\mem_q_reg[1][src_addr] [57]));
  FDCE \mem_q_reg[1][src_addr][58] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [58]),
        .Q(\mem_q_reg[1][src_addr] [58]));
  FDCE \mem_q_reg[1][src_addr][59] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [59]),
        .Q(\mem_q_reg[1][src_addr] [59]));
  FDCE \mem_q_reg[1][src_addr][5] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [5]),
        .Q(\mem_q_reg[1][src_addr] [5]));
  FDCE \mem_q_reg[1][src_addr][60] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [60]),
        .Q(\mem_q_reg[1][src_addr] [60]));
  FDCE \mem_q_reg[1][src_addr][61] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [61]),
        .Q(\mem_q_reg[1][src_addr] [61]));
  FDCE \mem_q_reg[1][src_addr][62] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [62]),
        .Q(\mem_q_reg[1][src_addr] [62]));
  FDCE \mem_q_reg[1][src_addr][63] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [63]),
        .Q(\mem_q_reg[1][src_addr] [63]));
  FDCE \mem_q_reg[1][src_addr][6] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [6]),
        .Q(\mem_q_reg[1][src_addr] [6]));
  FDCE \mem_q_reg[1][src_addr][7] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [7]),
        .Q(\mem_q_reg[1][src_addr] [7]));
  FDCE \mem_q_reg[1][src_addr][8] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [8]),
        .Q(\mem_q_reg[1][src_addr] [8]));
  FDCE \mem_q_reg[1][src_addr][9] 
       (.C(clk),
        .CE(\mem_q[1][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [9]),
        .Q(\mem_q_reg[1][src_addr] [9]));
  FDCE \mem_q_reg[2][dst_addr][0] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [0]),
        .Q(\mem_q_reg[2][dst_addr] [0]));
  FDCE \mem_q_reg[2][dst_addr][10] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [10]),
        .Q(\mem_q_reg[2][dst_addr] [10]));
  FDCE \mem_q_reg[2][dst_addr][11] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [11]),
        .Q(\mem_q_reg[2][dst_addr] [11]));
  FDCE \mem_q_reg[2][dst_addr][12] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [12]),
        .Q(\mem_q_reg[2][dst_addr] [12]));
  FDCE \mem_q_reg[2][dst_addr][13] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [13]),
        .Q(\mem_q_reg[2][dst_addr] [13]));
  FDCE \mem_q_reg[2][dst_addr][14] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [14]),
        .Q(\mem_q_reg[2][dst_addr] [14]));
  FDCE \mem_q_reg[2][dst_addr][15] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [15]),
        .Q(\mem_q_reg[2][dst_addr] [15]));
  FDCE \mem_q_reg[2][dst_addr][16] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [16]),
        .Q(\mem_q_reg[2][dst_addr] [16]));
  FDCE \mem_q_reg[2][dst_addr][17] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [17]),
        .Q(\mem_q_reg[2][dst_addr] [17]));
  FDCE \mem_q_reg[2][dst_addr][18] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [18]),
        .Q(\mem_q_reg[2][dst_addr] [18]));
  FDCE \mem_q_reg[2][dst_addr][19] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [19]),
        .Q(\mem_q_reg[2][dst_addr] [19]));
  FDCE \mem_q_reg[2][dst_addr][1] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [1]),
        .Q(\mem_q_reg[2][dst_addr] [1]));
  FDCE \mem_q_reg[2][dst_addr][20] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [20]),
        .Q(\mem_q_reg[2][dst_addr] [20]));
  FDCE \mem_q_reg[2][dst_addr][21] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [21]),
        .Q(\mem_q_reg[2][dst_addr] [21]));
  FDCE \mem_q_reg[2][dst_addr][22] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [22]),
        .Q(\mem_q_reg[2][dst_addr] [22]));
  FDCE \mem_q_reg[2][dst_addr][23] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [23]),
        .Q(\mem_q_reg[2][dst_addr] [23]));
  FDCE \mem_q_reg[2][dst_addr][24] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [24]),
        .Q(\mem_q_reg[2][dst_addr] [24]));
  FDCE \mem_q_reg[2][dst_addr][25] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [25]),
        .Q(\mem_q_reg[2][dst_addr] [25]));
  FDCE \mem_q_reg[2][dst_addr][26] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [26]),
        .Q(\mem_q_reg[2][dst_addr] [26]));
  FDCE \mem_q_reg[2][dst_addr][27] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [27]),
        .Q(\mem_q_reg[2][dst_addr] [27]));
  FDCE \mem_q_reg[2][dst_addr][28] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [28]),
        .Q(\mem_q_reg[2][dst_addr] [28]));
  FDCE \mem_q_reg[2][dst_addr][29] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [29]),
        .Q(\mem_q_reg[2][dst_addr] [29]));
  FDCE \mem_q_reg[2][dst_addr][2] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [2]),
        .Q(\mem_q_reg[2][dst_addr] [2]));
  FDCE \mem_q_reg[2][dst_addr][30] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [30]),
        .Q(\mem_q_reg[2][dst_addr] [30]));
  FDCE \mem_q_reg[2][dst_addr][31] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [31]),
        .Q(\mem_q_reg[2][dst_addr] [31]));
  FDCE \mem_q_reg[2][dst_addr][32] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [32]),
        .Q(\mem_q_reg[2][dst_addr] [32]));
  FDCE \mem_q_reg[2][dst_addr][33] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [33]),
        .Q(\mem_q_reg[2][dst_addr] [33]));
  FDCE \mem_q_reg[2][dst_addr][34] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [34]),
        .Q(\mem_q_reg[2][dst_addr] [34]));
  FDCE \mem_q_reg[2][dst_addr][35] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [35]),
        .Q(\mem_q_reg[2][dst_addr] [35]));
  FDCE \mem_q_reg[2][dst_addr][36] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [36]),
        .Q(\mem_q_reg[2][dst_addr] [36]));
  FDCE \mem_q_reg[2][dst_addr][37] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [37]),
        .Q(\mem_q_reg[2][dst_addr] [37]));
  FDCE \mem_q_reg[2][dst_addr][38] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [38]),
        .Q(\mem_q_reg[2][dst_addr] [38]));
  FDCE \mem_q_reg[2][dst_addr][39] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [39]),
        .Q(\mem_q_reg[2][dst_addr] [39]));
  FDCE \mem_q_reg[2][dst_addr][3] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [3]),
        .Q(\mem_q_reg[2][dst_addr] [3]));
  FDCE \mem_q_reg[2][dst_addr][40] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [40]),
        .Q(\mem_q_reg[2][dst_addr] [40]));
  FDCE \mem_q_reg[2][dst_addr][41] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [41]),
        .Q(\mem_q_reg[2][dst_addr] [41]));
  FDCE \mem_q_reg[2][dst_addr][42] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [42]),
        .Q(\mem_q_reg[2][dst_addr] [42]));
  FDCE \mem_q_reg[2][dst_addr][43] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [43]),
        .Q(\mem_q_reg[2][dst_addr] [43]));
  FDCE \mem_q_reg[2][dst_addr][44] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [44]),
        .Q(\mem_q_reg[2][dst_addr] [44]));
  FDCE \mem_q_reg[2][dst_addr][45] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [45]),
        .Q(\mem_q_reg[2][dst_addr] [45]));
  FDCE \mem_q_reg[2][dst_addr][46] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [46]),
        .Q(\mem_q_reg[2][dst_addr] [46]));
  FDCE \mem_q_reg[2][dst_addr][47] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [47]),
        .Q(\mem_q_reg[2][dst_addr] [47]));
  FDCE \mem_q_reg[2][dst_addr][48] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [48]),
        .Q(\mem_q_reg[2][dst_addr] [48]));
  FDCE \mem_q_reg[2][dst_addr][49] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [49]),
        .Q(\mem_q_reg[2][dst_addr] [49]));
  FDCE \mem_q_reg[2][dst_addr][4] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [4]),
        .Q(\mem_q_reg[2][dst_addr] [4]));
  FDCE \mem_q_reg[2][dst_addr][50] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [50]),
        .Q(\mem_q_reg[2][dst_addr] [50]));
  FDCE \mem_q_reg[2][dst_addr][51] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [51]),
        .Q(\mem_q_reg[2][dst_addr] [51]));
  FDCE \mem_q_reg[2][dst_addr][52] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [52]),
        .Q(\mem_q_reg[2][dst_addr] [52]));
  FDCE \mem_q_reg[2][dst_addr][53] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [53]),
        .Q(\mem_q_reg[2][dst_addr] [53]));
  FDCE \mem_q_reg[2][dst_addr][54] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [54]),
        .Q(\mem_q_reg[2][dst_addr] [54]));
  FDCE \mem_q_reg[2][dst_addr][55] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [55]),
        .Q(\mem_q_reg[2][dst_addr] [55]));
  FDCE \mem_q_reg[2][dst_addr][56] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [56]),
        .Q(\mem_q_reg[2][dst_addr] [56]));
  FDCE \mem_q_reg[2][dst_addr][57] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [57]),
        .Q(\mem_q_reg[2][dst_addr] [57]));
  FDCE \mem_q_reg[2][dst_addr][58] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [58]),
        .Q(\mem_q_reg[2][dst_addr] [58]));
  FDCE \mem_q_reg[2][dst_addr][59] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [59]),
        .Q(\mem_q_reg[2][dst_addr] [59]));
  FDCE \mem_q_reg[2][dst_addr][5] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [5]),
        .Q(\mem_q_reg[2][dst_addr] [5]));
  FDCE \mem_q_reg[2][dst_addr][60] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [60]),
        .Q(\mem_q_reg[2][dst_addr] [60]));
  FDCE \mem_q_reg[2][dst_addr][61] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [61]),
        .Q(\mem_q_reg[2][dst_addr] [61]));
  FDCE \mem_q_reg[2][dst_addr][62] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [62]),
        .Q(\mem_q_reg[2][dst_addr] [62]));
  FDCE \mem_q_reg[2][dst_addr][63] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [63]),
        .Q(\mem_q_reg[2][dst_addr] [63]));
  FDCE \mem_q_reg[2][dst_addr][6] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [6]),
        .Q(\mem_q_reg[2][dst_addr] [6]));
  FDCE \mem_q_reg[2][dst_addr][7] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [7]),
        .Q(\mem_q_reg[2][dst_addr] [7]));
  FDCE \mem_q_reg[2][dst_addr][8] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [8]),
        .Q(\mem_q_reg[2][dst_addr] [8]));
  FDCE \mem_q_reg[2][dst_addr][9] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [9]),
        .Q(\mem_q_reg[2][dst_addr] [9]));
  FDCE \mem_q_reg[2][length][0] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [0]),
        .Q(\mem_q_reg[2][length] [0]));
  FDCE \mem_q_reg[2][length][10] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [10]),
        .Q(\mem_q_reg[2][length] [10]));
  FDCE \mem_q_reg[2][length][11] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [11]),
        .Q(\mem_q_reg[2][length] [11]));
  FDCE \mem_q_reg[2][length][12] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [12]),
        .Q(\mem_q_reg[2][length] [12]));
  FDCE \mem_q_reg[2][length][13] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [13]),
        .Q(\mem_q_reg[2][length] [13]));
  FDCE \mem_q_reg[2][length][14] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [14]),
        .Q(\mem_q_reg[2][length] [14]));
  FDCE \mem_q_reg[2][length][15] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [15]),
        .Q(\mem_q_reg[2][length] [15]));
  FDCE \mem_q_reg[2][length][16] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [16]),
        .Q(\mem_q_reg[2][length] [16]));
  FDCE \mem_q_reg[2][length][17] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [17]),
        .Q(\mem_q_reg[2][length] [17]));
  FDCE \mem_q_reg[2][length][18] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [18]),
        .Q(\mem_q_reg[2][length] [18]));
  FDCE \mem_q_reg[2][length][19] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [19]),
        .Q(\mem_q_reg[2][length] [19]));
  FDCE \mem_q_reg[2][length][1] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [1]),
        .Q(\mem_q_reg[2][length] [1]));
  FDCE \mem_q_reg[2][length][20] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [20]),
        .Q(\mem_q_reg[2][length] [20]));
  FDCE \mem_q_reg[2][length][21] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [21]),
        .Q(\mem_q_reg[2][length] [21]));
  FDCE \mem_q_reg[2][length][22] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [22]),
        .Q(\mem_q_reg[2][length] [22]));
  FDCE \mem_q_reg[2][length][23] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [23]),
        .Q(\mem_q_reg[2][length] [23]));
  FDCE \mem_q_reg[2][length][24] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [24]),
        .Q(\mem_q_reg[2][length] [24]));
  FDCE \mem_q_reg[2][length][25] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [25]),
        .Q(\mem_q_reg[2][length] [25]));
  FDCE \mem_q_reg[2][length][26] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [26]),
        .Q(\mem_q_reg[2][length] [26]));
  FDCE \mem_q_reg[2][length][27] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [27]),
        .Q(\mem_q_reg[2][length] [27]));
  FDCE \mem_q_reg[2][length][28] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [28]),
        .Q(\mem_q_reg[2][length] [28]));
  FDCE \mem_q_reg[2][length][29] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [29]),
        .Q(\mem_q_reg[2][length] [29]));
  FDCE \mem_q_reg[2][length][2] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [2]),
        .Q(\mem_q_reg[2][length] [2]));
  FDCE \mem_q_reg[2][length][30] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [30]),
        .Q(\mem_q_reg[2][length] [30]));
  FDCE \mem_q_reg[2][length][31] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [31]),
        .Q(\mem_q_reg[2][length] [31]));
  FDCE \mem_q_reg[2][length][32] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [32]),
        .Q(\mem_q_reg[2][length] [32]));
  FDCE \mem_q_reg[2][length][33] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [33]),
        .Q(\mem_q_reg[2][length] [33]));
  FDCE \mem_q_reg[2][length][34] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [34]),
        .Q(\mem_q_reg[2][length] [34]));
  FDCE \mem_q_reg[2][length][35] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [35]),
        .Q(\mem_q_reg[2][length] [35]));
  FDCE \mem_q_reg[2][length][36] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [36]),
        .Q(\mem_q_reg[2][length] [36]));
  FDCE \mem_q_reg[2][length][37] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [37]),
        .Q(\mem_q_reg[2][length] [37]));
  FDCE \mem_q_reg[2][length][38] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [38]),
        .Q(\mem_q_reg[2][length] [38]));
  FDCE \mem_q_reg[2][length][39] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [39]),
        .Q(\mem_q_reg[2][length] [39]));
  FDCE \mem_q_reg[2][length][3] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [3]),
        .Q(\mem_q_reg[2][length] [3]));
  FDCE \mem_q_reg[2][length][40] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [40]),
        .Q(\mem_q_reg[2][length] [40]));
  FDCE \mem_q_reg[2][length][41] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [41]),
        .Q(\mem_q_reg[2][length] [41]));
  FDCE \mem_q_reg[2][length][42] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [42]),
        .Q(\mem_q_reg[2][length] [42]));
  FDCE \mem_q_reg[2][length][43] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [43]),
        .Q(\mem_q_reg[2][length] [43]));
  FDCE \mem_q_reg[2][length][44] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [44]),
        .Q(\mem_q_reg[2][length] [44]));
  FDCE \mem_q_reg[2][length][45] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [45]),
        .Q(\mem_q_reg[2][length] [45]));
  FDCE \mem_q_reg[2][length][46] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [46]),
        .Q(\mem_q_reg[2][length] [46]));
  FDCE \mem_q_reg[2][length][47] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [47]),
        .Q(\mem_q_reg[2][length] [47]));
  FDCE \mem_q_reg[2][length][48] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [48]),
        .Q(\mem_q_reg[2][length] [48]));
  FDCE \mem_q_reg[2][length][49] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [49]),
        .Q(\mem_q_reg[2][length] [49]));
  FDCE \mem_q_reg[2][length][4] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [4]),
        .Q(\mem_q_reg[2][length] [4]));
  FDCE \mem_q_reg[2][length][50] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [50]),
        .Q(\mem_q_reg[2][length] [50]));
  FDCE \mem_q_reg[2][length][51] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [51]),
        .Q(\mem_q_reg[2][length] [51]));
  FDCE \mem_q_reg[2][length][52] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [52]),
        .Q(\mem_q_reg[2][length] [52]));
  FDCE \mem_q_reg[2][length][53] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [53]),
        .Q(\mem_q_reg[2][length] [53]));
  FDCE \mem_q_reg[2][length][54] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [54]),
        .Q(\mem_q_reg[2][length] [54]));
  FDCE \mem_q_reg[2][length][55] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [55]),
        .Q(\mem_q_reg[2][length] [55]));
  FDCE \mem_q_reg[2][length][56] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [56]),
        .Q(\mem_q_reg[2][length] [56]));
  FDCE \mem_q_reg[2][length][57] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [57]),
        .Q(\mem_q_reg[2][length] [57]));
  FDCE \mem_q_reg[2][length][58] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [58]),
        .Q(\mem_q_reg[2][length] [58]));
  FDCE \mem_q_reg[2][length][59] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [59]),
        .Q(\mem_q_reg[2][length] [59]));
  FDCE \mem_q_reg[2][length][5] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [5]),
        .Q(\mem_q_reg[2][length] [5]));
  FDCE \mem_q_reg[2][length][60] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [60]),
        .Q(\mem_q_reg[2][length] [60]));
  FDCE \mem_q_reg[2][length][61] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [61]),
        .Q(\mem_q_reg[2][length] [61]));
  FDCE \mem_q_reg[2][length][62] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [62]),
        .Q(\mem_q_reg[2][length] [62]));
  FDCE \mem_q_reg[2][length][63] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [63]),
        .Q(\mem_q_reg[2][length] [63]));
  FDCE \mem_q_reg[2][length][6] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [6]),
        .Q(\mem_q_reg[2][length] [6]));
  FDCE \mem_q_reg[2][length][7] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [7]),
        .Q(\mem_q_reg[2][length] [7]));
  FDCE \mem_q_reg[2][length][8] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [8]),
        .Q(\mem_q_reg[2][length] [8]));
  FDCE \mem_q_reg[2][length][9] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [9]),
        .Q(\mem_q_reg[2][length] [9]));
  FDCE \mem_q_reg[2][opt][beo][decouple_rw] 
       (.C(clk),
        .CE(mem_q11_out),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][decouple_rw] ),
        .Q(\mem_q_reg[2][opt][beo][decouple_rw]__0 ));
  FDCE \mem_q_reg[2][opt][beo][src_reduce_len] 
       (.C(clk),
        .CE(mem_q11_out),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][src_reduce_len] ),
        .Q(\mem_q_reg[2][opt][beo][src_reduce_len]__0 ));
  FDCE \mem_q_reg[2][opt][src][burst][0] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(1'b1),
        .Q(\mem_q_reg[2][opt][src][burst] ));
  FDCE \mem_q_reg[2][src_addr][0] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [0]),
        .Q(\mem_q_reg[2][src_addr] [0]));
  FDCE \mem_q_reg[2][src_addr][10] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [10]),
        .Q(\mem_q_reg[2][src_addr] [10]));
  FDCE \mem_q_reg[2][src_addr][11] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [11]),
        .Q(\mem_q_reg[2][src_addr] [11]));
  FDCE \mem_q_reg[2][src_addr][12] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [12]),
        .Q(\mem_q_reg[2][src_addr] [12]));
  FDCE \mem_q_reg[2][src_addr][13] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [13]),
        .Q(\mem_q_reg[2][src_addr] [13]));
  FDCE \mem_q_reg[2][src_addr][14] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [14]),
        .Q(\mem_q_reg[2][src_addr] [14]));
  FDCE \mem_q_reg[2][src_addr][15] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [15]),
        .Q(\mem_q_reg[2][src_addr] [15]));
  FDCE \mem_q_reg[2][src_addr][16] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [16]),
        .Q(\mem_q_reg[2][src_addr] [16]));
  FDCE \mem_q_reg[2][src_addr][17] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [17]),
        .Q(\mem_q_reg[2][src_addr] [17]));
  FDCE \mem_q_reg[2][src_addr][18] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [18]),
        .Q(\mem_q_reg[2][src_addr] [18]));
  FDCE \mem_q_reg[2][src_addr][19] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [19]),
        .Q(\mem_q_reg[2][src_addr] [19]));
  FDCE \mem_q_reg[2][src_addr][1] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [1]),
        .Q(\mem_q_reg[2][src_addr] [1]));
  FDCE \mem_q_reg[2][src_addr][20] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [20]),
        .Q(\mem_q_reg[2][src_addr] [20]));
  FDCE \mem_q_reg[2][src_addr][21] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [21]),
        .Q(\mem_q_reg[2][src_addr] [21]));
  FDCE \mem_q_reg[2][src_addr][22] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [22]),
        .Q(\mem_q_reg[2][src_addr] [22]));
  FDCE \mem_q_reg[2][src_addr][23] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [23]),
        .Q(\mem_q_reg[2][src_addr] [23]));
  FDCE \mem_q_reg[2][src_addr][24] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [24]),
        .Q(\mem_q_reg[2][src_addr] [24]));
  FDCE \mem_q_reg[2][src_addr][25] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [25]),
        .Q(\mem_q_reg[2][src_addr] [25]));
  FDCE \mem_q_reg[2][src_addr][26] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [26]),
        .Q(\mem_q_reg[2][src_addr] [26]));
  FDCE \mem_q_reg[2][src_addr][27] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [27]),
        .Q(\mem_q_reg[2][src_addr] [27]));
  FDCE \mem_q_reg[2][src_addr][28] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [28]),
        .Q(\mem_q_reg[2][src_addr] [28]));
  FDCE \mem_q_reg[2][src_addr][29] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [29]),
        .Q(\mem_q_reg[2][src_addr] [29]));
  FDCE \mem_q_reg[2][src_addr][2] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [2]),
        .Q(\mem_q_reg[2][src_addr] [2]));
  FDCE \mem_q_reg[2][src_addr][30] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [30]),
        .Q(\mem_q_reg[2][src_addr] [30]));
  FDCE \mem_q_reg[2][src_addr][31] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [31]),
        .Q(\mem_q_reg[2][src_addr] [31]));
  FDCE \mem_q_reg[2][src_addr][32] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [32]),
        .Q(\mem_q_reg[2][src_addr] [32]));
  FDCE \mem_q_reg[2][src_addr][33] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [33]),
        .Q(\mem_q_reg[2][src_addr] [33]));
  FDCE \mem_q_reg[2][src_addr][34] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [34]),
        .Q(\mem_q_reg[2][src_addr] [34]));
  FDCE \mem_q_reg[2][src_addr][35] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [35]),
        .Q(\mem_q_reg[2][src_addr] [35]));
  FDCE \mem_q_reg[2][src_addr][36] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [36]),
        .Q(\mem_q_reg[2][src_addr] [36]));
  FDCE \mem_q_reg[2][src_addr][37] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [37]),
        .Q(\mem_q_reg[2][src_addr] [37]));
  FDCE \mem_q_reg[2][src_addr][38] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [38]),
        .Q(\mem_q_reg[2][src_addr] [38]));
  FDCE \mem_q_reg[2][src_addr][39] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [39]),
        .Q(\mem_q_reg[2][src_addr] [39]));
  FDCE \mem_q_reg[2][src_addr][3] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [3]),
        .Q(\mem_q_reg[2][src_addr] [3]));
  FDCE \mem_q_reg[2][src_addr][40] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [40]),
        .Q(\mem_q_reg[2][src_addr] [40]));
  FDCE \mem_q_reg[2][src_addr][41] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [41]),
        .Q(\mem_q_reg[2][src_addr] [41]));
  FDCE \mem_q_reg[2][src_addr][42] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [42]),
        .Q(\mem_q_reg[2][src_addr] [42]));
  FDCE \mem_q_reg[2][src_addr][43] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [43]),
        .Q(\mem_q_reg[2][src_addr] [43]));
  FDCE \mem_q_reg[2][src_addr][44] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [44]),
        .Q(\mem_q_reg[2][src_addr] [44]));
  FDCE \mem_q_reg[2][src_addr][45] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [45]),
        .Q(\mem_q_reg[2][src_addr] [45]));
  FDCE \mem_q_reg[2][src_addr][46] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [46]),
        .Q(\mem_q_reg[2][src_addr] [46]));
  FDCE \mem_q_reg[2][src_addr][47] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [47]),
        .Q(\mem_q_reg[2][src_addr] [47]));
  FDCE \mem_q_reg[2][src_addr][48] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [48]),
        .Q(\mem_q_reg[2][src_addr] [48]));
  FDCE \mem_q_reg[2][src_addr][49] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [49]),
        .Q(\mem_q_reg[2][src_addr] [49]));
  FDCE \mem_q_reg[2][src_addr][4] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [4]),
        .Q(\mem_q_reg[2][src_addr] [4]));
  FDCE \mem_q_reg[2][src_addr][50] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [50]),
        .Q(\mem_q_reg[2][src_addr] [50]));
  FDCE \mem_q_reg[2][src_addr][51] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [51]),
        .Q(\mem_q_reg[2][src_addr] [51]));
  FDCE \mem_q_reg[2][src_addr][52] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [52]),
        .Q(\mem_q_reg[2][src_addr] [52]));
  FDCE \mem_q_reg[2][src_addr][53] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [53]),
        .Q(\mem_q_reg[2][src_addr] [53]));
  FDCE \mem_q_reg[2][src_addr][54] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [54]),
        .Q(\mem_q_reg[2][src_addr] [54]));
  FDCE \mem_q_reg[2][src_addr][55] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [55]),
        .Q(\mem_q_reg[2][src_addr] [55]));
  FDCE \mem_q_reg[2][src_addr][56] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [56]),
        .Q(\mem_q_reg[2][src_addr] [56]));
  FDCE \mem_q_reg[2][src_addr][57] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [57]),
        .Q(\mem_q_reg[2][src_addr] [57]));
  FDCE \mem_q_reg[2][src_addr][58] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [58]),
        .Q(\mem_q_reg[2][src_addr] [58]));
  FDCE \mem_q_reg[2][src_addr][59] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [59]),
        .Q(\mem_q_reg[2][src_addr] [59]));
  FDCE \mem_q_reg[2][src_addr][5] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [5]),
        .Q(\mem_q_reg[2][src_addr] [5]));
  FDCE \mem_q_reg[2][src_addr][60] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [60]),
        .Q(\mem_q_reg[2][src_addr] [60]));
  FDCE \mem_q_reg[2][src_addr][61] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [61]),
        .Q(\mem_q_reg[2][src_addr] [61]));
  FDCE \mem_q_reg[2][src_addr][62] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [62]),
        .Q(\mem_q_reg[2][src_addr] [62]));
  FDCE \mem_q_reg[2][src_addr][63] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [63]),
        .Q(\mem_q_reg[2][src_addr] [63]));
  FDCE \mem_q_reg[2][src_addr][6] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [6]),
        .Q(\mem_q_reg[2][src_addr] [6]));
  FDCE \mem_q_reg[2][src_addr][7] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [7]),
        .Q(\mem_q_reg[2][src_addr] [7]));
  FDCE \mem_q_reg[2][src_addr][8] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [8]),
        .Q(\mem_q_reg[2][src_addr] [8]));
  FDCE \mem_q_reg[2][src_addr][9] 
       (.C(clk),
        .CE(\mem_q[2][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [9]),
        .Q(\mem_q_reg[2][src_addr] [9]));
  FDCE \mem_q_reg[3][dst_addr][0] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [0]),
        .Q(\mem_q_reg[3][dst_addr] [0]));
  FDCE \mem_q_reg[3][dst_addr][10] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [10]),
        .Q(\mem_q_reg[3][dst_addr] [10]));
  FDCE \mem_q_reg[3][dst_addr][11] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [11]),
        .Q(\mem_q_reg[3][dst_addr] [11]));
  FDCE \mem_q_reg[3][dst_addr][12] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [12]),
        .Q(\mem_q_reg[3][dst_addr] [12]));
  FDCE \mem_q_reg[3][dst_addr][13] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [13]),
        .Q(\mem_q_reg[3][dst_addr] [13]));
  FDCE \mem_q_reg[3][dst_addr][14] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [14]),
        .Q(\mem_q_reg[3][dst_addr] [14]));
  FDCE \mem_q_reg[3][dst_addr][15] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [15]),
        .Q(\mem_q_reg[3][dst_addr] [15]));
  FDCE \mem_q_reg[3][dst_addr][16] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [16]),
        .Q(\mem_q_reg[3][dst_addr] [16]));
  FDCE \mem_q_reg[3][dst_addr][17] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [17]),
        .Q(\mem_q_reg[3][dst_addr] [17]));
  FDCE \mem_q_reg[3][dst_addr][18] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [18]),
        .Q(\mem_q_reg[3][dst_addr] [18]));
  FDCE \mem_q_reg[3][dst_addr][19] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [19]),
        .Q(\mem_q_reg[3][dst_addr] [19]));
  FDCE \mem_q_reg[3][dst_addr][1] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [1]),
        .Q(\mem_q_reg[3][dst_addr] [1]));
  FDCE \mem_q_reg[3][dst_addr][20] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [20]),
        .Q(\mem_q_reg[3][dst_addr] [20]));
  FDCE \mem_q_reg[3][dst_addr][21] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [21]),
        .Q(\mem_q_reg[3][dst_addr] [21]));
  FDCE \mem_q_reg[3][dst_addr][22] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [22]),
        .Q(\mem_q_reg[3][dst_addr] [22]));
  FDCE \mem_q_reg[3][dst_addr][23] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [23]),
        .Q(\mem_q_reg[3][dst_addr] [23]));
  FDCE \mem_q_reg[3][dst_addr][24] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [24]),
        .Q(\mem_q_reg[3][dst_addr] [24]));
  FDCE \mem_q_reg[3][dst_addr][25] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [25]),
        .Q(\mem_q_reg[3][dst_addr] [25]));
  FDCE \mem_q_reg[3][dst_addr][26] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [26]),
        .Q(\mem_q_reg[3][dst_addr] [26]));
  FDCE \mem_q_reg[3][dst_addr][27] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [27]),
        .Q(\mem_q_reg[3][dst_addr] [27]));
  FDCE \mem_q_reg[3][dst_addr][28] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [28]),
        .Q(\mem_q_reg[3][dst_addr] [28]));
  FDCE \mem_q_reg[3][dst_addr][29] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [29]),
        .Q(\mem_q_reg[3][dst_addr] [29]));
  FDCE \mem_q_reg[3][dst_addr][2] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [2]),
        .Q(\mem_q_reg[3][dst_addr] [2]));
  FDCE \mem_q_reg[3][dst_addr][30] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [30]),
        .Q(\mem_q_reg[3][dst_addr] [30]));
  FDCE \mem_q_reg[3][dst_addr][31] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [31]),
        .Q(\mem_q_reg[3][dst_addr] [31]));
  FDCE \mem_q_reg[3][dst_addr][32] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [32]),
        .Q(\mem_q_reg[3][dst_addr] [32]));
  FDCE \mem_q_reg[3][dst_addr][33] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [33]),
        .Q(\mem_q_reg[3][dst_addr] [33]));
  FDCE \mem_q_reg[3][dst_addr][34] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [34]),
        .Q(\mem_q_reg[3][dst_addr] [34]));
  FDCE \mem_q_reg[3][dst_addr][35] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [35]),
        .Q(\mem_q_reg[3][dst_addr] [35]));
  FDCE \mem_q_reg[3][dst_addr][36] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [36]),
        .Q(\mem_q_reg[3][dst_addr] [36]));
  FDCE \mem_q_reg[3][dst_addr][37] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [37]),
        .Q(\mem_q_reg[3][dst_addr] [37]));
  FDCE \mem_q_reg[3][dst_addr][38] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [38]),
        .Q(\mem_q_reg[3][dst_addr] [38]));
  FDCE \mem_q_reg[3][dst_addr][39] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [39]),
        .Q(\mem_q_reg[3][dst_addr] [39]));
  FDCE \mem_q_reg[3][dst_addr][3] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [3]),
        .Q(\mem_q_reg[3][dst_addr] [3]));
  FDCE \mem_q_reg[3][dst_addr][40] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [40]),
        .Q(\mem_q_reg[3][dst_addr] [40]));
  FDCE \mem_q_reg[3][dst_addr][41] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [41]),
        .Q(\mem_q_reg[3][dst_addr] [41]));
  FDCE \mem_q_reg[3][dst_addr][42] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [42]),
        .Q(\mem_q_reg[3][dst_addr] [42]));
  FDCE \mem_q_reg[3][dst_addr][43] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [43]),
        .Q(\mem_q_reg[3][dst_addr] [43]));
  FDCE \mem_q_reg[3][dst_addr][44] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [44]),
        .Q(\mem_q_reg[3][dst_addr] [44]));
  FDCE \mem_q_reg[3][dst_addr][45] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [45]),
        .Q(\mem_q_reg[3][dst_addr] [45]));
  FDCE \mem_q_reg[3][dst_addr][46] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [46]),
        .Q(\mem_q_reg[3][dst_addr] [46]));
  FDCE \mem_q_reg[3][dst_addr][47] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [47]),
        .Q(\mem_q_reg[3][dst_addr] [47]));
  FDCE \mem_q_reg[3][dst_addr][48] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [48]),
        .Q(\mem_q_reg[3][dst_addr] [48]));
  FDCE \mem_q_reg[3][dst_addr][49] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [49]),
        .Q(\mem_q_reg[3][dst_addr] [49]));
  FDCE \mem_q_reg[3][dst_addr][4] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [4]),
        .Q(\mem_q_reg[3][dst_addr] [4]));
  FDCE \mem_q_reg[3][dst_addr][50] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [50]),
        .Q(\mem_q_reg[3][dst_addr] [50]));
  FDCE \mem_q_reg[3][dst_addr][51] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [51]),
        .Q(\mem_q_reg[3][dst_addr] [51]));
  FDCE \mem_q_reg[3][dst_addr][52] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [52]),
        .Q(\mem_q_reg[3][dst_addr] [52]));
  FDCE \mem_q_reg[3][dst_addr][53] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [53]),
        .Q(\mem_q_reg[3][dst_addr] [53]));
  FDCE \mem_q_reg[3][dst_addr][54] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [54]),
        .Q(\mem_q_reg[3][dst_addr] [54]));
  FDCE \mem_q_reg[3][dst_addr][55] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [55]),
        .Q(\mem_q_reg[3][dst_addr] [55]));
  FDCE \mem_q_reg[3][dst_addr][56] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [56]),
        .Q(\mem_q_reg[3][dst_addr] [56]));
  FDCE \mem_q_reg[3][dst_addr][57] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [57]),
        .Q(\mem_q_reg[3][dst_addr] [57]));
  FDCE \mem_q_reg[3][dst_addr][58] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [58]),
        .Q(\mem_q_reg[3][dst_addr] [58]));
  FDCE \mem_q_reg[3][dst_addr][59] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [59]),
        .Q(\mem_q_reg[3][dst_addr] [59]));
  FDCE \mem_q_reg[3][dst_addr][5] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [5]),
        .Q(\mem_q_reg[3][dst_addr] [5]));
  FDCE \mem_q_reg[3][dst_addr][60] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [60]),
        .Q(\mem_q_reg[3][dst_addr] [60]));
  FDCE \mem_q_reg[3][dst_addr][61] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [61]),
        .Q(\mem_q_reg[3][dst_addr] [61]));
  FDCE \mem_q_reg[3][dst_addr][62] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [62]),
        .Q(\mem_q_reg[3][dst_addr] [62]));
  FDCE \mem_q_reg[3][dst_addr][63] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [63]),
        .Q(\mem_q_reg[3][dst_addr] [63]));
  FDCE \mem_q_reg[3][dst_addr][6] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [6]),
        .Q(\mem_q_reg[3][dst_addr] [6]));
  FDCE \mem_q_reg[3][dst_addr][7] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [7]),
        .Q(\mem_q_reg[3][dst_addr] [7]));
  FDCE \mem_q_reg[3][dst_addr][8] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [8]),
        .Q(\mem_q_reg[3][dst_addr] [8]));
  FDCE \mem_q_reg[3][dst_addr][9] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [9]),
        .Q(\mem_q_reg[3][dst_addr] [9]));
  FDCE \mem_q_reg[3][length][0] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [0]),
        .Q(\mem_q_reg[3][length] [0]));
  FDCE \mem_q_reg[3][length][10] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [10]),
        .Q(\mem_q_reg[3][length] [10]));
  FDCE \mem_q_reg[3][length][11] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [11]),
        .Q(\mem_q_reg[3][length] [11]));
  FDCE \mem_q_reg[3][length][12] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [12]),
        .Q(\mem_q_reg[3][length] [12]));
  FDCE \mem_q_reg[3][length][13] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [13]),
        .Q(\mem_q_reg[3][length] [13]));
  FDCE \mem_q_reg[3][length][14] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [14]),
        .Q(\mem_q_reg[3][length] [14]));
  FDCE \mem_q_reg[3][length][15] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [15]),
        .Q(\mem_q_reg[3][length] [15]));
  FDCE \mem_q_reg[3][length][16] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [16]),
        .Q(\mem_q_reg[3][length] [16]));
  FDCE \mem_q_reg[3][length][17] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [17]),
        .Q(\mem_q_reg[3][length] [17]));
  FDCE \mem_q_reg[3][length][18] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [18]),
        .Q(\mem_q_reg[3][length] [18]));
  FDCE \mem_q_reg[3][length][19] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [19]),
        .Q(\mem_q_reg[3][length] [19]));
  FDCE \mem_q_reg[3][length][1] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [1]),
        .Q(\mem_q_reg[3][length] [1]));
  FDCE \mem_q_reg[3][length][20] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [20]),
        .Q(\mem_q_reg[3][length] [20]));
  FDCE \mem_q_reg[3][length][21] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [21]),
        .Q(\mem_q_reg[3][length] [21]));
  FDCE \mem_q_reg[3][length][22] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [22]),
        .Q(\mem_q_reg[3][length] [22]));
  FDCE \mem_q_reg[3][length][23] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [23]),
        .Q(\mem_q_reg[3][length] [23]));
  FDCE \mem_q_reg[3][length][24] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [24]),
        .Q(\mem_q_reg[3][length] [24]));
  FDCE \mem_q_reg[3][length][25] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [25]),
        .Q(\mem_q_reg[3][length] [25]));
  FDCE \mem_q_reg[3][length][26] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [26]),
        .Q(\mem_q_reg[3][length] [26]));
  FDCE \mem_q_reg[3][length][27] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [27]),
        .Q(\mem_q_reg[3][length] [27]));
  FDCE \mem_q_reg[3][length][28] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [28]),
        .Q(\mem_q_reg[3][length] [28]));
  FDCE \mem_q_reg[3][length][29] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [29]),
        .Q(\mem_q_reg[3][length] [29]));
  FDCE \mem_q_reg[3][length][2] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [2]),
        .Q(\mem_q_reg[3][length] [2]));
  FDCE \mem_q_reg[3][length][30] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [30]),
        .Q(\mem_q_reg[3][length] [30]));
  FDCE \mem_q_reg[3][length][31] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [31]),
        .Q(\mem_q_reg[3][length] [31]));
  FDCE \mem_q_reg[3][length][32] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [32]),
        .Q(\mem_q_reg[3][length] [32]));
  FDCE \mem_q_reg[3][length][33] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [33]),
        .Q(\mem_q_reg[3][length] [33]));
  FDCE \mem_q_reg[3][length][34] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [34]),
        .Q(\mem_q_reg[3][length] [34]));
  FDCE \mem_q_reg[3][length][35] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [35]),
        .Q(\mem_q_reg[3][length] [35]));
  FDCE \mem_q_reg[3][length][36] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [36]),
        .Q(\mem_q_reg[3][length] [36]));
  FDCE \mem_q_reg[3][length][37] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [37]),
        .Q(\mem_q_reg[3][length] [37]));
  FDCE \mem_q_reg[3][length][38] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [38]),
        .Q(\mem_q_reg[3][length] [38]));
  FDCE \mem_q_reg[3][length][39] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [39]),
        .Q(\mem_q_reg[3][length] [39]));
  FDCE \mem_q_reg[3][length][3] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [3]),
        .Q(\mem_q_reg[3][length] [3]));
  FDCE \mem_q_reg[3][length][40] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [40]),
        .Q(\mem_q_reg[3][length] [40]));
  FDCE \mem_q_reg[3][length][41] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [41]),
        .Q(\mem_q_reg[3][length] [41]));
  FDCE \mem_q_reg[3][length][42] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [42]),
        .Q(\mem_q_reg[3][length] [42]));
  FDCE \mem_q_reg[3][length][43] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [43]),
        .Q(\mem_q_reg[3][length] [43]));
  FDCE \mem_q_reg[3][length][44] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [44]),
        .Q(\mem_q_reg[3][length] [44]));
  FDCE \mem_q_reg[3][length][45] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [45]),
        .Q(\mem_q_reg[3][length] [45]));
  FDCE \mem_q_reg[3][length][46] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [46]),
        .Q(\mem_q_reg[3][length] [46]));
  FDCE \mem_q_reg[3][length][47] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [47]),
        .Q(\mem_q_reg[3][length] [47]));
  FDCE \mem_q_reg[3][length][48] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [48]),
        .Q(\mem_q_reg[3][length] [48]));
  FDCE \mem_q_reg[3][length][49] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [49]),
        .Q(\mem_q_reg[3][length] [49]));
  FDCE \mem_q_reg[3][length][4] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [4]),
        .Q(\mem_q_reg[3][length] [4]));
  FDCE \mem_q_reg[3][length][50] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [50]),
        .Q(\mem_q_reg[3][length] [50]));
  FDCE \mem_q_reg[3][length][51] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [51]),
        .Q(\mem_q_reg[3][length] [51]));
  FDCE \mem_q_reg[3][length][52] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [52]),
        .Q(\mem_q_reg[3][length] [52]));
  FDCE \mem_q_reg[3][length][53] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [53]),
        .Q(\mem_q_reg[3][length] [53]));
  FDCE \mem_q_reg[3][length][54] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [54]),
        .Q(\mem_q_reg[3][length] [54]));
  FDCE \mem_q_reg[3][length][55] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [55]),
        .Q(\mem_q_reg[3][length] [55]));
  FDCE \mem_q_reg[3][length][56] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [56]),
        .Q(\mem_q_reg[3][length] [56]));
  FDCE \mem_q_reg[3][length][57] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [57]),
        .Q(\mem_q_reg[3][length] [57]));
  FDCE \mem_q_reg[3][length][58] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [58]),
        .Q(\mem_q_reg[3][length] [58]));
  FDCE \mem_q_reg[3][length][59] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [59]),
        .Q(\mem_q_reg[3][length] [59]));
  FDCE \mem_q_reg[3][length][5] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [5]),
        .Q(\mem_q_reg[3][length] [5]));
  FDCE \mem_q_reg[3][length][60] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [60]),
        .Q(\mem_q_reg[3][length] [60]));
  FDCE \mem_q_reg[3][length][61] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [61]),
        .Q(\mem_q_reg[3][length] [61]));
  FDCE \mem_q_reg[3][length][62] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [62]),
        .Q(\mem_q_reg[3][length] [62]));
  FDCE \mem_q_reg[3][length][63] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [63]),
        .Q(\mem_q_reg[3][length] [63]));
  FDCE \mem_q_reg[3][length][6] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [6]),
        .Q(\mem_q_reg[3][length] [6]));
  FDCE \mem_q_reg[3][length][7] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [7]),
        .Q(\mem_q_reg[3][length] [7]));
  FDCE \mem_q_reg[3][length][8] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [8]),
        .Q(\mem_q_reg[3][length] [8]));
  FDCE \mem_q_reg[3][length][9] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [9]),
        .Q(\mem_q_reg[3][length] [9]));
  FDCE \mem_q_reg[3][opt][beo][decouple_rw] 
       (.C(clk),
        .CE(mem_q9_out),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][decouple_rw] ),
        .Q(\mem_q_reg[3][opt][beo][decouple_rw]__0 ));
  FDCE \mem_q_reg[3][opt][beo][src_reduce_len] 
       (.C(clk),
        .CE(mem_q9_out),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][src_reduce_len] ),
        .Q(\mem_q_reg[3][opt][beo][src_reduce_len]__0 ));
  FDCE \mem_q_reg[3][opt][src][burst][0] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(1'b1),
        .Q(\mem_q_reg[3][opt][src][burst] ));
  FDCE \mem_q_reg[3][src_addr][0] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [0]),
        .Q(\mem_q_reg[3][src_addr] [0]));
  FDCE \mem_q_reg[3][src_addr][10] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [10]),
        .Q(\mem_q_reg[3][src_addr] [10]));
  FDCE \mem_q_reg[3][src_addr][11] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [11]),
        .Q(\mem_q_reg[3][src_addr] [11]));
  FDCE \mem_q_reg[3][src_addr][12] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [12]),
        .Q(\mem_q_reg[3][src_addr] [12]));
  FDCE \mem_q_reg[3][src_addr][13] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [13]),
        .Q(\mem_q_reg[3][src_addr] [13]));
  FDCE \mem_q_reg[3][src_addr][14] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [14]),
        .Q(\mem_q_reg[3][src_addr] [14]));
  FDCE \mem_q_reg[3][src_addr][15] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [15]),
        .Q(\mem_q_reg[3][src_addr] [15]));
  FDCE \mem_q_reg[3][src_addr][16] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [16]),
        .Q(\mem_q_reg[3][src_addr] [16]));
  FDCE \mem_q_reg[3][src_addr][17] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [17]),
        .Q(\mem_q_reg[3][src_addr] [17]));
  FDCE \mem_q_reg[3][src_addr][18] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [18]),
        .Q(\mem_q_reg[3][src_addr] [18]));
  FDCE \mem_q_reg[3][src_addr][19] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [19]),
        .Q(\mem_q_reg[3][src_addr] [19]));
  FDCE \mem_q_reg[3][src_addr][1] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [1]),
        .Q(\mem_q_reg[3][src_addr] [1]));
  FDCE \mem_q_reg[3][src_addr][20] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [20]),
        .Q(\mem_q_reg[3][src_addr] [20]));
  FDCE \mem_q_reg[3][src_addr][21] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [21]),
        .Q(\mem_q_reg[3][src_addr] [21]));
  FDCE \mem_q_reg[3][src_addr][22] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [22]),
        .Q(\mem_q_reg[3][src_addr] [22]));
  FDCE \mem_q_reg[3][src_addr][23] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [23]),
        .Q(\mem_q_reg[3][src_addr] [23]));
  FDCE \mem_q_reg[3][src_addr][24] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [24]),
        .Q(\mem_q_reg[3][src_addr] [24]));
  FDCE \mem_q_reg[3][src_addr][25] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [25]),
        .Q(\mem_q_reg[3][src_addr] [25]));
  FDCE \mem_q_reg[3][src_addr][26] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [26]),
        .Q(\mem_q_reg[3][src_addr] [26]));
  FDCE \mem_q_reg[3][src_addr][27] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [27]),
        .Q(\mem_q_reg[3][src_addr] [27]));
  FDCE \mem_q_reg[3][src_addr][28] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [28]),
        .Q(\mem_q_reg[3][src_addr] [28]));
  FDCE \mem_q_reg[3][src_addr][29] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [29]),
        .Q(\mem_q_reg[3][src_addr] [29]));
  FDCE \mem_q_reg[3][src_addr][2] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [2]),
        .Q(\mem_q_reg[3][src_addr] [2]));
  FDCE \mem_q_reg[3][src_addr][30] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [30]),
        .Q(\mem_q_reg[3][src_addr] [30]));
  FDCE \mem_q_reg[3][src_addr][31] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [31]),
        .Q(\mem_q_reg[3][src_addr] [31]));
  FDCE \mem_q_reg[3][src_addr][32] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [32]),
        .Q(\mem_q_reg[3][src_addr] [32]));
  FDCE \mem_q_reg[3][src_addr][33] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [33]),
        .Q(\mem_q_reg[3][src_addr] [33]));
  FDCE \mem_q_reg[3][src_addr][34] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [34]),
        .Q(\mem_q_reg[3][src_addr] [34]));
  FDCE \mem_q_reg[3][src_addr][35] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [35]),
        .Q(\mem_q_reg[3][src_addr] [35]));
  FDCE \mem_q_reg[3][src_addr][36] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [36]),
        .Q(\mem_q_reg[3][src_addr] [36]));
  FDCE \mem_q_reg[3][src_addr][37] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [37]),
        .Q(\mem_q_reg[3][src_addr] [37]));
  FDCE \mem_q_reg[3][src_addr][38] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [38]),
        .Q(\mem_q_reg[3][src_addr] [38]));
  FDCE \mem_q_reg[3][src_addr][39] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [39]),
        .Q(\mem_q_reg[3][src_addr] [39]));
  FDCE \mem_q_reg[3][src_addr][3] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [3]),
        .Q(\mem_q_reg[3][src_addr] [3]));
  FDCE \mem_q_reg[3][src_addr][40] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [40]),
        .Q(\mem_q_reg[3][src_addr] [40]));
  FDCE \mem_q_reg[3][src_addr][41] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [41]),
        .Q(\mem_q_reg[3][src_addr] [41]));
  FDCE \mem_q_reg[3][src_addr][42] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [42]),
        .Q(\mem_q_reg[3][src_addr] [42]));
  FDCE \mem_q_reg[3][src_addr][43] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [43]),
        .Q(\mem_q_reg[3][src_addr] [43]));
  FDCE \mem_q_reg[3][src_addr][44] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [44]),
        .Q(\mem_q_reg[3][src_addr] [44]));
  FDCE \mem_q_reg[3][src_addr][45] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [45]),
        .Q(\mem_q_reg[3][src_addr] [45]));
  FDCE \mem_q_reg[3][src_addr][46] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [46]),
        .Q(\mem_q_reg[3][src_addr] [46]));
  FDCE \mem_q_reg[3][src_addr][47] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [47]),
        .Q(\mem_q_reg[3][src_addr] [47]));
  FDCE \mem_q_reg[3][src_addr][48] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [48]),
        .Q(\mem_q_reg[3][src_addr] [48]));
  FDCE \mem_q_reg[3][src_addr][49] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [49]),
        .Q(\mem_q_reg[3][src_addr] [49]));
  FDCE \mem_q_reg[3][src_addr][4] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [4]),
        .Q(\mem_q_reg[3][src_addr] [4]));
  FDCE \mem_q_reg[3][src_addr][50] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [50]),
        .Q(\mem_q_reg[3][src_addr] [50]));
  FDCE \mem_q_reg[3][src_addr][51] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [51]),
        .Q(\mem_q_reg[3][src_addr] [51]));
  FDCE \mem_q_reg[3][src_addr][52] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [52]),
        .Q(\mem_q_reg[3][src_addr] [52]));
  FDCE \mem_q_reg[3][src_addr][53] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [53]),
        .Q(\mem_q_reg[3][src_addr] [53]));
  FDCE \mem_q_reg[3][src_addr][54] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [54]),
        .Q(\mem_q_reg[3][src_addr] [54]));
  FDCE \mem_q_reg[3][src_addr][55] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [55]),
        .Q(\mem_q_reg[3][src_addr] [55]));
  FDCE \mem_q_reg[3][src_addr][56] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [56]),
        .Q(\mem_q_reg[3][src_addr] [56]));
  FDCE \mem_q_reg[3][src_addr][57] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [57]),
        .Q(\mem_q_reg[3][src_addr] [57]));
  FDCE \mem_q_reg[3][src_addr][58] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [58]),
        .Q(\mem_q_reg[3][src_addr] [58]));
  FDCE \mem_q_reg[3][src_addr][59] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [59]),
        .Q(\mem_q_reg[3][src_addr] [59]));
  FDCE \mem_q_reg[3][src_addr][5] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [5]),
        .Q(\mem_q_reg[3][src_addr] [5]));
  FDCE \mem_q_reg[3][src_addr][60] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [60]),
        .Q(\mem_q_reg[3][src_addr] [60]));
  FDCE \mem_q_reg[3][src_addr][61] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [61]),
        .Q(\mem_q_reg[3][src_addr] [61]));
  FDCE \mem_q_reg[3][src_addr][62] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [62]),
        .Q(\mem_q_reg[3][src_addr] [62]));
  FDCE \mem_q_reg[3][src_addr][63] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [63]),
        .Q(\mem_q_reg[3][src_addr] [63]));
  FDCE \mem_q_reg[3][src_addr][6] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [6]),
        .Q(\mem_q_reg[3][src_addr] [6]));
  FDCE \mem_q_reg[3][src_addr][7] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [7]),
        .Q(\mem_q_reg[3][src_addr] [7]));
  FDCE \mem_q_reg[3][src_addr][8] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [8]),
        .Q(\mem_q_reg[3][src_addr] [8]));
  FDCE \mem_q_reg[3][src_addr][9] 
       (.C(clk),
        .CE(\mem_q[3][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [9]),
        .Q(\mem_q_reg[3][src_addr] [9]));
  FDCE \mem_q_reg[4][dst_addr][0] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [0]),
        .Q(\mem_q_reg[4][dst_addr] [0]));
  FDCE \mem_q_reg[4][dst_addr][10] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [10]),
        .Q(\mem_q_reg[4][dst_addr] [10]));
  FDCE \mem_q_reg[4][dst_addr][11] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [11]),
        .Q(\mem_q_reg[4][dst_addr] [11]));
  FDCE \mem_q_reg[4][dst_addr][12] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [12]),
        .Q(\mem_q_reg[4][dst_addr] [12]));
  FDCE \mem_q_reg[4][dst_addr][13] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [13]),
        .Q(\mem_q_reg[4][dst_addr] [13]));
  FDCE \mem_q_reg[4][dst_addr][14] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [14]),
        .Q(\mem_q_reg[4][dst_addr] [14]));
  FDCE \mem_q_reg[4][dst_addr][15] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [15]),
        .Q(\mem_q_reg[4][dst_addr] [15]));
  FDCE \mem_q_reg[4][dst_addr][16] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [16]),
        .Q(\mem_q_reg[4][dst_addr] [16]));
  FDCE \mem_q_reg[4][dst_addr][17] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [17]),
        .Q(\mem_q_reg[4][dst_addr] [17]));
  FDCE \mem_q_reg[4][dst_addr][18] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [18]),
        .Q(\mem_q_reg[4][dst_addr] [18]));
  FDCE \mem_q_reg[4][dst_addr][19] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [19]),
        .Q(\mem_q_reg[4][dst_addr] [19]));
  FDCE \mem_q_reg[4][dst_addr][1] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [1]),
        .Q(\mem_q_reg[4][dst_addr] [1]));
  FDCE \mem_q_reg[4][dst_addr][20] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [20]),
        .Q(\mem_q_reg[4][dst_addr] [20]));
  FDCE \mem_q_reg[4][dst_addr][21] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [21]),
        .Q(\mem_q_reg[4][dst_addr] [21]));
  FDCE \mem_q_reg[4][dst_addr][22] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [22]),
        .Q(\mem_q_reg[4][dst_addr] [22]));
  FDCE \mem_q_reg[4][dst_addr][23] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [23]),
        .Q(\mem_q_reg[4][dst_addr] [23]));
  FDCE \mem_q_reg[4][dst_addr][24] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [24]),
        .Q(\mem_q_reg[4][dst_addr] [24]));
  FDCE \mem_q_reg[4][dst_addr][25] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [25]),
        .Q(\mem_q_reg[4][dst_addr] [25]));
  FDCE \mem_q_reg[4][dst_addr][26] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [26]),
        .Q(\mem_q_reg[4][dst_addr] [26]));
  FDCE \mem_q_reg[4][dst_addr][27] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [27]),
        .Q(\mem_q_reg[4][dst_addr] [27]));
  FDCE \mem_q_reg[4][dst_addr][28] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [28]),
        .Q(\mem_q_reg[4][dst_addr] [28]));
  FDCE \mem_q_reg[4][dst_addr][29] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [29]),
        .Q(\mem_q_reg[4][dst_addr] [29]));
  FDCE \mem_q_reg[4][dst_addr][2] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [2]),
        .Q(\mem_q_reg[4][dst_addr] [2]));
  FDCE \mem_q_reg[4][dst_addr][30] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [30]),
        .Q(\mem_q_reg[4][dst_addr] [30]));
  FDCE \mem_q_reg[4][dst_addr][31] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [31]),
        .Q(\mem_q_reg[4][dst_addr] [31]));
  FDCE \mem_q_reg[4][dst_addr][32] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [32]),
        .Q(\mem_q_reg[4][dst_addr] [32]));
  FDCE \mem_q_reg[4][dst_addr][33] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [33]),
        .Q(\mem_q_reg[4][dst_addr] [33]));
  FDCE \mem_q_reg[4][dst_addr][34] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [34]),
        .Q(\mem_q_reg[4][dst_addr] [34]));
  FDCE \mem_q_reg[4][dst_addr][35] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [35]),
        .Q(\mem_q_reg[4][dst_addr] [35]));
  FDCE \mem_q_reg[4][dst_addr][36] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [36]),
        .Q(\mem_q_reg[4][dst_addr] [36]));
  FDCE \mem_q_reg[4][dst_addr][37] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [37]),
        .Q(\mem_q_reg[4][dst_addr] [37]));
  FDCE \mem_q_reg[4][dst_addr][38] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [38]),
        .Q(\mem_q_reg[4][dst_addr] [38]));
  FDCE \mem_q_reg[4][dst_addr][39] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [39]),
        .Q(\mem_q_reg[4][dst_addr] [39]));
  FDCE \mem_q_reg[4][dst_addr][3] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [3]),
        .Q(\mem_q_reg[4][dst_addr] [3]));
  FDCE \mem_q_reg[4][dst_addr][40] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [40]),
        .Q(\mem_q_reg[4][dst_addr] [40]));
  FDCE \mem_q_reg[4][dst_addr][41] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [41]),
        .Q(\mem_q_reg[4][dst_addr] [41]));
  FDCE \mem_q_reg[4][dst_addr][42] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [42]),
        .Q(\mem_q_reg[4][dst_addr] [42]));
  FDCE \mem_q_reg[4][dst_addr][43] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [43]),
        .Q(\mem_q_reg[4][dst_addr] [43]));
  FDCE \mem_q_reg[4][dst_addr][44] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [44]),
        .Q(\mem_q_reg[4][dst_addr] [44]));
  FDCE \mem_q_reg[4][dst_addr][45] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [45]),
        .Q(\mem_q_reg[4][dst_addr] [45]));
  FDCE \mem_q_reg[4][dst_addr][46] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [46]),
        .Q(\mem_q_reg[4][dst_addr] [46]));
  FDCE \mem_q_reg[4][dst_addr][47] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [47]),
        .Q(\mem_q_reg[4][dst_addr] [47]));
  FDCE \mem_q_reg[4][dst_addr][48] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [48]),
        .Q(\mem_q_reg[4][dst_addr] [48]));
  FDCE \mem_q_reg[4][dst_addr][49] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [49]),
        .Q(\mem_q_reg[4][dst_addr] [49]));
  FDCE \mem_q_reg[4][dst_addr][4] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [4]),
        .Q(\mem_q_reg[4][dst_addr] [4]));
  FDCE \mem_q_reg[4][dst_addr][50] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [50]),
        .Q(\mem_q_reg[4][dst_addr] [50]));
  FDCE \mem_q_reg[4][dst_addr][51] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [51]),
        .Q(\mem_q_reg[4][dst_addr] [51]));
  FDCE \mem_q_reg[4][dst_addr][52] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [52]),
        .Q(\mem_q_reg[4][dst_addr] [52]));
  FDCE \mem_q_reg[4][dst_addr][53] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [53]),
        .Q(\mem_q_reg[4][dst_addr] [53]));
  FDCE \mem_q_reg[4][dst_addr][54] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [54]),
        .Q(\mem_q_reg[4][dst_addr] [54]));
  FDCE \mem_q_reg[4][dst_addr][55] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [55]),
        .Q(\mem_q_reg[4][dst_addr] [55]));
  FDCE \mem_q_reg[4][dst_addr][56] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [56]),
        .Q(\mem_q_reg[4][dst_addr] [56]));
  FDCE \mem_q_reg[4][dst_addr][57] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [57]),
        .Q(\mem_q_reg[4][dst_addr] [57]));
  FDCE \mem_q_reg[4][dst_addr][58] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [58]),
        .Q(\mem_q_reg[4][dst_addr] [58]));
  FDCE \mem_q_reg[4][dst_addr][59] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [59]),
        .Q(\mem_q_reg[4][dst_addr] [59]));
  FDCE \mem_q_reg[4][dst_addr][5] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [5]),
        .Q(\mem_q_reg[4][dst_addr] [5]));
  FDCE \mem_q_reg[4][dst_addr][60] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [60]),
        .Q(\mem_q_reg[4][dst_addr] [60]));
  FDCE \mem_q_reg[4][dst_addr][61] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [61]),
        .Q(\mem_q_reg[4][dst_addr] [61]));
  FDCE \mem_q_reg[4][dst_addr][62] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [62]),
        .Q(\mem_q_reg[4][dst_addr] [62]));
  FDCE \mem_q_reg[4][dst_addr][63] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [63]),
        .Q(\mem_q_reg[4][dst_addr] [63]));
  FDCE \mem_q_reg[4][dst_addr][6] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [6]),
        .Q(\mem_q_reg[4][dst_addr] [6]));
  FDCE \mem_q_reg[4][dst_addr][7] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [7]),
        .Q(\mem_q_reg[4][dst_addr] [7]));
  FDCE \mem_q_reg[4][dst_addr][8] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [8]),
        .Q(\mem_q_reg[4][dst_addr] [8]));
  FDCE \mem_q_reg[4][dst_addr][9] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [9]),
        .Q(\mem_q_reg[4][dst_addr] [9]));
  FDCE \mem_q_reg[4][length][0] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [0]),
        .Q(\mem_q_reg[4][length] [0]));
  FDCE \mem_q_reg[4][length][10] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [10]),
        .Q(\mem_q_reg[4][length] [10]));
  FDCE \mem_q_reg[4][length][11] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [11]),
        .Q(\mem_q_reg[4][length] [11]));
  FDCE \mem_q_reg[4][length][12] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [12]),
        .Q(\mem_q_reg[4][length] [12]));
  FDCE \mem_q_reg[4][length][13] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [13]),
        .Q(\mem_q_reg[4][length] [13]));
  FDCE \mem_q_reg[4][length][14] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [14]),
        .Q(\mem_q_reg[4][length] [14]));
  FDCE \mem_q_reg[4][length][15] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [15]),
        .Q(\mem_q_reg[4][length] [15]));
  FDCE \mem_q_reg[4][length][16] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [16]),
        .Q(\mem_q_reg[4][length] [16]));
  FDCE \mem_q_reg[4][length][17] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [17]),
        .Q(\mem_q_reg[4][length] [17]));
  FDCE \mem_q_reg[4][length][18] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [18]),
        .Q(\mem_q_reg[4][length] [18]));
  FDCE \mem_q_reg[4][length][19] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [19]),
        .Q(\mem_q_reg[4][length] [19]));
  FDCE \mem_q_reg[4][length][1] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [1]),
        .Q(\mem_q_reg[4][length] [1]));
  FDCE \mem_q_reg[4][length][20] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [20]),
        .Q(\mem_q_reg[4][length] [20]));
  FDCE \mem_q_reg[4][length][21] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [21]),
        .Q(\mem_q_reg[4][length] [21]));
  FDCE \mem_q_reg[4][length][22] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [22]),
        .Q(\mem_q_reg[4][length] [22]));
  FDCE \mem_q_reg[4][length][23] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [23]),
        .Q(\mem_q_reg[4][length] [23]));
  FDCE \mem_q_reg[4][length][24] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [24]),
        .Q(\mem_q_reg[4][length] [24]));
  FDCE \mem_q_reg[4][length][25] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [25]),
        .Q(\mem_q_reg[4][length] [25]));
  FDCE \mem_q_reg[4][length][26] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [26]),
        .Q(\mem_q_reg[4][length] [26]));
  FDCE \mem_q_reg[4][length][27] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [27]),
        .Q(\mem_q_reg[4][length] [27]));
  FDCE \mem_q_reg[4][length][28] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [28]),
        .Q(\mem_q_reg[4][length] [28]));
  FDCE \mem_q_reg[4][length][29] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [29]),
        .Q(\mem_q_reg[4][length] [29]));
  FDCE \mem_q_reg[4][length][2] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [2]),
        .Q(\mem_q_reg[4][length] [2]));
  FDCE \mem_q_reg[4][length][30] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [30]),
        .Q(\mem_q_reg[4][length] [30]));
  FDCE \mem_q_reg[4][length][31] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [31]),
        .Q(\mem_q_reg[4][length] [31]));
  FDCE \mem_q_reg[4][length][32] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [32]),
        .Q(\mem_q_reg[4][length] [32]));
  FDCE \mem_q_reg[4][length][33] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [33]),
        .Q(\mem_q_reg[4][length] [33]));
  FDCE \mem_q_reg[4][length][34] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [34]),
        .Q(\mem_q_reg[4][length] [34]));
  FDCE \mem_q_reg[4][length][35] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [35]),
        .Q(\mem_q_reg[4][length] [35]));
  FDCE \mem_q_reg[4][length][36] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [36]),
        .Q(\mem_q_reg[4][length] [36]));
  FDCE \mem_q_reg[4][length][37] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [37]),
        .Q(\mem_q_reg[4][length] [37]));
  FDCE \mem_q_reg[4][length][38] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [38]),
        .Q(\mem_q_reg[4][length] [38]));
  FDCE \mem_q_reg[4][length][39] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [39]),
        .Q(\mem_q_reg[4][length] [39]));
  FDCE \mem_q_reg[4][length][3] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [3]),
        .Q(\mem_q_reg[4][length] [3]));
  FDCE \mem_q_reg[4][length][40] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [40]),
        .Q(\mem_q_reg[4][length] [40]));
  FDCE \mem_q_reg[4][length][41] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [41]),
        .Q(\mem_q_reg[4][length] [41]));
  FDCE \mem_q_reg[4][length][42] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [42]),
        .Q(\mem_q_reg[4][length] [42]));
  FDCE \mem_q_reg[4][length][43] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [43]),
        .Q(\mem_q_reg[4][length] [43]));
  FDCE \mem_q_reg[4][length][44] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [44]),
        .Q(\mem_q_reg[4][length] [44]));
  FDCE \mem_q_reg[4][length][45] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [45]),
        .Q(\mem_q_reg[4][length] [45]));
  FDCE \mem_q_reg[4][length][46] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [46]),
        .Q(\mem_q_reg[4][length] [46]));
  FDCE \mem_q_reg[4][length][47] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [47]),
        .Q(\mem_q_reg[4][length] [47]));
  FDCE \mem_q_reg[4][length][48] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [48]),
        .Q(\mem_q_reg[4][length] [48]));
  FDCE \mem_q_reg[4][length][49] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [49]),
        .Q(\mem_q_reg[4][length] [49]));
  FDCE \mem_q_reg[4][length][4] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [4]),
        .Q(\mem_q_reg[4][length] [4]));
  FDCE \mem_q_reg[4][length][50] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [50]),
        .Q(\mem_q_reg[4][length] [50]));
  FDCE \mem_q_reg[4][length][51] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [51]),
        .Q(\mem_q_reg[4][length] [51]));
  FDCE \mem_q_reg[4][length][52] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [52]),
        .Q(\mem_q_reg[4][length] [52]));
  FDCE \mem_q_reg[4][length][53] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [53]),
        .Q(\mem_q_reg[4][length] [53]));
  FDCE \mem_q_reg[4][length][54] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [54]),
        .Q(\mem_q_reg[4][length] [54]));
  FDCE \mem_q_reg[4][length][55] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [55]),
        .Q(\mem_q_reg[4][length] [55]));
  FDCE \mem_q_reg[4][length][56] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [56]),
        .Q(\mem_q_reg[4][length] [56]));
  FDCE \mem_q_reg[4][length][57] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [57]),
        .Q(\mem_q_reg[4][length] [57]));
  FDCE \mem_q_reg[4][length][58] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [58]),
        .Q(\mem_q_reg[4][length] [58]));
  FDCE \mem_q_reg[4][length][59] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [59]),
        .Q(\mem_q_reg[4][length] [59]));
  FDCE \mem_q_reg[4][length][5] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [5]),
        .Q(\mem_q_reg[4][length] [5]));
  FDCE \mem_q_reg[4][length][60] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [60]),
        .Q(\mem_q_reg[4][length] [60]));
  FDCE \mem_q_reg[4][length][61] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [61]),
        .Q(\mem_q_reg[4][length] [61]));
  FDCE \mem_q_reg[4][length][62] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [62]),
        .Q(\mem_q_reg[4][length] [62]));
  FDCE \mem_q_reg[4][length][63] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [63]),
        .Q(\mem_q_reg[4][length] [63]));
  FDCE \mem_q_reg[4][length][6] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [6]),
        .Q(\mem_q_reg[4][length] [6]));
  FDCE \mem_q_reg[4][length][7] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [7]),
        .Q(\mem_q_reg[4][length] [7]));
  FDCE \mem_q_reg[4][length][8] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [8]),
        .Q(\mem_q_reg[4][length] [8]));
  FDCE \mem_q_reg[4][length][9] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [9]),
        .Q(\mem_q_reg[4][length] [9]));
  FDCE \mem_q_reg[4][opt][beo][decouple_rw] 
       (.C(clk),
        .CE(mem_q7_out),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][decouple_rw] ),
        .Q(\mem_q_reg[4][opt][beo][decouple_rw]__0 ));
  FDCE \mem_q_reg[4][opt][beo][src_reduce_len] 
       (.C(clk),
        .CE(mem_q7_out),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][src_reduce_len] ),
        .Q(\mem_q_reg[4][opt][beo][src_reduce_len]__0 ));
  FDCE \mem_q_reg[4][opt][src][burst][0] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(1'b1),
        .Q(\mem_q_reg[4][opt][src][burst] ));
  FDCE \mem_q_reg[4][src_addr][0] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [0]),
        .Q(\mem_q_reg[4][src_addr] [0]));
  FDCE \mem_q_reg[4][src_addr][10] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [10]),
        .Q(\mem_q_reg[4][src_addr] [10]));
  FDCE \mem_q_reg[4][src_addr][11] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [11]),
        .Q(\mem_q_reg[4][src_addr] [11]));
  FDCE \mem_q_reg[4][src_addr][12] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [12]),
        .Q(\mem_q_reg[4][src_addr] [12]));
  FDCE \mem_q_reg[4][src_addr][13] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [13]),
        .Q(\mem_q_reg[4][src_addr] [13]));
  FDCE \mem_q_reg[4][src_addr][14] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [14]),
        .Q(\mem_q_reg[4][src_addr] [14]));
  FDCE \mem_q_reg[4][src_addr][15] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [15]),
        .Q(\mem_q_reg[4][src_addr] [15]));
  FDCE \mem_q_reg[4][src_addr][16] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [16]),
        .Q(\mem_q_reg[4][src_addr] [16]));
  FDCE \mem_q_reg[4][src_addr][17] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [17]),
        .Q(\mem_q_reg[4][src_addr] [17]));
  FDCE \mem_q_reg[4][src_addr][18] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [18]),
        .Q(\mem_q_reg[4][src_addr] [18]));
  FDCE \mem_q_reg[4][src_addr][19] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [19]),
        .Q(\mem_q_reg[4][src_addr] [19]));
  FDCE \mem_q_reg[4][src_addr][1] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [1]),
        .Q(\mem_q_reg[4][src_addr] [1]));
  FDCE \mem_q_reg[4][src_addr][20] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [20]),
        .Q(\mem_q_reg[4][src_addr] [20]));
  FDCE \mem_q_reg[4][src_addr][21] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [21]),
        .Q(\mem_q_reg[4][src_addr] [21]));
  FDCE \mem_q_reg[4][src_addr][22] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [22]),
        .Q(\mem_q_reg[4][src_addr] [22]));
  FDCE \mem_q_reg[4][src_addr][23] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [23]),
        .Q(\mem_q_reg[4][src_addr] [23]));
  FDCE \mem_q_reg[4][src_addr][24] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [24]),
        .Q(\mem_q_reg[4][src_addr] [24]));
  FDCE \mem_q_reg[4][src_addr][25] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [25]),
        .Q(\mem_q_reg[4][src_addr] [25]));
  FDCE \mem_q_reg[4][src_addr][26] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [26]),
        .Q(\mem_q_reg[4][src_addr] [26]));
  FDCE \mem_q_reg[4][src_addr][27] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [27]),
        .Q(\mem_q_reg[4][src_addr] [27]));
  FDCE \mem_q_reg[4][src_addr][28] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [28]),
        .Q(\mem_q_reg[4][src_addr] [28]));
  FDCE \mem_q_reg[4][src_addr][29] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [29]),
        .Q(\mem_q_reg[4][src_addr] [29]));
  FDCE \mem_q_reg[4][src_addr][2] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [2]),
        .Q(\mem_q_reg[4][src_addr] [2]));
  FDCE \mem_q_reg[4][src_addr][30] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [30]),
        .Q(\mem_q_reg[4][src_addr] [30]));
  FDCE \mem_q_reg[4][src_addr][31] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [31]),
        .Q(\mem_q_reg[4][src_addr] [31]));
  FDCE \mem_q_reg[4][src_addr][32] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [32]),
        .Q(\mem_q_reg[4][src_addr] [32]));
  FDCE \mem_q_reg[4][src_addr][33] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [33]),
        .Q(\mem_q_reg[4][src_addr] [33]));
  FDCE \mem_q_reg[4][src_addr][34] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [34]),
        .Q(\mem_q_reg[4][src_addr] [34]));
  FDCE \mem_q_reg[4][src_addr][35] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [35]),
        .Q(\mem_q_reg[4][src_addr] [35]));
  FDCE \mem_q_reg[4][src_addr][36] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [36]),
        .Q(\mem_q_reg[4][src_addr] [36]));
  FDCE \mem_q_reg[4][src_addr][37] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [37]),
        .Q(\mem_q_reg[4][src_addr] [37]));
  FDCE \mem_q_reg[4][src_addr][38] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [38]),
        .Q(\mem_q_reg[4][src_addr] [38]));
  FDCE \mem_q_reg[4][src_addr][39] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [39]),
        .Q(\mem_q_reg[4][src_addr] [39]));
  FDCE \mem_q_reg[4][src_addr][3] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [3]),
        .Q(\mem_q_reg[4][src_addr] [3]));
  FDCE \mem_q_reg[4][src_addr][40] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [40]),
        .Q(\mem_q_reg[4][src_addr] [40]));
  FDCE \mem_q_reg[4][src_addr][41] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [41]),
        .Q(\mem_q_reg[4][src_addr] [41]));
  FDCE \mem_q_reg[4][src_addr][42] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [42]),
        .Q(\mem_q_reg[4][src_addr] [42]));
  FDCE \mem_q_reg[4][src_addr][43] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [43]),
        .Q(\mem_q_reg[4][src_addr] [43]));
  FDCE \mem_q_reg[4][src_addr][44] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [44]),
        .Q(\mem_q_reg[4][src_addr] [44]));
  FDCE \mem_q_reg[4][src_addr][45] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [45]),
        .Q(\mem_q_reg[4][src_addr] [45]));
  FDCE \mem_q_reg[4][src_addr][46] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [46]),
        .Q(\mem_q_reg[4][src_addr] [46]));
  FDCE \mem_q_reg[4][src_addr][47] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [47]),
        .Q(\mem_q_reg[4][src_addr] [47]));
  FDCE \mem_q_reg[4][src_addr][48] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [48]),
        .Q(\mem_q_reg[4][src_addr] [48]));
  FDCE \mem_q_reg[4][src_addr][49] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [49]),
        .Q(\mem_q_reg[4][src_addr] [49]));
  FDCE \mem_q_reg[4][src_addr][4] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [4]),
        .Q(\mem_q_reg[4][src_addr] [4]));
  FDCE \mem_q_reg[4][src_addr][50] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [50]),
        .Q(\mem_q_reg[4][src_addr] [50]));
  FDCE \mem_q_reg[4][src_addr][51] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [51]),
        .Q(\mem_q_reg[4][src_addr] [51]));
  FDCE \mem_q_reg[4][src_addr][52] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [52]),
        .Q(\mem_q_reg[4][src_addr] [52]));
  FDCE \mem_q_reg[4][src_addr][53] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [53]),
        .Q(\mem_q_reg[4][src_addr] [53]));
  FDCE \mem_q_reg[4][src_addr][54] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [54]),
        .Q(\mem_q_reg[4][src_addr] [54]));
  FDCE \mem_q_reg[4][src_addr][55] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [55]),
        .Q(\mem_q_reg[4][src_addr] [55]));
  FDCE \mem_q_reg[4][src_addr][56] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [56]),
        .Q(\mem_q_reg[4][src_addr] [56]));
  FDCE \mem_q_reg[4][src_addr][57] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [57]),
        .Q(\mem_q_reg[4][src_addr] [57]));
  FDCE \mem_q_reg[4][src_addr][58] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [58]),
        .Q(\mem_q_reg[4][src_addr] [58]));
  FDCE \mem_q_reg[4][src_addr][59] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [59]),
        .Q(\mem_q_reg[4][src_addr] [59]));
  FDCE \mem_q_reg[4][src_addr][5] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [5]),
        .Q(\mem_q_reg[4][src_addr] [5]));
  FDCE \mem_q_reg[4][src_addr][60] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [60]),
        .Q(\mem_q_reg[4][src_addr] [60]));
  FDCE \mem_q_reg[4][src_addr][61] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [61]),
        .Q(\mem_q_reg[4][src_addr] [61]));
  FDCE \mem_q_reg[4][src_addr][62] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [62]),
        .Q(\mem_q_reg[4][src_addr] [62]));
  FDCE \mem_q_reg[4][src_addr][63] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [63]),
        .Q(\mem_q_reg[4][src_addr] [63]));
  FDCE \mem_q_reg[4][src_addr][6] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [6]),
        .Q(\mem_q_reg[4][src_addr] [6]));
  FDCE \mem_q_reg[4][src_addr][7] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [7]),
        .Q(\mem_q_reg[4][src_addr] [7]));
  FDCE \mem_q_reg[4][src_addr][8] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [8]),
        .Q(\mem_q_reg[4][src_addr] [8]));
  FDCE \mem_q_reg[4][src_addr][9] 
       (.C(clk),
        .CE(\mem_q[4][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [9]),
        .Q(\mem_q_reg[4][src_addr] [9]));
  FDCE \mem_q_reg[5][dst_addr][0] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [0]),
        .Q(\mem_q_reg[5][dst_addr] [0]));
  FDCE \mem_q_reg[5][dst_addr][10] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [10]),
        .Q(\mem_q_reg[5][dst_addr] [10]));
  FDCE \mem_q_reg[5][dst_addr][11] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [11]),
        .Q(\mem_q_reg[5][dst_addr] [11]));
  FDCE \mem_q_reg[5][dst_addr][12] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [12]),
        .Q(\mem_q_reg[5][dst_addr] [12]));
  FDCE \mem_q_reg[5][dst_addr][13] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [13]),
        .Q(\mem_q_reg[5][dst_addr] [13]));
  FDCE \mem_q_reg[5][dst_addr][14] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [14]),
        .Q(\mem_q_reg[5][dst_addr] [14]));
  FDCE \mem_q_reg[5][dst_addr][15] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [15]),
        .Q(\mem_q_reg[5][dst_addr] [15]));
  FDCE \mem_q_reg[5][dst_addr][16] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [16]),
        .Q(\mem_q_reg[5][dst_addr] [16]));
  FDCE \mem_q_reg[5][dst_addr][17] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [17]),
        .Q(\mem_q_reg[5][dst_addr] [17]));
  FDCE \mem_q_reg[5][dst_addr][18] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [18]),
        .Q(\mem_q_reg[5][dst_addr] [18]));
  FDCE \mem_q_reg[5][dst_addr][19] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [19]),
        .Q(\mem_q_reg[5][dst_addr] [19]));
  FDCE \mem_q_reg[5][dst_addr][1] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [1]),
        .Q(\mem_q_reg[5][dst_addr] [1]));
  FDCE \mem_q_reg[5][dst_addr][20] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [20]),
        .Q(\mem_q_reg[5][dst_addr] [20]));
  FDCE \mem_q_reg[5][dst_addr][21] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [21]),
        .Q(\mem_q_reg[5][dst_addr] [21]));
  FDCE \mem_q_reg[5][dst_addr][22] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [22]),
        .Q(\mem_q_reg[5][dst_addr] [22]));
  FDCE \mem_q_reg[5][dst_addr][23] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [23]),
        .Q(\mem_q_reg[5][dst_addr] [23]));
  FDCE \mem_q_reg[5][dst_addr][24] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [24]),
        .Q(\mem_q_reg[5][dst_addr] [24]));
  FDCE \mem_q_reg[5][dst_addr][25] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [25]),
        .Q(\mem_q_reg[5][dst_addr] [25]));
  FDCE \mem_q_reg[5][dst_addr][26] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [26]),
        .Q(\mem_q_reg[5][dst_addr] [26]));
  FDCE \mem_q_reg[5][dst_addr][27] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [27]),
        .Q(\mem_q_reg[5][dst_addr] [27]));
  FDCE \mem_q_reg[5][dst_addr][28] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [28]),
        .Q(\mem_q_reg[5][dst_addr] [28]));
  FDCE \mem_q_reg[5][dst_addr][29] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [29]),
        .Q(\mem_q_reg[5][dst_addr] [29]));
  FDCE \mem_q_reg[5][dst_addr][2] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [2]),
        .Q(\mem_q_reg[5][dst_addr] [2]));
  FDCE \mem_q_reg[5][dst_addr][30] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [30]),
        .Q(\mem_q_reg[5][dst_addr] [30]));
  FDCE \mem_q_reg[5][dst_addr][31] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [31]),
        .Q(\mem_q_reg[5][dst_addr] [31]));
  FDCE \mem_q_reg[5][dst_addr][32] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [32]),
        .Q(\mem_q_reg[5][dst_addr] [32]));
  FDCE \mem_q_reg[5][dst_addr][33] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [33]),
        .Q(\mem_q_reg[5][dst_addr] [33]));
  FDCE \mem_q_reg[5][dst_addr][34] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [34]),
        .Q(\mem_q_reg[5][dst_addr] [34]));
  FDCE \mem_q_reg[5][dst_addr][35] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [35]),
        .Q(\mem_q_reg[5][dst_addr] [35]));
  FDCE \mem_q_reg[5][dst_addr][36] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [36]),
        .Q(\mem_q_reg[5][dst_addr] [36]));
  FDCE \mem_q_reg[5][dst_addr][37] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [37]),
        .Q(\mem_q_reg[5][dst_addr] [37]));
  FDCE \mem_q_reg[5][dst_addr][38] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [38]),
        .Q(\mem_q_reg[5][dst_addr] [38]));
  FDCE \mem_q_reg[5][dst_addr][39] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [39]),
        .Q(\mem_q_reg[5][dst_addr] [39]));
  FDCE \mem_q_reg[5][dst_addr][3] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [3]),
        .Q(\mem_q_reg[5][dst_addr] [3]));
  FDCE \mem_q_reg[5][dst_addr][40] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [40]),
        .Q(\mem_q_reg[5][dst_addr] [40]));
  FDCE \mem_q_reg[5][dst_addr][41] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [41]),
        .Q(\mem_q_reg[5][dst_addr] [41]));
  FDCE \mem_q_reg[5][dst_addr][42] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [42]),
        .Q(\mem_q_reg[5][dst_addr] [42]));
  FDCE \mem_q_reg[5][dst_addr][43] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [43]),
        .Q(\mem_q_reg[5][dst_addr] [43]));
  FDCE \mem_q_reg[5][dst_addr][44] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [44]),
        .Q(\mem_q_reg[5][dst_addr] [44]));
  FDCE \mem_q_reg[5][dst_addr][45] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [45]),
        .Q(\mem_q_reg[5][dst_addr] [45]));
  FDCE \mem_q_reg[5][dst_addr][46] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [46]),
        .Q(\mem_q_reg[5][dst_addr] [46]));
  FDCE \mem_q_reg[5][dst_addr][47] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [47]),
        .Q(\mem_q_reg[5][dst_addr] [47]));
  FDCE \mem_q_reg[5][dst_addr][48] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [48]),
        .Q(\mem_q_reg[5][dst_addr] [48]));
  FDCE \mem_q_reg[5][dst_addr][49] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [49]),
        .Q(\mem_q_reg[5][dst_addr] [49]));
  FDCE \mem_q_reg[5][dst_addr][4] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [4]),
        .Q(\mem_q_reg[5][dst_addr] [4]));
  FDCE \mem_q_reg[5][dst_addr][50] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [50]),
        .Q(\mem_q_reg[5][dst_addr] [50]));
  FDCE \mem_q_reg[5][dst_addr][51] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [51]),
        .Q(\mem_q_reg[5][dst_addr] [51]));
  FDCE \mem_q_reg[5][dst_addr][52] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [52]),
        .Q(\mem_q_reg[5][dst_addr] [52]));
  FDCE \mem_q_reg[5][dst_addr][53] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [53]),
        .Q(\mem_q_reg[5][dst_addr] [53]));
  FDCE \mem_q_reg[5][dst_addr][54] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [54]),
        .Q(\mem_q_reg[5][dst_addr] [54]));
  FDCE \mem_q_reg[5][dst_addr][55] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [55]),
        .Q(\mem_q_reg[5][dst_addr] [55]));
  FDCE \mem_q_reg[5][dst_addr][56] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [56]),
        .Q(\mem_q_reg[5][dst_addr] [56]));
  FDCE \mem_q_reg[5][dst_addr][57] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [57]),
        .Q(\mem_q_reg[5][dst_addr] [57]));
  FDCE \mem_q_reg[5][dst_addr][58] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [58]),
        .Q(\mem_q_reg[5][dst_addr] [58]));
  FDCE \mem_q_reg[5][dst_addr][59] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [59]),
        .Q(\mem_q_reg[5][dst_addr] [59]));
  FDCE \mem_q_reg[5][dst_addr][5] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [5]),
        .Q(\mem_q_reg[5][dst_addr] [5]));
  FDCE \mem_q_reg[5][dst_addr][60] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [60]),
        .Q(\mem_q_reg[5][dst_addr] [60]));
  FDCE \mem_q_reg[5][dst_addr][61] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [61]),
        .Q(\mem_q_reg[5][dst_addr] [61]));
  FDCE \mem_q_reg[5][dst_addr][62] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [62]),
        .Q(\mem_q_reg[5][dst_addr] [62]));
  FDCE \mem_q_reg[5][dst_addr][63] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [63]),
        .Q(\mem_q_reg[5][dst_addr] [63]));
  FDCE \mem_q_reg[5][dst_addr][6] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [6]),
        .Q(\mem_q_reg[5][dst_addr] [6]));
  FDCE \mem_q_reg[5][dst_addr][7] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [7]),
        .Q(\mem_q_reg[5][dst_addr] [7]));
  FDCE \mem_q_reg[5][dst_addr][8] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [8]),
        .Q(\mem_q_reg[5][dst_addr] [8]));
  FDCE \mem_q_reg[5][dst_addr][9] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [9]),
        .Q(\mem_q_reg[5][dst_addr] [9]));
  FDCE \mem_q_reg[5][length][0] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [0]),
        .Q(\mem_q_reg[5][length] [0]));
  FDCE \mem_q_reg[5][length][10] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [10]),
        .Q(\mem_q_reg[5][length] [10]));
  FDCE \mem_q_reg[5][length][11] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [11]),
        .Q(\mem_q_reg[5][length] [11]));
  FDCE \mem_q_reg[5][length][12] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [12]),
        .Q(\mem_q_reg[5][length] [12]));
  FDCE \mem_q_reg[5][length][13] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [13]),
        .Q(\mem_q_reg[5][length] [13]));
  FDCE \mem_q_reg[5][length][14] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [14]),
        .Q(\mem_q_reg[5][length] [14]));
  FDCE \mem_q_reg[5][length][15] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [15]),
        .Q(\mem_q_reg[5][length] [15]));
  FDCE \mem_q_reg[5][length][16] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [16]),
        .Q(\mem_q_reg[5][length] [16]));
  FDCE \mem_q_reg[5][length][17] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [17]),
        .Q(\mem_q_reg[5][length] [17]));
  FDCE \mem_q_reg[5][length][18] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [18]),
        .Q(\mem_q_reg[5][length] [18]));
  FDCE \mem_q_reg[5][length][19] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [19]),
        .Q(\mem_q_reg[5][length] [19]));
  FDCE \mem_q_reg[5][length][1] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [1]),
        .Q(\mem_q_reg[5][length] [1]));
  FDCE \mem_q_reg[5][length][20] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [20]),
        .Q(\mem_q_reg[5][length] [20]));
  FDCE \mem_q_reg[5][length][21] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [21]),
        .Q(\mem_q_reg[5][length] [21]));
  FDCE \mem_q_reg[5][length][22] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [22]),
        .Q(\mem_q_reg[5][length] [22]));
  FDCE \mem_q_reg[5][length][23] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [23]),
        .Q(\mem_q_reg[5][length] [23]));
  FDCE \mem_q_reg[5][length][24] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [24]),
        .Q(\mem_q_reg[5][length] [24]));
  FDCE \mem_q_reg[5][length][25] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [25]),
        .Q(\mem_q_reg[5][length] [25]));
  FDCE \mem_q_reg[5][length][26] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [26]),
        .Q(\mem_q_reg[5][length] [26]));
  FDCE \mem_q_reg[5][length][27] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [27]),
        .Q(\mem_q_reg[5][length] [27]));
  FDCE \mem_q_reg[5][length][28] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [28]),
        .Q(\mem_q_reg[5][length] [28]));
  FDCE \mem_q_reg[5][length][29] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [29]),
        .Q(\mem_q_reg[5][length] [29]));
  FDCE \mem_q_reg[5][length][2] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [2]),
        .Q(\mem_q_reg[5][length] [2]));
  FDCE \mem_q_reg[5][length][30] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [30]),
        .Q(\mem_q_reg[5][length] [30]));
  FDCE \mem_q_reg[5][length][31] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [31]),
        .Q(\mem_q_reg[5][length] [31]));
  FDCE \mem_q_reg[5][length][32] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [32]),
        .Q(\mem_q_reg[5][length] [32]));
  FDCE \mem_q_reg[5][length][33] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [33]),
        .Q(\mem_q_reg[5][length] [33]));
  FDCE \mem_q_reg[5][length][34] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [34]),
        .Q(\mem_q_reg[5][length] [34]));
  FDCE \mem_q_reg[5][length][35] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [35]),
        .Q(\mem_q_reg[5][length] [35]));
  FDCE \mem_q_reg[5][length][36] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [36]),
        .Q(\mem_q_reg[5][length] [36]));
  FDCE \mem_q_reg[5][length][37] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [37]),
        .Q(\mem_q_reg[5][length] [37]));
  FDCE \mem_q_reg[5][length][38] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [38]),
        .Q(\mem_q_reg[5][length] [38]));
  FDCE \mem_q_reg[5][length][39] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [39]),
        .Q(\mem_q_reg[5][length] [39]));
  FDCE \mem_q_reg[5][length][3] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [3]),
        .Q(\mem_q_reg[5][length] [3]));
  FDCE \mem_q_reg[5][length][40] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [40]),
        .Q(\mem_q_reg[5][length] [40]));
  FDCE \mem_q_reg[5][length][41] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [41]),
        .Q(\mem_q_reg[5][length] [41]));
  FDCE \mem_q_reg[5][length][42] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [42]),
        .Q(\mem_q_reg[5][length] [42]));
  FDCE \mem_q_reg[5][length][43] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [43]),
        .Q(\mem_q_reg[5][length] [43]));
  FDCE \mem_q_reg[5][length][44] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [44]),
        .Q(\mem_q_reg[5][length] [44]));
  FDCE \mem_q_reg[5][length][45] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [45]),
        .Q(\mem_q_reg[5][length] [45]));
  FDCE \mem_q_reg[5][length][46] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [46]),
        .Q(\mem_q_reg[5][length] [46]));
  FDCE \mem_q_reg[5][length][47] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [47]),
        .Q(\mem_q_reg[5][length] [47]));
  FDCE \mem_q_reg[5][length][48] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [48]),
        .Q(\mem_q_reg[5][length] [48]));
  FDCE \mem_q_reg[5][length][49] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [49]),
        .Q(\mem_q_reg[5][length] [49]));
  FDCE \mem_q_reg[5][length][4] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [4]),
        .Q(\mem_q_reg[5][length] [4]));
  FDCE \mem_q_reg[5][length][50] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [50]),
        .Q(\mem_q_reg[5][length] [50]));
  FDCE \mem_q_reg[5][length][51] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [51]),
        .Q(\mem_q_reg[5][length] [51]));
  FDCE \mem_q_reg[5][length][52] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [52]),
        .Q(\mem_q_reg[5][length] [52]));
  FDCE \mem_q_reg[5][length][53] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [53]),
        .Q(\mem_q_reg[5][length] [53]));
  FDCE \mem_q_reg[5][length][54] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [54]),
        .Q(\mem_q_reg[5][length] [54]));
  FDCE \mem_q_reg[5][length][55] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [55]),
        .Q(\mem_q_reg[5][length] [55]));
  FDCE \mem_q_reg[5][length][56] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [56]),
        .Q(\mem_q_reg[5][length] [56]));
  FDCE \mem_q_reg[5][length][57] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [57]),
        .Q(\mem_q_reg[5][length] [57]));
  FDCE \mem_q_reg[5][length][58] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [58]),
        .Q(\mem_q_reg[5][length] [58]));
  FDCE \mem_q_reg[5][length][59] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [59]),
        .Q(\mem_q_reg[5][length] [59]));
  FDCE \mem_q_reg[5][length][5] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [5]),
        .Q(\mem_q_reg[5][length] [5]));
  FDCE \mem_q_reg[5][length][60] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [60]),
        .Q(\mem_q_reg[5][length] [60]));
  FDCE \mem_q_reg[5][length][61] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [61]),
        .Q(\mem_q_reg[5][length] [61]));
  FDCE \mem_q_reg[5][length][62] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [62]),
        .Q(\mem_q_reg[5][length] [62]));
  FDCE \mem_q_reg[5][length][63] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [63]),
        .Q(\mem_q_reg[5][length] [63]));
  FDCE \mem_q_reg[5][length][6] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [6]),
        .Q(\mem_q_reg[5][length] [6]));
  FDCE \mem_q_reg[5][length][7] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [7]),
        .Q(\mem_q_reg[5][length] [7]));
  FDCE \mem_q_reg[5][length][8] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [8]),
        .Q(\mem_q_reg[5][length] [8]));
  FDCE \mem_q_reg[5][length][9] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [9]),
        .Q(\mem_q_reg[5][length] [9]));
  FDCE \mem_q_reg[5][opt][beo][decouple_rw] 
       (.C(clk),
        .CE(mem_q5_out),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][decouple_rw] ),
        .Q(\mem_q_reg[5][opt][beo][decouple_rw]__0 ));
  FDCE \mem_q_reg[5][opt][beo][src_reduce_len] 
       (.C(clk),
        .CE(mem_q5_out),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][src_reduce_len] ),
        .Q(\mem_q_reg[5][opt][beo][src_reduce_len]__0 ));
  FDCE \mem_q_reg[5][opt][src][burst][0] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(1'b1),
        .Q(\mem_q_reg[5][opt][src][burst] ));
  FDCE \mem_q_reg[5][src_addr][0] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [0]),
        .Q(\mem_q_reg[5][src_addr] [0]));
  FDCE \mem_q_reg[5][src_addr][10] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [10]),
        .Q(\mem_q_reg[5][src_addr] [10]));
  FDCE \mem_q_reg[5][src_addr][11] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [11]),
        .Q(\mem_q_reg[5][src_addr] [11]));
  FDCE \mem_q_reg[5][src_addr][12] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [12]),
        .Q(\mem_q_reg[5][src_addr] [12]));
  FDCE \mem_q_reg[5][src_addr][13] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [13]),
        .Q(\mem_q_reg[5][src_addr] [13]));
  FDCE \mem_q_reg[5][src_addr][14] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [14]),
        .Q(\mem_q_reg[5][src_addr] [14]));
  FDCE \mem_q_reg[5][src_addr][15] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [15]),
        .Q(\mem_q_reg[5][src_addr] [15]));
  FDCE \mem_q_reg[5][src_addr][16] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [16]),
        .Q(\mem_q_reg[5][src_addr] [16]));
  FDCE \mem_q_reg[5][src_addr][17] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [17]),
        .Q(\mem_q_reg[5][src_addr] [17]));
  FDCE \mem_q_reg[5][src_addr][18] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [18]),
        .Q(\mem_q_reg[5][src_addr] [18]));
  FDCE \mem_q_reg[5][src_addr][19] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [19]),
        .Q(\mem_q_reg[5][src_addr] [19]));
  FDCE \mem_q_reg[5][src_addr][1] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [1]),
        .Q(\mem_q_reg[5][src_addr] [1]));
  FDCE \mem_q_reg[5][src_addr][20] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [20]),
        .Q(\mem_q_reg[5][src_addr] [20]));
  FDCE \mem_q_reg[5][src_addr][21] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [21]),
        .Q(\mem_q_reg[5][src_addr] [21]));
  FDCE \mem_q_reg[5][src_addr][22] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [22]),
        .Q(\mem_q_reg[5][src_addr] [22]));
  FDCE \mem_q_reg[5][src_addr][23] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [23]),
        .Q(\mem_q_reg[5][src_addr] [23]));
  FDCE \mem_q_reg[5][src_addr][24] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [24]),
        .Q(\mem_q_reg[5][src_addr] [24]));
  FDCE \mem_q_reg[5][src_addr][25] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [25]),
        .Q(\mem_q_reg[5][src_addr] [25]));
  FDCE \mem_q_reg[5][src_addr][26] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [26]),
        .Q(\mem_q_reg[5][src_addr] [26]));
  FDCE \mem_q_reg[5][src_addr][27] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [27]),
        .Q(\mem_q_reg[5][src_addr] [27]));
  FDCE \mem_q_reg[5][src_addr][28] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [28]),
        .Q(\mem_q_reg[5][src_addr] [28]));
  FDCE \mem_q_reg[5][src_addr][29] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [29]),
        .Q(\mem_q_reg[5][src_addr] [29]));
  FDCE \mem_q_reg[5][src_addr][2] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [2]),
        .Q(\mem_q_reg[5][src_addr] [2]));
  FDCE \mem_q_reg[5][src_addr][30] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [30]),
        .Q(\mem_q_reg[5][src_addr] [30]));
  FDCE \mem_q_reg[5][src_addr][31] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [31]),
        .Q(\mem_q_reg[5][src_addr] [31]));
  FDCE \mem_q_reg[5][src_addr][32] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [32]),
        .Q(\mem_q_reg[5][src_addr] [32]));
  FDCE \mem_q_reg[5][src_addr][33] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [33]),
        .Q(\mem_q_reg[5][src_addr] [33]));
  FDCE \mem_q_reg[5][src_addr][34] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [34]),
        .Q(\mem_q_reg[5][src_addr] [34]));
  FDCE \mem_q_reg[5][src_addr][35] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [35]),
        .Q(\mem_q_reg[5][src_addr] [35]));
  FDCE \mem_q_reg[5][src_addr][36] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [36]),
        .Q(\mem_q_reg[5][src_addr] [36]));
  FDCE \mem_q_reg[5][src_addr][37] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [37]),
        .Q(\mem_q_reg[5][src_addr] [37]));
  FDCE \mem_q_reg[5][src_addr][38] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [38]),
        .Q(\mem_q_reg[5][src_addr] [38]));
  FDCE \mem_q_reg[5][src_addr][39] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [39]),
        .Q(\mem_q_reg[5][src_addr] [39]));
  FDCE \mem_q_reg[5][src_addr][3] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [3]),
        .Q(\mem_q_reg[5][src_addr] [3]));
  FDCE \mem_q_reg[5][src_addr][40] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [40]),
        .Q(\mem_q_reg[5][src_addr] [40]));
  FDCE \mem_q_reg[5][src_addr][41] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [41]),
        .Q(\mem_q_reg[5][src_addr] [41]));
  FDCE \mem_q_reg[5][src_addr][42] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [42]),
        .Q(\mem_q_reg[5][src_addr] [42]));
  FDCE \mem_q_reg[5][src_addr][43] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [43]),
        .Q(\mem_q_reg[5][src_addr] [43]));
  FDCE \mem_q_reg[5][src_addr][44] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [44]),
        .Q(\mem_q_reg[5][src_addr] [44]));
  FDCE \mem_q_reg[5][src_addr][45] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [45]),
        .Q(\mem_q_reg[5][src_addr] [45]));
  FDCE \mem_q_reg[5][src_addr][46] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [46]),
        .Q(\mem_q_reg[5][src_addr] [46]));
  FDCE \mem_q_reg[5][src_addr][47] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [47]),
        .Q(\mem_q_reg[5][src_addr] [47]));
  FDCE \mem_q_reg[5][src_addr][48] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [48]),
        .Q(\mem_q_reg[5][src_addr] [48]));
  FDCE \mem_q_reg[5][src_addr][49] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [49]),
        .Q(\mem_q_reg[5][src_addr] [49]));
  FDCE \mem_q_reg[5][src_addr][4] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [4]),
        .Q(\mem_q_reg[5][src_addr] [4]));
  FDCE \mem_q_reg[5][src_addr][50] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [50]),
        .Q(\mem_q_reg[5][src_addr] [50]));
  FDCE \mem_q_reg[5][src_addr][51] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [51]),
        .Q(\mem_q_reg[5][src_addr] [51]));
  FDCE \mem_q_reg[5][src_addr][52] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [52]),
        .Q(\mem_q_reg[5][src_addr] [52]));
  FDCE \mem_q_reg[5][src_addr][53] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [53]),
        .Q(\mem_q_reg[5][src_addr] [53]));
  FDCE \mem_q_reg[5][src_addr][54] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [54]),
        .Q(\mem_q_reg[5][src_addr] [54]));
  FDCE \mem_q_reg[5][src_addr][55] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [55]),
        .Q(\mem_q_reg[5][src_addr] [55]));
  FDCE \mem_q_reg[5][src_addr][56] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [56]),
        .Q(\mem_q_reg[5][src_addr] [56]));
  FDCE \mem_q_reg[5][src_addr][57] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [57]),
        .Q(\mem_q_reg[5][src_addr] [57]));
  FDCE \mem_q_reg[5][src_addr][58] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [58]),
        .Q(\mem_q_reg[5][src_addr] [58]));
  FDCE \mem_q_reg[5][src_addr][59] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [59]),
        .Q(\mem_q_reg[5][src_addr] [59]));
  FDCE \mem_q_reg[5][src_addr][5] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [5]),
        .Q(\mem_q_reg[5][src_addr] [5]));
  FDCE \mem_q_reg[5][src_addr][60] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [60]),
        .Q(\mem_q_reg[5][src_addr] [60]));
  FDCE \mem_q_reg[5][src_addr][61] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [61]),
        .Q(\mem_q_reg[5][src_addr] [61]));
  FDCE \mem_q_reg[5][src_addr][62] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [62]),
        .Q(\mem_q_reg[5][src_addr] [62]));
  FDCE \mem_q_reg[5][src_addr][63] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [63]),
        .Q(\mem_q_reg[5][src_addr] [63]));
  FDCE \mem_q_reg[5][src_addr][6] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [6]),
        .Q(\mem_q_reg[5][src_addr] [6]));
  FDCE \mem_q_reg[5][src_addr][7] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [7]),
        .Q(\mem_q_reg[5][src_addr] [7]));
  FDCE \mem_q_reg[5][src_addr][8] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [8]),
        .Q(\mem_q_reg[5][src_addr] [8]));
  FDCE \mem_q_reg[5][src_addr][9] 
       (.C(clk),
        .CE(\mem_q[5][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [9]),
        .Q(\mem_q_reg[5][src_addr] [9]));
  FDCE \mem_q_reg[6][dst_addr][0] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [0]),
        .Q(\mem_q_reg[6][dst_addr] [0]));
  FDCE \mem_q_reg[6][dst_addr][10] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [10]),
        .Q(\mem_q_reg[6][dst_addr] [10]));
  FDCE \mem_q_reg[6][dst_addr][11] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [11]),
        .Q(\mem_q_reg[6][dst_addr] [11]));
  FDCE \mem_q_reg[6][dst_addr][12] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [12]),
        .Q(\mem_q_reg[6][dst_addr] [12]));
  FDCE \mem_q_reg[6][dst_addr][13] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [13]),
        .Q(\mem_q_reg[6][dst_addr] [13]));
  FDCE \mem_q_reg[6][dst_addr][14] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [14]),
        .Q(\mem_q_reg[6][dst_addr] [14]));
  FDCE \mem_q_reg[6][dst_addr][15] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [15]),
        .Q(\mem_q_reg[6][dst_addr] [15]));
  FDCE \mem_q_reg[6][dst_addr][16] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [16]),
        .Q(\mem_q_reg[6][dst_addr] [16]));
  FDCE \mem_q_reg[6][dst_addr][17] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [17]),
        .Q(\mem_q_reg[6][dst_addr] [17]));
  FDCE \mem_q_reg[6][dst_addr][18] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [18]),
        .Q(\mem_q_reg[6][dst_addr] [18]));
  FDCE \mem_q_reg[6][dst_addr][19] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [19]),
        .Q(\mem_q_reg[6][dst_addr] [19]));
  FDCE \mem_q_reg[6][dst_addr][1] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [1]),
        .Q(\mem_q_reg[6][dst_addr] [1]));
  FDCE \mem_q_reg[6][dst_addr][20] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [20]),
        .Q(\mem_q_reg[6][dst_addr] [20]));
  FDCE \mem_q_reg[6][dst_addr][21] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [21]),
        .Q(\mem_q_reg[6][dst_addr] [21]));
  FDCE \mem_q_reg[6][dst_addr][22] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [22]),
        .Q(\mem_q_reg[6][dst_addr] [22]));
  FDCE \mem_q_reg[6][dst_addr][23] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [23]),
        .Q(\mem_q_reg[6][dst_addr] [23]));
  FDCE \mem_q_reg[6][dst_addr][24] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [24]),
        .Q(\mem_q_reg[6][dst_addr] [24]));
  FDCE \mem_q_reg[6][dst_addr][25] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [25]),
        .Q(\mem_q_reg[6][dst_addr] [25]));
  FDCE \mem_q_reg[6][dst_addr][26] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [26]),
        .Q(\mem_q_reg[6][dst_addr] [26]));
  FDCE \mem_q_reg[6][dst_addr][27] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [27]),
        .Q(\mem_q_reg[6][dst_addr] [27]));
  FDCE \mem_q_reg[6][dst_addr][28] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [28]),
        .Q(\mem_q_reg[6][dst_addr] [28]));
  FDCE \mem_q_reg[6][dst_addr][29] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [29]),
        .Q(\mem_q_reg[6][dst_addr] [29]));
  FDCE \mem_q_reg[6][dst_addr][2] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [2]),
        .Q(\mem_q_reg[6][dst_addr] [2]));
  FDCE \mem_q_reg[6][dst_addr][30] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [30]),
        .Q(\mem_q_reg[6][dst_addr] [30]));
  FDCE \mem_q_reg[6][dst_addr][31] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [31]),
        .Q(\mem_q_reg[6][dst_addr] [31]));
  FDCE \mem_q_reg[6][dst_addr][32] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [32]),
        .Q(\mem_q_reg[6][dst_addr] [32]));
  FDCE \mem_q_reg[6][dst_addr][33] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [33]),
        .Q(\mem_q_reg[6][dst_addr] [33]));
  FDCE \mem_q_reg[6][dst_addr][34] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [34]),
        .Q(\mem_q_reg[6][dst_addr] [34]));
  FDCE \mem_q_reg[6][dst_addr][35] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [35]),
        .Q(\mem_q_reg[6][dst_addr] [35]));
  FDCE \mem_q_reg[6][dst_addr][36] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [36]),
        .Q(\mem_q_reg[6][dst_addr] [36]));
  FDCE \mem_q_reg[6][dst_addr][37] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [37]),
        .Q(\mem_q_reg[6][dst_addr] [37]));
  FDCE \mem_q_reg[6][dst_addr][38] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [38]),
        .Q(\mem_q_reg[6][dst_addr] [38]));
  FDCE \mem_q_reg[6][dst_addr][39] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [39]),
        .Q(\mem_q_reg[6][dst_addr] [39]));
  FDCE \mem_q_reg[6][dst_addr][3] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [3]),
        .Q(\mem_q_reg[6][dst_addr] [3]));
  FDCE \mem_q_reg[6][dst_addr][40] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [40]),
        .Q(\mem_q_reg[6][dst_addr] [40]));
  FDCE \mem_q_reg[6][dst_addr][41] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [41]),
        .Q(\mem_q_reg[6][dst_addr] [41]));
  FDCE \mem_q_reg[6][dst_addr][42] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [42]),
        .Q(\mem_q_reg[6][dst_addr] [42]));
  FDCE \mem_q_reg[6][dst_addr][43] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [43]),
        .Q(\mem_q_reg[6][dst_addr] [43]));
  FDCE \mem_q_reg[6][dst_addr][44] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [44]),
        .Q(\mem_q_reg[6][dst_addr] [44]));
  FDCE \mem_q_reg[6][dst_addr][45] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [45]),
        .Q(\mem_q_reg[6][dst_addr] [45]));
  FDCE \mem_q_reg[6][dst_addr][46] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [46]),
        .Q(\mem_q_reg[6][dst_addr] [46]));
  FDCE \mem_q_reg[6][dst_addr][47] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [47]),
        .Q(\mem_q_reg[6][dst_addr] [47]));
  FDCE \mem_q_reg[6][dst_addr][48] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [48]),
        .Q(\mem_q_reg[6][dst_addr] [48]));
  FDCE \mem_q_reg[6][dst_addr][49] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [49]),
        .Q(\mem_q_reg[6][dst_addr] [49]));
  FDCE \mem_q_reg[6][dst_addr][4] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [4]),
        .Q(\mem_q_reg[6][dst_addr] [4]));
  FDCE \mem_q_reg[6][dst_addr][50] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [50]),
        .Q(\mem_q_reg[6][dst_addr] [50]));
  FDCE \mem_q_reg[6][dst_addr][51] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [51]),
        .Q(\mem_q_reg[6][dst_addr] [51]));
  FDCE \mem_q_reg[6][dst_addr][52] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [52]),
        .Q(\mem_q_reg[6][dst_addr] [52]));
  FDCE \mem_q_reg[6][dst_addr][53] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [53]),
        .Q(\mem_q_reg[6][dst_addr] [53]));
  FDCE \mem_q_reg[6][dst_addr][54] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [54]),
        .Q(\mem_q_reg[6][dst_addr] [54]));
  FDCE \mem_q_reg[6][dst_addr][55] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [55]),
        .Q(\mem_q_reg[6][dst_addr] [55]));
  FDCE \mem_q_reg[6][dst_addr][56] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [56]),
        .Q(\mem_q_reg[6][dst_addr] [56]));
  FDCE \mem_q_reg[6][dst_addr][57] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [57]),
        .Q(\mem_q_reg[6][dst_addr] [57]));
  FDCE \mem_q_reg[6][dst_addr][58] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [58]),
        .Q(\mem_q_reg[6][dst_addr] [58]));
  FDCE \mem_q_reg[6][dst_addr][59] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [59]),
        .Q(\mem_q_reg[6][dst_addr] [59]));
  FDCE \mem_q_reg[6][dst_addr][5] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [5]),
        .Q(\mem_q_reg[6][dst_addr] [5]));
  FDCE \mem_q_reg[6][dst_addr][60] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [60]),
        .Q(\mem_q_reg[6][dst_addr] [60]));
  FDCE \mem_q_reg[6][dst_addr][61] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [61]),
        .Q(\mem_q_reg[6][dst_addr] [61]));
  FDCE \mem_q_reg[6][dst_addr][62] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [62]),
        .Q(\mem_q_reg[6][dst_addr] [62]));
  FDCE \mem_q_reg[6][dst_addr][63] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [63]),
        .Q(\mem_q_reg[6][dst_addr] [63]));
  FDCE \mem_q_reg[6][dst_addr][6] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [6]),
        .Q(\mem_q_reg[6][dst_addr] [6]));
  FDCE \mem_q_reg[6][dst_addr][7] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [7]),
        .Q(\mem_q_reg[6][dst_addr] [7]));
  FDCE \mem_q_reg[6][dst_addr][8] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [8]),
        .Q(\mem_q_reg[6][dst_addr] [8]));
  FDCE \mem_q_reg[6][dst_addr][9] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [9]),
        .Q(\mem_q_reg[6][dst_addr] [9]));
  FDCE \mem_q_reg[6][length][0] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [0]),
        .Q(\mem_q_reg[6][length] [0]));
  FDCE \mem_q_reg[6][length][10] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [10]),
        .Q(\mem_q_reg[6][length] [10]));
  FDCE \mem_q_reg[6][length][11] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [11]),
        .Q(\mem_q_reg[6][length] [11]));
  FDCE \mem_q_reg[6][length][12] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [12]),
        .Q(\mem_q_reg[6][length] [12]));
  FDCE \mem_q_reg[6][length][13] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [13]),
        .Q(\mem_q_reg[6][length] [13]));
  FDCE \mem_q_reg[6][length][14] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [14]),
        .Q(\mem_q_reg[6][length] [14]));
  FDCE \mem_q_reg[6][length][15] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [15]),
        .Q(\mem_q_reg[6][length] [15]));
  FDCE \mem_q_reg[6][length][16] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [16]),
        .Q(\mem_q_reg[6][length] [16]));
  FDCE \mem_q_reg[6][length][17] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [17]),
        .Q(\mem_q_reg[6][length] [17]));
  FDCE \mem_q_reg[6][length][18] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [18]),
        .Q(\mem_q_reg[6][length] [18]));
  FDCE \mem_q_reg[6][length][19] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [19]),
        .Q(\mem_q_reg[6][length] [19]));
  FDCE \mem_q_reg[6][length][1] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [1]),
        .Q(\mem_q_reg[6][length] [1]));
  FDCE \mem_q_reg[6][length][20] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [20]),
        .Q(\mem_q_reg[6][length] [20]));
  FDCE \mem_q_reg[6][length][21] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [21]),
        .Q(\mem_q_reg[6][length] [21]));
  FDCE \mem_q_reg[6][length][22] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [22]),
        .Q(\mem_q_reg[6][length] [22]));
  FDCE \mem_q_reg[6][length][23] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [23]),
        .Q(\mem_q_reg[6][length] [23]));
  FDCE \mem_q_reg[6][length][24] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [24]),
        .Q(\mem_q_reg[6][length] [24]));
  FDCE \mem_q_reg[6][length][25] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [25]),
        .Q(\mem_q_reg[6][length] [25]));
  FDCE \mem_q_reg[6][length][26] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [26]),
        .Q(\mem_q_reg[6][length] [26]));
  FDCE \mem_q_reg[6][length][27] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [27]),
        .Q(\mem_q_reg[6][length] [27]));
  FDCE \mem_q_reg[6][length][28] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [28]),
        .Q(\mem_q_reg[6][length] [28]));
  FDCE \mem_q_reg[6][length][29] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [29]),
        .Q(\mem_q_reg[6][length] [29]));
  FDCE \mem_q_reg[6][length][2] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [2]),
        .Q(\mem_q_reg[6][length] [2]));
  FDCE \mem_q_reg[6][length][30] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [30]),
        .Q(\mem_q_reg[6][length] [30]));
  FDCE \mem_q_reg[6][length][31] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [31]),
        .Q(\mem_q_reg[6][length] [31]));
  FDCE \mem_q_reg[6][length][32] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [32]),
        .Q(\mem_q_reg[6][length] [32]));
  FDCE \mem_q_reg[6][length][33] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [33]),
        .Q(\mem_q_reg[6][length] [33]));
  FDCE \mem_q_reg[6][length][34] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [34]),
        .Q(\mem_q_reg[6][length] [34]));
  FDCE \mem_q_reg[6][length][35] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [35]),
        .Q(\mem_q_reg[6][length] [35]));
  FDCE \mem_q_reg[6][length][36] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [36]),
        .Q(\mem_q_reg[6][length] [36]));
  FDCE \mem_q_reg[6][length][37] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [37]),
        .Q(\mem_q_reg[6][length] [37]));
  FDCE \mem_q_reg[6][length][38] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [38]),
        .Q(\mem_q_reg[6][length] [38]));
  FDCE \mem_q_reg[6][length][39] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [39]),
        .Q(\mem_q_reg[6][length] [39]));
  FDCE \mem_q_reg[6][length][3] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [3]),
        .Q(\mem_q_reg[6][length] [3]));
  FDCE \mem_q_reg[6][length][40] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [40]),
        .Q(\mem_q_reg[6][length] [40]));
  FDCE \mem_q_reg[6][length][41] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [41]),
        .Q(\mem_q_reg[6][length] [41]));
  FDCE \mem_q_reg[6][length][42] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [42]),
        .Q(\mem_q_reg[6][length] [42]));
  FDCE \mem_q_reg[6][length][43] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [43]),
        .Q(\mem_q_reg[6][length] [43]));
  FDCE \mem_q_reg[6][length][44] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [44]),
        .Q(\mem_q_reg[6][length] [44]));
  FDCE \mem_q_reg[6][length][45] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [45]),
        .Q(\mem_q_reg[6][length] [45]));
  FDCE \mem_q_reg[6][length][46] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [46]),
        .Q(\mem_q_reg[6][length] [46]));
  FDCE \mem_q_reg[6][length][47] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [47]),
        .Q(\mem_q_reg[6][length] [47]));
  FDCE \mem_q_reg[6][length][48] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [48]),
        .Q(\mem_q_reg[6][length] [48]));
  FDCE \mem_q_reg[6][length][49] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [49]),
        .Q(\mem_q_reg[6][length] [49]));
  FDCE \mem_q_reg[6][length][4] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [4]),
        .Q(\mem_q_reg[6][length] [4]));
  FDCE \mem_q_reg[6][length][50] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [50]),
        .Q(\mem_q_reg[6][length] [50]));
  FDCE \mem_q_reg[6][length][51] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [51]),
        .Q(\mem_q_reg[6][length] [51]));
  FDCE \mem_q_reg[6][length][52] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [52]),
        .Q(\mem_q_reg[6][length] [52]));
  FDCE \mem_q_reg[6][length][53] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [53]),
        .Q(\mem_q_reg[6][length] [53]));
  FDCE \mem_q_reg[6][length][54] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [54]),
        .Q(\mem_q_reg[6][length] [54]));
  FDCE \mem_q_reg[6][length][55] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [55]),
        .Q(\mem_q_reg[6][length] [55]));
  FDCE \mem_q_reg[6][length][56] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [56]),
        .Q(\mem_q_reg[6][length] [56]));
  FDCE \mem_q_reg[6][length][57] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [57]),
        .Q(\mem_q_reg[6][length] [57]));
  FDCE \mem_q_reg[6][length][58] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [58]),
        .Q(\mem_q_reg[6][length] [58]));
  FDCE \mem_q_reg[6][length][59] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [59]),
        .Q(\mem_q_reg[6][length] [59]));
  FDCE \mem_q_reg[6][length][5] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [5]),
        .Q(\mem_q_reg[6][length] [5]));
  FDCE \mem_q_reg[6][length][60] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [60]),
        .Q(\mem_q_reg[6][length] [60]));
  FDCE \mem_q_reg[6][length][61] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [61]),
        .Q(\mem_q_reg[6][length] [61]));
  FDCE \mem_q_reg[6][length][62] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [62]),
        .Q(\mem_q_reg[6][length] [62]));
  FDCE \mem_q_reg[6][length][63] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [63]),
        .Q(\mem_q_reg[6][length] [63]));
  FDCE \mem_q_reg[6][length][6] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [6]),
        .Q(\mem_q_reg[6][length] [6]));
  FDCE \mem_q_reg[6][length][7] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [7]),
        .Q(\mem_q_reg[6][length] [7]));
  FDCE \mem_q_reg[6][length][8] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [8]),
        .Q(\mem_q_reg[6][length] [8]));
  FDCE \mem_q_reg[6][length][9] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [9]),
        .Q(\mem_q_reg[6][length] [9]));
  FDCE \mem_q_reg[6][opt][beo][decouple_rw] 
       (.C(clk),
        .CE(mem_q3_out),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][decouple_rw] ),
        .Q(\mem_q_reg[6][opt][beo][decouple_rw]__0 ));
  FDCE \mem_q_reg[6][opt][beo][src_reduce_len] 
       (.C(clk),
        .CE(mem_q3_out),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][src_reduce_len] ),
        .Q(\mem_q_reg[6][opt][beo][src_reduce_len]__0 ));
  FDCE \mem_q_reg[6][opt][src][burst][0] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(1'b1),
        .Q(\mem_q_reg[6][opt][src][burst] ));
  FDCE \mem_q_reg[6][src_addr][0] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [0]),
        .Q(\mem_q_reg[6][src_addr] [0]));
  FDCE \mem_q_reg[6][src_addr][10] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [10]),
        .Q(\mem_q_reg[6][src_addr] [10]));
  FDCE \mem_q_reg[6][src_addr][11] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [11]),
        .Q(\mem_q_reg[6][src_addr] [11]));
  FDCE \mem_q_reg[6][src_addr][12] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [12]),
        .Q(\mem_q_reg[6][src_addr] [12]));
  FDCE \mem_q_reg[6][src_addr][13] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [13]),
        .Q(\mem_q_reg[6][src_addr] [13]));
  FDCE \mem_q_reg[6][src_addr][14] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [14]),
        .Q(\mem_q_reg[6][src_addr] [14]));
  FDCE \mem_q_reg[6][src_addr][15] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [15]),
        .Q(\mem_q_reg[6][src_addr] [15]));
  FDCE \mem_q_reg[6][src_addr][16] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [16]),
        .Q(\mem_q_reg[6][src_addr] [16]));
  FDCE \mem_q_reg[6][src_addr][17] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [17]),
        .Q(\mem_q_reg[6][src_addr] [17]));
  FDCE \mem_q_reg[6][src_addr][18] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [18]),
        .Q(\mem_q_reg[6][src_addr] [18]));
  FDCE \mem_q_reg[6][src_addr][19] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [19]),
        .Q(\mem_q_reg[6][src_addr] [19]));
  FDCE \mem_q_reg[6][src_addr][1] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [1]),
        .Q(\mem_q_reg[6][src_addr] [1]));
  FDCE \mem_q_reg[6][src_addr][20] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [20]),
        .Q(\mem_q_reg[6][src_addr] [20]));
  FDCE \mem_q_reg[6][src_addr][21] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [21]),
        .Q(\mem_q_reg[6][src_addr] [21]));
  FDCE \mem_q_reg[6][src_addr][22] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [22]),
        .Q(\mem_q_reg[6][src_addr] [22]));
  FDCE \mem_q_reg[6][src_addr][23] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [23]),
        .Q(\mem_q_reg[6][src_addr] [23]));
  FDCE \mem_q_reg[6][src_addr][24] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [24]),
        .Q(\mem_q_reg[6][src_addr] [24]));
  FDCE \mem_q_reg[6][src_addr][25] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [25]),
        .Q(\mem_q_reg[6][src_addr] [25]));
  FDCE \mem_q_reg[6][src_addr][26] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [26]),
        .Q(\mem_q_reg[6][src_addr] [26]));
  FDCE \mem_q_reg[6][src_addr][27] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [27]),
        .Q(\mem_q_reg[6][src_addr] [27]));
  FDCE \mem_q_reg[6][src_addr][28] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [28]),
        .Q(\mem_q_reg[6][src_addr] [28]));
  FDCE \mem_q_reg[6][src_addr][29] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [29]),
        .Q(\mem_q_reg[6][src_addr] [29]));
  FDCE \mem_q_reg[6][src_addr][2] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [2]),
        .Q(\mem_q_reg[6][src_addr] [2]));
  FDCE \mem_q_reg[6][src_addr][30] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [30]),
        .Q(\mem_q_reg[6][src_addr] [30]));
  FDCE \mem_q_reg[6][src_addr][31] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [31]),
        .Q(\mem_q_reg[6][src_addr] [31]));
  FDCE \mem_q_reg[6][src_addr][32] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [32]),
        .Q(\mem_q_reg[6][src_addr] [32]));
  FDCE \mem_q_reg[6][src_addr][33] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [33]),
        .Q(\mem_q_reg[6][src_addr] [33]));
  FDCE \mem_q_reg[6][src_addr][34] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [34]),
        .Q(\mem_q_reg[6][src_addr] [34]));
  FDCE \mem_q_reg[6][src_addr][35] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [35]),
        .Q(\mem_q_reg[6][src_addr] [35]));
  FDCE \mem_q_reg[6][src_addr][36] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [36]),
        .Q(\mem_q_reg[6][src_addr] [36]));
  FDCE \mem_q_reg[6][src_addr][37] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [37]),
        .Q(\mem_q_reg[6][src_addr] [37]));
  FDCE \mem_q_reg[6][src_addr][38] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [38]),
        .Q(\mem_q_reg[6][src_addr] [38]));
  FDCE \mem_q_reg[6][src_addr][39] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [39]),
        .Q(\mem_q_reg[6][src_addr] [39]));
  FDCE \mem_q_reg[6][src_addr][3] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [3]),
        .Q(\mem_q_reg[6][src_addr] [3]));
  FDCE \mem_q_reg[6][src_addr][40] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [40]),
        .Q(\mem_q_reg[6][src_addr] [40]));
  FDCE \mem_q_reg[6][src_addr][41] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [41]),
        .Q(\mem_q_reg[6][src_addr] [41]));
  FDCE \mem_q_reg[6][src_addr][42] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [42]),
        .Q(\mem_q_reg[6][src_addr] [42]));
  FDCE \mem_q_reg[6][src_addr][43] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [43]),
        .Q(\mem_q_reg[6][src_addr] [43]));
  FDCE \mem_q_reg[6][src_addr][44] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [44]),
        .Q(\mem_q_reg[6][src_addr] [44]));
  FDCE \mem_q_reg[6][src_addr][45] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [45]),
        .Q(\mem_q_reg[6][src_addr] [45]));
  FDCE \mem_q_reg[6][src_addr][46] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [46]),
        .Q(\mem_q_reg[6][src_addr] [46]));
  FDCE \mem_q_reg[6][src_addr][47] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [47]),
        .Q(\mem_q_reg[6][src_addr] [47]));
  FDCE \mem_q_reg[6][src_addr][48] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [48]),
        .Q(\mem_q_reg[6][src_addr] [48]));
  FDCE \mem_q_reg[6][src_addr][49] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [49]),
        .Q(\mem_q_reg[6][src_addr] [49]));
  FDCE \mem_q_reg[6][src_addr][4] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [4]),
        .Q(\mem_q_reg[6][src_addr] [4]));
  FDCE \mem_q_reg[6][src_addr][50] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [50]),
        .Q(\mem_q_reg[6][src_addr] [50]));
  FDCE \mem_q_reg[6][src_addr][51] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [51]),
        .Q(\mem_q_reg[6][src_addr] [51]));
  FDCE \mem_q_reg[6][src_addr][52] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [52]),
        .Q(\mem_q_reg[6][src_addr] [52]));
  FDCE \mem_q_reg[6][src_addr][53] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [53]),
        .Q(\mem_q_reg[6][src_addr] [53]));
  FDCE \mem_q_reg[6][src_addr][54] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [54]),
        .Q(\mem_q_reg[6][src_addr] [54]));
  FDCE \mem_q_reg[6][src_addr][55] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [55]),
        .Q(\mem_q_reg[6][src_addr] [55]));
  FDCE \mem_q_reg[6][src_addr][56] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [56]),
        .Q(\mem_q_reg[6][src_addr] [56]));
  FDCE \mem_q_reg[6][src_addr][57] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [57]),
        .Q(\mem_q_reg[6][src_addr] [57]));
  FDCE \mem_q_reg[6][src_addr][58] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [58]),
        .Q(\mem_q_reg[6][src_addr] [58]));
  FDCE \mem_q_reg[6][src_addr][59] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [59]),
        .Q(\mem_q_reg[6][src_addr] [59]));
  FDCE \mem_q_reg[6][src_addr][5] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [5]),
        .Q(\mem_q_reg[6][src_addr] [5]));
  FDCE \mem_q_reg[6][src_addr][60] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [60]),
        .Q(\mem_q_reg[6][src_addr] [60]));
  FDCE \mem_q_reg[6][src_addr][61] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [61]),
        .Q(\mem_q_reg[6][src_addr] [61]));
  FDCE \mem_q_reg[6][src_addr][62] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [62]),
        .Q(\mem_q_reg[6][src_addr] [62]));
  FDCE \mem_q_reg[6][src_addr][63] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [63]),
        .Q(\mem_q_reg[6][src_addr] [63]));
  FDCE \mem_q_reg[6][src_addr][6] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [6]),
        .Q(\mem_q_reg[6][src_addr] [6]));
  FDCE \mem_q_reg[6][src_addr][7] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [7]),
        .Q(\mem_q_reg[6][src_addr] [7]));
  FDCE \mem_q_reg[6][src_addr][8] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [8]),
        .Q(\mem_q_reg[6][src_addr] [8]));
  FDCE \mem_q_reg[6][src_addr][9] 
       (.C(clk),
        .CE(\mem_q[6][length][63]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [9]),
        .Q(\mem_q_reg[6][src_addr] [9]));
  FDCE \mem_q_reg[7][dst_addr][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [0]),
        .Q(\mem_q_reg[7][dst_addr] [0]));
  FDCE \mem_q_reg[7][dst_addr][10] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [10]),
        .Q(\mem_q_reg[7][dst_addr] [10]));
  FDCE \mem_q_reg[7][dst_addr][11] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [11]),
        .Q(\mem_q_reg[7][dst_addr] [11]));
  FDCE \mem_q_reg[7][dst_addr][12] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [12]),
        .Q(\mem_q_reg[7][dst_addr] [12]));
  FDCE \mem_q_reg[7][dst_addr][13] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [13]),
        .Q(\mem_q_reg[7][dst_addr] [13]));
  FDCE \mem_q_reg[7][dst_addr][14] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [14]),
        .Q(\mem_q_reg[7][dst_addr] [14]));
  FDCE \mem_q_reg[7][dst_addr][15] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [15]),
        .Q(\mem_q_reg[7][dst_addr] [15]));
  FDCE \mem_q_reg[7][dst_addr][16] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [16]),
        .Q(\mem_q_reg[7][dst_addr] [16]));
  FDCE \mem_q_reg[7][dst_addr][17] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [17]),
        .Q(\mem_q_reg[7][dst_addr] [17]));
  FDCE \mem_q_reg[7][dst_addr][18] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [18]),
        .Q(\mem_q_reg[7][dst_addr] [18]));
  FDCE \mem_q_reg[7][dst_addr][19] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [19]),
        .Q(\mem_q_reg[7][dst_addr] [19]));
  FDCE \mem_q_reg[7][dst_addr][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [1]),
        .Q(\mem_q_reg[7][dst_addr] [1]));
  FDCE \mem_q_reg[7][dst_addr][20] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [20]),
        .Q(\mem_q_reg[7][dst_addr] [20]));
  FDCE \mem_q_reg[7][dst_addr][21] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [21]),
        .Q(\mem_q_reg[7][dst_addr] [21]));
  FDCE \mem_q_reg[7][dst_addr][22] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [22]),
        .Q(\mem_q_reg[7][dst_addr] [22]));
  FDCE \mem_q_reg[7][dst_addr][23] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [23]),
        .Q(\mem_q_reg[7][dst_addr] [23]));
  FDCE \mem_q_reg[7][dst_addr][24] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [24]),
        .Q(\mem_q_reg[7][dst_addr] [24]));
  FDCE \mem_q_reg[7][dst_addr][25] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [25]),
        .Q(\mem_q_reg[7][dst_addr] [25]));
  FDCE \mem_q_reg[7][dst_addr][26] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [26]),
        .Q(\mem_q_reg[7][dst_addr] [26]));
  FDCE \mem_q_reg[7][dst_addr][27] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [27]),
        .Q(\mem_q_reg[7][dst_addr] [27]));
  FDCE \mem_q_reg[7][dst_addr][28] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [28]),
        .Q(\mem_q_reg[7][dst_addr] [28]));
  FDCE \mem_q_reg[7][dst_addr][29] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [29]),
        .Q(\mem_q_reg[7][dst_addr] [29]));
  FDCE \mem_q_reg[7][dst_addr][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [2]),
        .Q(\mem_q_reg[7][dst_addr] [2]));
  FDCE \mem_q_reg[7][dst_addr][30] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [30]),
        .Q(\mem_q_reg[7][dst_addr] [30]));
  FDCE \mem_q_reg[7][dst_addr][31] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [31]),
        .Q(\mem_q_reg[7][dst_addr] [31]));
  FDCE \mem_q_reg[7][dst_addr][32] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [32]),
        .Q(\mem_q_reg[7][dst_addr] [32]));
  FDCE \mem_q_reg[7][dst_addr][33] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [33]),
        .Q(\mem_q_reg[7][dst_addr] [33]));
  FDCE \mem_q_reg[7][dst_addr][34] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [34]),
        .Q(\mem_q_reg[7][dst_addr] [34]));
  FDCE \mem_q_reg[7][dst_addr][35] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [35]),
        .Q(\mem_q_reg[7][dst_addr] [35]));
  FDCE \mem_q_reg[7][dst_addr][36] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [36]),
        .Q(\mem_q_reg[7][dst_addr] [36]));
  FDCE \mem_q_reg[7][dst_addr][37] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [37]),
        .Q(\mem_q_reg[7][dst_addr] [37]));
  FDCE \mem_q_reg[7][dst_addr][38] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [38]),
        .Q(\mem_q_reg[7][dst_addr] [38]));
  FDCE \mem_q_reg[7][dst_addr][39] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [39]),
        .Q(\mem_q_reg[7][dst_addr] [39]));
  FDCE \mem_q_reg[7][dst_addr][3] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [3]),
        .Q(\mem_q_reg[7][dst_addr] [3]));
  FDCE \mem_q_reg[7][dst_addr][40] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [40]),
        .Q(\mem_q_reg[7][dst_addr] [40]));
  FDCE \mem_q_reg[7][dst_addr][41] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [41]),
        .Q(\mem_q_reg[7][dst_addr] [41]));
  FDCE \mem_q_reg[7][dst_addr][42] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [42]),
        .Q(\mem_q_reg[7][dst_addr] [42]));
  FDCE \mem_q_reg[7][dst_addr][43] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [43]),
        .Q(\mem_q_reg[7][dst_addr] [43]));
  FDCE \mem_q_reg[7][dst_addr][44] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [44]),
        .Q(\mem_q_reg[7][dst_addr] [44]));
  FDCE \mem_q_reg[7][dst_addr][45] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [45]),
        .Q(\mem_q_reg[7][dst_addr] [45]));
  FDCE \mem_q_reg[7][dst_addr][46] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [46]),
        .Q(\mem_q_reg[7][dst_addr] [46]));
  FDCE \mem_q_reg[7][dst_addr][47] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [47]),
        .Q(\mem_q_reg[7][dst_addr] [47]));
  FDCE \mem_q_reg[7][dst_addr][48] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [48]),
        .Q(\mem_q_reg[7][dst_addr] [48]));
  FDCE \mem_q_reg[7][dst_addr][49] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [49]),
        .Q(\mem_q_reg[7][dst_addr] [49]));
  FDCE \mem_q_reg[7][dst_addr][4] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [4]),
        .Q(\mem_q_reg[7][dst_addr] [4]));
  FDCE \mem_q_reg[7][dst_addr][50] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [50]),
        .Q(\mem_q_reg[7][dst_addr] [50]));
  FDCE \mem_q_reg[7][dst_addr][51] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [51]),
        .Q(\mem_q_reg[7][dst_addr] [51]));
  FDCE \mem_q_reg[7][dst_addr][52] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [52]),
        .Q(\mem_q_reg[7][dst_addr] [52]));
  FDCE \mem_q_reg[7][dst_addr][53] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [53]),
        .Q(\mem_q_reg[7][dst_addr] [53]));
  FDCE \mem_q_reg[7][dst_addr][54] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [54]),
        .Q(\mem_q_reg[7][dst_addr] [54]));
  FDCE \mem_q_reg[7][dst_addr][55] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [55]),
        .Q(\mem_q_reg[7][dst_addr] [55]));
  FDCE \mem_q_reg[7][dst_addr][56] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [56]),
        .Q(\mem_q_reg[7][dst_addr] [56]));
  FDCE \mem_q_reg[7][dst_addr][57] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [57]),
        .Q(\mem_q_reg[7][dst_addr] [57]));
  FDCE \mem_q_reg[7][dst_addr][58] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [58]),
        .Q(\mem_q_reg[7][dst_addr] [58]));
  FDCE \mem_q_reg[7][dst_addr][59] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [59]),
        .Q(\mem_q_reg[7][dst_addr] [59]));
  FDCE \mem_q_reg[7][dst_addr][5] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [5]),
        .Q(\mem_q_reg[7][dst_addr] [5]));
  FDCE \mem_q_reg[7][dst_addr][60] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [60]),
        .Q(\mem_q_reg[7][dst_addr] [60]));
  FDCE \mem_q_reg[7][dst_addr][61] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [61]),
        .Q(\mem_q_reg[7][dst_addr] [61]));
  FDCE \mem_q_reg[7][dst_addr][62] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [62]),
        .Q(\mem_q_reg[7][dst_addr] [62]));
  FDCE \mem_q_reg[7][dst_addr][63] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [63]),
        .Q(\mem_q_reg[7][dst_addr] [63]));
  FDCE \mem_q_reg[7][dst_addr][6] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [6]),
        .Q(\mem_q_reg[7][dst_addr] [6]));
  FDCE \mem_q_reg[7][dst_addr][7] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [7]),
        .Q(\mem_q_reg[7][dst_addr] [7]));
  FDCE \mem_q_reg[7][dst_addr][8] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [8]),
        .Q(\mem_q_reg[7][dst_addr] [8]));
  FDCE \mem_q_reg[7][dst_addr][9] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][dst_addr][63]_0 [9]),
        .Q(\mem_q_reg[7][dst_addr] [9]));
  FDCE \mem_q_reg[7][length][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [0]),
        .Q(\mem_q_reg[7][length] [0]));
  FDCE \mem_q_reg[7][length][10] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [10]),
        .Q(\mem_q_reg[7][length] [10]));
  FDCE \mem_q_reg[7][length][11] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [11]),
        .Q(\mem_q_reg[7][length] [11]));
  FDCE \mem_q_reg[7][length][12] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [12]),
        .Q(\mem_q_reg[7][length] [12]));
  FDCE \mem_q_reg[7][length][13] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [13]),
        .Q(\mem_q_reg[7][length] [13]));
  FDCE \mem_q_reg[7][length][14] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [14]),
        .Q(\mem_q_reg[7][length] [14]));
  FDCE \mem_q_reg[7][length][15] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [15]),
        .Q(\mem_q_reg[7][length] [15]));
  FDCE \mem_q_reg[7][length][16] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [16]),
        .Q(\mem_q_reg[7][length] [16]));
  FDCE \mem_q_reg[7][length][17] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [17]),
        .Q(\mem_q_reg[7][length] [17]));
  FDCE \mem_q_reg[7][length][18] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [18]),
        .Q(\mem_q_reg[7][length] [18]));
  FDCE \mem_q_reg[7][length][19] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [19]),
        .Q(\mem_q_reg[7][length] [19]));
  FDCE \mem_q_reg[7][length][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [1]),
        .Q(\mem_q_reg[7][length] [1]));
  FDCE \mem_q_reg[7][length][20] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [20]),
        .Q(\mem_q_reg[7][length] [20]));
  FDCE \mem_q_reg[7][length][21] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [21]),
        .Q(\mem_q_reg[7][length] [21]));
  FDCE \mem_q_reg[7][length][22] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [22]),
        .Q(\mem_q_reg[7][length] [22]));
  FDCE \mem_q_reg[7][length][23] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [23]),
        .Q(\mem_q_reg[7][length] [23]));
  FDCE \mem_q_reg[7][length][24] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [24]),
        .Q(\mem_q_reg[7][length] [24]));
  FDCE \mem_q_reg[7][length][25] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [25]),
        .Q(\mem_q_reg[7][length] [25]));
  FDCE \mem_q_reg[7][length][26] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [26]),
        .Q(\mem_q_reg[7][length] [26]));
  FDCE \mem_q_reg[7][length][27] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [27]),
        .Q(\mem_q_reg[7][length] [27]));
  FDCE \mem_q_reg[7][length][28] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [28]),
        .Q(\mem_q_reg[7][length] [28]));
  FDCE \mem_q_reg[7][length][29] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [29]),
        .Q(\mem_q_reg[7][length] [29]));
  FDCE \mem_q_reg[7][length][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [2]),
        .Q(\mem_q_reg[7][length] [2]));
  FDCE \mem_q_reg[7][length][30] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [30]),
        .Q(\mem_q_reg[7][length] [30]));
  FDCE \mem_q_reg[7][length][31] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [31]),
        .Q(\mem_q_reg[7][length] [31]));
  FDCE \mem_q_reg[7][length][32] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [32]),
        .Q(\mem_q_reg[7][length] [32]));
  FDCE \mem_q_reg[7][length][33] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [33]),
        .Q(\mem_q_reg[7][length] [33]));
  FDCE \mem_q_reg[7][length][34] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [34]),
        .Q(\mem_q_reg[7][length] [34]));
  FDCE \mem_q_reg[7][length][35] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [35]),
        .Q(\mem_q_reg[7][length] [35]));
  FDCE \mem_q_reg[7][length][36] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [36]),
        .Q(\mem_q_reg[7][length] [36]));
  FDCE \mem_q_reg[7][length][37] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [37]),
        .Q(\mem_q_reg[7][length] [37]));
  FDCE \mem_q_reg[7][length][38] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [38]),
        .Q(\mem_q_reg[7][length] [38]));
  FDCE \mem_q_reg[7][length][39] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [39]),
        .Q(\mem_q_reg[7][length] [39]));
  FDCE \mem_q_reg[7][length][3] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [3]),
        .Q(\mem_q_reg[7][length] [3]));
  FDCE \mem_q_reg[7][length][40] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [40]),
        .Q(\mem_q_reg[7][length] [40]));
  FDCE \mem_q_reg[7][length][41] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [41]),
        .Q(\mem_q_reg[7][length] [41]));
  FDCE \mem_q_reg[7][length][42] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [42]),
        .Q(\mem_q_reg[7][length] [42]));
  FDCE \mem_q_reg[7][length][43] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [43]),
        .Q(\mem_q_reg[7][length] [43]));
  FDCE \mem_q_reg[7][length][44] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [44]),
        .Q(\mem_q_reg[7][length] [44]));
  FDCE \mem_q_reg[7][length][45] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [45]),
        .Q(\mem_q_reg[7][length] [45]));
  FDCE \mem_q_reg[7][length][46] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [46]),
        .Q(\mem_q_reg[7][length] [46]));
  FDCE \mem_q_reg[7][length][47] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [47]),
        .Q(\mem_q_reg[7][length] [47]));
  FDCE \mem_q_reg[7][length][48] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [48]),
        .Q(\mem_q_reg[7][length] [48]));
  FDCE \mem_q_reg[7][length][49] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [49]),
        .Q(\mem_q_reg[7][length] [49]));
  FDCE \mem_q_reg[7][length][4] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [4]),
        .Q(\mem_q_reg[7][length] [4]));
  FDCE \mem_q_reg[7][length][50] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [50]),
        .Q(\mem_q_reg[7][length] [50]));
  FDCE \mem_q_reg[7][length][51] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [51]),
        .Q(\mem_q_reg[7][length] [51]));
  FDCE \mem_q_reg[7][length][52] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [52]),
        .Q(\mem_q_reg[7][length] [52]));
  FDCE \mem_q_reg[7][length][53] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [53]),
        .Q(\mem_q_reg[7][length] [53]));
  FDCE \mem_q_reg[7][length][54] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [54]),
        .Q(\mem_q_reg[7][length] [54]));
  FDCE \mem_q_reg[7][length][55] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [55]),
        .Q(\mem_q_reg[7][length] [55]));
  FDCE \mem_q_reg[7][length][56] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [56]),
        .Q(\mem_q_reg[7][length] [56]));
  FDCE \mem_q_reg[7][length][57] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [57]),
        .Q(\mem_q_reg[7][length] [57]));
  FDCE \mem_q_reg[7][length][58] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [58]),
        .Q(\mem_q_reg[7][length] [58]));
  FDCE \mem_q_reg[7][length][59] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [59]),
        .Q(\mem_q_reg[7][length] [59]));
  FDCE \mem_q_reg[7][length][5] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [5]),
        .Q(\mem_q_reg[7][length] [5]));
  FDCE \mem_q_reg[7][length][60] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [60]),
        .Q(\mem_q_reg[7][length] [60]));
  FDCE \mem_q_reg[7][length][61] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [61]),
        .Q(\mem_q_reg[7][length] [61]));
  FDCE \mem_q_reg[7][length][62] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [62]),
        .Q(\mem_q_reg[7][length] [62]));
  FDCE \mem_q_reg[7][length][63] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [63]),
        .Q(\mem_q_reg[7][length] [63]));
  FDCE \mem_q_reg[7][length][6] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [6]),
        .Q(\mem_q_reg[7][length] [6]));
  FDCE \mem_q_reg[7][length][7] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [7]),
        .Q(\mem_q_reg[7][length] [7]));
  FDCE \mem_q_reg[7][length][8] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [8]),
        .Q(\mem_q_reg[7][length] [8]));
  FDCE \mem_q_reg[7][length][9] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][length][63]_0 [9]),
        .Q(\mem_q_reg[7][length] [9]));
  FDCE \mem_q_reg[7][opt][beo][decouple_rw] 
       (.C(clk),
        .CE(\mem_q[7][opt][beo][decouple_rw]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][decouple_rw] ),
        .Q(\mem_q_reg[7][opt][beo][decouple_rw]__0 ));
  FDCE \mem_q_reg[7][opt][beo][src_reduce_len] 
       (.C(clk),
        .CE(\mem_q[7][opt][beo][decouple_rw]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\burst_req_d[opt][beo][src_reduce_len] ),
        .Q(\mem_q_reg[7][opt][beo][src_reduce_len]__0 ));
  FDCE \mem_q_reg[7][opt][src][burst][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(1'b1),
        .Q(\mem_q_reg[7][opt][src][burst] ));
  FDCE \mem_q_reg[7][src_addr][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [0]),
        .Q(\mem_q_reg[7][src_addr] [0]));
  FDCE \mem_q_reg[7][src_addr][10] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [10]),
        .Q(\mem_q_reg[7][src_addr] [10]));
  FDCE \mem_q_reg[7][src_addr][11] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [11]),
        .Q(\mem_q_reg[7][src_addr] [11]));
  FDCE \mem_q_reg[7][src_addr][12] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [12]),
        .Q(\mem_q_reg[7][src_addr] [12]));
  FDCE \mem_q_reg[7][src_addr][13] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [13]),
        .Q(\mem_q_reg[7][src_addr] [13]));
  FDCE \mem_q_reg[7][src_addr][14] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [14]),
        .Q(\mem_q_reg[7][src_addr] [14]));
  FDCE \mem_q_reg[7][src_addr][15] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [15]),
        .Q(\mem_q_reg[7][src_addr] [15]));
  FDCE \mem_q_reg[7][src_addr][16] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [16]),
        .Q(\mem_q_reg[7][src_addr] [16]));
  FDCE \mem_q_reg[7][src_addr][17] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [17]),
        .Q(\mem_q_reg[7][src_addr] [17]));
  FDCE \mem_q_reg[7][src_addr][18] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [18]),
        .Q(\mem_q_reg[7][src_addr] [18]));
  FDCE \mem_q_reg[7][src_addr][19] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [19]),
        .Q(\mem_q_reg[7][src_addr] [19]));
  FDCE \mem_q_reg[7][src_addr][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [1]),
        .Q(\mem_q_reg[7][src_addr] [1]));
  FDCE \mem_q_reg[7][src_addr][20] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [20]),
        .Q(\mem_q_reg[7][src_addr] [20]));
  FDCE \mem_q_reg[7][src_addr][21] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [21]),
        .Q(\mem_q_reg[7][src_addr] [21]));
  FDCE \mem_q_reg[7][src_addr][22] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [22]),
        .Q(\mem_q_reg[7][src_addr] [22]));
  FDCE \mem_q_reg[7][src_addr][23] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [23]),
        .Q(\mem_q_reg[7][src_addr] [23]));
  FDCE \mem_q_reg[7][src_addr][24] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [24]),
        .Q(\mem_q_reg[7][src_addr] [24]));
  FDCE \mem_q_reg[7][src_addr][25] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [25]),
        .Q(\mem_q_reg[7][src_addr] [25]));
  FDCE \mem_q_reg[7][src_addr][26] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [26]),
        .Q(\mem_q_reg[7][src_addr] [26]));
  FDCE \mem_q_reg[7][src_addr][27] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [27]),
        .Q(\mem_q_reg[7][src_addr] [27]));
  FDCE \mem_q_reg[7][src_addr][28] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [28]),
        .Q(\mem_q_reg[7][src_addr] [28]));
  FDCE \mem_q_reg[7][src_addr][29] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [29]),
        .Q(\mem_q_reg[7][src_addr] [29]));
  FDCE \mem_q_reg[7][src_addr][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [2]),
        .Q(\mem_q_reg[7][src_addr] [2]));
  FDCE \mem_q_reg[7][src_addr][30] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [30]),
        .Q(\mem_q_reg[7][src_addr] [30]));
  FDCE \mem_q_reg[7][src_addr][31] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [31]),
        .Q(\mem_q_reg[7][src_addr] [31]));
  FDCE \mem_q_reg[7][src_addr][32] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [32]),
        .Q(\mem_q_reg[7][src_addr] [32]));
  FDCE \mem_q_reg[7][src_addr][33] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [33]),
        .Q(\mem_q_reg[7][src_addr] [33]));
  FDCE \mem_q_reg[7][src_addr][34] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [34]),
        .Q(\mem_q_reg[7][src_addr] [34]));
  FDCE \mem_q_reg[7][src_addr][35] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [35]),
        .Q(\mem_q_reg[7][src_addr] [35]));
  FDCE \mem_q_reg[7][src_addr][36] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [36]),
        .Q(\mem_q_reg[7][src_addr] [36]));
  FDCE \mem_q_reg[7][src_addr][37] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [37]),
        .Q(\mem_q_reg[7][src_addr] [37]));
  FDCE \mem_q_reg[7][src_addr][38] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [38]),
        .Q(\mem_q_reg[7][src_addr] [38]));
  FDCE \mem_q_reg[7][src_addr][39] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [39]),
        .Q(\mem_q_reg[7][src_addr] [39]));
  FDCE \mem_q_reg[7][src_addr][3] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [3]),
        .Q(\mem_q_reg[7][src_addr] [3]));
  FDCE \mem_q_reg[7][src_addr][40] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [40]),
        .Q(\mem_q_reg[7][src_addr] [40]));
  FDCE \mem_q_reg[7][src_addr][41] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [41]),
        .Q(\mem_q_reg[7][src_addr] [41]));
  FDCE \mem_q_reg[7][src_addr][42] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [42]),
        .Q(\mem_q_reg[7][src_addr] [42]));
  FDCE \mem_q_reg[7][src_addr][43] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [43]),
        .Q(\mem_q_reg[7][src_addr] [43]));
  FDCE \mem_q_reg[7][src_addr][44] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [44]),
        .Q(\mem_q_reg[7][src_addr] [44]));
  FDCE \mem_q_reg[7][src_addr][45] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [45]),
        .Q(\mem_q_reg[7][src_addr] [45]));
  FDCE \mem_q_reg[7][src_addr][46] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [46]),
        .Q(\mem_q_reg[7][src_addr] [46]));
  FDCE \mem_q_reg[7][src_addr][47] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [47]),
        .Q(\mem_q_reg[7][src_addr] [47]));
  FDCE \mem_q_reg[7][src_addr][48] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [48]),
        .Q(\mem_q_reg[7][src_addr] [48]));
  FDCE \mem_q_reg[7][src_addr][49] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [49]),
        .Q(\mem_q_reg[7][src_addr] [49]));
  FDCE \mem_q_reg[7][src_addr][4] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [4]),
        .Q(\mem_q_reg[7][src_addr] [4]));
  FDCE \mem_q_reg[7][src_addr][50] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [50]),
        .Q(\mem_q_reg[7][src_addr] [50]));
  FDCE \mem_q_reg[7][src_addr][51] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [51]),
        .Q(\mem_q_reg[7][src_addr] [51]));
  FDCE \mem_q_reg[7][src_addr][52] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [52]),
        .Q(\mem_q_reg[7][src_addr] [52]));
  FDCE \mem_q_reg[7][src_addr][53] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [53]),
        .Q(\mem_q_reg[7][src_addr] [53]));
  FDCE \mem_q_reg[7][src_addr][54] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [54]),
        .Q(\mem_q_reg[7][src_addr] [54]));
  FDCE \mem_q_reg[7][src_addr][55] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [55]),
        .Q(\mem_q_reg[7][src_addr] [55]));
  FDCE \mem_q_reg[7][src_addr][56] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [56]),
        .Q(\mem_q_reg[7][src_addr] [56]));
  FDCE \mem_q_reg[7][src_addr][57] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [57]),
        .Q(\mem_q_reg[7][src_addr] [57]));
  FDCE \mem_q_reg[7][src_addr][58] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [58]),
        .Q(\mem_q_reg[7][src_addr] [58]));
  FDCE \mem_q_reg[7][src_addr][59] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [59]),
        .Q(\mem_q_reg[7][src_addr] [59]));
  FDCE \mem_q_reg[7][src_addr][5] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [5]),
        .Q(\mem_q_reg[7][src_addr] [5]));
  FDCE \mem_q_reg[7][src_addr][60] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [60]),
        .Q(\mem_q_reg[7][src_addr] [60]));
  FDCE \mem_q_reg[7][src_addr][61] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [61]),
        .Q(\mem_q_reg[7][src_addr] [61]));
  FDCE \mem_q_reg[7][src_addr][62] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [62]),
        .Q(\mem_q_reg[7][src_addr] [62]));
  FDCE \mem_q_reg[7][src_addr][63] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [63]),
        .Q(\mem_q_reg[7][src_addr] [63]));
  FDCE \mem_q_reg[7][src_addr][6] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [6]),
        .Q(\mem_q_reg[7][src_addr] [6]));
  FDCE \mem_q_reg[7][src_addr][7] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [7]),
        .Q(\mem_q_reg[7][src_addr] [7]));
  FDCE \mem_q_reg[7][src_addr][8] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [8]),
        .Q(\mem_q_reg[7][src_addr] [8]));
  FDCE \mem_q_reg[7][src_addr][9] 
       (.C(clk),
        .CE(mem_q),
        .CLR(rst_n_0),
        .D(\mem_q_reg[0][src_addr][63]_0 [9]),
        .Q(\mem_q_reg[7][src_addr] [9]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \next_q[1]_i_2 
       (.I0(\status_cnt_q_reg_n_0_[2] ),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .I2(status_cnt_q_reg),
        .I3(\status_cnt_q_reg_n_0_[0] ),
        .O(full));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555455)) 
    \next_q[63]_i_1 
       (.I0(\status_cnt_q_reg[0]_1 ),
        .I1(\status_cnt_q_reg_n_0_[2] ),
        .I2(\status_cnt_q_reg_n_0_[1] ),
        .I3(status_cnt_q_reg),
        .I4(\status_cnt_q_reg_n_0_[0] ),
        .I5(\next_q_reg[0] ),
        .O(\status_cnt_q_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \opt_tf_q[decouple_rw]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .O(E));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \opt_tf_q[decouple_rw]_i_3 
       (.I0(\mem_q_reg[3][opt][beo][decouple_rw]__0 ),
        .I1(\mem_q_reg[2][opt][beo][decouple_rw]__0 ),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][opt][beo][decouple_rw]__0 ),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][opt][beo][decouple_rw]__0 ),
        .O(\opt_tf_q[decouple_rw]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \opt_tf_q[decouple_rw]_i_4 
       (.I0(\mem_q_reg[7][opt][beo][decouple_rw]__0 ),
        .I1(\mem_q_reg[6][opt][beo][decouple_rw]__0 ),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][opt][beo][decouple_rw]__0 ),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][opt][beo][decouple_rw]__0 ),
        .O(\opt_tf_q[decouple_rw]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \opt_tf_q[shift][0]_i_1 
       (.I0(\burst_req[dst_addr] [0]),
        .I1(\burst_req[src_addr] [0]),
        .O(\read_pointer_q_reg[2]_rep_1 [0]));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \opt_tf_q[shift][1]_i_1 
       (.I0(\burst_req[dst_addr] [0]),
        .I1(\burst_req[src_addr] [0]),
        .I2(\burst_req[src_addr] [1]),
        .I3(\burst_req[dst_addr] [1]),
        .O(\read_pointer_q_reg[2]_rep_1 [1]));
  LUT6 #(
    .INIT(64'h2F02D0FDD0FD2F02)) 
    \opt_tf_q[shift][2]_i_1 
       (.I0(\burst_req[dst_addr] [0]),
        .I1(\burst_req[src_addr] [0]),
        .I2(\burst_req[src_addr] [1]),
        .I3(\burst_req[dst_addr] [1]),
        .I4(\burst_req[src_addr] [2]),
        .I5(\burst_req[dst_addr] [2]),
        .O(\read_pointer_q_reg[2]_rep_1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \opt_tf_q[src_axi_opt][burst][0]_i_2 
       (.I0(\mem_q_reg[3][opt][src][burst] ),
        .I1(\mem_q_reg[2][opt][src][burst] ),
        .I2(\read_pointer_q_reg[1]_rep__0_n_0 ),
        .I3(\mem_q_reg[1][opt][src][burst] ),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][opt][src][burst] ),
        .O(\opt_tf_q[src_axi_opt][burst][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \opt_tf_q[src_axi_opt][burst][0]_i_3 
       (.I0(\mem_q_reg[7][opt][src][burst] ),
        .I1(\mem_q_reg[6][opt][src][burst] ),
        .I2(\read_pointer_q_reg[1]_rep__0_n_0 ),
        .I3(\mem_q_reg[5][opt][src][burst] ),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][opt][src][burst] ),
        .O(\opt_tf_q[src_axi_opt][burst][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \opt_tf_q[src_reduce_len]_i_2 
       (.I0(\mem_q_reg[3][opt][beo][src_reduce_len]__0 ),
        .I1(\mem_q_reg[2][opt][beo][src_reduce_len]__0 ),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][opt][beo][src_reduce_len]__0 ),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][opt][beo][src_reduce_len]__0 ),
        .O(\opt_tf_q[src_reduce_len]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \opt_tf_q[src_reduce_len]_i_3 
       (.I0(\mem_q_reg[7][opt][beo][src_reduce_len]__0 ),
        .I1(\mem_q_reg[6][opt][beo][src_reduce_len]__0 ),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][opt][beo][src_reduce_len]__0 ),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][opt][beo][src_reduce_len]__0 ),
        .O(\opt_tf_q[src_reduce_len]_i_3_n_0 ));
  MUXF7 \opt_tf_q_reg[decouple_rw]_i_2 
       (.I0(\opt_tf_q[decouple_rw]_i_3_n_0 ),
        .I1(\opt_tf_q[decouple_rw]_i_4_n_0 ),
        .O(\burst_req[opt][beo][decouple_rw] ),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \opt_tf_q_reg[src_axi_opt][burst][0]_i_1 
       (.I0(\opt_tf_q[src_axi_opt][burst][0]_i_2_n_0 ),
        .I1(\opt_tf_q[src_axi_opt][burst][0]_i_3_n_0 ),
        .O(\burst_req[opt][src][burst] ),
        .S(\read_pointer_q_reg_n_0_[2] ));
  MUXF7 \opt_tf_q_reg[src_reduce_len]_i_1 
       (.I0(\opt_tf_q[src_reduce_len]_i_2_n_0 ),
        .I1(\opt_tf_q[src_reduce_len]_i_3_n_0 ),
        .O(\burst_req[opt][beo][src_reduce_len] ),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[0]_i_3 
       (.I0(rst_n),
        .O(rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[addr][0]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[src_addr] [0]),
        .I3(\r_tf_q_reg[addr][7] [0]),
        .O(\read_pointer_q_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][0]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [0]),
        .I1(\mem_q_reg[2][src_addr] [0]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [0]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [0]),
        .O(\r_tf_q[addr][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][0]_i_4 
       (.I0(\mem_q_reg[7][src_addr] [0]),
        .I1(\mem_q_reg[6][src_addr] [0]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [0]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [0]),
        .O(\r_tf_q[addr][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][10]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][10]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\r_tf_q[addr][10]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][15] [2]),
        .O(\read_pointer_q_reg[2]_0 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][10]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [10]),
        .I1(\mem_q_reg[6][src_addr] [10]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [10]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [10]),
        .O(\r_tf_q[addr][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][10]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [10]),
        .I1(\mem_q_reg[2][src_addr] [10]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [10]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [10]),
        .O(\r_tf_q[addr][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][11]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][11]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\r_tf_q[addr][11]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][15] [3]),
        .O(\read_pointer_q_reg[2]_0 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][11]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [11]),
        .I1(\mem_q_reg[6][src_addr] [11]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [11]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [11]),
        .O(\r_tf_q[addr][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][11]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [11]),
        .I1(\mem_q_reg[2][src_addr] [11]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [11]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [11]),
        .O(\r_tf_q[addr][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][12]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][12]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\r_tf_q[addr][12]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][15] [4]),
        .O(\read_pointer_q_reg[2]_0 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][12]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [12]),
        .I1(\mem_q_reg[6][src_addr] [12]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [12]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [12]),
        .O(\r_tf_q[addr][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][12]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [12]),
        .I1(\mem_q_reg[2][src_addr] [12]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [12]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [12]),
        .O(\r_tf_q[addr][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][13]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][13]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\r_tf_q[addr][13]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][15] [5]),
        .O(\read_pointer_q_reg[2]_0 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][13]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [13]),
        .I1(\mem_q_reg[6][src_addr] [13]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [13]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [13]),
        .O(\r_tf_q[addr][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][13]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [13]),
        .I1(\mem_q_reg[2][src_addr] [13]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [13]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [13]),
        .O(\r_tf_q[addr][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][14]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][14]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\r_tf_q[addr][14]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][15] [6]),
        .O(\read_pointer_q_reg[2]_0 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][14]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [14]),
        .I1(\mem_q_reg[6][src_addr] [14]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [14]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [14]),
        .O(\r_tf_q[addr][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][14]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [14]),
        .I1(\mem_q_reg[2][src_addr] [14]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [14]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [14]),
        .O(\r_tf_q[addr][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][15]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][15]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\r_tf_q[addr][15]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][15] [7]),
        .O(\read_pointer_q_reg[2]_0 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][15]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [15]),
        .I1(\mem_q_reg[6][src_addr] [15]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [15]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [15]),
        .O(\r_tf_q[addr][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][15]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [15]),
        .I1(\mem_q_reg[2][src_addr] [15]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [15]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [15]),
        .O(\r_tf_q[addr][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][16]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][16]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][16]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][23] [0]),
        .O(\read_pointer_q_reg[2]_0 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][16]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [16]),
        .I1(\mem_q_reg[6][src_addr] [16]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [16]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [16]),
        .O(\r_tf_q[addr][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][16]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [16]),
        .I1(\mem_q_reg[2][src_addr] [16]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [16]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [16]),
        .O(\r_tf_q[addr][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][17]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][17]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][17]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][23] [1]),
        .O(\read_pointer_q_reg[2]_0 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][17]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [17]),
        .I1(\mem_q_reg[6][src_addr] [17]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [17]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [17]),
        .O(\r_tf_q[addr][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][17]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [17]),
        .I1(\mem_q_reg[2][src_addr] [17]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [17]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [17]),
        .O(\r_tf_q[addr][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][18]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][18]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][18]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][23] [2]),
        .O(\read_pointer_q_reg[2]_0 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][18]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [18]),
        .I1(\mem_q_reg[6][src_addr] [18]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [18]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [18]),
        .O(\r_tf_q[addr][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][18]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [18]),
        .I1(\mem_q_reg[2][src_addr] [18]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [18]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [18]),
        .O(\r_tf_q[addr][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][19]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][19]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][19]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][23] [3]),
        .O(\read_pointer_q_reg[2]_0 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][19]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [19]),
        .I1(\mem_q_reg[6][src_addr] [19]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [19]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [19]),
        .O(\r_tf_q[addr][19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][19]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [19]),
        .I1(\mem_q_reg[2][src_addr] [19]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [19]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [19]),
        .O(\r_tf_q[addr][19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[addr][1]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[src_addr] [1]),
        .I3(\r_tf_q_reg[addr][7] [1]),
        .O(\read_pointer_q_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][1]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [1]),
        .I1(\mem_q_reg[2][src_addr] [1]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [1]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [1]),
        .O(\r_tf_q[addr][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][1]_i_4 
       (.I0(\mem_q_reg[7][src_addr] [1]),
        .I1(\mem_q_reg[6][src_addr] [1]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [1]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [1]),
        .O(\r_tf_q[addr][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][20]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][20]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][20]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][23] [4]),
        .O(\read_pointer_q_reg[2]_0 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][20]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [20]),
        .I1(\mem_q_reg[6][src_addr] [20]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [20]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [20]),
        .O(\r_tf_q[addr][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][20]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [20]),
        .I1(\mem_q_reg[2][src_addr] [20]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [20]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [20]),
        .O(\r_tf_q[addr][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][21]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][21]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][21]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][23] [5]),
        .O(\read_pointer_q_reg[2]_0 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][21]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [21]),
        .I1(\mem_q_reg[6][src_addr] [21]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [21]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [21]),
        .O(\r_tf_q[addr][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][21]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [21]),
        .I1(\mem_q_reg[2][src_addr] [21]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [21]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [21]),
        .O(\r_tf_q[addr][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][22]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][22]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][22]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][23] [6]),
        .O(\read_pointer_q_reg[2]_0 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][22]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [22]),
        .I1(\mem_q_reg[6][src_addr] [22]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [22]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [22]),
        .O(\r_tf_q[addr][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][22]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [22]),
        .I1(\mem_q_reg[2][src_addr] [22]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [22]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [22]),
        .O(\r_tf_q[addr][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][23]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][23]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][23]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][23] [7]),
        .O(\read_pointer_q_reg[2]_0 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][23]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [23]),
        .I1(\mem_q_reg[6][src_addr] [23]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [23]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [23]),
        .O(\r_tf_q[addr][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][23]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [23]),
        .I1(\mem_q_reg[2][src_addr] [23]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [23]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [23]),
        .O(\r_tf_q[addr][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][24]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][24]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][24]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][31] [0]),
        .O(\read_pointer_q_reg[2]_0 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][24]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [24]),
        .I1(\mem_q_reg[6][src_addr] [24]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [24]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [24]),
        .O(\r_tf_q[addr][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][24]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [24]),
        .I1(\mem_q_reg[2][src_addr] [24]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [24]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [24]),
        .O(\r_tf_q[addr][24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][25]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][25]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][25]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][31] [1]),
        .O(\read_pointer_q_reg[2]_0 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][25]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [25]),
        .I1(\mem_q_reg[6][src_addr] [25]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [25]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [25]),
        .O(\r_tf_q[addr][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][25]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [25]),
        .I1(\mem_q_reg[2][src_addr] [25]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [25]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [25]),
        .O(\r_tf_q[addr][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][26]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][26]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][26]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][31] [2]),
        .O(\read_pointer_q_reg[2]_0 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][26]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [26]),
        .I1(\mem_q_reg[6][src_addr] [26]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [26]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [26]),
        .O(\r_tf_q[addr][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][26]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [26]),
        .I1(\mem_q_reg[2][src_addr] [26]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [26]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [26]),
        .O(\r_tf_q[addr][26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][27]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][27]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][27]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][31] [3]),
        .O(\read_pointer_q_reg[2]_0 [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][27]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [27]),
        .I1(\mem_q_reg[6][src_addr] [27]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [27]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [27]),
        .O(\r_tf_q[addr][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][27]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [27]),
        .I1(\mem_q_reg[2][src_addr] [27]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [27]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [27]),
        .O(\r_tf_q[addr][27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][28]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][28]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][28]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][31] [4]),
        .O(\read_pointer_q_reg[2]_0 [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][28]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [28]),
        .I1(\mem_q_reg[6][src_addr] [28]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [28]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [28]),
        .O(\r_tf_q[addr][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][28]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [28]),
        .I1(\mem_q_reg[2][src_addr] [28]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [28]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [28]),
        .O(\r_tf_q[addr][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][29]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][29]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][29]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][31] [5]),
        .O(\read_pointer_q_reg[2]_0 [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][29]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [29]),
        .I1(\mem_q_reg[6][src_addr] [29]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [29]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [29]),
        .O(\r_tf_q[addr][29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][29]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [29]),
        .I1(\mem_q_reg[2][src_addr] [29]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [29]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [29]),
        .O(\r_tf_q[addr][29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[addr][2]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[src_addr] [2]),
        .I3(\r_tf_q_reg[addr][7] [2]),
        .O(\read_pointer_q_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][2]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [2]),
        .I1(\mem_q_reg[2][src_addr] [2]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [2]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [2]),
        .O(\r_tf_q[addr][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][2]_i_4 
       (.I0(\mem_q_reg[7][src_addr] [2]),
        .I1(\mem_q_reg[6][src_addr] [2]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [2]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [2]),
        .O(\r_tf_q[addr][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][30]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][30]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][30]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][31] [6]),
        .O(\read_pointer_q_reg[2]_0 [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][30]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [30]),
        .I1(\mem_q_reg[6][src_addr] [30]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [30]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [30]),
        .O(\r_tf_q[addr][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][30]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [30]),
        .I1(\mem_q_reg[2][src_addr] [30]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [30]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [30]),
        .O(\r_tf_q[addr][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][31]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][31]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][31]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][31] [7]),
        .O(\read_pointer_q_reg[2]_0 [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][31]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [31]),
        .I1(\mem_q_reg[6][src_addr] [31]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [31]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [31]),
        .O(\r_tf_q[addr][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][31]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [31]),
        .I1(\mem_q_reg[2][src_addr] [31]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [31]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [31]),
        .O(\r_tf_q[addr][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][32]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][32]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][32]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][39] [0]),
        .O(\read_pointer_q_reg[2]_0 [32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][32]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [32]),
        .I1(\mem_q_reg[6][src_addr] [32]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [32]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [32]),
        .O(\r_tf_q[addr][32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][32]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [32]),
        .I1(\mem_q_reg[2][src_addr] [32]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [32]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [32]),
        .O(\r_tf_q[addr][32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][33]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][33]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][33]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][39] [1]),
        .O(\read_pointer_q_reg[2]_0 [33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][33]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [33]),
        .I1(\mem_q_reg[6][src_addr] [33]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [33]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [33]),
        .O(\r_tf_q[addr][33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][33]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [33]),
        .I1(\mem_q_reg[2][src_addr] [33]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [33]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [33]),
        .O(\r_tf_q[addr][33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][34]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][34]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][34]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][39] [2]),
        .O(\read_pointer_q_reg[2]_0 [34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][34]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [34]),
        .I1(\mem_q_reg[6][src_addr] [34]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [34]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [34]),
        .O(\r_tf_q[addr][34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][34]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [34]),
        .I1(\mem_q_reg[2][src_addr] [34]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [34]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [34]),
        .O(\r_tf_q[addr][34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][35]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][35]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][35]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][39] [3]),
        .O(\read_pointer_q_reg[2]_0 [35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][35]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [35]),
        .I1(\mem_q_reg[6][src_addr] [35]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [35]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [35]),
        .O(\r_tf_q[addr][35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][35]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [35]),
        .I1(\mem_q_reg[2][src_addr] [35]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [35]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [35]),
        .O(\r_tf_q[addr][35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][36]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][36]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][36]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][39] [4]),
        .O(\read_pointer_q_reg[2]_0 [36]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][36]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [36]),
        .I1(\mem_q_reg[6][src_addr] [36]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [36]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [36]),
        .O(\r_tf_q[addr][36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][36]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [36]),
        .I1(\mem_q_reg[2][src_addr] [36]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [36]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [36]),
        .O(\r_tf_q[addr][36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][37]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][37]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][37]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][39] [5]),
        .O(\read_pointer_q_reg[2]_0 [37]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][37]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [37]),
        .I1(\mem_q_reg[6][src_addr] [37]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [37]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [37]),
        .O(\r_tf_q[addr][37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][37]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [37]),
        .I1(\mem_q_reg[2][src_addr] [37]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [37]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [37]),
        .O(\r_tf_q[addr][37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][38]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][38]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][38]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][39] [6]),
        .O(\read_pointer_q_reg[2]_0 [38]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][38]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [38]),
        .I1(\mem_q_reg[6][src_addr] [38]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [38]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [38]),
        .O(\r_tf_q[addr][38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][38]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [38]),
        .I1(\mem_q_reg[2][src_addr] [38]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [38]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [38]),
        .O(\r_tf_q[addr][38]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][39]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][39]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][39]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][39] [7]),
        .O(\read_pointer_q_reg[2]_0 [39]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][39]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [39]),
        .I1(\mem_q_reg[6][src_addr] [39]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [39]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [39]),
        .O(\r_tf_q[addr][39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][39]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [39]),
        .I1(\mem_q_reg[2][src_addr] [39]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [39]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [39]),
        .O(\r_tf_q[addr][39]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][3]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][3]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\r_tf_q[addr][3]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][7] [3]),
        .O(\read_pointer_q_reg[2]_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][3]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [3]),
        .I1(\mem_q_reg[6][src_addr] [3]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [3]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [3]),
        .O(\r_tf_q[addr][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][3]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [3]),
        .I1(\mem_q_reg[2][src_addr] [3]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [3]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [3]),
        .O(\r_tf_q[addr][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][40]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][40]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][40]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][47] [0]),
        .O(\read_pointer_q_reg[2]_0 [40]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][40]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [40]),
        .I1(\mem_q_reg[6][src_addr] [40]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [40]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [40]),
        .O(\r_tf_q[addr][40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][40]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [40]),
        .I1(\mem_q_reg[2][src_addr] [40]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [40]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [40]),
        .O(\r_tf_q[addr][40]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][41]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][41]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][41]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][47] [1]),
        .O(\read_pointer_q_reg[2]_0 [41]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][41]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [41]),
        .I1(\mem_q_reg[6][src_addr] [41]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [41]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [41]),
        .O(\r_tf_q[addr][41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][41]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [41]),
        .I1(\mem_q_reg[2][src_addr] [41]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [41]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [41]),
        .O(\r_tf_q[addr][41]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][42]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][42]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][42]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][47] [2]),
        .O(\read_pointer_q_reg[2]_0 [42]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][42]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [42]),
        .I1(\mem_q_reg[6][src_addr] [42]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [42]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [42]),
        .O(\r_tf_q[addr][42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][42]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [42]),
        .I1(\mem_q_reg[2][src_addr] [42]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [42]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [42]),
        .O(\r_tf_q[addr][42]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][43]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][43]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][43]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][47] [3]),
        .O(\read_pointer_q_reg[2]_0 [43]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][43]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [43]),
        .I1(\mem_q_reg[6][src_addr] [43]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [43]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [43]),
        .O(\r_tf_q[addr][43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][43]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [43]),
        .I1(\mem_q_reg[2][src_addr] [43]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [43]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [43]),
        .O(\r_tf_q[addr][43]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][44]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][44]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][44]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][47] [4]),
        .O(\read_pointer_q_reg[2]_0 [44]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][44]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [44]),
        .I1(\mem_q_reg[6][src_addr] [44]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [44]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [44]),
        .O(\r_tf_q[addr][44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][44]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [44]),
        .I1(\mem_q_reg[2][src_addr] [44]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [44]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [44]),
        .O(\r_tf_q[addr][44]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][45]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][45]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][45]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][47] [5]),
        .O(\read_pointer_q_reg[2]_0 [45]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][45]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [45]),
        .I1(\mem_q_reg[6][src_addr] [45]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [45]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [45]),
        .O(\r_tf_q[addr][45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][45]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [45]),
        .I1(\mem_q_reg[2][src_addr] [45]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [45]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [45]),
        .O(\r_tf_q[addr][45]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][46]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][46]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][46]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][47] [6]),
        .O(\read_pointer_q_reg[2]_0 [46]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][46]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [46]),
        .I1(\mem_q_reg[6][src_addr] [46]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [46]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [46]),
        .O(\r_tf_q[addr][46]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][46]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [46]),
        .I1(\mem_q_reg[2][src_addr] [46]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [46]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [46]),
        .O(\r_tf_q[addr][46]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][47]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][47]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][47]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][47] [7]),
        .O(\read_pointer_q_reg[2]_0 [47]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][47]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [47]),
        .I1(\mem_q_reg[6][src_addr] [47]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [47]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [47]),
        .O(\r_tf_q[addr][47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][47]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [47]),
        .I1(\mem_q_reg[2][src_addr] [47]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [47]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [47]),
        .O(\r_tf_q[addr][47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][48]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][48]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][48]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][55] [0]),
        .O(\read_pointer_q_reg[2]_0 [48]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][48]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [48]),
        .I1(\mem_q_reg[6][src_addr] [48]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [48]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [48]),
        .O(\r_tf_q[addr][48]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][48]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [48]),
        .I1(\mem_q_reg[2][src_addr] [48]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [48]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [48]),
        .O(\r_tf_q[addr][48]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][49]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][49]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][49]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][55] [1]),
        .O(\read_pointer_q_reg[2]_0 [49]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][49]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [49]),
        .I1(\mem_q_reg[6][src_addr] [49]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [49]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [49]),
        .O(\r_tf_q[addr][49]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][49]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [49]),
        .I1(\mem_q_reg[2][src_addr] [49]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [49]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [49]),
        .O(\r_tf_q[addr][49]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][4]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][4]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\r_tf_q[addr][4]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][7] [4]),
        .O(\read_pointer_q_reg[2]_0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][4]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [4]),
        .I1(\mem_q_reg[6][src_addr] [4]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [4]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [4]),
        .O(\r_tf_q[addr][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][4]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [4]),
        .I1(\mem_q_reg[2][src_addr] [4]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [4]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [4]),
        .O(\r_tf_q[addr][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][50]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][50]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][50]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][55] [2]),
        .O(\read_pointer_q_reg[2]_0 [50]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][50]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [50]),
        .I1(\mem_q_reg[6][src_addr] [50]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [50]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [50]),
        .O(\r_tf_q[addr][50]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][50]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [50]),
        .I1(\mem_q_reg[2][src_addr] [50]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [50]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [50]),
        .O(\r_tf_q[addr][50]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][51]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][51]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][51]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][55] [3]),
        .O(\read_pointer_q_reg[2]_0 [51]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][51]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [51]),
        .I1(\mem_q_reg[6][src_addr] [51]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [51]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [51]),
        .O(\r_tf_q[addr][51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][51]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [51]),
        .I1(\mem_q_reg[2][src_addr] [51]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [51]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [51]),
        .O(\r_tf_q[addr][51]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][52]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][52]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][52]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][55] [4]),
        .O(\read_pointer_q_reg[2]_0 [52]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][52]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [52]),
        .I1(\mem_q_reg[6][src_addr] [52]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [52]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [52]),
        .O(\r_tf_q[addr][52]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][52]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [52]),
        .I1(\mem_q_reg[2][src_addr] [52]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [52]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [52]),
        .O(\r_tf_q[addr][52]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][53]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][53]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][53]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][55] [5]),
        .O(\read_pointer_q_reg[2]_0 [53]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][53]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [53]),
        .I1(\mem_q_reg[6][src_addr] [53]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [53]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [53]),
        .O(\r_tf_q[addr][53]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][53]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [53]),
        .I1(\mem_q_reg[2][src_addr] [53]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [53]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [53]),
        .O(\r_tf_q[addr][53]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][54]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][54]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][54]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][55] [6]),
        .O(\read_pointer_q_reg[2]_0 [54]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][54]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [54]),
        .I1(\mem_q_reg[6][src_addr] [54]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [54]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [54]),
        .O(\r_tf_q[addr][54]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][54]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [54]),
        .I1(\mem_q_reg[2][src_addr] [54]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [54]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [54]),
        .O(\r_tf_q[addr][54]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][55]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][55]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][55]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][55] [7]),
        .O(\read_pointer_q_reg[2]_0 [55]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][55]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [55]),
        .I1(\mem_q_reg[6][src_addr] [55]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [55]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [55]),
        .O(\r_tf_q[addr][55]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][55]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [55]),
        .I1(\mem_q_reg[2][src_addr] [55]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [55]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [55]),
        .O(\r_tf_q[addr][55]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][56]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][56]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][56]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][63] [0]),
        .O(\read_pointer_q_reg[2]_0 [56]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][56]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [56]),
        .I1(\mem_q_reg[6][src_addr] [56]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [56]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [56]),
        .O(\r_tf_q[addr][56]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][56]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [56]),
        .I1(\mem_q_reg[2][src_addr] [56]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [56]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [56]),
        .O(\r_tf_q[addr][56]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][57]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][57]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][57]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][63] [1]),
        .O(\read_pointer_q_reg[2]_0 [57]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][57]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [57]),
        .I1(\mem_q_reg[6][src_addr] [57]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [57]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [57]),
        .O(\r_tf_q[addr][57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][57]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [57]),
        .I1(\mem_q_reg[2][src_addr] [57]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [57]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [57]),
        .O(\r_tf_q[addr][57]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][58]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][58]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][58]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][63] [2]),
        .O(\read_pointer_q_reg[2]_0 [58]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][58]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [58]),
        .I1(\mem_q_reg[6][src_addr] [58]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [58]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [58]),
        .O(\r_tf_q[addr][58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][58]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [58]),
        .I1(\mem_q_reg[2][src_addr] [58]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [58]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [58]),
        .O(\r_tf_q[addr][58]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][59]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][59]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][59]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][63] [3]),
        .O(\read_pointer_q_reg[2]_0 [59]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][59]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [59]),
        .I1(\mem_q_reg[6][src_addr] [59]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [59]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [59]),
        .O(\r_tf_q[addr][59]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][59]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [59]),
        .I1(\mem_q_reg[2][src_addr] [59]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [59]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [59]),
        .O(\r_tf_q[addr][59]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][5]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][5]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\r_tf_q[addr][5]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][7] [5]),
        .O(\read_pointer_q_reg[2]_0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][5]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [5]),
        .I1(\mem_q_reg[6][src_addr] [5]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [5]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [5]),
        .O(\r_tf_q[addr][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][5]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [5]),
        .I1(\mem_q_reg[2][src_addr] [5]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [5]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [5]),
        .O(\r_tf_q[addr][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][60]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][60]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][60]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][63] [4]),
        .O(\read_pointer_q_reg[2]_0 [60]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][60]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [60]),
        .I1(\mem_q_reg[6][src_addr] [60]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [60]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [60]),
        .O(\r_tf_q[addr][60]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][60]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [60]),
        .I1(\mem_q_reg[2][src_addr] [60]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [60]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [60]),
        .O(\r_tf_q[addr][60]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][61]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][61]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][61]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][63] [5]),
        .O(\read_pointer_q_reg[2]_0 [61]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][61]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [61]),
        .I1(\mem_q_reg[6][src_addr] [61]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [61]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [61]),
        .O(\r_tf_q[addr][61]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][61]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [61]),
        .I1(\mem_q_reg[2][src_addr] [61]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [61]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [61]),
        .O(\r_tf_q[addr][61]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][62]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][62]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][62]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][63] [6]),
        .O(\read_pointer_q_reg[2]_0 [62]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][62]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [62]),
        .I1(\mem_q_reg[6][src_addr] [62]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [62]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [62]),
        .O(\r_tf_q[addr][62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][62]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [62]),
        .I1(\mem_q_reg[2][src_addr] [62]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [62]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [62]),
        .O(\r_tf_q[addr][62]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][63]_i_2 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][63]_i_3_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\r_tf_q[addr][63]_i_4_n_0 ),
        .I5(\r_tf_q_reg[addr][63] [7]),
        .O(\read_pointer_q_reg[2]_0 [63]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][63]_i_3 
       (.I0(\mem_q_reg[7][src_addr] [63]),
        .I1(\mem_q_reg[6][src_addr] [63]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [63]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [63]),
        .O(\r_tf_q[addr][63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][63]_i_4 
       (.I0(\mem_q_reg[3][src_addr] [63]),
        .I1(\mem_q_reg[2][src_addr] [63]),
        .I2(\read_pointer_q_reg[1]_rep_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [63]),
        .I4(\read_pointer_q_reg[0]_rep_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [63]),
        .O(\r_tf_q[addr][63]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][6]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][6]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\r_tf_q[addr][6]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][7] [6]),
        .O(\read_pointer_q_reg[2]_0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][6]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [6]),
        .I1(\mem_q_reg[6][src_addr] [6]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [6]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [6]),
        .O(\r_tf_q[addr][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][6]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [6]),
        .I1(\mem_q_reg[2][src_addr] [6]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [6]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [6]),
        .O(\r_tf_q[addr][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][7]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][7]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\r_tf_q[addr][7]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][7] [7]),
        .O(\read_pointer_q_reg[2]_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][7]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [7]),
        .I1(\mem_q_reg[6][src_addr] [7]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [7]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [7]),
        .O(\r_tf_q[addr][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][7]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [7]),
        .I1(\mem_q_reg[2][src_addr] [7]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [7]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [7]),
        .O(\r_tf_q[addr][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][8]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][8]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\r_tf_q[addr][8]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][15] [0]),
        .O(\read_pointer_q_reg[2]_0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][8]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [8]),
        .I1(\mem_q_reg[6][src_addr] [8]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [8]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [8]),
        .O(\r_tf_q[addr][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][8]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [8]),
        .I1(\mem_q_reg[2][src_addr] [8]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [8]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [8]),
        .O(\r_tf_q[addr][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \r_tf_q[addr][9]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\r_tf_q[addr][9]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\r_tf_q[addr][9]_i_3_n_0 ),
        .I5(\r_tf_q_reg[addr][15] [1]),
        .O(\read_pointer_q_reg[2]_0 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][9]_i_2 
       (.I0(\mem_q_reg[7][src_addr] [9]),
        .I1(\mem_q_reg[6][src_addr] [9]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][src_addr] [9]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][src_addr] [9]),
        .O(\r_tf_q[addr][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r_tf_q[addr][9]_i_3 
       (.I0(\mem_q_reg[3][src_addr] [9]),
        .I1(\mem_q_reg[2][src_addr] [9]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][src_addr] [9]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][src_addr] [9]),
        .O(\r_tf_q[addr][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][0]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [0]),
        .I3(O[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][10]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [10]),
        .I3(\r_tf_q_reg[length][15] [2]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][11]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [11]),
        .I3(\r_tf_q_reg[length][15] [3]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][12]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [12]),
        .I3(\r_tf_q_reg[length][15] [4]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][13]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [13]),
        .I3(\r_tf_q_reg[length][15] [5]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][14]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [14]),
        .I3(\r_tf_q_reg[length][15] [6]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][15]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [15]),
        .I3(\r_tf_q_reg[length][15] [7]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][16]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [16]),
        .I3(\r_tf_q_reg[length][23] [0]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][17]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [17]),
        .I3(\r_tf_q_reg[length][23] [1]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][18]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [18]),
        .I3(\r_tf_q_reg[length][23] [2]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][19]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [19]),
        .I3(\r_tf_q_reg[length][23] [3]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][1]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [1]),
        .I3(O[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][20]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [20]),
        .I3(\r_tf_q_reg[length][23] [4]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][21]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [21]),
        .I3(\r_tf_q_reg[length][23] [5]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][22]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [22]),
        .I3(\r_tf_q_reg[length][23] [6]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][23]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [23]),
        .I3(\r_tf_q_reg[length][23] [7]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][24]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [24]),
        .I3(\r_tf_q_reg[length][31] [0]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][25]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [25]),
        .I3(\r_tf_q_reg[length][31] [1]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][26]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [26]),
        .I3(\r_tf_q_reg[length][31] [2]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][27]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [27]),
        .I3(\r_tf_q_reg[length][31] [3]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][28]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [28]),
        .I3(\r_tf_q_reg[length][31] [4]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][29]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [29]),
        .I3(\r_tf_q_reg[length][31] [5]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][2]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [2]),
        .I3(O[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][30]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [30]),
        .I3(\r_tf_q_reg[length][31] [6]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][31]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [31]),
        .I3(\r_tf_q_reg[length][31] [7]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][32]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [32]),
        .I3(\r_tf_q_reg[length][39] [0]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][33]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [33]),
        .I3(\r_tf_q_reg[length][39] [1]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][34]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [34]),
        .I3(\r_tf_q_reg[length][39] [2]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][35]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [35]),
        .I3(\r_tf_q_reg[length][39] [3]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][36]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [36]),
        .I3(\r_tf_q_reg[length][39] [4]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][37]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [37]),
        .I3(\r_tf_q_reg[length][39] [5]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][38]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [38]),
        .I3(\r_tf_q_reg[length][39] [6]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][39]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [39]),
        .I3(\r_tf_q_reg[length][39] [7]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][3]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [3]),
        .I3(O[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][40]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [40]),
        .I3(\r_tf_q_reg[length][47] [0]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][41]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [41]),
        .I3(\r_tf_q_reg[length][47] [1]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][42]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [42]),
        .I3(\r_tf_q_reg[length][47] [2]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][43]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [43]),
        .I3(\r_tf_q_reg[length][47] [3]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][44]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [44]),
        .I3(\r_tf_q_reg[length][47] [4]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][45]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [45]),
        .I3(\r_tf_q_reg[length][47] [5]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][46]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [46]),
        .I3(\r_tf_q_reg[length][47] [6]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][47]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [47]),
        .I3(\r_tf_q_reg[length][47] [7]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][48]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [48]),
        .I3(\r_tf_q_reg[length][55] [0]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][49]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [49]),
        .I3(\r_tf_q_reg[length][55] [1]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][4]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [4]),
        .I3(O[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][50]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [50]),
        .I3(\r_tf_q_reg[length][55] [2]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][51]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [51]),
        .I3(\r_tf_q_reg[length][55] [3]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][52]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [52]),
        .I3(\r_tf_q_reg[length][55] [4]),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][53]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [53]),
        .I3(\r_tf_q_reg[length][55] [5]),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][54]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [54]),
        .I3(\r_tf_q_reg[length][55] [6]),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][55]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [55]),
        .I3(\r_tf_q_reg[length][55] [7]),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][56]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [56]),
        .I3(\r_tf_q_reg[length][63] [0]),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][57]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [57]),
        .I3(\r_tf_q_reg[length][63] [1]),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][58]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [58]),
        .I3(\r_tf_q_reg[length][63] [2]),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][59]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [59]),
        .I3(\r_tf_q_reg[length][63] [3]),
        .O(D[59]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][5]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [5]),
        .I3(O[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][60]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [60]),
        .I3(\r_tf_q_reg[length][63] [4]),
        .O(D[60]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][61]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [61]),
        .I3(\r_tf_q_reg[length][63] [5]),
        .O(D[61]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][62]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [62]),
        .I3(\r_tf_q_reg[length][63] [6]),
        .O(D[62]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][63]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [63]),
        .I3(\r_tf_q_reg[length][63] [7]),
        .O(D[63]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][6]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [6]),
        .I3(O[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][7]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [7]),
        .I3(O[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][8]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [8]),
        .I3(\r_tf_q_reg[length][15] [0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \r_tf_q[length][9]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [9]),
        .I3(\r_tf_q_reg[length][15] [1]),
        .O(D[9]));
  MUXF7 \r_tf_q_reg[addr][0]_i_2 
       (.I0(\r_tf_q[addr][0]_i_3_n_0 ),
        .I1(\r_tf_q[addr][0]_i_4_n_0 ),
        .O(\burst_req[src_addr] [0]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \r_tf_q_reg[addr][1]_i_2 
       (.I0(\r_tf_q[addr][1]_i_3_n_0 ),
        .I1(\r_tf_q[addr][1]_i_4_n_0 ),
        .O(\burst_req[src_addr] [1]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \r_tf_q_reg[addr][2]_i_2 
       (.I0(\r_tf_q[addr][2]_i_3_n_0 ),
        .I1(\r_tf_q[addr][2]_i_4_n_0 ),
        .O(\burst_req[src_addr] [2]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \read_pointer_q[0]_i_1 
       (.I0(\read_pointer_q_reg_n_0_[0] ),
        .O(\read_pointer_q[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_pointer_q[0]_rep__0_i_1 
       (.I0(\read_pointer_q_reg_n_0_[0] ),
        .O(\read_pointer_q[0]_rep__0_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_pointer_q[0]_rep__1_i_1 
       (.I0(\read_pointer_q_reg_n_0_[0] ),
        .O(\read_pointer_q[0]_rep__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_pointer_q[0]_rep_i_1 
       (.I0(\read_pointer_q_reg_n_0_[0] ),
        .O(\read_pointer_q[0]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \read_pointer_q[1]_i_1 
       (.I0(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I1(\read_pointer_q_reg[1]_rep__0_n_0 ),
        .O(\read_pointer_q[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \read_pointer_q[1]_rep__0_i_1 
       (.I0(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I1(\read_pointer_q_reg[1]_rep__0_n_0 ),
        .O(\read_pointer_q[1]_rep__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \read_pointer_q[1]_rep__1_i_1 
       (.I0(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I1(\read_pointer_q_reg[1]_rep__0_n_0 ),
        .O(\read_pointer_q[1]_rep__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \read_pointer_q[1]_rep__2_i_1 
       (.I0(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I1(\read_pointer_q_reg[1]_rep__0_n_0 ),
        .O(\read_pointer_q[1]_rep__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \read_pointer_q[1]_rep_i_1 
       (.I0(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I1(\read_pointer_q_reg[1]_rep__0_n_0 ),
        .O(\read_pointer_q[1]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \read_pointer_q[2]_i_1 
       (.I0(\w_tf_q_reg[length][63] ),
        .I1(\status_cnt_q_reg_n_0_[0] ),
        .I2(\status_cnt_q_reg_n_0_[1] ),
        .I3(status_cnt_q_reg),
        .I4(\status_cnt_q_reg_n_0_[2] ),
        .O(read_pointer_q0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \read_pointer_q[2]_i_2 
       (.I0(\read_pointer_q_reg_n_0_[0] ),
        .I1(\read_pointer_q_reg[1]_rep__0_n_0 ),
        .I2(\read_pointer_q_reg_n_0_[2] ),
        .O(\read_pointer_q[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \read_pointer_q[2]_rep_i_1 
       (.I0(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I1(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I2(\read_pointer_q_reg_n_0_[2] ),
        .O(\read_pointer_q[2]_rep_i_1_n_0 ));
  (* ORIG_CELL_NAME = "read_pointer_q_reg[0]" *) 
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(rst_n_0),
        .D(\read_pointer_q[0]_i_1_n_0 ),
        .Q(\read_pointer_q_reg_n_0_[0] ));
  (* ORIG_CELL_NAME = "read_pointer_q_reg[0]" *) 
  FDCE \read_pointer_q_reg[0]_rep 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(rst_n_0),
        .D(\read_pointer_q[0]_rep_i_1_n_0 ),
        .Q(\read_pointer_q_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "read_pointer_q_reg[0]" *) 
  FDCE \read_pointer_q_reg[0]_rep__0 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(rst_n_0),
        .D(\read_pointer_q[0]_rep__0_i_1_n_0 ),
        .Q(\read_pointer_q_reg[0]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "read_pointer_q_reg[0]" *) 
  FDCE \read_pointer_q_reg[0]_rep__1 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(rst_n_0),
        .D(\read_pointer_q[0]_rep__1_i_1_n_0 ),
        .Q(\read_pointer_q_reg[0]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "read_pointer_q_reg[1]" *) 
  FDCE \read_pointer_q_reg[1] 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(rst_n_0),
        .D(\read_pointer_q[1]_i_1_n_0 ),
        .Q(\read_pointer_q_reg_n_0_[1] ));
  (* ORIG_CELL_NAME = "read_pointer_q_reg[1]" *) 
  FDCE \read_pointer_q_reg[1]_rep 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(rst_n_0),
        .D(\read_pointer_q[1]_rep_i_1_n_0 ),
        .Q(\read_pointer_q_reg[1]_rep_n_0 ));
  (* ORIG_CELL_NAME = "read_pointer_q_reg[1]" *) 
  FDCE \read_pointer_q_reg[1]_rep__0 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(rst_n_0),
        .D(\read_pointer_q[1]_rep__0_i_1_n_0 ),
        .Q(\read_pointer_q_reg[1]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "read_pointer_q_reg[1]" *) 
  FDCE \read_pointer_q_reg[1]_rep__1 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(rst_n_0),
        .D(\read_pointer_q[1]_rep__1_i_1_n_0 ),
        .Q(\read_pointer_q_reg[1]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "read_pointer_q_reg[1]" *) 
  FDCE \read_pointer_q_reg[1]_rep__2 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(rst_n_0),
        .D(\read_pointer_q[1]_rep__2_i_1_n_0 ),
        .Q(\read_pointer_q_reg[1]_rep__2_n_0 ));
  (* ORIG_CELL_NAME = "read_pointer_q_reg[2]" *) 
  FDCE \read_pointer_q_reg[2] 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(rst_n_0),
        .D(\read_pointer_q[2]_i_2_n_0 ),
        .Q(\read_pointer_q_reg_n_0_[2] ));
  (* ORIG_CELL_NAME = "read_pointer_q_reg[2]" *) 
  FDCE \read_pointer_q_reg[2]_rep 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(rst_n_0),
        .D(\read_pointer_q[2]_rep_i_1_n_0 ),
        .Q(\read_pointer_q_reg[2]_rep_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .O(\status_cnt_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h69696968)) 
    \status_cnt_q[1]_i_1__12 
       (.I0(\w_tf_q_reg[length][63] ),
        .I1(\status_cnt_q_reg_n_0_[0] ),
        .I2(\status_cnt_q_reg_n_0_[1] ),
        .I3(status_cnt_q_reg),
        .I4(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \status_cnt_q[1]_i_3__6 
       (.I0(\status_cnt_q_reg[0]_1 ),
        .I1(\status_cnt_q_reg_n_0_[0] ),
        .I2(status_cnt_q_reg),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .I4(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h7E7E8180)) 
    \status_cnt_q[2]_i_1__2 
       (.I0(\w_tf_q_reg[length][63] ),
        .I1(\status_cnt_q_reg_n_0_[0] ),
        .I2(\status_cnt_q_reg_n_0_[1] ),
        .I3(status_cnt_q_reg),
        .I4(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h55555554AAAAA9AB)) 
    \status_cnt_q[3]_i_1__0 
       (.I0(\w_tf_q_reg[length][63] ),
        .I1(\status_cnt_q_reg_n_0_[0] ),
        .I2(\status_cnt_q_reg_n_0_[1] ),
        .I3(status_cnt_q_reg),
        .I4(\status_cnt_q_reg_n_0_[2] ),
        .I5(\status_cnt_q_reg[0]_1 ),
        .O(status_cnt_n));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h7F80FE00)) 
    \status_cnt_q[3]_i_2__0 
       (.I0(\w_tf_q_reg[length][63] ),
        .I1(\status_cnt_q_reg_n_0_[0] ),
        .I2(\status_cnt_q_reg_n_0_[1] ),
        .I3(status_cnt_q_reg),
        .I4(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q[3]_i_2__0_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(rst_n_0),
        .D(\status_cnt_q[0]_i_1_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[0] ));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(rst_n_0),
        .D(\status_cnt_q[1]_i_1__12_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[1] ));
  FDCE \status_cnt_q_reg[2] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(rst_n_0),
        .D(\status_cnt_q[2]_i_1__2_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[2] ));
  FDCE \status_cnt_q_reg[3] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(rst_n_0),
        .D(\status_cnt_q[3]_i_2__0_n_0 ),
        .Q(status_cnt_q_reg));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[addr][0]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[dst_addr] [0]),
        .I3(\w_tf_q_reg[addr][7] [0]),
        .O(\read_pointer_q_reg[2]_1 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][0]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [0]),
        .I1(\mem_q_reg[2][dst_addr] [0]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [0]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [0]),
        .O(\w_tf_q[addr][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][0]_i_4 
       (.I0(\mem_q_reg[7][dst_addr] [0]),
        .I1(\mem_q_reg[6][dst_addr] [0]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [0]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [0]),
        .O(\w_tf_q[addr][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][10]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][10]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\w_tf_q[addr][10]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][15] [2]),
        .O(\read_pointer_q_reg[2]_1 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][10]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [10]),
        .I1(\mem_q_reg[6][dst_addr] [10]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [10]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [10]),
        .O(\w_tf_q[addr][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][10]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [10]),
        .I1(\mem_q_reg[2][dst_addr] [10]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [10]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [10]),
        .O(\w_tf_q[addr][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][11]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][11]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\w_tf_q[addr][11]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][15] [3]),
        .O(\read_pointer_q_reg[2]_1 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][11]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [11]),
        .I1(\mem_q_reg[6][dst_addr] [11]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [11]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [11]),
        .O(\w_tf_q[addr][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][11]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [11]),
        .I1(\mem_q_reg[2][dst_addr] [11]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [11]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [11]),
        .O(\w_tf_q[addr][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][12]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][12]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\w_tf_q[addr][12]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][15] [4]),
        .O(\read_pointer_q_reg[2]_1 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][12]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [12]),
        .I1(\mem_q_reg[6][dst_addr] [12]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [12]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [12]),
        .O(\w_tf_q[addr][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][12]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [12]),
        .I1(\mem_q_reg[2][dst_addr] [12]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [12]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [12]),
        .O(\w_tf_q[addr][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][13]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][13]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\w_tf_q[addr][13]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][15] [5]),
        .O(\read_pointer_q_reg[2]_1 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][13]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [13]),
        .I1(\mem_q_reg[6][dst_addr] [13]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [13]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [13]),
        .O(\w_tf_q[addr][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][13]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [13]),
        .I1(\mem_q_reg[2][dst_addr] [13]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [13]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [13]),
        .O(\w_tf_q[addr][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][14]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][14]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\w_tf_q[addr][14]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][15] [6]),
        .O(\read_pointer_q_reg[2]_1 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][14]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [14]),
        .I1(\mem_q_reg[6][dst_addr] [14]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [14]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [14]),
        .O(\w_tf_q[addr][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][14]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [14]),
        .I1(\mem_q_reg[2][dst_addr] [14]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [14]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [14]),
        .O(\w_tf_q[addr][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][15]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][15]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\w_tf_q[addr][15]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][15] [7]),
        .O(\read_pointer_q_reg[2]_1 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][15]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [15]),
        .I1(\mem_q_reg[6][dst_addr] [15]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [15]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [15]),
        .O(\w_tf_q[addr][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][15]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [15]),
        .I1(\mem_q_reg[2][dst_addr] [15]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [15]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [15]),
        .O(\w_tf_q[addr][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][16]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][16]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][16]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][23] [0]),
        .O(\read_pointer_q_reg[2]_1 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][16]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [16]),
        .I1(\mem_q_reg[6][dst_addr] [16]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [16]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [16]),
        .O(\w_tf_q[addr][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][16]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [16]),
        .I1(\mem_q_reg[2][dst_addr] [16]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [16]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [16]),
        .O(\w_tf_q[addr][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][17]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][17]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][17]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][23] [1]),
        .O(\read_pointer_q_reg[2]_1 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][17]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [17]),
        .I1(\mem_q_reg[6][dst_addr] [17]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [17]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [17]),
        .O(\w_tf_q[addr][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][17]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [17]),
        .I1(\mem_q_reg[2][dst_addr] [17]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [17]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [17]),
        .O(\w_tf_q[addr][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][18]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][18]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][18]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][23] [2]),
        .O(\read_pointer_q_reg[2]_1 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][18]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [18]),
        .I1(\mem_q_reg[6][dst_addr] [18]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [18]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [18]),
        .O(\w_tf_q[addr][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][18]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [18]),
        .I1(\mem_q_reg[2][dst_addr] [18]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [18]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [18]),
        .O(\w_tf_q[addr][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][19]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][19]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][19]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][23] [3]),
        .O(\read_pointer_q_reg[2]_1 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][19]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [19]),
        .I1(\mem_q_reg[6][dst_addr] [19]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [19]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [19]),
        .O(\w_tf_q[addr][19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][19]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [19]),
        .I1(\mem_q_reg[2][dst_addr] [19]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [19]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [19]),
        .O(\w_tf_q[addr][19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[addr][1]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[dst_addr] [1]),
        .I3(\w_tf_q_reg[addr][7] [1]),
        .O(\read_pointer_q_reg[2]_1 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][1]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [1]),
        .I1(\mem_q_reg[2][dst_addr] [1]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [1]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [1]),
        .O(\w_tf_q[addr][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][1]_i_4 
       (.I0(\mem_q_reg[7][dst_addr] [1]),
        .I1(\mem_q_reg[6][dst_addr] [1]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [1]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [1]),
        .O(\w_tf_q[addr][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][20]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][20]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][20]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][23] [4]),
        .O(\read_pointer_q_reg[2]_1 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][20]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [20]),
        .I1(\mem_q_reg[6][dst_addr] [20]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [20]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [20]),
        .O(\w_tf_q[addr][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][20]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [20]),
        .I1(\mem_q_reg[2][dst_addr] [20]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [20]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [20]),
        .O(\w_tf_q[addr][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][21]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][21]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][21]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][23] [5]),
        .O(\read_pointer_q_reg[2]_1 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][21]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [21]),
        .I1(\mem_q_reg[6][dst_addr] [21]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [21]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [21]),
        .O(\w_tf_q[addr][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][21]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [21]),
        .I1(\mem_q_reg[2][dst_addr] [21]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [21]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [21]),
        .O(\w_tf_q[addr][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][22]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][22]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][22]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][23] [6]),
        .O(\read_pointer_q_reg[2]_1 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][22]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [22]),
        .I1(\mem_q_reg[6][dst_addr] [22]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [22]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [22]),
        .O(\w_tf_q[addr][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][22]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [22]),
        .I1(\mem_q_reg[2][dst_addr] [22]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [22]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [22]),
        .O(\w_tf_q[addr][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][23]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][23]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][23]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][23] [7]),
        .O(\read_pointer_q_reg[2]_1 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][23]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [23]),
        .I1(\mem_q_reg[6][dst_addr] [23]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [23]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [23]),
        .O(\w_tf_q[addr][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][23]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [23]),
        .I1(\mem_q_reg[2][dst_addr] [23]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [23]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [23]),
        .O(\w_tf_q[addr][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][24]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][24]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][24]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][31] [0]),
        .O(\read_pointer_q_reg[2]_1 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][24]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [24]),
        .I1(\mem_q_reg[6][dst_addr] [24]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [24]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [24]),
        .O(\w_tf_q[addr][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][24]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [24]),
        .I1(\mem_q_reg[2][dst_addr] [24]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [24]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [24]),
        .O(\w_tf_q[addr][24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][25]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][25]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][25]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][31] [1]),
        .O(\read_pointer_q_reg[2]_1 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][25]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [25]),
        .I1(\mem_q_reg[6][dst_addr] [25]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [25]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [25]),
        .O(\w_tf_q[addr][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][25]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [25]),
        .I1(\mem_q_reg[2][dst_addr] [25]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [25]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [25]),
        .O(\w_tf_q[addr][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][26]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][26]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][26]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][31] [2]),
        .O(\read_pointer_q_reg[2]_1 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][26]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [26]),
        .I1(\mem_q_reg[6][dst_addr] [26]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [26]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [26]),
        .O(\w_tf_q[addr][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][26]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [26]),
        .I1(\mem_q_reg[2][dst_addr] [26]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [26]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [26]),
        .O(\w_tf_q[addr][26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][27]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][27]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][27]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][31] [3]),
        .O(\read_pointer_q_reg[2]_1 [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][27]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [27]),
        .I1(\mem_q_reg[6][dst_addr] [27]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [27]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [27]),
        .O(\w_tf_q[addr][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][27]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [27]),
        .I1(\mem_q_reg[2][dst_addr] [27]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [27]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [27]),
        .O(\w_tf_q[addr][27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][28]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][28]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][28]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][31] [4]),
        .O(\read_pointer_q_reg[2]_1 [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][28]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [28]),
        .I1(\mem_q_reg[6][dst_addr] [28]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [28]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [28]),
        .O(\w_tf_q[addr][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][28]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [28]),
        .I1(\mem_q_reg[2][dst_addr] [28]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [28]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [28]),
        .O(\w_tf_q[addr][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][29]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][29]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][29]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][31] [5]),
        .O(\read_pointer_q_reg[2]_1 [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][29]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [29]),
        .I1(\mem_q_reg[6][dst_addr] [29]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [29]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [29]),
        .O(\w_tf_q[addr][29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][29]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [29]),
        .I1(\mem_q_reg[2][dst_addr] [29]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [29]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [29]),
        .O(\w_tf_q[addr][29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[addr][2]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[dst_addr] [2]),
        .I3(\w_tf_q_reg[addr][7] [2]),
        .O(\read_pointer_q_reg[2]_1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][2]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [2]),
        .I1(\mem_q_reg[2][dst_addr] [2]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [2]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [2]),
        .O(\w_tf_q[addr][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][2]_i_4 
       (.I0(\mem_q_reg[7][dst_addr] [2]),
        .I1(\mem_q_reg[6][dst_addr] [2]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [2]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [2]),
        .O(\w_tf_q[addr][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][30]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][30]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][30]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][31] [6]),
        .O(\read_pointer_q_reg[2]_1 [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][30]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [30]),
        .I1(\mem_q_reg[6][dst_addr] [30]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [30]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [30]),
        .O(\w_tf_q[addr][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][30]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [30]),
        .I1(\mem_q_reg[2][dst_addr] [30]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [30]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [30]),
        .O(\w_tf_q[addr][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][31]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][31]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][31]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][31] [7]),
        .O(\read_pointer_q_reg[2]_1 [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][31]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [31]),
        .I1(\mem_q_reg[6][dst_addr] [31]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [31]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [31]),
        .O(\w_tf_q[addr][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][31]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [31]),
        .I1(\mem_q_reg[2][dst_addr] [31]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [31]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [31]),
        .O(\w_tf_q[addr][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][32]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][32]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][32]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][39] [0]),
        .O(\read_pointer_q_reg[2]_1 [32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][32]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [32]),
        .I1(\mem_q_reg[6][dst_addr] [32]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [32]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [32]),
        .O(\w_tf_q[addr][32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][32]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [32]),
        .I1(\mem_q_reg[2][dst_addr] [32]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [32]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [32]),
        .O(\w_tf_q[addr][32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][33]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][33]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][33]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][39] [1]),
        .O(\read_pointer_q_reg[2]_1 [33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][33]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [33]),
        .I1(\mem_q_reg[6][dst_addr] [33]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [33]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [33]),
        .O(\w_tf_q[addr][33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][33]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [33]),
        .I1(\mem_q_reg[2][dst_addr] [33]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [33]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [33]),
        .O(\w_tf_q[addr][33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][34]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][34]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][34]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][39] [2]),
        .O(\read_pointer_q_reg[2]_1 [34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][34]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [34]),
        .I1(\mem_q_reg[6][dst_addr] [34]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [34]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [34]),
        .O(\w_tf_q[addr][34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][34]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [34]),
        .I1(\mem_q_reg[2][dst_addr] [34]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [34]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [34]),
        .O(\w_tf_q[addr][34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][35]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][35]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][35]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][39] [3]),
        .O(\read_pointer_q_reg[2]_1 [35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][35]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [35]),
        .I1(\mem_q_reg[6][dst_addr] [35]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [35]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [35]),
        .O(\w_tf_q[addr][35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][35]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [35]),
        .I1(\mem_q_reg[2][dst_addr] [35]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [35]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [35]),
        .O(\w_tf_q[addr][35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][36]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][36]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][36]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][39] [4]),
        .O(\read_pointer_q_reg[2]_1 [36]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][36]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [36]),
        .I1(\mem_q_reg[6][dst_addr] [36]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [36]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [36]),
        .O(\w_tf_q[addr][36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][36]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [36]),
        .I1(\mem_q_reg[2][dst_addr] [36]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [36]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [36]),
        .O(\w_tf_q[addr][36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][37]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][37]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][37]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][39] [5]),
        .O(\read_pointer_q_reg[2]_1 [37]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][37]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [37]),
        .I1(\mem_q_reg[6][dst_addr] [37]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [37]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [37]),
        .O(\w_tf_q[addr][37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][37]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [37]),
        .I1(\mem_q_reg[2][dst_addr] [37]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [37]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [37]),
        .O(\w_tf_q[addr][37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][38]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][38]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][38]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][39] [6]),
        .O(\read_pointer_q_reg[2]_1 [38]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][38]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [38]),
        .I1(\mem_q_reg[6][dst_addr] [38]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [38]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [38]),
        .O(\w_tf_q[addr][38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][38]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [38]),
        .I1(\mem_q_reg[2][dst_addr] [38]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [38]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [38]),
        .O(\w_tf_q[addr][38]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][39]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][39]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][39]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][39] [7]),
        .O(\read_pointer_q_reg[2]_1 [39]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][39]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [39]),
        .I1(\mem_q_reg[6][dst_addr] [39]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [39]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [39]),
        .O(\w_tf_q[addr][39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][39]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [39]),
        .I1(\mem_q_reg[2][dst_addr] [39]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [39]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [39]),
        .O(\w_tf_q[addr][39]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][3]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][3]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\w_tf_q[addr][3]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][7] [3]),
        .O(\read_pointer_q_reg[2]_1 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][3]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [3]),
        .I1(\mem_q_reg[6][dst_addr] [3]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [3]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [3]),
        .O(\w_tf_q[addr][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][3]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [3]),
        .I1(\mem_q_reg[2][dst_addr] [3]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [3]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [3]),
        .O(\w_tf_q[addr][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][40]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][40]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][40]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][47] [0]),
        .O(\read_pointer_q_reg[2]_1 [40]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][40]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [40]),
        .I1(\mem_q_reg[6][dst_addr] [40]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [40]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [40]),
        .O(\w_tf_q[addr][40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][40]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [40]),
        .I1(\mem_q_reg[2][dst_addr] [40]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [40]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [40]),
        .O(\w_tf_q[addr][40]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][41]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][41]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][41]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][47] [1]),
        .O(\read_pointer_q_reg[2]_1 [41]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][41]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [41]),
        .I1(\mem_q_reg[6][dst_addr] [41]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [41]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [41]),
        .O(\w_tf_q[addr][41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][41]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [41]),
        .I1(\mem_q_reg[2][dst_addr] [41]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [41]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [41]),
        .O(\w_tf_q[addr][41]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][42]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][42]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][42]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][47] [2]),
        .O(\read_pointer_q_reg[2]_1 [42]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][42]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [42]),
        .I1(\mem_q_reg[6][dst_addr] [42]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [42]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [42]),
        .O(\w_tf_q[addr][42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][42]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [42]),
        .I1(\mem_q_reg[2][dst_addr] [42]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [42]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [42]),
        .O(\w_tf_q[addr][42]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][43]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][43]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][43]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][47] [3]),
        .O(\read_pointer_q_reg[2]_1 [43]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][43]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [43]),
        .I1(\mem_q_reg[6][dst_addr] [43]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [43]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [43]),
        .O(\w_tf_q[addr][43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][43]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [43]),
        .I1(\mem_q_reg[2][dst_addr] [43]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [43]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [43]),
        .O(\w_tf_q[addr][43]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][44]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][44]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][44]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][47] [4]),
        .O(\read_pointer_q_reg[2]_1 [44]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][44]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [44]),
        .I1(\mem_q_reg[6][dst_addr] [44]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [44]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [44]),
        .O(\w_tf_q[addr][44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][44]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [44]),
        .I1(\mem_q_reg[2][dst_addr] [44]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [44]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [44]),
        .O(\w_tf_q[addr][44]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][45]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][45]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][45]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][47] [5]),
        .O(\read_pointer_q_reg[2]_1 [45]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][45]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [45]),
        .I1(\mem_q_reg[6][dst_addr] [45]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [45]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [45]),
        .O(\w_tf_q[addr][45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][45]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [45]),
        .I1(\mem_q_reg[2][dst_addr] [45]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [45]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [45]),
        .O(\w_tf_q[addr][45]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][46]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][46]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][46]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][47] [6]),
        .O(\read_pointer_q_reg[2]_1 [46]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][46]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [46]),
        .I1(\mem_q_reg[6][dst_addr] [46]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [46]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [46]),
        .O(\w_tf_q[addr][46]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][46]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [46]),
        .I1(\mem_q_reg[2][dst_addr] [46]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [46]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [46]),
        .O(\w_tf_q[addr][46]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][47]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][47]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][47]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][47] [7]),
        .O(\read_pointer_q_reg[2]_1 [47]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][47]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [47]),
        .I1(\mem_q_reg[6][dst_addr] [47]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [47]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [47]),
        .O(\w_tf_q[addr][47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][47]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [47]),
        .I1(\mem_q_reg[2][dst_addr] [47]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [47]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [47]),
        .O(\w_tf_q[addr][47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][48]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][48]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][48]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][55] [0]),
        .O(\read_pointer_q_reg[2]_1 [48]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][48]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [48]),
        .I1(\mem_q_reg[6][dst_addr] [48]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [48]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [48]),
        .O(\w_tf_q[addr][48]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][48]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [48]),
        .I1(\mem_q_reg[2][dst_addr] [48]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [48]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [48]),
        .O(\w_tf_q[addr][48]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][49]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][49]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][49]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][55] [1]),
        .O(\read_pointer_q_reg[2]_1 [49]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][49]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [49]),
        .I1(\mem_q_reg[6][dst_addr] [49]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [49]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [49]),
        .O(\w_tf_q[addr][49]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][49]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [49]),
        .I1(\mem_q_reg[2][dst_addr] [49]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [49]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [49]),
        .O(\w_tf_q[addr][49]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][4]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][4]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\w_tf_q[addr][4]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][7] [4]),
        .O(\read_pointer_q_reg[2]_1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][4]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [4]),
        .I1(\mem_q_reg[6][dst_addr] [4]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [4]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [4]),
        .O(\w_tf_q[addr][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][4]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [4]),
        .I1(\mem_q_reg[2][dst_addr] [4]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [4]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [4]),
        .O(\w_tf_q[addr][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][50]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][50]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][50]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][55] [2]),
        .O(\read_pointer_q_reg[2]_1 [50]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][50]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [50]),
        .I1(\mem_q_reg[6][dst_addr] [50]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [50]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [50]),
        .O(\w_tf_q[addr][50]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][50]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [50]),
        .I1(\mem_q_reg[2][dst_addr] [50]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [50]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [50]),
        .O(\w_tf_q[addr][50]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][51]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][51]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][51]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][55] [3]),
        .O(\read_pointer_q_reg[2]_1 [51]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][51]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [51]),
        .I1(\mem_q_reg[6][dst_addr] [51]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [51]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [51]),
        .O(\w_tf_q[addr][51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][51]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [51]),
        .I1(\mem_q_reg[2][dst_addr] [51]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [51]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [51]),
        .O(\w_tf_q[addr][51]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][52]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][52]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][52]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][55] [4]),
        .O(\read_pointer_q_reg[2]_1 [52]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][52]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [52]),
        .I1(\mem_q_reg[6][dst_addr] [52]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [52]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [52]),
        .O(\w_tf_q[addr][52]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][52]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [52]),
        .I1(\mem_q_reg[2][dst_addr] [52]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [52]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [52]),
        .O(\w_tf_q[addr][52]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][53]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][53]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][53]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][55] [5]),
        .O(\read_pointer_q_reg[2]_1 [53]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][53]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [53]),
        .I1(\mem_q_reg[6][dst_addr] [53]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [53]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [53]),
        .O(\w_tf_q[addr][53]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][53]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [53]),
        .I1(\mem_q_reg[2][dst_addr] [53]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [53]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [53]),
        .O(\w_tf_q[addr][53]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][54]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][54]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][54]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][55] [6]),
        .O(\read_pointer_q_reg[2]_1 [54]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][54]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [54]),
        .I1(\mem_q_reg[6][dst_addr] [54]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [54]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [54]),
        .O(\w_tf_q[addr][54]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][54]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [54]),
        .I1(\mem_q_reg[2][dst_addr] [54]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [54]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [54]),
        .O(\w_tf_q[addr][54]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][55]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][55]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][55]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][55] [7]),
        .O(\read_pointer_q_reg[2]_1 [55]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][55]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [55]),
        .I1(\mem_q_reg[6][dst_addr] [55]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [55]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [55]),
        .O(\w_tf_q[addr][55]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][55]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [55]),
        .I1(\mem_q_reg[2][dst_addr] [55]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [55]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [55]),
        .O(\w_tf_q[addr][55]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][56]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][56]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][56]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][63] [0]),
        .O(\read_pointer_q_reg[2]_1 [56]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][56]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [56]),
        .I1(\mem_q_reg[6][dst_addr] [56]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [56]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [56]),
        .O(\w_tf_q[addr][56]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][56]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [56]),
        .I1(\mem_q_reg[2][dst_addr] [56]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [56]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [56]),
        .O(\w_tf_q[addr][56]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][57]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][57]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][57]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][63] [1]),
        .O(\read_pointer_q_reg[2]_1 [57]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][57]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [57]),
        .I1(\mem_q_reg[6][dst_addr] [57]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [57]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [57]),
        .O(\w_tf_q[addr][57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][57]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [57]),
        .I1(\mem_q_reg[2][dst_addr] [57]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [57]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [57]),
        .O(\w_tf_q[addr][57]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][58]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][58]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][58]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][63] [2]),
        .O(\read_pointer_q_reg[2]_1 [58]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][58]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [58]),
        .I1(\mem_q_reg[6][dst_addr] [58]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [58]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [58]),
        .O(\w_tf_q[addr][58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][58]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [58]),
        .I1(\mem_q_reg[2][dst_addr] [58]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [58]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [58]),
        .O(\w_tf_q[addr][58]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][59]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][59]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][59]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][63] [3]),
        .O(\read_pointer_q_reg[2]_1 [59]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][59]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [59]),
        .I1(\mem_q_reg[6][dst_addr] [59]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [59]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [59]),
        .O(\w_tf_q[addr][59]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][59]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [59]),
        .I1(\mem_q_reg[2][dst_addr] [59]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [59]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [59]),
        .O(\w_tf_q[addr][59]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][5]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][5]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\w_tf_q[addr][5]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][7] [5]),
        .O(\read_pointer_q_reg[2]_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][5]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [5]),
        .I1(\mem_q_reg[6][dst_addr] [5]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [5]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [5]),
        .O(\w_tf_q[addr][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][5]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [5]),
        .I1(\mem_q_reg[2][dst_addr] [5]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [5]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [5]),
        .O(\w_tf_q[addr][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][60]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][60]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][60]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][63] [4]),
        .O(\read_pointer_q_reg[2]_1 [60]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][60]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [60]),
        .I1(\mem_q_reg[6][dst_addr] [60]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [60]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [60]),
        .O(\w_tf_q[addr][60]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][60]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [60]),
        .I1(\mem_q_reg[2][dst_addr] [60]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [60]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [60]),
        .O(\w_tf_q[addr][60]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][61]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][61]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][61]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][63] [5]),
        .O(\read_pointer_q_reg[2]_1 [61]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][61]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [61]),
        .I1(\mem_q_reg[6][dst_addr] [61]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [61]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [61]),
        .O(\w_tf_q[addr][61]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][61]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [61]),
        .I1(\mem_q_reg[2][dst_addr] [61]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [61]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [61]),
        .O(\w_tf_q[addr][61]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][62]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][62]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][62]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][63] [6]),
        .O(\read_pointer_q_reg[2]_1 [62]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][62]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [62]),
        .I1(\mem_q_reg[6][dst_addr] [62]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [62]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [62]),
        .O(\w_tf_q[addr][62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][62]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [62]),
        .I1(\mem_q_reg[2][dst_addr] [62]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [62]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [62]),
        .O(\w_tf_q[addr][62]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][63]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][63]_i_2_n_0 ),
        .I3(\read_pointer_q_reg_n_0_[2] ),
        .I4(\w_tf_q[addr][63]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][63] [7]),
        .O(\read_pointer_q_reg[2]_1 [63]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][63]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [63]),
        .I1(\mem_q_reg[6][dst_addr] [63]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[5][dst_addr] [63]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[4][dst_addr] [63]),
        .O(\w_tf_q[addr][63]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][63]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [63]),
        .I1(\mem_q_reg[2][dst_addr] [63]),
        .I2(\read_pointer_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[1][dst_addr] [63]),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q_reg[0][dst_addr] [63]),
        .O(\w_tf_q[addr][63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][6]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][6]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\w_tf_q[addr][6]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][7] [6]),
        .O(\read_pointer_q_reg[2]_1 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][6]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [6]),
        .I1(\mem_q_reg[6][dst_addr] [6]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [6]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [6]),
        .O(\w_tf_q[addr][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][6]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [6]),
        .I1(\mem_q_reg[2][dst_addr] [6]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [6]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [6]),
        .O(\w_tf_q[addr][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][7]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][7]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\w_tf_q[addr][7]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][7] [7]),
        .O(\read_pointer_q_reg[2]_1 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][7]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [7]),
        .I1(\mem_q_reg[6][dst_addr] [7]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [7]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [7]),
        .O(\w_tf_q[addr][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][7]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [7]),
        .I1(\mem_q_reg[2][dst_addr] [7]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [7]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [7]),
        .O(\w_tf_q[addr][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][8]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][8]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\w_tf_q[addr][8]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][15] [0]),
        .O(\read_pointer_q_reg[2]_1 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][8]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [8]),
        .I1(\mem_q_reg[6][dst_addr] [8]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [8]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [8]),
        .O(\w_tf_q[addr][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][8]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [8]),
        .I1(\mem_q_reg[2][dst_addr] [8]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [8]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [8]),
        .O(\w_tf_q[addr][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEEE10111000)) 
    \w_tf_q[addr][9]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\w_tf_q[addr][9]_i_2_n_0 ),
        .I3(\read_pointer_q_reg[2]_rep_n_0 ),
        .I4(\w_tf_q[addr][9]_i_3_n_0 ),
        .I5(\w_tf_q_reg[addr][15] [1]),
        .O(\read_pointer_q_reg[2]_1 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][9]_i_2 
       (.I0(\mem_q_reg[7][dst_addr] [9]),
        .I1(\mem_q_reg[6][dst_addr] [9]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][dst_addr] [9]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][dst_addr] [9]),
        .O(\w_tf_q[addr][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[addr][9]_i_3 
       (.I0(\mem_q_reg[3][dst_addr] [9]),
        .I1(\mem_q_reg[2][dst_addr] [9]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][dst_addr] [9]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][dst_addr] [9]),
        .O(\w_tf_q[addr][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][0]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [0]),
        .I3(p_0_in[0]),
        .O(\read_pointer_q_reg[2]_rep_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][0]_i_3 
       (.I0(\mem_q_reg[3][length] [0]),
        .I1(\mem_q_reg[2][length] [0]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [0]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [0]),
        .O(\w_tf_q[length][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][0]_i_4 
       (.I0(\mem_q_reg[7][length] [0]),
        .I1(\mem_q_reg[6][length] [0]),
        .I2(\read_pointer_q_reg[1]_rep__0_n_0 ),
        .I3(\mem_q_reg[5][length] [0]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [0]),
        .O(\w_tf_q[length][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][10]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [10]),
        .I3(p_0_in[10]),
        .O(\read_pointer_q_reg[2]_rep_0 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][10]_i_3 
       (.I0(\mem_q_reg[3][length] [10]),
        .I1(\mem_q_reg[2][length] [10]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [10]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [10]),
        .O(\w_tf_q[length][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][10]_i_4 
       (.I0(\mem_q_reg[7][length] [10]),
        .I1(\mem_q_reg[6][length] [10]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [10]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [10]),
        .O(\w_tf_q[length][10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][11]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [11]),
        .I3(p_0_in[11]),
        .O(\read_pointer_q_reg[2]_rep_0 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][11]_i_3 
       (.I0(\mem_q_reg[3][length] [11]),
        .I1(\mem_q_reg[2][length] [11]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [11]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [11]),
        .O(\w_tf_q[length][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][11]_i_4 
       (.I0(\mem_q_reg[7][length] [11]),
        .I1(\mem_q_reg[6][length] [11]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [11]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [11]),
        .O(\w_tf_q[length][11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][12]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [12]),
        .I3(p_0_in[12]),
        .O(\read_pointer_q_reg[2]_rep_0 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][12]_i_3 
       (.I0(\mem_q_reg[3][length] [12]),
        .I1(\mem_q_reg[2][length] [12]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [12]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [12]),
        .O(\w_tf_q[length][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][12]_i_4 
       (.I0(\mem_q_reg[7][length] [12]),
        .I1(\mem_q_reg[6][length] [12]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [12]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [12]),
        .O(\w_tf_q[length][12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][13]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [13]),
        .I3(p_0_in[13]),
        .O(\read_pointer_q_reg[2]_rep_0 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][13]_i_3 
       (.I0(\mem_q_reg[3][length] [13]),
        .I1(\mem_q_reg[2][length] [13]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [13]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [13]),
        .O(\w_tf_q[length][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][13]_i_4 
       (.I0(\mem_q_reg[7][length] [13]),
        .I1(\mem_q_reg[6][length] [13]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [13]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [13]),
        .O(\w_tf_q[length][13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][14]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [14]),
        .I3(p_0_in[14]),
        .O(\read_pointer_q_reg[2]_rep_0 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][14]_i_3 
       (.I0(\mem_q_reg[3][length] [14]),
        .I1(\mem_q_reg[2][length] [14]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [14]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [14]),
        .O(\w_tf_q[length][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][14]_i_4 
       (.I0(\mem_q_reg[7][length] [14]),
        .I1(\mem_q_reg[6][length] [14]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [14]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [14]),
        .O(\w_tf_q[length][14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][15]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [15]),
        .I3(p_0_in[15]),
        .O(\read_pointer_q_reg[2]_rep_0 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][15]_i_4 
       (.I0(\mem_q_reg[3][length] [15]),
        .I1(\mem_q_reg[2][length] [15]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [15]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [15]),
        .O(\w_tf_q[length][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][15]_i_5 
       (.I0(\mem_q_reg[7][length] [15]),
        .I1(\mem_q_reg[6][length] [15]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [15]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [15]),
        .O(\w_tf_q[length][15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][16]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [16]),
        .I3(p_0_in[16]),
        .O(\read_pointer_q_reg[2]_rep_0 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][16]_i_3 
       (.I0(\mem_q_reg[3][length] [16]),
        .I1(\mem_q_reg[2][length] [16]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [16]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [16]),
        .O(\w_tf_q[length][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][16]_i_4 
       (.I0(\mem_q_reg[7][length] [16]),
        .I1(\mem_q_reg[6][length] [16]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [16]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [16]),
        .O(\w_tf_q[length][16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][17]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [17]),
        .I3(p_0_in[17]),
        .O(\read_pointer_q_reg[2]_rep_0 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][17]_i_3 
       (.I0(\mem_q_reg[3][length] [17]),
        .I1(\mem_q_reg[2][length] [17]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [17]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [17]),
        .O(\w_tf_q[length][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][17]_i_4 
       (.I0(\mem_q_reg[7][length] [17]),
        .I1(\mem_q_reg[6][length] [17]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [17]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [17]),
        .O(\w_tf_q[length][17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][18]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [18]),
        .I3(p_0_in[18]),
        .O(\read_pointer_q_reg[2]_rep_0 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][18]_i_3 
       (.I0(\mem_q_reg[3][length] [18]),
        .I1(\mem_q_reg[2][length] [18]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [18]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [18]),
        .O(\w_tf_q[length][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][18]_i_4 
       (.I0(\mem_q_reg[7][length] [18]),
        .I1(\mem_q_reg[6][length] [18]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [18]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [18]),
        .O(\w_tf_q[length][18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][19]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [19]),
        .I3(p_0_in[19]),
        .O(\read_pointer_q_reg[2]_rep_0 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][19]_i_3 
       (.I0(\mem_q_reg[3][length] [19]),
        .I1(\mem_q_reg[2][length] [19]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [19]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [19]),
        .O(\w_tf_q[length][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][19]_i_4 
       (.I0(\mem_q_reg[7][length] [19]),
        .I1(\mem_q_reg[6][length] [19]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [19]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [19]),
        .O(\w_tf_q[length][19]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][1]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [1]),
        .I3(p_0_in[1]),
        .O(\read_pointer_q_reg[2]_rep_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][1]_i_3 
       (.I0(\mem_q_reg[3][length] [1]),
        .I1(\mem_q_reg[2][length] [1]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [1]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [1]),
        .O(\w_tf_q[length][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][1]_i_4 
       (.I0(\mem_q_reg[7][length] [1]),
        .I1(\mem_q_reg[6][length] [1]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [1]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [1]),
        .O(\w_tf_q[length][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][20]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [20]),
        .I3(p_0_in[20]),
        .O(\read_pointer_q_reg[2]_rep_0 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][20]_i_3 
       (.I0(\mem_q_reg[3][length] [20]),
        .I1(\mem_q_reg[2][length] [20]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [20]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [20]),
        .O(\w_tf_q[length][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][20]_i_4 
       (.I0(\mem_q_reg[7][length] [20]),
        .I1(\mem_q_reg[6][length] [20]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [20]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [20]),
        .O(\w_tf_q[length][20]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][21]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [21]),
        .I3(p_0_in[21]),
        .O(\read_pointer_q_reg[2]_rep_0 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][21]_i_3 
       (.I0(\mem_q_reg[3][length] [21]),
        .I1(\mem_q_reg[2][length] [21]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [21]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [21]),
        .O(\w_tf_q[length][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][21]_i_4 
       (.I0(\mem_q_reg[7][length] [21]),
        .I1(\mem_q_reg[6][length] [21]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [21]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [21]),
        .O(\w_tf_q[length][21]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][22]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [22]),
        .I3(p_0_in[22]),
        .O(\read_pointer_q_reg[2]_rep_0 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][22]_i_3 
       (.I0(\mem_q_reg[3][length] [22]),
        .I1(\mem_q_reg[2][length] [22]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [22]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [22]),
        .O(\w_tf_q[length][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][22]_i_4 
       (.I0(\mem_q_reg[7][length] [22]),
        .I1(\mem_q_reg[6][length] [22]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [22]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [22]),
        .O(\w_tf_q[length][22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][23]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [23]),
        .I3(p_0_in[23]),
        .O(\read_pointer_q_reg[2]_rep_0 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][23]_i_4 
       (.I0(\mem_q_reg[3][length] [23]),
        .I1(\mem_q_reg[2][length] [23]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [23]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [23]),
        .O(\w_tf_q[length][23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][23]_i_5 
       (.I0(\mem_q_reg[7][length] [23]),
        .I1(\mem_q_reg[6][length] [23]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [23]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [23]),
        .O(\w_tf_q[length][23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][24]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [24]),
        .I3(p_0_in[24]),
        .O(\read_pointer_q_reg[2]_rep_0 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][24]_i_3 
       (.I0(\mem_q_reg[3][length] [24]),
        .I1(\mem_q_reg[2][length] [24]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [24]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [24]),
        .O(\w_tf_q[length][24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][24]_i_4 
       (.I0(\mem_q_reg[7][length] [24]),
        .I1(\mem_q_reg[6][length] [24]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [24]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [24]),
        .O(\w_tf_q[length][24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][25]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [25]),
        .I3(p_0_in[25]),
        .O(\read_pointer_q_reg[2]_rep_0 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][25]_i_3 
       (.I0(\mem_q_reg[3][length] [25]),
        .I1(\mem_q_reg[2][length] [25]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [25]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [25]),
        .O(\w_tf_q[length][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][25]_i_4 
       (.I0(\mem_q_reg[7][length] [25]),
        .I1(\mem_q_reg[6][length] [25]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [25]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [25]),
        .O(\w_tf_q[length][25]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][26]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [26]),
        .I3(p_0_in[26]),
        .O(\read_pointer_q_reg[2]_rep_0 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][26]_i_3 
       (.I0(\mem_q_reg[3][length] [26]),
        .I1(\mem_q_reg[2][length] [26]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [26]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [26]),
        .O(\w_tf_q[length][26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][26]_i_4 
       (.I0(\mem_q_reg[7][length] [26]),
        .I1(\mem_q_reg[6][length] [26]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [26]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [26]),
        .O(\w_tf_q[length][26]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][27]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [27]),
        .I3(p_0_in[27]),
        .O(\read_pointer_q_reg[2]_rep_0 [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][27]_i_3 
       (.I0(\mem_q_reg[3][length] [27]),
        .I1(\mem_q_reg[2][length] [27]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [27]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [27]),
        .O(\w_tf_q[length][27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][27]_i_4 
       (.I0(\mem_q_reg[7][length] [27]),
        .I1(\mem_q_reg[6][length] [27]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [27]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [27]),
        .O(\w_tf_q[length][27]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][28]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [28]),
        .I3(p_0_in[28]),
        .O(\read_pointer_q_reg[2]_rep_0 [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][28]_i_3 
       (.I0(\mem_q_reg[3][length] [28]),
        .I1(\mem_q_reg[2][length] [28]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [28]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [28]),
        .O(\w_tf_q[length][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][28]_i_4 
       (.I0(\mem_q_reg[7][length] [28]),
        .I1(\mem_q_reg[6][length] [28]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [28]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [28]),
        .O(\w_tf_q[length][28]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][29]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [29]),
        .I3(p_0_in[29]),
        .O(\read_pointer_q_reg[2]_rep_0 [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][29]_i_3 
       (.I0(\mem_q_reg[3][length] [29]),
        .I1(\mem_q_reg[2][length] [29]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [29]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [29]),
        .O(\w_tf_q[length][29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][29]_i_4 
       (.I0(\mem_q_reg[7][length] [29]),
        .I1(\mem_q_reg[6][length] [29]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [29]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [29]),
        .O(\w_tf_q[length][29]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][2]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [2]),
        .I3(p_0_in[2]),
        .O(\read_pointer_q_reg[2]_rep_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][2]_i_3 
       (.I0(\mem_q_reg[3][length] [2]),
        .I1(\mem_q_reg[2][length] [2]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [2]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [2]),
        .O(\w_tf_q[length][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][2]_i_4 
       (.I0(\mem_q_reg[7][length] [2]),
        .I1(\mem_q_reg[6][length] [2]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [2]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [2]),
        .O(\w_tf_q[length][2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][30]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [30]),
        .I3(p_0_in[30]),
        .O(\read_pointer_q_reg[2]_rep_0 [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][30]_i_3 
       (.I0(\mem_q_reg[3][length] [30]),
        .I1(\mem_q_reg[2][length] [30]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [30]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [30]),
        .O(\w_tf_q[length][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][30]_i_4 
       (.I0(\mem_q_reg[7][length] [30]),
        .I1(\mem_q_reg[6][length] [30]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [30]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [30]),
        .O(\w_tf_q[length][30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][31]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [31]),
        .I3(p_0_in[31]),
        .O(\read_pointer_q_reg[2]_rep_0 [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][31]_i_4 
       (.I0(\mem_q_reg[3][length] [31]),
        .I1(\mem_q_reg[2][length] [31]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [31]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [31]),
        .O(\w_tf_q[length][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][31]_i_5 
       (.I0(\mem_q_reg[7][length] [31]),
        .I1(\mem_q_reg[6][length] [31]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [31]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [31]),
        .O(\w_tf_q[length][31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][32]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [32]),
        .I3(p_0_in[32]),
        .O(\read_pointer_q_reg[2]_rep_0 [32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][32]_i_3 
       (.I0(\mem_q_reg[3][length] [32]),
        .I1(\mem_q_reg[2][length] [32]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [32]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [32]),
        .O(\w_tf_q[length][32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][32]_i_4 
       (.I0(\mem_q_reg[7][length] [32]),
        .I1(\mem_q_reg[6][length] [32]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [32]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [32]),
        .O(\w_tf_q[length][32]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][33]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [33]),
        .I3(p_0_in[33]),
        .O(\read_pointer_q_reg[2]_rep_0 [33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][33]_i_3 
       (.I0(\mem_q_reg[3][length] [33]),
        .I1(\mem_q_reg[2][length] [33]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [33]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [33]),
        .O(\w_tf_q[length][33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][33]_i_4 
       (.I0(\mem_q_reg[7][length] [33]),
        .I1(\mem_q_reg[6][length] [33]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [33]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [33]),
        .O(\w_tf_q[length][33]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][34]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [34]),
        .I3(p_0_in[34]),
        .O(\read_pointer_q_reg[2]_rep_0 [34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][34]_i_3 
       (.I0(\mem_q_reg[3][length] [34]),
        .I1(\mem_q_reg[2][length] [34]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [34]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [34]),
        .O(\w_tf_q[length][34]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][34]_i_4 
       (.I0(\mem_q_reg[7][length] [34]),
        .I1(\mem_q_reg[6][length] [34]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [34]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [34]),
        .O(\w_tf_q[length][34]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][35]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [35]),
        .I3(p_0_in[35]),
        .O(\read_pointer_q_reg[2]_rep_0 [35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][35]_i_3 
       (.I0(\mem_q_reg[3][length] [35]),
        .I1(\mem_q_reg[2][length] [35]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [35]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [35]),
        .O(\w_tf_q[length][35]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][35]_i_4 
       (.I0(\mem_q_reg[7][length] [35]),
        .I1(\mem_q_reg[6][length] [35]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [35]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [35]),
        .O(\w_tf_q[length][35]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][36]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [36]),
        .I3(p_0_in[36]),
        .O(\read_pointer_q_reg[2]_rep_0 [36]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][36]_i_3 
       (.I0(\mem_q_reg[3][length] [36]),
        .I1(\mem_q_reg[2][length] [36]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [36]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [36]),
        .O(\w_tf_q[length][36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][36]_i_4 
       (.I0(\mem_q_reg[7][length] [36]),
        .I1(\mem_q_reg[6][length] [36]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [36]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [36]),
        .O(\w_tf_q[length][36]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][37]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [37]),
        .I3(p_0_in[37]),
        .O(\read_pointer_q_reg[2]_rep_0 [37]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][37]_i_3 
       (.I0(\mem_q_reg[3][length] [37]),
        .I1(\mem_q_reg[2][length] [37]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [37]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [37]),
        .O(\w_tf_q[length][37]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][37]_i_4 
       (.I0(\mem_q_reg[7][length] [37]),
        .I1(\mem_q_reg[6][length] [37]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [37]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [37]),
        .O(\w_tf_q[length][37]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][38]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [38]),
        .I3(p_0_in[38]),
        .O(\read_pointer_q_reg[2]_rep_0 [38]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][38]_i_3 
       (.I0(\mem_q_reg[3][length] [38]),
        .I1(\mem_q_reg[2][length] [38]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [38]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [38]),
        .O(\w_tf_q[length][38]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][38]_i_4 
       (.I0(\mem_q_reg[7][length] [38]),
        .I1(\mem_q_reg[6][length] [38]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [38]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [38]),
        .O(\w_tf_q[length][38]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][39]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [39]),
        .I3(p_0_in[39]),
        .O(\read_pointer_q_reg[2]_rep_0 [39]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][39]_i_4 
       (.I0(\mem_q_reg[3][length] [39]),
        .I1(\mem_q_reg[2][length] [39]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [39]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [39]),
        .O(\w_tf_q[length][39]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][39]_i_5 
       (.I0(\mem_q_reg[7][length] [39]),
        .I1(\mem_q_reg[6][length] [39]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [39]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [39]),
        .O(\w_tf_q[length][39]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][3]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [3]),
        .I3(p_0_in[3]),
        .O(\read_pointer_q_reg[2]_rep_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][3]_i_3 
       (.I0(\mem_q_reg[3][length] [3]),
        .I1(\mem_q_reg[2][length] [3]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [3]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [3]),
        .O(\w_tf_q[length][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][3]_i_4 
       (.I0(\mem_q_reg[7][length] [3]),
        .I1(\mem_q_reg[6][length] [3]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [3]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [3]),
        .O(\w_tf_q[length][3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][40]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [40]),
        .I3(p_0_in[40]),
        .O(\read_pointer_q_reg[2]_rep_0 [40]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][40]_i_3 
       (.I0(\mem_q_reg[3][length] [40]),
        .I1(\mem_q_reg[2][length] [40]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [40]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [40]),
        .O(\w_tf_q[length][40]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][40]_i_4 
       (.I0(\mem_q_reg[7][length] [40]),
        .I1(\mem_q_reg[6][length] [40]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [40]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [40]),
        .O(\w_tf_q[length][40]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][41]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [41]),
        .I3(p_0_in[41]),
        .O(\read_pointer_q_reg[2]_rep_0 [41]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][41]_i_3 
       (.I0(\mem_q_reg[3][length] [41]),
        .I1(\mem_q_reg[2][length] [41]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [41]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [41]),
        .O(\w_tf_q[length][41]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][41]_i_4 
       (.I0(\mem_q_reg[7][length] [41]),
        .I1(\mem_q_reg[6][length] [41]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [41]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [41]),
        .O(\w_tf_q[length][41]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][42]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [42]),
        .I3(p_0_in[42]),
        .O(\read_pointer_q_reg[2]_rep_0 [42]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][42]_i_3 
       (.I0(\mem_q_reg[3][length] [42]),
        .I1(\mem_q_reg[2][length] [42]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [42]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [42]),
        .O(\w_tf_q[length][42]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][42]_i_4 
       (.I0(\mem_q_reg[7][length] [42]),
        .I1(\mem_q_reg[6][length] [42]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [42]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [42]),
        .O(\w_tf_q[length][42]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][43]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [43]),
        .I3(p_0_in[43]),
        .O(\read_pointer_q_reg[2]_rep_0 [43]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][43]_i_3 
       (.I0(\mem_q_reg[3][length] [43]),
        .I1(\mem_q_reg[2][length] [43]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [43]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [43]),
        .O(\w_tf_q[length][43]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][43]_i_4 
       (.I0(\mem_q_reg[7][length] [43]),
        .I1(\mem_q_reg[6][length] [43]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [43]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [43]),
        .O(\w_tf_q[length][43]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][44]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [44]),
        .I3(p_0_in[44]),
        .O(\read_pointer_q_reg[2]_rep_0 [44]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][44]_i_3 
       (.I0(\mem_q_reg[3][length] [44]),
        .I1(\mem_q_reg[2][length] [44]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [44]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [44]),
        .O(\w_tf_q[length][44]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][44]_i_4 
       (.I0(\mem_q_reg[7][length] [44]),
        .I1(\mem_q_reg[6][length] [44]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [44]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [44]),
        .O(\w_tf_q[length][44]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][45]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [45]),
        .I3(p_0_in[45]),
        .O(\read_pointer_q_reg[2]_rep_0 [45]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][45]_i_3 
       (.I0(\mem_q_reg[3][length] [45]),
        .I1(\mem_q_reg[2][length] [45]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [45]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [45]),
        .O(\w_tf_q[length][45]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][45]_i_4 
       (.I0(\mem_q_reg[7][length] [45]),
        .I1(\mem_q_reg[6][length] [45]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [45]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [45]),
        .O(\w_tf_q[length][45]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][46]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [46]),
        .I3(p_0_in[46]),
        .O(\read_pointer_q_reg[2]_rep_0 [46]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][46]_i_3 
       (.I0(\mem_q_reg[3][length] [46]),
        .I1(\mem_q_reg[2][length] [46]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [46]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [46]),
        .O(\w_tf_q[length][46]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][46]_i_4 
       (.I0(\mem_q_reg[7][length] [46]),
        .I1(\mem_q_reg[6][length] [46]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [46]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [46]),
        .O(\w_tf_q[length][46]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][47]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [47]),
        .I3(p_0_in[47]),
        .O(\read_pointer_q_reg[2]_rep_0 [47]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][47]_i_4 
       (.I0(\mem_q_reg[3][length] [47]),
        .I1(\mem_q_reg[2][length] [47]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [47]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [47]),
        .O(\w_tf_q[length][47]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][47]_i_5 
       (.I0(\mem_q_reg[7][length] [47]),
        .I1(\mem_q_reg[6][length] [47]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [47]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [47]),
        .O(\w_tf_q[length][47]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][48]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [48]),
        .I3(p_0_in[48]),
        .O(\read_pointer_q_reg[2]_rep_0 [48]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][48]_i_3 
       (.I0(\mem_q_reg[3][length] [48]),
        .I1(\mem_q_reg[2][length] [48]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [48]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [48]),
        .O(\w_tf_q[length][48]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][48]_i_4 
       (.I0(\mem_q_reg[7][length] [48]),
        .I1(\mem_q_reg[6][length] [48]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [48]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [48]),
        .O(\w_tf_q[length][48]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][49]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [49]),
        .I3(p_0_in[49]),
        .O(\read_pointer_q_reg[2]_rep_0 [49]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][49]_i_3 
       (.I0(\mem_q_reg[3][length] [49]),
        .I1(\mem_q_reg[2][length] [49]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [49]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [49]),
        .O(\w_tf_q[length][49]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][49]_i_4 
       (.I0(\mem_q_reg[7][length] [49]),
        .I1(\mem_q_reg[6][length] [49]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [49]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [49]),
        .O(\w_tf_q[length][49]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][4]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [4]),
        .I3(p_0_in[4]),
        .O(\read_pointer_q_reg[2]_rep_0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][4]_i_3 
       (.I0(\mem_q_reg[3][length] [4]),
        .I1(\mem_q_reg[2][length] [4]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [4]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [4]),
        .O(\w_tf_q[length][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][4]_i_4 
       (.I0(\mem_q_reg[7][length] [4]),
        .I1(\mem_q_reg[6][length] [4]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [4]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [4]),
        .O(\w_tf_q[length][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][50]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [50]),
        .I3(p_0_in[50]),
        .O(\read_pointer_q_reg[2]_rep_0 [50]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][50]_i_3 
       (.I0(\mem_q_reg[3][length] [50]),
        .I1(\mem_q_reg[2][length] [50]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [50]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [50]),
        .O(\w_tf_q[length][50]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][50]_i_4 
       (.I0(\mem_q_reg[7][length] [50]),
        .I1(\mem_q_reg[6][length] [50]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [50]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [50]),
        .O(\w_tf_q[length][50]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][51]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [51]),
        .I3(p_0_in[51]),
        .O(\read_pointer_q_reg[2]_rep_0 [51]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][51]_i_3 
       (.I0(\mem_q_reg[3][length] [51]),
        .I1(\mem_q_reg[2][length] [51]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [51]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [51]),
        .O(\w_tf_q[length][51]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][51]_i_4 
       (.I0(\mem_q_reg[7][length] [51]),
        .I1(\mem_q_reg[6][length] [51]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [51]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [51]),
        .O(\w_tf_q[length][51]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][52]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [52]),
        .I3(p_0_in[52]),
        .O(\read_pointer_q_reg[2]_rep_0 [52]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][52]_i_3 
       (.I0(\mem_q_reg[3][length] [52]),
        .I1(\mem_q_reg[2][length] [52]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [52]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [52]),
        .O(\w_tf_q[length][52]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][52]_i_4 
       (.I0(\mem_q_reg[7][length] [52]),
        .I1(\mem_q_reg[6][length] [52]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [52]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [52]),
        .O(\w_tf_q[length][52]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][53]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [53]),
        .I3(p_0_in[53]),
        .O(\read_pointer_q_reg[2]_rep_0 [53]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][53]_i_3 
       (.I0(\mem_q_reg[3][length] [53]),
        .I1(\mem_q_reg[2][length] [53]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [53]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [53]),
        .O(\w_tf_q[length][53]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][53]_i_4 
       (.I0(\mem_q_reg[7][length] [53]),
        .I1(\mem_q_reg[6][length] [53]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [53]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [53]),
        .O(\w_tf_q[length][53]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][54]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [54]),
        .I3(p_0_in[54]),
        .O(\read_pointer_q_reg[2]_rep_0 [54]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][54]_i_3 
       (.I0(\mem_q_reg[3][length] [54]),
        .I1(\mem_q_reg[2][length] [54]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [54]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [54]),
        .O(\w_tf_q[length][54]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][54]_i_4 
       (.I0(\mem_q_reg[7][length] [54]),
        .I1(\mem_q_reg[6][length] [54]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [54]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [54]),
        .O(\w_tf_q[length][54]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][55]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [55]),
        .I3(p_0_in[55]),
        .O(\read_pointer_q_reg[2]_rep_0 [55]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][55]_i_4 
       (.I0(\mem_q_reg[3][length] [55]),
        .I1(\mem_q_reg[2][length] [55]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [55]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [55]),
        .O(\w_tf_q[length][55]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][55]_i_5 
       (.I0(\mem_q_reg[7][length] [55]),
        .I1(\mem_q_reg[6][length] [55]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [55]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [55]),
        .O(\w_tf_q[length][55]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][56]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [56]),
        .I3(p_0_in[56]),
        .O(\read_pointer_q_reg[2]_rep_0 [56]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][56]_i_3 
       (.I0(\mem_q_reg[3][length] [56]),
        .I1(\mem_q_reg[2][length] [56]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [56]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [56]),
        .O(\w_tf_q[length][56]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][56]_i_4 
       (.I0(\mem_q_reg[7][length] [56]),
        .I1(\mem_q_reg[6][length] [56]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [56]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [56]),
        .O(\w_tf_q[length][56]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][57]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [57]),
        .I3(p_0_in[57]),
        .O(\read_pointer_q_reg[2]_rep_0 [57]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][57]_i_3 
       (.I0(\mem_q_reg[3][length] [57]),
        .I1(\mem_q_reg[2][length] [57]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [57]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [57]),
        .O(\w_tf_q[length][57]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][57]_i_4 
       (.I0(\mem_q_reg[7][length] [57]),
        .I1(\mem_q_reg[6][length] [57]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [57]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [57]),
        .O(\w_tf_q[length][57]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][58]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [58]),
        .I3(p_0_in[58]),
        .O(\read_pointer_q_reg[2]_rep_0 [58]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][58]_i_3 
       (.I0(\mem_q_reg[3][length] [58]),
        .I1(\mem_q_reg[2][length] [58]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [58]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [58]),
        .O(\w_tf_q[length][58]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][58]_i_4 
       (.I0(\mem_q_reg[7][length] [58]),
        .I1(\mem_q_reg[6][length] [58]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [58]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [58]),
        .O(\w_tf_q[length][58]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][59]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [59]),
        .I3(p_0_in[59]),
        .O(\read_pointer_q_reg[2]_rep_0 [59]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][59]_i_3 
       (.I0(\mem_q_reg[3][length] [59]),
        .I1(\mem_q_reg[2][length] [59]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [59]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [59]),
        .O(\w_tf_q[length][59]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][59]_i_4 
       (.I0(\mem_q_reg[7][length] [59]),
        .I1(\mem_q_reg[6][length] [59]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [59]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [59]),
        .O(\w_tf_q[length][59]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][5]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [5]),
        .I3(p_0_in[5]),
        .O(\read_pointer_q_reg[2]_rep_0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][5]_i_3 
       (.I0(\mem_q_reg[3][length] [5]),
        .I1(\mem_q_reg[2][length] [5]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [5]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [5]),
        .O(\w_tf_q[length][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][5]_i_4 
       (.I0(\mem_q_reg[7][length] [5]),
        .I1(\mem_q_reg[6][length] [5]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [5]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [5]),
        .O(\w_tf_q[length][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][60]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [60]),
        .I3(p_0_in[60]),
        .O(\read_pointer_q_reg[2]_rep_0 [60]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][60]_i_3 
       (.I0(\mem_q_reg[3][length] [60]),
        .I1(\mem_q_reg[2][length] [60]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [60]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [60]),
        .O(\w_tf_q[length][60]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][60]_i_4 
       (.I0(\mem_q_reg[7][length] [60]),
        .I1(\mem_q_reg[6][length] [60]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [60]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [60]),
        .O(\w_tf_q[length][60]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][61]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [61]),
        .I3(p_0_in[61]),
        .O(\read_pointer_q_reg[2]_rep_0 [61]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][61]_i_3 
       (.I0(\mem_q_reg[3][length] [61]),
        .I1(\mem_q_reg[2][length] [61]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [61]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [61]),
        .O(\w_tf_q[length][61]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][61]_i_4 
       (.I0(\mem_q_reg[7][length] [61]),
        .I1(\mem_q_reg[6][length] [61]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [61]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [61]),
        .O(\w_tf_q[length][61]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][62]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [62]),
        .I3(p_0_in[62]),
        .O(\read_pointer_q_reg[2]_rep_0 [62]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][62]_i_3 
       (.I0(\mem_q_reg[3][length] [62]),
        .I1(\mem_q_reg[2][length] [62]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [62]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [62]),
        .O(\w_tf_q[length][62]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][62]_i_4 
       (.I0(\mem_q_reg[7][length] [62]),
        .I1(\mem_q_reg[6][length] [62]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [62]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [62]),
        .O(\w_tf_q[length][62]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][63]_i_2 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [63]),
        .I3(p_0_in[63]),
        .O(\read_pointer_q_reg[2]_rep_0 [63]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][63]_i_6 
       (.I0(\mem_q_reg[3][length] [63]),
        .I1(\mem_q_reg[2][length] [63]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[1][length] [63]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[0][length] [63]),
        .O(\w_tf_q[length][63]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][63]_i_7 
       (.I0(\mem_q_reg[7][length] [63]),
        .I1(\mem_q_reg[6][length] [63]),
        .I2(\read_pointer_q_reg[1]_rep__1_n_0 ),
        .I3(\mem_q_reg[5][length] [63]),
        .I4(\read_pointer_q_reg[0]_rep__1_n_0 ),
        .I5(\mem_q_reg[4][length] [63]),
        .O(\w_tf_q[length][63]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][6]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [6]),
        .I3(p_0_in[6]),
        .O(\read_pointer_q_reg[2]_rep_0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][6]_i_3 
       (.I0(\mem_q_reg[3][length] [6]),
        .I1(\mem_q_reg[2][length] [6]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [6]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [6]),
        .O(\w_tf_q[length][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][6]_i_4 
       (.I0(\mem_q_reg[7][length] [6]),
        .I1(\mem_q_reg[6][length] [6]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [6]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [6]),
        .O(\w_tf_q[length][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][7]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [7]),
        .I3(p_0_in[7]),
        .O(\read_pointer_q_reg[2]_rep_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][7]_i_4 
       (.I0(\mem_q_reg[3][length] [7]),
        .I1(\mem_q_reg[2][length] [7]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [7]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [7]),
        .O(\w_tf_q[length][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][7]_i_5 
       (.I0(\mem_q_reg[7][length] [7]),
        .I1(\mem_q_reg[6][length] [7]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [7]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [7]),
        .O(\w_tf_q[length][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][8]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [8]),
        .I3(p_0_in[8]),
        .O(\read_pointer_q_reg[2]_rep_0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][8]_i_3 
       (.I0(\mem_q_reg[3][length] [8]),
        .I1(\mem_q_reg[2][length] [8]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [8]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [8]),
        .O(\w_tf_q[length][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][8]_i_4 
       (.I0(\mem_q_reg[7][length] [8]),
        .I1(\mem_q_reg[6][length] [8]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [8]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [8]),
        .O(\w_tf_q[length][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFE10)) 
    \w_tf_q[length][9]_i_1 
       (.I0(CO),
        .I1(\w_tf_q_reg[length][63] ),
        .I2(\burst_req[length] [9]),
        .I3(p_0_in[9]),
        .O(\read_pointer_q_reg[2]_rep_0 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][9]_i_3 
       (.I0(\mem_q_reg[3][length] [9]),
        .I1(\mem_q_reg[2][length] [9]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[1][length] [9]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[0][length] [9]),
        .O(\w_tf_q[length][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \w_tf_q[length][9]_i_4 
       (.I0(\mem_q_reg[7][length] [9]),
        .I1(\mem_q_reg[6][length] [9]),
        .I2(\read_pointer_q_reg[1]_rep__2_n_0 ),
        .I3(\mem_q_reg[5][length] [9]),
        .I4(\read_pointer_q_reg[0]_rep__0_n_0 ),
        .I5(\mem_q_reg[4][length] [9]),
        .O(\w_tf_q[length][9]_i_4_n_0 ));
  MUXF7 \w_tf_q_reg[addr][0]_i_2 
       (.I0(\w_tf_q[addr][0]_i_3_n_0 ),
        .I1(\w_tf_q[addr][0]_i_4_n_0 ),
        .O(\burst_req[dst_addr] [0]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[addr][1]_i_2 
       (.I0(\w_tf_q[addr][1]_i_3_n_0 ),
        .I1(\w_tf_q[addr][1]_i_4_n_0 ),
        .O(\burst_req[dst_addr] [1]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[addr][2]_i_2 
       (.I0(\w_tf_q[addr][2]_i_3_n_0 ),
        .I1(\w_tf_q[addr][2]_i_4_n_0 ),
        .O(\burst_req[dst_addr] [2]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][0]_i_2 
       (.I0(\w_tf_q[length][0]_i_3_n_0 ),
        .I1(\w_tf_q[length][0]_i_4_n_0 ),
        .O(\burst_req[length] [0]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][10]_i_2 
       (.I0(\w_tf_q[length][10]_i_3_n_0 ),
        .I1(\w_tf_q[length][10]_i_4_n_0 ),
        .O(\burst_req[length] [10]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][11]_i_2 
       (.I0(\w_tf_q[length][11]_i_3_n_0 ),
        .I1(\w_tf_q[length][11]_i_4_n_0 ),
        .O(\burst_req[length] [11]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][12]_i_2 
       (.I0(\w_tf_q[length][12]_i_3_n_0 ),
        .I1(\w_tf_q[length][12]_i_4_n_0 ),
        .O(\burst_req[length] [12]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][13]_i_2 
       (.I0(\w_tf_q[length][13]_i_3_n_0 ),
        .I1(\w_tf_q[length][13]_i_4_n_0 ),
        .O(\burst_req[length] [13]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][14]_i_2 
       (.I0(\w_tf_q[length][14]_i_3_n_0 ),
        .I1(\w_tf_q[length][14]_i_4_n_0 ),
        .O(\burst_req[length] [14]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][15]_i_2 
       (.I0(\w_tf_q[length][15]_i_4_n_0 ),
        .I1(\w_tf_q[length][15]_i_5_n_0 ),
        .O(\burst_req[length] [15]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][16]_i_2 
       (.I0(\w_tf_q[length][16]_i_3_n_0 ),
        .I1(\w_tf_q[length][16]_i_4_n_0 ),
        .O(\burst_req[length] [16]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][17]_i_2 
       (.I0(\w_tf_q[length][17]_i_3_n_0 ),
        .I1(\w_tf_q[length][17]_i_4_n_0 ),
        .O(\burst_req[length] [17]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][18]_i_2 
       (.I0(\w_tf_q[length][18]_i_3_n_0 ),
        .I1(\w_tf_q[length][18]_i_4_n_0 ),
        .O(\burst_req[length] [18]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][19]_i_2 
       (.I0(\w_tf_q[length][19]_i_3_n_0 ),
        .I1(\w_tf_q[length][19]_i_4_n_0 ),
        .O(\burst_req[length] [19]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][1]_i_2 
       (.I0(\w_tf_q[length][1]_i_3_n_0 ),
        .I1(\w_tf_q[length][1]_i_4_n_0 ),
        .O(\burst_req[length] [1]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][20]_i_2 
       (.I0(\w_tf_q[length][20]_i_3_n_0 ),
        .I1(\w_tf_q[length][20]_i_4_n_0 ),
        .O(\burst_req[length] [20]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][21]_i_2 
       (.I0(\w_tf_q[length][21]_i_3_n_0 ),
        .I1(\w_tf_q[length][21]_i_4_n_0 ),
        .O(\burst_req[length] [21]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][22]_i_2 
       (.I0(\w_tf_q[length][22]_i_3_n_0 ),
        .I1(\w_tf_q[length][22]_i_4_n_0 ),
        .O(\burst_req[length] [22]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][23]_i_2 
       (.I0(\w_tf_q[length][23]_i_4_n_0 ),
        .I1(\w_tf_q[length][23]_i_5_n_0 ),
        .O(\burst_req[length] [23]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][24]_i_2 
       (.I0(\w_tf_q[length][24]_i_3_n_0 ),
        .I1(\w_tf_q[length][24]_i_4_n_0 ),
        .O(\burst_req[length] [24]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][25]_i_2 
       (.I0(\w_tf_q[length][25]_i_3_n_0 ),
        .I1(\w_tf_q[length][25]_i_4_n_0 ),
        .O(\burst_req[length] [25]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][26]_i_2 
       (.I0(\w_tf_q[length][26]_i_3_n_0 ),
        .I1(\w_tf_q[length][26]_i_4_n_0 ),
        .O(\burst_req[length] [26]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][27]_i_2 
       (.I0(\w_tf_q[length][27]_i_3_n_0 ),
        .I1(\w_tf_q[length][27]_i_4_n_0 ),
        .O(\burst_req[length] [27]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][28]_i_2 
       (.I0(\w_tf_q[length][28]_i_3_n_0 ),
        .I1(\w_tf_q[length][28]_i_4_n_0 ),
        .O(\burst_req[length] [28]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][29]_i_2 
       (.I0(\w_tf_q[length][29]_i_3_n_0 ),
        .I1(\w_tf_q[length][29]_i_4_n_0 ),
        .O(\burst_req[length] [29]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][2]_i_2 
       (.I0(\w_tf_q[length][2]_i_3_n_0 ),
        .I1(\w_tf_q[length][2]_i_4_n_0 ),
        .O(\burst_req[length] [2]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][30]_i_2 
       (.I0(\w_tf_q[length][30]_i_3_n_0 ),
        .I1(\w_tf_q[length][30]_i_4_n_0 ),
        .O(\burst_req[length] [30]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][31]_i_2 
       (.I0(\w_tf_q[length][31]_i_4_n_0 ),
        .I1(\w_tf_q[length][31]_i_5_n_0 ),
        .O(\burst_req[length] [31]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][32]_i_2 
       (.I0(\w_tf_q[length][32]_i_3_n_0 ),
        .I1(\w_tf_q[length][32]_i_4_n_0 ),
        .O(\burst_req[length] [32]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][33]_i_2 
       (.I0(\w_tf_q[length][33]_i_3_n_0 ),
        .I1(\w_tf_q[length][33]_i_4_n_0 ),
        .O(\burst_req[length] [33]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][34]_i_2 
       (.I0(\w_tf_q[length][34]_i_3_n_0 ),
        .I1(\w_tf_q[length][34]_i_4_n_0 ),
        .O(\burst_req[length] [34]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][35]_i_2 
       (.I0(\w_tf_q[length][35]_i_3_n_0 ),
        .I1(\w_tf_q[length][35]_i_4_n_0 ),
        .O(\burst_req[length] [35]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][36]_i_2 
       (.I0(\w_tf_q[length][36]_i_3_n_0 ),
        .I1(\w_tf_q[length][36]_i_4_n_0 ),
        .O(\burst_req[length] [36]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][37]_i_2 
       (.I0(\w_tf_q[length][37]_i_3_n_0 ),
        .I1(\w_tf_q[length][37]_i_4_n_0 ),
        .O(\burst_req[length] [37]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][38]_i_2 
       (.I0(\w_tf_q[length][38]_i_3_n_0 ),
        .I1(\w_tf_q[length][38]_i_4_n_0 ),
        .O(\burst_req[length] [38]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][39]_i_2 
       (.I0(\w_tf_q[length][39]_i_4_n_0 ),
        .I1(\w_tf_q[length][39]_i_5_n_0 ),
        .O(\burst_req[length] [39]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][3]_i_2 
       (.I0(\w_tf_q[length][3]_i_3_n_0 ),
        .I1(\w_tf_q[length][3]_i_4_n_0 ),
        .O(\burst_req[length] [3]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][40]_i_2 
       (.I0(\w_tf_q[length][40]_i_3_n_0 ),
        .I1(\w_tf_q[length][40]_i_4_n_0 ),
        .O(\burst_req[length] [40]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][41]_i_2 
       (.I0(\w_tf_q[length][41]_i_3_n_0 ),
        .I1(\w_tf_q[length][41]_i_4_n_0 ),
        .O(\burst_req[length] [41]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][42]_i_2 
       (.I0(\w_tf_q[length][42]_i_3_n_0 ),
        .I1(\w_tf_q[length][42]_i_4_n_0 ),
        .O(\burst_req[length] [42]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][43]_i_2 
       (.I0(\w_tf_q[length][43]_i_3_n_0 ),
        .I1(\w_tf_q[length][43]_i_4_n_0 ),
        .O(\burst_req[length] [43]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][44]_i_2 
       (.I0(\w_tf_q[length][44]_i_3_n_0 ),
        .I1(\w_tf_q[length][44]_i_4_n_0 ),
        .O(\burst_req[length] [44]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][45]_i_2 
       (.I0(\w_tf_q[length][45]_i_3_n_0 ),
        .I1(\w_tf_q[length][45]_i_4_n_0 ),
        .O(\burst_req[length] [45]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][46]_i_2 
       (.I0(\w_tf_q[length][46]_i_3_n_0 ),
        .I1(\w_tf_q[length][46]_i_4_n_0 ),
        .O(\burst_req[length] [46]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][47]_i_2 
       (.I0(\w_tf_q[length][47]_i_4_n_0 ),
        .I1(\w_tf_q[length][47]_i_5_n_0 ),
        .O(\burst_req[length] [47]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][48]_i_2 
       (.I0(\w_tf_q[length][48]_i_3_n_0 ),
        .I1(\w_tf_q[length][48]_i_4_n_0 ),
        .O(\burst_req[length] [48]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][49]_i_2 
       (.I0(\w_tf_q[length][49]_i_3_n_0 ),
        .I1(\w_tf_q[length][49]_i_4_n_0 ),
        .O(\burst_req[length] [49]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][4]_i_2 
       (.I0(\w_tf_q[length][4]_i_3_n_0 ),
        .I1(\w_tf_q[length][4]_i_4_n_0 ),
        .O(\burst_req[length] [4]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][50]_i_2 
       (.I0(\w_tf_q[length][50]_i_3_n_0 ),
        .I1(\w_tf_q[length][50]_i_4_n_0 ),
        .O(\burst_req[length] [50]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][51]_i_2 
       (.I0(\w_tf_q[length][51]_i_3_n_0 ),
        .I1(\w_tf_q[length][51]_i_4_n_0 ),
        .O(\burst_req[length] [51]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][52]_i_2 
       (.I0(\w_tf_q[length][52]_i_3_n_0 ),
        .I1(\w_tf_q[length][52]_i_4_n_0 ),
        .O(\burst_req[length] [52]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][53]_i_2 
       (.I0(\w_tf_q[length][53]_i_3_n_0 ),
        .I1(\w_tf_q[length][53]_i_4_n_0 ),
        .O(\burst_req[length] [53]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][54]_i_2 
       (.I0(\w_tf_q[length][54]_i_3_n_0 ),
        .I1(\w_tf_q[length][54]_i_4_n_0 ),
        .O(\burst_req[length] [54]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][55]_i_2 
       (.I0(\w_tf_q[length][55]_i_4_n_0 ),
        .I1(\w_tf_q[length][55]_i_5_n_0 ),
        .O(\burst_req[length] [55]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][56]_i_2 
       (.I0(\w_tf_q[length][56]_i_3_n_0 ),
        .I1(\w_tf_q[length][56]_i_4_n_0 ),
        .O(\burst_req[length] [56]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][57]_i_2 
       (.I0(\w_tf_q[length][57]_i_3_n_0 ),
        .I1(\w_tf_q[length][57]_i_4_n_0 ),
        .O(\burst_req[length] [57]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][58]_i_2 
       (.I0(\w_tf_q[length][58]_i_3_n_0 ),
        .I1(\w_tf_q[length][58]_i_4_n_0 ),
        .O(\burst_req[length] [58]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][59]_i_2 
       (.I0(\w_tf_q[length][59]_i_3_n_0 ),
        .I1(\w_tf_q[length][59]_i_4_n_0 ),
        .O(\burst_req[length] [59]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][5]_i_2 
       (.I0(\w_tf_q[length][5]_i_3_n_0 ),
        .I1(\w_tf_q[length][5]_i_4_n_0 ),
        .O(\burst_req[length] [5]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][60]_i_2 
       (.I0(\w_tf_q[length][60]_i_3_n_0 ),
        .I1(\w_tf_q[length][60]_i_4_n_0 ),
        .O(\burst_req[length] [60]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][61]_i_2 
       (.I0(\w_tf_q[length][61]_i_3_n_0 ),
        .I1(\w_tf_q[length][61]_i_4_n_0 ),
        .O(\burst_req[length] [61]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][62]_i_2 
       (.I0(\w_tf_q[length][62]_i_3_n_0 ),
        .I1(\w_tf_q[length][62]_i_4_n_0 ),
        .O(\burst_req[length] [62]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][63]_i_4 
       (.I0(\w_tf_q[length][63]_i_6_n_0 ),
        .I1(\w_tf_q[length][63]_i_7_n_0 ),
        .O(\burst_req[length] [63]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][6]_i_2 
       (.I0(\w_tf_q[length][6]_i_3_n_0 ),
        .I1(\w_tf_q[length][6]_i_4_n_0 ),
        .O(\burst_req[length] [6]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][7]_i_2 
       (.I0(\w_tf_q[length][7]_i_4_n_0 ),
        .I1(\w_tf_q[length][7]_i_5_n_0 ),
        .O(\burst_req[length] [7]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][8]_i_2 
       (.I0(\w_tf_q[length][8]_i_3_n_0 ),
        .I1(\w_tf_q[length][8]_i_4_n_0 ),
        .O(\burst_req[length] [8]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  MUXF7 \w_tf_q_reg[length][9]_i_2 
       (.I0(\w_tf_q[length][9]_i_3_n_0 ),
        .I1(\w_tf_q[length][9]_i_4_n_0 ),
        .O(\burst_req[length] [9]),
        .S(\read_pointer_q_reg[2]_rep_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \write_pointer_q[0]_i_1 
       (.I0(\write_pointer_q_reg_n_0_[0] ),
        .O(\write_pointer_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_pointer_q[1]_i_1 
       (.I0(\write_pointer_q_reg_n_0_[0] ),
        .I1(\write_pointer_q_reg_n_0_[1] ),
        .O(\write_pointer_q[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \write_pointer_q[2]_i_1 
       (.I0(\status_cnt_q_reg[0]_1 ),
        .I1(\status_cnt_q_reg_n_0_[0] ),
        .I2(status_cnt_q_reg),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .I4(\status_cnt_q_reg_n_0_[2] ),
        .O(write_pointer_q0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_pointer_q[2]_i_2 
       (.I0(\write_pointer_q_reg_n_0_[1] ),
        .I1(\write_pointer_q_reg_n_0_[0] ),
        .I2(\write_pointer_q_reg_n_0_[2] ),
        .O(\write_pointer_q[2]_i_2_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(write_pointer_q0),
        .CLR(rst_n_0),
        .D(\write_pointer_q[0]_i_1_n_0 ),
        .Q(\write_pointer_q_reg_n_0_[0] ));
  FDCE \write_pointer_q_reg[1] 
       (.C(clk),
        .CE(write_pointer_q0),
        .CLR(rst_n_0),
        .D(\write_pointer_q[1]_i_1_n_0 ),
        .Q(\write_pointer_q_reg_n_0_[1] ));
  FDCE \write_pointer_q_reg[2] 
       (.C(clk),
        .CE(write_pointer_q0),
        .CLR(rst_n_0),
        .D(\write_pointer_q[2]_i_2_n_0 ),
        .Q(\write_pointer_q_reg_n_0_[2] ));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized0
   (E,
    \status_cnt_q_reg[0]_0 ,
    axi_mst_req_aw_valid,
    D,
    \aw_to_send_q_reg[0] ,
    \r_dp_rsp[first] ,
    \aw_to_send_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    axi_mst_rsp_aw_ready,
    write_pointer_q0,
    \status_cnt_q_reg[2] ,
    p_0_in__0,
    Q,
    clk,
    \status_cnt_q_reg[1]_0 );
  output [0:0]E;
  output \status_cnt_q_reg[0]_0 ;
  output axi_mst_req_aw_valid;
  output [0:0]D;
  output [0:0]\aw_to_send_q_reg[0] ;
  input \r_dp_rsp[first] ;
  input \aw_to_send_q_reg[0]_0 ;
  input \status_cnt_q_reg[0]_1 ;
  input axi_mst_rsp_aw_ready;
  input write_pointer_q0;
  input \status_cnt_q_reg[2] ;
  input [0:0]p_0_in__0;
  input [1:0]Q;
  input clk;
  input \status_cnt_q_reg[1]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]\aw_to_send_q_reg[0] ;
  wire \aw_to_send_q_reg[0]_0 ;
  wire axi_mst_req_aw_valid;
  wire axi_mst_rsp_aw_ready;
  wire clk;
  wire [0:0]p_0_in__0;
  wire \r_dp_rsp[first] ;
  wire \status_cnt_q[0]_i_1__8_n_0 ;
  wire \status_cnt_q[1]_i_1__7_n_0 ;
  wire \status_cnt_q[1]_i_2__7_n_0 ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg_n_0_[0] ;
  wire \status_cnt_q_reg_n_0_[1] ;
  wire write_pointer_q0;

  LUT6 #(
    .INIT(64'hEE0E00F0EE0EEE0E)) 
    \aw_to_send_q[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .I4(\aw_to_send_q_reg[0]_0 ),
        .I5(\r_dp_rsp[first] ),
        .O(\aw_to_send_q_reg[0] ));
  LUT6 #(
    .INIT(64'hFDFF02000200FDFF)) 
    \aw_to_send_q[1]_i_2 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .I2(\aw_to_send_q_reg[0]_0 ),
        .I3(\r_dp_rsp[first] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    axi_mst_req_aw_valid_INST_0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\aw_to_send_q_reg[0]_0 ),
        .I3(\r_dp_rsp[first] ),
        .I4(\status_cnt_q_reg_n_0_[1] ),
        .I5(\status_cnt_q_reg_n_0_[0] ),
        .O(axi_mst_req_aw_valid));
  LUT6 #(
    .INIT(64'h00000000FFD0FFFF)) 
    \status_cnt_q[0]_i_1__8 
       (.I0(\r_dp_rsp[first] ),
        .I1(\aw_to_send_q_reg[0]_0 ),
        .I2(\status_cnt_q_reg[0]_1 ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .I4(axi_mst_rsp_aw_ready),
        .I5(\status_cnt_q_reg_n_0_[0] ),
        .O(\status_cnt_q[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0FF2F2F2F002F)) 
    \status_cnt_q[1]_i_1__7 
       (.I0(\r_dp_rsp[first] ),
        .I1(\aw_to_send_q_reg[0]_0 ),
        .I2(\status_cnt_q_reg[0]_1 ),
        .I3(\status_cnt_q_reg_n_0_[0] ),
        .I4(\status_cnt_q_reg_n_0_[1] ),
        .I5(axi_mst_rsp_aw_ready),
        .O(\status_cnt_q[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h94)) 
    \status_cnt_q[1]_i_2__7 
       (.I0(axi_mst_rsp_aw_ready),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .O(\status_cnt_q[1]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hA6666666AAAAAAAA)) 
    \status_cnt_q[2]_i_1 
       (.I0(write_pointer_q0),
        .I1(axi_mst_rsp_aw_ready),
        .I2(\status_cnt_q_reg[0]_0 ),
        .I3(\status_cnt_q_reg[2] ),
        .I4(\status_cnt_q_reg[0]_1 ),
        .I5(p_0_in__0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \status_cnt_q[2]_i_3__0 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .O(\status_cnt_q_reg[0]_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q[1]_i_1__7_n_0 ),
        .CLR(\status_cnt_q_reg[1]_0 ),
        .D(\status_cnt_q[0]_i_1__8_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[0] ));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q[1]_i_1__7_n_0 ),
        .CLR(\status_cnt_q_reg[1]_0 ),
        .D(\status_cnt_q[1]_i_2__7_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized0_23
   (w_fifo_data,
    axi_slv_req_aw_burst_0_sp_1,
    \status_cnt_q_reg[0]_0 ,
    write_pointer_q0,
    write_pointer_n06_out,
    \status_cnt_q_reg[1]_0 ,
    axi_slv_req_aw_id,
    Q,
    \filtered_req[w_valid] ,
    \status_cnt_q_reg[0]_1 ,
    axi_slv_req_w_last,
    axi_slv_req_aw_burst,
    axi_slv_req_aw_cache,
    \status_cnt_q_reg[1]_1 ,
    axi_slv_req_aw_len,
    clk,
    \mem_q_reg[0][0]_0 );
  output w_fifo_data;
  output axi_slv_req_aw_burst_0_sp_1;
  output \status_cnt_q_reg[0]_0 ;
  output write_pointer_q0;
  output write_pointer_n06_out;
  input \status_cnt_q_reg[1]_0 ;
  input [0:0]axi_slv_req_aw_id;
  input [1:0]Q;
  input \filtered_req[w_valid] ;
  input \status_cnt_q_reg[0]_1 ;
  input axi_slv_req_w_last;
  input [1:0]axi_slv_req_aw_burst;
  input [0:0]axi_slv_req_aw_cache;
  input \status_cnt_q_reg[1]_1 ;
  input [3:0]axi_slv_req_aw_len;
  input clk;
  input \mem_q_reg[0][0]_0 ;

  wire [1:0]Q;
  wire [1:0]axi_slv_req_aw_burst;
  wire axi_slv_req_aw_burst_0_sn_1;
  wire [0:0]axi_slv_req_aw_cache;
  wire [0:0]axi_slv_req_aw_id;
  wire [3:0]axi_slv_req_aw_len;
  wire axi_slv_req_w_last;
  wire axi_slv_rsp_aw_ready_INST_0_i_15_n_0;
  wire clk;
  wire \filtered_req[w_valid] ;
  wire \mem_q[0][0]_i_1_n_0 ;
  wire \mem_q_reg[0][0]_0 ;
  wire \mem_q_reg_n_0_[0][0] ;
  wire \status_cnt_q[0]_i_1__22_n_0 ;
  wire \status_cnt_q[1]_i_1__0_n_0 ;
  wire \status_cnt_q[1]_i_2__10_n_0 ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[1]_1 ;
  wire \status_cnt_q_reg_n_0_[0] ;
  wire \status_cnt_q_reg_n_0_[1] ;
  wire w_fifo_data;
  wire write_pointer_n06_out;
  wire write_pointer_q0;

  assign axi_slv_req_aw_burst_0_sp_1 = axi_slv_req_aw_burst_0_sn_1;
  LUT3 #(
    .INIT(8'h01)) 
    axi_slv_rsp_aw_ready_INST_0_i_15
       (.I0(axi_slv_req_aw_len[3]),
        .I1(axi_slv_req_aw_len[2]),
        .I2(axi_slv_req_aw_len[1]),
        .O(axi_slv_rsp_aw_ready_INST_0_i_15_n_0));
  LUT4 #(
    .INIT(16'h1101)) 
    axi_slv_rsp_aw_ready_INST_0_i_2
       (.I0(\status_cnt_q_reg[1]_0 ),
        .I1(axi_slv_req_aw_burst_0_sn_1),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .O(write_pointer_n06_out));
  LUT6 #(
    .INIT(64'hB2B0B0FFB2B2B2B2)) 
    axi_slv_rsp_aw_ready_INST_0_i_9
       (.I0(axi_slv_req_aw_burst[0]),
        .I1(axi_slv_req_aw_burst[1]),
        .I2(axi_slv_req_aw_cache),
        .I3(\status_cnt_q_reg[1]_1 ),
        .I4(axi_slv_req_aw_len[0]),
        .I5(axi_slv_rsp_aw_ready_INST_0_i_15_n_0),
        .O(axi_slv_req_aw_burst_0_sn_1));
  LUT6 #(
    .INIT(64'hFFF10000FFF1FFF1)) 
    axi_slv_rsp_w_ready_INST_0_i_7
       (.I0(\status_cnt_q_reg[1]_0 ),
        .I1(axi_slv_req_aw_burst_0_sn_1),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\status_cnt_q_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][0]_i_1 
       (.I0(axi_slv_req_aw_id),
        .I1(write_pointer_n06_out),
        .I2(\mem_q_reg_n_0_[0][0] ),
        .O(\mem_q[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000010)) 
    \mem_q[0][0]_i_2__8 
       (.I0(\status_cnt_q_reg[1]_0 ),
        .I1(axi_slv_req_aw_burst_0_sn_1),
        .I2(axi_slv_req_aw_id),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .I4(\status_cnt_q_reg_n_0_[0] ),
        .I5(\mem_q_reg_n_0_[0][0] ),
        .O(w_fifo_data));
  FDCE \mem_q_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\mem_q[0][0]_i_1_n_0 ),
        .Q(\mem_q_reg_n_0_[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h0F0E0F0F)) 
    \status_cnt_q[0]_i_1__22 
       (.I0(\status_cnt_q_reg[1]_0 ),
        .I1(axi_slv_req_aw_burst_0_sn_1),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .I4(write_pointer_q0),
        .O(\status_cnt_q[0]_i_1__22_n_0 ));
  LUT4 #(
    .INIT(16'h666A)) 
    \status_cnt_q[1]_i_1__0 
       (.I0(write_pointer_n06_out),
        .I1(write_pointer_q0),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .O(\status_cnt_q[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hF00E0FF0)) 
    \status_cnt_q[1]_i_2__10 
       (.I0(\status_cnt_q_reg[1]_0 ),
        .I1(axi_slv_req_aw_burst_0_sn_1),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .I4(write_pointer_q0),
        .O(\status_cnt_q[1]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \status_cnt_q[1]_i_3 
       (.I0(\status_cnt_q_reg[0]_0 ),
        .I1(\filtered_req[w_valid] ),
        .I2(\status_cnt_q_reg[0]_1 ),
        .I3(axi_slv_req_w_last),
        .O(write_pointer_q0));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q[1]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\status_cnt_q[0]_i_1__22_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[0] ));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q[1]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\status_cnt_q[1]_i_2__10_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized1
   (\splitted_resp[r][id] ,
    Q,
    \filtered_resp[r][id] ,
    \status_cnt_q_reg[1]_0 ,
    \status_cnt_q_reg[0]_0 ,
    \read_pointer_q_reg[0]_0 ,
    \status_cnt_q_reg[1]_1 ,
    \status_cnt_q_reg[0]_1 ,
    read_pointer_q0,
    \unsupported_resp[r][id] ,
    \axi_slv_rsp_r_id[0] ,
    r_state_q_reg,
    r_state_q,
    \ax_q_reg[len][2] ,
    \axi_slv_rsp_r_data[63]_INST_0_i_6 ,
    axi_slv_req_ar_len,
    \status_cnt_q_reg[0]_2 ,
    clk,
    \mem_q_reg[0][0]_0 ,
    \mem_q_reg[0][0]_1 ,
    \splitted_req[ar][id] );
  output \splitted_resp[r][id] ;
  output [1:0]Q;
  output \filtered_resp[r][id] ;
  output \status_cnt_q_reg[1]_0 ;
  output \status_cnt_q_reg[0]_0 ;
  output \read_pointer_q_reg[0]_0 ;
  output \status_cnt_q_reg[1]_1 ;
  output \status_cnt_q_reg[0]_1 ;
  input read_pointer_q0;
  input \unsupported_resp[r][id] ;
  input \axi_slv_rsp_r_id[0] ;
  input [1:0]r_state_q_reg;
  input r_state_q;
  input [1:0]\ax_q_reg[len][2] ;
  input \axi_slv_rsp_r_data[63]_INST_0_i_6 ;
  input [0:0]axi_slv_req_ar_len;
  input [0:0]\status_cnt_q_reg[0]_2 ;
  input clk;
  input \mem_q_reg[0][0]_0 ;
  input \mem_q_reg[0][0]_1 ;
  input \splitted_req[ar][id] ;

  wire [1:0]Q;
  wire [1:0]\ax_q_reg[len][2] ;
  wire [0:0]axi_slv_req_ar_len;
  wire \axi_slv_rsp_r_data[63]_INST_0_i_6 ;
  wire \axi_slv_rsp_r_id[0] ;
  wire clk;
  wire \filtered_resp[r][id] ;
  wire \mem_q[0][0]_i_1_n_0 ;
  wire \mem_q[1][0]_i_1_n_0 ;
  wire \mem_q_reg[0][0]_0 ;
  wire \mem_q_reg[0][0]_1 ;
  wire \mem_q_reg_n_0_[0][0] ;
  wire \mem_q_reg_n_0_[1][0] ;
  wire r_state_q;
  wire [1:0]r_state_q_reg;
  wire read_pointer_q0;
  wire \read_pointer_q[0]_i_1_n_0 ;
  wire \read_pointer_q_reg[0]_0 ;
  wire \read_pointer_q_reg_n_0_[0] ;
  wire \splitted_req[ar][id] ;
  wire \splitted_resp[r][id] ;
  wire \status_cnt_q[0]_i_1__3_n_0 ;
  wire \status_cnt_q[1]_i_2__5_n_0 ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[0]_2 ;
  wire \status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[1]_1 ;
  wire \unsupported_resp[r][id] ;
  wire write_pointer_q;
  wire \write_pointer_q[0]_i_1_n_0 ;

  LUT5 #(
    .INIT(32'h0000B0BB)) 
    \ax_q[len][2]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\ax_q_reg[len][2] [0]),
        .I3(\ax_q_reg[len][2] [1]),
        .I4(axi_slv_req_ar_len),
        .O(\status_cnt_q_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    \axi_slv_rsp_r_data[63]_INST_0_i_10 
       (.I0(\read_pointer_q_reg_n_0_[0] ),
        .I1(\mem_q_reg_n_0_[0][0] ),
        .I2(\mem_q_reg_n_0_[1][0] ),
        .I3(\status_cnt_q_reg[1]_1 ),
        .O(\read_pointer_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \axi_slv_rsp_r_data[63]_INST_0_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(r_state_q_reg[1]),
        .I3(r_state_q_reg[0]),
        .I4(r_state_q),
        .O(\status_cnt_q_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h00004F44)) 
    \axi_slv_rsp_r_data[63]_INST_0_i_8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\ax_q_reg[len][2] [0]),
        .I3(\ax_q_reg[len][2] [1]),
        .I4(\axi_slv_rsp_r_data[63]_INST_0_i_6 ),
        .O(\status_cnt_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_slv_rsp_r_id[0]_INST_0_i_1 
       (.I0(\unsupported_resp[r][id] ),
        .I1(\axi_slv_rsp_r_id[0] ),
        .I2(\mem_q_reg_n_0_[1][0] ),
        .I3(\mem_q_reg_n_0_[0][0] ),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .O(\filtered_resp[r][id] ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h0000EEE0)) 
    \gen_ht_ffs[0].head_tail_q[0][free]_i_6__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(r_state_q_reg[1]),
        .I3(r_state_q_reg[0]),
        .I4(r_state_q),
        .O(\status_cnt_q_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \mem_q[0][0]_i_1 
       (.I0(\splitted_req[ar][id] ),
        .I1(\mem_q_reg[0][0]_1 ),
        .I2(write_pointer_q),
        .I3(\mem_q_reg_n_0_[0][0] ),
        .O(\mem_q[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_q[1][0]_i_1 
       (.I0(\splitted_req[ar][id] ),
        .I1(\mem_q_reg[0][0]_1 ),
        .I2(write_pointer_q),
        .I3(\mem_q_reg_n_0_[1][0] ),
        .O(\mem_q[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mem_q_inferred__0/i_ 
       (.I0(\mem_q_reg_n_0_[1][0] ),
        .I1(\mem_q_reg_n_0_[0][0] ),
        .I2(\read_pointer_q_reg_n_0_[0] ),
        .O(\splitted_resp[r][id] ));
  FDCE \mem_q_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\mem_q[0][0]_i_1_n_0 ),
        .Q(\mem_q_reg_n_0_[0][0] ));
  FDCE \mem_q_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\mem_q[1][0]_i_1_n_0 ),
        .Q(\mem_q_reg_n_0_[1][0] ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_pointer_q[0]_i_1 
       (.I0(read_pointer_q0),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .O(\read_pointer_q[0]_i_1_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\read_pointer_q[0]_i_1_n_0 ),
        .Q(\read_pointer_q_reg_n_0_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__3 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \status_cnt_q[1]_i_2__5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(read_pointer_q0),
        .O(\status_cnt_q[1]_i_2__5_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_2 ),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\status_cnt_q[0]_i_1__3_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_2 ),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\status_cnt_q[1]_i_2__5_n_0 ),
        .Q(Q[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \write_pointer_q[0]_i_1 
       (.I0(\mem_q_reg[0][0]_1 ),
        .I1(write_pointer_q),
        .O(\write_pointer_q[0]_i_1_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\write_pointer_q[0]_i_1_n_0 ),
        .Q(write_pointer_q));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized10
   (p_0_in__0,
    \aw_to_send_q_reg[1] ,
    \opt_tf_q_reg[decouple_rw] ,
    \status_cnt_q_reg[2]_0 ,
    Q,
    axi_mst_req_aw_addr,
    axi_mst_req_aw_len,
    axi_mst_req_aw_size,
    axi_mst_req_aw_burst,
    clk,
    \mem_q_reg[2][aw][burst][0]_0 ,
    \r_req[ar_req][burst] ,
    \status_cnt_q_reg[2]_1 ,
    \status_cnt_q_reg[1]_0 ,
    axi_mst_rsp_aw_ready,
    \read_pointer_q_reg[0]_0 ,
    \r_dp_rsp[first] ,
    write_pointer_q0,
    \write_pointer_q_reg[0]_0 ,
    \write_pointer_q_reg[0]_1 ,
    axi_mst_req_b_ready_INST_0_i_3,
    axi_mst_req_b_ready_INST_0_i_3_0,
    axi_mst_req_b_ready_INST_0_i_3_1,
    \status_cnt_q_reg[1]_1 ,
    E,
    D,
    \mem_q_reg[2][aw][len][7]_0 );
  output [0:0]p_0_in__0;
  output \aw_to_send_q_reg[1] ;
  output \opt_tf_q_reg[decouple_rw] ;
  output \status_cnt_q_reg[2]_0 ;
  output [2:0]Q;
  output [60:0]axi_mst_req_aw_addr;
  output [7:0]axi_mst_req_aw_len;
  output [0:0]axi_mst_req_aw_size;
  output [0:0]axi_mst_req_aw_burst;
  input clk;
  input \mem_q_reg[2][aw][burst][0]_0 ;
  input [0:0]\r_req[ar_req][burst] ;
  input \status_cnt_q_reg[2]_1 ;
  input \status_cnt_q_reg[1]_0 ;
  input axi_mst_rsp_aw_ready;
  input \read_pointer_q_reg[0]_0 ;
  input \r_dp_rsp[first] ;
  input write_pointer_q0;
  input \write_pointer_q_reg[0]_0 ;
  input \write_pointer_q_reg[0]_1 ;
  input [0:0]axi_mst_req_b_ready_INST_0_i_3;
  input axi_mst_req_b_ready_INST_0_i_3_0;
  input axi_mst_req_b_ready_INST_0_i_3_1;
  input [1:0]\status_cnt_q_reg[1]_1 ;
  input [0:0]E;
  input [60:0]D;
  input [7:0]\mem_q_reg[2][aw][len][7]_0 ;

  wire [60:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \aw_to_send_q_reg[1] ;
  wire [60:0]axi_mst_req_aw_addr;
  wire [0:0]axi_mst_req_aw_burst;
  wire [7:0]axi_mst_req_aw_len;
  wire [0:0]axi_mst_req_aw_size;
  wire [0:0]axi_mst_req_b_ready_INST_0_i_3;
  wire axi_mst_req_b_ready_INST_0_i_3_0;
  wire axi_mst_req_b_ready_INST_0_i_3_1;
  wire axi_mst_rsp_aw_ready;
  wire clk;
  wire \mem_q[0][aw][addr][63]_i_1_n_0 ;
  wire \mem_q[1][aw][addr][63]_i_1_n_0 ;
  wire \mem_q[2][aw][addr][63]_i_1_n_0 ;
  wire [63:3]\mem_q_reg[0][aw][addr] ;
  wire [0:0]\mem_q_reg[0][aw][burst] ;
  wire [7:0]\mem_q_reg[0][aw][len] ;
  wire [1:1]\mem_q_reg[0][aw][size] ;
  wire [63:3]\mem_q_reg[1][aw][addr] ;
  wire [0:0]\mem_q_reg[1][aw][burst] ;
  wire [7:0]\mem_q_reg[1][aw][len] ;
  wire [1:1]\mem_q_reg[1][aw][size] ;
  wire [63:3]\mem_q_reg[2][aw][addr] ;
  wire [0:0]\mem_q_reg[2][aw][burst] ;
  wire \mem_q_reg[2][aw][burst][0]_0 ;
  wire [7:0]\mem_q_reg[2][aw][len] ;
  wire [7:0]\mem_q_reg[2][aw][len][7]_0 ;
  wire [1:1]\mem_q_reg[2][aw][size] ;
  wire \opt_tf_q_reg[decouple_rw] ;
  wire [0:0]p_0_in__0;
  wire \r_dp_rsp[first] ;
  wire [0:0]\r_req[ar_req][burst] ;
  wire [1:0]read_pointer_q;
  wire read_pointer_q0;
  wire \read_pointer_q[0]_i_1__11_n_0 ;
  wire \read_pointer_q[1]_i_2__9_n_0 ;
  wire \read_pointer_q_reg[0]_0 ;
  wire \status_cnt_q[0]_i_1__20_n_0 ;
  wire \status_cnt_q[1]_i_1__8_n_0 ;
  wire \status_cnt_q[1]_i_2__8_n_0 ;
  wire \status_cnt_q[2]_i_2_n_0 ;
  wire \status_cnt_q[2]_i_7_n_0 ;
  wire \status_cnt_q[2]_i_8__0_n_0 ;
  wire \status_cnt_q_reg[1]_0 ;
  wire [1:0]\status_cnt_q_reg[1]_1 ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire [1:0]write_pointer_q;
  wire write_pointer_q0;
  wire \write_pointer_q[0]_i_1__10_n_0 ;
  wire \write_pointer_q[1]_i_1__10_n_0 ;
  wire \write_pointer_q_reg[0]_0 ;
  wire \write_pointer_q_reg[0]_1 ;

  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[10]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [10]),
        .I1(\mem_q_reg[0][aw][addr] [10]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [10]),
        .O(axi_mst_req_aw_addr[7]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[11]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [11]),
        .I1(\mem_q_reg[0][aw][addr] [11]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [11]),
        .O(axi_mst_req_aw_addr[8]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[12]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [12]),
        .I1(\mem_q_reg[0][aw][addr] [12]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [12]),
        .O(axi_mst_req_aw_addr[9]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[13]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [13]),
        .I1(\mem_q_reg[0][aw][addr] [13]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [13]),
        .O(axi_mst_req_aw_addr[10]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[14]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [14]),
        .I1(\mem_q_reg[0][aw][addr] [14]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [14]),
        .O(axi_mst_req_aw_addr[11]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[15]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [15]),
        .I1(\mem_q_reg[0][aw][addr] [15]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [15]),
        .O(axi_mst_req_aw_addr[12]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[16]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [16]),
        .I1(\mem_q_reg[0][aw][addr] [16]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [16]),
        .O(axi_mst_req_aw_addr[13]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[17]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [17]),
        .I1(\mem_q_reg[0][aw][addr] [17]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [17]),
        .O(axi_mst_req_aw_addr[14]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[18]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [18]),
        .I1(\mem_q_reg[0][aw][addr] [18]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [18]),
        .O(axi_mst_req_aw_addr[15]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[19]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [19]),
        .I1(\mem_q_reg[0][aw][addr] [19]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [19]),
        .O(axi_mst_req_aw_addr[16]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[20]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [20]),
        .I1(\mem_q_reg[0][aw][addr] [20]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [20]),
        .O(axi_mst_req_aw_addr[17]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[21]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [21]),
        .I1(\mem_q_reg[0][aw][addr] [21]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [21]),
        .O(axi_mst_req_aw_addr[18]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[22]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [22]),
        .I1(\mem_q_reg[0][aw][addr] [22]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [22]),
        .O(axi_mst_req_aw_addr[19]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[23]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [23]),
        .I1(\mem_q_reg[0][aw][addr] [23]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [23]),
        .O(axi_mst_req_aw_addr[20]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[24]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [24]),
        .I1(\mem_q_reg[0][aw][addr] [24]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [24]),
        .O(axi_mst_req_aw_addr[21]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[25]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [25]),
        .I1(\mem_q_reg[0][aw][addr] [25]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [25]),
        .O(axi_mst_req_aw_addr[22]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[26]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [26]),
        .I1(\mem_q_reg[0][aw][addr] [26]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [26]),
        .O(axi_mst_req_aw_addr[23]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[27]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [27]),
        .I1(\mem_q_reg[0][aw][addr] [27]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [27]),
        .O(axi_mst_req_aw_addr[24]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[28]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [28]),
        .I1(\mem_q_reg[0][aw][addr] [28]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [28]),
        .O(axi_mst_req_aw_addr[25]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[29]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [29]),
        .I1(\mem_q_reg[0][aw][addr] [29]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [29]),
        .O(axi_mst_req_aw_addr[26]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[30]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [30]),
        .I1(\mem_q_reg[0][aw][addr] [30]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [30]),
        .O(axi_mst_req_aw_addr[27]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[31]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [31]),
        .I1(\mem_q_reg[0][aw][addr] [31]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [31]),
        .O(axi_mst_req_aw_addr[28]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[32]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [32]),
        .I1(\mem_q_reg[0][aw][addr] [32]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [32]),
        .O(axi_mst_req_aw_addr[29]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[33]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [33]),
        .I1(\mem_q_reg[0][aw][addr] [33]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [33]),
        .O(axi_mst_req_aw_addr[30]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[34]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [34]),
        .I1(\mem_q_reg[0][aw][addr] [34]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [34]),
        .O(axi_mst_req_aw_addr[31]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[35]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [35]),
        .I1(\mem_q_reg[0][aw][addr] [35]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [35]),
        .O(axi_mst_req_aw_addr[32]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[36]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [36]),
        .I1(\mem_q_reg[0][aw][addr] [36]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [36]),
        .O(axi_mst_req_aw_addr[33]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[37]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [37]),
        .I1(\mem_q_reg[0][aw][addr] [37]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [37]),
        .O(axi_mst_req_aw_addr[34]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[38]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [38]),
        .I1(\mem_q_reg[0][aw][addr] [38]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [38]),
        .O(axi_mst_req_aw_addr[35]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[39]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [39]),
        .I1(\mem_q_reg[0][aw][addr] [39]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [39]),
        .O(axi_mst_req_aw_addr[36]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[3]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [3]),
        .I1(\mem_q_reg[0][aw][addr] [3]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [3]),
        .O(axi_mst_req_aw_addr[0]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[40]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [40]),
        .I1(\mem_q_reg[0][aw][addr] [40]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [40]),
        .O(axi_mst_req_aw_addr[37]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[41]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [41]),
        .I1(\mem_q_reg[0][aw][addr] [41]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [41]),
        .O(axi_mst_req_aw_addr[38]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[42]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [42]),
        .I1(\mem_q_reg[0][aw][addr] [42]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [42]),
        .O(axi_mst_req_aw_addr[39]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[43]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [43]),
        .I1(\mem_q_reg[0][aw][addr] [43]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [43]),
        .O(axi_mst_req_aw_addr[40]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[44]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [44]),
        .I1(\mem_q_reg[0][aw][addr] [44]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [44]),
        .O(axi_mst_req_aw_addr[41]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[45]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [45]),
        .I1(\mem_q_reg[0][aw][addr] [45]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [45]),
        .O(axi_mst_req_aw_addr[42]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[46]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [46]),
        .I1(\mem_q_reg[0][aw][addr] [46]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [46]),
        .O(axi_mst_req_aw_addr[43]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[47]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [47]),
        .I1(\mem_q_reg[0][aw][addr] [47]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [47]),
        .O(axi_mst_req_aw_addr[44]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[48]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [48]),
        .I1(\mem_q_reg[0][aw][addr] [48]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [48]),
        .O(axi_mst_req_aw_addr[45]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[49]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [49]),
        .I1(\mem_q_reg[0][aw][addr] [49]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [49]),
        .O(axi_mst_req_aw_addr[46]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[4]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [4]),
        .I1(\mem_q_reg[0][aw][addr] [4]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [4]),
        .O(axi_mst_req_aw_addr[1]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[50]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [50]),
        .I1(\mem_q_reg[0][aw][addr] [50]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [50]),
        .O(axi_mst_req_aw_addr[47]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[51]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [51]),
        .I1(\mem_q_reg[0][aw][addr] [51]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [51]),
        .O(axi_mst_req_aw_addr[48]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[52]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [52]),
        .I1(\mem_q_reg[0][aw][addr] [52]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [52]),
        .O(axi_mst_req_aw_addr[49]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[53]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [53]),
        .I1(\mem_q_reg[0][aw][addr] [53]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [53]),
        .O(axi_mst_req_aw_addr[50]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[54]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [54]),
        .I1(\mem_q_reg[0][aw][addr] [54]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [54]),
        .O(axi_mst_req_aw_addr[51]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[55]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [55]),
        .I1(\mem_q_reg[0][aw][addr] [55]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [55]),
        .O(axi_mst_req_aw_addr[52]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[56]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [56]),
        .I1(\mem_q_reg[0][aw][addr] [56]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [56]),
        .O(axi_mst_req_aw_addr[53]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[57]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [57]),
        .I1(\mem_q_reg[0][aw][addr] [57]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [57]),
        .O(axi_mst_req_aw_addr[54]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[58]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [58]),
        .I1(\mem_q_reg[0][aw][addr] [58]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [58]),
        .O(axi_mst_req_aw_addr[55]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[59]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [59]),
        .I1(\mem_q_reg[0][aw][addr] [59]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [59]),
        .O(axi_mst_req_aw_addr[56]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[5]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [5]),
        .I1(\mem_q_reg[0][aw][addr] [5]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [5]),
        .O(axi_mst_req_aw_addr[2]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[60]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [60]),
        .I1(\mem_q_reg[0][aw][addr] [60]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [60]),
        .O(axi_mst_req_aw_addr[57]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[61]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [61]),
        .I1(\mem_q_reg[0][aw][addr] [61]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [61]),
        .O(axi_mst_req_aw_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[62]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [62]),
        .I1(\mem_q_reg[0][aw][addr] [62]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [62]),
        .O(axi_mst_req_aw_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[63]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [63]),
        .I1(\mem_q_reg[0][aw][addr] [63]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [63]),
        .O(axi_mst_req_aw_addr[60]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[6]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [6]),
        .I1(\mem_q_reg[0][aw][addr] [6]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [6]),
        .O(axi_mst_req_aw_addr[3]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[7]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [7]),
        .I1(\mem_q_reg[0][aw][addr] [7]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [7]),
        .O(axi_mst_req_aw_addr[4]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[8]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [8]),
        .I1(\mem_q_reg[0][aw][addr] [8]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [8]),
        .O(axi_mst_req_aw_addr[5]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_addr[9]_INST_0 
       (.I0(\mem_q_reg[2][aw][addr] [9]),
        .I1(\mem_q_reg[0][aw][addr] [9]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][addr] [9]),
        .O(axi_mst_req_aw_addr[6]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_len[0]_INST_0 
       (.I0(\mem_q_reg[2][aw][len] [0]),
        .I1(\mem_q_reg[0][aw][len] [0]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][len] [0]),
        .O(axi_mst_req_aw_len[0]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_len[1]_INST_0 
       (.I0(\mem_q_reg[2][aw][len] [1]),
        .I1(\mem_q_reg[0][aw][len] [1]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][len] [1]),
        .O(axi_mst_req_aw_len[1]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_len[2]_INST_0 
       (.I0(\mem_q_reg[2][aw][len] [2]),
        .I1(\mem_q_reg[0][aw][len] [2]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][len] [2]),
        .O(axi_mst_req_aw_len[2]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_len[3]_INST_0 
       (.I0(\mem_q_reg[2][aw][len] [3]),
        .I1(\mem_q_reg[0][aw][len] [3]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][len] [3]),
        .O(axi_mst_req_aw_len[3]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_len[4]_INST_0 
       (.I0(\mem_q_reg[2][aw][len] [4]),
        .I1(\mem_q_reg[0][aw][len] [4]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][len] [4]),
        .O(axi_mst_req_aw_len[4]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_len[5]_INST_0 
       (.I0(\mem_q_reg[2][aw][len] [5]),
        .I1(\mem_q_reg[0][aw][len] [5]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][len] [5]),
        .O(axi_mst_req_aw_len[5]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_len[6]_INST_0 
       (.I0(\mem_q_reg[2][aw][len] [6]),
        .I1(\mem_q_reg[0][aw][len] [6]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][len] [6]),
        .O(axi_mst_req_aw_len[6]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_aw_len[7]_INST_0 
       (.I0(\mem_q_reg[2][aw][len] [7]),
        .I1(\mem_q_reg[0][aw][len] [7]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][len] [7]),
        .O(axi_mst_req_aw_len[7]));
  LUT6 #(
    .INIT(64'h00000000BFBFBF00)) 
    axi_mst_req_b_ready_INST_0_i_13
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(axi_mst_req_b_ready_INST_0_i_3),
        .I4(axi_mst_req_b_ready_INST_0_i_3_0),
        .I5(axi_mst_req_b_ready_INST_0_i_3_1),
        .O(\status_cnt_q_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_q[0][aw][addr][63]_i_1 
       (.I0(write_pointer_q0),
        .I1(write_pointer_q[1]),
        .I2(write_pointer_q[0]),
        .O(\mem_q[0][aw][addr][63]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \mem_q[1][aw][addr][63]_i_1 
       (.I0(write_pointer_q0),
        .I1(write_pointer_q[1]),
        .I2(write_pointer_q[0]),
        .O(\mem_q[1][aw][addr][63]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mem_q[2][aw][addr][63]_i_1 
       (.I0(write_pointer_q0),
        .I1(write_pointer_q[1]),
        .I2(write_pointer_q[0]),
        .O(\mem_q[2][aw][addr][63]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \mem_q_inferred__3/i_ 
       (.I0(\mem_q_reg[2][aw][size] ),
        .I1(\mem_q_reg[0][aw][size] ),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][size] ),
        .O(axi_mst_req_aw_size));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \mem_q_inferred__4/i_ 
       (.I0(\mem_q_reg[2][aw][burst] ),
        .I1(\mem_q_reg[0][aw][burst] ),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][aw][burst] ),
        .O(axi_mst_req_aw_burst));
  FDCE \mem_q_reg[0][aw][addr][10] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[7]),
        .Q(\mem_q_reg[0][aw][addr] [10]));
  FDCE \mem_q_reg[0][aw][addr][11] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[8]),
        .Q(\mem_q_reg[0][aw][addr] [11]));
  FDCE \mem_q_reg[0][aw][addr][12] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[9]),
        .Q(\mem_q_reg[0][aw][addr] [12]));
  FDCE \mem_q_reg[0][aw][addr][13] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[10]),
        .Q(\mem_q_reg[0][aw][addr] [13]));
  FDCE \mem_q_reg[0][aw][addr][14] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[11]),
        .Q(\mem_q_reg[0][aw][addr] [14]));
  FDCE \mem_q_reg[0][aw][addr][15] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[12]),
        .Q(\mem_q_reg[0][aw][addr] [15]));
  FDCE \mem_q_reg[0][aw][addr][16] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[13]),
        .Q(\mem_q_reg[0][aw][addr] [16]));
  FDCE \mem_q_reg[0][aw][addr][17] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[14]),
        .Q(\mem_q_reg[0][aw][addr] [17]));
  FDCE \mem_q_reg[0][aw][addr][18] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[15]),
        .Q(\mem_q_reg[0][aw][addr] [18]));
  FDCE \mem_q_reg[0][aw][addr][19] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[16]),
        .Q(\mem_q_reg[0][aw][addr] [19]));
  FDCE \mem_q_reg[0][aw][addr][20] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[17]),
        .Q(\mem_q_reg[0][aw][addr] [20]));
  FDCE \mem_q_reg[0][aw][addr][21] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[18]),
        .Q(\mem_q_reg[0][aw][addr] [21]));
  FDCE \mem_q_reg[0][aw][addr][22] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[19]),
        .Q(\mem_q_reg[0][aw][addr] [22]));
  FDCE \mem_q_reg[0][aw][addr][23] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[20]),
        .Q(\mem_q_reg[0][aw][addr] [23]));
  FDCE \mem_q_reg[0][aw][addr][24] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[21]),
        .Q(\mem_q_reg[0][aw][addr] [24]));
  FDCE \mem_q_reg[0][aw][addr][25] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[22]),
        .Q(\mem_q_reg[0][aw][addr] [25]));
  FDCE \mem_q_reg[0][aw][addr][26] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[23]),
        .Q(\mem_q_reg[0][aw][addr] [26]));
  FDCE \mem_q_reg[0][aw][addr][27] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[24]),
        .Q(\mem_q_reg[0][aw][addr] [27]));
  FDCE \mem_q_reg[0][aw][addr][28] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[25]),
        .Q(\mem_q_reg[0][aw][addr] [28]));
  FDCE \mem_q_reg[0][aw][addr][29] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[26]),
        .Q(\mem_q_reg[0][aw][addr] [29]));
  FDCE \mem_q_reg[0][aw][addr][30] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[27]),
        .Q(\mem_q_reg[0][aw][addr] [30]));
  FDCE \mem_q_reg[0][aw][addr][31] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[28]),
        .Q(\mem_q_reg[0][aw][addr] [31]));
  FDCE \mem_q_reg[0][aw][addr][32] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[29]),
        .Q(\mem_q_reg[0][aw][addr] [32]));
  FDCE \mem_q_reg[0][aw][addr][33] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[30]),
        .Q(\mem_q_reg[0][aw][addr] [33]));
  FDCE \mem_q_reg[0][aw][addr][34] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[31]),
        .Q(\mem_q_reg[0][aw][addr] [34]));
  FDCE \mem_q_reg[0][aw][addr][35] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[32]),
        .Q(\mem_q_reg[0][aw][addr] [35]));
  FDCE \mem_q_reg[0][aw][addr][36] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[33]),
        .Q(\mem_q_reg[0][aw][addr] [36]));
  FDCE \mem_q_reg[0][aw][addr][37] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[34]),
        .Q(\mem_q_reg[0][aw][addr] [37]));
  FDCE \mem_q_reg[0][aw][addr][38] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[35]),
        .Q(\mem_q_reg[0][aw][addr] [38]));
  FDCE \mem_q_reg[0][aw][addr][39] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[36]),
        .Q(\mem_q_reg[0][aw][addr] [39]));
  FDCE \mem_q_reg[0][aw][addr][3] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[0]),
        .Q(\mem_q_reg[0][aw][addr] [3]));
  FDCE \mem_q_reg[0][aw][addr][40] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[37]),
        .Q(\mem_q_reg[0][aw][addr] [40]));
  FDCE \mem_q_reg[0][aw][addr][41] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[38]),
        .Q(\mem_q_reg[0][aw][addr] [41]));
  FDCE \mem_q_reg[0][aw][addr][42] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[39]),
        .Q(\mem_q_reg[0][aw][addr] [42]));
  FDCE \mem_q_reg[0][aw][addr][43] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[40]),
        .Q(\mem_q_reg[0][aw][addr] [43]));
  FDCE \mem_q_reg[0][aw][addr][44] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[41]),
        .Q(\mem_q_reg[0][aw][addr] [44]));
  FDCE \mem_q_reg[0][aw][addr][45] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[42]),
        .Q(\mem_q_reg[0][aw][addr] [45]));
  FDCE \mem_q_reg[0][aw][addr][46] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[43]),
        .Q(\mem_q_reg[0][aw][addr] [46]));
  FDCE \mem_q_reg[0][aw][addr][47] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[44]),
        .Q(\mem_q_reg[0][aw][addr] [47]));
  FDCE \mem_q_reg[0][aw][addr][48] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[45]),
        .Q(\mem_q_reg[0][aw][addr] [48]));
  FDCE \mem_q_reg[0][aw][addr][49] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[46]),
        .Q(\mem_q_reg[0][aw][addr] [49]));
  FDCE \mem_q_reg[0][aw][addr][4] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[1]),
        .Q(\mem_q_reg[0][aw][addr] [4]));
  FDCE \mem_q_reg[0][aw][addr][50] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[47]),
        .Q(\mem_q_reg[0][aw][addr] [50]));
  FDCE \mem_q_reg[0][aw][addr][51] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[48]),
        .Q(\mem_q_reg[0][aw][addr] [51]));
  FDCE \mem_q_reg[0][aw][addr][52] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[49]),
        .Q(\mem_q_reg[0][aw][addr] [52]));
  FDCE \mem_q_reg[0][aw][addr][53] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[50]),
        .Q(\mem_q_reg[0][aw][addr] [53]));
  FDCE \mem_q_reg[0][aw][addr][54] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[51]),
        .Q(\mem_q_reg[0][aw][addr] [54]));
  FDCE \mem_q_reg[0][aw][addr][55] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[52]),
        .Q(\mem_q_reg[0][aw][addr] [55]));
  FDCE \mem_q_reg[0][aw][addr][56] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[53]),
        .Q(\mem_q_reg[0][aw][addr] [56]));
  FDCE \mem_q_reg[0][aw][addr][57] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[54]),
        .Q(\mem_q_reg[0][aw][addr] [57]));
  FDCE \mem_q_reg[0][aw][addr][58] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[55]),
        .Q(\mem_q_reg[0][aw][addr] [58]));
  FDCE \mem_q_reg[0][aw][addr][59] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[56]),
        .Q(\mem_q_reg[0][aw][addr] [59]));
  FDCE \mem_q_reg[0][aw][addr][5] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[2]),
        .Q(\mem_q_reg[0][aw][addr] [5]));
  FDCE \mem_q_reg[0][aw][addr][60] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[57]),
        .Q(\mem_q_reg[0][aw][addr] [60]));
  FDCE \mem_q_reg[0][aw][addr][61] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[58]),
        .Q(\mem_q_reg[0][aw][addr] [61]));
  FDCE \mem_q_reg[0][aw][addr][62] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[59]),
        .Q(\mem_q_reg[0][aw][addr] [62]));
  FDCE \mem_q_reg[0][aw][addr][63] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[60]),
        .Q(\mem_q_reg[0][aw][addr] [63]));
  FDCE \mem_q_reg[0][aw][addr][6] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[3]),
        .Q(\mem_q_reg[0][aw][addr] [6]));
  FDCE \mem_q_reg[0][aw][addr][7] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[4]),
        .Q(\mem_q_reg[0][aw][addr] [7]));
  FDCE \mem_q_reg[0][aw][addr][8] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[5]),
        .Q(\mem_q_reg[0][aw][addr] [8]));
  FDCE \mem_q_reg[0][aw][addr][9] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[6]),
        .Q(\mem_q_reg[0][aw][addr] [9]));
  FDCE \mem_q_reg[0][aw][burst][0] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\r_req[ar_req][burst] ),
        .Q(\mem_q_reg[0][aw][burst] ));
  FDCE \mem_q_reg[0][aw][len][0] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [0]),
        .Q(\mem_q_reg[0][aw][len] [0]));
  FDCE \mem_q_reg[0][aw][len][1] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [1]),
        .Q(\mem_q_reg[0][aw][len] [1]));
  FDCE \mem_q_reg[0][aw][len][2] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [2]),
        .Q(\mem_q_reg[0][aw][len] [2]));
  FDCE \mem_q_reg[0][aw][len][3] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [3]),
        .Q(\mem_q_reg[0][aw][len] [3]));
  FDCE \mem_q_reg[0][aw][len][4] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [4]),
        .Q(\mem_q_reg[0][aw][len] [4]));
  FDCE \mem_q_reg[0][aw][len][5] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [5]),
        .Q(\mem_q_reg[0][aw][len] [5]));
  FDCE \mem_q_reg[0][aw][len][6] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [6]),
        .Q(\mem_q_reg[0][aw][len] [6]));
  FDCE \mem_q_reg[0][aw][len][7] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [7]),
        .Q(\mem_q_reg[0][aw][len] [7]));
  FDCE \mem_q_reg[0][aw][size][1] 
       (.C(clk),
        .CE(\mem_q[0][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(1'b1),
        .Q(\mem_q_reg[0][aw][size] ));
  FDCE \mem_q_reg[1][aw][addr][10] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[7]),
        .Q(\mem_q_reg[1][aw][addr] [10]));
  FDCE \mem_q_reg[1][aw][addr][11] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[8]),
        .Q(\mem_q_reg[1][aw][addr] [11]));
  FDCE \mem_q_reg[1][aw][addr][12] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[9]),
        .Q(\mem_q_reg[1][aw][addr] [12]));
  FDCE \mem_q_reg[1][aw][addr][13] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[10]),
        .Q(\mem_q_reg[1][aw][addr] [13]));
  FDCE \mem_q_reg[1][aw][addr][14] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[11]),
        .Q(\mem_q_reg[1][aw][addr] [14]));
  FDCE \mem_q_reg[1][aw][addr][15] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[12]),
        .Q(\mem_q_reg[1][aw][addr] [15]));
  FDCE \mem_q_reg[1][aw][addr][16] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[13]),
        .Q(\mem_q_reg[1][aw][addr] [16]));
  FDCE \mem_q_reg[1][aw][addr][17] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[14]),
        .Q(\mem_q_reg[1][aw][addr] [17]));
  FDCE \mem_q_reg[1][aw][addr][18] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[15]),
        .Q(\mem_q_reg[1][aw][addr] [18]));
  FDCE \mem_q_reg[1][aw][addr][19] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[16]),
        .Q(\mem_q_reg[1][aw][addr] [19]));
  FDCE \mem_q_reg[1][aw][addr][20] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[17]),
        .Q(\mem_q_reg[1][aw][addr] [20]));
  FDCE \mem_q_reg[1][aw][addr][21] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[18]),
        .Q(\mem_q_reg[1][aw][addr] [21]));
  FDCE \mem_q_reg[1][aw][addr][22] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[19]),
        .Q(\mem_q_reg[1][aw][addr] [22]));
  FDCE \mem_q_reg[1][aw][addr][23] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[20]),
        .Q(\mem_q_reg[1][aw][addr] [23]));
  FDCE \mem_q_reg[1][aw][addr][24] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[21]),
        .Q(\mem_q_reg[1][aw][addr] [24]));
  FDCE \mem_q_reg[1][aw][addr][25] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[22]),
        .Q(\mem_q_reg[1][aw][addr] [25]));
  FDCE \mem_q_reg[1][aw][addr][26] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[23]),
        .Q(\mem_q_reg[1][aw][addr] [26]));
  FDCE \mem_q_reg[1][aw][addr][27] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[24]),
        .Q(\mem_q_reg[1][aw][addr] [27]));
  FDCE \mem_q_reg[1][aw][addr][28] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[25]),
        .Q(\mem_q_reg[1][aw][addr] [28]));
  FDCE \mem_q_reg[1][aw][addr][29] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[26]),
        .Q(\mem_q_reg[1][aw][addr] [29]));
  FDCE \mem_q_reg[1][aw][addr][30] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[27]),
        .Q(\mem_q_reg[1][aw][addr] [30]));
  FDCE \mem_q_reg[1][aw][addr][31] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[28]),
        .Q(\mem_q_reg[1][aw][addr] [31]));
  FDCE \mem_q_reg[1][aw][addr][32] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[29]),
        .Q(\mem_q_reg[1][aw][addr] [32]));
  FDCE \mem_q_reg[1][aw][addr][33] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[30]),
        .Q(\mem_q_reg[1][aw][addr] [33]));
  FDCE \mem_q_reg[1][aw][addr][34] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[31]),
        .Q(\mem_q_reg[1][aw][addr] [34]));
  FDCE \mem_q_reg[1][aw][addr][35] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[32]),
        .Q(\mem_q_reg[1][aw][addr] [35]));
  FDCE \mem_q_reg[1][aw][addr][36] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[33]),
        .Q(\mem_q_reg[1][aw][addr] [36]));
  FDCE \mem_q_reg[1][aw][addr][37] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[34]),
        .Q(\mem_q_reg[1][aw][addr] [37]));
  FDCE \mem_q_reg[1][aw][addr][38] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[35]),
        .Q(\mem_q_reg[1][aw][addr] [38]));
  FDCE \mem_q_reg[1][aw][addr][39] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[36]),
        .Q(\mem_q_reg[1][aw][addr] [39]));
  FDCE \mem_q_reg[1][aw][addr][3] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[0]),
        .Q(\mem_q_reg[1][aw][addr] [3]));
  FDCE \mem_q_reg[1][aw][addr][40] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[37]),
        .Q(\mem_q_reg[1][aw][addr] [40]));
  FDCE \mem_q_reg[1][aw][addr][41] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[38]),
        .Q(\mem_q_reg[1][aw][addr] [41]));
  FDCE \mem_q_reg[1][aw][addr][42] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[39]),
        .Q(\mem_q_reg[1][aw][addr] [42]));
  FDCE \mem_q_reg[1][aw][addr][43] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[40]),
        .Q(\mem_q_reg[1][aw][addr] [43]));
  FDCE \mem_q_reg[1][aw][addr][44] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[41]),
        .Q(\mem_q_reg[1][aw][addr] [44]));
  FDCE \mem_q_reg[1][aw][addr][45] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[42]),
        .Q(\mem_q_reg[1][aw][addr] [45]));
  FDCE \mem_q_reg[1][aw][addr][46] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[43]),
        .Q(\mem_q_reg[1][aw][addr] [46]));
  FDCE \mem_q_reg[1][aw][addr][47] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[44]),
        .Q(\mem_q_reg[1][aw][addr] [47]));
  FDCE \mem_q_reg[1][aw][addr][48] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[45]),
        .Q(\mem_q_reg[1][aw][addr] [48]));
  FDCE \mem_q_reg[1][aw][addr][49] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[46]),
        .Q(\mem_q_reg[1][aw][addr] [49]));
  FDCE \mem_q_reg[1][aw][addr][4] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[1]),
        .Q(\mem_q_reg[1][aw][addr] [4]));
  FDCE \mem_q_reg[1][aw][addr][50] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[47]),
        .Q(\mem_q_reg[1][aw][addr] [50]));
  FDCE \mem_q_reg[1][aw][addr][51] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[48]),
        .Q(\mem_q_reg[1][aw][addr] [51]));
  FDCE \mem_q_reg[1][aw][addr][52] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[49]),
        .Q(\mem_q_reg[1][aw][addr] [52]));
  FDCE \mem_q_reg[1][aw][addr][53] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[50]),
        .Q(\mem_q_reg[1][aw][addr] [53]));
  FDCE \mem_q_reg[1][aw][addr][54] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[51]),
        .Q(\mem_q_reg[1][aw][addr] [54]));
  FDCE \mem_q_reg[1][aw][addr][55] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[52]),
        .Q(\mem_q_reg[1][aw][addr] [55]));
  FDCE \mem_q_reg[1][aw][addr][56] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[53]),
        .Q(\mem_q_reg[1][aw][addr] [56]));
  FDCE \mem_q_reg[1][aw][addr][57] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[54]),
        .Q(\mem_q_reg[1][aw][addr] [57]));
  FDCE \mem_q_reg[1][aw][addr][58] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[55]),
        .Q(\mem_q_reg[1][aw][addr] [58]));
  FDCE \mem_q_reg[1][aw][addr][59] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[56]),
        .Q(\mem_q_reg[1][aw][addr] [59]));
  FDCE \mem_q_reg[1][aw][addr][5] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[2]),
        .Q(\mem_q_reg[1][aw][addr] [5]));
  FDCE \mem_q_reg[1][aw][addr][60] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[57]),
        .Q(\mem_q_reg[1][aw][addr] [60]));
  FDCE \mem_q_reg[1][aw][addr][61] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[58]),
        .Q(\mem_q_reg[1][aw][addr] [61]));
  FDCE \mem_q_reg[1][aw][addr][62] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[59]),
        .Q(\mem_q_reg[1][aw][addr] [62]));
  FDCE \mem_q_reg[1][aw][addr][63] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[60]),
        .Q(\mem_q_reg[1][aw][addr] [63]));
  FDCE \mem_q_reg[1][aw][addr][6] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[3]),
        .Q(\mem_q_reg[1][aw][addr] [6]));
  FDCE \mem_q_reg[1][aw][addr][7] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[4]),
        .Q(\mem_q_reg[1][aw][addr] [7]));
  FDCE \mem_q_reg[1][aw][addr][8] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[5]),
        .Q(\mem_q_reg[1][aw][addr] [8]));
  FDCE \mem_q_reg[1][aw][addr][9] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[6]),
        .Q(\mem_q_reg[1][aw][addr] [9]));
  FDCE \mem_q_reg[1][aw][burst][0] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\r_req[ar_req][burst] ),
        .Q(\mem_q_reg[1][aw][burst] ));
  FDCE \mem_q_reg[1][aw][len][0] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [0]),
        .Q(\mem_q_reg[1][aw][len] [0]));
  FDCE \mem_q_reg[1][aw][len][1] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [1]),
        .Q(\mem_q_reg[1][aw][len] [1]));
  FDCE \mem_q_reg[1][aw][len][2] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [2]),
        .Q(\mem_q_reg[1][aw][len] [2]));
  FDCE \mem_q_reg[1][aw][len][3] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [3]),
        .Q(\mem_q_reg[1][aw][len] [3]));
  FDCE \mem_q_reg[1][aw][len][4] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [4]),
        .Q(\mem_q_reg[1][aw][len] [4]));
  FDCE \mem_q_reg[1][aw][len][5] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [5]),
        .Q(\mem_q_reg[1][aw][len] [5]));
  FDCE \mem_q_reg[1][aw][len][6] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [6]),
        .Q(\mem_q_reg[1][aw][len] [6]));
  FDCE \mem_q_reg[1][aw][len][7] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [7]),
        .Q(\mem_q_reg[1][aw][len] [7]));
  FDCE \mem_q_reg[1][aw][size][1] 
       (.C(clk),
        .CE(\mem_q[1][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(1'b1),
        .Q(\mem_q_reg[1][aw][size] ));
  FDCE \mem_q_reg[2][aw][addr][10] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[7]),
        .Q(\mem_q_reg[2][aw][addr] [10]));
  FDCE \mem_q_reg[2][aw][addr][11] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[8]),
        .Q(\mem_q_reg[2][aw][addr] [11]));
  FDCE \mem_q_reg[2][aw][addr][12] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[9]),
        .Q(\mem_q_reg[2][aw][addr] [12]));
  FDCE \mem_q_reg[2][aw][addr][13] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[10]),
        .Q(\mem_q_reg[2][aw][addr] [13]));
  FDCE \mem_q_reg[2][aw][addr][14] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[11]),
        .Q(\mem_q_reg[2][aw][addr] [14]));
  FDCE \mem_q_reg[2][aw][addr][15] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[12]),
        .Q(\mem_q_reg[2][aw][addr] [15]));
  FDCE \mem_q_reg[2][aw][addr][16] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[13]),
        .Q(\mem_q_reg[2][aw][addr] [16]));
  FDCE \mem_q_reg[2][aw][addr][17] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[14]),
        .Q(\mem_q_reg[2][aw][addr] [17]));
  FDCE \mem_q_reg[2][aw][addr][18] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[15]),
        .Q(\mem_q_reg[2][aw][addr] [18]));
  FDCE \mem_q_reg[2][aw][addr][19] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[16]),
        .Q(\mem_q_reg[2][aw][addr] [19]));
  FDCE \mem_q_reg[2][aw][addr][20] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[17]),
        .Q(\mem_q_reg[2][aw][addr] [20]));
  FDCE \mem_q_reg[2][aw][addr][21] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[18]),
        .Q(\mem_q_reg[2][aw][addr] [21]));
  FDCE \mem_q_reg[2][aw][addr][22] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[19]),
        .Q(\mem_q_reg[2][aw][addr] [22]));
  FDCE \mem_q_reg[2][aw][addr][23] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[20]),
        .Q(\mem_q_reg[2][aw][addr] [23]));
  FDCE \mem_q_reg[2][aw][addr][24] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[21]),
        .Q(\mem_q_reg[2][aw][addr] [24]));
  FDCE \mem_q_reg[2][aw][addr][25] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[22]),
        .Q(\mem_q_reg[2][aw][addr] [25]));
  FDCE \mem_q_reg[2][aw][addr][26] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[23]),
        .Q(\mem_q_reg[2][aw][addr] [26]));
  FDCE \mem_q_reg[2][aw][addr][27] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[24]),
        .Q(\mem_q_reg[2][aw][addr] [27]));
  FDCE \mem_q_reg[2][aw][addr][28] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[25]),
        .Q(\mem_q_reg[2][aw][addr] [28]));
  FDCE \mem_q_reg[2][aw][addr][29] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[26]),
        .Q(\mem_q_reg[2][aw][addr] [29]));
  FDCE \mem_q_reg[2][aw][addr][30] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[27]),
        .Q(\mem_q_reg[2][aw][addr] [30]));
  FDCE \mem_q_reg[2][aw][addr][31] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[28]),
        .Q(\mem_q_reg[2][aw][addr] [31]));
  FDCE \mem_q_reg[2][aw][addr][32] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[29]),
        .Q(\mem_q_reg[2][aw][addr] [32]));
  FDCE \mem_q_reg[2][aw][addr][33] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[30]),
        .Q(\mem_q_reg[2][aw][addr] [33]));
  FDCE \mem_q_reg[2][aw][addr][34] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[31]),
        .Q(\mem_q_reg[2][aw][addr] [34]));
  FDCE \mem_q_reg[2][aw][addr][35] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[32]),
        .Q(\mem_q_reg[2][aw][addr] [35]));
  FDCE \mem_q_reg[2][aw][addr][36] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[33]),
        .Q(\mem_q_reg[2][aw][addr] [36]));
  FDCE \mem_q_reg[2][aw][addr][37] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[34]),
        .Q(\mem_q_reg[2][aw][addr] [37]));
  FDCE \mem_q_reg[2][aw][addr][38] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[35]),
        .Q(\mem_q_reg[2][aw][addr] [38]));
  FDCE \mem_q_reg[2][aw][addr][39] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[36]),
        .Q(\mem_q_reg[2][aw][addr] [39]));
  FDCE \mem_q_reg[2][aw][addr][3] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[0]),
        .Q(\mem_q_reg[2][aw][addr] [3]));
  FDCE \mem_q_reg[2][aw][addr][40] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[37]),
        .Q(\mem_q_reg[2][aw][addr] [40]));
  FDCE \mem_q_reg[2][aw][addr][41] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[38]),
        .Q(\mem_q_reg[2][aw][addr] [41]));
  FDCE \mem_q_reg[2][aw][addr][42] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[39]),
        .Q(\mem_q_reg[2][aw][addr] [42]));
  FDCE \mem_q_reg[2][aw][addr][43] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[40]),
        .Q(\mem_q_reg[2][aw][addr] [43]));
  FDCE \mem_q_reg[2][aw][addr][44] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[41]),
        .Q(\mem_q_reg[2][aw][addr] [44]));
  FDCE \mem_q_reg[2][aw][addr][45] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[42]),
        .Q(\mem_q_reg[2][aw][addr] [45]));
  FDCE \mem_q_reg[2][aw][addr][46] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[43]),
        .Q(\mem_q_reg[2][aw][addr] [46]));
  FDCE \mem_q_reg[2][aw][addr][47] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[44]),
        .Q(\mem_q_reg[2][aw][addr] [47]));
  FDCE \mem_q_reg[2][aw][addr][48] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[45]),
        .Q(\mem_q_reg[2][aw][addr] [48]));
  FDCE \mem_q_reg[2][aw][addr][49] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[46]),
        .Q(\mem_q_reg[2][aw][addr] [49]));
  FDCE \mem_q_reg[2][aw][addr][4] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[1]),
        .Q(\mem_q_reg[2][aw][addr] [4]));
  FDCE \mem_q_reg[2][aw][addr][50] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[47]),
        .Q(\mem_q_reg[2][aw][addr] [50]));
  FDCE \mem_q_reg[2][aw][addr][51] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[48]),
        .Q(\mem_q_reg[2][aw][addr] [51]));
  FDCE \mem_q_reg[2][aw][addr][52] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[49]),
        .Q(\mem_q_reg[2][aw][addr] [52]));
  FDCE \mem_q_reg[2][aw][addr][53] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[50]),
        .Q(\mem_q_reg[2][aw][addr] [53]));
  FDCE \mem_q_reg[2][aw][addr][54] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[51]),
        .Q(\mem_q_reg[2][aw][addr] [54]));
  FDCE \mem_q_reg[2][aw][addr][55] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[52]),
        .Q(\mem_q_reg[2][aw][addr] [55]));
  FDCE \mem_q_reg[2][aw][addr][56] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[53]),
        .Q(\mem_q_reg[2][aw][addr] [56]));
  FDCE \mem_q_reg[2][aw][addr][57] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[54]),
        .Q(\mem_q_reg[2][aw][addr] [57]));
  FDCE \mem_q_reg[2][aw][addr][58] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[55]),
        .Q(\mem_q_reg[2][aw][addr] [58]));
  FDCE \mem_q_reg[2][aw][addr][59] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[56]),
        .Q(\mem_q_reg[2][aw][addr] [59]));
  FDCE \mem_q_reg[2][aw][addr][5] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[2]),
        .Q(\mem_q_reg[2][aw][addr] [5]));
  FDCE \mem_q_reg[2][aw][addr][60] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[57]),
        .Q(\mem_q_reg[2][aw][addr] [60]));
  FDCE \mem_q_reg[2][aw][addr][61] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[58]),
        .Q(\mem_q_reg[2][aw][addr] [61]));
  FDCE \mem_q_reg[2][aw][addr][62] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[59]),
        .Q(\mem_q_reg[2][aw][addr] [62]));
  FDCE \mem_q_reg[2][aw][addr][63] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[60]),
        .Q(\mem_q_reg[2][aw][addr] [63]));
  FDCE \mem_q_reg[2][aw][addr][6] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[3]),
        .Q(\mem_q_reg[2][aw][addr] [6]));
  FDCE \mem_q_reg[2][aw][addr][7] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[4]),
        .Q(\mem_q_reg[2][aw][addr] [7]));
  FDCE \mem_q_reg[2][aw][addr][8] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[5]),
        .Q(\mem_q_reg[2][aw][addr] [8]));
  FDCE \mem_q_reg[2][aw][addr][9] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(D[6]),
        .Q(\mem_q_reg[2][aw][addr] [9]));
  FDCE \mem_q_reg[2][aw][burst][0] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\r_req[ar_req][burst] ),
        .Q(\mem_q_reg[2][aw][burst] ));
  FDCE \mem_q_reg[2][aw][len][0] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [0]),
        .Q(\mem_q_reg[2][aw][len] [0]));
  FDCE \mem_q_reg[2][aw][len][1] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [1]),
        .Q(\mem_q_reg[2][aw][len] [1]));
  FDCE \mem_q_reg[2][aw][len][2] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [2]),
        .Q(\mem_q_reg[2][aw][len] [2]));
  FDCE \mem_q_reg[2][aw][len][3] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [3]),
        .Q(\mem_q_reg[2][aw][len] [3]));
  FDCE \mem_q_reg[2][aw][len][4] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [4]),
        .Q(\mem_q_reg[2][aw][len] [4]));
  FDCE \mem_q_reg[2][aw][len][5] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [5]),
        .Q(\mem_q_reg[2][aw][len] [5]));
  FDCE \mem_q_reg[2][aw][len][6] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [6]),
        .Q(\mem_q_reg[2][aw][len] [6]));
  FDCE \mem_q_reg[2][aw][len][7] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\mem_q_reg[2][aw][len][7]_0 [7]),
        .Q(\mem_q_reg[2][aw][len] [7]));
  FDCE \mem_q_reg[2][aw][size][1] 
       (.C(clk),
        .CE(\mem_q[2][aw][addr][63]_i_1_n_0 ),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(1'b1),
        .Q(\mem_q_reg[2][aw][size] ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[0]_i_1__11 
       (.I0(read_pointer_q[0]),
        .I1(read_pointer_q[1]),
        .O(\read_pointer_q[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h2A22AAAA00000000)) 
    \read_pointer_q[1]_i_1__0 
       (.I0(p_0_in__0),
        .I1(\aw_to_send_q_reg[1] ),
        .I2(\read_pointer_q_reg[0]_0 ),
        .I3(\r_dp_rsp[first] ),
        .I4(\status_cnt_q_reg[1]_0 ),
        .I5(axi_mst_rsp_aw_ready),
        .O(read_pointer_q0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_pointer_q[1]_i_2__9 
       (.I0(read_pointer_q[0]),
        .I1(read_pointer_q[1]),
        .O(\read_pointer_q[1]_i_2__9_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\read_pointer_q[0]_i_1__11_n_0 ),
        .Q(read_pointer_q[0]));
  FDCE \read_pointer_q_reg[1] 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\read_pointer_q[1]_i_2__9_n_0 ),
        .Q(read_pointer_q[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__20 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'hA4444444AAAAAAAA)) 
    \status_cnt_q[1]_i_1__8 
       (.I0(\status_cnt_q[1]_i_2__8_n_0 ),
        .I1(p_0_in__0),
        .I2(\aw_to_send_q_reg[1] ),
        .I3(\status_cnt_q_reg[2]_1 ),
        .I4(\status_cnt_q_reg[1]_0 ),
        .I5(axi_mst_rsp_aw_ready),
        .O(\status_cnt_q[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \status_cnt_q[1]_i_2__8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\status_cnt_q[1]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEEEEEA2222222)) 
    \status_cnt_q[2]_i_2 
       (.I0(\status_cnt_q[2]_i_7_n_0 ),
        .I1(axi_mst_rsp_aw_ready),
        .I2(\status_cnt_q_reg[1]_0 ),
        .I3(\status_cnt_q_reg[2]_1 ),
        .I4(\aw_to_send_q_reg[1] ),
        .I5(\status_cnt_q[2]_i_8__0_n_0 ),
        .O(\status_cnt_q[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \status_cnt_q[2]_i_5__0 
       (.I0(\status_cnt_q_reg[1]_1 [1]),
        .I1(\status_cnt_q_reg[1]_1 [0]),
        .O(\aw_to_send_q_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \status_cnt_q[2]_i_6__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in__0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \status_cnt_q[2]_i_7 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\status_cnt_q[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \status_cnt_q[2]_i_8__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\status_cnt_q[2]_i_8__0_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\status_cnt_q[0]_i_1__20_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\status_cnt_q[1]_i_1__8_n_0 ),
        .Q(Q[1]));
  FDCE \status_cnt_q_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\status_cnt_q[2]_i_2_n_0 ),
        .Q(Q[2]));
  LUT3 #(
    .INIT(8'h57)) 
    \w_tf_q[length][63]_i_3 
       (.I0(\status_cnt_q_reg[2]_0 ),
        .I1(\write_pointer_q_reg[0]_0 ),
        .I2(\write_pointer_q_reg[0]_1 ),
        .O(\opt_tf_q_reg[decouple_rw] ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[0]_i_1__10 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write_pointer_q[1]_i_1__10 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[1]_i_1__10_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(write_pointer_q0),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\write_pointer_q[0]_i_1__10_n_0 ),
        .Q(write_pointer_q[0]));
  FDCE \write_pointer_q_reg[1] 
       (.C(clk),
        .CE(write_pointer_q0),
        .CLR(\mem_q_reg[2][aw][burst][0]_0 ),
        .D(\write_pointer_q[1]_i_1__10_n_0 ),
        .Q(write_pointer_q[1]));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized12
   (\status_cnt_q_reg[0]_0 ,
    axi_mst_rsp_r_last_0,
    \mem_q_reg[2][shift][1]_0 ,
    \mem_q_reg[2][shift][1]_1 ,
    first_r_q_reg,
    axi_mst_rsp_r_last_1,
    axi_mst_rsp_r_last_2,
    axi_mst_rsp_r_last_3,
    axi_mst_rsp_r_valid,
    \mem_q_reg[0][shift][0]_0 ,
    \opt_tf_q_reg[decouple_rw] ,
    \status_cnt_q_reg[1]_0 ,
    \axi_mst_rsp_r_data[31] ,
    \axi_mst_rsp_r_data[23] ,
    \axi_mst_rsp_r_data[15] ,
    \axi_mst_rsp_r_data[7] ,
    \axi_mst_rsp_r_data[39] ,
    \axi_mst_rsp_r_data[47] ,
    \axi_mst_rsp_r_data[55] ,
    \axi_mst_rsp_r_data[63] ,
    \mem_q[0][data][0]_i_5 ,
    \r_dp_rsp[first] ,
    axi_mst_rsp_r_last,
    \status_cnt_q_reg[0]_1 ,
    write_pointer_n06_out,
    \write_pointer_q_reg[0]_0 ,
    \write_pointer_q_reg[0]_1 ,
    Q,
    axi_mst_rsp_r_data,
    clk,
    \mem_q_reg[1][shift][0]_0 ,
    D,
    \mem_q_reg[0][tailer][2]_0 ,
    \mem_q_reg[0][shift][2]_0 );
  output \status_cnt_q_reg[0]_0 ;
  output axi_mst_rsp_r_last_0;
  output \mem_q_reg[2][shift][1]_0 ;
  output \mem_q_reg[2][shift][1]_1 ;
  output first_r_q_reg;
  output axi_mst_rsp_r_last_1;
  output axi_mst_rsp_r_last_2;
  output axi_mst_rsp_r_last_3;
  output [0:0]axi_mst_rsp_r_valid;
  output \mem_q_reg[0][shift][0]_0 ;
  output \opt_tf_q_reg[decouple_rw] ;
  output \status_cnt_q_reg[1]_0 ;
  output [7:0]\axi_mst_rsp_r_data[31] ;
  output [7:0]\axi_mst_rsp_r_data[23] ;
  output [7:0]\axi_mst_rsp_r_data[15] ;
  output [7:0]\axi_mst_rsp_r_data[7] ;
  output [7:0]\axi_mst_rsp_r_data[39] ;
  output [7:0]\axi_mst_rsp_r_data[47] ;
  output [7:0]\axi_mst_rsp_r_data[55] ;
  output [7:0]\axi_mst_rsp_r_data[63] ;
  input \mem_q[0][data][0]_i_5 ;
  input \r_dp_rsp[first] ;
  input axi_mst_rsp_r_last;
  input \status_cnt_q_reg[0]_1 ;
  input write_pointer_n06_out;
  input \write_pointer_q_reg[0]_0 ;
  input \write_pointer_q_reg[0]_1 ;
  input [1:0]Q;
  input [63:0]axi_mst_rsp_r_data;
  input clk;
  input \mem_q_reg[1][shift][0]_0 ;
  input [2:0]D;
  input [2:0]\mem_q_reg[0][tailer][2]_0 ;
  input [2:0]\mem_q_reg[0][shift][2]_0 ;

  wire [2:0]D;
  wire [1:0]Q;
  wire [63:0]axi_mst_rsp_r_data;
  wire [7:0]\axi_mst_rsp_r_data[15] ;
  wire [7:0]\axi_mst_rsp_r_data[23] ;
  wire [7:0]\axi_mst_rsp_r_data[31] ;
  wire [7:0]\axi_mst_rsp_r_data[39] ;
  wire [7:0]\axi_mst_rsp_r_data[47] ;
  wire [7:0]\axi_mst_rsp_r_data[55] ;
  wire [7:0]\axi_mst_rsp_r_data[63] ;
  wire [7:0]\axi_mst_rsp_r_data[7] ;
  wire axi_mst_rsp_r_last;
  wire axi_mst_rsp_r_last_0;
  wire axi_mst_rsp_r_last_1;
  wire axi_mst_rsp_r_last_2;
  wire axi_mst_rsp_r_last_3;
  wire [0:0]axi_mst_rsp_r_valid;
  wire clk;
  wire first_r_q_reg;
  wire mem_q;
  wire \mem_q[0][0]_i_2__1_n_0 ;
  wire \mem_q[0][0]_i_2__2_n_0 ;
  wire \mem_q[0][0]_i_2__3_n_0 ;
  wire \mem_q[0][0]_i_2__4_n_0 ;
  wire \mem_q[0][0]_i_2__5_n_0 ;
  wire \mem_q[0][0]_i_2__6_n_0 ;
  wire \mem_q[0][0]_i_2__7_n_0 ;
  wire \mem_q[0][0]_i_3_n_0 ;
  wire \mem_q[0][1]_i_2__0_n_0 ;
  wire \mem_q[0][1]_i_2__1_n_0 ;
  wire \mem_q[0][1]_i_2__2_n_0 ;
  wire \mem_q[0][1]_i_2__3_n_0 ;
  wire \mem_q[0][1]_i_2__4_n_0 ;
  wire \mem_q[0][1]_i_2__5_n_0 ;
  wire \mem_q[0][1]_i_2_n_0 ;
  wire \mem_q[0][1]_i_3_n_0 ;
  wire \mem_q[0][2]_i_2__0_n_0 ;
  wire \mem_q[0][2]_i_2__1_n_0 ;
  wire \mem_q[0][2]_i_2__2_n_0 ;
  wire \mem_q[0][2]_i_2__3_n_0 ;
  wire \mem_q[0][2]_i_2__4_n_0 ;
  wire \mem_q[0][2]_i_2__5_n_0 ;
  wire \mem_q[0][2]_i_2_n_0 ;
  wire \mem_q[0][2]_i_3_n_0 ;
  wire \mem_q[0][3]_i_2__0_n_0 ;
  wire \mem_q[0][3]_i_2__1_n_0 ;
  wire \mem_q[0][3]_i_2__2_n_0 ;
  wire \mem_q[0][3]_i_2__3_n_0 ;
  wire \mem_q[0][3]_i_2__4_n_0 ;
  wire \mem_q[0][3]_i_2__5_n_0 ;
  wire \mem_q[0][3]_i_2_n_0 ;
  wire \mem_q[0][3]_i_3_n_0 ;
  wire \mem_q[0][4]_i_2__0_n_0 ;
  wire \mem_q[0][4]_i_2__1_n_0 ;
  wire \mem_q[0][4]_i_2__2_n_0 ;
  wire \mem_q[0][4]_i_2__3_n_0 ;
  wire \mem_q[0][4]_i_2__4_n_0 ;
  wire \mem_q[0][4]_i_2__5_n_0 ;
  wire \mem_q[0][4]_i_2_n_0 ;
  wire \mem_q[0][4]_i_3_n_0 ;
  wire \mem_q[0][5]_i_2__0_n_0 ;
  wire \mem_q[0][5]_i_2__1_n_0 ;
  wire \mem_q[0][5]_i_2__2_n_0 ;
  wire \mem_q[0][5]_i_2__3_n_0 ;
  wire \mem_q[0][5]_i_2__4_n_0 ;
  wire \mem_q[0][5]_i_2__5_n_0 ;
  wire \mem_q[0][5]_i_2__6_n_0 ;
  wire \mem_q[0][5]_i_3_n_0 ;
  wire \mem_q[0][6]_i_2__0_n_0 ;
  wire \mem_q[0][6]_i_2__1_n_0 ;
  wire \mem_q[0][6]_i_2__2_n_0 ;
  wire \mem_q[0][6]_i_2__3_n_0 ;
  wire \mem_q[0][6]_i_2__4_n_0 ;
  wire \mem_q[0][6]_i_2__5_n_0 ;
  wire \mem_q[0][6]_i_2_n_0 ;
  wire \mem_q[0][6]_i_3_n_0 ;
  wire \mem_q[0][7]_i_10_n_0 ;
  wire \mem_q[0][7]_i_11_n_0 ;
  wire \mem_q[0][7]_i_12_n_0 ;
  wire \mem_q[0][7]_i_13_n_0 ;
  wire \mem_q[0][7]_i_14_n_0 ;
  wire \mem_q[0][7]_i_3_n_0 ;
  wire \mem_q[0][7]_i_4__0_n_0 ;
  wire \mem_q[0][7]_i_4__1_n_0 ;
  wire \mem_q[0][7]_i_4__2_n_0 ;
  wire \mem_q[0][7]_i_4__3_n_0 ;
  wire \mem_q[0][7]_i_4__4_n_0 ;
  wire \mem_q[0][7]_i_4__5_n_0 ;
  wire \mem_q[0][7]_i_4_n_0 ;
  wire \mem_q[0][7]_i_5__0_n_0 ;
  wire \mem_q[0][7]_i_5__1_n_0 ;
  wire \mem_q[0][7]_i_5__2_n_0 ;
  wire \mem_q[0][7]_i_5__3_n_0 ;
  wire \mem_q[0][7]_i_5__4_n_0 ;
  wire \mem_q[0][7]_i_5_n_0 ;
  wire \mem_q[0][7]_i_6__0_n_0 ;
  wire \mem_q[0][7]_i_6_n_0 ;
  wire \mem_q[0][7]_i_7__0_n_0 ;
  wire \mem_q[0][7]_i_7_n_0 ;
  wire \mem_q[0][7]_i_8_n_0 ;
  wire \mem_q[0][7]_i_9_n_0 ;
  wire \mem_q[0][data][0]_i_5 ;
  wire \mem_q[0][offset][2]_i_1_n_0 ;
  wire \mem_q[1][offset][2]_i_1_n_0 ;
  wire [2:0]\mem_q_reg[0][offset] ;
  wire [2:0]\mem_q_reg[0][shift] ;
  wire \mem_q_reg[0][shift][0]_0 ;
  wire [2:0]\mem_q_reg[0][shift][2]_0 ;
  wire [2:0]\mem_q_reg[0][tailer] ;
  wire [2:0]\mem_q_reg[0][tailer][2]_0 ;
  wire [2:0]\mem_q_reg[1][offset] ;
  wire [2:0]\mem_q_reg[1][shift] ;
  wire \mem_q_reg[1][shift][0]_0 ;
  wire [2:0]\mem_q_reg[1][tailer] ;
  wire [2:0]\mem_q_reg[2][offset] ;
  wire [2:0]\mem_q_reg[2][shift] ;
  wire \mem_q_reg[2][shift][1]_0 ;
  wire \mem_q_reg[2][shift][1]_1 ;
  wire [2:0]\mem_q_reg[2][tailer] ;
  wire \opt_tf_q_reg[decouple_rw] ;
  wire \r_dp_rsp[first] ;
  wire [1:0]read_pointer_q;
  wire read_pointer_q0;
  wire \read_pointer_q[0]_i_1__1_n_0 ;
  wire \read_pointer_q[1]_i_2__0_n_0 ;
  wire status_cnt_n;
  wire \status_cnt_q[0]_i_1__21_n_0 ;
  wire \status_cnt_q[1]_i_1__9_n_0 ;
  wire \status_cnt_q[2]_i_10_n_0 ;
  wire \status_cnt_q[2]_i_11_n_0 ;
  wire \status_cnt_q[2]_i_12_n_0 ;
  wire \status_cnt_q[2]_i_13_n_0 ;
  wire \status_cnt_q[2]_i_14_n_0 ;
  wire \status_cnt_q[2]_i_15_n_0 ;
  wire \status_cnt_q[2]_i_16_n_0 ;
  wire \status_cnt_q[2]_i_2__0_n_0 ;
  wire \status_cnt_q[2]_i_4_n_0 ;
  wire \status_cnt_q[2]_i_5_n_0 ;
  wire \status_cnt_q[2]_i_6_n_0 ;
  wire \status_cnt_q[2]_i_7__0_n_0 ;
  wire \status_cnt_q[2]_i_8_n_0 ;
  wire \status_cnt_q[2]_i_9_n_0 ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg_n_0_[0] ;
  wire \status_cnt_q_reg_n_0_[1] ;
  wire \status_cnt_q_reg_n_0_[2] ;
  wire write_pointer_n06_out;
  wire [1:0]write_pointer_q;
  wire \write_pointer_q[0]_i_1__11_n_0 ;
  wire \write_pointer_q[1]_i_1__11_n_0 ;
  wire \write_pointer_q_reg[0]_0 ;
  wire \write_pointer_q_reg[0]_1 ;

  LUT3 #(
    .INIT(8'h57)) 
    \axi_mst_req_ar_addr[63]_INST_0_i_2 
       (.I0(\status_cnt_q_reg[1]_0 ),
        .I1(\write_pointer_q_reg[0]_0 ),
        .I2(\write_pointer_q_reg[0]_1 ),
        .O(\opt_tf_q_reg[decouple_rw] ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'hBBBB0BBB)) 
    axi_mst_req_b_ready_INST_0_i_12
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .I4(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][0]_i_1__0 
       (.I0(\mem_q[0][0]_i_2__1_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][0]_i_2__2_n_0 ),
        .O(\axi_mst_rsp_r_data[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][0]_i_1__1 
       (.I0(\mem_q[0][0]_i_2__3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][0]_i_2__1_n_0 ),
        .O(\axi_mst_rsp_r_data[23] [0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][0]_i_1__2 
       (.I0(\mem_q[0][0]_i_3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][0]_i_2__3_n_0 ),
        .O(\axi_mst_rsp_r_data[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][0]_i_1__3 
       (.I0(\mem_q[0][0]_i_2__7_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][0]_i_3_n_0 ),
        .O(\axi_mst_rsp_r_data[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][0]_i_1__4 
       (.I0(\mem_q[0][0]_i_2__2_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][0]_i_2__4_n_0 ),
        .O(\axi_mst_rsp_r_data[39] [0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][0]_i_1__5 
       (.I0(\mem_q[0][0]_i_2__4_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][0]_i_2__5_n_0 ),
        .O(\axi_mst_rsp_r_data[47] [0]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][0]_i_1__6 
       (.I0(\mem_q[0][0]_i_2__5_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][0]_i_2__6_n_0 ),
        .O(\axi_mst_rsp_r_data[55] [0]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][0]_i_1__7 
       (.I0(\mem_q[0][0]_i_2__6_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][0]_i_2__7_n_0 ),
        .O(\axi_mst_rsp_r_data[63] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][0]_i_2__1 
       (.I0(axi_mst_rsp_r_data[24]),
        .I1(axi_mst_rsp_r_data[56]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[40]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[8]),
        .O(\mem_q[0][0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][0]_i_2__2 
       (.I0(axi_mst_rsp_r_data[32]),
        .I1(axi_mst_rsp_r_data[0]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[48]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[16]),
        .O(\mem_q[0][0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][0]_i_2__3 
       (.I0(axi_mst_rsp_r_data[16]),
        .I1(axi_mst_rsp_r_data[48]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[32]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[0]),
        .O(\mem_q[0][0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][0]_i_2__4 
       (.I0(axi_mst_rsp_r_data[40]),
        .I1(axi_mst_rsp_r_data[8]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[56]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[24]),
        .O(\mem_q[0][0]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][0]_i_2__5 
       (.I0(axi_mst_rsp_r_data[48]),
        .I1(axi_mst_rsp_r_data[16]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[0]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[32]),
        .O(\mem_q[0][0]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][0]_i_2__6 
       (.I0(axi_mst_rsp_r_data[56]),
        .I1(axi_mst_rsp_r_data[24]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[8]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[40]),
        .O(\mem_q[0][0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][0]_i_2__7 
       (.I0(axi_mst_rsp_r_data[0]),
        .I1(axi_mst_rsp_r_data[32]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[16]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[48]),
        .O(\mem_q[0][0]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][0]_i_3 
       (.I0(axi_mst_rsp_r_data[8]),
        .I1(axi_mst_rsp_r_data[40]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[24]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[56]),
        .O(\mem_q[0][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][1]_i_1__0 
       (.I0(\mem_q[0][1]_i_2_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][1]_i_2__0_n_0 ),
        .O(\axi_mst_rsp_r_data[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][1]_i_1__1 
       (.I0(\mem_q[0][1]_i_2__1_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][1]_i_2_n_0 ),
        .O(\axi_mst_rsp_r_data[23] [1]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][1]_i_1__2 
       (.I0(\mem_q[0][1]_i_3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][1]_i_2__1_n_0 ),
        .O(\axi_mst_rsp_r_data[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][1]_i_1__3 
       (.I0(\mem_q[0][1]_i_2__5_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][1]_i_3_n_0 ),
        .O(\axi_mst_rsp_r_data[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][1]_i_1__4 
       (.I0(\mem_q[0][1]_i_2__0_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][1]_i_2__2_n_0 ),
        .O(\axi_mst_rsp_r_data[39] [1]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][1]_i_1__5 
       (.I0(\mem_q[0][1]_i_2__2_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][1]_i_2__3_n_0 ),
        .O(\axi_mst_rsp_r_data[47] [1]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][1]_i_1__6 
       (.I0(\mem_q[0][1]_i_2__3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][1]_i_2__4_n_0 ),
        .O(\axi_mst_rsp_r_data[55] [1]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][1]_i_1__7 
       (.I0(\mem_q[0][1]_i_2__4_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][1]_i_2__5_n_0 ),
        .O(\axi_mst_rsp_r_data[63] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][1]_i_2 
       (.I0(axi_mst_rsp_r_data[25]),
        .I1(axi_mst_rsp_r_data[57]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[41]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[9]),
        .O(\mem_q[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][1]_i_2__0 
       (.I0(axi_mst_rsp_r_data[33]),
        .I1(axi_mst_rsp_r_data[1]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[49]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[17]),
        .O(\mem_q[0][1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][1]_i_2__1 
       (.I0(axi_mst_rsp_r_data[17]),
        .I1(axi_mst_rsp_r_data[49]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[33]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[1]),
        .O(\mem_q[0][1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][1]_i_2__2 
       (.I0(axi_mst_rsp_r_data[41]),
        .I1(axi_mst_rsp_r_data[9]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[57]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[25]),
        .O(\mem_q[0][1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][1]_i_2__3 
       (.I0(axi_mst_rsp_r_data[49]),
        .I1(axi_mst_rsp_r_data[17]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[1]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[33]),
        .O(\mem_q[0][1]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][1]_i_2__4 
       (.I0(axi_mst_rsp_r_data[57]),
        .I1(axi_mst_rsp_r_data[25]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[9]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[41]),
        .O(\mem_q[0][1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][1]_i_2__5 
       (.I0(axi_mst_rsp_r_data[1]),
        .I1(axi_mst_rsp_r_data[33]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[17]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[49]),
        .O(\mem_q[0][1]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][1]_i_3 
       (.I0(axi_mst_rsp_r_data[9]),
        .I1(axi_mst_rsp_r_data[41]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[25]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[57]),
        .O(\mem_q[0][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][2]_i_1__0 
       (.I0(\mem_q[0][2]_i_2_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][2]_i_2__0_n_0 ),
        .O(\axi_mst_rsp_r_data[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][2]_i_1__1 
       (.I0(\mem_q[0][2]_i_2__1_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][2]_i_2_n_0 ),
        .O(\axi_mst_rsp_r_data[23] [2]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][2]_i_1__2 
       (.I0(\mem_q[0][2]_i_3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][2]_i_2__1_n_0 ),
        .O(\axi_mst_rsp_r_data[15] [2]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][2]_i_1__3 
       (.I0(\mem_q[0][2]_i_2__5_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][2]_i_3_n_0 ),
        .O(\axi_mst_rsp_r_data[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][2]_i_1__4 
       (.I0(\mem_q[0][2]_i_2__0_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][2]_i_2__2_n_0 ),
        .O(\axi_mst_rsp_r_data[39] [2]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][2]_i_1__5 
       (.I0(\mem_q[0][2]_i_2__2_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][2]_i_2__3_n_0 ),
        .O(\axi_mst_rsp_r_data[47] [2]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][2]_i_1__6 
       (.I0(\mem_q[0][2]_i_2__3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][2]_i_2__4_n_0 ),
        .O(\axi_mst_rsp_r_data[55] [2]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][2]_i_1__7 
       (.I0(\mem_q[0][2]_i_2__4_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][2]_i_2__5_n_0 ),
        .O(\axi_mst_rsp_r_data[63] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][2]_i_2 
       (.I0(axi_mst_rsp_r_data[26]),
        .I1(axi_mst_rsp_r_data[58]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[42]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[10]),
        .O(\mem_q[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][2]_i_2__0 
       (.I0(axi_mst_rsp_r_data[34]),
        .I1(axi_mst_rsp_r_data[2]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[50]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[18]),
        .O(\mem_q[0][2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][2]_i_2__1 
       (.I0(axi_mst_rsp_r_data[18]),
        .I1(axi_mst_rsp_r_data[50]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[34]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[2]),
        .O(\mem_q[0][2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][2]_i_2__2 
       (.I0(axi_mst_rsp_r_data[42]),
        .I1(axi_mst_rsp_r_data[10]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[58]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[26]),
        .O(\mem_q[0][2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][2]_i_2__3 
       (.I0(axi_mst_rsp_r_data[50]),
        .I1(axi_mst_rsp_r_data[18]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[2]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[34]),
        .O(\mem_q[0][2]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][2]_i_2__4 
       (.I0(axi_mst_rsp_r_data[58]),
        .I1(axi_mst_rsp_r_data[26]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[10]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[42]),
        .O(\mem_q[0][2]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][2]_i_2__5 
       (.I0(axi_mst_rsp_r_data[2]),
        .I1(axi_mst_rsp_r_data[34]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[18]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[50]),
        .O(\mem_q[0][2]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][2]_i_3 
       (.I0(axi_mst_rsp_r_data[10]),
        .I1(axi_mst_rsp_r_data[42]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[26]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[58]),
        .O(\mem_q[0][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][3]_i_1__0 
       (.I0(\mem_q[0][3]_i_2_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][3]_i_2__0_n_0 ),
        .O(\axi_mst_rsp_r_data[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][3]_i_1__1 
       (.I0(\mem_q[0][3]_i_2__1_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][3]_i_2_n_0 ),
        .O(\axi_mst_rsp_r_data[23] [3]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][3]_i_1__2 
       (.I0(\mem_q[0][3]_i_3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][3]_i_2__1_n_0 ),
        .O(\axi_mst_rsp_r_data[15] [3]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][3]_i_1__3 
       (.I0(\mem_q[0][3]_i_2__5_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][3]_i_3_n_0 ),
        .O(\axi_mst_rsp_r_data[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][3]_i_1__4 
       (.I0(\mem_q[0][3]_i_2__0_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][3]_i_2__2_n_0 ),
        .O(\axi_mst_rsp_r_data[39] [3]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][3]_i_1__5 
       (.I0(\mem_q[0][3]_i_2__2_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][3]_i_2__3_n_0 ),
        .O(\axi_mst_rsp_r_data[47] [3]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][3]_i_1__6 
       (.I0(\mem_q[0][3]_i_2__3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][3]_i_2__4_n_0 ),
        .O(\axi_mst_rsp_r_data[55] [3]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][3]_i_1__7 
       (.I0(\mem_q[0][3]_i_2__4_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][3]_i_2__5_n_0 ),
        .O(\axi_mst_rsp_r_data[63] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][3]_i_2 
       (.I0(axi_mst_rsp_r_data[27]),
        .I1(axi_mst_rsp_r_data[59]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[43]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[11]),
        .O(\mem_q[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][3]_i_2__0 
       (.I0(axi_mst_rsp_r_data[35]),
        .I1(axi_mst_rsp_r_data[3]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[51]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[19]),
        .O(\mem_q[0][3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][3]_i_2__1 
       (.I0(axi_mst_rsp_r_data[19]),
        .I1(axi_mst_rsp_r_data[51]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[35]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[3]),
        .O(\mem_q[0][3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][3]_i_2__2 
       (.I0(axi_mst_rsp_r_data[43]),
        .I1(axi_mst_rsp_r_data[11]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[59]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[27]),
        .O(\mem_q[0][3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][3]_i_2__3 
       (.I0(axi_mst_rsp_r_data[51]),
        .I1(axi_mst_rsp_r_data[19]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[3]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[35]),
        .O(\mem_q[0][3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][3]_i_2__4 
       (.I0(axi_mst_rsp_r_data[59]),
        .I1(axi_mst_rsp_r_data[27]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[11]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[43]),
        .O(\mem_q[0][3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][3]_i_2__5 
       (.I0(axi_mst_rsp_r_data[3]),
        .I1(axi_mst_rsp_r_data[35]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[19]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[51]),
        .O(\mem_q[0][3]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][3]_i_3 
       (.I0(axi_mst_rsp_r_data[11]),
        .I1(axi_mst_rsp_r_data[43]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[27]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[59]),
        .O(\mem_q[0][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][4]_i_1__0 
       (.I0(\mem_q[0][4]_i_2_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][4]_i_2__0_n_0 ),
        .O(\axi_mst_rsp_r_data[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][4]_i_1__1 
       (.I0(\mem_q[0][4]_i_2__1_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][4]_i_2_n_0 ),
        .O(\axi_mst_rsp_r_data[23] [4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][4]_i_1__2 
       (.I0(\mem_q[0][4]_i_3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][4]_i_2__1_n_0 ),
        .O(\axi_mst_rsp_r_data[15] [4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][4]_i_1__3 
       (.I0(\mem_q[0][4]_i_2__5_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][4]_i_3_n_0 ),
        .O(\axi_mst_rsp_r_data[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][4]_i_1__4 
       (.I0(\mem_q[0][4]_i_2__0_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][4]_i_2__2_n_0 ),
        .O(\axi_mst_rsp_r_data[39] [4]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][4]_i_1__5 
       (.I0(\mem_q[0][4]_i_2__2_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][4]_i_2__3_n_0 ),
        .O(\axi_mst_rsp_r_data[47] [4]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][4]_i_1__6 
       (.I0(\mem_q[0][4]_i_2__3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][4]_i_2__4_n_0 ),
        .O(\axi_mst_rsp_r_data[55] [4]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][4]_i_1__7 
       (.I0(\mem_q[0][4]_i_2__4_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][4]_i_2__5_n_0 ),
        .O(\axi_mst_rsp_r_data[63] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][4]_i_2 
       (.I0(axi_mst_rsp_r_data[28]),
        .I1(axi_mst_rsp_r_data[60]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[44]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[12]),
        .O(\mem_q[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][4]_i_2__0 
       (.I0(axi_mst_rsp_r_data[36]),
        .I1(axi_mst_rsp_r_data[4]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[52]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[20]),
        .O(\mem_q[0][4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][4]_i_2__1 
       (.I0(axi_mst_rsp_r_data[20]),
        .I1(axi_mst_rsp_r_data[52]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[36]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[4]),
        .O(\mem_q[0][4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][4]_i_2__2 
       (.I0(axi_mst_rsp_r_data[44]),
        .I1(axi_mst_rsp_r_data[12]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[60]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[28]),
        .O(\mem_q[0][4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][4]_i_2__3 
       (.I0(axi_mst_rsp_r_data[52]),
        .I1(axi_mst_rsp_r_data[20]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[4]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[36]),
        .O(\mem_q[0][4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][4]_i_2__4 
       (.I0(axi_mst_rsp_r_data[60]),
        .I1(axi_mst_rsp_r_data[28]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[12]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[44]),
        .O(\mem_q[0][4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][4]_i_2__5 
       (.I0(axi_mst_rsp_r_data[4]),
        .I1(axi_mst_rsp_r_data[36]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[20]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[52]),
        .O(\mem_q[0][4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][4]_i_3 
       (.I0(axi_mst_rsp_r_data[12]),
        .I1(axi_mst_rsp_r_data[44]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[28]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[60]),
        .O(\mem_q[0][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][5]_i_1__0 
       (.I0(\mem_q[0][5]_i_2__0_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][5]_i_2__1_n_0 ),
        .O(\axi_mst_rsp_r_data[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][5]_i_1__1 
       (.I0(\mem_q[0][5]_i_2__2_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][5]_i_2__0_n_0 ),
        .O(\axi_mst_rsp_r_data[23] [5]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][5]_i_1__2 
       (.I0(\mem_q[0][5]_i_3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][5]_i_2__2_n_0 ),
        .O(\axi_mst_rsp_r_data[15] [5]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][5]_i_1__3 
       (.I0(\mem_q[0][5]_i_2__6_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][5]_i_3_n_0 ),
        .O(\axi_mst_rsp_r_data[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][5]_i_1__4 
       (.I0(\mem_q[0][5]_i_2__1_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][5]_i_2__3_n_0 ),
        .O(\axi_mst_rsp_r_data[39] [5]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][5]_i_1__5 
       (.I0(\mem_q[0][5]_i_2__3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][5]_i_2__4_n_0 ),
        .O(\axi_mst_rsp_r_data[47] [5]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][5]_i_1__6 
       (.I0(\mem_q[0][5]_i_2__4_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][5]_i_2__5_n_0 ),
        .O(\axi_mst_rsp_r_data[55] [5]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][5]_i_1__7 
       (.I0(\mem_q[0][5]_i_2__5_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][5]_i_2__6_n_0 ),
        .O(\axi_mst_rsp_r_data[63] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][5]_i_2__0 
       (.I0(axi_mst_rsp_r_data[29]),
        .I1(axi_mst_rsp_r_data[61]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[45]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[13]),
        .O(\mem_q[0][5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][5]_i_2__1 
       (.I0(axi_mst_rsp_r_data[37]),
        .I1(axi_mst_rsp_r_data[5]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[53]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[21]),
        .O(\mem_q[0][5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][5]_i_2__2 
       (.I0(axi_mst_rsp_r_data[21]),
        .I1(axi_mst_rsp_r_data[53]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[37]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[5]),
        .O(\mem_q[0][5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][5]_i_2__3 
       (.I0(axi_mst_rsp_r_data[45]),
        .I1(axi_mst_rsp_r_data[13]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[61]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[29]),
        .O(\mem_q[0][5]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][5]_i_2__4 
       (.I0(axi_mst_rsp_r_data[53]),
        .I1(axi_mst_rsp_r_data[21]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[5]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[37]),
        .O(\mem_q[0][5]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][5]_i_2__5 
       (.I0(axi_mst_rsp_r_data[61]),
        .I1(axi_mst_rsp_r_data[29]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[13]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[45]),
        .O(\mem_q[0][5]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][5]_i_2__6 
       (.I0(axi_mst_rsp_r_data[5]),
        .I1(axi_mst_rsp_r_data[37]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[21]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[53]),
        .O(\mem_q[0][5]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][5]_i_3 
       (.I0(axi_mst_rsp_r_data[13]),
        .I1(axi_mst_rsp_r_data[45]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[29]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[61]),
        .O(\mem_q[0][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][6]_i_1 
       (.I0(\mem_q[0][6]_i_2_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][6]_i_2__0_n_0 ),
        .O(\axi_mst_rsp_r_data[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][6]_i_1__0 
       (.I0(\mem_q[0][6]_i_2__1_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][6]_i_2_n_0 ),
        .O(\axi_mst_rsp_r_data[23] [6]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][6]_i_1__1 
       (.I0(\mem_q[0][6]_i_3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][6]_i_2__1_n_0 ),
        .O(\axi_mst_rsp_r_data[15] [6]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][6]_i_1__2 
       (.I0(\mem_q[0][6]_i_2__5_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][6]_i_3_n_0 ),
        .O(\axi_mst_rsp_r_data[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][6]_i_1__3 
       (.I0(\mem_q[0][6]_i_2__0_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][6]_i_2__2_n_0 ),
        .O(\axi_mst_rsp_r_data[39] [6]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][6]_i_1__4 
       (.I0(\mem_q[0][6]_i_2__2_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][6]_i_2__3_n_0 ),
        .O(\axi_mst_rsp_r_data[47] [6]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][6]_i_1__5 
       (.I0(\mem_q[0][6]_i_2__3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][6]_i_2__4_n_0 ),
        .O(\axi_mst_rsp_r_data[55] [6]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][6]_i_1__6 
       (.I0(\mem_q[0][6]_i_2__4_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][6]_i_2__5_n_0 ),
        .O(\axi_mst_rsp_r_data[63] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][6]_i_2 
       (.I0(axi_mst_rsp_r_data[30]),
        .I1(axi_mst_rsp_r_data[62]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[46]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[14]),
        .O(\mem_q[0][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][6]_i_2__0 
       (.I0(axi_mst_rsp_r_data[38]),
        .I1(axi_mst_rsp_r_data[6]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[54]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[22]),
        .O(\mem_q[0][6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][6]_i_2__1 
       (.I0(axi_mst_rsp_r_data[22]),
        .I1(axi_mst_rsp_r_data[54]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[38]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[6]),
        .O(\mem_q[0][6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][6]_i_2__2 
       (.I0(axi_mst_rsp_r_data[46]),
        .I1(axi_mst_rsp_r_data[14]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[62]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[30]),
        .O(\mem_q[0][6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][6]_i_2__3 
       (.I0(axi_mst_rsp_r_data[54]),
        .I1(axi_mst_rsp_r_data[22]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[6]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[38]),
        .O(\mem_q[0][6]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][6]_i_2__4 
       (.I0(axi_mst_rsp_r_data[62]),
        .I1(axi_mst_rsp_r_data[30]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[14]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[46]),
        .O(\mem_q[0][6]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][6]_i_2__5 
       (.I0(axi_mst_rsp_r_data[6]),
        .I1(axi_mst_rsp_r_data[38]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[22]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[54]),
        .O(\mem_q[0][6]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][6]_i_3 
       (.I0(axi_mst_rsp_r_data[14]),
        .I1(axi_mst_rsp_r_data[46]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[30]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[62]),
        .O(\mem_q[0][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFEFAAEFAFEAAAEA)) 
    \mem_q[0][7]_i_10 
       (.I0(\status_cnt_q[2]_i_14_n_0 ),
        .I1(\mem_q_reg[1][tailer] [1]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[2][tailer] [1]),
        .I5(\mem_q_reg[0][tailer] [1]),
        .O(\mem_q[0][7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \mem_q[0][7]_i_11 
       (.I0(\mem_q_reg[1][tailer] [2]),
        .I1(\mem_q_reg[0][tailer] [2]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[2][tailer] [2]),
        .O(\mem_q[0][7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \mem_q[0][7]_i_12 
       (.I0(\mem_q_reg[2][offset] [0]),
        .I1(\mem_q_reg[0][offset] [0]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[1][offset] [0]),
        .O(\mem_q[0][7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \mem_q[0][7]_i_13 
       (.I0(\mem_q_reg[2][offset] [1]),
        .I1(\mem_q_reg[0][offset] [1]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[1][offset] [1]),
        .O(\mem_q[0][7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \mem_q[0][7]_i_14 
       (.I0(\mem_q_reg[1][offset] [2]),
        .I1(\mem_q_reg[0][offset] [2]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[2][offset] [2]),
        .O(\mem_q[0][7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][7]_i_2 
       (.I0(\mem_q[0][7]_i_4_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][7]_i_4__0_n_0 ),
        .O(\axi_mst_rsp_r_data[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][7]_i_2__0 
       (.I0(\mem_q[0][7]_i_4__1_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][7]_i_4_n_0 ),
        .O(\axi_mst_rsp_r_data[23] [7]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][7]_i_2__1 
       (.I0(\mem_q[0][7]_i_5__1_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][7]_i_4__1_n_0 ),
        .O(\axi_mst_rsp_r_data[15] [7]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][7]_i_2__2 
       (.I0(\mem_q[0][7]_i_3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][7]_i_5__1_n_0 ),
        .O(\axi_mst_rsp_r_data[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][7]_i_2__3 
       (.I0(\mem_q[0][7]_i_4__0_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][7]_i_4__2_n_0 ),
        .O(\axi_mst_rsp_r_data[39] [7]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][7]_i_2__4 
       (.I0(\mem_q[0][7]_i_4__2_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][7]_i_4__3_n_0 ),
        .O(\axi_mst_rsp_r_data[47] [7]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][7]_i_2__5 
       (.I0(\mem_q[0][7]_i_4__3_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][7]_i_4__4_n_0 ),
        .O(\axi_mst_rsp_r_data[55] [7]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_q[0][7]_i_2__6 
       (.I0(\mem_q[0][7]_i_4__4_n_0 ),
        .I1(\mem_q[0][7]_i_4__5_n_0 ),
        .I2(\mem_q[0][7]_i_3_n_0 ),
        .O(\axi_mst_rsp_r_data[63] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][7]_i_3 
       (.I0(axi_mst_rsp_r_data[7]),
        .I1(axi_mst_rsp_r_data[39]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[23]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[55]),
        .O(\mem_q[0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \mem_q[0][7]_i_3__0 
       (.I0(\mem_q[0][7]_i_5__0_n_0 ),
        .I1(\mem_q[0][7]_i_6_n_0 ),
        .I2(\mem_q[0][7]_i_8_n_0 ),
        .I3(\mem_q[0][7]_i_4__5_n_0 ),
        .I4(\mem_q[0][7]_i_5__3_n_0 ),
        .I5(\mem_q[0][7]_i_6__0_n_0 ),
        .O(axi_mst_rsp_r_last_0));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mem_q[0][7]_i_3__1 
       (.I0(\mem_q[0][7]_i_5__2_n_0 ),
        .I1(\mem_q[0][7]_i_6_n_0 ),
        .I2(\mem_q[0][7]_i_5__3_n_0 ),
        .I3(\mem_q[0][7]_i_5__4_n_0 ),
        .I4(\mem_q[0][7]_i_5__0_n_0 ),
        .I5(\mem_q[0][7]_i_4__5_n_0 ),
        .O(\mem_q_reg[2][shift][1]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mem_q[0][7]_i_3__2 
       (.I0(\mem_q[0][7]_i_5__2_n_0 ),
        .I1(\mem_q[0][7]_i_6_n_0 ),
        .I2(\mem_q[0][7]_i_5__3_n_0 ),
        .I3(\mem_q[0][7]_i_5__0_n_0 ),
        .I4(\mem_q[0][7]_i_8_n_0 ),
        .I5(\mem_q[0][7]_i_4__5_n_0 ),
        .O(\mem_q_reg[2][shift][1]_1 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \mem_q[0][7]_i_3__3 
       (.I0(\mem_q[0][7]_i_7__0_n_0 ),
        .I1(\mem_q[0][7]_i_6_n_0 ),
        .I2(\mem_q[0][7]_i_5__2_n_0 ),
        .I3(\mem_q[0][7]_i_5__4_n_0 ),
        .I4(\mem_q[0][7]_i_5__0_n_0 ),
        .I5(\mem_q[0][7]_i_4__5_n_0 ),
        .O(first_r_q_reg));
  LUT6 #(
    .INIT(64'hF5F50505CFC0CFC0)) 
    \mem_q[0][7]_i_3__4 
       (.I0(\mem_q[0][7]_i_5_n_0 ),
        .I1(\mem_q[0][7]_i_6__0_n_0 ),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(\mem_q[0][7]_i_7__0_n_0 ),
        .I4(\mem_q[0][7]_i_8_n_0 ),
        .I5(\mem_q[0][7]_i_4__5_n_0 ),
        .O(axi_mst_rsp_r_last_1));
  LUT6 #(
    .INIT(64'hCFC0CFC05F5F5050)) 
    \mem_q[0][7]_i_3__5 
       (.I0(\mem_q[0][7]_i_5_n_0 ),
        .I1(\mem_q[0][7]_i_6__0_n_0 ),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(\mem_q[0][7]_i_7__0_n_0 ),
        .I4(\mem_q[0][7]_i_5__4_n_0 ),
        .I5(\mem_q[0][7]_i_4__5_n_0 ),
        .O(axi_mst_rsp_r_last_2));
  LUT6 #(
    .INIT(64'h5F5F5050CFC0CFC0)) 
    \mem_q[0][7]_i_3__6 
       (.I0(\mem_q[0][7]_i_5_n_0 ),
        .I1(\mem_q[0][7]_i_7__0_n_0 ),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(\mem_q[0][7]_i_5__2_n_0 ),
        .I4(\mem_q[0][7]_i_5__4_n_0 ),
        .I5(\mem_q[0][7]_i_4__5_n_0 ),
        .O(axi_mst_rsp_r_last_3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][7]_i_4 
       (.I0(axi_mst_rsp_r_data[31]),
        .I1(axi_mst_rsp_r_data[63]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[47]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[15]),
        .O(\mem_q[0][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][7]_i_4__0 
       (.I0(axi_mst_rsp_r_data[39]),
        .I1(axi_mst_rsp_r_data[7]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[55]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[23]),
        .O(\mem_q[0][7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][7]_i_4__1 
       (.I0(axi_mst_rsp_r_data[23]),
        .I1(axi_mst_rsp_r_data[55]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[39]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[7]),
        .O(\mem_q[0][7]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][7]_i_4__2 
       (.I0(axi_mst_rsp_r_data[47]),
        .I1(axi_mst_rsp_r_data[15]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[63]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[31]),
        .O(\mem_q[0][7]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][7]_i_4__3 
       (.I0(axi_mst_rsp_r_data[55]),
        .I1(axi_mst_rsp_r_data[23]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[7]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[39]),
        .O(\mem_q[0][7]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][7]_i_4__4 
       (.I0(axi_mst_rsp_r_data[63]),
        .I1(axi_mst_rsp_r_data[31]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[15]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[47]),
        .O(\mem_q[0][7]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'hF035FF35)) 
    \mem_q[0][7]_i_4__5 
       (.I0(\mem_q_reg[0][shift] [0]),
        .I1(\mem_q_reg[2][shift] [0]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][shift] [0]),
        .O(\mem_q[0][7]_i_4__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h07447777)) 
    \mem_q[0][7]_i_5 
       (.I0(\mem_q[0][7]_i_9_n_0 ),
        .I1(\mem_q[0][7]_i_7_n_0 ),
        .I2(\mem_q[0][7]_i_10_n_0 ),
        .I3(\mem_q[0][7]_i_11_n_0 ),
        .I4(axi_mst_rsp_r_last),
        .O(\mem_q[0][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'hF4E444E4)) 
    \mem_q[0][7]_i_5__0 
       (.I0(\mem_q[0][7]_i_7_n_0 ),
        .I1(\mem_q[0][7]_i_9_n_0 ),
        .I2(axi_mst_rsp_r_last),
        .I3(\mem_q[0][7]_i_11_n_0 ),
        .I4(\mem_q[0][7]_i_10_n_0 ),
        .O(\mem_q[0][7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_q[0][7]_i_5__1 
       (.I0(axi_mst_rsp_r_data[15]),
        .I1(axi_mst_rsp_r_data[47]),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(axi_mst_rsp_r_data[31]),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(axi_mst_rsp_r_data[63]),
        .O(\mem_q[0][7]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \mem_q[0][7]_i_5__2 
       (.I0(\status_cnt_q[2]_i_11_n_0 ),
        .I1(\status_cnt_q[2]_i_10_n_0 ),
        .I2(\mem_q[0][7]_i_7_n_0 ),
        .O(\mem_q[0][7]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h0CCCCCCC55555555)) 
    \mem_q[0][7]_i_5__3 
       (.I0(\status_cnt_q[2]_i_9_n_0 ),
        .I1(\r_dp_rsp[first] ),
        .I2(\mem_q[0][7]_i_12_n_0 ),
        .I3(\mem_q[0][7]_i_13_n_0 ),
        .I4(\mem_q[0][7]_i_14_n_0 ),
        .I5(\mem_q[0][7]_i_7_n_0 ),
        .O(\mem_q[0][7]_i_5__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \mem_q[0][7]_i_5__4 
       (.I0(\status_cnt_q[2]_i_6_n_0 ),
        .I1(\status_cnt_q[2]_i_7__0_n_0 ),
        .I2(\mem_q[0][7]_i_7_n_0 ),
        .O(\mem_q[0][7]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'hF503F5F3)) 
    \mem_q[0][7]_i_6 
       (.I0(\mem_q_reg[2][shift] [1]),
        .I1(\mem_q_reg[0][shift] [1]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[1][shift] [1]),
        .O(\mem_q[0][7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \mem_q[0][7]_i_6__0 
       (.I0(\status_cnt_q[2]_i_11_n_0 ),
        .I1(\status_cnt_q[2]_i_10_n_0 ),
        .I2(\mem_q[0][7]_i_7_n_0 ),
        .O(\mem_q[0][7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hF053FF53)) 
    \mem_q[0][7]_i_7 
       (.I0(\mem_q_reg[1][shift] [2]),
        .I1(\mem_q_reg[0][shift] [2]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[2][shift] [2]),
        .O(\mem_q[0][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4474747474747474)) 
    \mem_q[0][7]_i_7__0 
       (.I0(\status_cnt_q[2]_i_9_n_0 ),
        .I1(\mem_q[0][7]_i_7_n_0 ),
        .I2(\r_dp_rsp[first] ),
        .I3(\mem_q[0][7]_i_12_n_0 ),
        .I4(\mem_q[0][7]_i_13_n_0 ),
        .I5(\mem_q[0][7]_i_14_n_0 ),
        .O(\mem_q[0][7]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \mem_q[0][7]_i_8 
       (.I0(\status_cnt_q[2]_i_6_n_0 ),
        .I1(\status_cnt_q[2]_i_7__0_n_0 ),
        .I2(\mem_q[0][7]_i_7_n_0 ),
        .O(\mem_q[0][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0A8A0A80008A0080)) 
    \mem_q[0][7]_i_9 
       (.I0(\r_dp_rsp[first] ),
        .I1(\mem_q_reg[2][offset] [2]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[0][offset] [2]),
        .I5(\mem_q_reg[1][offset] [2]),
        .O(\mem_q[0][7]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \mem_q[0][data][0]_i_8 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .I3(\mem_q[0][data][0]_i_5 ),
        .O(\status_cnt_q_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_q[0][offset][2]_i_1 
       (.I0(write_pointer_n06_out),
        .I1(write_pointer_q[1]),
        .I2(write_pointer_q[0]),
        .O(\mem_q[0][offset][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \mem_q[1][offset][2]_i_1 
       (.I0(write_pointer_n06_out),
        .I1(write_pointer_q[1]),
        .I2(write_pointer_q[0]),
        .O(\mem_q[1][offset][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mem_q[2][offset][2]_i_1 
       (.I0(write_pointer_n06_out),
        .I1(write_pointer_q[1]),
        .I2(write_pointer_q[0]),
        .O(mem_q));
  FDCE \mem_q_reg[0][offset][0] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(D[0]),
        .Q(\mem_q_reg[0][offset] [0]));
  FDCE \mem_q_reg[0][offset][1] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(D[1]),
        .Q(\mem_q_reg[0][offset] [1]));
  FDCE \mem_q_reg[0][offset][2] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(D[2]),
        .Q(\mem_q_reg[0][offset] [2]));
  FDCE \mem_q_reg[0][shift][0] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][shift][2]_0 [0]),
        .Q(\mem_q_reg[0][shift] [0]));
  FDCE \mem_q_reg[0][shift][1] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][shift][2]_0 [1]),
        .Q(\mem_q_reg[0][shift] [1]));
  FDCE \mem_q_reg[0][shift][2] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][shift][2]_0 [2]),
        .Q(\mem_q_reg[0][shift] [2]));
  FDCE \mem_q_reg[0][tailer][0] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [0]),
        .Q(\mem_q_reg[0][tailer] [0]));
  FDCE \mem_q_reg[0][tailer][1] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [1]),
        .Q(\mem_q_reg[0][tailer] [1]));
  FDCE \mem_q_reg[0][tailer][2] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [2]),
        .Q(\mem_q_reg[0][tailer] [2]));
  FDCE \mem_q_reg[1][offset][0] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(D[0]),
        .Q(\mem_q_reg[1][offset] [0]));
  FDCE \mem_q_reg[1][offset][1] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(D[1]),
        .Q(\mem_q_reg[1][offset] [1]));
  FDCE \mem_q_reg[1][offset][2] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(D[2]),
        .Q(\mem_q_reg[1][offset] [2]));
  FDCE \mem_q_reg[1][shift][0] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][shift][2]_0 [0]),
        .Q(\mem_q_reg[1][shift] [0]));
  FDCE \mem_q_reg[1][shift][1] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][shift][2]_0 [1]),
        .Q(\mem_q_reg[1][shift] [1]));
  FDCE \mem_q_reg[1][shift][2] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][shift][2]_0 [2]),
        .Q(\mem_q_reg[1][shift] [2]));
  FDCE \mem_q_reg[1][tailer][0] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [0]),
        .Q(\mem_q_reg[1][tailer] [0]));
  FDCE \mem_q_reg[1][tailer][1] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [1]),
        .Q(\mem_q_reg[1][tailer] [1]));
  FDCE \mem_q_reg[1][tailer][2] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1_n_0 ),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [2]),
        .Q(\mem_q_reg[1][tailer] [2]));
  FDCE \mem_q_reg[2][offset][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(D[0]),
        .Q(\mem_q_reg[2][offset] [0]));
  FDCE \mem_q_reg[2][offset][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(D[1]),
        .Q(\mem_q_reg[2][offset] [1]));
  FDCE \mem_q_reg[2][offset][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(D[2]),
        .Q(\mem_q_reg[2][offset] [2]));
  FDCE \mem_q_reg[2][shift][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][shift][2]_0 [0]),
        .Q(\mem_q_reg[2][shift] [0]));
  FDCE \mem_q_reg[2][shift][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][shift][2]_0 [1]),
        .Q(\mem_q_reg[2][shift] [1]));
  FDCE \mem_q_reg[2][shift][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][shift][2]_0 [2]),
        .Q(\mem_q_reg[2][shift] [2]));
  FDCE \mem_q_reg[2][tailer][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [0]),
        .Q(\mem_q_reg[2][tailer] [0]));
  FDCE \mem_q_reg[2][tailer][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [1]),
        .Q(\mem_q_reg[2][tailer] [1]));
  FDCE \mem_q_reg[2][tailer][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [2]),
        .Q(\mem_q_reg[2][tailer] [2]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[0]_i_1__1 
       (.I0(read_pointer_q[0]),
        .I1(read_pointer_q[1]),
        .O(\read_pointer_q[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h44444440)) 
    \read_pointer_q[1]_i_1__1 
       (.I0(\status_cnt_q_reg[0]_1 ),
        .I1(axi_mst_rsp_r_last),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .I4(\status_cnt_q_reg_n_0_[2] ),
        .O(read_pointer_q0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_pointer_q[1]_i_2__0 
       (.I0(read_pointer_q[0]),
        .I1(read_pointer_q[1]),
        .O(\read_pointer_q[1]_i_2__0_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\read_pointer_q[0]_i_1__1_n_0 ),
        .Q(read_pointer_q[0]));
  FDCE \read_pointer_q_reg[1] 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\read_pointer_q[1]_i_2__0_n_0 ),
        .Q(read_pointer_q[1]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__21 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .O(\status_cnt_q[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h4BB44BB0)) 
    \status_cnt_q[1]_i_1__9 
       (.I0(\status_cnt_q_reg[0]_1 ),
        .I1(axi_mst_rsp_r_last),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .I4(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q[1]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'h00005545)) 
    \status_cnt_q[2]_i_10 
       (.I0(\status_cnt_q[2]_i_16_n_0 ),
        .I1(\mem_q[0][7]_i_12_n_0 ),
        .I2(\r_dp_rsp[first] ),
        .I3(\mem_q[0][7]_i_13_n_0 ),
        .I4(\mem_q[0][7]_i_9_n_0 ),
        .O(\status_cnt_q[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0E0000E0EEEEEEEE)) 
    \status_cnt_q[2]_i_11 
       (.I0(\mem_q[0][7]_i_12_n_0 ),
        .I1(\status_cnt_q[2]_i_15_n_0 ),
        .I2(\status_cnt_q[2]_i_14_n_0 ),
        .I3(\mem_q[0][7]_i_11_n_0 ),
        .I4(\status_cnt_q[2]_i_13_n_0 ),
        .I5(axi_mst_rsp_r_last),
        .O(\status_cnt_q[2]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \status_cnt_q[2]_i_12 
       (.I0(\mem_q[0][7]_i_13_n_0 ),
        .I1(\mem_q[0][7]_i_14_n_0 ),
        .I2(\r_dp_rsp[first] ),
        .O(\status_cnt_q[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hF035FF35)) 
    \status_cnt_q[2]_i_13 
       (.I0(\mem_q_reg[0][tailer] [1]),
        .I1(\mem_q_reg[2][tailer] [1]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][tailer] [1]),
        .O(\status_cnt_q[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h00AACCF0)) 
    \status_cnt_q[2]_i_14 
       (.I0(\mem_q_reg[1][tailer] [0]),
        .I1(\mem_q_reg[2][tailer] [0]),
        .I2(\mem_q_reg[0][tailer] [0]),
        .I3(read_pointer_q[1]),
        .I4(read_pointer_q[0]),
        .O(\status_cnt_q[2]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \status_cnt_q[2]_i_15 
       (.I0(\mem_q[0][7]_i_13_n_0 ),
        .I1(\mem_q[0][7]_i_14_n_0 ),
        .I2(\r_dp_rsp[first] ),
        .O(\status_cnt_q[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \status_cnt_q[2]_i_16 
       (.I0(axi_mst_rsp_r_last),
        .I1(\mem_q[0][7]_i_11_n_0 ),
        .I2(\status_cnt_q[2]_i_13_n_0 ),
        .I3(\status_cnt_q[2]_i_14_n_0 ),
        .O(\status_cnt_q[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01FF0000FE00)) 
    \status_cnt_q[2]_i_1__0 
       (.I0(\status_cnt_q_reg_n_0_[2] ),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .I3(axi_mst_rsp_r_last),
        .I4(\status_cnt_q_reg[0]_1 ),
        .I5(write_pointer_n06_out),
        .O(status_cnt_n));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h2DF0F0D0)) 
    \status_cnt_q[2]_i_2__0 
       (.I0(axi_mst_rsp_r_last),
        .I1(\status_cnt_q_reg[0]_1 ),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .I4(\status_cnt_q_reg_n_0_[0] ),
        .O(\status_cnt_q[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \status_cnt_q[2]_i_4 
       (.I0(\status_cnt_q[2]_i_6_n_0 ),
        .I1(\mem_q[0][7]_i_7_n_0 ),
        .I2(\status_cnt_q[2]_i_7__0_n_0 ),
        .I3(\mem_q[0][7]_i_6_n_0 ),
        .I4(\mem_q[0][7]_i_5_n_0 ),
        .O(\status_cnt_q[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \status_cnt_q[2]_i_5 
       (.I0(\status_cnt_q[2]_i_8_n_0 ),
        .I1(\status_cnt_q[2]_i_9_n_0 ),
        .I2(\mem_q[0][7]_i_6_n_0 ),
        .I3(\status_cnt_q[2]_i_10_n_0 ),
        .I4(\mem_q[0][7]_i_7_n_0 ),
        .I5(\status_cnt_q[2]_i_11_n_0 ),
        .O(\status_cnt_q[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \status_cnt_q[2]_i_6 
       (.I0(\status_cnt_q[2]_i_12_n_0 ),
        .I1(axi_mst_rsp_r_last),
        .I2(\mem_q[0][7]_i_11_n_0 ),
        .I3(\status_cnt_q[2]_i_13_n_0 ),
        .I4(\status_cnt_q[2]_i_14_n_0 ),
        .O(\status_cnt_q[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h200AAAAA)) 
    \status_cnt_q[2]_i_7__0 
       (.I0(\status_cnt_q[2]_i_15_n_0 ),
        .I1(\status_cnt_q[2]_i_14_n_0 ),
        .I2(\status_cnt_q[2]_i_13_n_0 ),
        .I3(\mem_q[0][7]_i_11_n_0 ),
        .I4(axi_mst_rsp_r_last),
        .O(\status_cnt_q[2]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \status_cnt_q[2]_i_8 
       (.I0(\mem_q[0][7]_i_14_n_0 ),
        .I1(\mem_q[0][7]_i_13_n_0 ),
        .I2(\mem_q[0][7]_i_12_n_0 ),
        .I3(\r_dp_rsp[first] ),
        .O(\status_cnt_q[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00D5D500D5D5D5D5)) 
    \status_cnt_q[2]_i_9 
       (.I0(\mem_q[0][7]_i_9_n_0 ),
        .I1(\mem_q[0][7]_i_13_n_0 ),
        .I2(\mem_q[0][7]_i_12_n_0 ),
        .I3(\mem_q[0][7]_i_10_n_0 ),
        .I4(\mem_q[0][7]_i_11_n_0 ),
        .I5(axi_mst_rsp_r_last),
        .O(\status_cnt_q[2]_i_9_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\status_cnt_q[0]_i_1__21_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[0] ));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\status_cnt_q[1]_i_1__9_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[1] ));
  FDCE \status_cnt_q_reg[2] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\status_cnt_q[2]_i_2__0_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[2] ));
  MUXF7 \status_cnt_q_reg[2]_i_3 
       (.I0(\status_cnt_q[2]_i_4_n_0 ),
        .I1(\status_cnt_q[2]_i_5_n_0 ),
        .O(\mem_q_reg[0][shift][0]_0 ),
        .S(\mem_q[0][7]_i_4__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[0]_i_1__11 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write_pointer_q[1]_i_1__11 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[1]_i_1__11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \write_pointer_q[1]_i_1__7 
       (.I0(\mem_q_reg[0][shift][0]_0 ),
        .I1(\status_cnt_q_reg[0]_1 ),
        .O(axi_mst_rsp_r_valid));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\write_pointer_q[0]_i_1__11_n_0 ),
        .Q(write_pointer_q[0]));
  FDCE \write_pointer_q_reg[1] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[1][shift][0]_0 ),
        .D(\write_pointer_q[1]_i_1__11_n_0 ),
        .Q(write_pointer_q[1]));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized13
   (axi_mst_req_ar_len,
    Q,
    axi_mst_req_ar_addr,
    axi_mst_req_ar_burst,
    axi_mst_req_ar_size,
    axi_mst_req_ar_valid,
    write_pointer_n06_out,
    clk,
    \mem_q_reg[0][size][1]_0 ,
    \r_req[ar_req][burst] ,
    D,
    \mem_q_reg[0][addr][63]_0 ,
    axi_mst_rsp_ar_ready);
  output [7:0]axi_mst_req_ar_len;
  output [1:0]Q;
  output [60:0]axi_mst_req_ar_addr;
  output [0:0]axi_mst_req_ar_burst;
  output [0:0]axi_mst_req_ar_size;
  output axi_mst_req_ar_valid;
  input write_pointer_n06_out;
  input clk;
  input \mem_q_reg[0][size][1]_0 ;
  input [0:0]\r_req[ar_req][burst] ;
  input [7:0]D;
  input [60:0]\mem_q_reg[0][addr][63]_0 ;
  input axi_mst_rsp_ar_ready;

  wire [7:0]D;
  wire [1:0]Q;
  wire [60:0]axi_mst_req_ar_addr;
  wire [0:0]axi_mst_req_ar_burst;
  wire [7:0]axi_mst_req_ar_len;
  wire [0:0]axi_mst_req_ar_size;
  wire axi_mst_req_ar_valid;
  wire axi_mst_rsp_ar_ready;
  wire clk;
  wire [60:0]\mem_q_reg[0][addr][63]_0 ;
  wire \mem_q_reg[0][addr_n_0_][10] ;
  wire \mem_q_reg[0][addr_n_0_][11] ;
  wire \mem_q_reg[0][addr_n_0_][12] ;
  wire \mem_q_reg[0][addr_n_0_][13] ;
  wire \mem_q_reg[0][addr_n_0_][14] ;
  wire \mem_q_reg[0][addr_n_0_][15] ;
  wire \mem_q_reg[0][addr_n_0_][16] ;
  wire \mem_q_reg[0][addr_n_0_][17] ;
  wire \mem_q_reg[0][addr_n_0_][18] ;
  wire \mem_q_reg[0][addr_n_0_][19] ;
  wire \mem_q_reg[0][addr_n_0_][20] ;
  wire \mem_q_reg[0][addr_n_0_][21] ;
  wire \mem_q_reg[0][addr_n_0_][22] ;
  wire \mem_q_reg[0][addr_n_0_][23] ;
  wire \mem_q_reg[0][addr_n_0_][24] ;
  wire \mem_q_reg[0][addr_n_0_][25] ;
  wire \mem_q_reg[0][addr_n_0_][26] ;
  wire \mem_q_reg[0][addr_n_0_][27] ;
  wire \mem_q_reg[0][addr_n_0_][28] ;
  wire \mem_q_reg[0][addr_n_0_][29] ;
  wire \mem_q_reg[0][addr_n_0_][30] ;
  wire \mem_q_reg[0][addr_n_0_][31] ;
  wire \mem_q_reg[0][addr_n_0_][32] ;
  wire \mem_q_reg[0][addr_n_0_][33] ;
  wire \mem_q_reg[0][addr_n_0_][34] ;
  wire \mem_q_reg[0][addr_n_0_][35] ;
  wire \mem_q_reg[0][addr_n_0_][36] ;
  wire \mem_q_reg[0][addr_n_0_][37] ;
  wire \mem_q_reg[0][addr_n_0_][38] ;
  wire \mem_q_reg[0][addr_n_0_][39] ;
  wire \mem_q_reg[0][addr_n_0_][3] ;
  wire \mem_q_reg[0][addr_n_0_][40] ;
  wire \mem_q_reg[0][addr_n_0_][41] ;
  wire \mem_q_reg[0][addr_n_0_][42] ;
  wire \mem_q_reg[0][addr_n_0_][43] ;
  wire \mem_q_reg[0][addr_n_0_][44] ;
  wire \mem_q_reg[0][addr_n_0_][45] ;
  wire \mem_q_reg[0][addr_n_0_][46] ;
  wire \mem_q_reg[0][addr_n_0_][47] ;
  wire \mem_q_reg[0][addr_n_0_][48] ;
  wire \mem_q_reg[0][addr_n_0_][49] ;
  wire \mem_q_reg[0][addr_n_0_][4] ;
  wire \mem_q_reg[0][addr_n_0_][50] ;
  wire \mem_q_reg[0][addr_n_0_][51] ;
  wire \mem_q_reg[0][addr_n_0_][52] ;
  wire \mem_q_reg[0][addr_n_0_][53] ;
  wire \mem_q_reg[0][addr_n_0_][54] ;
  wire \mem_q_reg[0][addr_n_0_][55] ;
  wire \mem_q_reg[0][addr_n_0_][56] ;
  wire \mem_q_reg[0][addr_n_0_][57] ;
  wire \mem_q_reg[0][addr_n_0_][58] ;
  wire \mem_q_reg[0][addr_n_0_][59] ;
  wire \mem_q_reg[0][addr_n_0_][5] ;
  wire \mem_q_reg[0][addr_n_0_][60] ;
  wire \mem_q_reg[0][addr_n_0_][61] ;
  wire \mem_q_reg[0][addr_n_0_][62] ;
  wire \mem_q_reg[0][addr_n_0_][63] ;
  wire \mem_q_reg[0][addr_n_0_][6] ;
  wire \mem_q_reg[0][addr_n_0_][7] ;
  wire \mem_q_reg[0][addr_n_0_][8] ;
  wire \mem_q_reg[0][addr_n_0_][9] ;
  wire \mem_q_reg[0][burst_n_0_][0] ;
  wire \mem_q_reg[0][len_n_0_][0] ;
  wire \mem_q_reg[0][len_n_0_][1] ;
  wire \mem_q_reg[0][len_n_0_][2] ;
  wire \mem_q_reg[0][len_n_0_][3] ;
  wire \mem_q_reg[0][len_n_0_][4] ;
  wire \mem_q_reg[0][len_n_0_][5] ;
  wire \mem_q_reg[0][len_n_0_][6] ;
  wire \mem_q_reg[0][len_n_0_][7] ;
  wire \mem_q_reg[0][size][1]_0 ;
  wire \mem_q_reg[0][size_n_0_][1] ;
  wire [0:0]\r_req[ar_req][burst] ;
  wire \status_cnt_q[0]_i_1__9_n_0 ;
  wire \status_cnt_q[1]_i_1__11_n_0 ;
  wire \status_cnt_q[1]_i_2__9_n_0 ;
  wire write_pointer_n06_out;

  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[10]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [7]),
        .I4(\mem_q_reg[0][addr_n_0_][10] ),
        .O(axi_mst_req_ar_addr[7]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[11]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [8]),
        .I4(\mem_q_reg[0][addr_n_0_][11] ),
        .O(axi_mst_req_ar_addr[8]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[12]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [9]),
        .I4(\mem_q_reg[0][addr_n_0_][12] ),
        .O(axi_mst_req_ar_addr[9]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[13]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [10]),
        .I4(\mem_q_reg[0][addr_n_0_][13] ),
        .O(axi_mst_req_ar_addr[10]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[14]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [11]),
        .I4(\mem_q_reg[0][addr_n_0_][14] ),
        .O(axi_mst_req_ar_addr[11]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[15]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [12]),
        .I4(\mem_q_reg[0][addr_n_0_][15] ),
        .O(axi_mst_req_ar_addr[12]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[16]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [13]),
        .I4(\mem_q_reg[0][addr_n_0_][16] ),
        .O(axi_mst_req_ar_addr[13]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[17]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [14]),
        .I4(\mem_q_reg[0][addr_n_0_][17] ),
        .O(axi_mst_req_ar_addr[14]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[18]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [15]),
        .I4(\mem_q_reg[0][addr_n_0_][18] ),
        .O(axi_mst_req_ar_addr[15]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[19]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [16]),
        .I4(\mem_q_reg[0][addr_n_0_][19] ),
        .O(axi_mst_req_ar_addr[16]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[20]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [17]),
        .I4(\mem_q_reg[0][addr_n_0_][20] ),
        .O(axi_mst_req_ar_addr[17]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[21]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [18]),
        .I4(\mem_q_reg[0][addr_n_0_][21] ),
        .O(axi_mst_req_ar_addr[18]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[22]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [19]),
        .I4(\mem_q_reg[0][addr_n_0_][22] ),
        .O(axi_mst_req_ar_addr[19]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[23]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [20]),
        .I4(\mem_q_reg[0][addr_n_0_][23] ),
        .O(axi_mst_req_ar_addr[20]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[24]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [21]),
        .I4(\mem_q_reg[0][addr_n_0_][24] ),
        .O(axi_mst_req_ar_addr[21]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[25]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [22]),
        .I4(\mem_q_reg[0][addr_n_0_][25] ),
        .O(axi_mst_req_ar_addr[22]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[26]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [23]),
        .I4(\mem_q_reg[0][addr_n_0_][26] ),
        .O(axi_mst_req_ar_addr[23]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[27]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [24]),
        .I4(\mem_q_reg[0][addr_n_0_][27] ),
        .O(axi_mst_req_ar_addr[24]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[28]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [25]),
        .I4(\mem_q_reg[0][addr_n_0_][28] ),
        .O(axi_mst_req_ar_addr[25]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[29]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [26]),
        .I4(\mem_q_reg[0][addr_n_0_][29] ),
        .O(axi_mst_req_ar_addr[26]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[30]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [27]),
        .I4(\mem_q_reg[0][addr_n_0_][30] ),
        .O(axi_mst_req_ar_addr[27]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[31]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [28]),
        .I4(\mem_q_reg[0][addr_n_0_][31] ),
        .O(axi_mst_req_ar_addr[28]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[32]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [29]),
        .I4(\mem_q_reg[0][addr_n_0_][32] ),
        .O(axi_mst_req_ar_addr[29]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[33]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [30]),
        .I4(\mem_q_reg[0][addr_n_0_][33] ),
        .O(axi_mst_req_ar_addr[30]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[34]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [31]),
        .I4(\mem_q_reg[0][addr_n_0_][34] ),
        .O(axi_mst_req_ar_addr[31]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[35]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [32]),
        .I4(\mem_q_reg[0][addr_n_0_][35] ),
        .O(axi_mst_req_ar_addr[32]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[36]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [33]),
        .I4(\mem_q_reg[0][addr_n_0_][36] ),
        .O(axi_mst_req_ar_addr[33]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[37]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [34]),
        .I4(\mem_q_reg[0][addr_n_0_][37] ),
        .O(axi_mst_req_ar_addr[34]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[38]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [35]),
        .I4(\mem_q_reg[0][addr_n_0_][38] ),
        .O(axi_mst_req_ar_addr[35]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[39]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [36]),
        .I4(\mem_q_reg[0][addr_n_0_][39] ),
        .O(axi_mst_req_ar_addr[36]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[3]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [0]),
        .I4(\mem_q_reg[0][addr_n_0_][3] ),
        .O(axi_mst_req_ar_addr[0]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[40]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [37]),
        .I4(\mem_q_reg[0][addr_n_0_][40] ),
        .O(axi_mst_req_ar_addr[37]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[41]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [38]),
        .I4(\mem_q_reg[0][addr_n_0_][41] ),
        .O(axi_mst_req_ar_addr[38]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[42]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [39]),
        .I4(\mem_q_reg[0][addr_n_0_][42] ),
        .O(axi_mst_req_ar_addr[39]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[43]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [40]),
        .I4(\mem_q_reg[0][addr_n_0_][43] ),
        .O(axi_mst_req_ar_addr[40]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[44]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [41]),
        .I4(\mem_q_reg[0][addr_n_0_][44] ),
        .O(axi_mst_req_ar_addr[41]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[45]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [42]),
        .I4(\mem_q_reg[0][addr_n_0_][45] ),
        .O(axi_mst_req_ar_addr[42]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[46]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [43]),
        .I4(\mem_q_reg[0][addr_n_0_][46] ),
        .O(axi_mst_req_ar_addr[43]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[47]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [44]),
        .I4(\mem_q_reg[0][addr_n_0_][47] ),
        .O(axi_mst_req_ar_addr[44]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[48]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [45]),
        .I4(\mem_q_reg[0][addr_n_0_][48] ),
        .O(axi_mst_req_ar_addr[45]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[49]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [46]),
        .I4(\mem_q_reg[0][addr_n_0_][49] ),
        .O(axi_mst_req_ar_addr[46]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[4]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [1]),
        .I4(\mem_q_reg[0][addr_n_0_][4] ),
        .O(axi_mst_req_ar_addr[1]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[50]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [47]),
        .I4(\mem_q_reg[0][addr_n_0_][50] ),
        .O(axi_mst_req_ar_addr[47]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[51]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [48]),
        .I4(\mem_q_reg[0][addr_n_0_][51] ),
        .O(axi_mst_req_ar_addr[48]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[52]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [49]),
        .I4(\mem_q_reg[0][addr_n_0_][52] ),
        .O(axi_mst_req_ar_addr[49]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[53]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [50]),
        .I4(\mem_q_reg[0][addr_n_0_][53] ),
        .O(axi_mst_req_ar_addr[50]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[54]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [51]),
        .I4(\mem_q_reg[0][addr_n_0_][54] ),
        .O(axi_mst_req_ar_addr[51]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[55]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [52]),
        .I4(\mem_q_reg[0][addr_n_0_][55] ),
        .O(axi_mst_req_ar_addr[52]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[56]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [53]),
        .I4(\mem_q_reg[0][addr_n_0_][56] ),
        .O(axi_mst_req_ar_addr[53]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[57]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [54]),
        .I4(\mem_q_reg[0][addr_n_0_][57] ),
        .O(axi_mst_req_ar_addr[54]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[58]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [55]),
        .I4(\mem_q_reg[0][addr_n_0_][58] ),
        .O(axi_mst_req_ar_addr[55]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[59]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [56]),
        .I4(\mem_q_reg[0][addr_n_0_][59] ),
        .O(axi_mst_req_ar_addr[56]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[5]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [2]),
        .I4(\mem_q_reg[0][addr_n_0_][5] ),
        .O(axi_mst_req_ar_addr[2]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[60]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [57]),
        .I4(\mem_q_reg[0][addr_n_0_][60] ),
        .O(axi_mst_req_ar_addr[57]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[61]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [58]),
        .I4(\mem_q_reg[0][addr_n_0_][61] ),
        .O(axi_mst_req_ar_addr[58]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[62]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [59]),
        .I4(\mem_q_reg[0][addr_n_0_][62] ),
        .O(axi_mst_req_ar_addr[59]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[63]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [60]),
        .I4(\mem_q_reg[0][addr_n_0_][63] ),
        .O(axi_mst_req_ar_addr[60]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[6]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [3]),
        .I4(\mem_q_reg[0][addr_n_0_][6] ),
        .O(axi_mst_req_ar_addr[3]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[7]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [4]),
        .I4(\mem_q_reg[0][addr_n_0_][7] ),
        .O(axi_mst_req_ar_addr[4]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[8]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [5]),
        .I4(\mem_q_reg[0][addr_n_0_][8] ),
        .O(axi_mst_req_ar_addr[5]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_addr[9]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][addr][63]_0 [6]),
        .I4(\mem_q_reg[0][addr_n_0_][9] ),
        .O(axi_mst_req_ar_addr[6]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_burst[0]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\r_req[ar_req][burst] ),
        .I4(\mem_q_reg[0][burst_n_0_][0] ),
        .O(axi_mst_req_ar_burst));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_len[0]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(D[0]),
        .I4(\mem_q_reg[0][len_n_0_][0] ),
        .O(axi_mst_req_ar_len[0]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_len[1]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(D[1]),
        .I4(\mem_q_reg[0][len_n_0_][1] ),
        .O(axi_mst_req_ar_len[1]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_len[2]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(D[2]),
        .I4(\mem_q_reg[0][len_n_0_][2] ),
        .O(axi_mst_req_ar_len[2]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_len[3]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(D[3]),
        .I4(\mem_q_reg[0][len_n_0_][3] ),
        .O(axi_mst_req_ar_len[3]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_len[4]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(D[4]),
        .I4(\mem_q_reg[0][len_n_0_][4] ),
        .O(axi_mst_req_ar_len[4]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_len[5]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(D[5]),
        .I4(\mem_q_reg[0][len_n_0_][5] ),
        .O(axi_mst_req_ar_len[5]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_len[6]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(D[6]),
        .I4(\mem_q_reg[0][len_n_0_][6] ),
        .O(axi_mst_req_ar_len[6]));
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \axi_mst_req_ar_len[7]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(D[7]),
        .I4(\mem_q_reg[0][len_n_0_][7] ),
        .O(axi_mst_req_ar_len[7]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hFF02)) 
    \axi_mst_req_ar_size[0]_INST_0 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][size_n_0_][1] ),
        .O(axi_mst_req_ar_size));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    axi_mst_req_ar_valid_INST_0
       (.I0(write_pointer_n06_out),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(axi_mst_req_ar_valid));
  FDCE \mem_q_reg[0][addr][10] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [7]),
        .Q(\mem_q_reg[0][addr_n_0_][10] ));
  FDCE \mem_q_reg[0][addr][11] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [8]),
        .Q(\mem_q_reg[0][addr_n_0_][11] ));
  FDCE \mem_q_reg[0][addr][12] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [9]),
        .Q(\mem_q_reg[0][addr_n_0_][12] ));
  FDCE \mem_q_reg[0][addr][13] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [10]),
        .Q(\mem_q_reg[0][addr_n_0_][13] ));
  FDCE \mem_q_reg[0][addr][14] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [11]),
        .Q(\mem_q_reg[0][addr_n_0_][14] ));
  FDCE \mem_q_reg[0][addr][15] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [12]),
        .Q(\mem_q_reg[0][addr_n_0_][15] ));
  FDCE \mem_q_reg[0][addr][16] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [13]),
        .Q(\mem_q_reg[0][addr_n_0_][16] ));
  FDCE \mem_q_reg[0][addr][17] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [14]),
        .Q(\mem_q_reg[0][addr_n_0_][17] ));
  FDCE \mem_q_reg[0][addr][18] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [15]),
        .Q(\mem_q_reg[0][addr_n_0_][18] ));
  FDCE \mem_q_reg[0][addr][19] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [16]),
        .Q(\mem_q_reg[0][addr_n_0_][19] ));
  FDCE \mem_q_reg[0][addr][20] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [17]),
        .Q(\mem_q_reg[0][addr_n_0_][20] ));
  FDCE \mem_q_reg[0][addr][21] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [18]),
        .Q(\mem_q_reg[0][addr_n_0_][21] ));
  FDCE \mem_q_reg[0][addr][22] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [19]),
        .Q(\mem_q_reg[0][addr_n_0_][22] ));
  FDCE \mem_q_reg[0][addr][23] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [20]),
        .Q(\mem_q_reg[0][addr_n_0_][23] ));
  FDCE \mem_q_reg[0][addr][24] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [21]),
        .Q(\mem_q_reg[0][addr_n_0_][24] ));
  FDCE \mem_q_reg[0][addr][25] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [22]),
        .Q(\mem_q_reg[0][addr_n_0_][25] ));
  FDCE \mem_q_reg[0][addr][26] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [23]),
        .Q(\mem_q_reg[0][addr_n_0_][26] ));
  FDCE \mem_q_reg[0][addr][27] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [24]),
        .Q(\mem_q_reg[0][addr_n_0_][27] ));
  FDCE \mem_q_reg[0][addr][28] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [25]),
        .Q(\mem_q_reg[0][addr_n_0_][28] ));
  FDCE \mem_q_reg[0][addr][29] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [26]),
        .Q(\mem_q_reg[0][addr_n_0_][29] ));
  FDCE \mem_q_reg[0][addr][30] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [27]),
        .Q(\mem_q_reg[0][addr_n_0_][30] ));
  FDCE \mem_q_reg[0][addr][31] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [28]),
        .Q(\mem_q_reg[0][addr_n_0_][31] ));
  FDCE \mem_q_reg[0][addr][32] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [29]),
        .Q(\mem_q_reg[0][addr_n_0_][32] ));
  FDCE \mem_q_reg[0][addr][33] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [30]),
        .Q(\mem_q_reg[0][addr_n_0_][33] ));
  FDCE \mem_q_reg[0][addr][34] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [31]),
        .Q(\mem_q_reg[0][addr_n_0_][34] ));
  FDCE \mem_q_reg[0][addr][35] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [32]),
        .Q(\mem_q_reg[0][addr_n_0_][35] ));
  FDCE \mem_q_reg[0][addr][36] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [33]),
        .Q(\mem_q_reg[0][addr_n_0_][36] ));
  FDCE \mem_q_reg[0][addr][37] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [34]),
        .Q(\mem_q_reg[0][addr_n_0_][37] ));
  FDCE \mem_q_reg[0][addr][38] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [35]),
        .Q(\mem_q_reg[0][addr_n_0_][38] ));
  FDCE \mem_q_reg[0][addr][39] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [36]),
        .Q(\mem_q_reg[0][addr_n_0_][39] ));
  FDCE \mem_q_reg[0][addr][3] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [0]),
        .Q(\mem_q_reg[0][addr_n_0_][3] ));
  FDCE \mem_q_reg[0][addr][40] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [37]),
        .Q(\mem_q_reg[0][addr_n_0_][40] ));
  FDCE \mem_q_reg[0][addr][41] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [38]),
        .Q(\mem_q_reg[0][addr_n_0_][41] ));
  FDCE \mem_q_reg[0][addr][42] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [39]),
        .Q(\mem_q_reg[0][addr_n_0_][42] ));
  FDCE \mem_q_reg[0][addr][43] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [40]),
        .Q(\mem_q_reg[0][addr_n_0_][43] ));
  FDCE \mem_q_reg[0][addr][44] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [41]),
        .Q(\mem_q_reg[0][addr_n_0_][44] ));
  FDCE \mem_q_reg[0][addr][45] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [42]),
        .Q(\mem_q_reg[0][addr_n_0_][45] ));
  FDCE \mem_q_reg[0][addr][46] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [43]),
        .Q(\mem_q_reg[0][addr_n_0_][46] ));
  FDCE \mem_q_reg[0][addr][47] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [44]),
        .Q(\mem_q_reg[0][addr_n_0_][47] ));
  FDCE \mem_q_reg[0][addr][48] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [45]),
        .Q(\mem_q_reg[0][addr_n_0_][48] ));
  FDCE \mem_q_reg[0][addr][49] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [46]),
        .Q(\mem_q_reg[0][addr_n_0_][49] ));
  FDCE \mem_q_reg[0][addr][4] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [1]),
        .Q(\mem_q_reg[0][addr_n_0_][4] ));
  FDCE \mem_q_reg[0][addr][50] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [47]),
        .Q(\mem_q_reg[0][addr_n_0_][50] ));
  FDCE \mem_q_reg[0][addr][51] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [48]),
        .Q(\mem_q_reg[0][addr_n_0_][51] ));
  FDCE \mem_q_reg[0][addr][52] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [49]),
        .Q(\mem_q_reg[0][addr_n_0_][52] ));
  FDCE \mem_q_reg[0][addr][53] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [50]),
        .Q(\mem_q_reg[0][addr_n_0_][53] ));
  FDCE \mem_q_reg[0][addr][54] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [51]),
        .Q(\mem_q_reg[0][addr_n_0_][54] ));
  FDCE \mem_q_reg[0][addr][55] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [52]),
        .Q(\mem_q_reg[0][addr_n_0_][55] ));
  FDCE \mem_q_reg[0][addr][56] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [53]),
        .Q(\mem_q_reg[0][addr_n_0_][56] ));
  FDCE \mem_q_reg[0][addr][57] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [54]),
        .Q(\mem_q_reg[0][addr_n_0_][57] ));
  FDCE \mem_q_reg[0][addr][58] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [55]),
        .Q(\mem_q_reg[0][addr_n_0_][58] ));
  FDCE \mem_q_reg[0][addr][59] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [56]),
        .Q(\mem_q_reg[0][addr_n_0_][59] ));
  FDCE \mem_q_reg[0][addr][5] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [2]),
        .Q(\mem_q_reg[0][addr_n_0_][5] ));
  FDCE \mem_q_reg[0][addr][60] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [57]),
        .Q(\mem_q_reg[0][addr_n_0_][60] ));
  FDCE \mem_q_reg[0][addr][61] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [58]),
        .Q(\mem_q_reg[0][addr_n_0_][61] ));
  FDCE \mem_q_reg[0][addr][62] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [59]),
        .Q(\mem_q_reg[0][addr_n_0_][62] ));
  FDCE \mem_q_reg[0][addr][63] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [60]),
        .Q(\mem_q_reg[0][addr_n_0_][63] ));
  FDCE \mem_q_reg[0][addr][6] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [3]),
        .Q(\mem_q_reg[0][addr_n_0_][6] ));
  FDCE \mem_q_reg[0][addr][7] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [4]),
        .Q(\mem_q_reg[0][addr_n_0_][7] ));
  FDCE \mem_q_reg[0][addr][8] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [5]),
        .Q(\mem_q_reg[0][addr_n_0_][8] ));
  FDCE \mem_q_reg[0][addr][9] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\mem_q_reg[0][addr][63]_0 [6]),
        .Q(\mem_q_reg[0][addr_n_0_][9] ));
  FDCE \mem_q_reg[0][burst][0] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\r_req[ar_req][burst] ),
        .Q(\mem_q_reg[0][burst_n_0_][0] ));
  FDCE \mem_q_reg[0][len][0] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(D[0]),
        .Q(\mem_q_reg[0][len_n_0_][0] ));
  FDCE \mem_q_reg[0][len][1] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(D[1]),
        .Q(\mem_q_reg[0][len_n_0_][1] ));
  FDCE \mem_q_reg[0][len][2] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(D[2]),
        .Q(\mem_q_reg[0][len_n_0_][2] ));
  FDCE \mem_q_reg[0][len][3] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(D[3]),
        .Q(\mem_q_reg[0][len_n_0_][3] ));
  FDCE \mem_q_reg[0][len][4] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(D[4]),
        .Q(\mem_q_reg[0][len_n_0_][4] ));
  FDCE \mem_q_reg[0][len][5] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(D[5]),
        .Q(\mem_q_reg[0][len_n_0_][5] ));
  FDCE \mem_q_reg[0][len][6] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(D[6]),
        .Q(\mem_q_reg[0][len_n_0_][6] ));
  FDCE \mem_q_reg[0][len][7] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(D[7]),
        .Q(\mem_q_reg[0][len_n_0_][7] ));
  FDCE \mem_q_reg[0][size][1] 
       (.C(clk),
        .CE(write_pointer_n06_out),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(1'b1),
        .Q(\mem_q_reg[0][size_n_0_][1] ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \status_cnt_q[0]_i_1__9 
       (.I0(write_pointer_n06_out),
        .I1(Q[1]),
        .I2(axi_mst_rsp_ar_ready),
        .I3(Q[0]),
        .O(\status_cnt_q[0]_i_1__9_n_0 ));
  LUT4 #(
    .INIT(16'h56AA)) 
    \status_cnt_q[1]_i_1__11 
       (.I0(write_pointer_n06_out),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(axi_mst_rsp_ar_ready),
        .O(\status_cnt_q[1]_i_1__11_n_0 ));
  LUT3 #(
    .INIT(8'h94)) 
    \status_cnt_q[1]_i_2__9 
       (.I0(axi_mst_rsp_ar_ready),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\status_cnt_q[1]_i_2__9_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q[1]_i_1__11_n_0 ),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\status_cnt_q[0]_i_1__9_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q[1]_i_1__11_n_0 ),
        .CLR(\mem_q_reg[0][size][1]_0 ),
        .D(\status_cnt_q[1]_i_2__9_n_0 ),
        .Q(Q[1]));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized1_21
   (write_pointer_q,
    \splitted_resp[b][id] ,
    \status_cnt_q_reg[1]_0 ,
    Q,
    aw_full,
    \mem_q_reg[1][0]_0 ,
    \status_cnt_q_reg[1]_1 ,
    axi_slv_req_aw_id_0_sp_1,
    \read_pointer_q_reg[0]_0 ,
    \read_pointer_q_reg[0]_1 ,
    \status_cnt_q_reg[1]_2 ,
    \write_pointer_q_reg[0]_0 ,
    clk,
    \status_cnt_q_reg[1]_3 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_7 ,
    \axi_slv_rsp_b_id[0]_INST_0_i_7_0 ,
    axi_slv_req_aw_id,
    \axi_slv_rsp_b_resp[1]_INST_0_i_3 ,
    \status_cnt_q[1]_i_6 ,
    b_state_q,
    E,
    D,
    \read_pointer_q_reg[0]_2 ,
    \read_pointer_q_reg[0]_3 ,
    \read_pointer_q_reg[0]_4 ,
    \read_pointer_q_reg[0]_5 ,
    \splitted_req[aw][id] ,
    \mem_q_reg[0][0]_0 );
  output write_pointer_q;
  output \splitted_resp[b][id] ;
  output \status_cnt_q_reg[1]_0 ;
  output [1:0]Q;
  output aw_full;
  output \mem_q_reg[1][0]_0 ;
  output \status_cnt_q_reg[1]_1 ;
  output axi_slv_req_aw_id_0_sp_1;
  output \read_pointer_q_reg[0]_0 ;
  output \read_pointer_q_reg[0]_1 ;
  output \status_cnt_q_reg[1]_2 ;
  input \write_pointer_q_reg[0]_0 ;
  input clk;
  input \status_cnt_q_reg[1]_3 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_7 ;
  input \axi_slv_rsp_b_id[0]_INST_0_i_7_0 ;
  input [0:0]axi_slv_req_aw_id;
  input \axi_slv_rsp_b_resp[1]_INST_0_i_3 ;
  input [1:0]\status_cnt_q[1]_i_6 ;
  input b_state_q;
  input [0:0]E;
  input [0:0]D;
  input \read_pointer_q_reg[0]_2 ;
  input \read_pointer_q_reg[0]_3 ;
  input \read_pointer_q_reg[0]_4 ;
  input \read_pointer_q_reg[0]_5 ;
  input \splitted_req[aw][id] ;
  input \mem_q_reg[0][0]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire aw_full;
  wire [0:0]axi_slv_req_aw_id;
  wire axi_slv_req_aw_id_0_sn_1;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_7 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_7_0 ;
  wire \axi_slv_rsp_b_resp[1]_INST_0_i_3 ;
  wire b_state_q;
  wire clk;
  wire \mem_q[0][0]_i_1_n_0 ;
  wire \mem_q[1][0]_i_1_n_0 ;
  wire \mem_q_reg[0][0]_0 ;
  wire \mem_q_reg[0]_4 ;
  wire \mem_q_reg[1][0]_0 ;
  wire \mem_q_reg[1]_5 ;
  wire read_pointer_q;
  wire \read_pointer_q[0]_i_1_n_0 ;
  wire \read_pointer_q_reg[0]_0 ;
  wire \read_pointer_q_reg[0]_1 ;
  wire \read_pointer_q_reg[0]_2 ;
  wire \read_pointer_q_reg[0]_3 ;
  wire \read_pointer_q_reg[0]_4 ;
  wire \read_pointer_q_reg[0]_5 ;
  wire \splitted_req[aw][id] ;
  wire \splitted_resp[b][id] ;
  wire \status_cnt_q[0]_i_1__2_n_0 ;
  wire [1:0]\status_cnt_q[1]_i_6 ;
  wire \status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[1]_1 ;
  wire \status_cnt_q_reg[1]_2 ;
  wire \status_cnt_q_reg[1]_3 ;
  wire write_pointer_q;
  wire \write_pointer_q_reg[0]_0 ;

  assign axi_slv_req_aw_id_0_sp_1 = axi_slv_req_aw_id_0_sn_1;
  LUT4 #(
    .INIT(16'hE400)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_13 
       (.I0(read_pointer_q),
        .I1(\mem_q_reg[0]_4 ),
        .I2(\mem_q_reg[1]_5 ),
        .I3(b_state_q),
        .O(\read_pointer_q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hEFFFEFFFEFEFFFFF)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_14 
       (.I0(\axi_slv_rsp_b_id[0]_INST_0_i_7 ),
        .I1(\axi_slv_rsp_b_id[0]_INST_0_i_7_0 ),
        .I2(\status_cnt_q_reg[1]_1 ),
        .I3(\mem_q_reg[1]_5 ),
        .I4(\mem_q_reg[0]_4 ),
        .I5(read_pointer_q),
        .O(\mem_q_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'h4447747777777777)) 
    \axi_slv_rsp_b_resp[1]_INST_0_i_7 
       (.I0(axi_slv_req_aw_id),
        .I1(\axi_slv_rsp_b_resp[1]_INST_0_i_3 ),
        .I2(read_pointer_q),
        .I3(\mem_q_reg[0]_4 ),
        .I4(\mem_q_reg[1]_5 ),
        .I5(\status_cnt_q_reg[1]_1 ),
        .O(axi_slv_req_aw_id_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h0000EEE0)) 
    \axi_slv_rsp_b_resp[1]_INST_0_i_8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\status_cnt_q[1]_i_6 [1]),
        .I3(\status_cnt_q[1]_i_6 [0]),
        .I4(b_state_q),
        .O(\status_cnt_q_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_7 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(aw_full));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h1BFF)) 
    \gen_ht_ffs[1].head_tail_q[1][free]_i_3 
       (.I0(read_pointer_q),
        .I1(\mem_q_reg[0]_4 ),
        .I2(\mem_q_reg[1]_5 ),
        .I3(\status_cnt_q_reg[1]_1 ),
        .O(\read_pointer_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_q[0][0]_i_1 
       (.I0(\splitted_req[aw][id] ),
        .I1(\mem_q_reg[0][0]_0 ),
        .I2(write_pointer_q),
        .I3(\mem_q_reg[0]_4 ),
        .O(\mem_q[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \mem_q[1][0]_i_1 
       (.I0(\splitted_req[aw][id] ),
        .I1(write_pointer_q),
        .I2(\mem_q_reg[0][0]_0 ),
        .I3(\mem_q_reg[1]_5 ),
        .O(\mem_q[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \mem_q_inferred__0/i_ 
       (.I0(\mem_q_reg[1]_5 ),
        .I1(\mem_q_reg[0]_4 ),
        .I2(read_pointer_q),
        .O(\splitted_resp[b][id] ));
  FDCE \mem_q_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\status_cnt_q_reg[1]_3 ),
        .D(\mem_q[0][0]_i_1_n_0 ),
        .Q(\mem_q_reg[0]_4 ));
  FDCE \mem_q_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\status_cnt_q_reg[1]_3 ),
        .D(\mem_q[1][0]_i_1_n_0 ),
        .Q(\mem_q_reg[1]_5 ));
  LUT6 #(
    .INIT(64'h7777FFF788880008)) 
    \read_pointer_q[0]_i_1 
       (.I0(\read_pointer_q_reg[0]_2 ),
        .I1(\status_cnt_q_reg[1]_0 ),
        .I2(\read_pointer_q_reg[0]_3 ),
        .I3(\read_pointer_q_reg[0]_4 ),
        .I4(\read_pointer_q_reg[0]_5 ),
        .I5(read_pointer_q),
        .O(\read_pointer_q[0]_i_1_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\status_cnt_q_reg[1]_3 ),
        .D(\read_pointer_q[0]_i_1_n_0 ),
        .Q(read_pointer_q));
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__2 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \status_cnt_q[1]_i_5__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\status_cnt_q_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h111FFFFF)) 
    \status_cnt_q[1]_i_7__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\status_cnt_q[1]_i_6 [1]),
        .I3(\status_cnt_q[1]_i_6 [0]),
        .I4(b_state_q),
        .O(\status_cnt_q_reg[1]_2 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\status_cnt_q_reg[1]_3 ),
        .D(\status_cnt_q[0]_i_1__2_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\status_cnt_q_reg[1]_3 ),
        .D(D),
        .Q(Q[1]));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\status_cnt_q_reg[1]_3 ),
        .D(\write_pointer_q_reg[0]_0 ),
        .Q(write_pointer_q));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized1_22
   (Q,
    \mem_q_reg[1][0]_0 ,
    \read_pointer_q_reg[0]_0 ,
    \filtered_req[b_ready] ,
    write_pointer_q0,
    clk,
    \mem_q_reg[0][0]_0 ,
    w_fifo_data);
  output [1:0]Q;
  output \mem_q_reg[1][0]_0 ;
  input \read_pointer_q_reg[0]_0 ;
  input \filtered_req[b_ready] ;
  input write_pointer_q0;
  input clk;
  input \mem_q_reg[0][0]_0 ;
  input w_fifo_data;

  wire [1:0]Q;
  wire clk;
  wire \filtered_req[b_ready] ;
  wire \mem_q[0][0]_i_1_n_0 ;
  wire \mem_q[1][0]_i_1_n_0 ;
  wire \mem_q_reg[0][0]_0 ;
  wire \mem_q_reg[0]_2 ;
  wire \mem_q_reg[1][0]_0 ;
  wire \mem_q_reg[1]_3 ;
  wire read_pointer_q;
  wire \read_pointer_q[0]_i_1_n_0 ;
  wire \read_pointer_q_reg[0]_0 ;
  wire status_cnt_n;
  wire \status_cnt_q[0]_i_1__0_n_0 ;
  wire \status_cnt_q[1]_i_2_n_0 ;
  wire w_fifo_data;
  wire write_pointer_q;
  wire write_pointer_q0;
  wire \write_pointer_q[0]_i_1_n_0 ;

  LUT3 #(
    .INIT(8'hB8)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_2 
       (.I0(\mem_q_reg[1]_3 ),
        .I1(read_pointer_q),
        .I2(\mem_q_reg[0]_2 ),
        .O(\mem_q_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \mem_q[0][0]_i_1 
       (.I0(w_fifo_data),
        .I1(write_pointer_q0),
        .I2(write_pointer_q),
        .I3(\mem_q_reg[0]_2 ),
        .O(\mem_q[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mem_q[1][0]_i_1 
       (.I0(w_fifo_data),
        .I1(write_pointer_q),
        .I2(write_pointer_q0),
        .I3(\mem_q_reg[1]_3 ),
        .O(\mem_q[1][0]_i_1_n_0 ));
  FDCE \mem_q_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\mem_q[0][0]_i_1_n_0 ),
        .Q(\mem_q_reg[0]_2 ));
  FDCE \mem_q_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\mem_q[1][0]_i_1_n_0 ),
        .Q(\mem_q_reg[1]_3 ));
  LUT5 #(
    .INIT(32'h777F8880)) 
    \read_pointer_q[0]_i_1 
       (.I0(\filtered_req[b_ready] ),
        .I1(\read_pointer_q_reg[0]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(read_pointer_q),
        .O(\read_pointer_q[0]_i_1_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\read_pointer_q[0]_i_1_n_0 ),
        .Q(read_pointer_q));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__0 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h6A6A6AAA)) 
    \status_cnt_q[1]_i_1 
       (.I0(write_pointer_q0),
        .I1(\filtered_req[b_ready] ),
        .I2(\read_pointer_q_reg[0]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(status_cnt_n));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h8666)) 
    \status_cnt_q[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\read_pointer_q_reg[0]_0 ),
        .I3(\filtered_req[b_ready] ),
        .O(\status_cnt_q[1]_i_2_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\status_cnt_q[0]_i_1__0_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\status_cnt_q[1]_i_2_n_0 ),
        .Q(Q[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \write_pointer_q[0]_i_1 
       (.I0(write_pointer_q0),
        .I1(write_pointer_q),
        .O(\write_pointer_q[0]_i_1_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[0][0]_0 ),
        .D(\write_pointer_q[0]_i_1_n_0 ),
        .Q(write_pointer_q));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized2
   (\unsupported_resp[r][id] ,
    E,
    r_busy_q_reg,
    \status_cnt_q_reg[0]_0 ,
    D,
    \status_cnt_q_reg[1]_0 ,
    \mem_q_reg[0][len][7]_0 ,
    axi_slv_req_ar_id,
    clk,
    \mem_q_reg[0][id][0]_0 ,
    \counter_q_reg[0] ,
    \counter_q_reg[0]_0 ,
    \counter_q_reg[0]_1 ,
    axi_slv_req_r_ready,
    r_busy_q_reg_0,
    Q,
    \mem_q_reg[0][len][0]_0 ,
    \mem_q_reg[0][len][0]_1 ,
    axi_slv_req_ar_len);
  output \unsupported_resp[r][id] ;
  output [0:0]E;
  output r_busy_q_reg;
  output [0:0]\status_cnt_q_reg[0]_0 ;
  output [0:0]D;
  output \status_cnt_q_reg[1]_0 ;
  output [6:0]\mem_q_reg[0][len][7]_0 ;
  input [0:0]axi_slv_req_ar_id;
  input clk;
  input \mem_q_reg[0][id][0]_0 ;
  input \counter_q_reg[0] ;
  input \counter_q_reg[0]_0 ;
  input [0:0]\counter_q_reg[0]_1 ;
  input axi_slv_req_r_ready;
  input r_busy_q_reg_0;
  input [0:0]Q;
  input \mem_q_reg[0][len][0]_0 ;
  input \mem_q_reg[0][len][0]_1 ;
  input [7:0]axi_slv_req_ar_len;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]axi_slv_req_ar_id;
  wire [7:0]axi_slv_req_ar_len;
  wire axi_slv_req_r_ready;
  wire clk;
  wire \counter_q_reg[0] ;
  wire \counter_q_reg[0]_0 ;
  wire [0:0]\counter_q_reg[0]_1 ;
  wire \mem_q_reg[0][id][0]_0 ;
  wire \mem_q_reg[0][len][0]_0 ;
  wire \mem_q_reg[0][len][0]_1 ;
  wire [6:0]\mem_q_reg[0][len][7]_0 ;
  wire \mem_q_reg[0][len_n_0_][0] ;
  wire r_busy_q_reg;
  wire r_busy_q_reg_0;
  wire status_cnt_n;
  wire \status_cnt_q[0]_i_1__1_n_0 ;
  wire \status_cnt_q[1]_i_2__0_n_0 ;
  wire [0:0]\status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg_n_0_[0] ;
  wire \status_cnt_q_reg_n_0_[1] ;
  wire \unsupported_resp[r][id] ;

  LUT4 #(
    .INIT(16'h0051)) 
    axi_slv_rsp_ar_ready_INST_0_i_2
       (.I0(\mem_q_reg[0][len][0]_0 ),
        .I1(\status_cnt_q_reg_n_0_[0] ),
        .I2(\status_cnt_q_reg_n_0_[1] ),
        .I3(\mem_q_reg[0][len][0]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'h00A80000AAAAAA02)) 
    \counter_q[0]_i_1__3 
       (.I0(r_busy_q_reg_0),
        .I1(\status_cnt_q_reg_n_0_[0] ),
        .I2(\status_cnt_q_reg_n_0_[1] ),
        .I3(\counter_q_reg[0] ),
        .I4(\mem_q_reg[0][len_n_0_][0] ),
        .I5(Q),
        .O(D));
  LUT6 #(
    .INIT(64'h00F00000EEEEEEEE)) 
    \counter_q[7]_i_1__1 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .I2(\counter_q_reg[0]_0 ),
        .I3(\counter_q_reg[0]_1 ),
        .I4(axi_slv_req_r_ready),
        .I5(\counter_q_reg[0] ),
        .O(\status_cnt_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \counter_q[7]_i_3__1 
       (.I0(\counter_q_reg[0] ),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .O(r_busy_q_reg));
  FDCE \mem_q_reg[0][id][0] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[0][id][0]_0 ),
        .D(axi_slv_req_ar_id),
        .Q(\unsupported_resp[r][id] ));
  FDCE \mem_q_reg[0][len][0] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[0][id][0]_0 ),
        .D(axi_slv_req_ar_len[0]),
        .Q(\mem_q_reg[0][len_n_0_][0] ));
  FDCE \mem_q_reg[0][len][1] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[0][id][0]_0 ),
        .D(axi_slv_req_ar_len[1]),
        .Q(\mem_q_reg[0][len][7]_0 [0]));
  FDCE \mem_q_reg[0][len][2] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[0][id][0]_0 ),
        .D(axi_slv_req_ar_len[2]),
        .Q(\mem_q_reg[0][len][7]_0 [1]));
  FDCE \mem_q_reg[0][len][3] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[0][id][0]_0 ),
        .D(axi_slv_req_ar_len[3]),
        .Q(\mem_q_reg[0][len][7]_0 [2]));
  FDCE \mem_q_reg[0][len][4] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[0][id][0]_0 ),
        .D(axi_slv_req_ar_len[4]),
        .Q(\mem_q_reg[0][len][7]_0 [3]));
  FDCE \mem_q_reg[0][len][5] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[0][id][0]_0 ),
        .D(axi_slv_req_ar_len[5]),
        .Q(\mem_q_reg[0][len][7]_0 [4]));
  FDCE \mem_q_reg[0][len][6] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[0][id][0]_0 ),
        .D(axi_slv_req_ar_len[6]),
        .Q(\mem_q_reg[0][len][7]_0 [5]));
  FDCE \mem_q_reg[0][len][7] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[0][id][0]_0 ),
        .D(axi_slv_req_ar_len[7]),
        .Q(\mem_q_reg[0][len][7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hAAFD)) 
    r_busy_q_i_1
       (.I0(r_busy_q_reg_0),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .I3(\counter_q_reg[0] ),
        .O(\status_cnt_q_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__1 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .O(\status_cnt_q[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h999A)) 
    \status_cnt_q[1]_i_1__1 
       (.I0(E),
        .I1(r_busy_q_reg_0),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .O(status_cnt_n));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \status_cnt_q[1]_i_2__0 
       (.I0(\status_cnt_q_reg_n_0_[1] ),
        .I1(\status_cnt_q_reg_n_0_[0] ),
        .I2(r_busy_q_reg_0),
        .O(\status_cnt_q[1]_i_2__0_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\mem_q_reg[0][id][0]_0 ),
        .D(\status_cnt_q[0]_i_1__1_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[0] ));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\mem_q_reg[0][id][0]_0 ),
        .D(\status_cnt_q[1]_i_2__0_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized3
   (D,
    Q,
    \mem_q_reg[1][strb][3]_0 ,
    \status_cnt_q_reg[0]_0 ,
    \mem_q_reg[1][addr][0]_0 ,
    \mem_q_reg[1][addr][1]_0 ,
    \mem_q_reg[1][addr][2]_0 ,
    \mem_q_reg[1][addr][3]_0 ,
    \mem_q_reg[1][addr][4]_0 ,
    \mem_q_reg[1][addr][5]_0 ,
    \status_cnt_q_reg[1]_0 ,
    \dma_regs_req[wstrb] ,
    clk,
    \mem_q_reg[1][addr][5]_1 ,
    \axi_lite_resp[w_ready] ,
    read_pointer_q0,
    \mem_q[0][data][36]_i_3 ,
    axi_slv_req_w_data,
    axi_slv_req_w_strb,
    \mem_q_reg[1][addr][5]_2 );
  output [63:0]D;
  output [1:0]Q;
  output \mem_q_reg[1][strb][3]_0 ;
  output \status_cnt_q_reg[0]_0 ;
  output \mem_q_reg[1][addr][0]_0 ;
  output \mem_q_reg[1][addr][1]_0 ;
  output \mem_q_reg[1][addr][2]_0 ;
  output \mem_q_reg[1][addr][3]_0 ;
  output \mem_q_reg[1][addr][4]_0 ;
  output \mem_q_reg[1][addr][5]_0 ;
  output \status_cnt_q_reg[1]_0 ;
  output [0:0]\dma_regs_req[wstrb] ;
  input clk;
  input \mem_q_reg[1][addr][5]_1 ;
  input \axi_lite_resp[w_ready] ;
  input read_pointer_q0;
  input \mem_q[0][data][36]_i_3 ;
  input [63:0]axi_slv_req_w_data;
  input [3:0]axi_slv_req_w_strb;
  input [5:0]\mem_q_reg[1][addr][5]_2 ;

  wire [63:0]D;
  wire [1:0]Q;
  wire \axi_lite_resp[w_ready] ;
  wire [63:0]axi_slv_req_w_data;
  wire [3:0]axi_slv_req_w_strb;
  wire clk;
  wire [0:0]\dma_regs_req[wstrb] ;
  wire mem_q;
  wire \mem_q[0][data][36]_i_3 ;
  wire \mem_q[0][data][63]_i_1__0_n_0 ;
  wire [5:0]\mem_q_reg[0][addr] ;
  wire [63:0]\mem_q_reg[0][data] ;
  wire [3:0]\mem_q_reg[0][strb] ;
  wire [5:0]\mem_q_reg[1][addr] ;
  wire \mem_q_reg[1][addr][0]_0 ;
  wire \mem_q_reg[1][addr][1]_0 ;
  wire \mem_q_reg[1][addr][2]_0 ;
  wire \mem_q_reg[1][addr][3]_0 ;
  wire \mem_q_reg[1][addr][4]_0 ;
  wire \mem_q_reg[1][addr][5]_0 ;
  wire \mem_q_reg[1][addr][5]_1 ;
  wire [5:0]\mem_q_reg[1][addr][5]_2 ;
  wire [63:0]\mem_q_reg[1][data] ;
  wire [3:0]\mem_q_reg[1][strb] ;
  wire \mem_q_reg[1][strb][3]_0 ;
  wire \q[0]_i_17_n_0 ;
  wire read_pointer_q0;
  wire \read_pointer_q[0]_i_1_n_0 ;
  wire \read_pointer_q_reg_n_0_[0] ;
  wire status_cnt_n;
  wire \status_cnt_q[0]_i_1__4_n_0 ;
  wire \status_cnt_q[1]_i_2__2_n_0 ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[1]_0 ;
  wire write_pointer_q;
  wire \write_pointer_q[0]_i_1__13_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hB)) 
    axi_slv_rsp_aw_ready_INST_0_i_10
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\status_cnt_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \mem_q[0][data][36]_i_11 
       (.I0(\mem_q_reg[1][addr] [0]),
        .I1(\mem_q_reg[0][addr] [0]),
        .I2(\read_pointer_q_reg_n_0_[0] ),
        .I3(\mem_q[0][data][36]_i_3 ),
        .O(\mem_q_reg[1][addr][0]_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \mem_q[0][data][36]_i_5 
       (.I0(\mem_q_reg[1][addr] [5]),
        .I1(\mem_q_reg[0][addr] [5]),
        .I2(\read_pointer_q_reg_n_0_[0] ),
        .I3(\mem_q[0][data][36]_i_3 ),
        .O(\mem_q_reg[1][addr][5]_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \mem_q[0][data][36]_i_7 
       (.I0(\mem_q_reg[1][addr] [1]),
        .I1(\mem_q_reg[0][addr] [1]),
        .I2(\read_pointer_q_reg_n_0_[0] ),
        .I3(\mem_q[0][data][36]_i_3 ),
        .O(\mem_q_reg[1][addr][1]_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \mem_q[0][data][36]_i_9 
       (.I0(\mem_q_reg[1][addr] [2]),
        .I1(\mem_q_reg[0][addr] [2]),
        .I2(\read_pointer_q_reg_n_0_[0] ),
        .I3(\mem_q[0][data][36]_i_3 ),
        .O(\mem_q_reg[1][addr][2]_0 ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \mem_q[0][data][63]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axi_lite_resp[w_ready] ),
        .I3(write_pointer_q),
        .O(\mem_q[0][data][63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hD000)) 
    \mem_q[1][data][63]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axi_lite_resp[w_ready] ),
        .I3(write_pointer_q),
        .O(mem_q));
  FDCE \mem_q_reg[0][addr][0] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\mem_q_reg[1][addr][5]_2 [0]),
        .Q(\mem_q_reg[0][addr] [0]));
  FDCE \mem_q_reg[0][addr][1] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\mem_q_reg[1][addr][5]_2 [1]),
        .Q(\mem_q_reg[0][addr] [1]));
  FDCE \mem_q_reg[0][addr][2] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\mem_q_reg[1][addr][5]_2 [2]),
        .Q(\mem_q_reg[0][addr] [2]));
  FDCE \mem_q_reg[0][addr][3] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\mem_q_reg[1][addr][5]_2 [3]),
        .Q(\mem_q_reg[0][addr] [3]));
  FDCE \mem_q_reg[0][addr][4] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\mem_q_reg[1][addr][5]_2 [4]),
        .Q(\mem_q_reg[0][addr] [4]));
  FDCE \mem_q_reg[0][addr][5] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\mem_q_reg[1][addr][5]_2 [5]),
        .Q(\mem_q_reg[0][addr] [5]));
  FDCE \mem_q_reg[0][data][0] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[0]),
        .Q(\mem_q_reg[0][data] [0]));
  FDCE \mem_q_reg[0][data][10] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[10]),
        .Q(\mem_q_reg[0][data] [10]));
  FDCE \mem_q_reg[0][data][11] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[11]),
        .Q(\mem_q_reg[0][data] [11]));
  FDCE \mem_q_reg[0][data][12] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[12]),
        .Q(\mem_q_reg[0][data] [12]));
  FDCE \mem_q_reg[0][data][13] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[13]),
        .Q(\mem_q_reg[0][data] [13]));
  FDCE \mem_q_reg[0][data][14] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[14]),
        .Q(\mem_q_reg[0][data] [14]));
  FDCE \mem_q_reg[0][data][15] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[15]),
        .Q(\mem_q_reg[0][data] [15]));
  FDCE \mem_q_reg[0][data][16] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[16]),
        .Q(\mem_q_reg[0][data] [16]));
  FDCE \mem_q_reg[0][data][17] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[17]),
        .Q(\mem_q_reg[0][data] [17]));
  FDCE \mem_q_reg[0][data][18] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[18]),
        .Q(\mem_q_reg[0][data] [18]));
  FDCE \mem_q_reg[0][data][19] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[19]),
        .Q(\mem_q_reg[0][data] [19]));
  FDCE \mem_q_reg[0][data][1] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[1]),
        .Q(\mem_q_reg[0][data] [1]));
  FDCE \mem_q_reg[0][data][20] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[20]),
        .Q(\mem_q_reg[0][data] [20]));
  FDCE \mem_q_reg[0][data][21] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[21]),
        .Q(\mem_q_reg[0][data] [21]));
  FDCE \mem_q_reg[0][data][22] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[22]),
        .Q(\mem_q_reg[0][data] [22]));
  FDCE \mem_q_reg[0][data][23] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[23]),
        .Q(\mem_q_reg[0][data] [23]));
  FDCE \mem_q_reg[0][data][24] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[24]),
        .Q(\mem_q_reg[0][data] [24]));
  FDCE \mem_q_reg[0][data][25] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[25]),
        .Q(\mem_q_reg[0][data] [25]));
  FDCE \mem_q_reg[0][data][26] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[26]),
        .Q(\mem_q_reg[0][data] [26]));
  FDCE \mem_q_reg[0][data][27] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[27]),
        .Q(\mem_q_reg[0][data] [27]));
  FDCE \mem_q_reg[0][data][28] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[28]),
        .Q(\mem_q_reg[0][data] [28]));
  FDCE \mem_q_reg[0][data][29] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[29]),
        .Q(\mem_q_reg[0][data] [29]));
  FDCE \mem_q_reg[0][data][2] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[2]),
        .Q(\mem_q_reg[0][data] [2]));
  FDCE \mem_q_reg[0][data][30] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[30]),
        .Q(\mem_q_reg[0][data] [30]));
  FDCE \mem_q_reg[0][data][31] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[31]),
        .Q(\mem_q_reg[0][data] [31]));
  FDCE \mem_q_reg[0][data][32] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[32]),
        .Q(\mem_q_reg[0][data] [32]));
  FDCE \mem_q_reg[0][data][33] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[33]),
        .Q(\mem_q_reg[0][data] [33]));
  FDCE \mem_q_reg[0][data][34] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[34]),
        .Q(\mem_q_reg[0][data] [34]));
  FDCE \mem_q_reg[0][data][35] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[35]),
        .Q(\mem_q_reg[0][data] [35]));
  FDCE \mem_q_reg[0][data][36] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[36]),
        .Q(\mem_q_reg[0][data] [36]));
  FDCE \mem_q_reg[0][data][37] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[37]),
        .Q(\mem_q_reg[0][data] [37]));
  FDCE \mem_q_reg[0][data][38] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[38]),
        .Q(\mem_q_reg[0][data] [38]));
  FDCE \mem_q_reg[0][data][39] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[39]),
        .Q(\mem_q_reg[0][data] [39]));
  FDCE \mem_q_reg[0][data][3] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[3]),
        .Q(\mem_q_reg[0][data] [3]));
  FDCE \mem_q_reg[0][data][40] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[40]),
        .Q(\mem_q_reg[0][data] [40]));
  FDCE \mem_q_reg[0][data][41] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[41]),
        .Q(\mem_q_reg[0][data] [41]));
  FDCE \mem_q_reg[0][data][42] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[42]),
        .Q(\mem_q_reg[0][data] [42]));
  FDCE \mem_q_reg[0][data][43] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[43]),
        .Q(\mem_q_reg[0][data] [43]));
  FDCE \mem_q_reg[0][data][44] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[44]),
        .Q(\mem_q_reg[0][data] [44]));
  FDCE \mem_q_reg[0][data][45] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[45]),
        .Q(\mem_q_reg[0][data] [45]));
  FDCE \mem_q_reg[0][data][46] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[46]),
        .Q(\mem_q_reg[0][data] [46]));
  FDCE \mem_q_reg[0][data][47] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[47]),
        .Q(\mem_q_reg[0][data] [47]));
  FDCE \mem_q_reg[0][data][48] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[48]),
        .Q(\mem_q_reg[0][data] [48]));
  FDCE \mem_q_reg[0][data][49] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[49]),
        .Q(\mem_q_reg[0][data] [49]));
  FDCE \mem_q_reg[0][data][4] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[4]),
        .Q(\mem_q_reg[0][data] [4]));
  FDCE \mem_q_reg[0][data][50] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[50]),
        .Q(\mem_q_reg[0][data] [50]));
  FDCE \mem_q_reg[0][data][51] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[51]),
        .Q(\mem_q_reg[0][data] [51]));
  FDCE \mem_q_reg[0][data][52] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[52]),
        .Q(\mem_q_reg[0][data] [52]));
  FDCE \mem_q_reg[0][data][53] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[53]),
        .Q(\mem_q_reg[0][data] [53]));
  FDCE \mem_q_reg[0][data][54] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[54]),
        .Q(\mem_q_reg[0][data] [54]));
  FDCE \mem_q_reg[0][data][55] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[55]),
        .Q(\mem_q_reg[0][data] [55]));
  FDCE \mem_q_reg[0][data][56] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[56]),
        .Q(\mem_q_reg[0][data] [56]));
  FDCE \mem_q_reg[0][data][57] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[57]),
        .Q(\mem_q_reg[0][data] [57]));
  FDCE \mem_q_reg[0][data][58] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[58]),
        .Q(\mem_q_reg[0][data] [58]));
  FDCE \mem_q_reg[0][data][59] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[59]),
        .Q(\mem_q_reg[0][data] [59]));
  FDCE \mem_q_reg[0][data][5] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[5]),
        .Q(\mem_q_reg[0][data] [5]));
  FDCE \mem_q_reg[0][data][60] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[60]),
        .Q(\mem_q_reg[0][data] [60]));
  FDCE \mem_q_reg[0][data][61] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[61]),
        .Q(\mem_q_reg[0][data] [61]));
  FDCE \mem_q_reg[0][data][62] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[62]),
        .Q(\mem_q_reg[0][data] [62]));
  FDCE \mem_q_reg[0][data][63] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[63]),
        .Q(\mem_q_reg[0][data] [63]));
  FDCE \mem_q_reg[0][data][6] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[6]),
        .Q(\mem_q_reg[0][data] [6]));
  FDCE \mem_q_reg[0][data][7] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[7]),
        .Q(\mem_q_reg[0][data] [7]));
  FDCE \mem_q_reg[0][data][8] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[8]),
        .Q(\mem_q_reg[0][data] [8]));
  FDCE \mem_q_reg[0][data][9] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[9]),
        .Q(\mem_q_reg[0][data] [9]));
  FDCE \mem_q_reg[0][strb][0] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_strb[0]),
        .Q(\mem_q_reg[0][strb] [0]));
  FDCE \mem_q_reg[0][strb][1] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_strb[1]),
        .Q(\mem_q_reg[0][strb] [1]));
  FDCE \mem_q_reg[0][strb][2] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_strb[2]),
        .Q(\mem_q_reg[0][strb] [2]));
  FDCE \mem_q_reg[0][strb][3] 
       (.C(clk),
        .CE(\mem_q[0][data][63]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_strb[3]),
        .Q(\mem_q_reg[0][strb] [3]));
  FDCE \mem_q_reg[1][addr][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\mem_q_reg[1][addr][5]_2 [0]),
        .Q(\mem_q_reg[1][addr] [0]));
  FDCE \mem_q_reg[1][addr][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\mem_q_reg[1][addr][5]_2 [1]),
        .Q(\mem_q_reg[1][addr] [1]));
  FDCE \mem_q_reg[1][addr][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\mem_q_reg[1][addr][5]_2 [2]),
        .Q(\mem_q_reg[1][addr] [2]));
  FDCE \mem_q_reg[1][addr][3] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\mem_q_reg[1][addr][5]_2 [3]),
        .Q(\mem_q_reg[1][addr] [3]));
  FDCE \mem_q_reg[1][addr][4] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\mem_q_reg[1][addr][5]_2 [4]),
        .Q(\mem_q_reg[1][addr] [4]));
  FDCE \mem_q_reg[1][addr][5] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\mem_q_reg[1][addr][5]_2 [5]),
        .Q(\mem_q_reg[1][addr] [5]));
  FDCE \mem_q_reg[1][data][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[0]),
        .Q(\mem_q_reg[1][data] [0]));
  FDCE \mem_q_reg[1][data][10] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[10]),
        .Q(\mem_q_reg[1][data] [10]));
  FDCE \mem_q_reg[1][data][11] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[11]),
        .Q(\mem_q_reg[1][data] [11]));
  FDCE \mem_q_reg[1][data][12] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[12]),
        .Q(\mem_q_reg[1][data] [12]));
  FDCE \mem_q_reg[1][data][13] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[13]),
        .Q(\mem_q_reg[1][data] [13]));
  FDCE \mem_q_reg[1][data][14] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[14]),
        .Q(\mem_q_reg[1][data] [14]));
  FDCE \mem_q_reg[1][data][15] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[15]),
        .Q(\mem_q_reg[1][data] [15]));
  FDCE \mem_q_reg[1][data][16] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[16]),
        .Q(\mem_q_reg[1][data] [16]));
  FDCE \mem_q_reg[1][data][17] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[17]),
        .Q(\mem_q_reg[1][data] [17]));
  FDCE \mem_q_reg[1][data][18] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[18]),
        .Q(\mem_q_reg[1][data] [18]));
  FDCE \mem_q_reg[1][data][19] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[19]),
        .Q(\mem_q_reg[1][data] [19]));
  FDCE \mem_q_reg[1][data][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[1]),
        .Q(\mem_q_reg[1][data] [1]));
  FDCE \mem_q_reg[1][data][20] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[20]),
        .Q(\mem_q_reg[1][data] [20]));
  FDCE \mem_q_reg[1][data][21] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[21]),
        .Q(\mem_q_reg[1][data] [21]));
  FDCE \mem_q_reg[1][data][22] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[22]),
        .Q(\mem_q_reg[1][data] [22]));
  FDCE \mem_q_reg[1][data][23] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[23]),
        .Q(\mem_q_reg[1][data] [23]));
  FDCE \mem_q_reg[1][data][24] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[24]),
        .Q(\mem_q_reg[1][data] [24]));
  FDCE \mem_q_reg[1][data][25] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[25]),
        .Q(\mem_q_reg[1][data] [25]));
  FDCE \mem_q_reg[1][data][26] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[26]),
        .Q(\mem_q_reg[1][data] [26]));
  FDCE \mem_q_reg[1][data][27] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[27]),
        .Q(\mem_q_reg[1][data] [27]));
  FDCE \mem_q_reg[1][data][28] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[28]),
        .Q(\mem_q_reg[1][data] [28]));
  FDCE \mem_q_reg[1][data][29] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[29]),
        .Q(\mem_q_reg[1][data] [29]));
  FDCE \mem_q_reg[1][data][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[2]),
        .Q(\mem_q_reg[1][data] [2]));
  FDCE \mem_q_reg[1][data][30] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[30]),
        .Q(\mem_q_reg[1][data] [30]));
  FDCE \mem_q_reg[1][data][31] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[31]),
        .Q(\mem_q_reg[1][data] [31]));
  FDCE \mem_q_reg[1][data][32] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[32]),
        .Q(\mem_q_reg[1][data] [32]));
  FDCE \mem_q_reg[1][data][33] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[33]),
        .Q(\mem_q_reg[1][data] [33]));
  FDCE \mem_q_reg[1][data][34] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[34]),
        .Q(\mem_q_reg[1][data] [34]));
  FDCE \mem_q_reg[1][data][35] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[35]),
        .Q(\mem_q_reg[1][data] [35]));
  FDCE \mem_q_reg[1][data][36] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[36]),
        .Q(\mem_q_reg[1][data] [36]));
  FDCE \mem_q_reg[1][data][37] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[37]),
        .Q(\mem_q_reg[1][data] [37]));
  FDCE \mem_q_reg[1][data][38] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[38]),
        .Q(\mem_q_reg[1][data] [38]));
  FDCE \mem_q_reg[1][data][39] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[39]),
        .Q(\mem_q_reg[1][data] [39]));
  FDCE \mem_q_reg[1][data][3] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[3]),
        .Q(\mem_q_reg[1][data] [3]));
  FDCE \mem_q_reg[1][data][40] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[40]),
        .Q(\mem_q_reg[1][data] [40]));
  FDCE \mem_q_reg[1][data][41] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[41]),
        .Q(\mem_q_reg[1][data] [41]));
  FDCE \mem_q_reg[1][data][42] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[42]),
        .Q(\mem_q_reg[1][data] [42]));
  FDCE \mem_q_reg[1][data][43] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[43]),
        .Q(\mem_q_reg[1][data] [43]));
  FDCE \mem_q_reg[1][data][44] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[44]),
        .Q(\mem_q_reg[1][data] [44]));
  FDCE \mem_q_reg[1][data][45] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[45]),
        .Q(\mem_q_reg[1][data] [45]));
  FDCE \mem_q_reg[1][data][46] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[46]),
        .Q(\mem_q_reg[1][data] [46]));
  FDCE \mem_q_reg[1][data][47] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[47]),
        .Q(\mem_q_reg[1][data] [47]));
  FDCE \mem_q_reg[1][data][48] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[48]),
        .Q(\mem_q_reg[1][data] [48]));
  FDCE \mem_q_reg[1][data][49] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[49]),
        .Q(\mem_q_reg[1][data] [49]));
  FDCE \mem_q_reg[1][data][4] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[4]),
        .Q(\mem_q_reg[1][data] [4]));
  FDCE \mem_q_reg[1][data][50] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[50]),
        .Q(\mem_q_reg[1][data] [50]));
  FDCE \mem_q_reg[1][data][51] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[51]),
        .Q(\mem_q_reg[1][data] [51]));
  FDCE \mem_q_reg[1][data][52] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[52]),
        .Q(\mem_q_reg[1][data] [52]));
  FDCE \mem_q_reg[1][data][53] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[53]),
        .Q(\mem_q_reg[1][data] [53]));
  FDCE \mem_q_reg[1][data][54] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[54]),
        .Q(\mem_q_reg[1][data] [54]));
  FDCE \mem_q_reg[1][data][55] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[55]),
        .Q(\mem_q_reg[1][data] [55]));
  FDCE \mem_q_reg[1][data][56] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[56]),
        .Q(\mem_q_reg[1][data] [56]));
  FDCE \mem_q_reg[1][data][57] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[57]),
        .Q(\mem_q_reg[1][data] [57]));
  FDCE \mem_q_reg[1][data][58] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[58]),
        .Q(\mem_q_reg[1][data] [58]));
  FDCE \mem_q_reg[1][data][59] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[59]),
        .Q(\mem_q_reg[1][data] [59]));
  FDCE \mem_q_reg[1][data][5] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[5]),
        .Q(\mem_q_reg[1][data] [5]));
  FDCE \mem_q_reg[1][data][60] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[60]),
        .Q(\mem_q_reg[1][data] [60]));
  FDCE \mem_q_reg[1][data][61] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[61]),
        .Q(\mem_q_reg[1][data] [61]));
  FDCE \mem_q_reg[1][data][62] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[62]),
        .Q(\mem_q_reg[1][data] [62]));
  FDCE \mem_q_reg[1][data][63] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[63]),
        .Q(\mem_q_reg[1][data] [63]));
  FDCE \mem_q_reg[1][data][6] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[6]),
        .Q(\mem_q_reg[1][data] [6]));
  FDCE \mem_q_reg[1][data][7] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[7]),
        .Q(\mem_q_reg[1][data] [7]));
  FDCE \mem_q_reg[1][data][8] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[8]),
        .Q(\mem_q_reg[1][data] [8]));
  FDCE \mem_q_reg[1][data][9] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_data[9]),
        .Q(\mem_q_reg[1][data] [9]));
  FDCE \mem_q_reg[1][strb][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_strb[0]),
        .Q(\mem_q_reg[1][strb] [0]));
  FDCE \mem_q_reg[1][strb][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_strb[1]),
        .Q(\mem_q_reg[1][strb] [1]));
  FDCE \mem_q_reg[1][strb][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_strb[2]),
        .Q(\mem_q_reg[1][strb] [2]));
  FDCE \mem_q_reg[1][strb][3] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(axi_slv_req_w_strb[3]),
        .Q(\mem_q_reg[1][strb] [3]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \q[0]_i_13 
       (.I0(\mem_q_reg[1][addr] [4]),
        .I1(\mem_q_reg[0][addr] [4]),
        .I2(\read_pointer_q_reg_n_0_[0] ),
        .I3(\mem_q[0][data][36]_i_3 ),
        .O(\mem_q_reg[1][addr][4]_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \q[0]_i_14 
       (.I0(\mem_q_reg[1][addr] [3]),
        .I1(\mem_q_reg[0][addr] [3]),
        .I2(\read_pointer_q_reg_n_0_[0] ),
        .I3(\mem_q[0][data][36]_i_3 ),
        .O(\mem_q_reg[1][addr][3]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \q[0]_i_15 
       (.I0(\mem_q_reg[1][strb] [0]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[0][strb] [0]),
        .O(\dma_regs_req[wstrb] ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \q[0]_i_17 
       (.I0(\mem_q_reg[0][strb] [1]),
        .I1(\mem_q_reg[1][strb] [1]),
        .I2(\mem_q_reg[0][strb] [2]),
        .I3(\read_pointer_q_reg_n_0_[0] ),
        .I4(\mem_q_reg[1][strb] [2]),
        .O(\q[0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[0]_i_1__0 
       (.I0(\mem_q_reg[0][data] [2]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[0]_i_1__1 
       (.I0(\mem_q_reg[0][data] [1]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[0]_i_2 
       (.I0(\mem_q_reg[0][data] [0]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF47CF77FF)) 
    \q[0]_i_9 
       (.I0(\mem_q_reg[1][strb] [3]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[0][strb] [3]),
        .I3(\mem_q_reg[1][strb] [0]),
        .I4(\mem_q_reg[0][strb] [0]),
        .I5(\q[0]_i_17_n_0 ),
        .O(\mem_q_reg[1][strb][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[10]_i_1 
       (.I0(\mem_q_reg[0][data] [10]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[11]_i_1 
       (.I0(\mem_q_reg[0][data] [11]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[12]_i_1 
       (.I0(\mem_q_reg[0][data] [12]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[13]_i_1 
       (.I0(\mem_q_reg[0][data] [13]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[14]_i_1 
       (.I0(\mem_q_reg[0][data] [14]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[15]_i_1 
       (.I0(\mem_q_reg[0][data] [15]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[16]_i_1 
       (.I0(\mem_q_reg[0][data] [16]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[17]_i_1 
       (.I0(\mem_q_reg[0][data] [17]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[18]_i_1 
       (.I0(\mem_q_reg[0][data] [18]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[19]_i_1 
       (.I0(\mem_q_reg[0][data] [19]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[20]_i_1 
       (.I0(\mem_q_reg[0][data] [20]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[21]_i_1 
       (.I0(\mem_q_reg[0][data] [21]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[22]_i_1 
       (.I0(\mem_q_reg[0][data] [22]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[23]_i_1 
       (.I0(\mem_q_reg[0][data] [23]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[24]_i_1 
       (.I0(\mem_q_reg[0][data] [24]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[25]_i_1 
       (.I0(\mem_q_reg[0][data] [25]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[26]_i_1 
       (.I0(\mem_q_reg[0][data] [26]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[27]_i_1 
       (.I0(\mem_q_reg[0][data] [27]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[28]_i_1 
       (.I0(\mem_q_reg[0][data] [28]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[29]_i_1 
       (.I0(\mem_q_reg[0][data] [29]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[30]_i_1 
       (.I0(\mem_q_reg[0][data] [30]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[31]_i_1 
       (.I0(\mem_q_reg[0][data] [31]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[32]_i_1 
       (.I0(\mem_q_reg[0][data] [32]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [32]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[33]_i_1 
       (.I0(\mem_q_reg[0][data] [33]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [33]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[34]_i_1 
       (.I0(\mem_q_reg[0][data] [34]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [34]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[35]_i_1 
       (.I0(\mem_q_reg[0][data] [35]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [35]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[36]_i_1 
       (.I0(\mem_q_reg[0][data] [36]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [36]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[37]_i_1 
       (.I0(\mem_q_reg[0][data] [37]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [37]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[38]_i_1 
       (.I0(\mem_q_reg[0][data] [38]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [38]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[39]_i_1 
       (.I0(\mem_q_reg[0][data] [39]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [39]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[3]_i_1 
       (.I0(\mem_q_reg[0][data] [3]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[40]_i_1 
       (.I0(\mem_q_reg[0][data] [40]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [40]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[41]_i_1 
       (.I0(\mem_q_reg[0][data] [41]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [41]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[42]_i_1 
       (.I0(\mem_q_reg[0][data] [42]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [42]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[43]_i_1 
       (.I0(\mem_q_reg[0][data] [43]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [43]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[44]_i_1 
       (.I0(\mem_q_reg[0][data] [44]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [44]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[45]_i_1 
       (.I0(\mem_q_reg[0][data] [45]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [45]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[46]_i_1 
       (.I0(\mem_q_reg[0][data] [46]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [46]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[47]_i_1 
       (.I0(\mem_q_reg[0][data] [47]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [47]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[48]_i_1 
       (.I0(\mem_q_reg[0][data] [48]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [48]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[49]_i_1 
       (.I0(\mem_q_reg[0][data] [49]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [49]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[4]_i_1 
       (.I0(\mem_q_reg[0][data] [4]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[50]_i_1 
       (.I0(\mem_q_reg[0][data] [50]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [50]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[51]_i_1 
       (.I0(\mem_q_reg[0][data] [51]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [51]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[52]_i_1 
       (.I0(\mem_q_reg[0][data] [52]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [52]),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[53]_i_1 
       (.I0(\mem_q_reg[0][data] [53]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [53]),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[54]_i_1 
       (.I0(\mem_q_reg[0][data] [54]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [54]),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[55]_i_1 
       (.I0(\mem_q_reg[0][data] [55]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [55]),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[56]_i_1 
       (.I0(\mem_q_reg[0][data] [56]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [56]),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[57]_i_1 
       (.I0(\mem_q_reg[0][data] [57]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [57]),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[58]_i_1 
       (.I0(\mem_q_reg[0][data] [58]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [58]),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[59]_i_1 
       (.I0(\mem_q_reg[0][data] [59]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [59]),
        .O(D[59]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[5]_i_1 
       (.I0(\mem_q_reg[0][data] [5]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[60]_i_1 
       (.I0(\mem_q_reg[0][data] [60]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [60]),
        .O(D[60]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[61]_i_1 
       (.I0(\mem_q_reg[0][data] [61]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [61]),
        .O(D[61]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[62]_i_1 
       (.I0(\mem_q_reg[0][data] [62]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [62]),
        .O(D[62]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[63]_i_2__1 
       (.I0(\mem_q_reg[0][data] [63]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [63]),
        .O(D[63]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[6]_i_1 
       (.I0(\mem_q_reg[0][data] [6]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[7]_i_1 
       (.I0(\mem_q_reg[0][data] [7]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[8]_i_1 
       (.I0(\mem_q_reg[0][data] [8]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \q[9]_i_1 
       (.I0(\mem_q_reg[0][data] [9]),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[1][data] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_pointer_q[0]_i_1 
       (.I0(read_pointer_q0),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .O(\read_pointer_q[0]_i_1_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\read_pointer_q[0]_i_1_n_0 ),
        .Q(\read_pointer_q_reg_n_0_[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__4 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h2FD0)) 
    \status_cnt_q[1]_i_1__13 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axi_lite_resp[w_ready] ),
        .I3(read_pointer_q0),
        .O(status_cnt_n));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \status_cnt_q[1]_i_2__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(read_pointer_q0),
        .O(\status_cnt_q[1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \status_cnt_q[1]_i_6__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\status_cnt_q_reg[1]_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\status_cnt_q[0]_i_1__4_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\status_cnt_q[1]_i_2__2_n_0 ),
        .Q(Q[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h2FD0)) 
    \write_pointer_q[0]_i_1__13 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axi_lite_resp[w_ready] ),
        .I3(write_pointer_q),
        .O(\write_pointer_q[0]_i_1__13_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[1][addr][5]_1 ),
        .D(\write_pointer_q[0]_i_1__13_n_0 ),
        .Q(write_pointer_q));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized4
   (\splitted_resp[b_valid] ,
    Q,
    \status_cnt_q_reg[1]_0 ,
    \axi_lite_resp[b][resp] ,
    \mem_q_reg[1]_0 ,
    \mem_q_reg[0]_0 ,
    \mem_q_reg[0]_1 ,
    \write_pointer_q_reg[0]_0 ,
    b_state_q_reg,
    \read_pointer_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[1]_1 ,
    clk,
    \write_pointer_q_reg[0]_1 ,
    \read_pointer_q_reg[0]_1 ,
    \read_pointer_q_reg[0]_2 ,
    \read_pointer_q_reg[0]_3 ,
    \write_pointer_q_reg[0]_2 ,
    \mem_q_reg[1]_1 ,
    \mem_q_reg[0]_2 );
  output \splitted_resp[b_valid] ;
  output [1:0]Q;
  output \status_cnt_q_reg[1]_0 ;
  output [0:0]\axi_lite_resp[b][resp] ;
  output \mem_q_reg[1]_0 ;
  output \mem_q_reg[0]_0 ;
  output \mem_q_reg[0]_1 ;
  output \write_pointer_q_reg[0]_0 ;
  input [1:0]b_state_q_reg;
  input \read_pointer_q_reg[0]_0 ;
  input [0:0]\status_cnt_q_reg[0]_0 ;
  input [0:0]\status_cnt_q_reg[1]_1 ;
  input clk;
  input \write_pointer_q_reg[0]_1 ;
  input \read_pointer_q_reg[0]_1 ;
  input \read_pointer_q_reg[0]_2 ;
  input \read_pointer_q_reg[0]_3 ;
  input \write_pointer_q_reg[0]_2 ;
  input \mem_q_reg[1]_1 ;
  input \mem_q_reg[0]_2 ;

  wire [1:0]Q;
  wire [0:0]\axi_lite_resp[b][resp] ;
  wire [1:0]b_state_q_reg;
  wire clk;
  wire \mem_q_reg[0]_0 ;
  wire \mem_q_reg[0]_1 ;
  wire \mem_q_reg[0]_2 ;
  wire \mem_q_reg[1]_0 ;
  wire \mem_q_reg[1]_1 ;
  wire \read_pointer_q[0]_i_1_n_0 ;
  wire \read_pointer_q_reg[0]_0 ;
  wire \read_pointer_q_reg[0]_1 ;
  wire \read_pointer_q_reg[0]_2 ;
  wire \read_pointer_q_reg[0]_3 ;
  wire \read_pointer_q_reg_n_0_[0] ;
  wire \splitted_resp[b_valid] ;
  wire \status_cnt_q[0]_i_1__5_n_0 ;
  wire [0:0]\status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[1]_0 ;
  wire [0:0]\status_cnt_q_reg[1]_1 ;
  wire \write_pointer_q[0]_i_1_n_0 ;
  wire \write_pointer_q_reg[0]_0 ;
  wire \write_pointer_q_reg[0]_1 ;
  wire \write_pointer_q_reg[0]_2 ;

  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_slv_rsp_b_resp[1]_INST_0_i_6 
       (.I0(\mem_q_reg[1]_0 ),
        .I1(\read_pointer_q_reg_n_0_[0] ),
        .I2(\mem_q_reg[0]_0 ),
        .O(\axi_lite_resp[b][resp] ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    b_state_q_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(b_state_q_reg[0]),
        .I3(b_state_q_reg[1]),
        .O(\splitted_resp[b_valid] ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \err_q[1]_i_2 
       (.I0(\read_pointer_q_reg[0]_0 ),
        .I1(\mem_q_reg[0]_0 ),
        .I2(\read_pointer_q_reg_n_0_[0] ),
        .I3(\mem_q_reg[1]_0 ),
        .O(\mem_q_reg[0]_1 ));
  FDCE \mem_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\write_pointer_q_reg[0]_1 ),
        .D(\mem_q_reg[0]_2 ),
        .Q(\mem_q_reg[0]_0 ));
  FDCE \mem_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\write_pointer_q_reg[0]_1 ),
        .D(\mem_q_reg[1]_1 ),
        .Q(\mem_q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h7777FFF788880008)) 
    \read_pointer_q[0]_i_1 
       (.I0(\status_cnt_q_reg[1]_0 ),
        .I1(\read_pointer_q_reg[0]_1 ),
        .I2(\read_pointer_q_reg[0]_0 ),
        .I3(\read_pointer_q_reg[0]_2 ),
        .I4(\read_pointer_q_reg[0]_3 ),
        .I5(\read_pointer_q_reg_n_0_[0] ),
        .O(\read_pointer_q[0]_i_1_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\write_pointer_q_reg[0]_1 ),
        .D(\read_pointer_q[0]_i_1_n_0 ),
        .Q(\read_pointer_q_reg_n_0_[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__5 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \status_cnt_q[1]_i_4__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\status_cnt_q_reg[1]_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_0 ),
        .CLR(\write_pointer_q_reg[0]_1 ),
        .D(\status_cnt_q[0]_i_1__5_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_0 ),
        .CLR(\write_pointer_q_reg[0]_1 ),
        .D(\status_cnt_q_reg[1]_1 ),
        .Q(Q[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \write_pointer_q[0]_i_1 
       (.I0(\write_pointer_q_reg[0]_2 ),
        .I1(\write_pointer_q_reg[0]_0 ),
        .O(\write_pointer_q[0]_i_1_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\write_pointer_q_reg[0]_1 ),
        .D(\write_pointer_q[0]_i_1_n_0 ),
        .Q(\write_pointer_q_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized5
   (\read_pointer_q_reg[0]_0 ,
    \read_pointer_q_reg[0]_1 ,
    \read_pointer_q_reg[0]_2 ,
    \read_pointer_q_reg[0]_3 ,
    \read_pointer_q_reg[0]_4 ,
    \read_pointer_q_reg[0]_5 ,
    \read_pointer_q_reg[0]_6 ,
    conf_decouple_we,
    \q[0]_i_5_0 ,
    \q[0]_i_5_1 ,
    E,
    \read_pointer_q_reg[0]_7 ,
    D,
    \completed_q_reg[2] ,
    \completed_q_reg[1] ,
    \completed_q_reg[0] ,
    \status_cnt_q_reg[1]_0 ,
    Q,
    \status_cnt_q_reg[1]_1 ,
    axi_slv_req_ar_len_4_sp_1,
    axi_slv_req_ar_len_1_sp_1,
    axi_slv_req_ar_len_3_sp_1,
    S,
    write_pointer_q,
    \read_pointer_q_reg[0]_8 ,
    \mem_q_reg[0][data][36] ,
    \mem_q_reg[0][data][63] ,
    \mem_q_reg[0][data][63]_0 ,
    \q_reg[0] ,
    \q_reg[0]_0 ,
    \dma_regs_req[wstrb] ,
    \mem_q_reg[0][data][63]_1 ,
    \mem_q_reg[0][data][4] ,
    \mem_q_reg[0][data][63]_2 ,
    \mem_q_reg[0][data][4]_0 ,
    \mem_q_reg[0][data][36]_0 ,
    \mem_q_reg[0][data][63]_3 ,
    \q[0]_i_16_0 ,
    \mem_q[0][data][36]_i_6_0 ,
    \ax_q_reg[len][0] ,
    \mem_q[0][data][36]_i_8_0 ,
    \next_q[63]_i_3 ,
    \q[0]_i_8_0 ,
    axi_slv_req_ar_len,
    \ax_q_reg[len][7] ,
    axi_slv_req_ar_addr,
    axi_slv_req_ar_size,
    \ax_d0_inferred__0/i__carry ,
    \status_cnt_q_reg[1]_2 ,
    \status_cnt_q_reg[1]_3 ,
    clk,
    \mem_q_reg[1][5]_0 ,
    \read_pointer_q_reg[0]_9 ,
    \read_pointer_q_reg[0]_10 ,
    write_pointer_q0_0,
    \mem_q_reg[0][0]_0 ,
    \mem_q_reg[1][5]_1 ,
    \mem_q_reg[1][0]_0 );
  output \read_pointer_q_reg[0]_0 ;
  output [0:0]\read_pointer_q_reg[0]_1 ;
  output \read_pointer_q_reg[0]_2 ;
  output \read_pointer_q_reg[0]_3 ;
  output \read_pointer_q_reg[0]_4 ;
  output \read_pointer_q_reg[0]_5 ;
  output \read_pointer_q_reg[0]_6 ;
  output conf_decouple_we;
  output [0:0]\q[0]_i_5_0 ;
  output [0:0]\q[0]_i_5_1 ;
  output [0:0]E;
  output \read_pointer_q_reg[0]_7 ;
  output [60:0]D;
  output \completed_q_reg[2] ;
  output \completed_q_reg[1] ;
  output \completed_q_reg[0] ;
  output \status_cnt_q_reg[1]_0 ;
  output [1:0]Q;
  output \status_cnt_q_reg[1]_1 ;
  output axi_slv_req_ar_len_4_sp_1;
  output axi_slv_req_ar_len_1_sp_1;
  output axi_slv_req_ar_len_3_sp_1;
  output [5:0]S;
  output write_pointer_q;
  input \read_pointer_q_reg[0]_8 ;
  input \mem_q_reg[0][data][36] ;
  input [58:0]\mem_q_reg[0][data][63] ;
  input [58:0]\mem_q_reg[0][data][63]_0 ;
  input \q_reg[0] ;
  input \q_reg[0]_0 ;
  input [0:0]\dma_regs_req[wstrb] ;
  input [58:0]\mem_q_reg[0][data][63]_1 ;
  input \mem_q_reg[0][data][4] ;
  input [60:0]\mem_q_reg[0][data][63]_2 ;
  input \mem_q_reg[0][data][4]_0 ;
  input \mem_q_reg[0][data][36]_0 ;
  input [63:0]\mem_q_reg[0][data][63]_3 ;
  input \q[0]_i_16_0 ;
  input \mem_q[0][data][36]_i_6_0 ;
  input [1:0]\ax_q_reg[len][0] ;
  input \mem_q[0][data][36]_i_8_0 ;
  input \next_q[63]_i_3 ;
  input \q[0]_i_8_0 ;
  input [5:0]axi_slv_req_ar_len;
  input \ax_q_reg[len][7] ;
  input [5:0]axi_slv_req_ar_addr;
  input [2:0]axi_slv_req_ar_size;
  input \ax_d0_inferred__0/i__carry ;
  input [0:0]\status_cnt_q_reg[1]_2 ;
  input [0:0]\status_cnt_q_reg[1]_3 ;
  input clk;
  input \mem_q_reg[1][5]_0 ;
  input [1:0]\read_pointer_q_reg[0]_9 ;
  input \read_pointer_q_reg[0]_10 ;
  input write_pointer_q0_0;
  input [0:0]\mem_q_reg[0][0]_0 ;
  input [5:0]\mem_q_reg[1][5]_1 ;
  input [0:0]\mem_q_reg[1][0]_0 ;

  wire [60:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [5:0]S;
  wire \ax_d0_inferred__0/i__carry ;
  wire [1:0]\ax_q_reg[len][0] ;
  wire \ax_q_reg[len][7] ;
  wire [5:0]axi_slv_req_ar_addr;
  wire [5:0]axi_slv_req_ar_len;
  wire axi_slv_req_ar_len_1_sn_1;
  wire axi_slv_req_ar_len_3_sn_1;
  wire axi_slv_req_ar_len_4_sn_1;
  wire [2:0]axi_slv_req_ar_size;
  wire clk;
  wire \completed_q_reg[0] ;
  wire \completed_q_reg[1] ;
  wire \completed_q_reg[2] ;
  wire conf_decouple_we;
  wire [4:0]\dma_regs_req[addr] ;
  wire [0:0]\dma_regs_req[wstrb] ;
  wire \mem_q[0][data][10]_i_2_n_0 ;
  wire \mem_q[0][data][10]_i_3_n_0 ;
  wire \mem_q[0][data][11]_i_2_n_0 ;
  wire \mem_q[0][data][11]_i_3_n_0 ;
  wire \mem_q[0][data][12]_i_2_n_0 ;
  wire \mem_q[0][data][12]_i_3_n_0 ;
  wire \mem_q[0][data][13]_i_2_n_0 ;
  wire \mem_q[0][data][13]_i_3_n_0 ;
  wire \mem_q[0][data][14]_i_2_n_0 ;
  wire \mem_q[0][data][14]_i_3_n_0 ;
  wire \mem_q[0][data][15]_i_2_n_0 ;
  wire \mem_q[0][data][15]_i_3_n_0 ;
  wire \mem_q[0][data][16]_i_2_n_0 ;
  wire \mem_q[0][data][16]_i_3_n_0 ;
  wire \mem_q[0][data][17]_i_2_n_0 ;
  wire \mem_q[0][data][17]_i_3_n_0 ;
  wire \mem_q[0][data][18]_i_2_n_0 ;
  wire \mem_q[0][data][18]_i_3_n_0 ;
  wire \mem_q[0][data][19]_i_2_n_0 ;
  wire \mem_q[0][data][19]_i_3_n_0 ;
  wire \mem_q[0][data][20]_i_2_n_0 ;
  wire \mem_q[0][data][20]_i_3_n_0 ;
  wire \mem_q[0][data][21]_i_2_n_0 ;
  wire \mem_q[0][data][21]_i_3_n_0 ;
  wire \mem_q[0][data][22]_i_2_n_0 ;
  wire \mem_q[0][data][22]_i_3_n_0 ;
  wire \mem_q[0][data][23]_i_2_n_0 ;
  wire \mem_q[0][data][23]_i_3_n_0 ;
  wire \mem_q[0][data][24]_i_2_n_0 ;
  wire \mem_q[0][data][24]_i_3_n_0 ;
  wire \mem_q[0][data][25]_i_2_n_0 ;
  wire \mem_q[0][data][25]_i_3_n_0 ;
  wire \mem_q[0][data][26]_i_2_n_0 ;
  wire \mem_q[0][data][26]_i_3_n_0 ;
  wire \mem_q[0][data][27]_i_2_n_0 ;
  wire \mem_q[0][data][27]_i_3_n_0 ;
  wire \mem_q[0][data][28]_i_2_n_0 ;
  wire \mem_q[0][data][28]_i_3_n_0 ;
  wire \mem_q[0][data][29]_i_2_n_0 ;
  wire \mem_q[0][data][29]_i_3_n_0 ;
  wire \mem_q[0][data][30]_i_2_n_0 ;
  wire \mem_q[0][data][30]_i_3_n_0 ;
  wire \mem_q[0][data][31]_i_2_n_0 ;
  wire \mem_q[0][data][31]_i_3_n_0 ;
  wire \mem_q[0][data][32]_i_2_n_0 ;
  wire \mem_q[0][data][32]_i_3_n_0 ;
  wire \mem_q[0][data][33]_i_2_n_0 ;
  wire \mem_q[0][data][33]_i_3_n_0 ;
  wire \mem_q[0][data][34]_i_2_n_0 ;
  wire \mem_q[0][data][34]_i_3_n_0 ;
  wire \mem_q[0][data][35]_i_2_n_0 ;
  wire \mem_q[0][data][35]_i_3_n_0 ;
  wire \mem_q[0][data][36]_i_2_n_0 ;
  wire \mem_q[0][data][36]_i_3_n_0 ;
  wire \mem_q[0][data][36]_i_6_0 ;
  wire \mem_q[0][data][36]_i_6_n_0 ;
  wire \mem_q[0][data][36]_i_8_0 ;
  wire \mem_q[0][data][36]_i_8_n_0 ;
  wire \mem_q[0][data][37]_i_2_n_0 ;
  wire \mem_q[0][data][37]_i_3_n_0 ;
  wire \mem_q[0][data][38]_i_2_n_0 ;
  wire \mem_q[0][data][38]_i_3_n_0 ;
  wire \mem_q[0][data][39]_i_2_n_0 ;
  wire \mem_q[0][data][39]_i_3_n_0 ;
  wire \mem_q[0][data][3]_i_2_n_0 ;
  wire \mem_q[0][data][3]_i_3_n_0 ;
  wire \mem_q[0][data][40]_i_2_n_0 ;
  wire \mem_q[0][data][40]_i_3_n_0 ;
  wire \mem_q[0][data][41]_i_2_n_0 ;
  wire \mem_q[0][data][41]_i_3_n_0 ;
  wire \mem_q[0][data][42]_i_2_n_0 ;
  wire \mem_q[0][data][42]_i_3_n_0 ;
  wire \mem_q[0][data][43]_i_2_n_0 ;
  wire \mem_q[0][data][43]_i_3_n_0 ;
  wire \mem_q[0][data][44]_i_2_n_0 ;
  wire \mem_q[0][data][44]_i_3_n_0 ;
  wire \mem_q[0][data][45]_i_2_n_0 ;
  wire \mem_q[0][data][45]_i_3_n_0 ;
  wire \mem_q[0][data][46]_i_2_n_0 ;
  wire \mem_q[0][data][46]_i_3_n_0 ;
  wire \mem_q[0][data][47]_i_2_n_0 ;
  wire \mem_q[0][data][47]_i_3_n_0 ;
  wire \mem_q[0][data][48]_i_2_n_0 ;
  wire \mem_q[0][data][48]_i_3_n_0 ;
  wire \mem_q[0][data][49]_i_2_n_0 ;
  wire \mem_q[0][data][49]_i_3_n_0 ;
  wire \mem_q[0][data][4]_i_2_n_0 ;
  wire \mem_q[0][data][50]_i_2_n_0 ;
  wire \mem_q[0][data][50]_i_3_n_0 ;
  wire \mem_q[0][data][51]_i_2_n_0 ;
  wire \mem_q[0][data][51]_i_3_n_0 ;
  wire \mem_q[0][data][52]_i_2_n_0 ;
  wire \mem_q[0][data][52]_i_3_n_0 ;
  wire \mem_q[0][data][53]_i_2_n_0 ;
  wire \mem_q[0][data][53]_i_3_n_0 ;
  wire \mem_q[0][data][54]_i_2_n_0 ;
  wire \mem_q[0][data][54]_i_3_n_0 ;
  wire \mem_q[0][data][55]_i_2_n_0 ;
  wire \mem_q[0][data][55]_i_3_n_0 ;
  wire \mem_q[0][data][56]_i_2_n_0 ;
  wire \mem_q[0][data][56]_i_3_n_0 ;
  wire \mem_q[0][data][57]_i_2_n_0 ;
  wire \mem_q[0][data][57]_i_3_n_0 ;
  wire \mem_q[0][data][58]_i_2_n_0 ;
  wire \mem_q[0][data][58]_i_3_n_0 ;
  wire \mem_q[0][data][59]_i_2_n_0 ;
  wire \mem_q[0][data][59]_i_3_n_0 ;
  wire \mem_q[0][data][5]_i_2_n_0 ;
  wire \mem_q[0][data][5]_i_3_n_0 ;
  wire \mem_q[0][data][60]_i_2_n_0 ;
  wire \mem_q[0][data][60]_i_3_n_0 ;
  wire \mem_q[0][data][61]_i_2_n_0 ;
  wire \mem_q[0][data][61]_i_3_n_0 ;
  wire \mem_q[0][data][62]_i_2_n_0 ;
  wire \mem_q[0][data][62]_i_3_n_0 ;
  wire \mem_q[0][data][63]_i_3_n_0 ;
  wire \mem_q[0][data][63]_i_4_n_0 ;
  wire \mem_q[0][data][6]_i_2_n_0 ;
  wire \mem_q[0][data][6]_i_3_n_0 ;
  wire \mem_q[0][data][7]_i_2_n_0 ;
  wire \mem_q[0][data][7]_i_3_n_0 ;
  wire \mem_q[0][data][8]_i_2_n_0 ;
  wire \mem_q[0][data][8]_i_3_n_0 ;
  wire \mem_q[0][data][9]_i_2_n_0 ;
  wire \mem_q[0][data][9]_i_3_n_0 ;
  wire [0:0]\mem_q_reg[0][0]_0 ;
  wire \mem_q_reg[0][data][36] ;
  wire \mem_q_reg[0][data][36]_0 ;
  wire \mem_q_reg[0][data][4] ;
  wire \mem_q_reg[0][data][4]_0 ;
  wire [58:0]\mem_q_reg[0][data][63] ;
  wire [58:0]\mem_q_reg[0][data][63]_0 ;
  wire [58:0]\mem_q_reg[0][data][63]_1 ;
  wire [60:0]\mem_q_reg[0][data][63]_2 ;
  wire [63:0]\mem_q_reg[0][data][63]_3 ;
  wire [0:0]\mem_q_reg[1][0]_0 ;
  wire \mem_q_reg[1][5]_0 ;
  wire [5:0]\mem_q_reg[1][5]_1 ;
  wire \mem_q_reg_n_0_[0][0] ;
  wire \mem_q_reg_n_0_[0][1] ;
  wire \mem_q_reg_n_0_[0][2] ;
  wire \mem_q_reg_n_0_[0][3] ;
  wire \mem_q_reg_n_0_[0][4] ;
  wire \mem_q_reg_n_0_[0][5] ;
  wire \mem_q_reg_n_0_[1][0] ;
  wire \mem_q_reg_n_0_[1][1] ;
  wire \mem_q_reg_n_0_[1][2] ;
  wire \mem_q_reg_n_0_[1][3] ;
  wire \mem_q_reg_n_0_[1][4] ;
  wire \mem_q_reg_n_0_[1][5] ;
  wire \next_q[63]_i_3 ;
  wire \q[0]_i_10_n_0 ;
  wire \q[0]_i_11_n_0 ;
  wire \q[0]_i_16_0 ;
  wire \q[0]_i_16_n_0 ;
  wire [0:0]\q[0]_i_5_0 ;
  wire [0:0]\q[0]_i_5_1 ;
  wire \q[0]_i_5_n_0 ;
  wire \q[0]_i_8_0 ;
  wire \q[0]_i_8_n_0 ;
  wire \q_reg[0] ;
  wire \q_reg[0]_0 ;
  wire \read_pointer_q[0]_i_1_n_0 ;
  wire \read_pointer_q_reg[0]_0 ;
  wire [0:0]\read_pointer_q_reg[0]_1 ;
  wire \read_pointer_q_reg[0]_10 ;
  wire \read_pointer_q_reg[0]_2 ;
  wire \read_pointer_q_reg[0]_3 ;
  wire \read_pointer_q_reg[0]_4 ;
  wire \read_pointer_q_reg[0]_5 ;
  wire \read_pointer_q_reg[0]_6 ;
  wire \read_pointer_q_reg[0]_7 ;
  wire \read_pointer_q_reg[0]_8 ;
  wire [1:0]\read_pointer_q_reg[0]_9 ;
  wire \read_pointer_q_reg_n_0_[0] ;
  wire \status_cnt_q[0]_i_1__6_n_0 ;
  wire \status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[1]_1 ;
  wire [0:0]\status_cnt_q_reg[1]_2 ;
  wire [0:0]\status_cnt_q_reg[1]_3 ;
  wire write_pointer_q;
  wire write_pointer_q0_0;
  wire \write_pointer_q[0]_i_1_n_0 ;

  assign axi_slv_req_ar_len_1_sp_1 = axi_slv_req_ar_len_1_sn_1;
  assign axi_slv_req_ar_len_3_sp_1 = axi_slv_req_ar_len_3_sn_1;
  assign axi_slv_req_ar_len_4_sp_1 = axi_slv_req_ar_len_4_sn_1;
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \ax_q[len][3]_i_2__0 
       (.I0(axi_slv_req_ar_len[3]),
        .I1(axi_slv_req_ar_len[2]),
        .I2(axi_slv_req_ar_len[1]),
        .I3(\status_cnt_q_reg[1]_0 ),
        .I4(axi_slv_req_ar_len[0]),
        .O(axi_slv_req_ar_len_3_sn_1));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ax_q[len][6]_i_2__0 
       (.I0(axi_slv_req_ar_len[1]),
        .I1(axi_slv_req_ar_len[2]),
        .I2(axi_slv_req_ar_len[3]),
        .I3(axi_slv_req_ar_len[0]),
        .I4(\status_cnt_q_reg[1]_0 ),
        .I5(axi_slv_req_ar_len[4]),
        .O(axi_slv_req_ar_len_1_sn_1));
  LUT4 #(
    .INIT(16'h0004)) 
    \ax_q[len][7]_i_5__0 
       (.I0(axi_slv_req_ar_len[4]),
        .I1(\status_cnt_q_reg[1]_0 ),
        .I2(\ax_q_reg[len][7] ),
        .I3(axi_slv_req_ar_len[5]),
        .O(axi_slv_req_ar_len_4_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hDD0D)) 
    axi_slv_rsp_ar_ready_INST_0_i_4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\ax_q_reg[len][0] [1]),
        .I3(\ax_q_reg[len][0] [0]),
        .O(\status_cnt_q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAA9AAAAAAAAAAAAA)) 
    i__carry_i_1__0
       (.I0(axi_slv_req_ar_addr[5]),
        .I1(axi_slv_req_ar_size[1]),
        .I2(axi_slv_req_ar_size[0]),
        .I3(\ax_d0_inferred__0/i__carry ),
        .I4(axi_slv_req_ar_size[2]),
        .I5(\status_cnt_q_reg[1]_0 ),
        .O(S[5]));
  LUT6 #(
    .INIT(64'hAAA9AAAAAAAAAAAA)) 
    i__carry_i_2__0
       (.I0(axi_slv_req_ar_addr[4]),
        .I1(axi_slv_req_ar_size[0]),
        .I2(axi_slv_req_ar_size[1]),
        .I3(\ax_d0_inferred__0/i__carry ),
        .I4(axi_slv_req_ar_size[2]),
        .I5(\status_cnt_q_reg[1]_0 ),
        .O(S[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA6AAAAAA)) 
    i__carry_i_3__0
       (.I0(axi_slv_req_ar_addr[3]),
        .I1(axi_slv_req_ar_size[1]),
        .I2(\ax_d0_inferred__0/i__carry ),
        .I3(axi_slv_req_ar_size[0]),
        .I4(\status_cnt_q_reg[1]_0 ),
        .I5(axi_slv_req_ar_size[2]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA9AAAAA)) 
    i__carry_i_4__0
       (.I0(axi_slv_req_ar_addr[2]),
        .I1(axi_slv_req_ar_size[0]),
        .I2(\status_cnt_q_reg[1]_0 ),
        .I3(axi_slv_req_ar_size[2]),
        .I4(axi_slv_req_ar_size[1]),
        .I5(\ax_d0_inferred__0/i__carry ),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAA9AAAAAA)) 
    i__carry_i_5__0
       (.I0(axi_slv_req_ar_addr[1]),
        .I1(axi_slv_req_ar_size[1]),
        .I2(\ax_d0_inferred__0/i__carry ),
        .I3(axi_slv_req_ar_size[0]),
        .I4(\status_cnt_q_reg[1]_0 ),
        .I5(axi_slv_req_ar_size[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA9AAAA)) 
    i__carry_i_6__0
       (.I0(axi_slv_req_ar_addr[0]),
        .I1(axi_slv_req_ar_size[1]),
        .I2(\ax_d0_inferred__0/i__carry ),
        .I3(axi_slv_req_ar_size[0]),
        .I4(\status_cnt_q_reg[1]_0 ),
        .I5(axi_slv_req_ar_size[2]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h0E)) 
    \mem_q[0][data][0]_i_4 
       (.I0(\q[0]_i_11_n_0 ),
        .I1(\mem_q_reg[0][data][63]_3 [0]),
        .I2(\read_pointer_q_reg[0]_5 ),
        .O(\completed_q_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_q[0][data][0]_i_9 
       (.I0(\read_pointer_q_reg[0]_1 ),
        .I1(\q[0]_i_16_n_0 ),
        .I2(\dma_regs_req[addr] [4]),
        .O(\read_pointer_q_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][10]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [6]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][10]_i_2_n_0 ),
        .I3(\mem_q[0][data][10]_i_3_n_0 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][10]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [10]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [7]),
        .O(\mem_q[0][data][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][10]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [6]),
        .I4(\mem_q_reg[0][data][63]_0 [6]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][11]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [7]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][11]_i_2_n_0 ),
        .I3(\mem_q[0][data][11]_i_3_n_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][11]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [11]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [8]),
        .O(\mem_q[0][data][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][11]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [7]),
        .I4(\mem_q_reg[0][data][63]_0 [7]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][12]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [8]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][12]_i_2_n_0 ),
        .I3(\mem_q[0][data][12]_i_3_n_0 ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][12]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [12]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [9]),
        .O(\mem_q[0][data][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][12]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [8]),
        .I4(\mem_q_reg[0][data][63]_0 [8]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][13]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [9]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][13]_i_2_n_0 ),
        .I3(\mem_q[0][data][13]_i_3_n_0 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][13]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [13]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [10]),
        .O(\mem_q[0][data][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][13]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [9]),
        .I4(\mem_q_reg[0][data][63]_0 [9]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][14]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [10]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][14]_i_2_n_0 ),
        .I3(\mem_q[0][data][14]_i_3_n_0 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][14]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [14]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [11]),
        .O(\mem_q[0][data][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][14]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [10]),
        .I4(\mem_q_reg[0][data][63]_0 [10]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][15]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [11]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][15]_i_2_n_0 ),
        .I3(\mem_q[0][data][15]_i_3_n_0 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][15]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [15]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [12]),
        .O(\mem_q[0][data][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][15]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [11]),
        .I4(\mem_q_reg[0][data][63]_0 [11]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][16]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [12]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][16]_i_2_n_0 ),
        .I3(\mem_q[0][data][16]_i_3_n_0 ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][16]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [16]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [13]),
        .O(\mem_q[0][data][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][16]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [12]),
        .I4(\mem_q_reg[0][data][63]_0 [12]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][17]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [13]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][17]_i_2_n_0 ),
        .I3(\mem_q[0][data][17]_i_3_n_0 ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][17]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [17]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [14]),
        .O(\mem_q[0][data][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][17]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [13]),
        .I4(\mem_q_reg[0][data][63]_0 [13]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][18]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [14]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][18]_i_2_n_0 ),
        .I3(\mem_q[0][data][18]_i_3_n_0 ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][18]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [18]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [15]),
        .O(\mem_q[0][data][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][18]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [14]),
        .I4(\mem_q_reg[0][data][63]_0 [14]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][19]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [15]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][19]_i_2_n_0 ),
        .I3(\mem_q[0][data][19]_i_3_n_0 ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][19]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [19]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [16]),
        .O(\mem_q[0][data][19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][19]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [15]),
        .I4(\mem_q_reg[0][data][63]_0 [15]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \mem_q[0][data][1]_i_2 
       (.I0(\read_pointer_q_reg[0]_5 ),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\mem_q_reg[0][data][63]_3 [1]),
        .O(\completed_q_reg[1] ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][20]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [16]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][20]_i_2_n_0 ),
        .I3(\mem_q[0][data][20]_i_3_n_0 ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][20]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [20]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [17]),
        .O(\mem_q[0][data][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][20]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [16]),
        .I4(\mem_q_reg[0][data][63]_0 [16]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][21]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [17]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][21]_i_2_n_0 ),
        .I3(\mem_q[0][data][21]_i_3_n_0 ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][21]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [21]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [18]),
        .O(\mem_q[0][data][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][21]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [17]),
        .I4(\mem_q_reg[0][data][63]_0 [17]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][22]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [18]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][22]_i_2_n_0 ),
        .I3(\mem_q[0][data][22]_i_3_n_0 ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][22]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [22]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [19]),
        .O(\mem_q[0][data][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][22]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [18]),
        .I4(\mem_q_reg[0][data][63]_0 [18]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][23]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [19]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][23]_i_2_n_0 ),
        .I3(\mem_q[0][data][23]_i_3_n_0 ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][23]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [23]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [20]),
        .O(\mem_q[0][data][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][23]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [19]),
        .I4(\mem_q_reg[0][data][63]_0 [19]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][24]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [20]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][24]_i_2_n_0 ),
        .I3(\mem_q[0][data][24]_i_3_n_0 ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][24]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [24]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [21]),
        .O(\mem_q[0][data][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][24]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [20]),
        .I4(\mem_q_reg[0][data][63]_0 [20]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][25]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [21]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][25]_i_2_n_0 ),
        .I3(\mem_q[0][data][25]_i_3_n_0 ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][25]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [25]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [22]),
        .O(\mem_q[0][data][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][25]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [21]),
        .I4(\mem_q_reg[0][data][63]_0 [21]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][26]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [22]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][26]_i_2_n_0 ),
        .I3(\mem_q[0][data][26]_i_3_n_0 ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][26]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [26]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [23]),
        .O(\mem_q[0][data][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][26]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [22]),
        .I4(\mem_q_reg[0][data][63]_0 [22]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][27]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [23]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][27]_i_2_n_0 ),
        .I3(\mem_q[0][data][27]_i_3_n_0 ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][27]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [27]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [24]),
        .O(\mem_q[0][data][27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][27]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [23]),
        .I4(\mem_q_reg[0][data][63]_0 [23]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][28]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [24]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][28]_i_2_n_0 ),
        .I3(\mem_q[0][data][28]_i_3_n_0 ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][28]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [28]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [25]),
        .O(\mem_q[0][data][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][28]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [24]),
        .I4(\mem_q_reg[0][data][63]_0 [24]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][29]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [25]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][29]_i_2_n_0 ),
        .I3(\mem_q[0][data][29]_i_3_n_0 ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][29]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [29]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [26]),
        .O(\mem_q[0][data][29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][29]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [25]),
        .I4(\mem_q_reg[0][data][63]_0 [25]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \mem_q[0][data][2]_i_2 
       (.I0(\read_pointer_q_reg[0]_5 ),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\mem_q_reg[0][data][63]_3 [2]),
        .O(\completed_q_reg[2] ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][30]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [26]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][30]_i_2_n_0 ),
        .I3(\mem_q[0][data][30]_i_3_n_0 ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][30]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [30]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [27]),
        .O(\mem_q[0][data][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][30]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [26]),
        .I4(\mem_q_reg[0][data][63]_0 [26]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][31]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [27]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][31]_i_2_n_0 ),
        .I3(\mem_q[0][data][31]_i_3_n_0 ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][31]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [31]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [28]),
        .O(\mem_q[0][data][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][31]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [27]),
        .I4(\mem_q_reg[0][data][63]_0 [27]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][32]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [28]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][32]_i_2_n_0 ),
        .I3(\mem_q[0][data][32]_i_3_n_0 ),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][32]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [32]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [29]),
        .O(\mem_q[0][data][32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][32]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [28]),
        .I4(\mem_q_reg[0][data][63]_0 [28]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][32]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][33]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [29]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][33]_i_2_n_0 ),
        .I3(\mem_q[0][data][33]_i_3_n_0 ),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][33]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [33]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [30]),
        .O(\mem_q[0][data][33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][33]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [29]),
        .I4(\mem_q_reg[0][data][63]_0 [29]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][33]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][34]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [30]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][34]_i_2_n_0 ),
        .I3(\mem_q[0][data][34]_i_3_n_0 ),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][34]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [34]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [31]),
        .O(\mem_q[0][data][34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][34]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [30]),
        .I4(\mem_q_reg[0][data][63]_0 [30]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][34]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][35]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [31]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][35]_i_2_n_0 ),
        .I3(\mem_q[0][data][35]_i_3_n_0 ),
        .O(D[32]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][35]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [35]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [32]),
        .O(\mem_q[0][data][35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][35]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [31]),
        .I4(\mem_q_reg[0][data][63]_0 [31]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][35]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7500)) 
    \mem_q[0][data][36]_i_1 
       (.I0(\mem_q[0][data][36]_i_2_n_0 ),
        .I1(\mem_q_reg[0][data][4] ),
        .I2(\mem_q_reg[0][data][63]_2 [33]),
        .I3(\mem_q[0][data][36]_i_3_n_0 ),
        .I4(\mem_q_reg[0][data][36]_0 ),
        .O(D[33]));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \mem_q[0][data][36]_i_10 
       (.I0(\read_pointer_q_reg_n_0_[0] ),
        .I1(\read_pointer_q_reg[0]_8 ),
        .I2(\mem_q_reg_n_0_[0][0] ),
        .I3(\mem_q_reg_n_0_[1][0] ),
        .I4(\mem_q[0][data][36]_i_8_0 ),
        .O(\dma_regs_req[addr] [0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \mem_q[0][data][36]_i_2 
       (.I0(\read_pointer_q_reg[0]_5 ),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\mem_q_reg[0][data][63]_3 [36]),
        .O(\mem_q[0][data][36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFC840)) 
    \mem_q[0][data][36]_i_3 
       (.I0(\read_pointer_q_reg_n_0_[0] ),
        .I1(\read_pointer_q_reg[0]_8 ),
        .I2(\mem_q_reg_n_0_[0][5] ),
        .I3(\mem_q_reg_n_0_[1][5] ),
        .I4(\mem_q_reg[0][data][36] ),
        .I5(\mem_q[0][data][36]_i_6_n_0 ),
        .O(\mem_q[0][data][36]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEAAFAAA)) 
    \mem_q[0][data][36]_i_6 
       (.I0(\q[0]_i_16_0 ),
        .I1(\mem_q_reg_n_0_[1][1] ),
        .I2(\mem_q_reg_n_0_[0][1] ),
        .I3(\read_pointer_q_reg[0]_8 ),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\mem_q[0][data][36]_i_8_n_0 ),
        .O(\mem_q[0][data][36]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEAAFAAA)) 
    \mem_q[0][data][36]_i_8 
       (.I0(\mem_q[0][data][36]_i_6_0 ),
        .I1(\mem_q_reg_n_0_[1][2] ),
        .I2(\mem_q_reg_n_0_[0][2] ),
        .I3(\read_pointer_q_reg[0]_8 ),
        .I4(\read_pointer_q_reg_n_0_[0] ),
        .I5(\dma_regs_req[addr] [0]),
        .O(\mem_q[0][data][36]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][37]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [32]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][37]_i_2_n_0 ),
        .I3(\mem_q[0][data][37]_i_3_n_0 ),
        .O(D[34]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][37]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [37]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [34]),
        .O(\mem_q[0][data][37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][37]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [32]),
        .I4(\mem_q_reg[0][data][63]_0 [32]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][37]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][38]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [33]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][38]_i_2_n_0 ),
        .I3(\mem_q[0][data][38]_i_3_n_0 ),
        .O(D[35]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][38]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [38]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [35]),
        .O(\mem_q[0][data][38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][38]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [33]),
        .I4(\mem_q_reg[0][data][63]_0 [33]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][38]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][39]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [34]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][39]_i_2_n_0 ),
        .I3(\mem_q[0][data][39]_i_3_n_0 ),
        .O(D[36]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][39]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [39]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [36]),
        .O(\mem_q[0][data][39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][39]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [34]),
        .I4(\mem_q_reg[0][data][63]_0 [34]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][39]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][3]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [0]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][3]_i_2_n_0 ),
        .I3(\mem_q[0][data][3]_i_3_n_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][3]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [3]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [0]),
        .O(\mem_q[0][data][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][3]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [0]),
        .I4(\mem_q_reg[0][data][63]_0 [0]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][40]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [35]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][40]_i_2_n_0 ),
        .I3(\mem_q[0][data][40]_i_3_n_0 ),
        .O(D[37]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][40]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [40]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [37]),
        .O(\mem_q[0][data][40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][40]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [35]),
        .I4(\mem_q_reg[0][data][63]_0 [35]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][40]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][41]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [36]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][41]_i_2_n_0 ),
        .I3(\mem_q[0][data][41]_i_3_n_0 ),
        .O(D[38]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][41]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [41]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [38]),
        .O(\mem_q[0][data][41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][41]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [36]),
        .I4(\mem_q_reg[0][data][63]_0 [36]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][41]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][42]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [37]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][42]_i_2_n_0 ),
        .I3(\mem_q[0][data][42]_i_3_n_0 ),
        .O(D[39]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][42]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [42]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [39]),
        .O(\mem_q[0][data][42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][42]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [37]),
        .I4(\mem_q_reg[0][data][63]_0 [37]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][42]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][43]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [38]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][43]_i_2_n_0 ),
        .I3(\mem_q[0][data][43]_i_3_n_0 ),
        .O(D[40]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][43]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [43]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [40]),
        .O(\mem_q[0][data][43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][43]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [38]),
        .I4(\mem_q_reg[0][data][63]_0 [38]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][43]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][44]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [39]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][44]_i_2_n_0 ),
        .I3(\mem_q[0][data][44]_i_3_n_0 ),
        .O(D[41]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][44]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [44]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [41]),
        .O(\mem_q[0][data][44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][44]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [39]),
        .I4(\mem_q_reg[0][data][63]_0 [39]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][44]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][45]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [40]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][45]_i_2_n_0 ),
        .I3(\mem_q[0][data][45]_i_3_n_0 ),
        .O(D[42]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][45]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [45]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [42]),
        .O(\mem_q[0][data][45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][45]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [40]),
        .I4(\mem_q_reg[0][data][63]_0 [40]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][45]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][46]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [41]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][46]_i_2_n_0 ),
        .I3(\mem_q[0][data][46]_i_3_n_0 ),
        .O(D[43]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][46]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [46]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [43]),
        .O(\mem_q[0][data][46]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][46]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [41]),
        .I4(\mem_q_reg[0][data][63]_0 [41]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][46]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][47]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [42]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][47]_i_2_n_0 ),
        .I3(\mem_q[0][data][47]_i_3_n_0 ),
        .O(D[44]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][47]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [47]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [44]),
        .O(\mem_q[0][data][47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][47]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [42]),
        .I4(\mem_q_reg[0][data][63]_0 [42]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][47]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][48]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [43]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][48]_i_2_n_0 ),
        .I3(\mem_q[0][data][48]_i_3_n_0 ),
        .O(D[45]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][48]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [48]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [45]),
        .O(\mem_q[0][data][48]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][48]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [43]),
        .I4(\mem_q_reg[0][data][63]_0 [43]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][48]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][49]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [44]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][49]_i_2_n_0 ),
        .I3(\mem_q[0][data][49]_i_3_n_0 ),
        .O(D[46]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][49]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [49]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [46]),
        .O(\mem_q[0][data][49]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][49]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [44]),
        .I4(\mem_q_reg[0][data][63]_0 [44]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][49]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7500)) 
    \mem_q[0][data][4]_i_1 
       (.I0(\mem_q[0][data][4]_i_2_n_0 ),
        .I1(\mem_q_reg[0][data][4] ),
        .I2(\mem_q_reg[0][data][63]_2 [1]),
        .I3(\mem_q[0][data][36]_i_3_n_0 ),
        .I4(\mem_q_reg[0][data][4]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \mem_q[0][data][4]_i_2 
       (.I0(\read_pointer_q_reg[0]_5 ),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\mem_q_reg[0][data][63]_3 [4]),
        .O(\mem_q[0][data][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][50]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [45]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][50]_i_2_n_0 ),
        .I3(\mem_q[0][data][50]_i_3_n_0 ),
        .O(D[47]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][50]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [50]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [47]),
        .O(\mem_q[0][data][50]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][50]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [45]),
        .I4(\mem_q_reg[0][data][63]_0 [45]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][50]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][51]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [46]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][51]_i_2_n_0 ),
        .I3(\mem_q[0][data][51]_i_3_n_0 ),
        .O(D[48]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][51]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [51]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [48]),
        .O(\mem_q[0][data][51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][51]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [46]),
        .I4(\mem_q_reg[0][data][63]_0 [46]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][51]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][52]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [47]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][52]_i_2_n_0 ),
        .I3(\mem_q[0][data][52]_i_3_n_0 ),
        .O(D[49]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][52]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [52]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [49]),
        .O(\mem_q[0][data][52]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][52]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [47]),
        .I4(\mem_q_reg[0][data][63]_0 [47]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][52]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][53]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [48]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][53]_i_2_n_0 ),
        .I3(\mem_q[0][data][53]_i_3_n_0 ),
        .O(D[50]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][53]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [53]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [50]),
        .O(\mem_q[0][data][53]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][53]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [48]),
        .I4(\mem_q_reg[0][data][63]_0 [48]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][53]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][54]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [49]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][54]_i_2_n_0 ),
        .I3(\mem_q[0][data][54]_i_3_n_0 ),
        .O(D[51]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][54]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [54]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [51]),
        .O(\mem_q[0][data][54]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][54]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [49]),
        .I4(\mem_q_reg[0][data][63]_0 [49]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][54]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][55]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [50]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][55]_i_2_n_0 ),
        .I3(\mem_q[0][data][55]_i_3_n_0 ),
        .O(D[52]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][55]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [55]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [52]),
        .O(\mem_q[0][data][55]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][55]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [50]),
        .I4(\mem_q_reg[0][data][63]_0 [50]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][55]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][56]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [51]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][56]_i_2_n_0 ),
        .I3(\mem_q[0][data][56]_i_3_n_0 ),
        .O(D[53]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][56]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [56]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [53]),
        .O(\mem_q[0][data][56]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][56]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [51]),
        .I4(\mem_q_reg[0][data][63]_0 [51]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][56]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][57]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [52]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][57]_i_2_n_0 ),
        .I3(\mem_q[0][data][57]_i_3_n_0 ),
        .O(D[54]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][57]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [57]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [54]),
        .O(\mem_q[0][data][57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][57]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [52]),
        .I4(\mem_q_reg[0][data][63]_0 [52]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][57]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][58]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [53]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][58]_i_2_n_0 ),
        .I3(\mem_q[0][data][58]_i_3_n_0 ),
        .O(D[55]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][58]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [58]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [55]),
        .O(\mem_q[0][data][58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][58]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [53]),
        .I4(\mem_q_reg[0][data][63]_0 [53]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][58]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][59]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [54]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][59]_i_2_n_0 ),
        .I3(\mem_q[0][data][59]_i_3_n_0 ),
        .O(D[56]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][59]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [59]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [56]),
        .O(\mem_q[0][data][59]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][59]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [54]),
        .I4(\mem_q_reg[0][data][63]_0 [54]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][59]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][5]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [1]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][5]_i_2_n_0 ),
        .I3(\mem_q[0][data][5]_i_3_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][5]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [5]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [2]),
        .O(\mem_q[0][data][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][5]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [1]),
        .I4(\mem_q_reg[0][data][63]_0 [1]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][60]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [55]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][60]_i_2_n_0 ),
        .I3(\mem_q[0][data][60]_i_3_n_0 ),
        .O(D[57]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][60]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [60]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [57]),
        .O(\mem_q[0][data][60]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][60]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [55]),
        .I4(\mem_q_reg[0][data][63]_0 [55]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][60]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][61]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [56]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][61]_i_2_n_0 ),
        .I3(\mem_q[0][data][61]_i_3_n_0 ),
        .O(D[58]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][61]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [61]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [58]),
        .O(\mem_q[0][data][61]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][61]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [56]),
        .I4(\mem_q_reg[0][data][63]_0 [56]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][61]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][62]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [57]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][62]_i_2_n_0 ),
        .I3(\mem_q[0][data][62]_i_3_n_0 ),
        .O(D[59]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][62]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [62]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [59]),
        .O(\mem_q[0][data][62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][62]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [57]),
        .I4(\mem_q_reg[0][data][63]_0 [57]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][62]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][63]_i_2 
       (.I0(\mem_q_reg[0][data][63]_1 [58]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][63]_i_3_n_0 ),
        .I3(\mem_q[0][data][63]_i_4_n_0 ),
        .O(D[60]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][63]_i_3 
       (.I0(\mem_q_reg[0][data][63]_3 [63]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [60]),
        .O(\mem_q[0][data][63]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][63]_i_4 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [58]),
        .I4(\mem_q_reg[0][data][63]_0 [58]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][63]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][6]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [2]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][6]_i_2_n_0 ),
        .I3(\mem_q[0][data][6]_i_3_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][6]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [6]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [3]),
        .O(\mem_q[0][data][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][6]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [2]),
        .I4(\mem_q_reg[0][data][63]_0 [2]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][7]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [3]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][7]_i_2_n_0 ),
        .I3(\mem_q[0][data][7]_i_3_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][7]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [7]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [4]),
        .O(\mem_q[0][data][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][7]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [3]),
        .I4(\mem_q_reg[0][data][63]_0 [3]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][8]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [4]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][8]_i_2_n_0 ),
        .I3(\mem_q[0][data][8]_i_3_n_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][8]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [8]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [5]),
        .O(\mem_q[0][data][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][8]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [4]),
        .I4(\mem_q_reg[0][data][63]_0 [4]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8B88)) 
    \mem_q[0][data][9]_i_1 
       (.I0(\mem_q_reg[0][data][63]_1 [5]),
        .I1(\read_pointer_q_reg[0]_3 ),
        .I2(\mem_q[0][data][9]_i_2_n_0 ),
        .I3(\mem_q[0][data][9]_i_3_n_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hF100F1F1)) 
    \mem_q[0][data][9]_i_2 
       (.I0(\mem_q_reg[0][data][63]_3 [9]),
        .I1(\q[0]_i_11_n_0 ),
        .I2(\read_pointer_q_reg[0]_5 ),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][63]_2 [6]),
        .O(\mem_q[0][data][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFB0FFFFBFB0)) 
    \mem_q[0][data][9]_i_3 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_2 ),
        .I3(\mem_q_reg[0][data][63] [5]),
        .I4(\mem_q_reg[0][data][63]_0 [5]),
        .I5(\read_pointer_q_reg[0]_6 ),
        .O(\mem_q[0][data][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD50000)) 
    \mem_q[1]_i_2 
       (.I0(\q[0]_i_11_n_0 ),
        .I1(\read_pointer_q_reg[0]_5 ),
        .I2(\read_pointer_q_reg[0]_1 ),
        .I3(\read_pointer_q_reg[0]_3 ),
        .I4(\q_reg[0] ),
        .I5(\q[0]_i_8_n_0 ),
        .O(\read_pointer_q_reg[0]_7 ));
  FDCE \mem_q_reg[0][0] 
       (.C(clk),
        .CE(\mem_q_reg[0][0]_0 ),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\mem_q_reg[1][5]_1 [0]),
        .Q(\mem_q_reg_n_0_[0][0] ));
  FDCE \mem_q_reg[0][1] 
       (.C(clk),
        .CE(\mem_q_reg[0][0]_0 ),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\mem_q_reg[1][5]_1 [1]),
        .Q(\mem_q_reg_n_0_[0][1] ));
  FDCE \mem_q_reg[0][2] 
       (.C(clk),
        .CE(\mem_q_reg[0][0]_0 ),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\mem_q_reg[1][5]_1 [2]),
        .Q(\mem_q_reg_n_0_[0][2] ));
  FDCE \mem_q_reg[0][3] 
       (.C(clk),
        .CE(\mem_q_reg[0][0]_0 ),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\mem_q_reg[1][5]_1 [3]),
        .Q(\mem_q_reg_n_0_[0][3] ));
  FDCE \mem_q_reg[0][4] 
       (.C(clk),
        .CE(\mem_q_reg[0][0]_0 ),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\mem_q_reg[1][5]_1 [4]),
        .Q(\mem_q_reg_n_0_[0][4] ));
  FDCE \mem_q_reg[0][5] 
       (.C(clk),
        .CE(\mem_q_reg[0][0]_0 ),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\mem_q_reg[1][5]_1 [5]),
        .Q(\mem_q_reg_n_0_[0][5] ));
  FDCE \mem_q_reg[1][0] 
       (.C(clk),
        .CE(\mem_q_reg[1][0]_0 ),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\mem_q_reg[1][5]_1 [0]),
        .Q(\mem_q_reg_n_0_[1][0] ));
  FDCE \mem_q_reg[1][1] 
       (.C(clk),
        .CE(\mem_q_reg[1][0]_0 ),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\mem_q_reg[1][5]_1 [1]),
        .Q(\mem_q_reg_n_0_[1][1] ));
  FDCE \mem_q_reg[1][2] 
       (.C(clk),
        .CE(\mem_q_reg[1][0]_0 ),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\mem_q_reg[1][5]_1 [2]),
        .Q(\mem_q_reg_n_0_[1][2] ));
  FDCE \mem_q_reg[1][3] 
       (.C(clk),
        .CE(\mem_q_reg[1][0]_0 ),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\mem_q_reg[1][5]_1 [3]),
        .Q(\mem_q_reg_n_0_[1][3] ));
  FDCE \mem_q_reg[1][4] 
       (.C(clk),
        .CE(\mem_q_reg[1][0]_0 ),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\mem_q_reg[1][5]_1 [4]),
        .Q(\mem_q_reg_n_0_[1][4] ));
  FDCE \mem_q_reg[1][5] 
       (.C(clk),
        .CE(\mem_q_reg[1][0]_0 ),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\mem_q_reg[1][5]_1 [5]),
        .Q(\mem_q_reg_n_0_[1][5] ));
  LUT2 #(
    .INIT(4'h1)) 
    \next_q[63]_i_7 
       (.I0(\dma_regs_req[addr] [4]),
        .I1(\q[0]_i_16_n_0 ),
        .O(\read_pointer_q_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q[0]_i_1 
       (.I0(\read_pointer_q_reg[0]_0 ),
        .I1(\q[0]_i_5_n_0 ),
        .O(conf_decouple_we));
  LUT3 #(
    .INIT(8'h10)) 
    \q[0]_i_10 
       (.I0(\q[0]_i_16_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_1 ),
        .O(\q[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \q[0]_i_11 
       (.I0(\q[0]_i_16_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_1 ),
        .O(\q[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000037BF)) 
    \q[0]_i_16 
       (.I0(\read_pointer_q_reg_n_0_[0] ),
        .I1(\read_pointer_q_reg[0]_8 ),
        .I2(\mem_q_reg_n_0_[0][5] ),
        .I3(\mem_q_reg_n_0_[1][5] ),
        .I4(\mem_q_reg[0][data][36] ),
        .I5(\mem_q[0][data][36]_i_6_n_0 ),
        .O(\q[0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \q[0]_i_4 
       (.I0(\dma_regs_req[addr] [4]),
        .I1(\mem_q[0][data][36]_i_3_n_0 ),
        .I2(\read_pointer_q_reg[0]_1 ),
        .O(\read_pointer_q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAEEEE)) 
    \q[0]_i_5 
       (.I0(\q[0]_i_8_n_0 ),
        .I1(\q_reg[0] ),
        .I2(\read_pointer_q_reg[0]_3 ),
        .I3(\q[0]_i_10_n_0 ),
        .I4(\q[0]_i_11_n_0 ),
        .I5(\q_reg[0]_0 ),
        .O(\q[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \q[0]_i_6 
       (.I0(\read_pointer_q_reg_n_0_[0] ),
        .I1(\read_pointer_q_reg[0]_8 ),
        .I2(\mem_q_reg_n_0_[0][4] ),
        .I3(\mem_q_reg_n_0_[1][4] ),
        .I4(\q[0]_i_8_0 ),
        .O(\dma_regs_req[addr] [4]));
  LUT5 #(
    .INIT(32'hFFFFC840)) 
    \q[0]_i_7 
       (.I0(\read_pointer_q_reg_n_0_[0] ),
        .I1(\read_pointer_q_reg[0]_8 ),
        .I2(\mem_q_reg_n_0_[0][3] ),
        .I3(\mem_q_reg_n_0_[1][3] ),
        .I4(\next_q[63]_i_3 ),
        .O(\read_pointer_q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h030A030A0A000A33)) 
    \q[0]_i_8 
       (.I0(\q_reg[0] ),
        .I1(\dma_regs_req[wstrb] ),
        .I2(\mem_q[0][data][36]_i_3_n_0 ),
        .I3(\dma_regs_req[addr] [4]),
        .I4(\q[0]_i_16_n_0 ),
        .I5(\read_pointer_q_reg[0]_1 ),
        .O(\q[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q[63]_i_1 
       (.I0(\read_pointer_q_reg[0]_6 ),
        .I1(\q[0]_i_5_n_0 ),
        .O(\q[0]_i_5_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \q[63]_i_1__0 
       (.I0(\read_pointer_q_reg[0]_2 ),
        .I1(\q[0]_i_5_n_0 ),
        .O(\q[0]_i_5_1 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[63]_i_1__1 
       (.I0(\read_pointer_q_reg[0]_3 ),
        .I1(\q[0]_i_5_n_0 ),
        .O(E));
  LUT3 #(
    .INIT(8'hFB)) 
    \q[63]_i_2 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_1 ),
        .O(\read_pointer_q_reg[0]_6 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \q[63]_i_2__0 
       (.I0(\mem_q[0][data][36]_i_3_n_0 ),
        .I1(\dma_regs_req[addr] [4]),
        .I2(\read_pointer_q_reg[0]_1 ),
        .O(\read_pointer_q_reg[0]_2 ));
  LUT3 #(
    .INIT(8'h01)) 
    \q[63]_i_3 
       (.I0(\read_pointer_q_reg[0]_1 ),
        .I1(\mem_q[0][data][36]_i_3_n_0 ),
        .I2(\dma_regs_req[addr] [4]),
        .O(\read_pointer_q_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h5DFFFFFFA2000000)) 
    \read_pointer_q[0]_i_1 
       (.I0(\read_pointer_q_reg[0]_8 ),
        .I1(\read_pointer_q_reg[0]_9 [1]),
        .I2(\read_pointer_q_reg[0]_9 [0]),
        .I3(\read_pointer_q_reg[0]_10 ),
        .I4(\status_cnt_q_reg[1]_1 ),
        .I5(\read_pointer_q_reg_n_0_[0] ),
        .O(\read_pointer_q[0]_i_1_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\read_pointer_q[0]_i_1_n_0 ),
        .Q(\read_pointer_q_reg_n_0_[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__6 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \status_cnt_q[1]_i_4__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\status_cnt_q_reg[1]_1 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q_reg[1]_2 ),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\status_cnt_q[0]_i_1__6_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q_reg[1]_2 ),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\status_cnt_q_reg[1]_3 ),
        .Q(Q[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \write_pointer_q[0]_i_1 
       (.I0(write_pointer_q0_0),
        .I1(write_pointer_q),
        .O(\write_pointer_q[0]_i_1_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[1][5]_0 ),
        .D(\write_pointer_q[0]_i_1_n_0 ),
        .Q(write_pointer_q));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized6
   (\mem_q_reg[0][error] ,
    \mem_q_reg[1][error] ,
    \status_cnt_q_reg[1]_0 ,
    Q,
    \status_cnt_q_reg[1]_1 ,
    \splitted_resp[r_valid] ,
    \status_cnt_q_reg[1]_2 ,
    axi_slv_rsp_r_data,
    \read_pointer_q_reg[0]_0 ,
    write_pointer_q,
    E,
    \dma_regs_rsp[error] ,
    clk,
    \mem_q_reg[1][error]__0_0 ,
    \mem_q_reg[1][data][63]_0 ,
    \status_cnt_q_reg[1]_3 ,
    \status_cnt_q_reg[1]_4 ,
    \status_cnt_q_reg[1]_5 ,
    write_pointer_q0_0,
    \status_cnt_q_reg[1]_6 ,
    read_pointer_q0,
    axi_slv_rsp_r_valid_INST_0_i_2,
    axi_slv_rsp_r_data_63_sp_1,
    \axi_slv_rsp_r_data[63]_0 ,
    \status_cnt_q_reg[1]_7 ,
    write_pointer_q0,
    D);
  output \mem_q_reg[0][error] ;
  output \mem_q_reg[1][error] ;
  output [0:0]\status_cnt_q_reg[1]_0 ;
  output [1:0]Q;
  output [0:0]\status_cnt_q_reg[1]_1 ;
  output \splitted_resp[r_valid] ;
  output \status_cnt_q_reg[1]_2 ;
  output [63:0]axi_slv_rsp_r_data;
  output \read_pointer_q_reg[0]_0 ;
  output write_pointer_q;
  input [0:0]E;
  input \dma_regs_rsp[error] ;
  input clk;
  input \mem_q_reg[1][error]__0_0 ;
  input [0:0]\mem_q_reg[1][data][63]_0 ;
  input \status_cnt_q_reg[1]_3 ;
  input \status_cnt_q_reg[1]_4 ;
  input \status_cnt_q_reg[1]_5 ;
  input write_pointer_q0_0;
  input [1:0]\status_cnt_q_reg[1]_6 ;
  input read_pointer_q0;
  input [1:0]axi_slv_rsp_r_valid_INST_0_i_2;
  input axi_slv_rsp_r_data_63_sp_1;
  input [0:0]\axi_slv_rsp_r_data[63]_0 ;
  input [0:0]\status_cnt_q_reg[1]_7 ;
  input write_pointer_q0;
  input [63:0]D;

  wire [63:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [63:0]axi_slv_rsp_r_data;
  wire [0:0]\axi_slv_rsp_r_data[63]_0 ;
  wire axi_slv_rsp_r_data_63_sn_1;
  wire [1:0]axi_slv_rsp_r_valid_INST_0_i_2;
  wire clk;
  wire \dma_regs_rsp[error] ;
  wire \mem_q_reg[0][data_n_0_][0] ;
  wire \mem_q_reg[0][data_n_0_][10] ;
  wire \mem_q_reg[0][data_n_0_][11] ;
  wire \mem_q_reg[0][data_n_0_][12] ;
  wire \mem_q_reg[0][data_n_0_][13] ;
  wire \mem_q_reg[0][data_n_0_][14] ;
  wire \mem_q_reg[0][data_n_0_][15] ;
  wire \mem_q_reg[0][data_n_0_][16] ;
  wire \mem_q_reg[0][data_n_0_][17] ;
  wire \mem_q_reg[0][data_n_0_][18] ;
  wire \mem_q_reg[0][data_n_0_][19] ;
  wire \mem_q_reg[0][data_n_0_][1] ;
  wire \mem_q_reg[0][data_n_0_][20] ;
  wire \mem_q_reg[0][data_n_0_][21] ;
  wire \mem_q_reg[0][data_n_0_][22] ;
  wire \mem_q_reg[0][data_n_0_][23] ;
  wire \mem_q_reg[0][data_n_0_][24] ;
  wire \mem_q_reg[0][data_n_0_][25] ;
  wire \mem_q_reg[0][data_n_0_][26] ;
  wire \mem_q_reg[0][data_n_0_][27] ;
  wire \mem_q_reg[0][data_n_0_][28] ;
  wire \mem_q_reg[0][data_n_0_][29] ;
  wire \mem_q_reg[0][data_n_0_][2] ;
  wire \mem_q_reg[0][data_n_0_][30] ;
  wire \mem_q_reg[0][data_n_0_][31] ;
  wire \mem_q_reg[0][data_n_0_][32] ;
  wire \mem_q_reg[0][data_n_0_][33] ;
  wire \mem_q_reg[0][data_n_0_][34] ;
  wire \mem_q_reg[0][data_n_0_][35] ;
  wire \mem_q_reg[0][data_n_0_][36] ;
  wire \mem_q_reg[0][data_n_0_][37] ;
  wire \mem_q_reg[0][data_n_0_][38] ;
  wire \mem_q_reg[0][data_n_0_][39] ;
  wire \mem_q_reg[0][data_n_0_][3] ;
  wire \mem_q_reg[0][data_n_0_][40] ;
  wire \mem_q_reg[0][data_n_0_][41] ;
  wire \mem_q_reg[0][data_n_0_][42] ;
  wire \mem_q_reg[0][data_n_0_][43] ;
  wire \mem_q_reg[0][data_n_0_][44] ;
  wire \mem_q_reg[0][data_n_0_][45] ;
  wire \mem_q_reg[0][data_n_0_][46] ;
  wire \mem_q_reg[0][data_n_0_][47] ;
  wire \mem_q_reg[0][data_n_0_][48] ;
  wire \mem_q_reg[0][data_n_0_][49] ;
  wire \mem_q_reg[0][data_n_0_][4] ;
  wire \mem_q_reg[0][data_n_0_][50] ;
  wire \mem_q_reg[0][data_n_0_][51] ;
  wire \mem_q_reg[0][data_n_0_][52] ;
  wire \mem_q_reg[0][data_n_0_][53] ;
  wire \mem_q_reg[0][data_n_0_][54] ;
  wire \mem_q_reg[0][data_n_0_][55] ;
  wire \mem_q_reg[0][data_n_0_][56] ;
  wire \mem_q_reg[0][data_n_0_][57] ;
  wire \mem_q_reg[0][data_n_0_][58] ;
  wire \mem_q_reg[0][data_n_0_][59] ;
  wire \mem_q_reg[0][data_n_0_][5] ;
  wire \mem_q_reg[0][data_n_0_][60] ;
  wire \mem_q_reg[0][data_n_0_][61] ;
  wire \mem_q_reg[0][data_n_0_][62] ;
  wire \mem_q_reg[0][data_n_0_][63] ;
  wire \mem_q_reg[0][data_n_0_][6] ;
  wire \mem_q_reg[0][data_n_0_][7] ;
  wire \mem_q_reg[0][data_n_0_][8] ;
  wire \mem_q_reg[0][data_n_0_][9] ;
  wire \mem_q_reg[0][error] ;
  wire [0:0]\mem_q_reg[1][data][63]_0 ;
  wire \mem_q_reg[1][data_n_0_][0] ;
  wire \mem_q_reg[1][data_n_0_][10] ;
  wire \mem_q_reg[1][data_n_0_][11] ;
  wire \mem_q_reg[1][data_n_0_][12] ;
  wire \mem_q_reg[1][data_n_0_][13] ;
  wire \mem_q_reg[1][data_n_0_][14] ;
  wire \mem_q_reg[1][data_n_0_][15] ;
  wire \mem_q_reg[1][data_n_0_][16] ;
  wire \mem_q_reg[1][data_n_0_][17] ;
  wire \mem_q_reg[1][data_n_0_][18] ;
  wire \mem_q_reg[1][data_n_0_][19] ;
  wire \mem_q_reg[1][data_n_0_][1] ;
  wire \mem_q_reg[1][data_n_0_][20] ;
  wire \mem_q_reg[1][data_n_0_][21] ;
  wire \mem_q_reg[1][data_n_0_][22] ;
  wire \mem_q_reg[1][data_n_0_][23] ;
  wire \mem_q_reg[1][data_n_0_][24] ;
  wire \mem_q_reg[1][data_n_0_][25] ;
  wire \mem_q_reg[1][data_n_0_][26] ;
  wire \mem_q_reg[1][data_n_0_][27] ;
  wire \mem_q_reg[1][data_n_0_][28] ;
  wire \mem_q_reg[1][data_n_0_][29] ;
  wire \mem_q_reg[1][data_n_0_][2] ;
  wire \mem_q_reg[1][data_n_0_][30] ;
  wire \mem_q_reg[1][data_n_0_][31] ;
  wire \mem_q_reg[1][data_n_0_][32] ;
  wire \mem_q_reg[1][data_n_0_][33] ;
  wire \mem_q_reg[1][data_n_0_][34] ;
  wire \mem_q_reg[1][data_n_0_][35] ;
  wire \mem_q_reg[1][data_n_0_][36] ;
  wire \mem_q_reg[1][data_n_0_][37] ;
  wire \mem_q_reg[1][data_n_0_][38] ;
  wire \mem_q_reg[1][data_n_0_][39] ;
  wire \mem_q_reg[1][data_n_0_][3] ;
  wire \mem_q_reg[1][data_n_0_][40] ;
  wire \mem_q_reg[1][data_n_0_][41] ;
  wire \mem_q_reg[1][data_n_0_][42] ;
  wire \mem_q_reg[1][data_n_0_][43] ;
  wire \mem_q_reg[1][data_n_0_][44] ;
  wire \mem_q_reg[1][data_n_0_][45] ;
  wire \mem_q_reg[1][data_n_0_][46] ;
  wire \mem_q_reg[1][data_n_0_][47] ;
  wire \mem_q_reg[1][data_n_0_][48] ;
  wire \mem_q_reg[1][data_n_0_][49] ;
  wire \mem_q_reg[1][data_n_0_][4] ;
  wire \mem_q_reg[1][data_n_0_][50] ;
  wire \mem_q_reg[1][data_n_0_][51] ;
  wire \mem_q_reg[1][data_n_0_][52] ;
  wire \mem_q_reg[1][data_n_0_][53] ;
  wire \mem_q_reg[1][data_n_0_][54] ;
  wire \mem_q_reg[1][data_n_0_][55] ;
  wire \mem_q_reg[1][data_n_0_][56] ;
  wire \mem_q_reg[1][data_n_0_][57] ;
  wire \mem_q_reg[1][data_n_0_][58] ;
  wire \mem_q_reg[1][data_n_0_][59] ;
  wire \mem_q_reg[1][data_n_0_][5] ;
  wire \mem_q_reg[1][data_n_0_][60] ;
  wire \mem_q_reg[1][data_n_0_][61] ;
  wire \mem_q_reg[1][data_n_0_][62] ;
  wire \mem_q_reg[1][data_n_0_][63] ;
  wire \mem_q_reg[1][data_n_0_][6] ;
  wire \mem_q_reg[1][data_n_0_][7] ;
  wire \mem_q_reg[1][data_n_0_][8] ;
  wire \mem_q_reg[1][data_n_0_][9] ;
  wire \mem_q_reg[1][error] ;
  wire \mem_q_reg[1][error]__0_0 ;
  wire read_pointer_q0;
  wire \read_pointer_q[0]_i_1_n_0 ;
  wire \read_pointer_q_reg[0]_0 ;
  wire \splitted_resp[r_valid] ;
  wire \status_cnt_q[0]_i_1__7_n_0 ;
  wire \status_cnt_q[1]_i_2__6_n_0 ;
  wire [0:0]\status_cnt_q_reg[1]_0 ;
  wire [0:0]\status_cnt_q_reg[1]_1 ;
  wire \status_cnt_q_reg[1]_2 ;
  wire \status_cnt_q_reg[1]_3 ;
  wire \status_cnt_q_reg[1]_4 ;
  wire \status_cnt_q_reg[1]_5 ;
  wire [1:0]\status_cnt_q_reg[1]_6 ;
  wire [0:0]\status_cnt_q_reg[1]_7 ;
  wire write_pointer_q;
  wire write_pointer_q0;
  wire write_pointer_q0_0;
  wire \write_pointer_q[0]_i_1_n_0 ;

  assign axi_slv_rsp_r_data_63_sn_1 = axi_slv_rsp_r_data_63_sp_1;
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[0]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][0] ),
        .I2(\mem_q_reg[0][data_n_0_][0] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[0]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[10]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][10] ),
        .I2(\mem_q_reg[0][data_n_0_][10] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[10]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[11]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][11] ),
        .I2(\mem_q_reg[0][data_n_0_][11] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[11]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[12]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][12] ),
        .I2(\mem_q_reg[0][data_n_0_][12] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[12]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[13]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][13] ),
        .I2(\mem_q_reg[0][data_n_0_][13] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[13]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[14]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][14] ),
        .I2(\mem_q_reg[0][data_n_0_][14] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[14]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[15]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][15] ),
        .I2(\mem_q_reg[0][data_n_0_][15] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[15]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[16]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][16] ),
        .I2(\mem_q_reg[0][data_n_0_][16] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[16]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[17]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][17] ),
        .I2(\mem_q_reg[0][data_n_0_][17] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[17]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[18]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][18] ),
        .I2(\mem_q_reg[0][data_n_0_][18] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[18]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[19]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][19] ),
        .I2(\mem_q_reg[0][data_n_0_][19] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[19]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[1]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][1] ),
        .I2(\mem_q_reg[0][data_n_0_][1] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[1]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[20]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][20] ),
        .I2(\mem_q_reg[0][data_n_0_][20] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[20]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[21]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][21] ),
        .I2(\mem_q_reg[0][data_n_0_][21] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[21]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[22]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][22] ),
        .I2(\mem_q_reg[0][data_n_0_][22] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[22]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[23]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][23] ),
        .I2(\mem_q_reg[0][data_n_0_][23] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[23]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[24]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][24] ),
        .I2(\mem_q_reg[0][data_n_0_][24] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[24]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[25]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][25] ),
        .I2(\mem_q_reg[0][data_n_0_][25] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[25]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[26]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][26] ),
        .I2(\mem_q_reg[0][data_n_0_][26] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[26]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[27]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][27] ),
        .I2(\mem_q_reg[0][data_n_0_][27] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[27]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[28]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][28] ),
        .I2(\mem_q_reg[0][data_n_0_][28] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[28]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[29]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][29] ),
        .I2(\mem_q_reg[0][data_n_0_][29] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[29]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[2]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][2] ),
        .I2(\mem_q_reg[0][data_n_0_][2] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[2]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[30]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][30] ),
        .I2(\mem_q_reg[0][data_n_0_][30] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[30]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[31]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][31] ),
        .I2(\mem_q_reg[0][data_n_0_][31] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[31]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[32]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][32] ),
        .I2(\mem_q_reg[0][data_n_0_][32] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[32]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[33]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][33] ),
        .I2(\mem_q_reg[0][data_n_0_][33] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[33]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[34]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][34] ),
        .I2(\mem_q_reg[0][data_n_0_][34] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[34]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[35]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][35] ),
        .I2(\mem_q_reg[0][data_n_0_][35] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[35]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[36]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][36] ),
        .I2(\mem_q_reg[0][data_n_0_][36] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[36]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[37]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][37] ),
        .I2(\mem_q_reg[0][data_n_0_][37] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[37]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[38]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][38] ),
        .I2(\mem_q_reg[0][data_n_0_][38] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[38]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[39]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][39] ),
        .I2(\mem_q_reg[0][data_n_0_][39] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[39]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[3]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][3] ),
        .I2(\mem_q_reg[0][data_n_0_][3] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[3]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[40]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][40] ),
        .I2(\mem_q_reg[0][data_n_0_][40] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[40]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[41]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][41] ),
        .I2(\mem_q_reg[0][data_n_0_][41] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[41]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[42]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][42] ),
        .I2(\mem_q_reg[0][data_n_0_][42] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[42]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[43]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][43] ),
        .I2(\mem_q_reg[0][data_n_0_][43] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[43]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[44]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][44] ),
        .I2(\mem_q_reg[0][data_n_0_][44] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[44]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[45]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][45] ),
        .I2(\mem_q_reg[0][data_n_0_][45] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[45]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[46]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][46] ),
        .I2(\mem_q_reg[0][data_n_0_][46] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[46]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[47]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][47] ),
        .I2(\mem_q_reg[0][data_n_0_][47] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[47]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[48]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][48] ),
        .I2(\mem_q_reg[0][data_n_0_][48] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[48]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[49]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][49] ),
        .I2(\mem_q_reg[0][data_n_0_][49] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[49]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[4]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][4] ),
        .I2(\mem_q_reg[0][data_n_0_][4] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[4]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[50]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][50] ),
        .I2(\mem_q_reg[0][data_n_0_][50] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[50]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[51]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][51] ),
        .I2(\mem_q_reg[0][data_n_0_][51] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[51]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[52]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][52] ),
        .I2(\mem_q_reg[0][data_n_0_][52] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[52]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[53]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][53] ),
        .I2(\mem_q_reg[0][data_n_0_][53] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[53]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[54]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][54] ),
        .I2(\mem_q_reg[0][data_n_0_][54] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[54]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[55]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][55] ),
        .I2(\mem_q_reg[0][data_n_0_][55] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[55]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[56]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][56] ),
        .I2(\mem_q_reg[0][data_n_0_][56] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[56]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[57]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][57] ),
        .I2(\mem_q_reg[0][data_n_0_][57] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[57]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[58]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][58] ),
        .I2(\mem_q_reg[0][data_n_0_][58] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[58]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[59]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][59] ),
        .I2(\mem_q_reg[0][data_n_0_][59] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[59]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[5]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][5] ),
        .I2(\mem_q_reg[0][data_n_0_][5] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[5]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[60]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][60] ),
        .I2(\mem_q_reg[0][data_n_0_][60] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[60]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[61]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][61] ),
        .I2(\mem_q_reg[0][data_n_0_][61] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[61]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[62]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][62] ),
        .I2(\mem_q_reg[0][data_n_0_][62] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[62]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[63]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][63] ),
        .I2(\mem_q_reg[0][data_n_0_][63] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[63]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[6]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][6] ),
        .I2(\mem_q_reg[0][data_n_0_][6] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[6]));
  LUT5 #(
    .INIT(32'h00004450)) 
    \axi_slv_rsp_r_data[7]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][7] ),
        .I2(\mem_q_reg[0][data_n_0_][7] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[7]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[8]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][8] ),
        .I2(\mem_q_reg[0][data_n_0_][8] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[8]));
  LUT5 #(
    .INIT(32'h0000EEFA)) 
    \axi_slv_rsp_r_data[9]_INST_0 
       (.I0(axi_slv_rsp_r_data_63_sn_1),
        .I1(\mem_q_reg[1][data_n_0_][9] ),
        .I2(\mem_q_reg[0][data_n_0_][9] ),
        .I3(\read_pointer_q_reg[0]_0 ),
        .I4(\axi_slv_rsp_r_data[63]_0 ),
        .O(axi_slv_rsp_r_data[9]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    axi_slv_rsp_r_valid_INST_0_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(axi_slv_rsp_r_valid_INST_0_i_2[0]),
        .I3(axi_slv_rsp_r_valid_INST_0_i_2[1]),
        .O(\splitted_resp[r_valid] ));
  FDCE \mem_q_reg[0][data][0] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[0]),
        .Q(\mem_q_reg[0][data_n_0_][0] ));
  FDCE \mem_q_reg[0][data][10] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[10]),
        .Q(\mem_q_reg[0][data_n_0_][10] ));
  FDCE \mem_q_reg[0][data][11] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[11]),
        .Q(\mem_q_reg[0][data_n_0_][11] ));
  FDCE \mem_q_reg[0][data][12] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[12]),
        .Q(\mem_q_reg[0][data_n_0_][12] ));
  FDCE \mem_q_reg[0][data][13] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[13]),
        .Q(\mem_q_reg[0][data_n_0_][13] ));
  FDCE \mem_q_reg[0][data][14] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[14]),
        .Q(\mem_q_reg[0][data_n_0_][14] ));
  FDCE \mem_q_reg[0][data][15] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[15]),
        .Q(\mem_q_reg[0][data_n_0_][15] ));
  FDCE \mem_q_reg[0][data][16] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[16]),
        .Q(\mem_q_reg[0][data_n_0_][16] ));
  FDCE \mem_q_reg[0][data][17] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[17]),
        .Q(\mem_q_reg[0][data_n_0_][17] ));
  FDCE \mem_q_reg[0][data][18] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[18]),
        .Q(\mem_q_reg[0][data_n_0_][18] ));
  FDCE \mem_q_reg[0][data][19] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[19]),
        .Q(\mem_q_reg[0][data_n_0_][19] ));
  FDCE \mem_q_reg[0][data][1] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[1]),
        .Q(\mem_q_reg[0][data_n_0_][1] ));
  FDCE \mem_q_reg[0][data][20] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[20]),
        .Q(\mem_q_reg[0][data_n_0_][20] ));
  FDCE \mem_q_reg[0][data][21] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[21]),
        .Q(\mem_q_reg[0][data_n_0_][21] ));
  FDCE \mem_q_reg[0][data][22] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[22]),
        .Q(\mem_q_reg[0][data_n_0_][22] ));
  FDCE \mem_q_reg[0][data][23] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[23]),
        .Q(\mem_q_reg[0][data_n_0_][23] ));
  FDCE \mem_q_reg[0][data][24] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[24]),
        .Q(\mem_q_reg[0][data_n_0_][24] ));
  FDCE \mem_q_reg[0][data][25] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[25]),
        .Q(\mem_q_reg[0][data_n_0_][25] ));
  FDCE \mem_q_reg[0][data][26] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[26]),
        .Q(\mem_q_reg[0][data_n_0_][26] ));
  FDCE \mem_q_reg[0][data][27] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[27]),
        .Q(\mem_q_reg[0][data_n_0_][27] ));
  FDCE \mem_q_reg[0][data][28] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[28]),
        .Q(\mem_q_reg[0][data_n_0_][28] ));
  FDCE \mem_q_reg[0][data][29] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[29]),
        .Q(\mem_q_reg[0][data_n_0_][29] ));
  FDCE \mem_q_reg[0][data][2] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[2]),
        .Q(\mem_q_reg[0][data_n_0_][2] ));
  FDCE \mem_q_reg[0][data][30] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[30]),
        .Q(\mem_q_reg[0][data_n_0_][30] ));
  FDCE \mem_q_reg[0][data][31] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[31]),
        .Q(\mem_q_reg[0][data_n_0_][31] ));
  FDCE \mem_q_reg[0][data][32] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[32]),
        .Q(\mem_q_reg[0][data_n_0_][32] ));
  FDCE \mem_q_reg[0][data][33] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[33]),
        .Q(\mem_q_reg[0][data_n_0_][33] ));
  FDCE \mem_q_reg[0][data][34] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[34]),
        .Q(\mem_q_reg[0][data_n_0_][34] ));
  FDCE \mem_q_reg[0][data][35] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[35]),
        .Q(\mem_q_reg[0][data_n_0_][35] ));
  FDCE \mem_q_reg[0][data][36] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[36]),
        .Q(\mem_q_reg[0][data_n_0_][36] ));
  FDCE \mem_q_reg[0][data][37] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[37]),
        .Q(\mem_q_reg[0][data_n_0_][37] ));
  FDCE \mem_q_reg[0][data][38] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[38]),
        .Q(\mem_q_reg[0][data_n_0_][38] ));
  FDCE \mem_q_reg[0][data][39] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[39]),
        .Q(\mem_q_reg[0][data_n_0_][39] ));
  FDCE \mem_q_reg[0][data][3] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[3]),
        .Q(\mem_q_reg[0][data_n_0_][3] ));
  FDCE \mem_q_reg[0][data][40] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[40]),
        .Q(\mem_q_reg[0][data_n_0_][40] ));
  FDCE \mem_q_reg[0][data][41] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[41]),
        .Q(\mem_q_reg[0][data_n_0_][41] ));
  FDCE \mem_q_reg[0][data][42] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[42]),
        .Q(\mem_q_reg[0][data_n_0_][42] ));
  FDCE \mem_q_reg[0][data][43] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[43]),
        .Q(\mem_q_reg[0][data_n_0_][43] ));
  FDCE \mem_q_reg[0][data][44] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[44]),
        .Q(\mem_q_reg[0][data_n_0_][44] ));
  FDCE \mem_q_reg[0][data][45] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[45]),
        .Q(\mem_q_reg[0][data_n_0_][45] ));
  FDCE \mem_q_reg[0][data][46] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[46]),
        .Q(\mem_q_reg[0][data_n_0_][46] ));
  FDCE \mem_q_reg[0][data][47] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[47]),
        .Q(\mem_q_reg[0][data_n_0_][47] ));
  FDCE \mem_q_reg[0][data][48] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[48]),
        .Q(\mem_q_reg[0][data_n_0_][48] ));
  FDCE \mem_q_reg[0][data][49] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[49]),
        .Q(\mem_q_reg[0][data_n_0_][49] ));
  FDCE \mem_q_reg[0][data][4] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[4]),
        .Q(\mem_q_reg[0][data_n_0_][4] ));
  FDCE \mem_q_reg[0][data][50] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[50]),
        .Q(\mem_q_reg[0][data_n_0_][50] ));
  FDCE \mem_q_reg[0][data][51] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[51]),
        .Q(\mem_q_reg[0][data_n_0_][51] ));
  FDCE \mem_q_reg[0][data][52] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[52]),
        .Q(\mem_q_reg[0][data_n_0_][52] ));
  FDCE \mem_q_reg[0][data][53] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[53]),
        .Q(\mem_q_reg[0][data_n_0_][53] ));
  FDCE \mem_q_reg[0][data][54] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[54]),
        .Q(\mem_q_reg[0][data_n_0_][54] ));
  FDCE \mem_q_reg[0][data][55] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[55]),
        .Q(\mem_q_reg[0][data_n_0_][55] ));
  FDCE \mem_q_reg[0][data][56] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[56]),
        .Q(\mem_q_reg[0][data_n_0_][56] ));
  FDCE \mem_q_reg[0][data][57] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[57]),
        .Q(\mem_q_reg[0][data_n_0_][57] ));
  FDCE \mem_q_reg[0][data][58] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[58]),
        .Q(\mem_q_reg[0][data_n_0_][58] ));
  FDCE \mem_q_reg[0][data][59] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[59]),
        .Q(\mem_q_reg[0][data_n_0_][59] ));
  FDCE \mem_q_reg[0][data][5] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[5]),
        .Q(\mem_q_reg[0][data_n_0_][5] ));
  FDCE \mem_q_reg[0][data][60] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[60]),
        .Q(\mem_q_reg[0][data_n_0_][60] ));
  FDCE \mem_q_reg[0][data][61] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[61]),
        .Q(\mem_q_reg[0][data_n_0_][61] ));
  FDCE \mem_q_reg[0][data][62] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[62]),
        .Q(\mem_q_reg[0][data_n_0_][62] ));
  FDCE \mem_q_reg[0][data][63] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[63]),
        .Q(\mem_q_reg[0][data_n_0_][63] ));
  FDCE \mem_q_reg[0][data][6] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[6]),
        .Q(\mem_q_reg[0][data_n_0_][6] ));
  FDCE \mem_q_reg[0][data][7] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[7]),
        .Q(\mem_q_reg[0][data_n_0_][7] ));
  FDCE \mem_q_reg[0][data][8] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[8]),
        .Q(\mem_q_reg[0][data_n_0_][8] ));
  FDCE \mem_q_reg[0][data][9] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[9]),
        .Q(\mem_q_reg[0][data_n_0_][9] ));
  FDCE \mem_q_reg[0][error]__0 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(\dma_regs_rsp[error] ),
        .Q(\mem_q_reg[0][error] ));
  FDCE \mem_q_reg[1][data][0] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[0]),
        .Q(\mem_q_reg[1][data_n_0_][0] ));
  FDCE \mem_q_reg[1][data][10] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[10]),
        .Q(\mem_q_reg[1][data_n_0_][10] ));
  FDCE \mem_q_reg[1][data][11] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[11]),
        .Q(\mem_q_reg[1][data_n_0_][11] ));
  FDCE \mem_q_reg[1][data][12] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[12]),
        .Q(\mem_q_reg[1][data_n_0_][12] ));
  FDCE \mem_q_reg[1][data][13] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[13]),
        .Q(\mem_q_reg[1][data_n_0_][13] ));
  FDCE \mem_q_reg[1][data][14] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[14]),
        .Q(\mem_q_reg[1][data_n_0_][14] ));
  FDCE \mem_q_reg[1][data][15] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[15]),
        .Q(\mem_q_reg[1][data_n_0_][15] ));
  FDCE \mem_q_reg[1][data][16] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[16]),
        .Q(\mem_q_reg[1][data_n_0_][16] ));
  FDCE \mem_q_reg[1][data][17] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[17]),
        .Q(\mem_q_reg[1][data_n_0_][17] ));
  FDCE \mem_q_reg[1][data][18] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[18]),
        .Q(\mem_q_reg[1][data_n_0_][18] ));
  FDCE \mem_q_reg[1][data][19] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[19]),
        .Q(\mem_q_reg[1][data_n_0_][19] ));
  FDCE \mem_q_reg[1][data][1] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[1]),
        .Q(\mem_q_reg[1][data_n_0_][1] ));
  FDCE \mem_q_reg[1][data][20] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[20]),
        .Q(\mem_q_reg[1][data_n_0_][20] ));
  FDCE \mem_q_reg[1][data][21] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[21]),
        .Q(\mem_q_reg[1][data_n_0_][21] ));
  FDCE \mem_q_reg[1][data][22] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[22]),
        .Q(\mem_q_reg[1][data_n_0_][22] ));
  FDCE \mem_q_reg[1][data][23] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[23]),
        .Q(\mem_q_reg[1][data_n_0_][23] ));
  FDCE \mem_q_reg[1][data][24] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[24]),
        .Q(\mem_q_reg[1][data_n_0_][24] ));
  FDCE \mem_q_reg[1][data][25] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[25]),
        .Q(\mem_q_reg[1][data_n_0_][25] ));
  FDCE \mem_q_reg[1][data][26] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[26]),
        .Q(\mem_q_reg[1][data_n_0_][26] ));
  FDCE \mem_q_reg[1][data][27] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[27]),
        .Q(\mem_q_reg[1][data_n_0_][27] ));
  FDCE \mem_q_reg[1][data][28] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[28]),
        .Q(\mem_q_reg[1][data_n_0_][28] ));
  FDCE \mem_q_reg[1][data][29] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[29]),
        .Q(\mem_q_reg[1][data_n_0_][29] ));
  FDCE \mem_q_reg[1][data][2] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[2]),
        .Q(\mem_q_reg[1][data_n_0_][2] ));
  FDCE \mem_q_reg[1][data][30] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[30]),
        .Q(\mem_q_reg[1][data_n_0_][30] ));
  FDCE \mem_q_reg[1][data][31] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[31]),
        .Q(\mem_q_reg[1][data_n_0_][31] ));
  FDCE \mem_q_reg[1][data][32] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[32]),
        .Q(\mem_q_reg[1][data_n_0_][32] ));
  FDCE \mem_q_reg[1][data][33] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[33]),
        .Q(\mem_q_reg[1][data_n_0_][33] ));
  FDCE \mem_q_reg[1][data][34] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[34]),
        .Q(\mem_q_reg[1][data_n_0_][34] ));
  FDCE \mem_q_reg[1][data][35] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[35]),
        .Q(\mem_q_reg[1][data_n_0_][35] ));
  FDCE \mem_q_reg[1][data][36] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[36]),
        .Q(\mem_q_reg[1][data_n_0_][36] ));
  FDCE \mem_q_reg[1][data][37] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[37]),
        .Q(\mem_q_reg[1][data_n_0_][37] ));
  FDCE \mem_q_reg[1][data][38] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[38]),
        .Q(\mem_q_reg[1][data_n_0_][38] ));
  FDCE \mem_q_reg[1][data][39] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[39]),
        .Q(\mem_q_reg[1][data_n_0_][39] ));
  FDCE \mem_q_reg[1][data][3] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[3]),
        .Q(\mem_q_reg[1][data_n_0_][3] ));
  FDCE \mem_q_reg[1][data][40] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[40]),
        .Q(\mem_q_reg[1][data_n_0_][40] ));
  FDCE \mem_q_reg[1][data][41] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[41]),
        .Q(\mem_q_reg[1][data_n_0_][41] ));
  FDCE \mem_q_reg[1][data][42] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[42]),
        .Q(\mem_q_reg[1][data_n_0_][42] ));
  FDCE \mem_q_reg[1][data][43] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[43]),
        .Q(\mem_q_reg[1][data_n_0_][43] ));
  FDCE \mem_q_reg[1][data][44] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[44]),
        .Q(\mem_q_reg[1][data_n_0_][44] ));
  FDCE \mem_q_reg[1][data][45] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[45]),
        .Q(\mem_q_reg[1][data_n_0_][45] ));
  FDCE \mem_q_reg[1][data][46] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[46]),
        .Q(\mem_q_reg[1][data_n_0_][46] ));
  FDCE \mem_q_reg[1][data][47] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[47]),
        .Q(\mem_q_reg[1][data_n_0_][47] ));
  FDCE \mem_q_reg[1][data][48] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[48]),
        .Q(\mem_q_reg[1][data_n_0_][48] ));
  FDCE \mem_q_reg[1][data][49] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[49]),
        .Q(\mem_q_reg[1][data_n_0_][49] ));
  FDCE \mem_q_reg[1][data][4] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[4]),
        .Q(\mem_q_reg[1][data_n_0_][4] ));
  FDCE \mem_q_reg[1][data][50] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[50]),
        .Q(\mem_q_reg[1][data_n_0_][50] ));
  FDCE \mem_q_reg[1][data][51] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[51]),
        .Q(\mem_q_reg[1][data_n_0_][51] ));
  FDCE \mem_q_reg[1][data][52] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[52]),
        .Q(\mem_q_reg[1][data_n_0_][52] ));
  FDCE \mem_q_reg[1][data][53] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[53]),
        .Q(\mem_q_reg[1][data_n_0_][53] ));
  FDCE \mem_q_reg[1][data][54] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[54]),
        .Q(\mem_q_reg[1][data_n_0_][54] ));
  FDCE \mem_q_reg[1][data][55] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[55]),
        .Q(\mem_q_reg[1][data_n_0_][55] ));
  FDCE \mem_q_reg[1][data][56] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[56]),
        .Q(\mem_q_reg[1][data_n_0_][56] ));
  FDCE \mem_q_reg[1][data][57] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[57]),
        .Q(\mem_q_reg[1][data_n_0_][57] ));
  FDCE \mem_q_reg[1][data][58] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[58]),
        .Q(\mem_q_reg[1][data_n_0_][58] ));
  FDCE \mem_q_reg[1][data][59] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[59]),
        .Q(\mem_q_reg[1][data_n_0_][59] ));
  FDCE \mem_q_reg[1][data][5] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[5]),
        .Q(\mem_q_reg[1][data_n_0_][5] ));
  FDCE \mem_q_reg[1][data][60] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[60]),
        .Q(\mem_q_reg[1][data_n_0_][60] ));
  FDCE \mem_q_reg[1][data][61] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[61]),
        .Q(\mem_q_reg[1][data_n_0_][61] ));
  FDCE \mem_q_reg[1][data][62] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[62]),
        .Q(\mem_q_reg[1][data_n_0_][62] ));
  FDCE \mem_q_reg[1][data][63] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[63]),
        .Q(\mem_q_reg[1][data_n_0_][63] ));
  FDCE \mem_q_reg[1][data][6] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[6]),
        .Q(\mem_q_reg[1][data_n_0_][6] ));
  FDCE \mem_q_reg[1][data][7] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[7]),
        .Q(\mem_q_reg[1][data_n_0_][7] ));
  FDCE \mem_q_reg[1][data][8] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[8]),
        .Q(\mem_q_reg[1][data_n_0_][8] ));
  FDCE \mem_q_reg[1][data][9] 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(D[9]),
        .Q(\mem_q_reg[1][data_n_0_][9] ));
  FDCE \mem_q_reg[1][error]__0 
       (.C(clk),
        .CE(\mem_q_reg[1][data][63]_0 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(\dma_regs_rsp[error] ),
        .Q(\mem_q_reg[1][error] ));
  LUT2 #(
    .INIT(4'h6)) 
    \read_pointer_q[0]_i_1 
       (.I0(read_pointer_q0),
        .I1(\read_pointer_q_reg[0]_0 ),
        .O(\read_pointer_q[0]_i_1_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(\read_pointer_q[0]_i_1_n_0 ),
        .Q(\read_pointer_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__7 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h5DFFFFFFA2000000)) 
    \status_cnt_q[1]_i_1__3 
       (.I0(\status_cnt_q_reg[1]_3 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\status_cnt_q_reg[1]_4 ),
        .I4(\status_cnt_q_reg[1]_5 ),
        .I5(write_pointer_q0_0),
        .O(\status_cnt_q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hA2005DFF5DFF0000)) 
    \status_cnt_q[1]_i_2__1 
       (.I0(\status_cnt_q_reg[1]_3 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\status_cnt_q_reg[1]_4 ),
        .I4(\status_cnt_q_reg[1]_6 [0]),
        .I5(\status_cnt_q_reg[1]_6 [1]),
        .O(\status_cnt_q_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \status_cnt_q[1]_i_2__6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(read_pointer_q0),
        .O(\status_cnt_q[1]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \status_cnt_q[1]_i_7__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\status_cnt_q_reg[1]_2 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q_reg[1]_7 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(\status_cnt_q[0]_i_1__7_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q_reg[1]_7 ),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(\status_cnt_q[1]_i_2__6_n_0 ),
        .Q(Q[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \write_pointer_q[0]_i_1 
       (.I0(write_pointer_q0),
        .I1(write_pointer_q),
        .O(\write_pointer_q[0]_i_1_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\mem_q_reg[1][error]__0_0 ),
        .D(\write_pointer_q[0]_i_1_n_0 ),
        .Q(write_pointer_q));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized7
   (axi_mst_req_w_last,
    axi_mst_rsp_w_ready_0,
    \mem_q_reg[1][is_single]_0 ,
    axi_mst_rsp_w_ready_1,
    axi_mst_rsp_w_ready_2,
    \mem_q_reg[1][is_single]_1 ,
    axi_mst_rsp_w_ready_3,
    \mem_q_reg[1][is_single]_2 ,
    axi_mst_rsp_w_ready_4,
    \mem_q_reg[1][is_single]_3 ,
    axi_mst_rsp_w_ready_5,
    \mem_q_reg[1][is_single]_4 ,
    axi_mst_rsp_w_ready_6,
    \mem_q_reg[1][is_single]_5 ,
    axi_mst_rsp_w_ready_7,
    \mem_q_reg[1][offset][1]_0 ,
    Q,
    \status_cnt_q_reg[0]_0 ,
    \mem_q_reg[1][is_single]_6 ,
    axi_mst_rsp_w_ready_8,
    \status_cnt_q_reg[0]_1 ,
    axi_mst_rsp_w_ready_9,
    \status_cnt_q_reg[0]_2 ,
    axi_mst_rsp_w_ready_10,
    \status_cnt_q_reg[0]_3 ,
    axi_mst_rsp_w_ready_11,
    \status_cnt_q_reg[0]_4 ,
    axi_mst_rsp_w_ready_12,
    \status_cnt_q_reg[0]_5 ,
    axi_mst_rsp_w_ready_13,
    \status_cnt_q_reg[0]_6 ,
    axi_mst_rsp_w_ready_14,
    D,
    E,
    \r_tf_q_reg[valid] ,
    \status_cnt_q_reg[0]_7 ,
    axi_mst_req_w_strb,
    axi_mst_req_w_valid,
    \mem_q_reg[1][is_single]_7 ,
    axi_mst_rsp_w_ready_15,
    \mem_q_reg[1][offset][1]_1 ,
    \mem_q_reg[1][offset][1]_2 ,
    \mem_q_reg[0][offset][2]_0 ,
    \mem_q_reg[0][num_beats][0]_0 ,
    \mem_q_reg[0][num_beats][1]_0 ,
    \mem_q_reg[1][num_beats][2]_0 ,
    \mem_q_reg[1][num_beats][3]_0 ,
    \mem_q_reg[2][num_beats][4]_0 ,
    \mem_q_reg[1][num_beats][5]_0 ,
    \mem_q_reg[1][num_beats][6]_0 ,
    \mem_q_reg[2][num_beats][7]_0 ,
    \status_cnt_q_reg[0]_8 ,
    \w_req[w_dp_req][is_single] ,
    clk,
    \mem_q_reg[1][num_beats][0]_0 ,
    axi_mst_rsp_w_ready,
    write_pointer_q0,
    \status_cnt_q_reg[1]_0 ,
    \status_cnt_q_reg[0]_9 ,
    \status_cnt_q_reg[0]_10 ,
    \status_cnt_q_reg[1]_1 ,
    \status_cnt_q_reg[0]_11 ,
    \status_cnt_q_reg[1]_2 ,
    \status_cnt_q_reg[0]_12 ,
    \status_cnt_q_reg[1]_3 ,
    \status_cnt_q_reg[0]_13 ,
    \status_cnt_q_reg[1]_4 ,
    \status_cnt_q_reg[0]_14 ,
    \status_cnt_q_reg[1]_5 ,
    \status_cnt_q_reg[0]_15 ,
    \status_cnt_q_reg[1]_6 ,
    \status_cnt_q_reg[0]_16 ,
    \status_cnt_q_reg[1]_7 ,
    \status_cnt_q_reg[0]_17 ,
    p_0_in__0,
    \mem_q_reg[0][data][0] ,
    \mem_q_reg[0][data][0]_0 ,
    \mem_q_reg[0][data][0]_1 ,
    axi_mst_req_w_valid_0,
    axi_mst_req_w_valid_1,
    axi_mst_req_w_valid_2,
    w_cnt_valid_q_i_4_0,
    axi_mst_req_w_last_INST_0_i_1_0,
    w_cnt_valid_q_i_4_1,
    \status_cnt_q_reg[0]_18 ,
    \axi_mst_req_w_strb[5]_INST_0_i_1_0 ,
    w_cnt_valid_q_i_2,
    \mem_q_reg[0][offset][2]_1 ,
    \mem_q_reg[0][tailer][2]_0 ,
    \mem_q_reg[0][num_beats][7]_0 );
  output axi_mst_req_w_last;
  output [0:0]axi_mst_rsp_w_ready_0;
  output \mem_q_reg[1][is_single]_0 ;
  output axi_mst_rsp_w_ready_1;
  output [0:0]axi_mst_rsp_w_ready_2;
  output \mem_q_reg[1][is_single]_1 ;
  output [0:0]axi_mst_rsp_w_ready_3;
  output \mem_q_reg[1][is_single]_2 ;
  output [0:0]axi_mst_rsp_w_ready_4;
  output \mem_q_reg[1][is_single]_3 ;
  output [0:0]axi_mst_rsp_w_ready_5;
  output \mem_q_reg[1][is_single]_4 ;
  output [0:0]axi_mst_rsp_w_ready_6;
  output \mem_q_reg[1][is_single]_5 ;
  output [0:0]axi_mst_rsp_w_ready_7;
  output \mem_q_reg[1][offset][1]_0 ;
  output [0:0]Q;
  output [0:0]\status_cnt_q_reg[0]_0 ;
  output \mem_q_reg[1][is_single]_6 ;
  output [0:0]axi_mst_rsp_w_ready_8;
  output [0:0]\status_cnt_q_reg[0]_1 ;
  output [0:0]axi_mst_rsp_w_ready_9;
  output [0:0]\status_cnt_q_reg[0]_2 ;
  output [0:0]axi_mst_rsp_w_ready_10;
  output [0:0]\status_cnt_q_reg[0]_3 ;
  output [0:0]axi_mst_rsp_w_ready_11;
  output [0:0]\status_cnt_q_reg[0]_4 ;
  output [0:0]axi_mst_rsp_w_ready_12;
  output [0:0]\status_cnt_q_reg[0]_5 ;
  output [0:0]axi_mst_rsp_w_ready_13;
  output [0:0]\status_cnt_q_reg[0]_6 ;
  output [0:0]axi_mst_rsp_w_ready_14;
  output [0:0]D;
  output [0:0]E;
  output \r_tf_q_reg[valid] ;
  output \status_cnt_q_reg[0]_7 ;
  output [6:0]axi_mst_req_w_strb;
  output axi_mst_req_w_valid;
  output [0:0]\mem_q_reg[1][is_single]_7 ;
  output [0:0]axi_mst_rsp_w_ready_15;
  output \mem_q_reg[1][offset][1]_1 ;
  output \mem_q_reg[1][offset][1]_2 ;
  output \mem_q_reg[0][offset][2]_0 ;
  output \mem_q_reg[0][num_beats][0]_0 ;
  output \mem_q_reg[0][num_beats][1]_0 ;
  output \mem_q_reg[1][num_beats][2]_0 ;
  output \mem_q_reg[1][num_beats][3]_0 ;
  output \mem_q_reg[2][num_beats][4]_0 ;
  output \mem_q_reg[1][num_beats][5]_0 ;
  output \mem_q_reg[1][num_beats][6]_0 ;
  output \mem_q_reg[2][num_beats][7]_0 ;
  output \status_cnt_q_reg[0]_8 ;
  input \w_req[w_dp_req][is_single] ;
  input clk;
  input \mem_q_reg[1][num_beats][0]_0 ;
  input axi_mst_rsp_w_ready;
  input write_pointer_q0;
  input [1:0]\status_cnt_q_reg[1]_0 ;
  input \status_cnt_q_reg[0]_9 ;
  input \status_cnt_q_reg[0]_10 ;
  input [1:0]\status_cnt_q_reg[1]_1 ;
  input \status_cnt_q_reg[0]_11 ;
  input [1:0]\status_cnt_q_reg[1]_2 ;
  input \status_cnt_q_reg[0]_12 ;
  input [1:0]\status_cnt_q_reg[1]_3 ;
  input \status_cnt_q_reg[0]_13 ;
  input [1:0]\status_cnt_q_reg[1]_4 ;
  input \status_cnt_q_reg[0]_14 ;
  input [1:0]\status_cnt_q_reg[1]_5 ;
  input \status_cnt_q_reg[0]_15 ;
  input [1:0]\status_cnt_q_reg[1]_6 ;
  input \status_cnt_q_reg[0]_16 ;
  input [1:0]\status_cnt_q_reg[1]_7 ;
  input \status_cnt_q_reg[0]_17 ;
  input [0:0]p_0_in__0;
  input \mem_q_reg[0][data][0] ;
  input \mem_q_reg[0][data][0]_0 ;
  input \mem_q_reg[0][data][0]_1 ;
  input axi_mst_req_w_valid_0;
  input axi_mst_req_w_valid_1;
  input axi_mst_req_w_valid_2;
  input w_cnt_valid_q_i_4_0;
  input axi_mst_req_w_last_INST_0_i_1_0;
  input w_cnt_valid_q_i_4_1;
  input \status_cnt_q_reg[0]_18 ;
  input \axi_mst_req_w_strb[5]_INST_0_i_1_0 ;
  input w_cnt_valid_q_i_2;
  input [2:0]\mem_q_reg[0][offset][2]_1 ;
  input [2:0]\mem_q_reg[0][tailer][2]_0 ;
  input [7:0]\mem_q_reg[0][num_beats][7]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire axi_mst_req_w_last;
  wire axi_mst_req_w_last_INST_0_i_1_0;
  wire axi_mst_req_w_last_INST_0_i_1_n_0;
  wire axi_mst_req_w_last_INST_0_i_5_n_0;
  wire [6:0]axi_mst_req_w_strb;
  wire \axi_mst_req_w_strb[0]_INST_0_i_2_n_0 ;
  wire \axi_mst_req_w_strb[2]_INST_0_i_2_n_0 ;
  wire \axi_mst_req_w_strb[3]_INST_0_i_3_n_0 ;
  wire \axi_mst_req_w_strb[4]_INST_0_i_2_n_0 ;
  wire \axi_mst_req_w_strb[5]_INST_0_i_1_0 ;
  wire \axi_mst_req_w_strb[6]_INST_0_i_2_n_0 ;
  wire \axi_mst_req_w_strb[6]_INST_0_i_3_n_0 ;
  wire \axi_mst_req_w_strb[7]_INST_0_i_1_n_0 ;
  wire \axi_mst_req_w_strb[7]_INST_0_i_2_n_0 ;
  wire \axi_mst_req_w_strb[7]_INST_0_i_3_n_0 ;
  wire \axi_mst_req_w_strb[7]_INST_0_i_4_n_0 ;
  wire axi_mst_req_w_valid;
  wire axi_mst_req_w_valid_0;
  wire axi_mst_req_w_valid_1;
  wire axi_mst_req_w_valid_2;
  wire axi_mst_rsp_w_ready;
  wire [0:0]axi_mst_rsp_w_ready_0;
  wire axi_mst_rsp_w_ready_1;
  wire [0:0]axi_mst_rsp_w_ready_10;
  wire [0:0]axi_mst_rsp_w_ready_11;
  wire [0:0]axi_mst_rsp_w_ready_12;
  wire [0:0]axi_mst_rsp_w_ready_13;
  wire [0:0]axi_mst_rsp_w_ready_14;
  wire [0:0]axi_mst_rsp_w_ready_15;
  wire [0:0]axi_mst_rsp_w_ready_2;
  wire [0:0]axi_mst_rsp_w_ready_3;
  wire [0:0]axi_mst_rsp_w_ready_4;
  wire [0:0]axi_mst_rsp_w_ready_5;
  wire [0:0]axi_mst_rsp_w_ready_6;
  wire [0:0]axi_mst_rsp_w_ready_7;
  wire [0:0]axi_mst_rsp_w_ready_8;
  wire [0:0]axi_mst_rsp_w_ready_9;
  wire clk;
  wire \mem_q[0][data][0]_i_6_n_0 ;
  wire \mem_q[0][data][0]_i_7_n_0 ;
  wire \mem_q[0][offset][2]_i_1__0_n_0 ;
  wire \mem_q[1][offset][2]_i_1__0_n_0 ;
  wire \mem_q[2][offset][2]_i_1__0_n_0 ;
  wire \mem_q_reg[0][data][0] ;
  wire \mem_q_reg[0][data][0]_0 ;
  wire \mem_q_reg[0][data][0]_1 ;
  wire \mem_q_reg[0][is_single]__0 ;
  wire [7:0]\mem_q_reg[0][num_beats] ;
  wire \mem_q_reg[0][num_beats][0]_0 ;
  wire \mem_q_reg[0][num_beats][1]_0 ;
  wire [7:0]\mem_q_reg[0][num_beats][7]_0 ;
  wire [2:0]\mem_q_reg[0][offset] ;
  wire \mem_q_reg[0][offset][2]_0 ;
  wire [2:0]\mem_q_reg[0][offset][2]_1 ;
  wire [2:0]\mem_q_reg[0][tailer] ;
  wire [2:0]\mem_q_reg[0][tailer][2]_0 ;
  wire \mem_q_reg[1][is_single]_0 ;
  wire \mem_q_reg[1][is_single]_1 ;
  wire \mem_q_reg[1][is_single]_2 ;
  wire \mem_q_reg[1][is_single]_3 ;
  wire \mem_q_reg[1][is_single]_4 ;
  wire \mem_q_reg[1][is_single]_5 ;
  wire \mem_q_reg[1][is_single]_6 ;
  wire [0:0]\mem_q_reg[1][is_single]_7 ;
  wire \mem_q_reg[1][is_single]__0 ;
  wire [7:0]\mem_q_reg[1][num_beats] ;
  wire \mem_q_reg[1][num_beats][0]_0 ;
  wire \mem_q_reg[1][num_beats][2]_0 ;
  wire \mem_q_reg[1][num_beats][3]_0 ;
  wire \mem_q_reg[1][num_beats][5]_0 ;
  wire \mem_q_reg[1][num_beats][6]_0 ;
  wire [2:0]\mem_q_reg[1][offset] ;
  wire \mem_q_reg[1][offset][1]_0 ;
  wire \mem_q_reg[1][offset][1]_1 ;
  wire \mem_q_reg[1][offset][1]_2 ;
  wire [2:0]\mem_q_reg[1][tailer] ;
  wire \mem_q_reg[2][is_single]__0 ;
  wire [7:0]\mem_q_reg[2][num_beats] ;
  wire \mem_q_reg[2][num_beats][4]_0 ;
  wire \mem_q_reg[2][num_beats][7]_0 ;
  wire [2:0]\mem_q_reg[2][offset] ;
  wire [2:0]\mem_q_reg[2][tailer] ;
  wire [0:0]p_0_in__0;
  wire \r_tf_q_reg[valid] ;
  wire [1:0]read_pointer_q;
  wire read_pointer_q0;
  wire \read_pointer_q[0]_i_1__0_n_0 ;
  wire \read_pointer_q[1]_i_2_n_0 ;
  wire status_cnt_n;
  wire \status_cnt_q[0]_i_1__11_n_0 ;
  wire \status_cnt_q[1]_i_1__14_n_0 ;
  wire \status_cnt_q[2]_i_2__1_n_0 ;
  wire [0:0]\status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_10 ;
  wire \status_cnt_q_reg[0]_11 ;
  wire \status_cnt_q_reg[0]_12 ;
  wire \status_cnt_q_reg[0]_13 ;
  wire \status_cnt_q_reg[0]_14 ;
  wire \status_cnt_q_reg[0]_15 ;
  wire \status_cnt_q_reg[0]_16 ;
  wire \status_cnt_q_reg[0]_17 ;
  wire \status_cnt_q_reg[0]_18 ;
  wire [0:0]\status_cnt_q_reg[0]_2 ;
  wire [0:0]\status_cnt_q_reg[0]_3 ;
  wire [0:0]\status_cnt_q_reg[0]_4 ;
  wire [0:0]\status_cnt_q_reg[0]_5 ;
  wire [0:0]\status_cnt_q_reg[0]_6 ;
  wire \status_cnt_q_reg[0]_7 ;
  wire \status_cnt_q_reg[0]_8 ;
  wire \status_cnt_q_reg[0]_9 ;
  wire [1:0]\status_cnt_q_reg[1]_0 ;
  wire [1:0]\status_cnt_q_reg[1]_1 ;
  wire [1:0]\status_cnt_q_reg[1]_2 ;
  wire [1:0]\status_cnt_q_reg[1]_3 ;
  wire [1:0]\status_cnt_q_reg[1]_4 ;
  wire [1:0]\status_cnt_q_reg[1]_5 ;
  wire [1:0]\status_cnt_q_reg[1]_6 ;
  wire [1:0]\status_cnt_q_reg[1]_7 ;
  wire \status_cnt_q_reg_n_0_[0] ;
  wire \status_cnt_q_reg_n_0_[1] ;
  wire w_cnt_valid_q_i_2;
  wire w_cnt_valid_q_i_4_0;
  wire w_cnt_valid_q_i_4_1;
  wire w_cnt_valid_q_i_6_n_0;
  wire w_cnt_valid_q_i_7_n_0;
  wire \w_req[w_dp_req][is_single] ;
  wire [1:0]write_pointer_q;
  wire write_pointer_q0;
  wire \write_pointer_q[0]_i_1__0_n_0 ;
  wire \write_pointer_q[1]_i_2_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h7)) 
    axi_mst_req_b_ready_INST_0_i_23
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .O(\status_cnt_q_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h1)) 
    axi_mst_req_w_last_INST_0
       (.I0(\axi_mst_req_w_strb[7]_INST_0_i_1_n_0 ),
        .I1(axi_mst_req_w_last_INST_0_i_1_n_0),
        .O(axi_mst_req_w_last));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    axi_mst_req_w_last_INST_0_i_1
       (.I0(\mem_q_reg[1][is_single]_1 ),
        .I1(axi_mst_req_w_valid_0),
        .I2(\mem_q_reg[1][is_single]_0 ),
        .I3(axi_mst_req_w_valid_1),
        .I4(axi_mst_req_w_valid_2),
        .I5(axi_mst_req_w_last_INST_0_i_5_n_0),
        .O(axi_mst_req_w_last_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    axi_mst_req_w_last_INST_0_i_5
       (.I0(\mem_q_reg[1][is_single]_2 ),
        .I1(w_cnt_valid_q_i_4_0),
        .I2(axi_mst_req_w_last_INST_0_i_1_0),
        .I3(\mem_q_reg[1][is_single]_5 ),
        .I4(w_cnt_valid_q_i_4_1),
        .I5(\mem_q_reg[1][is_single]_4 ),
        .O(axi_mst_req_w_last_INST_0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_mst_req_w_strb[0]_INST_0 
       (.I0(\mem_q_reg[1][offset][1]_0 ),
        .O(axi_mst_req_w_strb[0]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \axi_mst_req_w_strb[0]_INST_0_i_1 
       (.I0(\mem_q_reg[1][offset][1]_2 ),
        .I1(\axi_mst_req_w_strb[0]_INST_0_i_2_n_0 ),
        .I2(\axi_mst_req_w_strb[6]_INST_0_i_2_n_0 ),
        .O(\mem_q_reg[1][offset][1]_0 ));
  LUT5 #(
    .INIT(32'h00F0AACC)) 
    \axi_mst_req_w_strb[0]_INST_0_i_2 
       (.I0(\mem_q_reg[1][offset] [0]),
        .I1(\mem_q_reg[0][offset] [0]),
        .I2(\mem_q_reg[2][offset] [0]),
        .I3(read_pointer_q[0]),
        .I4(read_pointer_q[1]),
        .O(\axi_mst_req_w_strb[0]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_mst_req_w_strb[1]_INST_0 
       (.I0(\mem_q_reg[1][is_single]_5 ),
        .O(axi_mst_req_w_strb[1]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axi_mst_req_w_strb[1]_INST_0_i_1 
       (.I0(\axi_mst_req_w_strb[6]_INST_0_i_2_n_0 ),
        .I1(\mem_q_reg[1][offset][1]_2 ),
        .I2(\axi_mst_req_w_strb[7]_INST_0_i_2_n_0 ),
        .I3(\axi_mst_req_w_strb[3]_INST_0_i_3_n_0 ),
        .O(\mem_q_reg[1][is_single]_5 ));
  LUT6 #(
    .INIT(64'h3B0B3808FFFFFFFF)) 
    \axi_mst_req_w_strb[1]_INST_0_i_2 
       (.I0(\mem_q_reg[1][offset] [1]),
        .I1(read_pointer_q[0]),
        .I2(read_pointer_q[1]),
        .I3(\mem_q_reg[2][offset] [1]),
        .I4(\mem_q_reg[0][offset] [1]),
        .I5(\mem_q_reg[0][offset][2]_0 ),
        .O(\mem_q_reg[1][offset][1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_mst_req_w_strb[2]_INST_0 
       (.I0(\mem_q_reg[1][is_single]_4 ),
        .O(axi_mst_req_w_strb[2]));
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \axi_mst_req_w_strb[2]_INST_0_i_1 
       (.I0(\axi_mst_req_w_strb[6]_INST_0_i_2_n_0 ),
        .I1(\axi_mst_req_w_strb[2]_INST_0_i_2_n_0 ),
        .I2(\axi_mst_req_w_strb[3]_INST_0_i_3_n_0 ),
        .I3(\axi_mst_req_w_strb[7]_INST_0_i_2_n_0 ),
        .I4(\axi_mst_req_w_strb[7]_INST_0_i_3_n_0 ),
        .O(\mem_q_reg[1][is_single]_4 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \axi_mst_req_w_strb[2]_INST_0_i_2 
       (.I0(\mem_q_reg[1][offset][1]_2 ),
        .I1(\axi_mst_req_w_strb[0]_INST_0_i_2_n_0 ),
        .I2(\mem_q_reg[0][offset][2]_0 ),
        .O(\axi_mst_req_w_strb[2]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_mst_req_w_strb[3]_INST_0 
       (.I0(\mem_q_reg[1][is_single]_3 ),
        .O(axi_mst_req_w_strb[3]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \axi_mst_req_w_strb[3]_INST_0_i_1 
       (.I0(\axi_mst_req_w_strb[6]_INST_0_i_2_n_0 ),
        .I1(\mem_q_reg[0][offset][2]_0 ),
        .I2(\axi_mst_req_w_strb[3]_INST_0_i_3_n_0 ),
        .O(\mem_q_reg[1][is_single]_3 ));
  LUT5 #(
    .INIT(32'hF035FF35)) 
    \axi_mst_req_w_strb[3]_INST_0_i_2 
       (.I0(\mem_q_reg[0][offset] [2]),
        .I1(\mem_q_reg[2][offset] [2]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][offset] [2]),
        .O(\mem_q_reg[0][offset][2]_0 ));
  LUT6 #(
    .INIT(64'h00000000C4F4C7F7)) 
    \axi_mst_req_w_strb[3]_INST_0_i_3 
       (.I0(\mem_q_reg[2][tailer] [2]),
        .I1(read_pointer_q[1]),
        .I2(read_pointer_q[0]),
        .I3(\mem_q_reg[1][tailer] [2]),
        .I4(\mem_q_reg[0][tailer] [2]),
        .I5(\mem_q_reg[1][is_single]_6 ),
        .O(\axi_mst_req_w_strb[3]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_mst_req_w_strb[4]_INST_0 
       (.I0(\mem_q_reg[1][is_single]_2 ),
        .O(axi_mst_req_w_strb[4]));
  LUT6 #(
    .INIT(64'h4F444F444F444F4F)) 
    \axi_mst_req_w_strb[4]_INST_0_i_1 
       (.I0(\axi_mst_req_w_strb[6]_INST_0_i_2_n_0 ),
        .I1(\axi_mst_req_w_strb[4]_INST_0_i_2_n_0 ),
        .I2(\mem_q_reg[1][is_single]_6 ),
        .I3(\axi_mst_req_w_strb[7]_INST_0_i_4_n_0 ),
        .I4(\axi_mst_req_w_strb[7]_INST_0_i_3_n_0 ),
        .I5(\axi_mst_req_w_strb[7]_INST_0_i_2_n_0 ),
        .O(\mem_q_reg[1][is_single]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \axi_mst_req_w_strb[4]_INST_0_i_2 
       (.I0(\mem_q_reg[1][offset][1]_1 ),
        .I1(\mem_q_reg[0][offset][2]_0 ),
        .I2(\axi_mst_req_w_strb[0]_INST_0_i_2_n_0 ),
        .O(\axi_mst_req_w_strb[4]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_mst_req_w_strb[5]_INST_0 
       (.I0(\mem_q_reg[1][is_single]_0 ),
        .O(axi_mst_req_w_strb[5]));
  LUT5 #(
    .INIT(32'h44FF444F)) 
    \axi_mst_req_w_strb[5]_INST_0_i_1 
       (.I0(\axi_mst_req_w_strb[6]_INST_0_i_2_n_0 ),
        .I1(\mem_q_reg[1][offset][1]_1 ),
        .I2(\axi_mst_req_w_strb[7]_INST_0_i_2_n_0 ),
        .I3(\mem_q_reg[1][is_single]_6 ),
        .I4(\axi_mst_req_w_strb[7]_INST_0_i_4_n_0 ),
        .O(\mem_q_reg[1][is_single]_0 ));
  LUT6 #(
    .INIT(64'h000000003B0B3808)) 
    \axi_mst_req_w_strb[5]_INST_0_i_2 
       (.I0(\mem_q_reg[1][offset] [1]),
        .I1(read_pointer_q[0]),
        .I2(read_pointer_q[1]),
        .I3(\mem_q_reg[2][offset] [1]),
        .I4(\mem_q_reg[0][offset] [1]),
        .I5(\mem_q_reg[0][offset][2]_0 ),
        .O(\mem_q_reg[1][offset][1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \axi_mst_req_w_strb[6]_INST_0 
       (.I0(\mem_q_reg[1][is_single]_1 ),
        .O(axi_mst_req_w_strb[6]));
  LUT6 #(
    .INIT(64'h4F444F4F4F4F4F4F)) 
    \axi_mst_req_w_strb[6]_INST_0_i_1 
       (.I0(\axi_mst_req_w_strb[6]_INST_0_i_2_n_0 ),
        .I1(\axi_mst_req_w_strb[6]_INST_0_i_3_n_0 ),
        .I2(\mem_q_reg[1][is_single]_6 ),
        .I3(\axi_mst_req_w_strb[7]_INST_0_i_4_n_0 ),
        .I4(\axi_mst_req_w_strb[7]_INST_0_i_3_n_0 ),
        .I5(\axi_mst_req_w_strb[7]_INST_0_i_2_n_0 ),
        .O(\mem_q_reg[1][is_single]_1 ));
  LUT6 #(
    .INIT(64'h00000000C4F4C7F7)) 
    \axi_mst_req_w_strb[6]_INST_0_i_2 
       (.I0(\mem_q_reg[1][is_single]__0 ),
        .I1(read_pointer_q[0]),
        .I2(read_pointer_q[1]),
        .I3(\mem_q_reg[2][is_single]__0 ),
        .I4(\mem_q_reg[0][is_single]__0 ),
        .I5(\axi_mst_req_w_strb[5]_INST_0_i_1_0 ),
        .O(\axi_mst_req_w_strb[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7564312000000000)) 
    \axi_mst_req_w_strb[6]_INST_0_i_3 
       (.I0(read_pointer_q[1]),
        .I1(read_pointer_q[0]),
        .I2(\mem_q_reg[2][offset] [0]),
        .I3(\mem_q_reg[0][offset] [0]),
        .I4(\mem_q_reg[1][offset] [0]),
        .I5(\mem_q_reg[1][offset][1]_1 ),
        .O(\axi_mst_req_w_strb[6]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \axi_mst_req_w_strb[7]_INST_0 
       (.I0(\axi_mst_req_w_strb[7]_INST_0_i_1_n_0 ),
        .I1(\axi_mst_req_w_strb[7]_INST_0_i_2_n_0 ),
        .I2(\axi_mst_req_w_strb[7]_INST_0_i_3_n_0 ),
        .I3(\axi_mst_req_w_strb[7]_INST_0_i_4_n_0 ),
        .O(\mem_q_reg[1][is_single]_6 ));
  LUT6 #(
    .INIT(64'hC4F4C7F700000000)) 
    \axi_mst_req_w_strb[7]_INST_0_i_1 
       (.I0(\mem_q_reg[1][is_single]__0 ),
        .I1(read_pointer_q[0]),
        .I2(read_pointer_q[1]),
        .I3(\mem_q_reg[2][is_single]__0 ),
        .I4(\mem_q_reg[0][is_single]__0 ),
        .I5(\status_cnt_q_reg[0]_18 ),
        .O(\axi_mst_req_w_strb[7]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_strb[7]_INST_0_i_2 
       (.I0(\mem_q_reg[1][tailer] [1]),
        .I1(\mem_q_reg[0][tailer] [1]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[2][tailer] [1]),
        .O(\axi_mst_req_w_strb[7]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_mst_req_w_strb[7]_INST_0_i_3 
       (.I0(\mem_q_reg[0][tailer] [0]),
        .I1(\mem_q_reg[2][tailer] [0]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][tailer] [0]),
        .O(\axi_mst_req_w_strb[7]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF035FF35)) 
    \axi_mst_req_w_strb[7]_INST_0_i_4 
       (.I0(\mem_q_reg[0][tailer] [2]),
        .I1(\mem_q_reg[1][tailer] [2]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[2][tailer] [2]),
        .O(\axi_mst_req_w_strb[7]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT1 #(
    .INIT(2'h1)) 
    axi_mst_req_w_valid_INST_0
       (.I0(axi_mst_req_w_last_INST_0_i_1_n_0),
        .O(axi_mst_req_w_valid));
  LUT6 #(
    .INIT(64'h00000000FFFFFFF7)) 
    \mem_q[0][data][0]_i_5 
       (.I0(\mem_q[0][data][0]_i_6_n_0 ),
        .I1(\mem_q[0][data][0]_i_7_n_0 ),
        .I2(p_0_in__0),
        .I3(\mem_q_reg[0][data][0] ),
        .I4(\mem_q_reg[0][data][0]_0 ),
        .I5(\mem_q_reg[0][data][0]_1 ),
        .O(\r_tf_q_reg[valid] ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mem_q[0][data][0]_i_6 
       (.I0(Q),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .O(\mem_q[0][data][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \mem_q[0][data][0]_i_7 
       (.I0(axi_mst_rsp_w_ready),
        .I1(axi_mst_req_w_last_INST_0_i_1_n_0),
        .I2(\axi_mst_req_w_strb[7]_INST_0_i_1_n_0 ),
        .O(\mem_q[0][data][0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_q[0][offset][2]_i_1__0 
       (.I0(write_pointer_q0),
        .I1(write_pointer_q[1]),
        .I2(write_pointer_q[0]),
        .O(\mem_q[0][offset][2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \mem_q[1][offset][2]_i_1__0 
       (.I0(write_pointer_q0),
        .I1(write_pointer_q[1]),
        .I2(write_pointer_q[0]),
        .O(\mem_q[1][offset][2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mem_q[2][offset][2]_i_1__0 
       (.I0(write_pointer_q0),
        .I1(write_pointer_q[1]),
        .I2(write_pointer_q[0]),
        .O(\mem_q[2][offset][2]_i_1__0_n_0 ));
  FDCE \mem_q_reg[0][is_single] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\w_req[w_dp_req][is_single] ),
        .Q(\mem_q_reg[0][is_single]__0 ));
  FDCE \mem_q_reg[0][num_beats][0] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [0]),
        .Q(\mem_q_reg[0][num_beats] [0]));
  FDCE \mem_q_reg[0][num_beats][1] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [1]),
        .Q(\mem_q_reg[0][num_beats] [1]));
  FDCE \mem_q_reg[0][num_beats][2] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [2]),
        .Q(\mem_q_reg[0][num_beats] [2]));
  FDCE \mem_q_reg[0][num_beats][3] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [3]),
        .Q(\mem_q_reg[0][num_beats] [3]));
  FDCE \mem_q_reg[0][num_beats][4] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [4]),
        .Q(\mem_q_reg[0][num_beats] [4]));
  FDCE \mem_q_reg[0][num_beats][5] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [5]),
        .Q(\mem_q_reg[0][num_beats] [5]));
  FDCE \mem_q_reg[0][num_beats][6] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [6]),
        .Q(\mem_q_reg[0][num_beats] [6]));
  FDCE \mem_q_reg[0][num_beats][7] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [7]),
        .Q(\mem_q_reg[0][num_beats] [7]));
  FDCE \mem_q_reg[0][offset][0] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][offset][2]_1 [0]),
        .Q(\mem_q_reg[0][offset] [0]));
  FDCE \mem_q_reg[0][offset][1] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][offset][2]_1 [1]),
        .Q(\mem_q_reg[0][offset] [1]));
  FDCE \mem_q_reg[0][offset][2] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][offset][2]_1 [2]),
        .Q(\mem_q_reg[0][offset] [2]));
  FDCE \mem_q_reg[0][tailer][0] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [0]),
        .Q(\mem_q_reg[0][tailer] [0]));
  FDCE \mem_q_reg[0][tailer][1] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [1]),
        .Q(\mem_q_reg[0][tailer] [1]));
  FDCE \mem_q_reg[0][tailer][2] 
       (.C(clk),
        .CE(\mem_q[0][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [2]),
        .Q(\mem_q_reg[0][tailer] [2]));
  FDCE \mem_q_reg[1][is_single] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\w_req[w_dp_req][is_single] ),
        .Q(\mem_q_reg[1][is_single]__0 ));
  FDCE \mem_q_reg[1][num_beats][0] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [0]),
        .Q(\mem_q_reg[1][num_beats] [0]));
  FDCE \mem_q_reg[1][num_beats][1] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [1]),
        .Q(\mem_q_reg[1][num_beats] [1]));
  FDCE \mem_q_reg[1][num_beats][2] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [2]),
        .Q(\mem_q_reg[1][num_beats] [2]));
  FDCE \mem_q_reg[1][num_beats][3] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [3]),
        .Q(\mem_q_reg[1][num_beats] [3]));
  FDCE \mem_q_reg[1][num_beats][4] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [4]),
        .Q(\mem_q_reg[1][num_beats] [4]));
  FDCE \mem_q_reg[1][num_beats][5] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [5]),
        .Q(\mem_q_reg[1][num_beats] [5]));
  FDCE \mem_q_reg[1][num_beats][6] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [6]),
        .Q(\mem_q_reg[1][num_beats] [6]));
  FDCE \mem_q_reg[1][num_beats][7] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [7]),
        .Q(\mem_q_reg[1][num_beats] [7]));
  FDCE \mem_q_reg[1][offset][0] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][offset][2]_1 [0]),
        .Q(\mem_q_reg[1][offset] [0]));
  FDCE \mem_q_reg[1][offset][1] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][offset][2]_1 [1]),
        .Q(\mem_q_reg[1][offset] [1]));
  FDCE \mem_q_reg[1][offset][2] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][offset][2]_1 [2]),
        .Q(\mem_q_reg[1][offset] [2]));
  FDCE \mem_q_reg[1][tailer][0] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [0]),
        .Q(\mem_q_reg[1][tailer] [0]));
  FDCE \mem_q_reg[1][tailer][1] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [1]),
        .Q(\mem_q_reg[1][tailer] [1]));
  FDCE \mem_q_reg[1][tailer][2] 
       (.C(clk),
        .CE(\mem_q[1][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [2]),
        .Q(\mem_q_reg[1][tailer] [2]));
  FDCE \mem_q_reg[2][is_single] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\w_req[w_dp_req][is_single] ),
        .Q(\mem_q_reg[2][is_single]__0 ));
  FDCE \mem_q_reg[2][num_beats][0] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [0]),
        .Q(\mem_q_reg[2][num_beats] [0]));
  FDCE \mem_q_reg[2][num_beats][1] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [1]),
        .Q(\mem_q_reg[2][num_beats] [1]));
  FDCE \mem_q_reg[2][num_beats][2] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [2]),
        .Q(\mem_q_reg[2][num_beats] [2]));
  FDCE \mem_q_reg[2][num_beats][3] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [3]),
        .Q(\mem_q_reg[2][num_beats] [3]));
  FDCE \mem_q_reg[2][num_beats][4] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [4]),
        .Q(\mem_q_reg[2][num_beats] [4]));
  FDCE \mem_q_reg[2][num_beats][5] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [5]),
        .Q(\mem_q_reg[2][num_beats] [5]));
  FDCE \mem_q_reg[2][num_beats][6] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [6]),
        .Q(\mem_q_reg[2][num_beats] [6]));
  FDCE \mem_q_reg[2][num_beats][7] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][num_beats][7]_0 [7]),
        .Q(\mem_q_reg[2][num_beats] [7]));
  FDCE \mem_q_reg[2][offset][0] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][offset][2]_1 [0]),
        .Q(\mem_q_reg[2][offset] [0]));
  FDCE \mem_q_reg[2][offset][1] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][offset][2]_1 [1]),
        .Q(\mem_q_reg[2][offset] [1]));
  FDCE \mem_q_reg[2][offset][2] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][offset][2]_1 [2]),
        .Q(\mem_q_reg[2][offset] [2]));
  FDCE \mem_q_reg[2][tailer][0] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [0]),
        .Q(\mem_q_reg[2][tailer] [0]));
  FDCE \mem_q_reg[2][tailer][1] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [1]),
        .Q(\mem_q_reg[2][tailer] [1]));
  FDCE \mem_q_reg[2][tailer][2] 
       (.C(clk),
        .CE(\mem_q[2][offset][2]_i_1__0_n_0 ),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\mem_q_reg[0][tailer][2]_0 [2]),
        .Q(\mem_q_reg[2][tailer] [2]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[0]_i_1__0 
       (.I0(read_pointer_q[0]),
        .I1(read_pointer_q[1]),
        .O(\read_pointer_q[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[1]_i_1__10 
       (.I0(\mem_q_reg[1][is_single]_5 ),
        .I1(axi_mst_rsp_w_ready_1),
        .O(axi_mst_rsp_w_ready_6));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[1]_i_1__11 
       (.I0(\mem_q_reg[1][offset][1]_0 ),
        .I1(axi_mst_rsp_w_ready_1),
        .O(axi_mst_rsp_w_ready_7));
  LUT5 #(
    .INIT(32'h000000FE)) 
    \read_pointer_q[1]_i_1__2 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .I2(Q),
        .I3(\axi_mst_req_w_strb[7]_INST_0_i_1_n_0 ),
        .I4(axi_mst_rsp_w_ready_1),
        .O(read_pointer_q0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_pointer_q[1]_i_1__3 
       (.I0(\mem_q_reg[1][is_single]_6 ),
        .I1(axi_mst_rsp_w_ready_1),
        .O(axi_mst_rsp_w_ready_15));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[1]_i_1__5 
       (.I0(\mem_q_reg[1][is_single]_0 ),
        .I1(axi_mst_rsp_w_ready_1),
        .O(axi_mst_rsp_w_ready_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[1]_i_1__6 
       (.I0(\mem_q_reg[1][is_single]_1 ),
        .I1(axi_mst_rsp_w_ready_1),
        .O(axi_mst_rsp_w_ready_2));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[1]_i_1__7 
       (.I0(\mem_q_reg[1][is_single]_2 ),
        .I1(axi_mst_rsp_w_ready_1),
        .O(axi_mst_rsp_w_ready_3));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[1]_i_1__8 
       (.I0(\mem_q_reg[1][is_single]_3 ),
        .I1(axi_mst_rsp_w_ready_1),
        .O(axi_mst_rsp_w_ready_4));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[1]_i_1__9 
       (.I0(\mem_q_reg[1][is_single]_4 ),
        .I1(axi_mst_rsp_w_ready_1),
        .O(axi_mst_rsp_w_ready_5));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_pointer_q[1]_i_2 
       (.I0(read_pointer_q[0]),
        .I1(read_pointer_q[1]),
        .O(\read_pointer_q[1]_i_2_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\read_pointer_q[0]_i_1__0_n_0 ),
        .Q(read_pointer_q[0]));
  FDCE \read_pointer_q_reg[1] 
       (.C(clk),
        .CE(read_pointer_q0),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\read_pointer_q[1]_i_2_n_0 ),
        .Q(read_pointer_q[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__11 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .O(\status_cnt_q[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h66666698)) 
    \status_cnt_q[1]_i_1__14 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .I2(Q),
        .I3(\axi_mst_req_w_strb[7]_INST_0_i_1_n_0 ),
        .I4(axi_mst_rsp_w_ready_1),
        .O(\status_cnt_q[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \status_cnt_q[1]_i_1__15 
       (.I0(\mem_q_reg[1][is_single]_6 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[1]_0 [0]),
        .I3(\status_cnt_q_reg[1]_0 [1]),
        .O(\status_cnt_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h1EE1)) 
    \status_cnt_q[1]_i_1__16 
       (.I0(\mem_q_reg[1][is_single]_0 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[1]_1 [0]),
        .I3(\status_cnt_q_reg[1]_1 [1]),
        .O(\status_cnt_q_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h1EE1)) 
    \status_cnt_q[1]_i_1__17 
       (.I0(\mem_q_reg[1][is_single]_1 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[1]_2 [0]),
        .I3(\status_cnt_q_reg[1]_2 [1]),
        .O(\status_cnt_q_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h1EE1)) 
    \status_cnt_q[1]_i_1__18 
       (.I0(\mem_q_reg[1][is_single]_2 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[1]_3 [0]),
        .I3(\status_cnt_q_reg[1]_3 [1]),
        .O(\status_cnt_q_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h1EE1)) 
    \status_cnt_q[1]_i_1__19 
       (.I0(\mem_q_reg[1][is_single]_3 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[1]_4 [0]),
        .I3(\status_cnt_q_reg[1]_4 [1]),
        .O(\status_cnt_q_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h1EE1)) 
    \status_cnt_q[1]_i_1__20 
       (.I0(\mem_q_reg[1][is_single]_4 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[1]_5 [0]),
        .I3(\status_cnt_q_reg[1]_5 [1]),
        .O(\status_cnt_q_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h1EE1)) 
    \status_cnt_q[1]_i_1__21 
       (.I0(\mem_q_reg[1][is_single]_5 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[1]_6 [0]),
        .I3(\status_cnt_q_reg[1]_6 [1]),
        .O(\status_cnt_q_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h1EE1)) 
    \status_cnt_q[1]_i_1__22 
       (.I0(\mem_q_reg[1][offset][1]_0 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[1]_7 [1]),
        .I3(\status_cnt_q_reg[1]_7 [0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h111E)) 
    \status_cnt_q[2]_i_1__10 
       (.I0(\mem_q_reg[1][is_single]_5 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[0]_9 ),
        .I3(\status_cnt_q_reg[0]_16 ),
        .O(axi_mst_rsp_w_ready_14));
  LUT4 #(
    .INIT(16'h11E1)) 
    \status_cnt_q[2]_i_1__11 
       (.I0(\mem_q_reg[1][offset][1]_0 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[0]_17 ),
        .I3(\status_cnt_q_reg[0]_9 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFF01000000FE)) 
    \status_cnt_q[2]_i_1__3 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .I2(Q),
        .I3(\axi_mst_req_w_strb[7]_INST_0_i_1_n_0 ),
        .I4(axi_mst_rsp_w_ready_1),
        .I5(write_pointer_q0),
        .O(status_cnt_n));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h222D)) 
    \status_cnt_q[2]_i_1__4 
       (.I0(\mem_q_reg[1][is_single]_6 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[0]_9 ),
        .I3(\status_cnt_q_reg[0]_10 ),
        .O(axi_mst_rsp_w_ready_8));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h111E)) 
    \status_cnt_q[2]_i_1__5 
       (.I0(\mem_q_reg[1][is_single]_0 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[0]_9 ),
        .I3(\status_cnt_q_reg[0]_11 ),
        .O(axi_mst_rsp_w_ready_9));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h111E)) 
    \status_cnt_q[2]_i_1__6 
       (.I0(\mem_q_reg[1][is_single]_1 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[0]_9 ),
        .I3(\status_cnt_q_reg[0]_12 ),
        .O(axi_mst_rsp_w_ready_10));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h111E)) 
    \status_cnt_q[2]_i_1__7 
       (.I0(\mem_q_reg[1][is_single]_2 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[0]_9 ),
        .I3(\status_cnt_q_reg[0]_13 ),
        .O(axi_mst_rsp_w_ready_11));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h111E)) 
    \status_cnt_q[2]_i_1__8 
       (.I0(\mem_q_reg[1][is_single]_3 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[0]_9 ),
        .I3(\status_cnt_q_reg[0]_14 ),
        .O(axi_mst_rsp_w_ready_12));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h111E)) 
    \status_cnt_q[2]_i_1__9 
       (.I0(\mem_q_reg[1][is_single]_4 ),
        .I1(axi_mst_rsp_w_ready_1),
        .I2(\status_cnt_q_reg[0]_9 ),
        .I3(\status_cnt_q_reg[0]_15 ),
        .O(axi_mst_rsp_w_ready_13));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h1FFEE000)) 
    \status_cnt_q[2]_i_2__1 
       (.I0(axi_mst_rsp_w_ready_1),
        .I1(\axi_mst_req_w_strb[7]_INST_0_i_1_n_0 ),
        .I2(\status_cnt_q_reg_n_0_[1] ),
        .I3(\status_cnt_q_reg_n_0_[0] ),
        .I4(Q),
        .O(\status_cnt_q[2]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \status_cnt_q[2]_i_3 
       (.I0(axi_mst_req_w_last_INST_0_i_1_n_0),
        .I1(axi_mst_rsp_w_ready),
        .O(axi_mst_rsp_w_ready_1));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\status_cnt_q[0]_i_1__11_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[0] ));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\status_cnt_q[1]_i_1__14_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[1] ));
  FDCE \status_cnt_q_reg[2] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\status_cnt_q[2]_i_2__1_n_0 ),
        .Q(Q));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A2A2F2A)) 
    w_cnt_valid_q_i_4
       (.I0(axi_mst_req_w_valid_0),
        .I1(\mem_q_reg[1][offset][1]_1 ),
        .I2(\axi_mst_req_w_strb[0]_INST_0_i_2_n_0 ),
        .I3(w_cnt_valid_q_i_2),
        .I4(\mem_q_reg[1][offset][1]_2 ),
        .I5(w_cnt_valid_q_i_6_n_0),
        .O(\status_cnt_q_reg[0]_8 ));
  LUT5 #(
    .INIT(32'hEF08AA08)) 
    w_cnt_valid_q_i_6
       (.I0(w_cnt_valid_q_i_4_0),
        .I1(w_cnt_valid_q_i_7_n_0),
        .I2(\axi_mst_req_w_strb[0]_INST_0_i_2_n_0 ),
        .I3(\mem_q_reg[0][offset][2]_0 ),
        .I4(w_cnt_valid_q_i_4_1),
        .O(w_cnt_valid_q_i_6_n_0));
  LUT5 #(
    .INIT(32'hF035FF35)) 
    w_cnt_valid_q_i_7
       (.I0(\mem_q_reg[0][offset] [1]),
        .I1(\mem_q_reg[2][offset] [1]),
        .I2(read_pointer_q[1]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[1][offset] [1]),
        .O(w_cnt_valid_q_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \w_num_beats_q[0]_i_2 
       (.I0(\mem_q_reg[0][num_beats] [0]),
        .I1(\mem_q_reg[1][num_beats] [0]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[2][num_beats] [0]),
        .O(\mem_q_reg[0][num_beats][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \w_num_beats_q[1]_i_2 
       (.I0(\mem_q_reg[0][num_beats] [1]),
        .I1(\mem_q_reg[1][num_beats] [1]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[2][num_beats] [1]),
        .O(\mem_q_reg[0][num_beats][1]_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \w_num_beats_q[2]_i_2 
       (.I0(\mem_q_reg[1][num_beats] [2]),
        .I1(\mem_q_reg[0][num_beats] [2]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[2][num_beats] [2]),
        .O(\mem_q_reg[1][num_beats][2]_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \w_num_beats_q[3]_i_2 
       (.I0(\mem_q_reg[1][num_beats] [3]),
        .I1(\mem_q_reg[0][num_beats] [3]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[2][num_beats] [3]),
        .O(\mem_q_reg[1][num_beats][3]_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \w_num_beats_q[4]_i_3 
       (.I0(\mem_q_reg[2][num_beats] [4]),
        .I1(\mem_q_reg[1][num_beats] [4]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[0][num_beats] [4]),
        .O(\mem_q_reg[2][num_beats][4]_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \w_num_beats_q[5]_i_3 
       (.I0(\mem_q_reg[1][num_beats] [5]),
        .I1(\mem_q_reg[0][num_beats] [5]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[2][num_beats] [5]),
        .O(\mem_q_reg[1][num_beats][5]_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \w_num_beats_q[6]_i_2 
       (.I0(\mem_q_reg[1][num_beats] [6]),
        .I1(\mem_q_reg[0][num_beats] [6]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[2][num_beats] [6]),
        .O(\mem_q_reg[1][num_beats][6]_0 ));
  LUT6 #(
    .INIT(64'h00000000C4F4C7F7)) 
    \w_num_beats_q[7]_i_1 
       (.I0(\mem_q_reg[1][is_single]__0 ),
        .I1(read_pointer_q[0]),
        .I2(read_pointer_q[1]),
        .I3(\mem_q_reg[2][is_single]__0 ),
        .I4(\mem_q_reg[0][is_single]__0 ),
        .I5(axi_mst_rsp_w_ready_1),
        .O(\mem_q_reg[1][is_single]_7 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \w_num_beats_q[7]_i_5 
       (.I0(\mem_q_reg[2][num_beats] [7]),
        .I1(\mem_q_reg[1][num_beats] [7]),
        .I2(read_pointer_q[0]),
        .I3(read_pointer_q[1]),
        .I4(\mem_q_reg[0][num_beats] [7]),
        .O(\mem_q_reg[2][num_beats][7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[0]_i_1__0 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write_pointer_q[1]_i_2 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[1]_i_2_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(write_pointer_q0),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\write_pointer_q[0]_i_1__0_n_0 ),
        .Q(write_pointer_q[0]));
  FDCE \write_pointer_q_reg[1] 
       (.C(clk),
        .CE(write_pointer_q0),
        .CLR(\mem_q_reg[1][num_beats][0]_0 ),
        .D(\write_pointer_q[1]_i_2_n_0 ),
        .Q(write_pointer_q[1]));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized8
   (\status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[2]_0 ,
    axi_mst_rsp_b_valid_0,
    status_cnt_n,
    clk,
    \status_cnt_q_reg[0]_1 ,
    axi_mst_rsp_b_valid,
    \read_pointer_q_reg[2]_0 ,
    write_pointer_q0,
    CO);
  output \status_cnt_q_reg[0]_0 ;
  output \status_cnt_q_reg[2]_0 ;
  output axi_mst_rsp_b_valid_0;
  input status_cnt_n;
  input clk;
  input \status_cnt_q_reg[0]_1 ;
  input axi_mst_rsp_b_valid;
  input \read_pointer_q_reg[2]_0 ;
  input write_pointer_q0;
  input [0:0]CO;

  wire [0:0]CO;
  wire axi_mst_rsp_b_valid;
  wire axi_mst_rsp_b_valid_0;
  wire clk;
  wire \completed_q[63]_i_8_n_0 ;
  wire \mem_q[0][0]_i_1_n_0 ;
  wire \mem_q[1][0]_i_1_n_0 ;
  wire \mem_q[2][0]_i_1_n_0 ;
  wire \mem_q[3][0]_i_1_n_0 ;
  wire \mem_q[4][0]_i_1_n_0 ;
  wire \mem_q[5][0]_i_1_n_0 ;
  wire [0:0]\mem_q_reg[0]_11 ;
  wire [0:0]\mem_q_reg[1]_10 ;
  wire [0:0]\mem_q_reg[2]_9 ;
  wire [0:0]\mem_q_reg[3]_8 ;
  wire [0:0]\mem_q_reg[4]_7 ;
  wire [0:0]\mem_q_reg[5]_6 ;
  wire [2:0]read_pointer_q;
  wire \read_pointer_q[0]_i_1__2_n_0 ;
  wire \read_pointer_q[1]_i_1__4_n_0 ;
  wire \read_pointer_q[2]_i_2__0_n_0 ;
  wire \read_pointer_q_reg[2]_0 ;
  wire status_cnt_n;
  wire \status_cnt_q[0]_i_1__10_n_0 ;
  wire \status_cnt_q[1]_i_1__10_n_0 ;
  wire \status_cnt_q[2]_i_1__1_n_0 ;
  wire \status_cnt_q[3]_i_2_n_0 ;
  wire [3:3]status_cnt_q_reg;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg_n_0_[0] ;
  wire \status_cnt_q_reg_n_0_[1] ;
  wire \status_cnt_q_reg_n_0_[2] ;
  wire [2:0]write_pointer_q;
  wire write_pointer_q0;
  wire \write_pointer_q[0]_i_1__1_n_0 ;
  wire \write_pointer_q[1]_i_1__9_n_0 ;
  wire \write_pointer_q[2]_i_1__0_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    axi_mst_req_b_ready_INST_0_i_24
       (.I0(\status_cnt_q_reg_n_0_[2] ),
        .I1(\status_cnt_q_reg_n_0_[1] ),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .I3(status_cnt_q_reg),
        .O(\status_cnt_q_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hA8A8A80808A80808)) 
    \completed_q[63]_i_3 
       (.I0(axi_mst_rsp_b_valid),
        .I1(\completed_q[63]_i_8_n_0 ),
        .I2(read_pointer_q[2]),
        .I3(read_pointer_q[0]),
        .I4(\mem_q_reg[4]_7 ),
        .I5(\mem_q_reg[5]_6 ),
        .O(axi_mst_rsp_b_valid_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \completed_q[63]_i_8 
       (.I0(\mem_q_reg[3]_8 ),
        .I1(\mem_q_reg[2]_9 ),
        .I2(read_pointer_q[1]),
        .I3(\mem_q_reg[1]_10 ),
        .I4(read_pointer_q[0]),
        .I5(\mem_q_reg[0]_11 ),
        .O(\completed_q[63]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFF00000100)) 
    \mem_q[0][0]_i_1 
       (.I0(CO),
        .I1(write_pointer_q[1]),
        .I2(write_pointer_q[0]),
        .I3(write_pointer_q0),
        .I4(write_pointer_q[2]),
        .I5(\mem_q_reg[0]_11 ),
        .O(\mem_q[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFF00100000)) 
    \mem_q[1][0]_i_1 
       (.I0(CO),
        .I1(write_pointer_q[1]),
        .I2(write_pointer_q[0]),
        .I3(write_pointer_q[2]),
        .I4(write_pointer_q0),
        .I5(\mem_q_reg[1]_10 ),
        .O(\mem_q[1][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFF00001000)) 
    \mem_q[2][0]_i_1 
       (.I0(CO),
        .I1(write_pointer_q[0]),
        .I2(write_pointer_q[1]),
        .I3(write_pointer_q0),
        .I4(write_pointer_q[2]),
        .I5(\mem_q_reg[2]_9 ),
        .O(\mem_q[2][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00400000)) 
    \mem_q[3][0]_i_1 
       (.I0(CO),
        .I1(write_pointer_q[1]),
        .I2(write_pointer_q[0]),
        .I3(write_pointer_q[2]),
        .I4(write_pointer_q0),
        .I5(\mem_q_reg[3]_8 ),
        .O(\mem_q[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFF00040000)) 
    \mem_q[4][0]_i_1 
       (.I0(CO),
        .I1(write_pointer_q0),
        .I2(write_pointer_q[0]),
        .I3(write_pointer_q[1]),
        .I4(write_pointer_q[2]),
        .I5(\mem_q_reg[4]_7 ),
        .O(\mem_q[4][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF00004000)) 
    \mem_q[5][0]_i_1 
       (.I0(CO),
        .I1(write_pointer_q0),
        .I2(write_pointer_q[2]),
        .I3(write_pointer_q[0]),
        .I4(write_pointer_q[1]),
        .I5(\mem_q_reg[5]_6 ),
        .O(\mem_q[5][0]_i_1_n_0 ));
  FDCE \mem_q_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q[0][0]_i_1_n_0 ),
        .Q(\mem_q_reg[0]_11 ));
  FDCE \mem_q_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q[1][0]_i_1_n_0 ),
        .Q(\mem_q_reg[1]_10 ));
  FDCE \mem_q_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q[2][0]_i_1_n_0 ),
        .Q(\mem_q_reg[2]_9 ));
  FDCE \mem_q_reg[3][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q[3][0]_i_1_n_0 ),
        .Q(\mem_q_reg[3]_8 ));
  FDCE \mem_q_reg[4][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q[4][0]_i_1_n_0 ),
        .Q(\mem_q_reg[4]_7 ));
  FDCE \mem_q_reg[5][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q[5][0]_i_1_n_0 ),
        .Q(\mem_q_reg[5]_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \read_pointer_q[0]_i_1__2 
       (.I0(read_pointer_q[0]),
        .O(\read_pointer_q[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h26)) 
    \read_pointer_q[1]_i_1__4 
       (.I0(read_pointer_q[1]),
        .I1(read_pointer_q[0]),
        .I2(read_pointer_q[2]),
        .O(\read_pointer_q[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \read_pointer_q[2]_i_1__0 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .I1(status_cnt_q_reg),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .I4(axi_mst_rsp_b_valid),
        .I5(\read_pointer_q_reg[2]_0 ),
        .O(\status_cnt_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \read_pointer_q[2]_i_2__0 
       (.I0(read_pointer_q[2]),
        .I1(read_pointer_q[0]),
        .I2(read_pointer_q[1]),
        .O(\read_pointer_q[2]_i_2__0_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\read_pointer_q[0]_i_1__2_n_0 ),
        .Q(read_pointer_q[0]));
  FDCE \read_pointer_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\read_pointer_q[1]_i_1__4_n_0 ),
        .Q(read_pointer_q[1]));
  FDCE \read_pointer_q_reg[2] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\read_pointer_q[2]_i_2__0_n_0 ),
        .Q(read_pointer_q[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__10 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .O(\status_cnt_q[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \status_cnt_q[1]_i_1__10 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .I1(\status_cnt_q_reg[0]_0 ),
        .I2(\status_cnt_q_reg_n_0_[1] ),
        .O(\status_cnt_q[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \status_cnt_q[2]_i_1__1 
       (.I0(\status_cnt_q_reg_n_0_[0] ),
        .I1(\status_cnt_q_reg[0]_0 ),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .O(\status_cnt_q[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \status_cnt_q[3]_i_2 
       (.I0(status_cnt_q_reg),
        .I1(\status_cnt_q_reg_n_0_[2] ),
        .I2(\status_cnt_q_reg_n_0_[0] ),
        .I3(\status_cnt_q_reg_n_0_[1] ),
        .I4(\status_cnt_q_reg[0]_0 ),
        .O(\status_cnt_q[3]_i_2_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\status_cnt_q[0]_i_1__10_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[0] ));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\status_cnt_q[1]_i_1__10_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[1] ));
  FDCE \status_cnt_q_reg[2] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\status_cnt_q[2]_i_1__1_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[2] ));
  FDCE \status_cnt_q_reg[3] 
       (.C(clk),
        .CE(status_cnt_n),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\status_cnt_q[3]_i_2_n_0 ),
        .Q(status_cnt_q_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \write_pointer_q[0]_i_1__1 
       (.I0(write_pointer_q[0]),
        .O(\write_pointer_q[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h26)) 
    \write_pointer_q[1]_i_1__9 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(write_pointer_q[2]),
        .O(\write_pointer_q[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \write_pointer_q[2]_i_1__0 
       (.I0(write_pointer_q[2]),
        .I1(write_pointer_q[0]),
        .I2(write_pointer_q[1]),
        .O(\write_pointer_q[2]_i_1__0_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(write_pointer_q0),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\write_pointer_q[0]_i_1__1_n_0 ),
        .Q(write_pointer_q[0]));
  FDCE \write_pointer_q_reg[1] 
       (.C(clk),
        .CE(write_pointer_q0),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\write_pointer_q[1]_i_1__9_n_0 ),
        .Q(write_pointer_q[1]));
  FDCE \write_pointer_q_reg[2] 
       (.C(clk),
        .CE(write_pointer_q0),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\write_pointer_q[2]_i_1__0_n_0 ),
        .Q(write_pointer_q[2]));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9
   (\status_cnt_q_reg[2]_0 ,
    Q,
    \read_pointer_q_reg[1]_0 ,
    \status_cnt_q_reg[2]_1 ,
    \status_cnt_q_reg[0]_0 ,
    \mem_q_reg[0][7]_0 ,
    \mem_q_reg[1][7]_0 ,
    \mem_q_reg[2][7]_0 ,
    \status_cnt_q_reg[2]_2 ,
    \status_cnt_q_reg[2]_3 ,
    \mem_q_reg[2][0]_0 ,
    \mem_q_reg[2][0]_1 ,
    axi_mst_req_w_last_INST_0_i_4,
    \read_pointer_q_reg[1]_1 ,
    clk,
    \write_pointer_q_reg[0]_0 ,
    \mem_q_reg[1][7]_1 ,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[1]_0 ,
    E);
  output \status_cnt_q_reg[2]_0 ;
  output [1:0]Q;
  output [1:0]\read_pointer_q_reg[1]_0 ;
  output \status_cnt_q_reg[2]_1 ;
  output \status_cnt_q_reg[0]_0 ;
  output [7:0]\mem_q_reg[0][7]_0 ;
  output [7:0]\mem_q_reg[1][7]_0 ;
  output [7:0]\mem_q_reg[2][7]_0 ;
  input \status_cnt_q_reg[2]_2 ;
  input \status_cnt_q_reg[2]_3 ;
  input \mem_q_reg[2][0]_0 ;
  input \mem_q_reg[2][0]_1 ;
  input axi_mst_req_w_last_INST_0_i_4;
  input [0:0]\read_pointer_q_reg[1]_1 ;
  input clk;
  input \write_pointer_q_reg[0]_0 ;
  input [7:0]\mem_q_reg[1][7]_1 ;
  input [0:0]\status_cnt_q_reg[0]_1 ;
  input [0:0]\status_cnt_q_reg[1]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_w_last_INST_0_i_4;
  wire clk;
  wire mem_q;
  wire \mem_q[0][7]_i_1_n_0 ;
  wire \mem_q[1][7]_i_1_n_0 ;
  wire [7:0]\mem_q_reg[0][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_1 ;
  wire \mem_q_reg[2][0]_0 ;
  wire \mem_q_reg[2][0]_1 ;
  wire [7:0]\mem_q_reg[2][7]_0 ;
  wire \read_pointer_q[0]_i_1__10_n_0 ;
  wire \read_pointer_q[1]_i_2__8_n_0 ;
  wire [1:0]\read_pointer_q_reg[1]_0 ;
  wire [0:0]\read_pointer_q_reg[1]_1 ;
  wire \status_cnt_q[0]_i_1__19_n_0 ;
  wire \status_cnt_q[2]_i_2__2_n_0 ;
  wire \status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire \status_cnt_q_reg[2]_2 ;
  wire \status_cnt_q_reg[2]_3 ;
  wire \status_cnt_q_reg_n_0_[2] ;
  wire [1:0]write_pointer_q;
  wire \write_pointer_q[0]_i_1__9_n_0 ;
  wire \write_pointer_q[1]_i_2__7_n_0 ;
  wire \write_pointer_q_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_mst_req_r_ready_INST_0_i_8
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    axi_mst_req_w_last_INST_0_i_7
       (.I0(axi_mst_req_w_last_INST_0_i_4),
        .I1(\status_cnt_q_reg[2]_2 ),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\status_cnt_q_reg[2]_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_q[0][7]_i_1 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(\mem_q[0][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_q[1][7]_i_1 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(\mem_q[1][7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_q[2][7]_i_1 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(mem_q));
  FDCE \mem_q_reg[0][0] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[0][7]_0 [0]));
  FDCE \mem_q_reg[0][1] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[0][7]_0 [1]));
  FDCE \mem_q_reg[0][2] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[0][7]_0 [2]));
  FDCE \mem_q_reg[0][3] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[0][7]_0 [3]));
  FDCE \mem_q_reg[0][4] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[0][7]_0 [4]));
  FDCE \mem_q_reg[0][5] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[0][7]_0 [5]));
  FDCE \mem_q_reg[0][6] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[0][7]_0 [6]));
  FDCE \mem_q_reg[0][7] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[0][7]_0 [7]));
  FDCE \mem_q_reg[1][0] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[1][7]_0 [0]));
  FDCE \mem_q_reg[1][1] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[1][7]_0 [1]));
  FDCE \mem_q_reg[1][2] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[1][7]_0 [2]));
  FDCE \mem_q_reg[1][3] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[1][7]_0 [3]));
  FDCE \mem_q_reg[1][4] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[1][7]_0 [4]));
  FDCE \mem_q_reg[1][5] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[1][7]_0 [5]));
  FDCE \mem_q_reg[1][6] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[1][7]_0 [6]));
  FDCE \mem_q_reg[1][7] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[1][7]_0 [7]));
  FDCE \mem_q_reg[2][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[2][7]_0 [0]));
  FDCE \mem_q_reg[2][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[2][7]_0 [1]));
  FDCE \mem_q_reg[2][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[2][7]_0 [2]));
  FDCE \mem_q_reg[2][3] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[2][7]_0 [3]));
  FDCE \mem_q_reg[2][4] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[2][7]_0 [4]));
  FDCE \mem_q_reg[2][5] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[2][7]_0 [5]));
  FDCE \mem_q_reg[2][6] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[2][7]_0 [6]));
  FDCE \mem_q_reg[2][7] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[2][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[0]_i_1__10 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_pointer_q[1]_i_2__8 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[1]_i_2__8_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(\read_pointer_q_reg[1]_1 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\read_pointer_q[0]_i_1__10_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [0]));
  FDCE \read_pointer_q_reg[1] 
       (.C(clk),
        .CE(\read_pointer_q_reg[1]_1 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\read_pointer_q[1]_i_2__8_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__19 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h2DF0F0D0)) 
    \status_cnt_q[2]_i_2__2 
       (.I0(\status_cnt_q_reg[2]_2 ),
        .I1(\status_cnt_q_reg[2]_3 ),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\status_cnt_q[2]_i_2__2_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_1 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\status_cnt_q[0]_i_1__19_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_1 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\status_cnt_q_reg[1]_0 ),
        .Q(Q[1]));
  FDCE \status_cnt_q_reg[2] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_1 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\status_cnt_q[2]_i_2__2_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h01)) 
    w_cnt_valid_q_i_5
       (.I0(\status_cnt_q_reg_n_0_[2] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\status_cnt_q_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[0]_i_1__9 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write_pointer_q[1]_i_2__7 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[1]_i_2__7_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\write_pointer_q[0]_i_1__9_n_0 ),
        .Q(write_pointer_q[0]));
  FDCE \write_pointer_q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\write_pointer_q[1]_i_2__7_n_0 ),
        .Q(write_pointer_q[1]));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9_10
   (\read_pointer_q_reg[1]_0 ,
    Q,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[0]_2 ,
    w_cnt_valid_q_reg,
    \mem_q_reg[0][7]_0 ,
    \mem_q_reg[1][7]_0 ,
    \mem_q_reg[2][7]_0 ,
    \status_cnt_q_reg[2]_1 ,
    w_cnt_valid_q_reg_0,
    \mem_q_reg[2][0]_0 ,
    \mem_q_reg[2][0]_1 ,
    w_cnt_valid_q_reg_1,
    w_cnt_valid_q_reg_2,
    w_cnt_valid_q_reg_3,
    \mem_q[0][data][0]_i_8 ,
    \mem_q[0][data][0]_i_8_0 ,
    \mem_q[0][data][0]_i_8_1 ,
    \mem_q[0][data][0]_i_8_2 ,
    axi_mst_req_r_ready_INST_0_i_1,
    axi_mst_req_r_ready_INST_0_i_1_0,
    w_cnt_valid_q_reg_4,
    w_cnt_valid_q_reg_5,
    w_cnt_valid_q,
    \read_pointer_q_reg[0]_0 ,
    clk,
    \write_pointer_q_reg[0]_0 ,
    \mem_q_reg[1][7]_1 ,
    \status_cnt_q_reg[0]_3 ,
    \status_cnt_q_reg[1]_0 ,
    E);
  output [1:0]\read_pointer_q_reg[1]_0 ;
  output [1:0]Q;
  output \status_cnt_q_reg[2]_0 ;
  output \status_cnt_q_reg[0]_0 ;
  output \status_cnt_q_reg[0]_1 ;
  output \status_cnt_q_reg[0]_2 ;
  output w_cnt_valid_q_reg;
  output [7:0]\mem_q_reg[0][7]_0 ;
  output [7:0]\mem_q_reg[1][7]_0 ;
  output [7:0]\mem_q_reg[2][7]_0 ;
  input \status_cnt_q_reg[2]_1 ;
  input w_cnt_valid_q_reg_0;
  input \mem_q_reg[2][0]_0 ;
  input \mem_q_reg[2][0]_1 ;
  input w_cnt_valid_q_reg_1;
  input w_cnt_valid_q_reg_2;
  input w_cnt_valid_q_reg_3;
  input \mem_q[0][data][0]_i_8 ;
  input \mem_q[0][data][0]_i_8_0 ;
  input \mem_q[0][data][0]_i_8_1 ;
  input \mem_q[0][data][0]_i_8_2 ;
  input axi_mst_req_r_ready_INST_0_i_1;
  input axi_mst_req_r_ready_INST_0_i_1_0;
  input [0:0]w_cnt_valid_q_reg_4;
  input w_cnt_valid_q_reg_5;
  input w_cnt_valid_q;
  input [0:0]\read_pointer_q_reg[0]_0 ;
  input clk;
  input \write_pointer_q_reg[0]_0 ;
  input [7:0]\mem_q_reg[1][7]_1 ;
  input [0:0]\status_cnt_q_reg[0]_3 ;
  input [0:0]\status_cnt_q_reg[1]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_r_ready_INST_0_i_1;
  wire axi_mst_req_r_ready_INST_0_i_1_0;
  wire clk;
  wire mem_q;
  wire \mem_q[0][7]_i_1__1_n_0 ;
  wire \mem_q[0][data][0]_i_8 ;
  wire \mem_q[0][data][0]_i_8_0 ;
  wire \mem_q[0][data][0]_i_8_1 ;
  wire \mem_q[0][data][0]_i_8_2 ;
  wire \mem_q[1][7]_i_1__1_n_0 ;
  wire [7:0]\mem_q_reg[0][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_1 ;
  wire \mem_q_reg[2][0]_0 ;
  wire \mem_q_reg[2][0]_1 ;
  wire [7:0]\mem_q_reg[2][7]_0 ;
  wire \read_pointer_q[0]_i_1__8_n_0 ;
  wire \read_pointer_q[1]_i_2__6_n_0 ;
  wire [0:0]\read_pointer_q_reg[0]_0 ;
  wire [1:0]\read_pointer_q_reg[1]_0 ;
  wire \status_cnt_q[0]_i_1__17_n_0 ;
  wire \status_cnt_q[2]_i_2__3_n_0 ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire [0:0]\status_cnt_q_reg[0]_3 ;
  wire [0:0]\status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire \status_cnt_q_reg_n_0_[2] ;
  wire w_cnt_valid_q;
  wire w_cnt_valid_q_reg;
  wire w_cnt_valid_q_reg_0;
  wire w_cnt_valid_q_reg_1;
  wire w_cnt_valid_q_reg_2;
  wire w_cnt_valid_q_reg_3;
  wire [0:0]w_cnt_valid_q_reg_4;
  wire w_cnt_valid_q_reg_5;
  wire [1:0]write_pointer_q;
  wire \write_pointer_q[0]_i_1__7_n_0 ;
  wire \write_pointer_q[1]_i_2__5_n_0 ;
  wire \write_pointer_q_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    axi_mst_req_r_ready_INST_0_i_5
       (.I0(\mem_q_reg[2][0]_1 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\status_cnt_q_reg_n_0_[2] ),
        .I4(axi_mst_req_r_ready_INST_0_i_1),
        .I5(axi_mst_req_r_ready_INST_0_i_1_0),
        .O(\status_cnt_q_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    axi_mst_req_w_last_INST_0_i_12
       (.I0(\status_cnt_q_reg[0]_1 ),
        .I1(\mem_q[0][data][0]_i_8 ),
        .I2(\mem_q[0][data][0]_i_8_0 ),
        .I3(\mem_q[0][data][0]_i_8_1 ),
        .I4(\mem_q[0][data][0]_i_8_2 ),
        .O(\status_cnt_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_w_last_INST_0_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_q[0][7]_i_1__1 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(\mem_q[0][7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_q[1][7]_i_1__1 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(\mem_q[1][7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_q[2][7]_i_1__1 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(mem_q));
  FDCE \mem_q_reg[0][0] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[0][7]_0 [0]));
  FDCE \mem_q_reg[0][1] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[0][7]_0 [1]));
  FDCE \mem_q_reg[0][2] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[0][7]_0 [2]));
  FDCE \mem_q_reg[0][3] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[0][7]_0 [3]));
  FDCE \mem_q_reg[0][4] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[0][7]_0 [4]));
  FDCE \mem_q_reg[0][5] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[0][7]_0 [5]));
  FDCE \mem_q_reg[0][6] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[0][7]_0 [6]));
  FDCE \mem_q_reg[0][7] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[0][7]_0 [7]));
  FDCE \mem_q_reg[1][0] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[1][7]_0 [0]));
  FDCE \mem_q_reg[1][1] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[1][7]_0 [1]));
  FDCE \mem_q_reg[1][2] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[1][7]_0 [2]));
  FDCE \mem_q_reg[1][3] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[1][7]_0 [3]));
  FDCE \mem_q_reg[1][4] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[1][7]_0 [4]));
  FDCE \mem_q_reg[1][5] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[1][7]_0 [5]));
  FDCE \mem_q_reg[1][6] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[1][7]_0 [6]));
  FDCE \mem_q_reg[1][7] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__1_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[1][7]_0 [7]));
  FDCE \mem_q_reg[2][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[2][7]_0 [0]));
  FDCE \mem_q_reg[2][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[2][7]_0 [1]));
  FDCE \mem_q_reg[2][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[2][7]_0 [2]));
  FDCE \mem_q_reg[2][3] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[2][7]_0 [3]));
  FDCE \mem_q_reg[2][4] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[2][7]_0 [4]));
  FDCE \mem_q_reg[2][5] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[2][7]_0 [5]));
  FDCE \mem_q_reg[2][6] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[2][7]_0 [6]));
  FDCE \mem_q_reg[2][7] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[2][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[0]_i_1__8 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_pointer_q[1]_i_2__6 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[1]_i_2__6_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(\read_pointer_q_reg[0]_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\read_pointer_q[0]_i_1__8_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [0]));
  FDCE \read_pointer_q_reg[1] 
       (.C(clk),
        .CE(\read_pointer_q_reg[0]_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\read_pointer_q[1]_i_2__6_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__17 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h1EF0F0E0)) 
    \status_cnt_q[2]_i_2__3 
       (.I0(\status_cnt_q_reg[2]_1 ),
        .I1(w_cnt_valid_q_reg_0),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\status_cnt_q[2]_i_2__3_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_3 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\status_cnt_q[0]_i_1__17_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_3 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\status_cnt_q_reg[1]_0 ),
        .Q(Q[1]));
  FDCE \status_cnt_q_reg[2] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_3 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\status_cnt_q[2]_i_2__3_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[2] ));
  LUT5 #(
    .INIT(32'h7F734040)) 
    w_cnt_valid_q_i_1
       (.I0(w_cnt_valid_q_reg_0),
        .I1(w_cnt_valid_q_reg_4),
        .I2(\status_cnt_q_reg[2]_0 ),
        .I3(w_cnt_valid_q_reg_5),
        .I4(w_cnt_valid_q),
        .O(w_cnt_valid_q_reg));
  LUT6 #(
    .INIT(64'h0000000055555554)) 
    w_cnt_valid_q_i_2
       (.I0(w_cnt_valid_q_reg_1),
        .I1(w_cnt_valid_q_reg_2),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(w_cnt_valid_q_reg_3),
        .O(\status_cnt_q_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[0]_i_1__7 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write_pointer_q[1]_i_2__5 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[1]_i_2__5_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\write_pointer_q[0]_i_1__7_n_0 ),
        .Q(write_pointer_q[0]));
  FDCE \write_pointer_q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\write_pointer_q[1]_i_2__5_n_0 ),
        .Q(write_pointer_q[1]));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9_12
   (\read_pointer_q_reg[1]_0 ,
    Q,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    \mem_q_reg[0][7]_0 ,
    \mem_q_reg[1][7]_0 ,
    \mem_q_reg[2][7]_0 ,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[2]_1 ,
    \mem_q_reg[2][0]_0 ,
    \mem_q_reg[2][0]_1 ,
    \read_pointer_q_reg[0]_0 ,
    clk,
    \status_cnt_q_reg[0]_2 ,
    \mem_q_reg[1][7]_1 ,
    \status_cnt_q_reg[0]_3 ,
    \status_cnt_q_reg[1]_0 ,
    E);
  output [1:0]\read_pointer_q_reg[1]_0 ;
  output [1:0]Q;
  output \status_cnt_q_reg[0]_0 ;
  output \status_cnt_q_reg[0]_1 ;
  output [7:0]\mem_q_reg[0][7]_0 ;
  output [7:0]\mem_q_reg[1][7]_0 ;
  output [7:0]\mem_q_reg[2][7]_0 ;
  input \status_cnt_q_reg[2]_0 ;
  input \status_cnt_q_reg[2]_1 ;
  input \mem_q_reg[2][0]_0 ;
  input \mem_q_reg[2][0]_1 ;
  input [0:0]\read_pointer_q_reg[0]_0 ;
  input clk;
  input \status_cnt_q_reg[0]_2 ;
  input [7:0]\mem_q_reg[1][7]_1 ;
  input [0:0]\status_cnt_q_reg[0]_3 ;
  input [0:0]\status_cnt_q_reg[1]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire mem_q;
  wire \mem_q[0][7]_i_1__2_n_0 ;
  wire \mem_q[1][7]_i_1__2_n_0 ;
  wire [7:0]\mem_q_reg[0][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_1 ;
  wire \mem_q_reg[2][0]_0 ;
  wire \mem_q_reg[2][0]_1 ;
  wire [7:0]\mem_q_reg[2][7]_0 ;
  wire \read_pointer_q[0]_i_1__7_n_0 ;
  wire \read_pointer_q[1]_i_2__5_n_0 ;
  wire [0:0]\read_pointer_q_reg[0]_0 ;
  wire [1:0]\read_pointer_q_reg[1]_0 ;
  wire \status_cnt_q[0]_i_1__16_n_0 ;
  wire \status_cnt_q[2]_i_2__5_n_0 ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire [0:0]\status_cnt_q_reg[0]_3 ;
  wire [0:0]\status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire \status_cnt_q_reg_n_0_[2] ;
  wire [1:0]write_pointer_q;
  wire \write_pointer_q[0]_i_1__6_n_0 ;
  wire \write_pointer_q[1]_i_2__4_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_mst_req_r_ready_INST_0_i_9
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_w_last_INST_0_i_9
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_q[0][7]_i_1__2 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(\mem_q[0][7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_q[1][7]_i_1__2 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(\mem_q[1][7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_q[2][7]_i_1__2 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(mem_q));
  FDCE \mem_q_reg[0][0] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[0][7]_0 [0]));
  FDCE \mem_q_reg[0][1] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[0][7]_0 [1]));
  FDCE \mem_q_reg[0][2] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[0][7]_0 [2]));
  FDCE \mem_q_reg[0][3] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[0][7]_0 [3]));
  FDCE \mem_q_reg[0][4] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[0][7]_0 [4]));
  FDCE \mem_q_reg[0][5] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[0][7]_0 [5]));
  FDCE \mem_q_reg[0][6] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[0][7]_0 [6]));
  FDCE \mem_q_reg[0][7] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[0][7]_0 [7]));
  FDCE \mem_q_reg[1][0] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[1][7]_0 [0]));
  FDCE \mem_q_reg[1][1] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[1][7]_0 [1]));
  FDCE \mem_q_reg[1][2] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[1][7]_0 [2]));
  FDCE \mem_q_reg[1][3] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[1][7]_0 [3]));
  FDCE \mem_q_reg[1][4] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[1][7]_0 [4]));
  FDCE \mem_q_reg[1][5] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[1][7]_0 [5]));
  FDCE \mem_q_reg[1][6] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[1][7]_0 [6]));
  FDCE \mem_q_reg[1][7] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__2_n_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[1][7]_0 [7]));
  FDCE \mem_q_reg[2][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[2][7]_0 [0]));
  FDCE \mem_q_reg[2][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[2][7]_0 [1]));
  FDCE \mem_q_reg[2][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[2][7]_0 [2]));
  FDCE \mem_q_reg[2][3] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[2][7]_0 [3]));
  FDCE \mem_q_reg[2][4] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[2][7]_0 [4]));
  FDCE \mem_q_reg[2][5] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[2][7]_0 [5]));
  FDCE \mem_q_reg[2][6] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[2][7]_0 [6]));
  FDCE \mem_q_reg[2][7] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[2][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[0]_i_1__7 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_pointer_q[1]_i_2__5 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[1]_i_2__5_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(\read_pointer_q_reg[0]_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\read_pointer_q[0]_i_1__7_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [0]));
  FDCE \read_pointer_q_reg[1] 
       (.C(clk),
        .CE(\read_pointer_q_reg[0]_0 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\read_pointer_q[1]_i_2__5_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__16 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h1EF0F0E0)) 
    \status_cnt_q[2]_i_2__5 
       (.I0(\status_cnt_q_reg[2]_0 ),
        .I1(\status_cnt_q_reg[2]_1 ),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\status_cnt_q[2]_i_2__5_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_3 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\status_cnt_q[0]_i_1__16_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_3 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\status_cnt_q_reg[1]_0 ),
        .Q(Q[1]));
  FDCE \status_cnt_q_reg[2] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_3 ),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\status_cnt_q[2]_i_2__5_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[0]_i_1__6 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write_pointer_q[1]_i_2__4 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[1]_i_2__4_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\write_pointer_q[0]_i_1__6_n_0 ),
        .Q(write_pointer_q[0]));
  FDCE \write_pointer_q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\status_cnt_q_reg[0]_2 ),
        .D(\write_pointer_q[1]_i_2__4_n_0 ),
        .Q(write_pointer_q[1]));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9_14
   (\read_pointer_q_reg[1]_0 ,
    Q,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[2]_1 ,
    \status_cnt_q_reg[0]_0 ,
    \mem_q_reg[0][7]_0 ,
    \mem_q_reg[1][7]_0 ,
    \mem_q_reg[2][7]_0 ,
    \status_cnt_q_reg[2]_2 ,
    \status_cnt_q_reg[2]_3 ,
    \mem_q_reg[2][0]_0 ,
    \mem_q_reg[2][0]_1 ,
    axi_mst_req_w_last_INST_0_i_1,
    axi_mst_req_w_last_INST_0_i_1_0,
    axi_mst_req_w_last_INST_0_i_1_1,
    \read_pointer_q_reg[0]_0 ,
    clk,
    \write_pointer_q_reg[0]_0 ,
    \mem_q_reg[1][7]_1 ,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[1]_0 ,
    E);
  output [1:0]\read_pointer_q_reg[1]_0 ;
  output [1:0]Q;
  output \status_cnt_q_reg[2]_0 ;
  output \status_cnt_q_reg[2]_1 ;
  output \status_cnt_q_reg[0]_0 ;
  output [7:0]\mem_q_reg[0][7]_0 ;
  output [7:0]\mem_q_reg[1][7]_0 ;
  output [7:0]\mem_q_reg[2][7]_0 ;
  input \status_cnt_q_reg[2]_2 ;
  input \status_cnt_q_reg[2]_3 ;
  input \mem_q_reg[2][0]_0 ;
  input \mem_q_reg[2][0]_1 ;
  input axi_mst_req_w_last_INST_0_i_1;
  input axi_mst_req_w_last_INST_0_i_1_0;
  input axi_mst_req_w_last_INST_0_i_1_1;
  input [0:0]\read_pointer_q_reg[0]_0 ;
  input clk;
  input \write_pointer_q_reg[0]_0 ;
  input [7:0]\mem_q_reg[1][7]_1 ;
  input [0:0]\status_cnt_q_reg[0]_1 ;
  input [0:0]\status_cnt_q_reg[1]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_w_last_INST_0_i_1;
  wire axi_mst_req_w_last_INST_0_i_1_0;
  wire axi_mst_req_w_last_INST_0_i_1_1;
  wire clk;
  wire mem_q;
  wire \mem_q[0][7]_i_1__3_n_0 ;
  wire \mem_q[1][7]_i_1__3_n_0 ;
  wire [7:0]\mem_q_reg[0][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_1 ;
  wire \mem_q_reg[2][0]_0 ;
  wire \mem_q_reg[2][0]_1 ;
  wire [7:0]\mem_q_reg[2][7]_0 ;
  wire \read_pointer_q[0]_i_1__6_n_0 ;
  wire \read_pointer_q[1]_i_2__4_n_0 ;
  wire [0:0]\read_pointer_q_reg[0]_0 ;
  wire [1:0]\read_pointer_q_reg[1]_0 ;
  wire \status_cnt_q[0]_i_1__15_n_0 ;
  wire \status_cnt_q[2]_i_2__6_n_0 ;
  wire \status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire \status_cnt_q_reg[2]_2 ;
  wire \status_cnt_q_reg[2]_3 ;
  wire \status_cnt_q_reg_n_0_[2] ;
  wire [1:0]write_pointer_q;
  wire \write_pointer_q[0]_i_1__5_n_0 ;
  wire \write_pointer_q[1]_i_2__3_n_0 ;
  wire \write_pointer_q_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_mst_req_r_ready_INST_0_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hF1F1FFF1)) 
    axi_mst_req_w_last_INST_0_i_4
       (.I0(\status_cnt_q_reg[2]_2 ),
        .I1(\status_cnt_q_reg[2]_1 ),
        .I2(axi_mst_req_w_last_INST_0_i_1),
        .I3(axi_mst_req_w_last_INST_0_i_1_0),
        .I4(axi_mst_req_w_last_INST_0_i_1_1),
        .O(\status_cnt_q_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    axi_mst_req_w_last_INST_0_i_6
       (.I0(\status_cnt_q_reg_n_0_[2] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\status_cnt_q_reg[2]_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_q[0][7]_i_1__3 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(\mem_q[0][7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_q[1][7]_i_1__3 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(\mem_q[1][7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_q[2][7]_i_1__3 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(mem_q));
  FDCE \mem_q_reg[0][0] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[0][7]_0 [0]));
  FDCE \mem_q_reg[0][1] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[0][7]_0 [1]));
  FDCE \mem_q_reg[0][2] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[0][7]_0 [2]));
  FDCE \mem_q_reg[0][3] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[0][7]_0 [3]));
  FDCE \mem_q_reg[0][4] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[0][7]_0 [4]));
  FDCE \mem_q_reg[0][5] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[0][7]_0 [5]));
  FDCE \mem_q_reg[0][6] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[0][7]_0 [6]));
  FDCE \mem_q_reg[0][7] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[0][7]_0 [7]));
  FDCE \mem_q_reg[1][0] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[1][7]_0 [0]));
  FDCE \mem_q_reg[1][1] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[1][7]_0 [1]));
  FDCE \mem_q_reg[1][2] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[1][7]_0 [2]));
  FDCE \mem_q_reg[1][3] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[1][7]_0 [3]));
  FDCE \mem_q_reg[1][4] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[1][7]_0 [4]));
  FDCE \mem_q_reg[1][5] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[1][7]_0 [5]));
  FDCE \mem_q_reg[1][6] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[1][7]_0 [6]));
  FDCE \mem_q_reg[1][7] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__3_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[1][7]_0 [7]));
  FDCE \mem_q_reg[2][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[2][7]_0 [0]));
  FDCE \mem_q_reg[2][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[2][7]_0 [1]));
  FDCE \mem_q_reg[2][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[2][7]_0 [2]));
  FDCE \mem_q_reg[2][3] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[2][7]_0 [3]));
  FDCE \mem_q_reg[2][4] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[2][7]_0 [4]));
  FDCE \mem_q_reg[2][5] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[2][7]_0 [5]));
  FDCE \mem_q_reg[2][6] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[2][7]_0 [6]));
  FDCE \mem_q_reg[2][7] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[2][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[0]_i_1__6 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_pointer_q[1]_i_2__4 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[1]_i_2__4_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(\read_pointer_q_reg[0]_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\read_pointer_q[0]_i_1__6_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [0]));
  FDCE \read_pointer_q_reg[1] 
       (.C(clk),
        .CE(\read_pointer_q_reg[0]_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\read_pointer_q[1]_i_2__4_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__15 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h1EF0F0E0)) 
    \status_cnt_q[2]_i_2__6 
       (.I0(\status_cnt_q_reg[2]_2 ),
        .I1(\status_cnt_q_reg[2]_3 ),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\status_cnt_q[2]_i_2__6_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_1 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\status_cnt_q[0]_i_1__15_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_1 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\status_cnt_q_reg[1]_0 ),
        .Q(Q[1]));
  FDCE \status_cnt_q_reg[2] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_1 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\status_cnt_q[2]_i_2__6_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[0]_i_1__5 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write_pointer_q[1]_i_2__3 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[1]_i_2__3_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\write_pointer_q[0]_i_1__5_n_0 ),
        .Q(write_pointer_q[0]));
  FDCE \write_pointer_q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\write_pointer_q[1]_i_2__3_n_0 ),
        .Q(write_pointer_q[1]));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9_16
   (axi_mst_rsp_r_valid_0,
    \read_pointer_q_reg[1]_0 ,
    Q,
    axi_mst_req_r_ready,
    E,
    axi_mst_rsp_r_valid_1,
    axi_mst_rsp_r_valid_2,
    axi_mst_rsp_r_valid_3,
    axi_mst_rsp_r_valid_4,
    axi_mst_rsp_r_valid_5,
    axi_mst_rsp_r_valid_6,
    \status_cnt_q_reg[0]_0 ,
    first_r_q_reg,
    \mem_q_reg[0][7]_0 ,
    \mem_q_reg[1][7]_0 ,
    \mem_q_reg[2][7]_0 ,
    axi_mst_rsp_r_valid,
    \r_dp_rsp[first] ,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[2]_1 ,
    \write_pointer_q_reg[1]_0 ,
    \write_pointer_q_reg[1]_1 ,
    \write_pointer_q_reg[1]_2 ,
    \write_pointer_q_reg[1]_3 ,
    \write_pointer_q_reg[1]_4 ,
    \mem_q_reg[2][0]_0 ,
    \write_pointer_q_reg[1]_5 ,
    axi_mst_req_r_ready_0,
    axi_mst_req_r_ready_1,
    axi_mst_req_r_ready_2,
    axi_mst_req_r_ready_3,
    axi_mst_req_r_ready_INST_0_i_1_0,
    axi_mst_rsp_r_last,
    \read_pointer_q_reg[0]_0 ,
    clk,
    \status_cnt_q_reg[0]_1 ,
    \mem_q_reg[1][7]_1 ,
    \status_cnt_q_reg[0]_2 ,
    \status_cnt_q_reg[1]_0 );
  output axi_mst_rsp_r_valid_0;
  output [1:0]\read_pointer_q_reg[1]_0 ;
  output [1:0]Q;
  output axi_mst_req_r_ready;
  output [0:0]E;
  output axi_mst_rsp_r_valid_1;
  output [0:0]axi_mst_rsp_r_valid_2;
  output [0:0]axi_mst_rsp_r_valid_3;
  output [0:0]axi_mst_rsp_r_valid_4;
  output [0:0]axi_mst_rsp_r_valid_5;
  output [0:0]axi_mst_rsp_r_valid_6;
  output \status_cnt_q_reg[0]_0 ;
  output first_r_q_reg;
  output [7:0]\mem_q_reg[0][7]_0 ;
  output [7:0]\mem_q_reg[1][7]_0 ;
  output [7:0]\mem_q_reg[2][7]_0 ;
  input axi_mst_rsp_r_valid;
  input \r_dp_rsp[first] ;
  input \status_cnt_q_reg[2]_0 ;
  input \status_cnt_q_reg[2]_1 ;
  input \write_pointer_q_reg[1]_0 ;
  input \write_pointer_q_reg[1]_1 ;
  input \write_pointer_q_reg[1]_2 ;
  input \write_pointer_q_reg[1]_3 ;
  input \write_pointer_q_reg[1]_4 ;
  input \mem_q_reg[2][0]_0 ;
  input \write_pointer_q_reg[1]_5 ;
  input axi_mst_req_r_ready_0;
  input axi_mst_req_r_ready_1;
  input axi_mst_req_r_ready_2;
  input axi_mst_req_r_ready_3;
  input axi_mst_req_r_ready_INST_0_i_1_0;
  input axi_mst_rsp_r_last;
  input [0:0]\read_pointer_q_reg[0]_0 ;
  input clk;
  input \status_cnt_q_reg[0]_1 ;
  input [7:0]\mem_q_reg[1][7]_1 ;
  input [0:0]\status_cnt_q_reg[0]_2 ;
  input [0:0]\status_cnt_q_reg[1]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_r_ready;
  wire axi_mst_req_r_ready_0;
  wire axi_mst_req_r_ready_1;
  wire axi_mst_req_r_ready_2;
  wire axi_mst_req_r_ready_3;
  wire axi_mst_req_r_ready_INST_0_i_1_0;
  wire axi_mst_req_r_ready_INST_0_i_1_n_0;
  wire axi_mst_req_r_ready_INST_0_i_2_n_0;
  wire axi_mst_rsp_r_last;
  wire axi_mst_rsp_r_valid;
  wire axi_mst_rsp_r_valid_0;
  wire axi_mst_rsp_r_valid_1;
  wire [0:0]axi_mst_rsp_r_valid_2;
  wire [0:0]axi_mst_rsp_r_valid_3;
  wire [0:0]axi_mst_rsp_r_valid_4;
  wire [0:0]axi_mst_rsp_r_valid_5;
  wire [0:0]axi_mst_rsp_r_valid_6;
  wire clk;
  wire first_r_q_reg;
  wire mem_q;
  wire \mem_q[0][7]_i_1__4_n_0 ;
  wire \mem_q[1][7]_i_1__4_n_0 ;
  wire [7:0]\mem_q_reg[0][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_1 ;
  wire \mem_q_reg[2][0]_0 ;
  wire [7:0]\mem_q_reg[2][7]_0 ;
  wire \r_dp_rsp[first] ;
  wire \read_pointer_q[0]_i_1__5_n_0 ;
  wire \read_pointer_q[1]_i_2__3_n_0 ;
  wire [0:0]\read_pointer_q_reg[0]_0 ;
  wire [1:0]\read_pointer_q_reg[1]_0 ;
  wire \status_cnt_q[0]_i_1__14_n_0 ;
  wire \status_cnt_q[2]_i_2__7_n_0 ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[0]_2 ;
  wire [0:0]\status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire \status_cnt_q_reg_n_0_[2] ;
  wire [1:0]write_pointer_q;
  wire write_pointer_q0;
  wire \write_pointer_q[0]_i_1__4_n_0 ;
  wire \write_pointer_q[1]_i_2__2_n_0 ;
  wire \write_pointer_q_reg[1]_0 ;
  wire \write_pointer_q_reg[1]_1 ;
  wire \write_pointer_q_reg[1]_2 ;
  wire \write_pointer_q_reg[1]_3 ;
  wire \write_pointer_q_reg[1]_4 ;
  wire \write_pointer_q_reg[1]_5 ;

  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'hB)) 
    axi_mst_req_aw_valid_INST_0_i_1
       (.I0(axi_mst_req_r_ready_INST_0_i_1_n_0),
        .I1(axi_mst_rsp_r_valid),
        .O(axi_mst_rsp_r_valid_1));
  LUT1 #(
    .INIT(2'h1)) 
    axi_mst_req_r_ready_INST_0
       (.I0(axi_mst_req_r_ready_INST_0_i_1_n_0),
        .O(axi_mst_req_r_ready));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    axi_mst_req_r_ready_INST_0_i_1
       (.I0(axi_mst_req_r_ready_0),
        .I1(axi_mst_req_r_ready_INST_0_i_2_n_0),
        .I2(axi_mst_req_r_ready_1),
        .I3(axi_mst_req_r_ready_2),
        .I4(axi_mst_req_r_ready_3),
        .O(axi_mst_req_r_ready_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    axi_mst_req_r_ready_INST_0_i_2
       (.I0(\mem_q_reg[2][0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\status_cnt_q_reg_n_0_[2] ),
        .I4(\write_pointer_q_reg[1]_4 ),
        .I5(axi_mst_req_r_ready_INST_0_i_1_0),
        .O(axi_mst_req_r_ready_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_w_last_INST_0_i_11
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    first_r_q_i_1
       (.I0(\r_dp_rsp[first] ),
        .I1(axi_mst_rsp_r_valid_1),
        .I2(axi_mst_rsp_r_last),
        .O(first_r_q_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_q[0][7]_i_1__4 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(axi_mst_rsp_r_valid_1),
        .I3(\mem_q_reg[2][0]_0 ),
        .O(\mem_q[0][7]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_q[1][7]_i_1__4 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(axi_mst_rsp_r_valid_1),
        .I3(\mem_q_reg[2][0]_0 ),
        .O(\mem_q[1][7]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_q[2][7]_i_1__4 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .I2(axi_mst_rsp_r_valid_1),
        .I3(\mem_q_reg[2][0]_0 ),
        .O(mem_q));
  FDCE \mem_q_reg[0][0] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[0][7]_0 [0]));
  FDCE \mem_q_reg[0][1] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[0][7]_0 [1]));
  FDCE \mem_q_reg[0][2] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[0][7]_0 [2]));
  FDCE \mem_q_reg[0][3] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[0][7]_0 [3]));
  FDCE \mem_q_reg[0][4] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[0][7]_0 [4]));
  FDCE \mem_q_reg[0][5] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[0][7]_0 [5]));
  FDCE \mem_q_reg[0][6] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[0][7]_0 [6]));
  FDCE \mem_q_reg[0][7] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[0][7]_0 [7]));
  FDCE \mem_q_reg[1][0] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[1][7]_0 [0]));
  FDCE \mem_q_reg[1][1] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[1][7]_0 [1]));
  FDCE \mem_q_reg[1][2] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[1][7]_0 [2]));
  FDCE \mem_q_reg[1][3] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[1][7]_0 [3]));
  FDCE \mem_q_reg[1][4] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[1][7]_0 [4]));
  FDCE \mem_q_reg[1][5] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[1][7]_0 [5]));
  FDCE \mem_q_reg[1][6] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[1][7]_0 [6]));
  FDCE \mem_q_reg[1][7] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__4_n_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[1][7]_0 [7]));
  FDCE \mem_q_reg[2][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[2][7]_0 [0]));
  FDCE \mem_q_reg[2][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[2][7]_0 [1]));
  FDCE \mem_q_reg[2][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[2][7]_0 [2]));
  FDCE \mem_q_reg[2][3] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[2][7]_0 [3]));
  FDCE \mem_q_reg[2][4] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[2][7]_0 [4]));
  FDCE \mem_q_reg[2][5] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[2][7]_0 [5]));
  FDCE \mem_q_reg[2][6] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[2][7]_0 [6]));
  FDCE \mem_q_reg[2][7] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[2][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[0]_i_1__5 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_pointer_q[1]_i_2__3 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[1]_i_2__3_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(\read_pointer_q_reg[0]_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\read_pointer_q[0]_i_1__5_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [0]));
  FDCE \read_pointer_q_reg[1] 
       (.C(clk),
        .CE(\read_pointer_q_reg[0]_0 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\read_pointer_q[1]_i_2__3_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__14 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h1EF0F0E0)) 
    \status_cnt_q[2]_i_2__7 
       (.I0(\status_cnt_q_reg[2]_0 ),
        .I1(\status_cnt_q_reg[2]_1 ),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\status_cnt_q[2]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \status_cnt_q[2]_i_4__0 
       (.I0(axi_mst_rsp_r_valid),
        .I1(axi_mst_req_r_ready_INST_0_i_1_n_0),
        .I2(\r_dp_rsp[first] ),
        .O(axi_mst_rsp_r_valid_0));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_2 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\status_cnt_q[0]_i_1__14_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_2 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\status_cnt_q_reg[1]_0 ),
        .Q(Q[1]));
  FDCE \status_cnt_q_reg[2] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_2 ),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\status_cnt_q[2]_i_2__7_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[0]_i_1__4 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[1]_i_1__0 
       (.I0(axi_mst_rsp_r_valid_1),
        .I1(\write_pointer_q_reg[1]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[1]_i_1__1 
       (.I0(axi_mst_rsp_r_valid_1),
        .I1(\write_pointer_q_reg[1]_1 ),
        .O(axi_mst_rsp_r_valid_2));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[1]_i_1__2 
       (.I0(axi_mst_rsp_r_valid_1),
        .I1(\write_pointer_q_reg[1]_2 ),
        .O(axi_mst_rsp_r_valid_3));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[1]_i_1__3 
       (.I0(axi_mst_rsp_r_valid_1),
        .I1(\write_pointer_q_reg[1]_3 ),
        .O(axi_mst_rsp_r_valid_4));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[1]_i_1__4 
       (.I0(axi_mst_rsp_r_valid_1),
        .I1(\write_pointer_q_reg[1]_4 ),
        .O(axi_mst_rsp_r_valid_5));
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[1]_i_1__5 
       (.I0(axi_mst_rsp_r_valid_1),
        .I1(\mem_q_reg[2][0]_0 ),
        .O(write_pointer_q0));
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[1]_i_1__6 
       (.I0(axi_mst_rsp_r_valid_1),
        .I1(\write_pointer_q_reg[1]_5 ),
        .O(axi_mst_rsp_r_valid_6));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write_pointer_q[1]_i_2__2 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[1]_i_2__2_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(write_pointer_q0),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\write_pointer_q[0]_i_1__4_n_0 ),
        .Q(write_pointer_q[0]));
  FDCE \write_pointer_q_reg[1] 
       (.C(clk),
        .CE(write_pointer_q0),
        .CLR(\status_cnt_q_reg[0]_1 ),
        .D(\write_pointer_q[1]_i_2__2_n_0 ),
        .Q(write_pointer_q[1]));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9_18
   (\read_pointer_q_reg[1]_0 ,
    Q,
    w_cnt_valid_q_reg,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    \mem_q_reg[0][7]_0 ,
    \mem_q_reg[1][7]_0 ,
    \mem_q_reg[2][7]_0 ,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[2]_1 ,
    \mem_q_reg[2][0]_0 ,
    \mem_q_reg[2][0]_1 ,
    w_cnt_valid_q_i_2,
    w_cnt_valid_q,
    w_cnt_valid_q_i_2_0,
    w_cnt_valid_q_i_2_1,
    w_cnt_valid_q_i_2_2,
    axi_mst_req_r_ready_INST_0_i_1,
    \read_pointer_q_reg[0]_0 ,
    clk,
    \write_pointer_q_reg[0]_0 ,
    \mem_q_reg[0][7]_1 ,
    \status_cnt_q_reg[0]_2 ,
    \status_cnt_q_reg[1]_0 ,
    E);
  output [1:0]\read_pointer_q_reg[1]_0 ;
  output [1:0]Q;
  output w_cnt_valid_q_reg;
  output \status_cnt_q_reg[0]_0 ;
  output \status_cnt_q_reg[0]_1 ;
  output [7:0]\mem_q_reg[0][7]_0 ;
  output [7:0]\mem_q_reg[1][7]_0 ;
  output [7:0]\mem_q_reg[2][7]_0 ;
  input \status_cnt_q_reg[2]_0 ;
  input \status_cnt_q_reg[2]_1 ;
  input \mem_q_reg[2][0]_0 ;
  input \mem_q_reg[2][0]_1 ;
  input w_cnt_valid_q_i_2;
  input w_cnt_valid_q;
  input w_cnt_valid_q_i_2_0;
  input w_cnt_valid_q_i_2_1;
  input w_cnt_valid_q_i_2_2;
  input axi_mst_req_r_ready_INST_0_i_1;
  input [0:0]\read_pointer_q_reg[0]_0 ;
  input clk;
  input \write_pointer_q_reg[0]_0 ;
  input [7:0]\mem_q_reg[0][7]_1 ;
  input [0:0]\status_cnt_q_reg[0]_2 ;
  input [0:0]\status_cnt_q_reg[1]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_r_ready_INST_0_i_1;
  wire clk;
  wire mem_q;
  wire \mem_q[0][7]_i_1__5_n_0 ;
  wire \mem_q[1][7]_i_1__5_n_0 ;
  wire [7:0]\mem_q_reg[0][7]_0 ;
  wire [7:0]\mem_q_reg[0][7]_1 ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0]_0 ;
  wire \mem_q_reg[2][0]_1 ;
  wire [7:0]\mem_q_reg[2][7]_0 ;
  wire \read_pointer_q[0]_i_1__4_n_0 ;
  wire \read_pointer_q[1]_i_2__2_n_0 ;
  wire [0:0]\read_pointer_q_reg[0]_0 ;
  wire [1:0]\read_pointer_q_reg[1]_0 ;
  wire \status_cnt_q[0]_i_1__13_n_0 ;
  wire \status_cnt_q[2]_i_2__8_n_0 ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[0]_2 ;
  wire [0:0]\status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire \status_cnt_q_reg_n_0_[2] ;
  wire w_cnt_valid_q;
  wire w_cnt_valid_q_i_2;
  wire w_cnt_valid_q_i_2_0;
  wire w_cnt_valid_q_i_2_1;
  wire w_cnt_valid_q_i_2_2;
  wire w_cnt_valid_q_reg;
  wire [1:0]write_pointer_q;
  wire \write_pointer_q[0]_i_1__3_n_0 ;
  wire \write_pointer_q[1]_i_2__1_n_0 ;
  wire \write_pointer_q_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    axi_mst_req_r_ready_INST_0_i_3
       (.I0(\mem_q_reg[2][0]_1 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\status_cnt_q_reg_n_0_[2] ),
        .I4(axi_mst_req_r_ready_INST_0_i_1),
        .O(\status_cnt_q_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_w_last_INST_0_i_10
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_q[0][7]_i_1__5 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(\mem_q[0][7]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_q[1][7]_i_1__5 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(\mem_q[1][7]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_q[2][7]_i_1__5 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(mem_q));
  FDCE \mem_q_reg[0][0] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [0]),
        .Q(\mem_q_reg[0][7]_0 [0]));
  FDCE \mem_q_reg[0][1] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [1]),
        .Q(\mem_q_reg[0][7]_0 [1]));
  FDCE \mem_q_reg[0][2] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [2]),
        .Q(\mem_q_reg[0][7]_0 [2]));
  FDCE \mem_q_reg[0][3] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [3]),
        .Q(\mem_q_reg[0][7]_0 [3]));
  FDCE \mem_q_reg[0][4] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [4]),
        .Q(\mem_q_reg[0][7]_0 [4]));
  FDCE \mem_q_reg[0][5] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [5]),
        .Q(\mem_q_reg[0][7]_0 [5]));
  FDCE \mem_q_reg[0][6] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [6]),
        .Q(\mem_q_reg[0][7]_0 [6]));
  FDCE \mem_q_reg[0][7] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [7]),
        .Q(\mem_q_reg[0][7]_0 [7]));
  FDCE \mem_q_reg[1][0] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [0]),
        .Q(\mem_q_reg[1][7]_0 [0]));
  FDCE \mem_q_reg[1][1] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [1]),
        .Q(\mem_q_reg[1][7]_0 [1]));
  FDCE \mem_q_reg[1][2] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [2]),
        .Q(\mem_q_reg[1][7]_0 [2]));
  FDCE \mem_q_reg[1][3] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [3]),
        .Q(\mem_q_reg[1][7]_0 [3]));
  FDCE \mem_q_reg[1][4] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [4]),
        .Q(\mem_q_reg[1][7]_0 [4]));
  FDCE \mem_q_reg[1][5] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [5]),
        .Q(\mem_q_reg[1][7]_0 [5]));
  FDCE \mem_q_reg[1][6] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [6]),
        .Q(\mem_q_reg[1][7]_0 [6]));
  FDCE \mem_q_reg[1][7] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__5_n_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [7]),
        .Q(\mem_q_reg[1][7]_0 [7]));
  FDCE \mem_q_reg[2][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [0]),
        .Q(\mem_q_reg[2][7]_0 [0]));
  FDCE \mem_q_reg[2][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [1]),
        .Q(\mem_q_reg[2][7]_0 [1]));
  FDCE \mem_q_reg[2][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [2]),
        .Q(\mem_q_reg[2][7]_0 [2]));
  FDCE \mem_q_reg[2][3] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [3]),
        .Q(\mem_q_reg[2][7]_0 [3]));
  FDCE \mem_q_reg[2][4] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [4]),
        .Q(\mem_q_reg[2][7]_0 [4]));
  FDCE \mem_q_reg[2][5] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [5]),
        .Q(\mem_q_reg[2][7]_0 [5]));
  FDCE \mem_q_reg[2][6] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [6]),
        .Q(\mem_q_reg[2][7]_0 [6]));
  FDCE \mem_q_reg[2][7] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\mem_q_reg[0][7]_1 [7]),
        .Q(\mem_q_reg[2][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[0]_i_1__4 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_pointer_q[1]_i_2__2 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[1]_i_2__2_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(\read_pointer_q_reg[0]_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\read_pointer_q[0]_i_1__4_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [0]));
  FDCE \read_pointer_q_reg[1] 
       (.C(clk),
        .CE(\read_pointer_q_reg[0]_0 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\read_pointer_q[1]_i_2__2_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__13 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h1EF0F0E0)) 
    \status_cnt_q[2]_i_2__8 
       (.I0(\status_cnt_q_reg[2]_0 ),
        .I1(\status_cnt_q_reg[2]_1 ),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\status_cnt_q[2]_i_2__8_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_2 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\status_cnt_q[0]_i_1__13_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_2 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\status_cnt_q_reg[1]_0 ),
        .Q(Q[1]));
  FDCE \status_cnt_q_reg[2] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_2 ),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\status_cnt_q[2]_i_2__8_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    w_cnt_valid_q_i_3
       (.I0(w_cnt_valid_q_i_2),
        .I1(\status_cnt_q_reg[0]_0 ),
        .I2(w_cnt_valid_q),
        .I3(w_cnt_valid_q_i_2_0),
        .I4(w_cnt_valid_q_i_2_1),
        .I5(w_cnt_valid_q_i_2_2),
        .O(w_cnt_valid_q_reg));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[0]_i_1__3 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write_pointer_q[1]_i_2__1 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[1]_i_2__1_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\write_pointer_q[0]_i_1__3_n_0 ),
        .Q(write_pointer_q[0]));
  FDCE \write_pointer_q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\write_pointer_q_reg[0]_0 ),
        .D(\write_pointer_q[1]_i_2__1_n_0 ),
        .Q(write_pointer_q[1]));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9_20
   (\read_pointer_q_reg[1]_0 ,
    Q,
    \status_cnt_q_reg[1]_0 ,
    \status_cnt_q_reg[0]_0 ,
    \mem_q_reg[0][7]_0 ,
    \mem_q_reg[1][7]_0 ,
    \mem_q_reg[2][7]_0 ,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[2]_1 ,
    \mem_q_reg[2][0]_0 ,
    \mem_q_reg[2][0]_1 ,
    E,
    clk,
    \mem_q_reg[2][0]_2 ,
    D,
    \read_pointer_q_reg[0]_0 ,
    \write_pointer_q_reg[1]_0 ,
    \mem_q_reg[1][7]_1 );
  output [1:0]\read_pointer_q_reg[1]_0 ;
  output [1:0]Q;
  output \status_cnt_q_reg[1]_0 ;
  output \status_cnt_q_reg[0]_0 ;
  output [7:0]\mem_q_reg[0][7]_0 ;
  output [7:0]\mem_q_reg[1][7]_0 ;
  output [7:0]\mem_q_reg[2][7]_0 ;
  input \status_cnt_q_reg[2]_0 ;
  input \status_cnt_q_reg[2]_1 ;
  input \mem_q_reg[2][0]_0 ;
  input \mem_q_reg[2][0]_1 ;
  input [0:0]E;
  input clk;
  input \mem_q_reg[2][0]_2 ;
  input [0:0]D;
  input [0:0]\read_pointer_q_reg[0]_0 ;
  input [0:0]\write_pointer_q_reg[1]_0 ;
  input [7:0]\mem_q_reg[1][7]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire mem_q;
  wire \mem_q[0][7]_i_1__6_n_0 ;
  wire \mem_q[1][7]_i_1__6_n_0 ;
  wire [7:0]\mem_q_reg[0][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_1 ;
  wire \mem_q_reg[2][0]_0 ;
  wire \mem_q_reg[2][0]_1 ;
  wire \mem_q_reg[2][0]_2 ;
  wire [7:0]\mem_q_reg[2][7]_0 ;
  wire \read_pointer_q[0]_i_1__3_n_0 ;
  wire \read_pointer_q[1]_i_2__1_n_0 ;
  wire [0:0]\read_pointer_q_reg[0]_0 ;
  wire [1:0]\read_pointer_q_reg[1]_0 ;
  wire \status_cnt_q[0]_i_1__12_n_0 ;
  wire \status_cnt_q[2]_i_2__9_n_0 ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire \status_cnt_q_reg_n_0_[2] ;
  wire [1:0]write_pointer_q;
  wire \write_pointer_q[0]_i_1__2_n_0 ;
  wire \write_pointer_q[1]_i_2__0_n_0 ;
  wire [0:0]\write_pointer_q_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_mst_req_r_ready_INST_0_i_7
       (.I0(\mem_q_reg[2][0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_w_last_INST_0_i_8
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \mem_q[0][7]_i_1__6 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(\mem_q[0][7]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_q[1][7]_i_1__6 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(\mem_q[1][7]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \mem_q[2][7]_i_1__6 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(mem_q));
  FDCE \mem_q_reg[0][0] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[0][7]_0 [0]));
  FDCE \mem_q_reg[0][1] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[0][7]_0 [1]));
  FDCE \mem_q_reg[0][2] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[0][7]_0 [2]));
  FDCE \mem_q_reg[0][3] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[0][7]_0 [3]));
  FDCE \mem_q_reg[0][4] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[0][7]_0 [4]));
  FDCE \mem_q_reg[0][5] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[0][7]_0 [5]));
  FDCE \mem_q_reg[0][6] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[0][7]_0 [6]));
  FDCE \mem_q_reg[0][7] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[0][7]_0 [7]));
  FDCE \mem_q_reg[1][0] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[1][7]_0 [0]));
  FDCE \mem_q_reg[1][1] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[1][7]_0 [1]));
  FDCE \mem_q_reg[1][2] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[1][7]_0 [2]));
  FDCE \mem_q_reg[1][3] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[1][7]_0 [3]));
  FDCE \mem_q_reg[1][4] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[1][7]_0 [4]));
  FDCE \mem_q_reg[1][5] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[1][7]_0 [5]));
  FDCE \mem_q_reg[1][6] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[1][7]_0 [6]));
  FDCE \mem_q_reg[1][7] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__6_n_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[1][7]_0 [7]));
  FDCE \mem_q_reg[2][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[2][7]_0 [0]));
  FDCE \mem_q_reg[2][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[2][7]_0 [1]));
  FDCE \mem_q_reg[2][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[2][7]_0 [2]));
  FDCE \mem_q_reg[2][3] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[2][7]_0 [3]));
  FDCE \mem_q_reg[2][4] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[2][7]_0 [4]));
  FDCE \mem_q_reg[2][5] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[2][7]_0 [5]));
  FDCE \mem_q_reg[2][6] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[2][7]_0 [6]));
  FDCE \mem_q_reg[2][7] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[2][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[0]_i_1__3 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_pointer_q[1]_i_2__1 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[1]_i_2__1_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(\read_pointer_q_reg[0]_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\read_pointer_q[0]_i_1__3_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [0]));
  FDCE \read_pointer_q_reg[1] 
       (.C(clk),
        .CE(\read_pointer_q_reg[0]_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\read_pointer_q[1]_i_2__1_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__12 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h1EF0F0E0)) 
    \status_cnt_q[2]_i_2__9 
       (.I0(\status_cnt_q_reg[2]_0 ),
        .I1(\status_cnt_q_reg[2]_1 ),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\status_cnt_q[2]_i_2__9_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\status_cnt_q[0]_i_1__12_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(D),
        .Q(Q[1]));
  FDCE \status_cnt_q_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\status_cnt_q[2]_i_2__9_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[0]_i_1__2 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write_pointer_q[1]_i_2__0 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[1]_i_2__0_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(\write_pointer_q_reg[1]_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\write_pointer_q[0]_i_1__2_n_0 ),
        .Q(write_pointer_q[0]));
  FDCE \write_pointer_q_reg[1] 
       (.C(clk),
        .CE(\write_pointer_q_reg[1]_0 ),
        .CLR(\mem_q_reg[2][0]_2 ),
        .D(\write_pointer_q[1]_i_2__0_n_0 ),
        .Q(write_pointer_q[1]));
endmodule

(* ORIG_REF_NAME = "fifo_v3" *) 
module design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9_8
   (\read_pointer_q_reg[1]_0 ,
    Q,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[0]_2 ,
    \mem_q_reg[0][7]_0 ,
    \mem_q_reg[1][7]_0 ,
    \mem_q_reg[2][7]_0 ,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[2]_1 ,
    \mem_q_reg[2][0]_0 ,
    \mem_q_reg[2][0]_1 ,
    axi_mst_req_w_last_INST_0_i_12,
    axi_mst_req_w_last_INST_0_i_12_0,
    axi_mst_req_w_last_INST_0_i_12_1,
    axi_mst_req_r_ready_INST_0_i_1,
    axi_mst_req_r_ready_INST_0_i_1_0,
    \read_pointer_q_reg[0]_0 ,
    clk,
    \status_cnt_q_reg[0]_3 ,
    \mem_q_reg[1][7]_1 ,
    \status_cnt_q_reg[0]_4 ,
    \status_cnt_q_reg[1]_0 ,
    E);
  output [1:0]\read_pointer_q_reg[1]_0 ;
  output [1:0]Q;
  output \status_cnt_q_reg[0]_0 ;
  output \status_cnt_q_reg[0]_1 ;
  output \status_cnt_q_reg[0]_2 ;
  output [7:0]\mem_q_reg[0][7]_0 ;
  output [7:0]\mem_q_reg[1][7]_0 ;
  output [7:0]\mem_q_reg[2][7]_0 ;
  input \status_cnt_q_reg[2]_0 ;
  input \status_cnt_q_reg[2]_1 ;
  input \mem_q_reg[2][0]_0 ;
  input \mem_q_reg[2][0]_1 ;
  input axi_mst_req_w_last_INST_0_i_12;
  input axi_mst_req_w_last_INST_0_i_12_0;
  input axi_mst_req_w_last_INST_0_i_12_1;
  input axi_mst_req_r_ready_INST_0_i_1;
  input axi_mst_req_r_ready_INST_0_i_1_0;
  input [0:0]\read_pointer_q_reg[0]_0 ;
  input clk;
  input \status_cnt_q_reg[0]_3 ;
  input [7:0]\mem_q_reg[1][7]_1 ;
  input [0:0]\status_cnt_q_reg[0]_4 ;
  input [0:0]\status_cnt_q_reg[1]_0 ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_r_ready_INST_0_i_1;
  wire axi_mst_req_r_ready_INST_0_i_1_0;
  wire axi_mst_req_w_last_INST_0_i_12;
  wire axi_mst_req_w_last_INST_0_i_12_0;
  wire axi_mst_req_w_last_INST_0_i_12_1;
  wire clk;
  wire mem_q;
  wire \mem_q[0][7]_i_1__0_n_0 ;
  wire \mem_q[1][7]_i_1__0_n_0 ;
  wire [7:0]\mem_q_reg[0][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_1 ;
  wire \mem_q_reg[2][0]_0 ;
  wire \mem_q_reg[2][0]_1 ;
  wire [7:0]\mem_q_reg[2][7]_0 ;
  wire \read_pointer_q[0]_i_1__9_n_0 ;
  wire \read_pointer_q[1]_i_2__7_n_0 ;
  wire [0:0]\read_pointer_q_reg[0]_0 ;
  wire [1:0]\read_pointer_q_reg[1]_0 ;
  wire \status_cnt_q[0]_i_1__18_n_0 ;
  wire \status_cnt_q[2]_i_2__4_n_0 ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire \status_cnt_q_reg[0]_3 ;
  wire [0:0]\status_cnt_q_reg[0]_4 ;
  wire [0:0]\status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire \status_cnt_q_reg_n_0_[2] ;
  wire [1:0]write_pointer_q;
  wire \write_pointer_q[0]_i_1__8_n_0 ;
  wire \write_pointer_q[1]_i_2__6_n_0 ;

  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    axi_mst_req_r_ready_INST_0_i_4
       (.I0(\mem_q_reg[2][0]_1 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\status_cnt_q_reg_n_0_[2] ),
        .I4(axi_mst_req_r_ready_INST_0_i_1),
        .I5(axi_mst_req_r_ready_INST_0_i_1_0),
        .O(\status_cnt_q_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    axi_mst_req_w_last_INST_0_i_13
       (.I0(axi_mst_req_w_last_INST_0_i_12),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\status_cnt_q_reg_n_0_[2] ),
        .I4(axi_mst_req_w_last_INST_0_i_12_0),
        .I5(axi_mst_req_w_last_INST_0_i_12_1),
        .O(\status_cnt_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h01)) 
    axi_mst_req_w_last_INST_0_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .O(\status_cnt_q_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mem_q[0][7]_i_1__0 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(\mem_q[0][7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_q[1][7]_i_1__0 
       (.I0(write_pointer_q[1]),
        .I1(write_pointer_q[0]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(\mem_q[1][7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \mem_q[2][7]_i_1__0 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .I2(\mem_q_reg[2][0]_0 ),
        .I3(\mem_q_reg[2][0]_1 ),
        .O(mem_q));
  FDCE \mem_q_reg[0][0] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[0][7]_0 [0]));
  FDCE \mem_q_reg[0][1] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[0][7]_0 [1]));
  FDCE \mem_q_reg[0][2] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[0][7]_0 [2]));
  FDCE \mem_q_reg[0][3] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[0][7]_0 [3]));
  FDCE \mem_q_reg[0][4] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[0][7]_0 [4]));
  FDCE \mem_q_reg[0][5] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[0][7]_0 [5]));
  FDCE \mem_q_reg[0][6] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[0][7]_0 [6]));
  FDCE \mem_q_reg[0][7] 
       (.C(clk),
        .CE(\mem_q[0][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[0][7]_0 [7]));
  FDCE \mem_q_reg[1][0] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[1][7]_0 [0]));
  FDCE \mem_q_reg[1][1] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[1][7]_0 [1]));
  FDCE \mem_q_reg[1][2] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[1][7]_0 [2]));
  FDCE \mem_q_reg[1][3] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[1][7]_0 [3]));
  FDCE \mem_q_reg[1][4] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[1][7]_0 [4]));
  FDCE \mem_q_reg[1][5] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[1][7]_0 [5]));
  FDCE \mem_q_reg[1][6] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[1][7]_0 [6]));
  FDCE \mem_q_reg[1][7] 
       (.C(clk),
        .CE(\mem_q[1][7]_i_1__0_n_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[1][7]_0 [7]));
  FDCE \mem_q_reg[2][0] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [0]),
        .Q(\mem_q_reg[2][7]_0 [0]));
  FDCE \mem_q_reg[2][1] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [1]),
        .Q(\mem_q_reg[2][7]_0 [1]));
  FDCE \mem_q_reg[2][2] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [2]),
        .Q(\mem_q_reg[2][7]_0 [2]));
  FDCE \mem_q_reg[2][3] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [3]),
        .Q(\mem_q_reg[2][7]_0 [3]));
  FDCE \mem_q_reg[2][4] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [4]),
        .Q(\mem_q_reg[2][7]_0 [4]));
  FDCE \mem_q_reg[2][5] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [5]),
        .Q(\mem_q_reg[2][7]_0 [5]));
  FDCE \mem_q_reg[2][6] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [6]),
        .Q(\mem_q_reg[2][7]_0 [6]));
  FDCE \mem_q_reg[2][7] 
       (.C(clk),
        .CE(mem_q),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\mem_q_reg[1][7]_1 [7]),
        .Q(\mem_q_reg[2][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \read_pointer_q[0]_i_1__9 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \read_pointer_q[1]_i_2__7 
       (.I0(\read_pointer_q_reg[1]_0 [0]),
        .I1(\read_pointer_q_reg[1]_0 [1]),
        .O(\read_pointer_q[1]_i_2__7_n_0 ));
  FDCE \read_pointer_q_reg[0] 
       (.C(clk),
        .CE(\read_pointer_q_reg[0]_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\read_pointer_q[0]_i_1__9_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [0]));
  FDCE \read_pointer_q_reg[1] 
       (.C(clk),
        .CE(\read_pointer_q_reg[0]_0 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\read_pointer_q[1]_i_2__7_n_0 ),
        .Q(\read_pointer_q_reg[1]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \status_cnt_q[0]_i_1__18 
       (.I0(Q[0]),
        .O(\status_cnt_q[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h1EF0F0E0)) 
    \status_cnt_q[2]_i_2__4 
       (.I0(\status_cnt_q_reg[2]_0 ),
        .I1(\status_cnt_q_reg[2]_1 ),
        .I2(\status_cnt_q_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\status_cnt_q[2]_i_2__4_n_0 ));
  FDCE \status_cnt_q_reg[0] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_4 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\status_cnt_q[0]_i_1__18_n_0 ),
        .Q(Q[0]));
  FDCE \status_cnt_q_reg[1] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_4 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\status_cnt_q_reg[1]_0 ),
        .Q(Q[1]));
  FDCE \status_cnt_q_reg[2] 
       (.C(clk),
        .CE(\status_cnt_q_reg[0]_4 ),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\status_cnt_q[2]_i_2__4_n_0 ),
        .Q(\status_cnt_q_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \write_pointer_q[0]_i_1__8 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write_pointer_q[1]_i_2__6 
       (.I0(write_pointer_q[0]),
        .I1(write_pointer_q[1]),
        .O(\write_pointer_q[1]_i_2__6_n_0 ));
  FDCE \write_pointer_q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\write_pointer_q[0]_i_1__8_n_0 ),
        .Q(write_pointer_q[0]));
  FDCE \write_pointer_q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\status_cnt_q_reg[0]_3 ),
        .D(\write_pointer_q[1]_i_2__6_n_0 ),
        .Q(write_pointer_q[1]));
endmodule

(* ORIG_REF_NAME = "id_queue" *) 
module design_1_dma_core_wrap_v_1_0_id_queue
   (\write_pointer_q_reg[0] ,
    state_q_reg,
    \status_cnt_q_reg[0] ,
    \gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ,
    \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ,
    state_q_reg_0,
    axi_slv_rsp_aw_ready,
    axi_slv_req_aw_valid_0,
    E,
    \gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ,
    state_q_reg_1,
    \counter_q_reg[4] ,
    \gen_ht_ffs[0].head_tail_q_reg[0][free]_2 ,
    \gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 ,
    state_q_reg_2,
    b_err_q_reg,
    \counter_q_reg[1] ,
    \counter_q_reg[4]_0 ,
    \gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 ,
    D,
    \status_cnt_q_reg[0]_0 ,
    \ax_q_reg[burst][1] ,
    axi_slv_req_aw_len_4_sp_1,
    \ax_q_reg[len][7] ,
    S,
    \ax_q_reg[len][7]_0 ,
    \ax_q_reg[addr][5] ,
    \splitted_req[aw][id] ,
    axi_slv_req_aw_len_1_sp_1,
    state_q_reg_3,
    b_err_q_reg_0,
    state_q_reg_4,
    clk,
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ,
    write_pointer_q_0,
    \gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ,
    axi_slv_req_aw_id,
    b_err_q_reg_1,
    state_q,
    aw_full,
    \gen_data_ffs[0].linked_data_q_reg[0][data][0]_2 ,
    \axi_slv_rsp_b_resp[1] ,
    \axi_slv_rsp_b_id[0]_INST_0_i_19_0 ,
    Q,
    write_pointer_n06_out,
    id_d,
    axi_slv_rsp_aw_ready_0,
    axi_slv_req_aw_valid,
    axi_slv_req_aw_atop,
    \gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[0]_2 ,
    b_err_q_reg_2,
    \status_cnt_q_reg[0]_3 ,
    \axi_lite_resp[w_ready] ,
    \ax_q_reg[len][0] ,
    \ax_q_reg[len][0]_0 ,
    \filtered_req[w_valid] ,
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 ,
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_1 ,
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_2 ,
    \axi_lite_resp[b][resp] ,
    b_err_q,
    b_err_q_reg_3,
    err_q,
    \gen_data_ffs[0].linked_data_q_reg[0][next][0]_0 ,
    b_state_q_i_2,
    \axi_slv_rsp_b_resp[1]_INST_0_i_5_0 ,
    \axi_slv_rsp_b_resp[1]_INST_0_i_5_1 ,
    \gen_data_ffs[0].linked_data_q_reg[0][next][0]_1 ,
    b_err_q_reg_4,
    \splitted_resp[b][id] ,
    axi_slv_req_aw_len,
    \ax_q_reg[addr][0] ,
    \ax_q_reg[len][7]_1 ,
    \ax_q_reg[len][6] ,
    axi_slv_req_aw_addr,
    axi_slv_req_aw_size,
    axi_slv_req_aw_burst,
    \ax_q_reg[len][4] ,
    \ax_q_reg[len][5] ,
    \ax_q_reg[len][7]_2 ,
    \ax_q_reg[len][2] ,
    \ax_q_reg[len][3] ,
    \ax_q_reg[len][3]_0 ,
    \mem_q_reg[1][addr][5] ,
    \mem_q_reg[0][0] ,
    O,
    \ax_q_reg[addr][5]_0 ,
    state_q_reg_5);
  output \write_pointer_q_reg[0] ;
  output state_q_reg;
  output \status_cnt_q_reg[0] ;
  output \gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ;
  output \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ;
  output state_q_reg_0;
  output axi_slv_rsp_aw_ready;
  output axi_slv_req_aw_valid_0;
  output [0:0]E;
  output \gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ;
  output state_q_reg_1;
  output \counter_q_reg[4] ;
  output [0:0]\gen_ht_ffs[0].head_tail_q_reg[0][free]_2 ;
  output \gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 ;
  output state_q_reg_2;
  output b_err_q_reg;
  output \counter_q_reg[1] ;
  output \counter_q_reg[4]_0 ;
  output \gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 ;
  output [0:0]D;
  output \status_cnt_q_reg[0]_0 ;
  output [0:0]\ax_q_reg[burst][1] ;
  output axi_slv_req_aw_len_4_sp_1;
  output [0:0]\ax_q_reg[len][7] ;
  output [5:0]S;
  output [7:0]\ax_q_reg[len][7]_0 ;
  output [5:0]\ax_q_reg[addr][5] ;
  output \splitted_req[aw][id] ;
  output axi_slv_req_aw_len_1_sp_1;
  output [5:0]state_q_reg_3;
  output b_err_q_reg_0;
  output state_q_reg_4;
  input clk;
  input \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ;
  input write_pointer_q_0;
  input \gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ;
  input [0:0]axi_slv_req_aw_id;
  input b_err_q_reg_1;
  input state_q;
  input aw_full;
  input \gen_data_ffs[0].linked_data_q_reg[0][data][0]_2 ;
  input \axi_slv_rsp_b_resp[1] ;
  input [1:0]\axi_slv_rsp_b_id[0]_INST_0_i_19_0 ;
  input [1:0]Q;
  input write_pointer_n06_out;
  input id_d;
  input axi_slv_rsp_aw_ready_0;
  input axi_slv_req_aw_valid;
  input [1:0]axi_slv_req_aw_atop;
  input \gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ;
  input \status_cnt_q_reg[0]_1 ;
  input \status_cnt_q_reg[0]_2 ;
  input b_err_q_reg_2;
  input \status_cnt_q_reg[0]_3 ;
  input \axi_lite_resp[w_ready] ;
  input \ax_q_reg[len][0] ;
  input \ax_q_reg[len][0]_0 ;
  input \filtered_req[w_valid] ;
  input \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 ;
  input \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_1 ;
  input \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_2 ;
  input [0:0]\axi_lite_resp[b][resp] ;
  input b_err_q;
  input b_err_q_reg_3;
  input [1:0]err_q;
  input \gen_data_ffs[0].linked_data_q_reg[0][next][0]_0 ;
  input b_state_q_i_2;
  input [4:0]\axi_slv_rsp_b_resp[1]_INST_0_i_5_0 ;
  input [4:0]\axi_slv_rsp_b_resp[1]_INST_0_i_5_1 ;
  input \gen_data_ffs[0].linked_data_q_reg[0][next][0]_1 ;
  input b_err_q_reg_4;
  input \splitted_resp[b][id] ;
  input [7:0]axi_slv_req_aw_len;
  input [1:0]\ax_q_reg[addr][0] ;
  input [7:0]\ax_q_reg[len][7]_1 ;
  input \ax_q_reg[len][6] ;
  input [5:0]axi_slv_req_aw_addr;
  input [2:0]axi_slv_req_aw_size;
  input [1:0]axi_slv_req_aw_burst;
  input \ax_q_reg[len][4] ;
  input \ax_q_reg[len][5] ;
  input \ax_q_reg[len][7]_2 ;
  input \ax_q_reg[len][2] ;
  input \ax_q_reg[len][3] ;
  input \ax_q_reg[len][3]_0 ;
  input [5:0]\mem_q_reg[1][addr][5] ;
  input \mem_q_reg[0][0] ;
  input [5:0]O;
  input [5:0]\ax_q_reg[addr][5]_0 ;
  input state_q_reg_5;

  wire [0:0]D;
  wire [0:0]E;
  wire [5:0]O;
  wire [1:0]Q;
  wire [5:0]S;
  wire aw_full;
  wire \ax_q[len][3]_i_4_n_0 ;
  wire \ax_q[len][4]_i_3_n_0 ;
  wire \ax_q[len][6]_i_3_n_0 ;
  wire \ax_q[len][7]_i_3_n_0 ;
  wire \ax_q[len][7]_i_5_n_0 ;
  wire [1:0]\ax_q_reg[addr][0] ;
  wire [5:0]\ax_q_reg[addr][5] ;
  wire [5:0]\ax_q_reg[addr][5]_0 ;
  wire [0:0]\ax_q_reg[burst][1] ;
  wire \ax_q_reg[len][0] ;
  wire \ax_q_reg[len][0]_0 ;
  wire \ax_q_reg[len][2] ;
  wire \ax_q_reg[len][3] ;
  wire \ax_q_reg[len][3]_0 ;
  wire \ax_q_reg[len][4] ;
  wire \ax_q_reg[len][5] ;
  wire \ax_q_reg[len][6] ;
  wire [0:0]\ax_q_reg[len][7] ;
  wire [7:0]\ax_q_reg[len][7]_0 ;
  wire [7:0]\ax_q_reg[len][7]_1 ;
  wire \ax_q_reg[len][7]_2 ;
  wire [0:0]\axi_lite_resp[b][resp] ;
  wire \axi_lite_resp[w_ready] ;
  wire [5:0]axi_slv_req_aw_addr;
  wire [1:0]axi_slv_req_aw_atop;
  wire [1:0]axi_slv_req_aw_burst;
  wire [0:0]axi_slv_req_aw_id;
  wire [7:0]axi_slv_req_aw_len;
  wire axi_slv_req_aw_len_1_sn_1;
  wire axi_slv_req_aw_len_4_sn_1;
  wire [2:0]axi_slv_req_aw_size;
  wire axi_slv_req_aw_valid;
  wire axi_slv_req_aw_valid_0;
  wire axi_slv_rsp_aw_ready;
  wire axi_slv_rsp_aw_ready_0;
  wire axi_slv_rsp_aw_ready_INST_0_i_5_n_0;
  wire axi_slv_rsp_aw_ready_INST_0_i_7_n_0;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_11_n_0 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_12_n_0 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_18_n_0 ;
  wire [1:0]\axi_slv_rsp_b_id[0]_INST_0_i_19_0 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_23_n_0 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_24_n_0 ;
  wire \axi_slv_rsp_b_resp[1] ;
  wire \axi_slv_rsp_b_resp[1]_INST_0_i_10_n_0 ;
  wire \axi_slv_rsp_b_resp[1]_INST_0_i_4_n_0 ;
  wire [4:0]\axi_slv_rsp_b_resp[1]_INST_0_i_5_0 ;
  wire [4:0]\axi_slv_rsp_b_resp[1]_INST_0_i_5_1 ;
  wire \axi_slv_rsp_b_resp[1]_INST_0_i_9_n_0 ;
  wire b_err_q;
  wire b_err_q_reg;
  wire b_err_q_reg_0;
  wire b_err_q_reg_1;
  wire b_err_q_reg_2;
  wire b_err_q_reg_3;
  wire b_err_q_reg_4;
  wire b_state_q_i_2;
  wire clk;
  wire \counter_q_reg[1] ;
  wire \counter_q_reg[4] ;
  wire \counter_q_reg[4]_0 ;
  wire [1:0]err_q;
  wire \filtered_req[w_valid] ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_1 ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_4_2 ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_5_n_0 ;
  wire \gen_data_ffs[0].linked_data_q[0][data][0]_i_6_n_0 ;
  wire \gen_data_ffs[0].linked_data_q[0][free]_i_2_n_0 ;
  wire \gen_data_ffs[0].linked_data_q[0][next][0]_i_1_n_0 ;
  wire \gen_data_ffs[0].linked_data_q[0][next][0]_i_2_n_0 ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data] ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data][0]_2 ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][next] ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][next][0]_0 ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][next][0]_1 ;
  wire \gen_data_ffs[1].linked_data_q[1][free]_i_1_n_0 ;
  wire \gen_data_ffs[1].linked_data_q[1][free]_i_2__0_n_0 ;
  wire \gen_data_ffs[1].linked_data_q_reg[1][data] ;
  wire \gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_3_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_4_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_5_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_6_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][head][0]_i_1_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][head][0]_i_3_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_3__0_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ;
  wire [0:0]\gen_ht_ffs[0].head_tail_q_reg[0][free]_2 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][head] ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][id] ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][tail] ;
  wire \gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ;
  wire \gen_ht_ffs[1].head_tail_q[1][free]_i_4_n_0 ;
  wire \gen_ht_ffs[1].head_tail_q[1][head][0]_i_1_n_0 ;
  wire \gen_ht_ffs[1].head_tail_q[1][id][0]_i_1__0_n_0 ;
  wire \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1_n_0 ;
  wire \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3_n_0 ;
  wire \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_4_n_0 ;
  wire \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_5_n_0 ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][free]__0 ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][head] ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][id] ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][tail] ;
  wire head_tail_d;
  wire head_tail_d25_out;
  wire \head_tail_d[0][free] ;
  wire \head_tail_d[0][id] ;
  wire \head_tail_d[1][head] ;
  wire \head_tail_d[1][id] ;
  wire \head_tail_d[1][tail] ;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9_n_0;
  wire id_d;
  wire linked_data_d;
  wire \linked_data_d[0][data] ;
  wire \linked_data_d[0][free] ;
  wire \linked_data_d[1][data] ;
  wire [1:0]linked_data_free;
  wire \mem_q_reg[0][0] ;
  wire [5:0]\mem_q_reg[1][addr][5] ;
  wire \splitted_req[aw][id] ;
  wire \splitted_resp[aw_ready] ;
  wire \splitted_resp[b][id] ;
  wire state_q;
  wire state_q_i_2_n_0;
  wire state_q_reg;
  wire state_q_reg_0;
  wire state_q_reg_1;
  wire state_q_reg_2;
  wire [5:0]state_q_reg_3;
  wire state_q_reg_4;
  wire state_q_reg_5;
  wire \status_cnt_q[1]_i_7_n_0 ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire \status_cnt_q_reg[0]_3 ;
  wire write_pointer_n06_out;
  wire write_pointer_q_0;
  wire \write_pointer_q_reg[0] ;

  assign axi_slv_req_aw_len_1_sp_1 = axi_slv_req_aw_len_1_sn_1;
  assign axi_slv_req_aw_len_4_sp_1 = axi_slv_req_aw_len_4_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ax_q[addr][0]_i_1 
       (.I0(O[0]),
        .I1(state_q),
        .I2(\ax_q_reg[addr][5]_0 [0]),
        .O(state_q_reg_3[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ax_q[addr][1]_i_1 
       (.I0(O[1]),
        .I1(state_q),
        .I2(\ax_q_reg[addr][5]_0 [1]),
        .O(state_q_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ax_q[addr][2]_i_1 
       (.I0(O[2]),
        .I1(state_q),
        .I2(\ax_q_reg[addr][5]_0 [2]),
        .O(state_q_reg_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ax_q[addr][3]_i_1 
       (.I0(O[3]),
        .I1(state_q),
        .I2(\ax_q_reg[addr][5]_0 [3]),
        .O(state_q_reg_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ax_q[addr][4]_i_1 
       (.I0(O[4]),
        .I1(state_q),
        .I2(\ax_q_reg[addr][5]_0 [4]),
        .O(state_q_reg_3[4]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \ax_q[addr][5]_i_1 
       (.I0(axi_slv_req_aw_len_4_sn_1),
        .I1(\ax_q_reg[addr][0] [1]),
        .I2(\ax_q_reg[addr][0] [0]),
        .I3(\ax_q[len][7]_i_3_n_0 ),
        .O(\ax_q_reg[burst][1] ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ax_q[addr][5]_i_2 
       (.I0(O[5]),
        .I1(state_q),
        .I2(\ax_q_reg[addr][5]_0 [5]),
        .O(state_q_reg_3[5]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \ax_q[id][0]_i_1 
       (.I0(axi_slv_req_aw_len_1_sn_1),
        .I1(axi_slv_req_aw_len[4]),
        .I2(axi_slv_req_aw_len[5]),
        .I3(axi_slv_req_aw_len[6]),
        .I4(axi_slv_req_aw_len[7]),
        .I5(state_q_i_2_n_0),
        .O(axi_slv_req_aw_len_4_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ax_q[id][0]_i_2 
       (.I0(axi_slv_req_aw_len[1]),
        .I1(axi_slv_req_aw_len[2]),
        .I2(axi_slv_req_aw_len[3]),
        .I3(axi_slv_req_aw_len[0]),
        .O(axi_slv_req_aw_len_1_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h4774)) 
    \ax_q[len][0]_i_1 
       (.I0(\ax_q_reg[len][7]_1 [0]),
        .I1(state_q),
        .I2(\splitted_resp[aw_ready] ),
        .I3(axi_slv_req_aw_len[0]),
        .O(\ax_q_reg[len][7]_0 [0]));
  LUT5 #(
    .INIT(32'h909F9F90)) 
    \ax_q[len][1]_i_1 
       (.I0(\ax_q_reg[len][7]_1 [0]),
        .I1(\ax_q_reg[len][7]_1 [1]),
        .I2(state_q),
        .I3(axi_slv_req_aw_len[1]),
        .I4(\ax_q[len][3]_i_4_n_0 ),
        .O(\ax_q_reg[len][7]_0 [1]));
  LUT6 #(
    .INIT(64'h6F60606F6F606F60)) 
    \ax_q[len][2]_i_1 
       (.I0(\ax_q_reg[len][7]_1 [2]),
        .I1(\ax_q_reg[len][2] ),
        .I2(state_q),
        .I3(axi_slv_req_aw_len[2]),
        .I4(axi_slv_req_aw_len[1]),
        .I5(\ax_q[len][3]_i_4_n_0 ),
        .O(\ax_q_reg[len][7]_0 [2]));
  LUT6 #(
    .INIT(64'h6F60606F6F606F60)) 
    \ax_q[len][3]_i_1 
       (.I0(\ax_q_reg[len][7]_1 [3]),
        .I1(\ax_q_reg[len][3] ),
        .I2(state_q),
        .I3(axi_slv_req_aw_len[3]),
        .I4(\ax_q_reg[len][3]_0 ),
        .I5(\ax_q[len][3]_i_4_n_0 ),
        .O(\ax_q_reg[len][7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ax_q[len][3]_i_4 
       (.I0(\splitted_resp[aw_ready] ),
        .I1(axi_slv_req_aw_len[0]),
        .O(\ax_q[len][3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h909F9F90)) 
    \ax_q[len][4]_i_1 
       (.I0(\ax_q_reg[len][7]_1 [4]),
        .I1(\ax_q_reg[len][4] ),
        .I2(state_q),
        .I3(axi_slv_req_aw_len[4]),
        .I4(\ax_q[len][4]_i_3_n_0 ),
        .O(\ax_q_reg[len][7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \ax_q[len][4]_i_3 
       (.I0(\splitted_resp[aw_ready] ),
        .I1(axi_slv_req_aw_len[0]),
        .I2(axi_slv_req_aw_len[3]),
        .I3(axi_slv_req_aw_len[2]),
        .I4(axi_slv_req_aw_len[1]),
        .O(\ax_q[len][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \ax_q[len][5]_i_1 
       (.I0(\ax_q_reg[len][7]_1 [5]),
        .I1(\ax_q_reg[len][5] ),
        .I2(state_q),
        .I3(axi_slv_req_aw_len[5]),
        .I4(\ax_q[len][6]_i_3_n_0 ),
        .O(\ax_q_reg[len][7]_0 [5]));
  LUT6 #(
    .INIT(64'h6F60606F6F606F60)) 
    \ax_q[len][6]_i_1 
       (.I0(\ax_q_reg[len][7]_1 [6]),
        .I1(\ax_q_reg[len][6] ),
        .I2(state_q),
        .I3(axi_slv_req_aw_len[6]),
        .I4(axi_slv_req_aw_len[5]),
        .I5(\ax_q[len][6]_i_3_n_0 ),
        .O(\ax_q_reg[len][7]_0 [6]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ax_q[len][6]_i_3 
       (.I0(axi_slv_req_aw_len[1]),
        .I1(axi_slv_req_aw_len[2]),
        .I2(axi_slv_req_aw_len[3]),
        .I3(axi_slv_req_aw_len[0]),
        .I4(\splitted_resp[aw_ready] ),
        .I5(axi_slv_req_aw_len[4]),
        .O(\ax_q[len][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ax_q[len][7]_i_1 
       (.I0(\ax_q[len][7]_i_3_n_0 ),
        .I1(axi_slv_req_aw_len_4_sn_1),
        .O(\ax_q_reg[len][7] ));
  LUT6 #(
    .INIT(64'h6F60606F6F606F60)) 
    \ax_q[len][7]_i_2 
       (.I0(\ax_q_reg[len][7]_1 [7]),
        .I1(\ax_q_reg[len][7]_2 ),
        .I2(state_q),
        .I3(axi_slv_req_aw_len[7]),
        .I4(axi_slv_req_aw_len[6]),
        .I5(\ax_q[len][7]_i_5_n_0 ),
        .O(\ax_q_reg[len][7]_0 [7]));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \ax_q[len][7]_i_3 
       (.I0(\ax_q_reg[len][7]_1 [7]),
        .I1(\ax_q_reg[len][6] ),
        .I2(\ax_q_reg[len][7]_1 [6]),
        .I3(state_q),
        .I4(\splitted_resp[aw_ready] ),
        .O(\ax_q[len][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ax_q[len][7]_i_5 
       (.I0(\ax_q[len][6]_i_3_n_0 ),
        .I1(axi_slv_req_aw_len[5]),
        .O(\ax_q[len][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hF0FE)) 
    axi_slv_rsp_aw_ready_INST_0
       (.I0(\status_cnt_q_reg[0] ),
        .I1(write_pointer_n06_out),
        .I2(id_d),
        .I3(axi_slv_rsp_aw_ready_0),
        .O(axi_slv_rsp_aw_ready));
  LUT6 #(
    .INIT(64'h000000000000EAEE)) 
    axi_slv_rsp_aw_ready_INST_0_i_1
       (.I0(axi_slv_rsp_aw_ready_INST_0_i_5_n_0),
        .I1(\gen_data_ffs[0].linked_data_q_reg[0][data][0]_2 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(axi_slv_rsp_aw_ready_INST_0_i_7_n_0),
        .I5(state_q),
        .O(\status_cnt_q_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    axi_slv_rsp_aw_ready_INST_0_i_5
       (.I0(axi_slv_req_aw_len[7]),
        .I1(axi_slv_req_aw_len[6]),
        .I2(axi_slv_req_aw_len[5]),
        .I3(axi_slv_req_aw_len[4]),
        .I4(axi_slv_req_aw_len_1_sn_1),
        .O(axi_slv_rsp_aw_ready_INST_0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hFFFFABFF)) 
    axi_slv_rsp_aw_ready_INST_0_i_7
       (.I0(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 ),
        .I1(linked_data_free[0]),
        .I2(linked_data_free[1]),
        .I3(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_1 ),
        .I4(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_2 ),
        .O(axi_slv_rsp_aw_ready_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAA02)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_11 
       (.I0(\axi_slv_rsp_b_resp[1]_INST_0_i_5_0 [1]),
        .I1(\gen_data_ffs[0].linked_data_q[0][data][0]_i_5_n_0 ),
        .I2(\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_18_n_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ),
        .I5(\axi_slv_rsp_b_resp[1]_INST_0_i_5_1 [1]),
        .O(\axi_slv_rsp_b_id[0]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h55555501555555FD)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_12 
       (.I0(\axi_slv_rsp_b_resp[1]_INST_0_i_5_0 [0]),
        .I1(\gen_data_ffs[0].linked_data_q[0][data][0]_i_5_n_0 ),
        .I2(\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_18_n_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ),
        .I5(\axi_slv_rsp_b_resp[1]_INST_0_i_5_1 [0]),
        .O(\axi_slv_rsp_b_id[0]_INST_0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h5404)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_18 
       (.I0(\gen_data_ffs[1].linked_data_q_reg[1][data] ),
        .I1(\gen_ht_ffs[1].head_tail_q_reg[1][head] ),
        .I2(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ),
        .I3(\gen_ht_ffs[0].head_tail_q_reg[0][head] ),
        .O(\axi_slv_rsp_b_id[0]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hDDCCDDCCFDFFFDCC)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_19 
       (.I0(\axi_slv_rsp_b_id[0]_INST_0_i_23_n_0 ),
        .I1(\axi_slv_rsp_b_id[0]_INST_0_i_24_n_0 ),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][head] ),
        .I3(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ),
        .I4(\gen_ht_ffs[1].head_tail_q_reg[1][head] ),
        .I5(\gen_data_ffs[1].linked_data_q_reg[1][data] ),
        .O(\gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_20 
       (.I0(\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .I1(\gen_ht_ffs[1].head_tail_q_reg[1][head] ),
        .I2(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ),
        .I3(\gen_ht_ffs[0].head_tail_q_reg[0][head] ),
        .O(\gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ));
  LUT6 #(
    .INIT(64'h0000000044141114)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_23 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][id] ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ),
        .I3(state_q_reg_0),
        .I4(axi_slv_req_aw_id),
        .I5(\gen_ht_ffs[1].head_tail_q[1][free]_i_4_n_0 ),
        .O(\axi_slv_rsp_b_id[0]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFFFFF)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_24 
       (.I0(\status_cnt_q_reg[0] ),
        .I1(\axi_slv_rsp_b_resp[1] ),
        .I2(\axi_slv_rsp_b_id[0]_INST_0_i_19_0 [0]),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_19_0 [1]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\axi_slv_rsp_b_id[0]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_4 
       (.I0(\counter_q_reg[4]_0 ),
        .I1(\gen_data_ffs[0].linked_data_q_reg[0][next][0]_0 ),
        .I2(\gen_data_ffs[0].linked_data_q_reg[0][next][0]_1 ),
        .I3(\gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ),
        .I4(\axi_slv_rsp_b_id[0]_INST_0_i_11_n_0 ),
        .I5(\axi_slv_rsp_b_id[0]_INST_0_i_12_n_0 ),
        .O(\counter_q_reg[4] ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAA02)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_8 
       (.I0(\axi_slv_rsp_b_resp[1]_INST_0_i_5_0 [2]),
        .I1(\gen_data_ffs[0].linked_data_q[0][data][0]_i_5_n_0 ),
        .I2(\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_18_n_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ),
        .I5(\axi_slv_rsp_b_resp[1]_INST_0_i_5_1 [2]),
        .O(\counter_q_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAA02)) 
    \axi_slv_rsp_b_resp[1]_INST_0_i_10 
       (.I0(\axi_slv_rsp_b_resp[1]_INST_0_i_5_0 [3]),
        .I1(\gen_data_ffs[0].linked_data_q[0][data][0]_i_5_n_0 ),
        .I2(\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_18_n_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ),
        .I5(\axi_slv_rsp_b_resp[1]_INST_0_i_5_1 [3]),
        .O(\axi_slv_rsp_b_resp[1]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF1010101010)) 
    \axi_slv_rsp_b_resp[1]_INST_0_i_2 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ),
        .I1(\axi_slv_rsp_b_resp[1]_INST_0_i_4_n_0 ),
        .I2(\counter_q_reg[1] ),
        .I3(\axi_lite_resp[b][resp] ),
        .I4(b_err_q),
        .I5(\axi_slv_rsp_b_resp[1] ),
        .O(b_err_q_reg));
  LUT6 #(
    .INIT(64'hFFFFEBFFFFFF00FF)) 
    \axi_slv_rsp_b_resp[1]_INST_0_i_3 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][id] ),
        .I2(b_err_q_reg_4),
        .I3(b_err_q_reg_1),
        .I4(\status_cnt_q_reg[0] ),
        .I5(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ),
        .O(\gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \axi_slv_rsp_b_resp[1]_INST_0_i_4 
       (.I0(b_err_q_reg_3),
        .I1(err_q[1]),
        .I2(\gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 ),
        .I3(err_q[0]),
        .O(\axi_slv_rsp_b_resp[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi_slv_rsp_b_resp[1]_INST_0_i_5 
       (.I0(\axi_slv_rsp_b_id[0]_INST_0_i_11_n_0 ),
        .I1(\axi_slv_rsp_b_resp[1]_INST_0_i_9_n_0 ),
        .I2(\gen_data_ffs[0].linked_data_q_reg[0][next][0]_0 ),
        .I3(b_state_q_i_2),
        .I4(\counter_q_reg[4]_0 ),
        .I5(\axi_slv_rsp_b_resp[1]_INST_0_i_10_n_0 ),
        .O(\counter_q_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAFEAAAAAA02)) 
    \axi_slv_rsp_b_resp[1]_INST_0_i_9 
       (.I0(\axi_slv_rsp_b_resp[1]_INST_0_i_5_0 [4]),
        .I1(\gen_data_ffs[0].linked_data_q[0][data][0]_i_5_n_0 ),
        .I2(\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_18_n_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ),
        .I5(\axi_slv_rsp_b_resp[1]_INST_0_i_5_1 [4]),
        .O(\axi_slv_rsp_b_resp[1]_INST_0_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hF704)) 
    b_err_q_i_1
       (.I0(\axi_slv_rsp_b_resp[1]_INST_0_i_4_n_0 ),
        .I1(b_err_q_reg_2),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ),
        .I3(b_err_q),
        .O(b_err_q_reg_0));
  LUT3 #(
    .INIT(8'h47)) 
    \counter_q[0]_i_1__1 
       (.I0(axi_slv_req_aw_len[0]),
        .I1(\status_cnt_q_reg[0]_0 ),
        .I2(\axi_slv_rsp_b_resp[1]_INST_0_i_5_0 [0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter_q[7]_i_3 
       (.I0(\status_cnt_q_reg[0] ),
        .I1(\gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ),
        .O(\status_cnt_q_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \counter_q[8]_i_1 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ),
        .I1(\gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 ),
        .I2(state_q_reg_2),
        .O(\gen_ht_ffs[0].head_tail_q_reg[0][free]_2 ));
  LUT5 #(
    .INIT(32'hFFFF111F)) 
    \counter_q[8]_i_3 
       (.I0(\gen_data_ffs[0].linked_data_q[0][data][0]_i_5_n_0 ),
        .I1(\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .I2(\gen_data_ffs[1].linked_data_q_reg[1][data] ),
        .I3(\gen_data_ffs[0].linked_data_q[0][free]_i_2_n_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ),
        .O(\gen_data_ffs[0].linked_data_q_reg[0][data][0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter_q[8]_i_4 
       (.I0(state_q_reg_0),
        .I1(\gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ),
        .O(state_q_reg_2));
  LUT3 #(
    .INIT(8'hEA)) 
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_1 
       (.I0(\counter_q_reg[4] ),
        .I1(linked_data_free[0]),
        .I2(\status_cnt_q_reg[0] ),
        .O(linked_data_d));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h8F888888)) 
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_2 
       (.I0(\gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ),
        .I1(state_q_reg_0),
        .I2(\status_cnt_q_reg[0] ),
        .I3(\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .I4(\gen_data_ffs[0].linked_data_q[0][data][0]_i_5_n_0 ),
        .O(\linked_data_d[0][data] ));
  LUT6 #(
    .INIT(64'h0055005500000010)) 
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_4 
       (.I0(\gen_data_ffs[0].linked_data_q[0][data][0]_i_6_n_0 ),
        .I1(aw_full),
        .I2(\gen_data_ffs[0].linked_data_q_reg[0][data][0]_2 ),
        .I3(state_q),
        .I4(axi_slv_rsp_aw_ready_INST_0_i_7_n_0),
        .I5(axi_slv_rsp_aw_ready_INST_0_i_5_n_0),
        .O(state_q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_5 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][head] ),
        .I1(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][head] ),
        .O(\gen_data_ffs[0].linked_data_q[0][data][0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hFFFFDDDF)) 
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_6 
       (.I0(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_1 ),
        .I1(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 ),
        .I2(linked_data_free[1]),
        .I3(linked_data_free[0]),
        .I4(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_2 ),
        .O(\gen_data_ffs[0].linked_data_q[0][data][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h76)) 
    \gen_data_ffs[0].linked_data_q[0][free]_i_1 
       (.I0(\status_cnt_q_reg[0] ),
        .I1(linked_data_free[0]),
        .I2(\gen_data_ffs[0].linked_data_q[0][free]_i_2_n_0 ),
        .O(\linked_data_d[0][free] ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \gen_data_ffs[0].linked_data_q[0][free]_i_2 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][head] ),
        .I1(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][head] ),
        .O(\gen_data_ffs[0].linked_data_q[0][free]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5F55CFCF50550000)) 
    \gen_data_ffs[0].linked_data_q[0][next][0]_i_1 
       (.I0(linked_data_free[0]),
        .I1(\gen_data_ffs[0].linked_data_q[0][data][0]_i_5_n_0 ),
        .I2(\counter_q_reg[4] ),
        .I3(\gen_data_ffs[0].linked_data_q[0][next][0]_i_2_n_0 ),
        .I4(\status_cnt_q_reg[0] ),
        .I5(\gen_data_ffs[0].linked_data_q_reg[0][next] ),
        .O(\gen_data_ffs[0].linked_data_q[0][next][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \gen_data_ffs[0].linked_data_q[0][next][0]_i_2 
       (.I0(linked_data_free[0]),
        .I1(\gen_ht_ffs[0].head_tail_q[0][head][0]_i_3_n_0 ),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ),
        .O(\gen_data_ffs[0].linked_data_q[0][next][0]_i_2_n_0 ));
  FDCE \gen_data_ffs[0].linked_data_q_reg[0][data][0] 
       (.C(clk),
        .CE(linked_data_d),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\linked_data_d[0][data] ),
        .Q(\gen_data_ffs[0].linked_data_q_reg[0][data] ));
  FDPE \gen_data_ffs[0].linked_data_q_reg[0][free] 
       (.C(clk),
        .CE(linked_data_d),
        .D(\linked_data_d[0][free] ),
        .PRE(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .Q(linked_data_free[0]));
  FDCE \gen_data_ffs[0].linked_data_q_reg[0][next][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\gen_data_ffs[0].linked_data_q[0][next][0]_i_1_n_0 ),
        .Q(\gen_data_ffs[0].linked_data_q_reg[0][next] ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h8F888888)) 
    \gen_data_ffs[1].linked_data_q[1][data][0]_i_1 
       (.I0(\gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ),
        .I1(state_q_reg_0),
        .I2(\status_cnt_q_reg[0] ),
        .I3(\gen_data_ffs[1].linked_data_q_reg[1][data] ),
        .I4(\gen_data_ffs[0].linked_data_q[0][free]_i_2_n_0 ),
        .O(\linked_data_d[1][data] ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_data_ffs[1].linked_data_q[1][free]_i_1 
       (.I0(\counter_q_reg[4] ),
        .I1(\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2_n_0 ),
        .O(\gen_data_ffs[1].linked_data_q[1][free]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \gen_data_ffs[1].linked_data_q[1][free]_i_2__0 
       (.I0(\status_cnt_q_reg[0] ),
        .I1(linked_data_free[1]),
        .I2(\gen_data_ffs[0].linked_data_q[0][free]_i_2_n_0 ),
        .O(\gen_data_ffs[1].linked_data_q[1][free]_i_2__0_n_0 ));
  FDCE \gen_data_ffs[1].linked_data_q_reg[1][data][0] 
       (.C(clk),
        .CE(\gen_data_ffs[1].linked_data_q[1][free]_i_1_n_0 ),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\linked_data_d[1][data] ),
        .Q(\gen_data_ffs[1].linked_data_q_reg[1][data] ));
  FDPE \gen_data_ffs[1].linked_data_q_reg[1][free] 
       (.C(clk),
        .CE(\gen_data_ffs[1].linked_data_q[1][free]_i_1_n_0 ),
        .D(\gen_data_ffs[1].linked_data_q[1][free]_i_2__0_n_0 ),
        .PRE(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .Q(linked_data_free[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_ht_ffs[0].head_tail_q[0][free]_i_1 
       (.I0(\gen_ht_ffs[0].head_tail_q[0][free]_i_3_n_0 ),
        .I1(\gen_ht_ffs[0].head_tail_q[0][free]_i_4_n_0 ),
        .I2(\gen_ht_ffs[0].head_tail_q[0][free]_i_5_n_0 ),
        .O(head_tail_d));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \gen_ht_ffs[0].head_tail_q[0][free]_i_2 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ),
        .I1(\status_cnt_q_reg[0] ),
        .I2(\gen_ht_ffs[0].head_tail_q[0][free]_i_6_n_0 ),
        .O(\head_tail_d[0][free] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_ht_ffs[0].head_tail_q[0][free]_i_3 
       (.I0(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ),
        .I1(\status_cnt_q_reg[0] ),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ),
        .O(\gen_ht_ffs[0].head_tail_q[0][free]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_ht_ffs[0].head_tail_q[0][free]_i_4 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ),
        .I1(\gen_ht_ffs[0].head_tail_q[0][free]_i_6_n_0 ),
        .O(\gen_ht_ffs[0].head_tail_q[0][free]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_ht_ffs[0].head_tail_q[0][free]_i_5 
       (.I0(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ),
        .I1(\counter_q_reg[4] ),
        .O(\gen_ht_ffs[0].head_tail_q[0][free]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \gen_ht_ffs[0].head_tail_q[0][free]_i_6 
       (.I0(\gen_ht_ffs[1].head_tail_q_reg[1][head] ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][head] ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][tail] ),
        .I3(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q_reg[0][tail] ),
        .O(\gen_ht_ffs[0].head_tail_q[0][free]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAFFBABABA00)) 
    \gen_ht_ffs[0].head_tail_q[0][head][0]_i_1 
       (.I0(\head_tail_d[1][head] ),
        .I1(\gen_ht_ffs[0].head_tail_q[0][free]_i_6_n_0 ),
        .I2(head_tail_d25_out),
        .I3(\gen_ht_ffs[0].head_tail_q[0][free]_i_5_n_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q[0][free]_i_3_n_0 ),
        .I5(\gen_ht_ffs[0].head_tail_q_reg[0][head] ),
        .O(\gen_ht_ffs[0].head_tail_q[0][head][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h44447444)) 
    \gen_ht_ffs[0].head_tail_q[0][head][0]_i_2 
       (.I0(linked_data_free[0]),
        .I1(\status_cnt_q_reg[0] ),
        .I2(\gen_data_ffs[0].linked_data_q_reg[0][next] ),
        .I3(\gen_ht_ffs[0].head_tail_q[0][head][0]_i_3_n_0 ),
        .I4(\gen_data_ffs[0].linked_data_q[0][data][0]_i_5_n_0 ),
        .O(\head_tail_d[1][head] ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_ht_ffs[0].head_tail_q[0][head][0]_i_3 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][tail] ),
        .I1(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][tail] ),
        .O(\gen_ht_ffs[0].head_tail_q[0][head][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \gen_ht_ffs[0].head_tail_q[0][id][0]_i_1 
       (.I0(axi_slv_req_aw_id),
        .I1(\status_cnt_q_reg[0] ),
        .I2(head_tail_d25_out),
        .O(\head_tail_d[0][id] ));
  LUT6 #(
    .INIT(64'hEEEEFEFFEEEE0E00)) 
    \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1 
       (.I0(head_tail_d25_out),
        .I1(\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2_n_0 ),
        .I2(\gen_ht_ffs[0].head_tail_q[0][free]_i_4_n_0 ),
        .I3(\gen_ht_ffs[0].head_tail_q[0][free]_i_5_n_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_3__0_n_0 ),
        .I5(\gen_ht_ffs[0].head_tail_q_reg[0][tail] ),
        .O(\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2 
       (.I0(\status_cnt_q_reg[0] ),
        .I1(linked_data_free[0]),
        .O(\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_3__0 
       (.I0(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_4_n_0 ),
        .I1(\status_cnt_q_reg[0] ),
        .O(\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_3__0_n_0 ));
  FDPE \gen_ht_ffs[0].head_tail_q_reg[0][free] 
       (.C(clk),
        .CE(head_tail_d),
        .D(\head_tail_d[0][free] ),
        .PRE(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .Q(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ));
  FDCE \gen_ht_ffs[0].head_tail_q_reg[0][head][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\gen_ht_ffs[0].head_tail_q[0][head][0]_i_1_n_0 ),
        .Q(\gen_ht_ffs[0].head_tail_q_reg[0][head] ));
  FDCE \gen_ht_ffs[0].head_tail_q_reg[0][id][0] 
       (.C(clk),
        .CE(head_tail_d),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\head_tail_d[0][id] ),
        .Q(\gen_ht_ffs[0].head_tail_q_reg[0][id] ));
  FDCE \gen_ht_ffs[0].head_tail_q_reg[0][tail][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1_n_0 ),
        .Q(\gen_ht_ffs[0].head_tail_q_reg[0][tail] ));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_ht_ffs[1].head_tail_q[1][free]_i_1 
       (.I0(\status_cnt_q_reg[0] ),
        .I1(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ),
        .O(head_tail_d25_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBEBEEEB)) 
    \gen_ht_ffs[1].head_tail_q[1][free]_i_2 
       (.I0(\gen_ht_ffs[1].head_tail_q_reg[1][free]__0 ),
        .I1(\gen_ht_ffs[1].head_tail_q_reg[1][id] ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ),
        .I3(state_q_reg_0),
        .I4(axi_slv_req_aw_id),
        .I5(\gen_ht_ffs[1].head_tail_q[1][free]_i_4_n_0 ),
        .O(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5454545455545555)) 
    \gen_ht_ffs[1].head_tail_q[1][free]_i_4 
       (.I0(b_err_q_reg_1),
        .I1(state_q),
        .I2(axi_slv_rsp_aw_ready_INST_0_i_7_n_0),
        .I3(aw_full),
        .I4(\gen_data_ffs[0].linked_data_q_reg[0][data][0]_2 ),
        .I5(axi_slv_rsp_aw_ready_INST_0_i_5_n_0),
        .O(\gen_ht_ffs[1].head_tail_q[1][free]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFF7FF000800)) 
    \gen_ht_ffs[1].head_tail_q[1][head][0]_i_1 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ),
        .I1(\status_cnt_q_reg[0] ),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ),
        .I3(\head_tail_d[1][head] ),
        .I4(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3_n_0 ),
        .I5(\gen_ht_ffs[1].head_tail_q_reg[1][head] ),
        .O(\gen_ht_ffs[1].head_tail_q[1][head][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_ht_ffs[1].head_tail_q[1][head][0]_i_2 
       (.I0(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ),
        .I1(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_5_n_0 ),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ),
        .O(\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \gen_ht_ffs[1].head_tail_q[1][id][0]_i_1__0 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ),
        .I1(\status_cnt_q_reg[0] ),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ),
        .I3(\gen_ht_ffs[0].head_tail_q[0][free]_i_4_n_0 ),
        .I4(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3_n_0 ),
        .O(\gen_ht_ffs[1].head_tail_q[1][id][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_ht_ffs[1].head_tail_q[1][id][0]_i_2 
       (.I0(axi_slv_req_aw_id),
        .I1(\status_cnt_q_reg[0] ),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ),
        .O(\head_tail_d[1][id] ));
  LUT6 #(
    .INIT(64'hEFAAEFEF20AA2020)) 
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1 
       (.I0(\head_tail_d[1][tail] ),
        .I1(\gen_ht_ffs[0].head_tail_q[0][free]_i_4_n_0 ),
        .I2(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3_n_0 ),
        .I3(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_4_n_0 ),
        .I4(\status_cnt_q_reg[0] ),
        .I5(\gen_ht_ffs[1].head_tail_q_reg[1][tail] ),
        .O(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2 
       (.I0(linked_data_free[0]),
        .I1(\status_cnt_q_reg[0] ),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][free]_0 ),
        .O(\head_tail_d[1][tail] ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3 
       (.I0(\counter_q_reg[4] ),
        .I1(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ),
        .O(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_4 
       (.I0(\gen_ht_ffs[1].head_tail_q[1][free]_i_2_n_0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ),
        .I2(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_5_n_0 ),
        .O(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h303F7F7FCFC0D5D5)) 
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_5 
       (.I0(\status_cnt_q_reg[0] ),
        .I1(axi_slv_req_aw_id),
        .I2(state_q_reg_0),
        .I3(\splitted_resp[b][id] ),
        .I4(b_err_q_reg_1),
        .I5(\gen_ht_ffs[0].head_tail_q_reg[0][id] ),
        .O(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_5_n_0 ));
  FDPE \gen_ht_ffs[1].head_tail_q_reg[1][free] 
       (.C(clk),
        .CE(\gen_ht_ffs[1].head_tail_q[1][id][0]_i_1__0_n_0 ),
        .D(head_tail_d25_out),
        .PRE(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .Q(\gen_ht_ffs[1].head_tail_q_reg[1][free]__0 ));
  FDCE \gen_ht_ffs[1].head_tail_q_reg[1][head][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\gen_ht_ffs[1].head_tail_q[1][head][0]_i_1_n_0 ),
        .Q(\gen_ht_ffs[1].head_tail_q_reg[1][head] ));
  FDCE \gen_ht_ffs[1].head_tail_q_reg[1][id][0] 
       (.C(clk),
        .CE(\gen_ht_ffs[1].head_tail_q[1][id][0]_i_1__0_n_0 ),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\head_tail_d[1][id] ),
        .Q(\gen_ht_ffs[1].head_tail_q_reg[1][id] ));
  FDCE \gen_ht_ffs[1].head_tail_q_reg[1][tail][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .D(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1_n_0 ),
        .Q(\gen_ht_ffs[1].head_tail_q_reg[1][tail] ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    i__carry_i_1
       (.I0(axi_slv_req_aw_addr[5]),
        .I1(axi_slv_req_aw_size[1]),
        .I2(axi_slv_req_aw_size[0]),
        .I3(i__carry_i_7_n_0),
        .O(S[5]));
  LUT4 #(
    .INIT(16'hA9AA)) 
    i__carry_i_2
       (.I0(axi_slv_req_aw_addr[4]),
        .I1(axi_slv_req_aw_size[0]),
        .I2(axi_slv_req_aw_size[1]),
        .I3(i__carry_i_7_n_0),
        .O(S[4]));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    i__carry_i_3
       (.I0(axi_slv_req_aw_addr[3]),
        .I1(axi_slv_req_aw_size[1]),
        .I2(axi_slv_req_aw_burst[0]),
        .I3(axi_slv_req_aw_burst[1]),
        .I4(i__carry_i_8_n_0),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    i__carry_i_4
       (.I0(axi_slv_req_aw_addr[2]),
        .I1(i__carry_i_9_n_0),
        .I2(axi_slv_req_aw_size[1]),
        .I3(axi_slv_req_aw_burst[0]),
        .I4(axi_slv_req_aw_burst[1]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hAA9AAAAA)) 
    i__carry_i_5
       (.I0(axi_slv_req_aw_addr[1]),
        .I1(axi_slv_req_aw_size[1]),
        .I2(axi_slv_req_aw_burst[0]),
        .I3(axi_slv_req_aw_burst[1]),
        .I4(i__carry_i_8_n_0),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hAA9AAAAA)) 
    i__carry_i_6
       (.I0(axi_slv_req_aw_addr[0]),
        .I1(axi_slv_req_aw_size[1]),
        .I2(axi_slv_req_aw_burst[0]),
        .I3(axi_slv_req_aw_burst[1]),
        .I4(i__carry_i_9_n_0),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    i__carry_i_7
       (.I0(axi_slv_req_aw_size[2]),
        .I1(\splitted_resp[aw_ready] ),
        .I2(axi_slv_req_aw_burst[0]),
        .I3(axi_slv_req_aw_burst[1]),
        .O(i__carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    i__carry_i_8
       (.I0(axi_slv_req_aw_size[0]),
        .I1(\splitted_resp[aw_ready] ),
        .I2(axi_slv_req_aw_size[2]),
        .O(i__carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_9
       (.I0(axi_slv_req_aw_size[0]),
        .I1(\splitted_resp[aw_ready] ),
        .I2(axi_slv_req_aw_size[2]),
        .O(i__carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mem_q[0][0]_i_2 
       (.I0(\mem_q_reg[0][0] ),
        .I1(state_q),
        .I2(state_q_i_2_n_0),
        .I3(axi_slv_req_aw_id),
        .O(\splitted_req[aw][id] ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mem_q[0][addr][0]_i_1 
       (.I0(\mem_q_reg[1][addr][5] [0]),
        .I1(state_q),
        .I2(state_q_i_2_n_0),
        .I3(axi_slv_req_aw_addr[0]),
        .O(\ax_q_reg[addr][5] [0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mem_q[0][addr][1]_i_1 
       (.I0(\mem_q_reg[1][addr][5] [1]),
        .I1(state_q),
        .I2(state_q_i_2_n_0),
        .I3(axi_slv_req_aw_addr[1]),
        .O(\ax_q_reg[addr][5] [1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mem_q[0][addr][2]_i_1 
       (.I0(\mem_q_reg[1][addr][5] [2]),
        .I1(state_q),
        .I2(state_q_i_2_n_0),
        .I3(axi_slv_req_aw_addr[2]),
        .O(\ax_q_reg[addr][5] [2]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mem_q[0][addr][3]_i_1 
       (.I0(\mem_q_reg[1][addr][5] [3]),
        .I1(state_q),
        .I2(state_q_i_2_n_0),
        .I3(axi_slv_req_aw_addr[3]),
        .O(\ax_q_reg[addr][5] [3]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mem_q[0][addr][4]_i_1 
       (.I0(\mem_q_reg[1][addr][5] [4]),
        .I1(state_q),
        .I2(state_q_i_2_n_0),
        .I3(axi_slv_req_aw_addr[4]),
        .O(\ax_q_reg[addr][5] [4]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \mem_q[0][addr][5]_i_1 
       (.I0(\mem_q_reg[1][addr][5] [5]),
        .I1(state_q),
        .I2(state_q_i_2_n_0),
        .I3(axi_slv_req_aw_addr[5]),
        .O(\ax_q_reg[addr][5] [5]));
  LUT5 #(
    .INIT(32'h57447744)) 
    state_q_i_1
       (.I0(state_q_i_2_n_0),
        .I1(axi_slv_req_aw_len_4_sn_1),
        .I2(\splitted_resp[aw_ready] ),
        .I3(state_q),
        .I4(state_q_reg_5),
        .O(state_q_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hE)) 
    state_q_i_2
       (.I0(state_q),
        .I1(axi_slv_rsp_aw_ready_INST_0_i_7_n_0),
        .O(state_q_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000D00000)) 
    state_q_i_3__0
       (.I0(axi_slv_rsp_aw_ready_INST_0_i_7_n_0),
        .I1(state_q),
        .I2(\ax_q_reg[len][0] ),
        .I3(\ax_q_reg[len][0]_0 ),
        .I4(\filtered_req[w_valid] ),
        .I5(aw_full),
        .O(\splitted_resp[aw_ready] ));
  LUT6 #(
    .INIT(64'h9595959555555595)) 
    \status_cnt_q[1]_i_1__5 
       (.I0(state_q_reg),
        .I1(\status_cnt_q_reg[0]_1 ),
        .I2(\status_cnt_q_reg[0]_2 ),
        .I3(\gen_ht_ffs[0].head_tail_q_reg[0][free]_1 ),
        .I4(b_err_q_reg_2),
        .I5(\status_cnt_q_reg[0]_3 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h44F4FFFF)) 
    \status_cnt_q[1]_i_3__3 
       (.I0(state_q),
        .I1(axi_slv_rsp_aw_ready_INST_0_i_7_n_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\axi_lite_resp[w_ready] ),
        .O(state_q_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFEFF)) 
    \status_cnt_q[1]_i_5__0 
       (.I0(aw_full),
        .I1(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_0 ),
        .I2(\status_cnt_q[1]_i_7_n_0 ),
        .I3(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_1 ),
        .I4(\gen_data_ffs[0].linked_data_q[0][data][0]_i_4_2 ),
        .I5(state_q),
        .O(state_q_reg_1));
  LUT2 #(
    .INIT(4'h1)) 
    \status_cnt_q[1]_i_7 
       (.I0(linked_data_free[1]),
        .I1(linked_data_free[0]),
        .O(\status_cnt_q[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    \w_cnt_q[cnt][1]_i_2 
       (.I0(\status_cnt_q_reg[0] ),
        .I1(write_pointer_n06_out),
        .I2(axi_slv_req_aw_valid),
        .I3(axi_slv_req_aw_atop[0]),
        .I4(axi_slv_req_aw_atop[1]),
        .I5(axi_slv_rsp_aw_ready_0),
        .O(axi_slv_req_aw_valid_0));
  LUT2 #(
    .INIT(4'h9)) 
    \write_pointer_q[0]_i_1__12 
       (.I0(state_q_reg),
        .I1(write_pointer_q_0),
        .O(\write_pointer_q_reg[0] ));
endmodule

(* ORIG_REF_NAME = "id_queue" *) 
module design_1_dma_core_wrap_v_1_0_id_queue_34
   (\gen_data_ffs[0].linked_data_q_reg[0][data] ,
    linked_data_free,
    \gen_data_ffs[1].linked_data_q_reg[1][data] ,
    \gen_ht_ffs[0].head_tail_q_reg[0][id] ,
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ,
    \gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ,
    \gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ,
    \gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ,
    \gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 ,
    D,
    r_state_q_reg,
    \gen_ht_ffs[0].head_tail_q_reg[0][head][0]_1 ,
    E,
    axi_slv_req_ar_burst_0_sp_1,
    axi_slv_req_ar_len_1_sp_1,
    axi_slv_req_ar_len_6_sp_1,
    r_last_q_reg,
    clk,
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ,
    \linked_data_d[0][data] ,
    \linked_data_d[1][data] ,
    \head_tail_d[0][id] ,
    \gen_ht_ffs[1].head_tail_q_reg[1][free]_1 ,
    r_state_d,
    \counter_q_reg[0] ,
    \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ,
    axi_slv_req_ar_id,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ,
    \splitted_resp[r_valid] ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ,
    Q,
    \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]_0 ,
    \counter_q_reg[0]_0 ,
    \gen_data_ffs[0].linked_data_q_reg[0][next][0]_0 ,
    \gen_data_ffs[0].linked_data_q_reg[0][next][0]_1 ,
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2 ,
    \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_3 ,
    \gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0 ,
    axi_slv_req_ar_burst,
    axi_slv_req_ar_cache,
    axi_slv_req_ar_len,
    r_last_q);
  output \gen_data_ffs[0].linked_data_q_reg[0][data] ;
  output [1:0]linked_data_free;
  output \gen_data_ffs[1].linked_data_q_reg[1][data] ;
  output \gen_ht_ffs[0].head_tail_q_reg[0][id] ;
  output \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ;
  output \gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ;
  output \gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ;
  output [0:0]\gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ;
  output \gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 ;
  output [0:0]D;
  output r_state_q_reg;
  output \gen_ht_ffs[0].head_tail_q_reg[0][head][0]_1 ;
  output [0:0]E;
  output axi_slv_req_ar_burst_0_sp_1;
  output axi_slv_req_ar_len_1_sp_1;
  output axi_slv_req_ar_len_6_sp_1;
  output r_last_q_reg;
  input clk;
  input \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ;
  input \linked_data_d[0][data] ;
  input \linked_data_d[1][data] ;
  input \head_tail_d[0][id] ;
  input \gen_ht_ffs[1].head_tail_q_reg[1][free]_1 ;
  input r_state_d;
  input \counter_q_reg[0] ;
  input \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ;
  input [0:0]axi_slv_req_ar_id;
  input \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  input \splitted_resp[r_valid] ;
  input \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ;
  input [0:0]Q;
  input \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]_0 ;
  input \counter_q_reg[0]_0 ;
  input \gen_data_ffs[0].linked_data_q_reg[0][next][0]_0 ;
  input \gen_data_ffs[0].linked_data_q_reg[0][next][0]_1 ;
  input \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2 ;
  input \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_3 ;
  input \gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0 ;
  input [1:0]axi_slv_req_ar_burst;
  input [0:0]axi_slv_req_ar_cache;
  input [7:0]axi_slv_req_ar_len;
  input r_last_q;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]axi_slv_req_ar_burst;
  wire axi_slv_req_ar_burst_0_sn_1;
  wire [0:0]axi_slv_req_ar_cache;
  wire [0:0]axi_slv_req_ar_id;
  wire [7:0]axi_slv_req_ar_len;
  wire axi_slv_req_ar_len_1_sn_1;
  wire axi_slv_req_ar_len_6_sn_1;
  wire axi_slv_rsp_ar_ready_INST_0_i_10_n_0;
  wire axi_slv_rsp_ar_ready_INST_0_i_9_n_0;
  wire clk;
  wire \counter_q_reg[0] ;
  wire \counter_q_reg[0]_0 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ;
  wire \gen_data_ffs[0].linked_data_q[0][next][0]_i_1__0_n_0 ;
  wire \gen_data_ffs[0].linked_data_q[0][next][0]_i_2__0_n_0 ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][data] ;
  wire [0:0]\gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][next] ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][next][0]_0 ;
  wire \gen_data_ffs[0].linked_data_q_reg[0][next][0]_1 ;
  wire \gen_data_ffs[1].linked_data_q[1][free]_i_1__0_n_0 ;
  wire \gen_data_ffs[1].linked_data_q_reg[1][data] ;
  wire \gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_4__0_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][free]_i_5__0_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][head][0]_i_1__0_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][head][0]_i_3__0_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][head][0]_i_4_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][head][0]_i_5_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1__0_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2__0_n_0 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][head] ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][head][0]_1 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][id] ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0 ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][tail] ;
  wire \gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ;
  wire \gen_ht_ffs[1].head_tail_q[1][head][0]_i_1__0_n_0 ;
  wire \gen_ht_ffs[1].head_tail_q[1][head][0]_i_2__0_n_0 ;
  wire \gen_ht_ffs[1].head_tail_q[1][id][0]_i_1_n_0 ;
  wire \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1_n_0 ;
  wire \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0_n_0 ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][free]_1 ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][free]__0 ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][head] ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][id] ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2 ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][id][0]_3 ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][tail] ;
  wire \gen_ht_ffs[1].head_tail_q_reg[1][tail][0]_0 ;
  wire head_tail_d;
  wire \head_tail_d[0][free] ;
  wire \head_tail_d[0][id] ;
  wire \head_tail_d[1][head] ;
  wire \head_tail_d[1][id] ;
  wire linked_data_d;
  wire linked_data_d16_out;
  wire \linked_data_d[0][data] ;
  wire \linked_data_d[0][free] ;
  wire \linked_data_d[1][data] ;
  wire [1:0]linked_data_free;
  wire r_last_q;
  wire r_last_q_i_2_n_0;
  wire r_last_q_reg;
  wire r_state_d;
  wire r_state_q_reg;
  wire \splitted_resp[r_valid] ;

  assign axi_slv_req_ar_burst_0_sp_1 = axi_slv_req_ar_burst_0_sn_1;
  assign axi_slv_req_ar_len_1_sp_1 = axi_slv_req_ar_len_1_sn_1;
  assign axi_slv_req_ar_len_6_sp_1 = axi_slv_req_ar_len_6_sn_1;
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ax_q[len][4]_i_3__0 
       (.I0(axi_slv_req_ar_len[1]),
        .I1(axi_slv_req_ar_len[2]),
        .I2(axi_slv_req_ar_len[3]),
        .I3(axi_slv_req_ar_len[0]),
        .O(axi_slv_req_ar_len_1_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    axi_slv_rsp_ar_ready_INST_0_i_10
       (.I0(axi_slv_req_ar_len[4]),
        .I1(axi_slv_req_ar_len[5]),
        .I2(axi_slv_req_ar_len[7]),
        .I3(axi_slv_req_ar_len[6]),
        .O(axi_slv_rsp_ar_ready_INST_0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    axi_slv_rsp_ar_ready_INST_0_i_3
       (.I0(axi_slv_req_ar_len_1_sn_1),
        .I1(axi_slv_req_ar_len[6]),
        .I2(axi_slv_req_ar_len[7]),
        .I3(axi_slv_req_ar_len[5]),
        .I4(axi_slv_req_ar_len[4]),
        .O(axi_slv_req_ar_len_6_sn_1));
  LUT6 #(
    .INIT(64'hCF00CF0CFFFFCF08)) 
    axi_slv_rsp_ar_ready_INST_0_i_6
       (.I0(axi_slv_rsp_ar_ready_INST_0_i_9_n_0),
        .I1(axi_slv_req_ar_burst[0]),
        .I2(axi_slv_req_ar_burst[1]),
        .I3(axi_slv_req_ar_cache),
        .I4(axi_slv_rsp_ar_ready_INST_0_i_10_n_0),
        .I5(axi_slv_req_ar_len_1_sn_1),
        .O(axi_slv_req_ar_burst_0_sn_1));
  LUT3 #(
    .INIT(8'hFE)) 
    axi_slv_rsp_ar_ready_INST_0_i_9
       (.I0(axi_slv_req_ar_len[7]),
        .I1(axi_slv_req_ar_len[6]),
        .I2(axi_slv_req_ar_len[5]),
        .O(axi_slv_rsp_ar_ready_INST_0_i_9_n_0));
  LUT6 #(
    .INIT(64'hFEFDFEFDFEF0F0FD)) 
    \axi_slv_rsp_r_data[63]_INST_0_i_4 
       (.I0(\gen_ht_ffs[1].head_tail_q_reg[1][id] ),
        .I1(\gen_ht_ffs[1].head_tail_q_reg[1][free]__0 ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_2 ),
        .I3(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_3 ),
        .I4(\gen_ht_ffs[0].head_tail_q_reg[0][id] ),
        .I5(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ),
        .O(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ));
  LUT6 #(
    .INIT(64'h44400400444CC4CC)) 
    axi_slv_rsp_r_last_INST_0_i_4
       (.I0(\gen_data_ffs[0].linked_data_q_reg[0][next][0]_0 ),
        .I1(r_state_d),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 ),
        .I3(\gen_data_ffs[1].linked_data_q_reg[1][data] ),
        .I4(\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .I5(\gen_data_ffs[0].linked_data_q_reg[0][next][0]_1 ),
        .O(\gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ));
  LUT6 #(
    .INIT(64'h00000BFFFFFF0BFF)) 
    axi_slv_rsp_r_valid_INST_0_i_2
       (.I0(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ),
        .I3(\splitted_resp[r_valid] ),
        .I4(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I5(Q),
        .O(r_state_q_reg));
  LUT5 #(
    .INIT(32'hFFFF5300)) 
    \counter_q[8]_i_1__0 
       (.I0(\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .I1(\gen_data_ffs[1].linked_data_q_reg[1][data] ),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 ),
        .I3(r_state_d),
        .I4(\counter_q_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFFAC00)) 
    \counter_q[8]_i_1__2 
       (.I0(\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .I1(\gen_data_ffs[1].linked_data_q_reg[1][data] ),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 ),
        .I3(r_state_d),
        .I4(\counter_q_reg[0] ),
        .O(\gen_data_ffs[0].linked_data_q_reg[0][data][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \counter_q[8]_i_3__1 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][head] ),
        .I1(\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][head] ),
        .O(\gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__0 
       (.I0(r_state_q_reg),
        .O(D));
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_1__0 
       (.I0(\gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .I2(linked_data_free[0]),
        .O(linked_data_d));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_data_ffs[0].linked_data_q[0][data][0]_i_5__0 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][head] ),
        .I1(\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][head] ),
        .O(\gen_ht_ffs[0].head_tail_q_reg[0][head][0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hCB)) 
    \gen_data_ffs[0].linked_data_q[0][free]_i_1__0 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .I2(linked_data_free[0]),
        .O(\linked_data_d[0][free] ));
  LUT6 #(
    .INIT(64'hCFCF5F5500005055)) 
    \gen_data_ffs[0].linked_data_q[0][next][0]_i_1__0 
       (.I0(linked_data_free[0]),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][head][0]_1 ),
        .I2(\gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ),
        .I3(\gen_data_ffs[0].linked_data_q[0][next][0]_i_2__0_n_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .I5(\gen_data_ffs[0].linked_data_q_reg[0][next] ),
        .O(\gen_data_ffs[0].linked_data_q[0][next][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \gen_data_ffs[0].linked_data_q[0][next][0]_i_2__0 
       (.I0(linked_data_free[0]),
        .I1(\gen_ht_ffs[0].head_tail_q[0][head][0]_i_5_n_0 ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .O(\gen_data_ffs[0].linked_data_q[0][next][0]_i_2__0_n_0 ));
  FDCE \gen_data_ffs[0].linked_data_q_reg[0][data][0] 
       (.C(clk),
        .CE(linked_data_d),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ),
        .D(\linked_data_d[0][data] ),
        .Q(\gen_data_ffs[0].linked_data_q_reg[0][data] ));
  FDPE \gen_data_ffs[0].linked_data_q_reg[0][free] 
       (.C(clk),
        .CE(linked_data_d),
        .D(\linked_data_d[0][free] ),
        .PRE(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ),
        .Q(linked_data_free[0]));
  FDCE \gen_data_ffs[0].linked_data_q_reg[0][next][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ),
        .D(\gen_data_ffs[0].linked_data_q[0][next][0]_i_1__0_n_0 ),
        .Q(\gen_data_ffs[0].linked_data_q_reg[0][next] ));
  LUT3 #(
    .INIT(8'hAB)) 
    \gen_data_ffs[1].linked_data_q[1][free]_i_1__0 
       (.I0(\gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .I2(linked_data_free[0]),
        .O(\gen_data_ffs[1].linked_data_q[1][free]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \gen_data_ffs[1].linked_data_q[1][free]_i_2 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .I1(linked_data_free[1]),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 ),
        .O(linked_data_d16_out));
  FDCE \gen_data_ffs[1].linked_data_q_reg[1][data][0] 
       (.C(clk),
        .CE(\gen_data_ffs[1].linked_data_q[1][free]_i_1__0_n_0 ),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ),
        .D(\linked_data_d[1][data] ),
        .Q(\gen_data_ffs[1].linked_data_q_reg[1][data] ));
  FDPE \gen_data_ffs[1].linked_data_q_reg[1][free] 
       (.C(clk),
        .CE(\gen_data_ffs[1].linked_data_q[1][free]_i_1__0_n_0 ),
        .D(linked_data_d16_out),
        .PRE(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ),
        .Q(linked_data_free[1]));
  LUT4 #(
    .INIT(16'hFF40)) 
    \gen_ht_ffs[0].head_tail_q[0][free]_i_1__0 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ),
        .I3(\gen_ht_ffs[0].head_tail_q[0][free]_i_4__0_n_0 ),
        .O(head_tail_d));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \gen_ht_ffs[0].head_tail_q[0][free]_i_2__0 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .I2(\gen_ht_ffs[0].head_tail_q[0][free]_i_5__0_n_0 ),
        .O(\head_tail_d[0][free] ));
  LUT5 #(
    .INIT(32'hEBEBFFEB)) 
    \gen_ht_ffs[0].head_tail_q[0][free]_i_3__0 
       (.I0(\gen_ht_ffs[1].head_tail_q_reg[1][free]__0 ),
        .I1(\gen_ht_ffs[1].head_tail_q_reg[1][id] ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_3 ),
        .I3(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q_reg[0][id][0]_0 ),
        .O(\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h8020)) 
    \gen_ht_ffs[0].head_tail_q[0][free]_i_4__0 
       (.I0(\gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][tail] ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ),
        .I3(\gen_ht_ffs[0].head_tail_q_reg[0][head] ),
        .O(\gen_ht_ffs[0].head_tail_q[0][free]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \gen_ht_ffs[0].head_tail_q[0][free]_i_5__0 
       (.I0(\gen_ht_ffs[1].head_tail_q_reg[1][head] ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][head] ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][tail] ),
        .I3(\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q_reg[0][tail] ),
        .O(\gen_ht_ffs[0].head_tail_q[0][free]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAFFBABABA00)) 
    \gen_ht_ffs[0].head_tail_q[0][head][0]_i_1__0 
       (.I0(\head_tail_d[1][head] ),
        .I1(\gen_ht_ffs[0].head_tail_q[0][free]_i_5__0_n_0 ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][free]_1 ),
        .I3(\gen_ht_ffs[0].head_tail_q[0][head][0]_i_3__0_n_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q[0][head][0]_i_4_n_0 ),
        .I5(\gen_ht_ffs[0].head_tail_q_reg[0][head] ),
        .O(\gen_ht_ffs[0].head_tail_q[0][head][0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0505C505)) 
    \gen_ht_ffs[0].head_tail_q[0][head][0]_i_2__0 
       (.I0(linked_data_free[0]),
        .I1(\gen_data_ffs[0].linked_data_q_reg[0][next] ),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .I3(\gen_ht_ffs[0].head_tail_q[0][head][0]_i_5_n_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q_reg[0][head][0]_1 ),
        .O(\head_tail_d[1][head] ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_ht_ffs[0].head_tail_q[0][head][0]_i_3__0 
       (.I0(\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ),
        .I1(\gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ),
        .O(\gen_ht_ffs[0].head_tail_q[0][head][0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_ht_ffs[0].head_tail_q[0][head][0]_i_4 
       (.I0(\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .O(\gen_ht_ffs[0].head_tail_q[0][head][0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_ht_ffs[0].head_tail_q[0][head][0]_i_5 
       (.I0(\gen_ht_ffs[0].head_tail_q_reg[0][tail] ),
        .I1(\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][tail] ),
        .O(\gen_ht_ffs[0].head_tail_q[0][head][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFBBAFBFA0BBA0B0)) 
    \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1__0 
       (.I0(\gen_ht_ffs[1].head_tail_q_reg[1][free]_1 ),
        .I1(linked_data_free[0]),
        .I2(\gen_ht_ffs[0].head_tail_q[0][free]_i_4__0_n_0 ),
        .I3(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2__0_n_0 ),
        .I5(\gen_ht_ffs[0].head_tail_q_reg[0][tail] ),
        .O(\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2__0 
       (.I0(\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][tail][0]_0 ),
        .O(\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2__0_n_0 ));
  FDPE \gen_ht_ffs[0].head_tail_q_reg[0][free] 
       (.C(clk),
        .CE(head_tail_d),
        .D(\head_tail_d[0][free] ),
        .PRE(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ),
        .Q(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ));
  FDCE \gen_ht_ffs[0].head_tail_q_reg[0][head][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ),
        .D(\gen_ht_ffs[0].head_tail_q[0][head][0]_i_1__0_n_0 ),
        .Q(\gen_ht_ffs[0].head_tail_q_reg[0][head] ));
  FDCE \gen_ht_ffs[0].head_tail_q_reg[0][id][0] 
       (.C(clk),
        .CE(head_tail_d),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ),
        .D(\head_tail_d[0][id] ),
        .Q(\gen_ht_ffs[0].head_tail_q_reg[0][id] ));
  FDCE \gen_ht_ffs[0].head_tail_q_reg[0][tail][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ),
        .D(\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_1__0_n_0 ),
        .Q(\gen_ht_ffs[0].head_tail_q_reg[0][tail] ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hF0FDF020)) 
    \gen_ht_ffs[1].head_tail_q[1][head][0]_i_1__0 
       (.I0(\gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ),
        .I1(\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ),
        .I2(\head_tail_d[1][head] ),
        .I3(\gen_ht_ffs[1].head_tail_q[1][head][0]_i_2__0_n_0 ),
        .I4(\gen_ht_ffs[1].head_tail_q_reg[1][head] ),
        .O(\gen_ht_ffs[1].head_tail_q[1][head][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_ht_ffs[1].head_tail_q[1][head][0]_i_2__0 
       (.I0(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .I2(\gen_ht_ffs[0].head_tail_q_reg[0][free]__0 ),
        .O(\gen_ht_ffs[1].head_tail_q[1][head][0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_ht_ffs[1].head_tail_q[1][id][0]_i_1 
       (.I0(\gen_ht_ffs[1].head_tail_q[1][head][0]_i_2__0_n_0 ),
        .I1(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0_n_0 ),
        .O(\gen_ht_ffs[1].head_tail_q[1][id][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_ht_ffs[1].head_tail_q[1][id][0]_i_2__0 
       (.I0(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .I2(axi_slv_req_ar_id),
        .O(\head_tail_d[1][id] ));
  LUT6 #(
    .INIT(64'h8BFF8BCF8B008B03)) 
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1 
       (.I0(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_0 ),
        .I1(\gen_ht_ffs[0].head_tail_q_reg[0][tail][0]_0 ),
        .I2(linked_data_free[0]),
        .I3(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0_n_0 ),
        .I4(\gen_ht_ffs[0].head_tail_q[0][tail][0]_i_2__0_n_0 ),
        .I5(\gen_ht_ffs[1].head_tail_q_reg[1][tail] ),
        .O(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h2002)) 
    \gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0 
       (.I0(\gen_data_ffs[1].linked_data_q_reg[1][data][0]_0 ),
        .I1(\gen_ht_ffs[1].head_tail_q_reg[1][free]_0 ),
        .I2(\gen_ht_ffs[1].head_tail_q_reg[1][tail] ),
        .I3(\gen_ht_ffs[1].head_tail_q_reg[1][head] ),
        .O(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_2__0_n_0 ));
  FDPE \gen_ht_ffs[1].head_tail_q_reg[1][free] 
       (.C(clk),
        .CE(\gen_ht_ffs[1].head_tail_q[1][id][0]_i_1_n_0 ),
        .D(\gen_ht_ffs[1].head_tail_q_reg[1][free]_1 ),
        .PRE(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ),
        .Q(\gen_ht_ffs[1].head_tail_q_reg[1][free]__0 ));
  FDCE \gen_ht_ffs[1].head_tail_q_reg[1][head][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ),
        .D(\gen_ht_ffs[1].head_tail_q[1][head][0]_i_1__0_n_0 ),
        .Q(\gen_ht_ffs[1].head_tail_q_reg[1][head] ));
  FDCE \gen_ht_ffs[1].head_tail_q_reg[1][id][0] 
       (.C(clk),
        .CE(\gen_ht_ffs[1].head_tail_q[1][id][0]_i_1_n_0 ),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ),
        .D(\head_tail_d[1][id] ),
        .Q(\gen_ht_ffs[1].head_tail_q_reg[1][id] ));
  FDCE \gen_ht_ffs[1].head_tail_q_reg[1][tail][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_ht_ffs[1].head_tail_q_reg[1][id][0]_1 ),
        .D(\gen_ht_ffs[1].head_tail_q[1][tail][0]_i_1_n_0 ),
        .Q(\gen_ht_ffs[1].head_tail_q_reg[1][tail] ));
  LUT3 #(
    .INIT(8'h74)) 
    r_last_q_i_1
       (.I0(r_last_q_i_2_n_0),
        .I1(r_state_d),
        .I2(r_last_q),
        .O(r_last_q_reg));
  LUT6 #(
    .INIT(64'hEEFAAAAA220AAAAA)) 
    r_last_q_i_2
       (.I0(\gen_data_ffs[0].linked_data_q_reg[0][next][0]_1 ),
        .I1(\gen_data_ffs[0].linked_data_q_reg[0][data] ),
        .I2(\gen_data_ffs[1].linked_data_q_reg[1][data] ),
        .I3(\gen_ht_ffs[0].head_tail_q_reg[0][head][0]_0 ),
        .I4(r_state_d),
        .I5(\gen_data_ffs[0].linked_data_q_reg[0][next][0]_0 ),
        .O(r_last_q_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "idma_axi_transport_layer" *) 
module design_1_dma_core_wrap_v_1_0_idma_axi_transport_layer
   (axi_mst_rsp_r_valid_0,
    \r_dp_rsp[first] ,
    Q,
    \status_cnt_q_reg[1] ,
    \status_cnt_q_reg[1]_0 ,
    \status_cnt_q_reg[1]_1 ,
    \status_cnt_q_reg[1]_2 ,
    \status_cnt_q_reg[1]_3 ,
    \status_cnt_q_reg[1]_4 ,
    \status_cnt_q_reg[1]_5 ,
    axi_mst_req_r_ready,
    axi_mst_rsp_r_valid_1,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[1]_6 ,
    \status_cnt_q_reg[0] ,
    \w_num_beats_q_reg[7]_0 ,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[0]_2 ,
    \status_cnt_q_reg[0]_3 ,
    \status_cnt_q_reg[0]_4 ,
    axi_mst_req_w_data,
    axi_mst_rsp_r_valid,
    \status_cnt_q_reg[2]_1 ,
    \status_cnt_q_reg[2]_2 ,
    \status_cnt_q_reg[2]_3 ,
    \status_cnt_q_reg[2]_4 ,
    \status_cnt_q_reg[2]_5 ,
    \status_cnt_q_reg[2]_6 ,
    \status_cnt_q_reg[2]_7 ,
    \status_cnt_q_reg[2]_8 ,
    \status_cnt_q_reg[2]_9 ,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    \mem_q_reg[2][0]_1 ,
    \mem_q_reg[2][0]_2 ,
    \mem_q_reg[2][0]_3 ,
    \mem_q_reg[2][0]_4 ,
    \write_pointer_q_reg[1] ,
    \mem_q_reg[2][0]_5 ,
    axi_mst_req_r_ready_0,
    \w_num_beats_q_reg[0]_0 ,
    \w_num_beats_q_reg[1]_0 ,
    \w_num_beats_q_reg[2]_0 ,
    \w_num_beats_q_reg[3]_0 ,
    \w_num_beats_q_reg[4]_0 ,
    \w_num_beats_q_reg[5]_0 ,
    \w_num_beats_q_reg[6]_0 ,
    \w_num_beats_q_reg[7]_1 ,
    w_cnt_valid_q_reg_0,
    w_cnt_valid_q_reg_1,
    w_cnt_valid_q_i_2,
    w_cnt_valid_q_i_2_0,
    E,
    clk,
    \write_pointer_q_reg[0] ,
    D,
    \read_pointer_q_reg[0] ,
    \write_pointer_q_reg[1]_0 ,
    \mem_q_reg[1][7] ,
    \read_pointer_q_reg[0]_0 ,
    \mem_q_reg[0][7] ,
    \read_pointer_q_reg[0]_1 ,
    \mem_q_reg[1][7]_0 ,
    \read_pointer_q_reg[0]_2 ,
    \mem_q_reg[1][7]_1 ,
    \read_pointer_q_reg[0]_3 ,
    \mem_q_reg[1][7]_2 ,
    \read_pointer_q_reg[0]_4 ,
    \mem_q_reg[1][7]_3 ,
    \read_pointer_q_reg[0]_5 ,
    \mem_q_reg[1][7]_4 ,
    \read_pointer_q_reg[1] ,
    \mem_q_reg[1][7]_5 ,
    \status_cnt_q_reg[0]_5 ,
    \status_cnt_q_reg[1]_7 ,
    \status_cnt_q_reg[0]_6 ,
    \status_cnt_q_reg[1]_8 ,
    \status_cnt_q_reg[0]_7 ,
    \status_cnt_q_reg[1]_9 ,
    \status_cnt_q_reg[0]_8 ,
    \status_cnt_q_reg[1]_10 ,
    \status_cnt_q_reg[0]_9 ,
    \status_cnt_q_reg[1]_11 ,
    \status_cnt_q_reg[0]_10 ,
    \status_cnt_q_reg[1]_12 ,
    \status_cnt_q_reg[0]_11 ,
    \status_cnt_q_reg[1]_13 ,
    \w_num_beats_q_reg[7]_2 ,
    axi_mst_rsp_r_last);
  output axi_mst_rsp_r_valid_0;
  output \r_dp_rsp[first] ;
  output [1:0]Q;
  output [1:0]\status_cnt_q_reg[1] ;
  output [1:0]\status_cnt_q_reg[1]_0 ;
  output [1:0]\status_cnt_q_reg[1]_1 ;
  output [1:0]\status_cnt_q_reg[1]_2 ;
  output [1:0]\status_cnt_q_reg[1]_3 ;
  output [1:0]\status_cnt_q_reg[1]_4 ;
  output [1:0]\status_cnt_q_reg[1]_5 ;
  output axi_mst_req_r_ready;
  output axi_mst_rsp_r_valid_1;
  output \status_cnt_q_reg[2] ;
  output \status_cnt_q_reg[1]_6 ;
  output \status_cnt_q_reg[0] ;
  output \w_num_beats_q_reg[7]_0 ;
  output \status_cnt_q_reg[2]_0 ;
  output \status_cnt_q_reg[0]_0 ;
  output \status_cnt_q_reg[0]_1 ;
  output \status_cnt_q_reg[0]_2 ;
  output \status_cnt_q_reg[0]_3 ;
  output \status_cnt_q_reg[0]_4 ;
  output [63:0]axi_mst_req_w_data;
  input axi_mst_rsp_r_valid;
  input \status_cnt_q_reg[2]_1 ;
  input \status_cnt_q_reg[2]_2 ;
  input \status_cnt_q_reg[2]_3 ;
  input \status_cnt_q_reg[2]_4 ;
  input \status_cnt_q_reg[2]_5 ;
  input \status_cnt_q_reg[2]_6 ;
  input \status_cnt_q_reg[2]_7 ;
  input \status_cnt_q_reg[2]_8 ;
  input \status_cnt_q_reg[2]_9 ;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input \mem_q_reg[2][0]_1 ;
  input \mem_q_reg[2][0]_2 ;
  input \mem_q_reg[2][0]_3 ;
  input \mem_q_reg[2][0]_4 ;
  input \write_pointer_q_reg[1] ;
  input \mem_q_reg[2][0]_5 ;
  input axi_mst_req_r_ready_0;
  input \w_num_beats_q_reg[0]_0 ;
  input \w_num_beats_q_reg[1]_0 ;
  input \w_num_beats_q_reg[2]_0 ;
  input \w_num_beats_q_reg[3]_0 ;
  input \w_num_beats_q_reg[4]_0 ;
  input \w_num_beats_q_reg[5]_0 ;
  input \w_num_beats_q_reg[6]_0 ;
  input \w_num_beats_q_reg[7]_1 ;
  input w_cnt_valid_q_reg_0;
  input w_cnt_valid_q_reg_1;
  input w_cnt_valid_q_i_2;
  input w_cnt_valid_q_i_2_0;
  input [0:0]E;
  input clk;
  input \write_pointer_q_reg[0] ;
  input [0:0]D;
  input [0:0]\read_pointer_q_reg[0] ;
  input [0:0]\write_pointer_q_reg[1]_0 ;
  input [7:0]\mem_q_reg[1][7] ;
  input [0:0]\read_pointer_q_reg[0]_0 ;
  input [7:0]\mem_q_reg[0][7] ;
  input [0:0]\read_pointer_q_reg[0]_1 ;
  input [7:0]\mem_q_reg[1][7]_0 ;
  input [0:0]\read_pointer_q_reg[0]_2 ;
  input [7:0]\mem_q_reg[1][7]_1 ;
  input [0:0]\read_pointer_q_reg[0]_3 ;
  input [7:0]\mem_q_reg[1][7]_2 ;
  input [0:0]\read_pointer_q_reg[0]_4 ;
  input [7:0]\mem_q_reg[1][7]_3 ;
  input [0:0]\read_pointer_q_reg[0]_5 ;
  input [7:0]\mem_q_reg[1][7]_4 ;
  input [0:0]\read_pointer_q_reg[1] ;
  input [7:0]\mem_q_reg[1][7]_5 ;
  input [0:0]\status_cnt_q_reg[0]_5 ;
  input [0:0]\status_cnt_q_reg[1]_7 ;
  input [0:0]\status_cnt_q_reg[0]_6 ;
  input [0:0]\status_cnt_q_reg[1]_8 ;
  input [0:0]\status_cnt_q_reg[0]_7 ;
  input [0:0]\status_cnt_q_reg[1]_9 ;
  input [0:0]\status_cnt_q_reg[0]_8 ;
  input [0:0]\status_cnt_q_reg[1]_10 ;
  input [0:0]\status_cnt_q_reg[0]_9 ;
  input [0:0]\status_cnt_q_reg[1]_11 ;
  input [0:0]\status_cnt_q_reg[0]_10 ;
  input [0:0]\status_cnt_q_reg[1]_12 ;
  input [0:0]\status_cnt_q_reg[0]_11 ;
  input [0:0]\status_cnt_q_reg[1]_13 ;
  input [0:0]\w_num_beats_q_reg[7]_2 ;
  input axi_mst_rsp_r_last;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_r_ready;
  wire axi_mst_req_r_ready_0;
  wire [63:0]axi_mst_req_w_data;
  wire \axi_mst_req_w_strb[7]_INST_0_i_6_n_0 ;
  wire axi_mst_rsp_r_last;
  wire axi_mst_rsp_r_valid;
  wire axi_mst_rsp_r_valid_0;
  wire axi_mst_rsp_r_valid_1;
  wire clk;
  wire [1:0]\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ;
  wire [1:0]\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ;
  wire [1:0]\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ;
  wire [1:0]\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ;
  wire [1:0]\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ;
  wire [1:0]\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ;
  wire [1:0]\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ;
  wire [1:0]\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ;
  wire i_idma_buffer_n_100;
  wire i_idma_buffer_n_101;
  wire i_idma_buffer_n_102;
  wire i_idma_buffer_n_103;
  wire i_idma_buffer_n_104;
  wire i_idma_buffer_n_105;
  wire i_idma_buffer_n_106;
  wire i_idma_buffer_n_107;
  wire i_idma_buffer_n_108;
  wire i_idma_buffer_n_109;
  wire i_idma_buffer_n_110;
  wire i_idma_buffer_n_111;
  wire i_idma_buffer_n_112;
  wire i_idma_buffer_n_113;
  wire i_idma_buffer_n_114;
  wire i_idma_buffer_n_115;
  wire i_idma_buffer_n_116;
  wire i_idma_buffer_n_117;
  wire i_idma_buffer_n_118;
  wire i_idma_buffer_n_119;
  wire i_idma_buffer_n_120;
  wire i_idma_buffer_n_121;
  wire i_idma_buffer_n_122;
  wire i_idma_buffer_n_123;
  wire i_idma_buffer_n_124;
  wire i_idma_buffer_n_125;
  wire i_idma_buffer_n_126;
  wire i_idma_buffer_n_127;
  wire i_idma_buffer_n_128;
  wire i_idma_buffer_n_129;
  wire i_idma_buffer_n_130;
  wire i_idma_buffer_n_131;
  wire i_idma_buffer_n_132;
  wire i_idma_buffer_n_133;
  wire i_idma_buffer_n_134;
  wire i_idma_buffer_n_135;
  wire i_idma_buffer_n_136;
  wire i_idma_buffer_n_137;
  wire i_idma_buffer_n_138;
  wire i_idma_buffer_n_139;
  wire i_idma_buffer_n_140;
  wire i_idma_buffer_n_141;
  wire i_idma_buffer_n_142;
  wire i_idma_buffer_n_143;
  wire i_idma_buffer_n_144;
  wire i_idma_buffer_n_145;
  wire i_idma_buffer_n_146;
  wire i_idma_buffer_n_147;
  wire i_idma_buffer_n_148;
  wire i_idma_buffer_n_149;
  wire i_idma_buffer_n_150;
  wire i_idma_buffer_n_151;
  wire i_idma_buffer_n_152;
  wire i_idma_buffer_n_153;
  wire i_idma_buffer_n_154;
  wire i_idma_buffer_n_155;
  wire i_idma_buffer_n_156;
  wire i_idma_buffer_n_157;
  wire i_idma_buffer_n_158;
  wire i_idma_buffer_n_159;
  wire i_idma_buffer_n_160;
  wire i_idma_buffer_n_161;
  wire i_idma_buffer_n_162;
  wire i_idma_buffer_n_163;
  wire i_idma_buffer_n_164;
  wire i_idma_buffer_n_165;
  wire i_idma_buffer_n_166;
  wire i_idma_buffer_n_167;
  wire i_idma_buffer_n_168;
  wire i_idma_buffer_n_169;
  wire i_idma_buffer_n_170;
  wire i_idma_buffer_n_171;
  wire i_idma_buffer_n_172;
  wire i_idma_buffer_n_173;
  wire i_idma_buffer_n_174;
  wire i_idma_buffer_n_175;
  wire i_idma_buffer_n_176;
  wire i_idma_buffer_n_177;
  wire i_idma_buffer_n_178;
  wire i_idma_buffer_n_179;
  wire i_idma_buffer_n_180;
  wire i_idma_buffer_n_181;
  wire i_idma_buffer_n_182;
  wire i_idma_buffer_n_183;
  wire i_idma_buffer_n_184;
  wire i_idma_buffer_n_185;
  wire i_idma_buffer_n_186;
  wire i_idma_buffer_n_187;
  wire i_idma_buffer_n_188;
  wire i_idma_buffer_n_189;
  wire i_idma_buffer_n_190;
  wire i_idma_buffer_n_191;
  wire i_idma_buffer_n_192;
  wire i_idma_buffer_n_193;
  wire i_idma_buffer_n_194;
  wire i_idma_buffer_n_195;
  wire i_idma_buffer_n_196;
  wire i_idma_buffer_n_197;
  wire i_idma_buffer_n_198;
  wire i_idma_buffer_n_199;
  wire i_idma_buffer_n_200;
  wire i_idma_buffer_n_201;
  wire i_idma_buffer_n_202;
  wire i_idma_buffer_n_203;
  wire i_idma_buffer_n_204;
  wire i_idma_buffer_n_205;
  wire i_idma_buffer_n_206;
  wire i_idma_buffer_n_207;
  wire i_idma_buffer_n_208;
  wire i_idma_buffer_n_209;
  wire i_idma_buffer_n_210;
  wire i_idma_buffer_n_211;
  wire i_idma_buffer_n_212;
  wire i_idma_buffer_n_213;
  wire i_idma_buffer_n_214;
  wire i_idma_buffer_n_215;
  wire i_idma_buffer_n_216;
  wire i_idma_buffer_n_217;
  wire i_idma_buffer_n_218;
  wire i_idma_buffer_n_219;
  wire i_idma_buffer_n_220;
  wire i_idma_buffer_n_221;
  wire i_idma_buffer_n_222;
  wire i_idma_buffer_n_223;
  wire i_idma_buffer_n_224;
  wire i_idma_buffer_n_225;
  wire i_idma_buffer_n_226;
  wire i_idma_buffer_n_227;
  wire i_idma_buffer_n_228;
  wire i_idma_buffer_n_229;
  wire i_idma_buffer_n_230;
  wire i_idma_buffer_n_231;
  wire i_idma_buffer_n_232;
  wire i_idma_buffer_n_233;
  wire i_idma_buffer_n_234;
  wire i_idma_buffer_n_235;
  wire i_idma_buffer_n_236;
  wire i_idma_buffer_n_237;
  wire i_idma_buffer_n_44;
  wire i_idma_buffer_n_45;
  wire i_idma_buffer_n_70;
  wire i_idma_buffer_n_71;
  wire i_idma_buffer_n_72;
  wire i_idma_buffer_n_73;
  wire i_idma_buffer_n_74;
  wire i_idma_buffer_n_75;
  wire i_idma_buffer_n_76;
  wire i_idma_buffer_n_77;
  wire i_idma_buffer_n_78;
  wire i_idma_buffer_n_79;
  wire i_idma_buffer_n_80;
  wire i_idma_buffer_n_81;
  wire i_idma_buffer_n_82;
  wire i_idma_buffer_n_83;
  wire i_idma_buffer_n_84;
  wire i_idma_buffer_n_85;
  wire i_idma_buffer_n_86;
  wire i_idma_buffer_n_87;
  wire i_idma_buffer_n_88;
  wire i_idma_buffer_n_89;
  wire i_idma_buffer_n_90;
  wire i_idma_buffer_n_91;
  wire i_idma_buffer_n_92;
  wire i_idma_buffer_n_93;
  wire i_idma_buffer_n_94;
  wire i_idma_buffer_n_95;
  wire i_idma_buffer_n_96;
  wire i_idma_buffer_n_97;
  wire i_idma_buffer_n_98;
  wire i_idma_buffer_n_99;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[0]_12 ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_1 ;
  wire [7:0]\mem_q_reg[1][7]_2 ;
  wire [7:0]\mem_q_reg[1][7]_3 ;
  wire [7:0]\mem_q_reg[1][7]_4 ;
  wire [7:0]\mem_q_reg[1][7]_5 ;
  wire [7:0]\mem_q_reg[1]_13 ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire \mem_q_reg[2][0]_1 ;
  wire \mem_q_reg[2][0]_2 ;
  wire \mem_q_reg[2][0]_3 ;
  wire \mem_q_reg[2][0]_4 ;
  wire \mem_q_reg[2][0]_5 ;
  wire [7:0]\mem_q_reg[2]_14 ;
  wire \r_dp_rsp[first] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [0:0]\read_pointer_q_reg[0]_0 ;
  wire [0:0]\read_pointer_q_reg[0]_1 ;
  wire [0:0]\read_pointer_q_reg[0]_2 ;
  wire [0:0]\read_pointer_q_reg[0]_3 ;
  wire [0:0]\read_pointer_q_reg[0]_4 ;
  wire [0:0]\read_pointer_q_reg[0]_5 ;
  wire [0:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[0]_10 ;
  wire [0:0]\status_cnt_q_reg[0]_11 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire \status_cnt_q_reg[0]_3 ;
  wire \status_cnt_q_reg[0]_4 ;
  wire [0:0]\status_cnt_q_reg[0]_5 ;
  wire [0:0]\status_cnt_q_reg[0]_6 ;
  wire [0:0]\status_cnt_q_reg[0]_7 ;
  wire [0:0]\status_cnt_q_reg[0]_8 ;
  wire [0:0]\status_cnt_q_reg[0]_9 ;
  wire [1:0]\status_cnt_q_reg[1] ;
  wire [1:0]\status_cnt_q_reg[1]_0 ;
  wire [1:0]\status_cnt_q_reg[1]_1 ;
  wire [0:0]\status_cnt_q_reg[1]_10 ;
  wire [0:0]\status_cnt_q_reg[1]_11 ;
  wire [0:0]\status_cnt_q_reg[1]_12 ;
  wire [0:0]\status_cnt_q_reg[1]_13 ;
  wire [1:0]\status_cnt_q_reg[1]_2 ;
  wire [1:0]\status_cnt_q_reg[1]_3 ;
  wire [1:0]\status_cnt_q_reg[1]_4 ;
  wire [1:0]\status_cnt_q_reg[1]_5 ;
  wire \status_cnt_q_reg[1]_6 ;
  wire [0:0]\status_cnt_q_reg[1]_7 ;
  wire [0:0]\status_cnt_q_reg[1]_8 ;
  wire [0:0]\status_cnt_q_reg[1]_9 ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire \status_cnt_q_reg[2]_2 ;
  wire \status_cnt_q_reg[2]_3 ;
  wire \status_cnt_q_reg[2]_4 ;
  wire \status_cnt_q_reg[2]_5 ;
  wire \status_cnt_q_reg[2]_6 ;
  wire \status_cnt_q_reg[2]_7 ;
  wire \status_cnt_q_reg[2]_8 ;
  wire \status_cnt_q_reg[2]_9 ;
  wire w_cnt_valid_q;
  wire w_cnt_valid_q_i_2;
  wire w_cnt_valid_q_i_2_0;
  wire w_cnt_valid_q_reg_0;
  wire w_cnt_valid_q_reg_1;
  wire [7:0]w_num_beats_q;
  wire \w_num_beats_q[0]_i_1_n_0 ;
  wire \w_num_beats_q[1]_i_1_n_0 ;
  wire \w_num_beats_q[2]_i_1_n_0 ;
  wire \w_num_beats_q[3]_i_1_n_0 ;
  wire \w_num_beats_q[4]_i_1_n_0 ;
  wire \w_num_beats_q[4]_i_2_n_0 ;
  wire \w_num_beats_q[5]_i_1_n_0 ;
  wire \w_num_beats_q[5]_i_2_n_0 ;
  wire \w_num_beats_q[6]_i_1_n_0 ;
  wire \w_num_beats_q[7]_i_2_n_0 ;
  wire \w_num_beats_q[7]_i_3_n_0 ;
  wire \w_num_beats_q[7]_i_4_n_0 ;
  wire \w_num_beats_q_reg[0]_0 ;
  wire \w_num_beats_q_reg[1]_0 ;
  wire \w_num_beats_q_reg[2]_0 ;
  wire \w_num_beats_q_reg[3]_0 ;
  wire \w_num_beats_q_reg[4]_0 ;
  wire \w_num_beats_q_reg[5]_0 ;
  wire \w_num_beats_q_reg[6]_0 ;
  wire \w_num_beats_q_reg[7]_0 ;
  wire \w_num_beats_q_reg[7]_1 ;
  wire [0:0]\w_num_beats_q_reg[7]_2 ;
  wire \write_pointer_q_reg[0] ;
  wire \write_pointer_q_reg[1] ;
  wire [0:0]\write_pointer_q_reg[1]_0 ;

  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[0]_INST_0 
       (.I0(\mem_q_reg[2]_14 [0]),
        .I1(\mem_q_reg[0]_12 [0]),
        .I2(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(\mem_q_reg[1]_13 [0]),
        .O(axi_mst_req_w_data[0]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[10]_INST_0 
       (.I0(i_idma_buffer_n_91),
        .I1(i_idma_buffer_n_75),
        .I2(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_83),
        .O(axi_mst_req_w_data[10]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[11]_INST_0 
       (.I0(i_idma_buffer_n_90),
        .I1(i_idma_buffer_n_74),
        .I2(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_82),
        .O(axi_mst_req_w_data[11]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[12]_INST_0 
       (.I0(i_idma_buffer_n_89),
        .I1(i_idma_buffer_n_73),
        .I2(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_81),
        .O(axi_mst_req_w_data[12]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[13]_INST_0 
       (.I0(i_idma_buffer_n_88),
        .I1(i_idma_buffer_n_72),
        .I2(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_80),
        .O(axi_mst_req_w_data[13]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[14]_INST_0 
       (.I0(i_idma_buffer_n_87),
        .I1(i_idma_buffer_n_71),
        .I2(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_79),
        .O(axi_mst_req_w_data[14]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[15]_INST_0 
       (.I0(i_idma_buffer_n_86),
        .I1(i_idma_buffer_n_70),
        .I2(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_78),
        .O(axi_mst_req_w_data[15]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[16]_INST_0 
       (.I0(i_idma_buffer_n_117),
        .I1(i_idma_buffer_n_101),
        .I2(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_109),
        .O(axi_mst_req_w_data[16]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[17]_INST_0 
       (.I0(i_idma_buffer_n_116),
        .I1(i_idma_buffer_n_100),
        .I2(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_108),
        .O(axi_mst_req_w_data[17]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[18]_INST_0 
       (.I0(i_idma_buffer_n_115),
        .I1(i_idma_buffer_n_99),
        .I2(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_107),
        .O(axi_mst_req_w_data[18]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[19]_INST_0 
       (.I0(i_idma_buffer_n_114),
        .I1(i_idma_buffer_n_98),
        .I2(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_106),
        .O(axi_mst_req_w_data[19]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[1]_INST_0 
       (.I0(\mem_q_reg[2]_14 [1]),
        .I1(\mem_q_reg[0]_12 [1]),
        .I2(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(\mem_q_reg[1]_13 [1]),
        .O(axi_mst_req_w_data[1]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[20]_INST_0 
       (.I0(i_idma_buffer_n_113),
        .I1(i_idma_buffer_n_97),
        .I2(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_105),
        .O(axi_mst_req_w_data[20]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[21]_INST_0 
       (.I0(i_idma_buffer_n_112),
        .I1(i_idma_buffer_n_96),
        .I2(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_104),
        .O(axi_mst_req_w_data[21]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[22]_INST_0 
       (.I0(i_idma_buffer_n_111),
        .I1(i_idma_buffer_n_95),
        .I2(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_103),
        .O(axi_mst_req_w_data[22]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[23]_INST_0 
       (.I0(i_idma_buffer_n_110),
        .I1(i_idma_buffer_n_94),
        .I2(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_102),
        .O(axi_mst_req_w_data[23]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[24]_INST_0 
       (.I0(i_idma_buffer_n_141),
        .I1(i_idma_buffer_n_125),
        .I2(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_133),
        .O(axi_mst_req_w_data[24]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[25]_INST_0 
       (.I0(i_idma_buffer_n_140),
        .I1(i_idma_buffer_n_124),
        .I2(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_132),
        .O(axi_mst_req_w_data[25]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[26]_INST_0 
       (.I0(i_idma_buffer_n_139),
        .I1(i_idma_buffer_n_123),
        .I2(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_131),
        .O(axi_mst_req_w_data[26]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[27]_INST_0 
       (.I0(i_idma_buffer_n_138),
        .I1(i_idma_buffer_n_122),
        .I2(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_130),
        .O(axi_mst_req_w_data[27]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[28]_INST_0 
       (.I0(i_idma_buffer_n_137),
        .I1(i_idma_buffer_n_121),
        .I2(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_129),
        .O(axi_mst_req_w_data[28]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[29]_INST_0 
       (.I0(i_idma_buffer_n_136),
        .I1(i_idma_buffer_n_120),
        .I2(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_128),
        .O(axi_mst_req_w_data[29]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[2]_INST_0 
       (.I0(\mem_q_reg[2]_14 [2]),
        .I1(\mem_q_reg[0]_12 [2]),
        .I2(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(\mem_q_reg[1]_13 [2]),
        .O(axi_mst_req_w_data[2]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[30]_INST_0 
       (.I0(i_idma_buffer_n_135),
        .I1(i_idma_buffer_n_119),
        .I2(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_127),
        .O(axi_mst_req_w_data[30]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[31]_INST_0 
       (.I0(i_idma_buffer_n_134),
        .I1(i_idma_buffer_n_118),
        .I2(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_126),
        .O(axi_mst_req_w_data[31]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[32]_INST_0 
       (.I0(i_idma_buffer_n_165),
        .I1(i_idma_buffer_n_149),
        .I2(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_157),
        .O(axi_mst_req_w_data[32]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[33]_INST_0 
       (.I0(i_idma_buffer_n_164),
        .I1(i_idma_buffer_n_148),
        .I2(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_156),
        .O(axi_mst_req_w_data[33]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[34]_INST_0 
       (.I0(i_idma_buffer_n_163),
        .I1(i_idma_buffer_n_147),
        .I2(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_155),
        .O(axi_mst_req_w_data[34]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[35]_INST_0 
       (.I0(i_idma_buffer_n_162),
        .I1(i_idma_buffer_n_146),
        .I2(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_154),
        .O(axi_mst_req_w_data[35]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[36]_INST_0 
       (.I0(i_idma_buffer_n_161),
        .I1(i_idma_buffer_n_145),
        .I2(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_153),
        .O(axi_mst_req_w_data[36]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[37]_INST_0 
       (.I0(i_idma_buffer_n_160),
        .I1(i_idma_buffer_n_144),
        .I2(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_152),
        .O(axi_mst_req_w_data[37]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[38]_INST_0 
       (.I0(i_idma_buffer_n_159),
        .I1(i_idma_buffer_n_143),
        .I2(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_151),
        .O(axi_mst_req_w_data[38]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[39]_INST_0 
       (.I0(i_idma_buffer_n_158),
        .I1(i_idma_buffer_n_142),
        .I2(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_150),
        .O(axi_mst_req_w_data[39]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[3]_INST_0 
       (.I0(\mem_q_reg[2]_14 [3]),
        .I1(\mem_q_reg[0]_12 [3]),
        .I2(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(\mem_q_reg[1]_13 [3]),
        .O(axi_mst_req_w_data[3]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[40]_INST_0 
       (.I0(i_idma_buffer_n_189),
        .I1(i_idma_buffer_n_173),
        .I2(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_181),
        .O(axi_mst_req_w_data[40]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[41]_INST_0 
       (.I0(i_idma_buffer_n_188),
        .I1(i_idma_buffer_n_172),
        .I2(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_180),
        .O(axi_mst_req_w_data[41]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[42]_INST_0 
       (.I0(i_idma_buffer_n_187),
        .I1(i_idma_buffer_n_171),
        .I2(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_179),
        .O(axi_mst_req_w_data[42]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[43]_INST_0 
       (.I0(i_idma_buffer_n_186),
        .I1(i_idma_buffer_n_170),
        .I2(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_178),
        .O(axi_mst_req_w_data[43]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[44]_INST_0 
       (.I0(i_idma_buffer_n_185),
        .I1(i_idma_buffer_n_169),
        .I2(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_177),
        .O(axi_mst_req_w_data[44]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[45]_INST_0 
       (.I0(i_idma_buffer_n_184),
        .I1(i_idma_buffer_n_168),
        .I2(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_176),
        .O(axi_mst_req_w_data[45]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[46]_INST_0 
       (.I0(i_idma_buffer_n_183),
        .I1(i_idma_buffer_n_167),
        .I2(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_175),
        .O(axi_mst_req_w_data[46]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[47]_INST_0 
       (.I0(i_idma_buffer_n_182),
        .I1(i_idma_buffer_n_166),
        .I2(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_174),
        .O(axi_mst_req_w_data[47]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[48]_INST_0 
       (.I0(i_idma_buffer_n_213),
        .I1(i_idma_buffer_n_197),
        .I2(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_205),
        .O(axi_mst_req_w_data[48]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[49]_INST_0 
       (.I0(i_idma_buffer_n_212),
        .I1(i_idma_buffer_n_196),
        .I2(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_204),
        .O(axi_mst_req_w_data[49]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[4]_INST_0 
       (.I0(\mem_q_reg[2]_14 [4]),
        .I1(\mem_q_reg[0]_12 [4]),
        .I2(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(\mem_q_reg[1]_13 [4]),
        .O(axi_mst_req_w_data[4]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[50]_INST_0 
       (.I0(i_idma_buffer_n_211),
        .I1(i_idma_buffer_n_195),
        .I2(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_203),
        .O(axi_mst_req_w_data[50]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[51]_INST_0 
       (.I0(i_idma_buffer_n_210),
        .I1(i_idma_buffer_n_194),
        .I2(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_202),
        .O(axi_mst_req_w_data[51]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[52]_INST_0 
       (.I0(i_idma_buffer_n_209),
        .I1(i_idma_buffer_n_193),
        .I2(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_201),
        .O(axi_mst_req_w_data[52]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[53]_INST_0 
       (.I0(i_idma_buffer_n_208),
        .I1(i_idma_buffer_n_192),
        .I2(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_200),
        .O(axi_mst_req_w_data[53]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[54]_INST_0 
       (.I0(i_idma_buffer_n_207),
        .I1(i_idma_buffer_n_191),
        .I2(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_199),
        .O(axi_mst_req_w_data[54]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[55]_INST_0 
       (.I0(i_idma_buffer_n_206),
        .I1(i_idma_buffer_n_190),
        .I2(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_198),
        .O(axi_mst_req_w_data[55]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[56]_INST_0 
       (.I0(i_idma_buffer_n_237),
        .I1(i_idma_buffer_n_221),
        .I2(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_229),
        .O(axi_mst_req_w_data[56]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[57]_INST_0 
       (.I0(i_idma_buffer_n_236),
        .I1(i_idma_buffer_n_220),
        .I2(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_228),
        .O(axi_mst_req_w_data[57]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[58]_INST_0 
       (.I0(i_idma_buffer_n_235),
        .I1(i_idma_buffer_n_219),
        .I2(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_227),
        .O(axi_mst_req_w_data[58]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[59]_INST_0 
       (.I0(i_idma_buffer_n_234),
        .I1(i_idma_buffer_n_218),
        .I2(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_226),
        .O(axi_mst_req_w_data[59]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[5]_INST_0 
       (.I0(\mem_q_reg[2]_14 [5]),
        .I1(\mem_q_reg[0]_12 [5]),
        .I2(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(\mem_q_reg[1]_13 [5]),
        .O(axi_mst_req_w_data[5]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[60]_INST_0 
       (.I0(i_idma_buffer_n_233),
        .I1(i_idma_buffer_n_217),
        .I2(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_225),
        .O(axi_mst_req_w_data[60]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[61]_INST_0 
       (.I0(i_idma_buffer_n_232),
        .I1(i_idma_buffer_n_216),
        .I2(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_224),
        .O(axi_mst_req_w_data[61]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[62]_INST_0 
       (.I0(i_idma_buffer_n_231),
        .I1(i_idma_buffer_n_215),
        .I2(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_223),
        .O(axi_mst_req_w_data[62]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[63]_INST_0 
       (.I0(i_idma_buffer_n_230),
        .I1(i_idma_buffer_n_214),
        .I2(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_222),
        .O(axi_mst_req_w_data[63]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[6]_INST_0 
       (.I0(\mem_q_reg[2]_14 [6]),
        .I1(\mem_q_reg[0]_12 [6]),
        .I2(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(\mem_q_reg[1]_13 [6]),
        .O(axi_mst_req_w_data[6]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[7]_INST_0 
       (.I0(\mem_q_reg[2]_14 [7]),
        .I1(\mem_q_reg[0]_12 [7]),
        .I2(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(\mem_q_reg[1]_13 [7]),
        .O(axi_mst_req_w_data[7]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[8]_INST_0 
       (.I0(i_idma_buffer_n_93),
        .I1(i_idma_buffer_n_77),
        .I2(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_85),
        .O(axi_mst_req_w_data[8]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \axi_mst_req_w_data[9]_INST_0 
       (.I0(i_idma_buffer_n_92),
        .I1(i_idma_buffer_n_76),
        .I2(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [1]),
        .I3(\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q [0]),
        .I4(i_idma_buffer_n_84),
        .O(axi_mst_req_w_data[9]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_mst_req_w_strb[7]_INST_0_i_5 
       (.I0(w_num_beats_q[7]),
        .I1(w_num_beats_q[6]),
        .I2(w_num_beats_q[2]),
        .I3(\axi_mst_req_w_strb[7]_INST_0_i_6_n_0 ),
        .O(\w_num_beats_q_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \axi_mst_req_w_strb[7]_INST_0_i_6 
       (.I0(w_num_beats_q[0]),
        .I1(w_num_beats_q[4]),
        .I2(w_num_beats_q[1]),
        .I3(w_cnt_valid_q),
        .I4(w_num_beats_q[3]),
        .I5(w_num_beats_q[5]),
        .O(\axi_mst_req_w_strb[7]_INST_0_i_6_n_0 ));
  FDPE first_r_q_reg
       (.C(clk),
        .CE(1'b1),
        .D(i_idma_buffer_n_45),
        .PRE(\write_pointer_q_reg[0] ),
        .Q(\r_dp_rsp[first] ));
  design_1_dma_core_wrap_v_1_0_idma_buffer i_idma_buffer
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_mst_req_r_ready(axi_mst_req_r_ready),
        .axi_mst_req_r_ready_0(axi_mst_req_r_ready_0),
        .axi_mst_rsp_r_last(axi_mst_rsp_r_last),
        .axi_mst_rsp_r_valid(axi_mst_rsp_r_valid),
        .axi_mst_rsp_r_valid_0(axi_mst_rsp_r_valid_0),
        .axi_mst_rsp_r_valid_1(axi_mst_rsp_r_valid_1),
        .clk(clk),
        .first_r_q_reg(i_idma_buffer_n_45),
        .\mem_q_reg[0][7] (\mem_q_reg[0]_12 ),
        .\mem_q_reg[0][7]_0 ({i_idma_buffer_n_70,i_idma_buffer_n_71,i_idma_buffer_n_72,i_idma_buffer_n_73,i_idma_buffer_n_74,i_idma_buffer_n_75,i_idma_buffer_n_76,i_idma_buffer_n_77}),
        .\mem_q_reg[0][7]_1 ({i_idma_buffer_n_94,i_idma_buffer_n_95,i_idma_buffer_n_96,i_idma_buffer_n_97,i_idma_buffer_n_98,i_idma_buffer_n_99,i_idma_buffer_n_100,i_idma_buffer_n_101}),
        .\mem_q_reg[0][7]_2 ({i_idma_buffer_n_118,i_idma_buffer_n_119,i_idma_buffer_n_120,i_idma_buffer_n_121,i_idma_buffer_n_122,i_idma_buffer_n_123,i_idma_buffer_n_124,i_idma_buffer_n_125}),
        .\mem_q_reg[0][7]_3 ({i_idma_buffer_n_142,i_idma_buffer_n_143,i_idma_buffer_n_144,i_idma_buffer_n_145,i_idma_buffer_n_146,i_idma_buffer_n_147,i_idma_buffer_n_148,i_idma_buffer_n_149}),
        .\mem_q_reg[0][7]_4 ({i_idma_buffer_n_166,i_idma_buffer_n_167,i_idma_buffer_n_168,i_idma_buffer_n_169,i_idma_buffer_n_170,i_idma_buffer_n_171,i_idma_buffer_n_172,i_idma_buffer_n_173}),
        .\mem_q_reg[0][7]_5 ({i_idma_buffer_n_190,i_idma_buffer_n_191,i_idma_buffer_n_192,i_idma_buffer_n_193,i_idma_buffer_n_194,i_idma_buffer_n_195,i_idma_buffer_n_196,i_idma_buffer_n_197}),
        .\mem_q_reg[0][7]_6 ({i_idma_buffer_n_214,i_idma_buffer_n_215,i_idma_buffer_n_216,i_idma_buffer_n_217,i_idma_buffer_n_218,i_idma_buffer_n_219,i_idma_buffer_n_220,i_idma_buffer_n_221}),
        .\mem_q_reg[0][7]_7 (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7] (\mem_q_reg[1]_13 ),
        .\mem_q_reg[1][7]_0 ({i_idma_buffer_n_78,i_idma_buffer_n_79,i_idma_buffer_n_80,i_idma_buffer_n_81,i_idma_buffer_n_82,i_idma_buffer_n_83,i_idma_buffer_n_84,i_idma_buffer_n_85}),
        .\mem_q_reg[1][7]_1 ({i_idma_buffer_n_102,i_idma_buffer_n_103,i_idma_buffer_n_104,i_idma_buffer_n_105,i_idma_buffer_n_106,i_idma_buffer_n_107,i_idma_buffer_n_108,i_idma_buffer_n_109}),
        .\mem_q_reg[1][7]_10 (\mem_q_reg[1][7]_2 ),
        .\mem_q_reg[1][7]_11 (\mem_q_reg[1][7]_3 ),
        .\mem_q_reg[1][7]_12 (\mem_q_reg[1][7]_4 ),
        .\mem_q_reg[1][7]_13 (\mem_q_reg[1][7]_5 ),
        .\mem_q_reg[1][7]_2 ({i_idma_buffer_n_126,i_idma_buffer_n_127,i_idma_buffer_n_128,i_idma_buffer_n_129,i_idma_buffer_n_130,i_idma_buffer_n_131,i_idma_buffer_n_132,i_idma_buffer_n_133}),
        .\mem_q_reg[1][7]_3 ({i_idma_buffer_n_150,i_idma_buffer_n_151,i_idma_buffer_n_152,i_idma_buffer_n_153,i_idma_buffer_n_154,i_idma_buffer_n_155,i_idma_buffer_n_156,i_idma_buffer_n_157}),
        .\mem_q_reg[1][7]_4 ({i_idma_buffer_n_174,i_idma_buffer_n_175,i_idma_buffer_n_176,i_idma_buffer_n_177,i_idma_buffer_n_178,i_idma_buffer_n_179,i_idma_buffer_n_180,i_idma_buffer_n_181}),
        .\mem_q_reg[1][7]_5 ({i_idma_buffer_n_198,i_idma_buffer_n_199,i_idma_buffer_n_200,i_idma_buffer_n_201,i_idma_buffer_n_202,i_idma_buffer_n_203,i_idma_buffer_n_204,i_idma_buffer_n_205}),
        .\mem_q_reg[1][7]_6 ({i_idma_buffer_n_222,i_idma_buffer_n_223,i_idma_buffer_n_224,i_idma_buffer_n_225,i_idma_buffer_n_226,i_idma_buffer_n_227,i_idma_buffer_n_228,i_idma_buffer_n_229}),
        .\mem_q_reg[1][7]_7 (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_8 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[1][7]_9 (\mem_q_reg[1][7]_1 ),
        .\mem_q_reg[2][0] (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][0]_1 (\mem_q_reg[2][0]_1 ),
        .\mem_q_reg[2][0]_2 (\mem_q_reg[2][0]_2 ),
        .\mem_q_reg[2][0]_3 (\mem_q_reg[2][0]_3 ),
        .\mem_q_reg[2][0]_4 (\mem_q_reg[2][0]_4 ),
        .\mem_q_reg[2][0]_5 (\mem_q_reg[2][0]_5 ),
        .\mem_q_reg[2][7] (\mem_q_reg[2]_14 ),
        .\mem_q_reg[2][7]_0 ({i_idma_buffer_n_86,i_idma_buffer_n_87,i_idma_buffer_n_88,i_idma_buffer_n_89,i_idma_buffer_n_90,i_idma_buffer_n_91,i_idma_buffer_n_92,i_idma_buffer_n_93}),
        .\mem_q_reg[2][7]_1 ({i_idma_buffer_n_110,i_idma_buffer_n_111,i_idma_buffer_n_112,i_idma_buffer_n_113,i_idma_buffer_n_114,i_idma_buffer_n_115,i_idma_buffer_n_116,i_idma_buffer_n_117}),
        .\mem_q_reg[2][7]_2 ({i_idma_buffer_n_134,i_idma_buffer_n_135,i_idma_buffer_n_136,i_idma_buffer_n_137,i_idma_buffer_n_138,i_idma_buffer_n_139,i_idma_buffer_n_140,i_idma_buffer_n_141}),
        .\mem_q_reg[2][7]_3 ({i_idma_buffer_n_158,i_idma_buffer_n_159,i_idma_buffer_n_160,i_idma_buffer_n_161,i_idma_buffer_n_162,i_idma_buffer_n_163,i_idma_buffer_n_164,i_idma_buffer_n_165}),
        .\mem_q_reg[2][7]_4 ({i_idma_buffer_n_182,i_idma_buffer_n_183,i_idma_buffer_n_184,i_idma_buffer_n_185,i_idma_buffer_n_186,i_idma_buffer_n_187,i_idma_buffer_n_188,i_idma_buffer_n_189}),
        .\mem_q_reg[2][7]_5 ({i_idma_buffer_n_206,i_idma_buffer_n_207,i_idma_buffer_n_208,i_idma_buffer_n_209,i_idma_buffer_n_210,i_idma_buffer_n_211,i_idma_buffer_n_212,i_idma_buffer_n_213}),
        .\mem_q_reg[2][7]_6 ({i_idma_buffer_n_230,i_idma_buffer_n_231,i_idma_buffer_n_232,i_idma_buffer_n_233,i_idma_buffer_n_234,i_idma_buffer_n_235,i_idma_buffer_n_236,i_idma_buffer_n_237}),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0]_0 ),
        .\read_pointer_q_reg[0]_1 (\read_pointer_q_reg[0]_1 ),
        .\read_pointer_q_reg[0]_2 (\read_pointer_q_reg[0]_2 ),
        .\read_pointer_q_reg[0]_3 (\read_pointer_q_reg[0]_3 ),
        .\read_pointer_q_reg[0]_4 (\read_pointer_q_reg[0]_4 ),
        .\read_pointer_q_reg[0]_5 (\read_pointer_q_reg[0]_5 ),
        .\read_pointer_q_reg[1] (\gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ),
        .\read_pointer_q_reg[1]_0 (\gen_fifo_buffer[1].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ),
        .\read_pointer_q_reg[1]_1 (\gen_fifo_buffer[2].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ),
        .\read_pointer_q_reg[1]_2 (\gen_fifo_buffer[3].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ),
        .\read_pointer_q_reg[1]_3 (\gen_fifo_buffer[4].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ),
        .\read_pointer_q_reg[1]_4 (\gen_fifo_buffer[5].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ),
        .\read_pointer_q_reg[1]_5 (\gen_fifo_buffer[6].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ),
        .\read_pointer_q_reg[1]_6 (\gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q ),
        .\read_pointer_q_reg[1]_7 (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_10 (\status_cnt_q_reg[0]_10 ),
        .\status_cnt_q_reg[0]_11 (\status_cnt_q_reg[0]_11 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_2 ),
        .\status_cnt_q_reg[0]_3 (\status_cnt_q_reg[0]_3 ),
        .\status_cnt_q_reg[0]_4 (\status_cnt_q_reg[0]_4 ),
        .\status_cnt_q_reg[0]_5 (\status_cnt_q_reg[0]_5 ),
        .\status_cnt_q_reg[0]_6 (\status_cnt_q_reg[0]_6 ),
        .\status_cnt_q_reg[0]_7 (\status_cnt_q_reg[0]_7 ),
        .\status_cnt_q_reg[0]_8 (\status_cnt_q_reg[0]_8 ),
        .\status_cnt_q_reg[0]_9 (\status_cnt_q_reg[0]_9 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1]_0 ),
        .\status_cnt_q_reg[1]_1 (\status_cnt_q_reg[1]_1 ),
        .\status_cnt_q_reg[1]_10 (\status_cnt_q_reg[1]_10 ),
        .\status_cnt_q_reg[1]_11 (\status_cnt_q_reg[1]_11 ),
        .\status_cnt_q_reg[1]_12 (\status_cnt_q_reg[1]_12 ),
        .\status_cnt_q_reg[1]_13 (\status_cnt_q_reg[1]_13 ),
        .\status_cnt_q_reg[1]_2 (\status_cnt_q_reg[1]_2 ),
        .\status_cnt_q_reg[1]_3 (\status_cnt_q_reg[1]_3 ),
        .\status_cnt_q_reg[1]_4 (\status_cnt_q_reg[1]_4 ),
        .\status_cnt_q_reg[1]_5 (\status_cnt_q_reg[1]_5 ),
        .\status_cnt_q_reg[1]_6 (\status_cnt_q_reg[1]_6 ),
        .\status_cnt_q_reg[1]_7 (\status_cnt_q_reg[1]_7 ),
        .\status_cnt_q_reg[1]_8 (\status_cnt_q_reg[1]_8 ),
        .\status_cnt_q_reg[1]_9 (\status_cnt_q_reg[1]_9 ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_0 ),
        .\status_cnt_q_reg[2]_1 (\status_cnt_q_reg[2]_1 ),
        .\status_cnt_q_reg[2]_2 (\status_cnt_q_reg[2]_2 ),
        .\status_cnt_q_reg[2]_3 (\status_cnt_q_reg[2]_3 ),
        .\status_cnt_q_reg[2]_4 (\status_cnt_q_reg[2]_4 ),
        .\status_cnt_q_reg[2]_5 (\status_cnt_q_reg[2]_5 ),
        .\status_cnt_q_reg[2]_6 (\status_cnt_q_reg[2]_6 ),
        .\status_cnt_q_reg[2]_7 (\status_cnt_q_reg[2]_7 ),
        .\status_cnt_q_reg[2]_8 (\status_cnt_q_reg[2]_8 ),
        .\status_cnt_q_reg[2]_9 (\status_cnt_q_reg[2]_9 ),
        .w_cnt_valid_q(w_cnt_valid_q),
        .w_cnt_valid_q_i_2(w_cnt_valid_q_i_2),
        .w_cnt_valid_q_i_2_0(w_cnt_valid_q_i_2_0),
        .w_cnt_valid_q_reg(i_idma_buffer_n_44),
        .w_cnt_valid_q_reg_0(w_cnt_valid_q_reg_0),
        .w_cnt_valid_q_reg_1(w_cnt_valid_q_reg_1),
        .w_cnt_valid_q_reg_2(\w_num_beats_q_reg[7]_2 ),
        .w_cnt_valid_q_reg_3(\w_num_beats_q_reg[7]_0 ),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ),
        .\write_pointer_q_reg[1] (\write_pointer_q_reg[1] ),
        .\write_pointer_q_reg[1]_0 (\write_pointer_q_reg[1]_0 ));
  FDCE w_cnt_valid_q_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\write_pointer_q_reg[0] ),
        .D(i_idma_buffer_n_44),
        .Q(w_cnt_valid_q));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \w_num_beats_q[0]_i_1 
       (.I0(w_num_beats_q[0]),
        .I1(\w_num_beats_q[7]_i_4_n_0 ),
        .I2(\w_num_beats_q_reg[0]_0 ),
        .O(\w_num_beats_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \w_num_beats_q[1]_i_1 
       (.I0(w_num_beats_q[0]),
        .I1(w_num_beats_q[1]),
        .I2(\w_num_beats_q[7]_i_4_n_0 ),
        .I3(\w_num_beats_q_reg[1]_0 ),
        .O(\w_num_beats_q[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \w_num_beats_q[2]_i_1 
       (.I0(w_num_beats_q[2]),
        .I1(w_num_beats_q[1]),
        .I2(w_num_beats_q[0]),
        .I3(\w_num_beats_q[7]_i_4_n_0 ),
        .I4(\w_num_beats_q_reg[2]_0 ),
        .O(\w_num_beats_q[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \w_num_beats_q[3]_i_1 
       (.I0(w_num_beats_q[3]),
        .I1(w_num_beats_q[2]),
        .I2(w_num_beats_q[0]),
        .I3(w_num_beats_q[1]),
        .I4(\w_num_beats_q[7]_i_4_n_0 ),
        .I5(\w_num_beats_q_reg[3]_0 ),
        .O(\w_num_beats_q[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \w_num_beats_q[4]_i_1 
       (.I0(w_num_beats_q[4]),
        .I1(\w_num_beats_q[4]_i_2_n_0 ),
        .I2(\w_num_beats_q[7]_i_4_n_0 ),
        .I3(\w_num_beats_q_reg[4]_0 ),
        .O(\w_num_beats_q[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \w_num_beats_q[4]_i_2 
       (.I0(w_num_beats_q[2]),
        .I1(w_num_beats_q[0]),
        .I2(w_num_beats_q[1]),
        .I3(w_num_beats_q[3]),
        .O(\w_num_beats_q[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \w_num_beats_q[5]_i_1 
       (.I0(w_num_beats_q[5]),
        .I1(\w_num_beats_q[5]_i_2_n_0 ),
        .I2(\w_num_beats_q[7]_i_4_n_0 ),
        .I3(\w_num_beats_q_reg[5]_0 ),
        .O(\w_num_beats_q[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \w_num_beats_q[5]_i_2 
       (.I0(w_num_beats_q[3]),
        .I1(w_num_beats_q[1]),
        .I2(w_num_beats_q[0]),
        .I3(w_num_beats_q[2]),
        .I4(w_num_beats_q[4]),
        .O(\w_num_beats_q[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \w_num_beats_q[6]_i_1 
       (.I0(w_num_beats_q[6]),
        .I1(\w_num_beats_q[7]_i_3_n_0 ),
        .I2(\w_num_beats_q[7]_i_4_n_0 ),
        .I3(\w_num_beats_q_reg[6]_0 ),
        .O(\w_num_beats_q[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \w_num_beats_q[7]_i_2 
       (.I0(w_num_beats_q[7]),
        .I1(w_num_beats_q[6]),
        .I2(\w_num_beats_q[7]_i_3_n_0 ),
        .I3(\w_num_beats_q[7]_i_4_n_0 ),
        .I4(\w_num_beats_q_reg[7]_1 ),
        .O(\w_num_beats_q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \w_num_beats_q[7]_i_3 
       (.I0(w_num_beats_q[4]),
        .I1(w_num_beats_q[2]),
        .I2(w_num_beats_q[0]),
        .I3(w_num_beats_q[1]),
        .I4(w_num_beats_q[3]),
        .I5(w_num_beats_q[5]),
        .O(\w_num_beats_q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \w_num_beats_q[7]_i_4 
       (.I0(w_cnt_valid_q),
        .I1(\status_cnt_q_reg[2]_2 ),
        .O(\w_num_beats_q[7]_i_4_n_0 ));
  FDCE \w_num_beats_q_reg[0] 
       (.C(clk),
        .CE(\w_num_beats_q_reg[7]_2 ),
        .CLR(\write_pointer_q_reg[0] ),
        .D(\w_num_beats_q[0]_i_1_n_0 ),
        .Q(w_num_beats_q[0]));
  FDCE \w_num_beats_q_reg[1] 
       (.C(clk),
        .CE(\w_num_beats_q_reg[7]_2 ),
        .CLR(\write_pointer_q_reg[0] ),
        .D(\w_num_beats_q[1]_i_1_n_0 ),
        .Q(w_num_beats_q[1]));
  FDCE \w_num_beats_q_reg[2] 
       (.C(clk),
        .CE(\w_num_beats_q_reg[7]_2 ),
        .CLR(\write_pointer_q_reg[0] ),
        .D(\w_num_beats_q[2]_i_1_n_0 ),
        .Q(w_num_beats_q[2]));
  FDCE \w_num_beats_q_reg[3] 
       (.C(clk),
        .CE(\w_num_beats_q_reg[7]_2 ),
        .CLR(\write_pointer_q_reg[0] ),
        .D(\w_num_beats_q[3]_i_1_n_0 ),
        .Q(w_num_beats_q[3]));
  FDCE \w_num_beats_q_reg[4] 
       (.C(clk),
        .CE(\w_num_beats_q_reg[7]_2 ),
        .CLR(\write_pointer_q_reg[0] ),
        .D(\w_num_beats_q[4]_i_1_n_0 ),
        .Q(w_num_beats_q[4]));
  FDCE \w_num_beats_q_reg[5] 
       (.C(clk),
        .CE(\w_num_beats_q_reg[7]_2 ),
        .CLR(\write_pointer_q_reg[0] ),
        .D(\w_num_beats_q[5]_i_1_n_0 ),
        .Q(w_num_beats_q[5]));
  FDCE \w_num_beats_q_reg[6] 
       (.C(clk),
        .CE(\w_num_beats_q_reg[7]_2 ),
        .CLR(\write_pointer_q_reg[0] ),
        .D(\w_num_beats_q[6]_i_1_n_0 ),
        .Q(w_num_beats_q[6]));
  FDCE \w_num_beats_q_reg[7] 
       (.C(clk),
        .CE(\w_num_beats_q_reg[7]_2 ),
        .CLR(\write_pointer_q_reg[0] ),
        .D(\w_num_beats_q[7]_i_2_n_0 ),
        .Q(w_num_beats_q[7]));
endmodule

(* ORIG_REF_NAME = "idma_backend" *) 
module design_1_dma_core_wrap_v_1_0_idma_backend
   (\w_tf_q_reg[valid] ,
    \status_cnt_q_reg[2] ,
    axi_mst_req_w_last,
    \mem_q_reg[1][is_single] ,
    axi_mst_req_ar_len,
    axi_mst_req_ar_addr,
    axi_mst_req_ar_burst,
    axi_mst_req_ar_size,
    \r_tf_q_reg[valid] ,
    axi_mst_req_r_ready,
    axi_mst_req_aw_valid,
    axi_mst_req_ar_valid,
    Q,
    axi_mst_req_w_strb,
    axi_mst_req_w_valid,
    axi_mst_rsp_b_valid_0,
    p_0_in,
    \w_tf_q_reg[addr][7] ,
    \w_tf_q_reg[addr][11] ,
    \w_tf_q_reg[addr][23] ,
    \w_tf_q_reg[addr][31] ,
    \w_tf_q_reg[addr][39] ,
    \w_tf_q_reg[addr][47] ,
    \w_tf_q_reg[addr][55] ,
    \w_tf_q_reg[addr][63] ,
    \r_tf_q_reg[addr][7] ,
    \r_tf_q_reg[addr][11] ,
    \r_tf_q_reg[addr][23] ,
    \r_tf_q_reg[addr][31] ,
    \r_tf_q_reg[addr][39] ,
    \r_tf_q_reg[addr][47] ,
    \r_tf_q_reg[addr][55] ,
    \r_tf_q_reg[addr][63] ,
    O,
    \r_tf_q_reg[length][15] ,
    \r_tf_q_reg[length][23] ,
    \r_tf_q_reg[length][31] ,
    \r_tf_q_reg[length][39] ,
    \r_tf_q_reg[length][47] ,
    \r_tf_q_reg[length][55] ,
    \r_tf_q_reg[length][62] ,
    axi_mst_req_w_data,
    axi_mst_req_aw_addr,
    axi_mst_req_aw_len,
    axi_mst_req_aw_size,
    axi_mst_req_aw_burst,
    E,
    \burst_req[opt][beo][decouple_rw] ,
    clk,
    \mem_q_reg[1][shift][0] ,
    \burst_req[opt][src][burst] ,
    \burst_req[opt][beo][src_reduce_len] ,
    axi_mst_rsp_r_valid,
    empty,
    axi_mst_rsp_w_ready,
    CO,
    \mem_q_reg[0][data][0] ,
    \mem_q_reg[0][data][0]_0 ,
    axi_mst_rsp_aw_ready,
    axi_mst_rsp_r_last,
    \read_pointer_q_reg[2] ,
    axi_mst_rsp_b_valid,
    axi_mst_rsp_ar_ready,
    axi_mst_rsp_r_data,
    D,
    \w_tf_q_reg[addr][63]_0 ,
    \r_tf_q_reg[addr][63]_0 ,
    \r_tf_q_reg[length][63] ,
    \opt_tf_q_reg[shift][2] );
  output [0:0]\w_tf_q_reg[valid] ;
  output \status_cnt_q_reg[2] ;
  output axi_mst_req_w_last;
  output \mem_q_reg[1][is_single] ;
  output [7:0]axi_mst_req_ar_len;
  output [60:0]axi_mst_req_ar_addr;
  output [0:0]axi_mst_req_ar_burst;
  output [0:0]axi_mst_req_ar_size;
  output \r_tf_q_reg[valid] ;
  output axi_mst_req_r_ready;
  output axi_mst_req_aw_valid;
  output axi_mst_req_ar_valid;
  output [2:0]Q;
  output [6:0]axi_mst_req_w_strb;
  output axi_mst_req_w_valid;
  output axi_mst_rsp_b_valid_0;
  output [63:0]p_0_in;
  output [7:0]\w_tf_q_reg[addr][7] ;
  output [7:0]\w_tf_q_reg[addr][11] ;
  output [7:0]\w_tf_q_reg[addr][23] ;
  output [7:0]\w_tf_q_reg[addr][31] ;
  output [7:0]\w_tf_q_reg[addr][39] ;
  output [7:0]\w_tf_q_reg[addr][47] ;
  output [7:0]\w_tf_q_reg[addr][55] ;
  output [7:0]\w_tf_q_reg[addr][63] ;
  output [7:0]\r_tf_q_reg[addr][7] ;
  output [7:0]\r_tf_q_reg[addr][11] ;
  output [7:0]\r_tf_q_reg[addr][23] ;
  output [7:0]\r_tf_q_reg[addr][31] ;
  output [7:0]\r_tf_q_reg[addr][39] ;
  output [7:0]\r_tf_q_reg[addr][47] ;
  output [7:0]\r_tf_q_reg[addr][55] ;
  output [7:0]\r_tf_q_reg[addr][63] ;
  output [7:0]O;
  output [7:0]\r_tf_q_reg[length][15] ;
  output [7:0]\r_tf_q_reg[length][23] ;
  output [7:0]\r_tf_q_reg[length][31] ;
  output [7:0]\r_tf_q_reg[length][39] ;
  output [7:0]\r_tf_q_reg[length][47] ;
  output [7:0]\r_tf_q_reg[length][55] ;
  output [7:0]\r_tf_q_reg[length][62] ;
  output [63:0]axi_mst_req_w_data;
  output [60:0]axi_mst_req_aw_addr;
  output [7:0]axi_mst_req_aw_len;
  output [0:0]axi_mst_req_aw_size;
  output [0:0]axi_mst_req_aw_burst;
  input [0:0]E;
  input \burst_req[opt][beo][decouple_rw] ;
  input clk;
  input \mem_q_reg[1][shift][0] ;
  input [0:0]\burst_req[opt][src][burst] ;
  input \burst_req[opt][beo][src_reduce_len] ;
  input axi_mst_rsp_r_valid;
  input empty;
  input axi_mst_rsp_w_ready;
  input [0:0]CO;
  input \mem_q_reg[0][data][0] ;
  input \mem_q_reg[0][data][0]_0 ;
  input axi_mst_rsp_aw_ready;
  input axi_mst_rsp_r_last;
  input \read_pointer_q_reg[2] ;
  input axi_mst_rsp_b_valid;
  input axi_mst_rsp_ar_ready;
  input [63:0]axi_mst_rsp_r_data;
  input [63:0]D;
  input [63:0]\w_tf_q_reg[addr][63]_0 ;
  input [63:0]\r_tf_q_reg[addr][63]_0 ;
  input [63:0]\r_tf_q_reg[length][63] ;
  input [2:0]\opt_tf_q_reg[shift][2] ;

  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]E;
  wire [7:0]O;
  wire [2:0]Q;
  wire [60:0]axi_mst_req_ar_addr;
  wire [0:0]axi_mst_req_ar_burst;
  wire [7:0]axi_mst_req_ar_len;
  wire [0:0]axi_mst_req_ar_size;
  wire axi_mst_req_ar_valid;
  wire [60:0]axi_mst_req_aw_addr;
  wire [0:0]axi_mst_req_aw_burst;
  wire [7:0]axi_mst_req_aw_len;
  wire [0:0]axi_mst_req_aw_size;
  wire axi_mst_req_aw_valid;
  wire axi_mst_req_r_ready;
  wire [63:0]axi_mst_req_w_data;
  wire axi_mst_req_w_last;
  wire [6:0]axi_mst_req_w_strb;
  wire axi_mst_req_w_valid;
  wire axi_mst_rsp_ar_ready;
  wire axi_mst_rsp_aw_ready;
  wire axi_mst_rsp_b_valid;
  wire axi_mst_rsp_b_valid_0;
  wire [63:0]axi_mst_rsp_r_data;
  wire axi_mst_rsp_r_last;
  wire axi_mst_rsp_r_valid;
  wire axi_mst_rsp_w_ready;
  wire \burst_req[opt][beo][decouple_rw] ;
  wire \burst_req[opt][beo][src_reduce_len] ;
  wire [0:0]\burst_req[opt][src][burst] ;
  wire clk;
  wire [7:0]data_i;
  wire empty;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_0 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_10 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_11 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_12 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_13 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_14 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_15 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_16 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_17 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_19 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_2 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_20 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_21 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_22 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_23 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_24 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_25 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_26 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_27 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_28 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_29 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_3 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_4 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_5 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_6 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_7 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_8 ;
  wire \gen_axi_transport_layer.i_idma_axi_transport_layer_n_9 ;
  wire \gen_fifo.i_stream_fifo/fifo_i/read_pointer_q0 ;
  wire \gen_fifo.i_stream_fifo/fifo_i/status_cnt_n ;
  wire \gen_hw_legalizer.i_idma_legalizer_n_0 ;
  wire \gen_hw_legalizer.i_idma_legalizer_n_3 ;
  wire \gen_last_flag_fifo.i_w_last_n_1 ;
  wire \gen_r_aw_coupler.i_idma_channel_coupler_n_1 ;
  wire \gen_r_aw_coupler.i_idma_channel_coupler_n_2 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_1 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_10 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_11 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_12 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_13 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_14 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_15 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_16 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_17 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_19 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_2 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_20 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_21 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_22 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_23 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_24 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_25 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_26 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_27 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_28 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_29 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_3 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_30 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_31 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_32 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_33 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_35 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_4 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_46 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_47 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_48 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_49 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_5 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_50 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_51 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_52 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_53 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_54 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_55 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_56 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_57 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_6 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_7 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_8 ;
  wire \gen_w_dp_fifo.i_w_dp_req_n_9 ;
  wire i_ar_fall_through_register_n_8;
  wire i_ar_fall_through_register_n_9;
  wire \i_aw_store/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0 ;
  wire \i_fifo/i_fifo_v3/write_pointer_n06_out ;
  wire \i_idma_buffer/gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0 ;
  wire \i_idma_buffer/gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q0 ;
  wire i_r_dp_req_n_0;
  wire i_r_dp_req_n_1;
  wire i_r_dp_req_n_10;
  wire i_r_dp_req_n_11;
  wire i_r_dp_req_n_12;
  wire i_r_dp_req_n_13;
  wire i_r_dp_req_n_14;
  wire i_r_dp_req_n_15;
  wire i_r_dp_req_n_16;
  wire i_r_dp_req_n_17;
  wire i_r_dp_req_n_18;
  wire i_r_dp_req_n_19;
  wire i_r_dp_req_n_2;
  wire i_r_dp_req_n_20;
  wire i_r_dp_req_n_21;
  wire i_r_dp_req_n_22;
  wire i_r_dp_req_n_23;
  wire i_r_dp_req_n_24;
  wire i_r_dp_req_n_25;
  wire i_r_dp_req_n_26;
  wire i_r_dp_req_n_27;
  wire i_r_dp_req_n_3;
  wire i_r_dp_req_n_36;
  wire i_r_dp_req_n_37;
  wire i_r_dp_req_n_38;
  wire i_r_dp_req_n_39;
  wire i_r_dp_req_n_4;
  wire i_r_dp_req_n_40;
  wire i_r_dp_req_n_41;
  wire i_r_dp_req_n_42;
  wire i_r_dp_req_n_43;
  wire i_r_dp_req_n_44;
  wire i_r_dp_req_n_45;
  wire i_r_dp_req_n_46;
  wire i_r_dp_req_n_47;
  wire i_r_dp_req_n_48;
  wire i_r_dp_req_n_49;
  wire i_r_dp_req_n_5;
  wire i_r_dp_req_n_50;
  wire i_r_dp_req_n_51;
  wire i_r_dp_req_n_52;
  wire i_r_dp_req_n_53;
  wire i_r_dp_req_n_54;
  wire i_r_dp_req_n_55;
  wire i_r_dp_req_n_56;
  wire i_r_dp_req_n_57;
  wire i_r_dp_req_n_58;
  wire i_r_dp_req_n_59;
  wire i_r_dp_req_n_6;
  wire i_r_dp_req_n_60;
  wire i_r_dp_req_n_61;
  wire i_r_dp_req_n_62;
  wire i_r_dp_req_n_63;
  wire i_r_dp_req_n_64;
  wire i_r_dp_req_n_65;
  wire i_r_dp_req_n_66;
  wire i_r_dp_req_n_67;
  wire i_r_dp_req_n_68;
  wire i_r_dp_req_n_69;
  wire i_r_dp_req_n_7;
  wire i_r_dp_req_n_70;
  wire i_r_dp_req_n_71;
  wire i_r_dp_req_n_72;
  wire i_r_dp_req_n_73;
  wire i_r_dp_req_n_74;
  wire i_r_dp_req_n_75;
  wire i_r_dp_req_n_9;
  wire \mem_q_reg[0][data][0] ;
  wire \mem_q_reg[0][data][0]_0 ;
  wire \mem_q_reg[1][is_single] ;
  wire \mem_q_reg[1][shift][0] ;
  wire [2:0]\opt_tf_q_reg[shift][2] ;
  wire [63:0]p_0_in;
  wire [4:4]p_0_in__0;
  wire \r_dp_rsp[first] ;
  wire [63:3]\r_req[ar_req][addr] ;
  wire [0:0]\r_req[ar_req][burst] ;
  wire [7:0]\r_req[ar_req][len] ;
  wire [2:0]\r_req[r_dp_req][offset] ;
  wire [2:0]\r_req[r_dp_req][shift] ;
  wire [2:0]\r_req[r_dp_req][tailer] ;
  wire [7:0]\r_tf_q_reg[addr][11] ;
  wire [7:0]\r_tf_q_reg[addr][23] ;
  wire [7:0]\r_tf_q_reg[addr][31] ;
  wire [7:0]\r_tf_q_reg[addr][39] ;
  wire [7:0]\r_tf_q_reg[addr][47] ;
  wire [7:0]\r_tf_q_reg[addr][55] ;
  wire [7:0]\r_tf_q_reg[addr][63] ;
  wire [63:0]\r_tf_q_reg[addr][63]_0 ;
  wire [7:0]\r_tf_q_reg[addr][7] ;
  wire [7:0]\r_tf_q_reg[length][15] ;
  wire [7:0]\r_tf_q_reg[length][23] ;
  wire [7:0]\r_tf_q_reg[length][31] ;
  wire [7:0]\r_tf_q_reg[length][39] ;
  wire [7:0]\r_tf_q_reg[length][47] ;
  wire [7:0]\r_tf_q_reg[length][55] ;
  wire [7:0]\r_tf_q_reg[length][62] ;
  wire [63:0]\r_tf_q_reg[length][63] ;
  wire \r_tf_q_reg[valid] ;
  wire \read_pointer_q_reg[2] ;
  wire \status_cnt_q_reg[2] ;
  wire w_num_beats_d;
  wire [63:3]\w_req[aw_req][addr] ;
  wire [7:0]\w_req[aw_req][len] ;
  wire \w_req[w_dp_req][is_single] ;
  wire [2:0]\w_req[w_dp_req][offset] ;
  wire [2:0]\w_req[w_dp_req][tailer] ;
  wire [7:0]\w_tf_q_reg[addr][11] ;
  wire [7:0]\w_tf_q_reg[addr][23] ;
  wire [7:0]\w_tf_q_reg[addr][31] ;
  wire [7:0]\w_tf_q_reg[addr][39] ;
  wire [7:0]\w_tf_q_reg[addr][47] ;
  wire [7:0]\w_tf_q_reg[addr][55] ;
  wire [7:0]\w_tf_q_reg[addr][63] ;
  wire [63:0]\w_tf_q_reg[addr][63]_0 ;
  wire [7:0]\w_tf_q_reg[addr][7] ;
  wire [0:0]\w_tf_q_reg[valid] ;

  design_1_dma_core_wrap_v_1_0_idma_axi_transport_layer \gen_axi_transport_layer.i_idma_axi_transport_layer 
       (.D(\gen_w_dp_fifo.i_w_dp_req_n_32 ),
        .E(\gen_w_dp_fifo.i_w_dp_req_n_33 ),
        .Q({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_2 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_3 }),
        .axi_mst_req_r_ready(axi_mst_req_r_ready),
        .axi_mst_req_r_ready_0(\read_pointer_q_reg[2] ),
        .axi_mst_req_w_data(axi_mst_req_w_data),
        .axi_mst_rsp_r_last(axi_mst_rsp_r_last),
        .axi_mst_rsp_r_valid(axi_mst_rsp_r_valid),
        .axi_mst_rsp_r_valid_0(\gen_axi_transport_layer.i_idma_axi_transport_layer_n_0 ),
        .axi_mst_rsp_r_valid_1(\gen_axi_transport_layer.i_idma_axi_transport_layer_n_19 ),
        .clk(clk),
        .\mem_q_reg[0][7] (data_i),
        .\mem_q_reg[1][7] ({i_r_dp_req_n_36,i_r_dp_req_n_37,i_r_dp_req_n_38,i_r_dp_req_n_39,i_r_dp_req_n_40,i_r_dp_req_n_41,i_r_dp_req_n_42,i_r_dp_req_n_43}),
        .\mem_q_reg[1][7]_0 ({i_r_dp_req_n_20,i_r_dp_req_n_21,i_r_dp_req_n_22,i_r_dp_req_n_23,i_r_dp_req_n_24,i_r_dp_req_n_25,i_r_dp_req_n_26,i_r_dp_req_n_27}),
        .\mem_q_reg[1][7]_1 ({i_r_dp_req_n_12,i_r_dp_req_n_13,i_r_dp_req_n_14,i_r_dp_req_n_15,i_r_dp_req_n_16,i_r_dp_req_n_17,i_r_dp_req_n_18,i_r_dp_req_n_19}),
        .\mem_q_reg[1][7]_2 ({i_r_dp_req_n_44,i_r_dp_req_n_45,i_r_dp_req_n_46,i_r_dp_req_n_47,i_r_dp_req_n_48,i_r_dp_req_n_49,i_r_dp_req_n_50,i_r_dp_req_n_51}),
        .\mem_q_reg[1][7]_3 ({i_r_dp_req_n_52,i_r_dp_req_n_53,i_r_dp_req_n_54,i_r_dp_req_n_55,i_r_dp_req_n_56,i_r_dp_req_n_57,i_r_dp_req_n_58,i_r_dp_req_n_59}),
        .\mem_q_reg[1][7]_4 ({i_r_dp_req_n_60,i_r_dp_req_n_61,i_r_dp_req_n_62,i_r_dp_req_n_63,i_r_dp_req_n_64,i_r_dp_req_n_65,i_r_dp_req_n_66,i_r_dp_req_n_67}),
        .\mem_q_reg[1][7]_5 ({i_r_dp_req_n_68,i_r_dp_req_n_69,i_r_dp_req_n_70,i_r_dp_req_n_71,i_r_dp_req_n_72,i_r_dp_req_n_73,i_r_dp_req_n_74,i_r_dp_req_n_75}),
        .\mem_q_reg[2][0] (i_r_dp_req_n_1),
        .\mem_q_reg[2][0]_0 (i_r_dp_req_n_3),
        .\mem_q_reg[2][0]_1 (i_r_dp_req_n_2),
        .\mem_q_reg[2][0]_2 (i_r_dp_req_n_4),
        .\mem_q_reg[2][0]_3 (i_r_dp_req_n_7),
        .\mem_q_reg[2][0]_4 (i_r_dp_req_n_6),
        .\mem_q_reg[2][0]_5 (i_r_dp_req_n_9),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\read_pointer_q_reg[0] (\gen_w_dp_fifo.i_w_dp_req_n_14 ),
        .\read_pointer_q_reg[0]_0 (\gen_w_dp_fifo.i_w_dp_req_n_12 ),
        .\read_pointer_q_reg[0]_1 (\gen_w_dp_fifo.i_w_dp_req_n_10 ),
        .\read_pointer_q_reg[0]_2 (\gen_w_dp_fifo.i_w_dp_req_n_8 ),
        .\read_pointer_q_reg[0]_3 (\gen_w_dp_fifo.i_w_dp_req_n_6 ),
        .\read_pointer_q_reg[0]_4 (\gen_w_dp_fifo.i_w_dp_req_n_1 ),
        .\read_pointer_q_reg[0]_5 (\gen_w_dp_fifo.i_w_dp_req_n_4 ),
        .\read_pointer_q_reg[1] (\i_idma_buffer/gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q0 ),
        .\status_cnt_q_reg[0] (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_22 ),
        .\status_cnt_q_reg[0]_0 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_25 ),
        .\status_cnt_q_reg[0]_1 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_26 ),
        .\status_cnt_q_reg[0]_10 (\gen_w_dp_fifo.i_w_dp_req_n_23 ),
        .\status_cnt_q_reg[0]_11 (\gen_w_dp_fifo.i_w_dp_req_n_19 ),
        .\status_cnt_q_reg[0]_2 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_27 ),
        .\status_cnt_q_reg[0]_3 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_28 ),
        .\status_cnt_q_reg[0]_4 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_29 ),
        .\status_cnt_q_reg[0]_5 (\gen_w_dp_fifo.i_w_dp_req_n_31 ),
        .\status_cnt_q_reg[0]_6 (\gen_w_dp_fifo.i_w_dp_req_n_29 ),
        .\status_cnt_q_reg[0]_7 (\gen_w_dp_fifo.i_w_dp_req_n_27 ),
        .\status_cnt_q_reg[0]_8 (\gen_w_dp_fifo.i_w_dp_req_n_25 ),
        .\status_cnt_q_reg[0]_9 (\gen_w_dp_fifo.i_w_dp_req_n_21 ),
        .\status_cnt_q_reg[1] ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_4 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_5 }),
        .\status_cnt_q_reg[1]_0 ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_6 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_7 }),
        .\status_cnt_q_reg[1]_1 ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_8 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_9 }),
        .\status_cnt_q_reg[1]_10 (\gen_w_dp_fifo.i_w_dp_req_n_24 ),
        .\status_cnt_q_reg[1]_11 (\gen_w_dp_fifo.i_w_dp_req_n_20 ),
        .\status_cnt_q_reg[1]_12 (\gen_w_dp_fifo.i_w_dp_req_n_22 ),
        .\status_cnt_q_reg[1]_13 (\gen_w_dp_fifo.i_w_dp_req_n_17 ),
        .\status_cnt_q_reg[1]_2 ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_10 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_11 }),
        .\status_cnt_q_reg[1]_3 ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_12 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_13 }),
        .\status_cnt_q_reg[1]_4 ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_14 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_15 }),
        .\status_cnt_q_reg[1]_5 ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_16 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_17 }),
        .\status_cnt_q_reg[1]_6 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_21 ),
        .\status_cnt_q_reg[1]_7 (\gen_w_dp_fifo.i_w_dp_req_n_30 ),
        .\status_cnt_q_reg[1]_8 (\gen_w_dp_fifo.i_w_dp_req_n_28 ),
        .\status_cnt_q_reg[1]_9 (\gen_w_dp_fifo.i_w_dp_req_n_26 ),
        .\status_cnt_q_reg[2] (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_20 ),
        .\status_cnt_q_reg[2]_0 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_24 ),
        .\status_cnt_q_reg[2]_1 (\mem_q_reg[1][is_single] ),
        .\status_cnt_q_reg[2]_2 (\gen_w_dp_fifo.i_w_dp_req_n_3 ),
        .\status_cnt_q_reg[2]_3 (\gen_w_dp_fifo.i_w_dp_req_n_2 ),
        .\status_cnt_q_reg[2]_4 (\gen_w_dp_fifo.i_w_dp_req_n_5 ),
        .\status_cnt_q_reg[2]_5 (\gen_w_dp_fifo.i_w_dp_req_n_7 ),
        .\status_cnt_q_reg[2]_6 (\gen_w_dp_fifo.i_w_dp_req_n_9 ),
        .\status_cnt_q_reg[2]_7 (\gen_w_dp_fifo.i_w_dp_req_n_11 ),
        .\status_cnt_q_reg[2]_8 (\gen_w_dp_fifo.i_w_dp_req_n_13 ),
        .\status_cnt_q_reg[2]_9 (\gen_w_dp_fifo.i_w_dp_req_n_15 ),
        .w_cnt_valid_q_i_2(\gen_w_dp_fifo.i_w_dp_req_n_47 ),
        .w_cnt_valid_q_i_2_0(\gen_w_dp_fifo.i_w_dp_req_n_48 ),
        .w_cnt_valid_q_reg_0(\gen_w_dp_fifo.i_w_dp_req_n_46 ),
        .w_cnt_valid_q_reg_1(\gen_w_dp_fifo.i_w_dp_req_n_57 ),
        .\w_num_beats_q_reg[0]_0 (\gen_w_dp_fifo.i_w_dp_req_n_49 ),
        .\w_num_beats_q_reg[1]_0 (\gen_w_dp_fifo.i_w_dp_req_n_50 ),
        .\w_num_beats_q_reg[2]_0 (\gen_w_dp_fifo.i_w_dp_req_n_51 ),
        .\w_num_beats_q_reg[3]_0 (\gen_w_dp_fifo.i_w_dp_req_n_52 ),
        .\w_num_beats_q_reg[4]_0 (\gen_w_dp_fifo.i_w_dp_req_n_53 ),
        .\w_num_beats_q_reg[5]_0 (\gen_w_dp_fifo.i_w_dp_req_n_54 ),
        .\w_num_beats_q_reg[6]_0 (\gen_w_dp_fifo.i_w_dp_req_n_55 ),
        .\w_num_beats_q_reg[7]_0 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_23 ),
        .\w_num_beats_q_reg[7]_1 (\gen_w_dp_fifo.i_w_dp_req_n_56 ),
        .\w_num_beats_q_reg[7]_2 (w_num_beats_d),
        .\write_pointer_q_reg[0] (\mem_q_reg[1][shift][0] ),
        .\write_pointer_q_reg[1] (i_r_dp_req_n_5),
        .\write_pointer_q_reg[1]_0 (\i_idma_buffer/gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0 ));
  design_1_dma_core_wrap_v_1_0_idma_legalizer \gen_hw_legalizer.i_idma_legalizer 
       (.CO(\gen_hw_legalizer.i_idma_legalizer_n_3 ),
        .D(\r_req[ar_req][len] ),
        .E(E),
        .O(O),
        .Q({\w_req[aw_req][addr] ,\w_req[w_dp_req][offset] }),
        .\burst_req[opt][beo][decouple_rw] (\burst_req[opt][beo][decouple_rw] ),
        .\burst_req[opt][beo][src_reduce_len] (\burst_req[opt][beo][src_reduce_len] ),
        .\burst_req[opt][src][burst] (\burst_req[opt][src][burst] ),
        .clk(clk),
        .empty(empty),
        .\opt_tf_q_reg[decouple_rw]_0 (\gen_hw_legalizer.i_idma_legalizer_n_0 ),
        .\opt_tf_q_reg[decouple_rw]_1 (\w_req[aw_req][len] ),
        .\opt_tf_q_reg[shift][0]_0 (\mem_q_reg[1][shift][0] ),
        .\opt_tf_q_reg[shift][2]_0 (\r_req[r_dp_req][shift] ),
        .\opt_tf_q_reg[shift][2]_1 (\opt_tf_q_reg[shift][2] ),
        .p_0_in(p_0_in),
        .p_0_in__0(p_0_in__0),
        .\r_req[ar_req][burst] (\r_req[ar_req][burst] ),
        .\r_tf_q_reg[addr][11]_0 (\r_tf_q_reg[addr][11] ),
        .\r_tf_q_reg[addr][1]_0 (\r_req[r_dp_req][tailer] ),
        .\r_tf_q_reg[addr][23]_0 (\r_tf_q_reg[addr][23] ),
        .\r_tf_q_reg[addr][31]_0 (\r_tf_q_reg[addr][31] ),
        .\r_tf_q_reg[addr][39]_0 (\r_tf_q_reg[addr][39] ),
        .\r_tf_q_reg[addr][47]_0 (\r_tf_q_reg[addr][47] ),
        .\r_tf_q_reg[addr][55]_0 (\r_tf_q_reg[addr][55] ),
        .\r_tf_q_reg[addr][63]_0 ({\r_req[ar_req][addr] ,\r_req[r_dp_req][offset] }),
        .\r_tf_q_reg[addr][63]_1 (\r_tf_q_reg[addr][63] ),
        .\r_tf_q_reg[addr][63]_2 (\r_tf_q_reg[addr][63]_0 ),
        .\r_tf_q_reg[addr][7]_0 (\r_tf_q_reg[addr][7] ),
        .\r_tf_q_reg[length][15]_0 (\r_tf_q_reg[length][15] ),
        .\r_tf_q_reg[length][23]_0 (\r_tf_q_reg[length][23] ),
        .\r_tf_q_reg[length][31]_0 (\r_tf_q_reg[length][31] ),
        .\r_tf_q_reg[length][39]_0 (\r_tf_q_reg[length][39] ),
        .\r_tf_q_reg[length][47]_0 (\r_tf_q_reg[length][47] ),
        .\r_tf_q_reg[length][55]_0 (\r_tf_q_reg[length][55] ),
        .\r_tf_q_reg[length][62]_0 (\r_tf_q_reg[length][62] ),
        .\r_tf_q_reg[length][63]_0 (\r_tf_q_reg[length][63] ),
        .read_pointer_q0(\gen_fifo.i_stream_fifo/fifo_i/read_pointer_q0 ),
        .status_cnt_n(\gen_fifo.i_stream_fifo/fifo_i/status_cnt_n ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .\w_req[w_dp_req][is_single] (\w_req[w_dp_req][is_single] ),
        .\w_tf_q_reg[addr][0]_0 (i_r_dp_req_n_11),
        .\w_tf_q_reg[addr][0]_1 (\gen_r_aw_coupler.i_idma_channel_coupler_n_2 ),
        .\w_tf_q_reg[addr][0]_2 (CO),
        .\w_tf_q_reg[addr][11]_0 (\w_tf_q_reg[addr][11] ),
        .\w_tf_q_reg[addr][1]_0 (\w_req[w_dp_req][tailer] ),
        .\w_tf_q_reg[addr][23]_0 (\w_tf_q_reg[addr][23] ),
        .\w_tf_q_reg[addr][31]_0 (\w_tf_q_reg[addr][31] ),
        .\w_tf_q_reg[addr][39]_0 (\w_tf_q_reg[addr][39] ),
        .\w_tf_q_reg[addr][47]_0 (\w_tf_q_reg[addr][47] ),
        .\w_tf_q_reg[addr][55]_0 (\w_tf_q_reg[addr][55] ),
        .\w_tf_q_reg[addr][63]_0 (\w_tf_q_reg[addr][63] ),
        .\w_tf_q_reg[addr][63]_1 (\w_tf_q_reg[addr][63]_0 ),
        .\w_tf_q_reg[addr][7]_0 (\w_tf_q_reg[addr][7] ),
        .\w_tf_q_reg[length][63]_0 (D),
        .\w_tf_q_reg[valid]_0 (\w_tf_q_reg[valid] ),
        .write_pointer_n06_out(\i_fifo/i_fifo_v3/write_pointer_n06_out ),
        .write_pointer_q0(\i_aw_store/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0 ),
        .\write_pointer_q_reg[0] (i_r_dp_req_n_10),
        .\write_pointer_q_reg[0]_0 (\gen_r_aw_coupler.i_idma_channel_coupler_n_1 ));
  design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized0 \gen_last_flag_fifo.i_w_last 
       (.CO(\gen_hw_legalizer.i_idma_legalizer_n_3 ),
        .axi_mst_rsp_b_valid(axi_mst_rsp_b_valid),
        .axi_mst_rsp_b_valid_0(axi_mst_rsp_b_valid_0),
        .clk(clk),
        .read_pointer_q0(\gen_fifo.i_stream_fifo/fifo_i/read_pointer_q0 ),
        .\read_pointer_q_reg[2] (\read_pointer_q_reg[2] ),
        .status_cnt_n(\gen_fifo.i_stream_fifo/fifo_i/status_cnt_n ),
        .\status_cnt_q_reg[0] (\mem_q_reg[1][shift][0] ),
        .\status_cnt_q_reg[2] (\gen_last_flag_fifo.i_w_last_n_1 ),
        .write_pointer_q0(\i_aw_store/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0 ));
  design_1_dma_core_wrap_v_1_0_idma_channel_coupler \gen_r_aw_coupler.i_idma_channel_coupler 
       (.D(\w_req[aw_req][addr] ),
        .Q(Q),
        .\aw_to_send_q_reg[0]_0 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_19 ),
        .axi_mst_req_aw_addr(axi_mst_req_aw_addr),
        .axi_mst_req_aw_burst(axi_mst_req_aw_burst),
        .axi_mst_req_aw_len(axi_mst_req_aw_len),
        .axi_mst_req_aw_size(axi_mst_req_aw_size),
        .axi_mst_req_aw_valid(axi_mst_req_aw_valid),
        .axi_mst_req_b_ready_INST_0_i_3(\gen_w_dp_fifo.i_w_dp_req_n_16 ),
        .axi_mst_req_b_ready_INST_0_i_3_0(\gen_w_dp_fifo.i_w_dp_req_n_35 ),
        .axi_mst_req_b_ready_INST_0_i_3_1(\gen_last_flag_fifo.i_w_last_n_1 ),
        .axi_mst_rsp_aw_ready(axi_mst_rsp_aw_ready),
        .clk(clk),
        .\mem_q_reg[2][aw][len][7] (\w_req[aw_req][len] ),
        .\opt_tf_q_reg[decouple_rw] (\gen_r_aw_coupler.i_idma_channel_coupler_n_1 ),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\r_req[ar_req][burst] (\r_req[ar_req][burst] ),
        .\status_cnt_q_reg[1] (\mem_q_reg[1][shift][0] ),
        .\status_cnt_q_reg[2] (\gen_r_aw_coupler.i_idma_channel_coupler_n_2 ),
        .\status_cnt_q_reg[2]_0 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_0 ),
        .write_pointer_q0(\i_aw_store/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0 ),
        .\write_pointer_q_reg[0] (i_r_dp_req_n_11),
        .\write_pointer_q_reg[0]_0 (\gen_hw_legalizer.i_idma_legalizer_n_0 ));
  design_1_dma_core_wrap_v_1_0_idma_stream_fifo \gen_w_dp_fifo.i_w_dp_req 
       (.D(\gen_w_dp_fifo.i_w_dp_req_n_32 ),
        .E(\gen_w_dp_fifo.i_w_dp_req_n_33 ),
        .Q(\gen_w_dp_fifo.i_w_dp_req_n_16 ),
        .axi_mst_req_w_last(axi_mst_req_w_last),
        .axi_mst_req_w_last_INST_0_i_1(\gen_axi_transport_layer.i_idma_axi_transport_layer_n_25 ),
        .axi_mst_req_w_strb(axi_mst_req_w_strb),
        .\axi_mst_req_w_strb[5]_INST_0_i_1 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_24 ),
        .axi_mst_req_w_valid(axi_mst_req_w_valid),
        .axi_mst_req_w_valid_0(\gen_axi_transport_layer.i_idma_axi_transport_layer_n_29 ),
        .axi_mst_req_w_valid_1(\gen_axi_transport_layer.i_idma_axi_transport_layer_n_26 ),
        .axi_mst_req_w_valid_2(\gen_axi_transport_layer.i_idma_axi_transport_layer_n_20 ),
        .axi_mst_rsp_w_ready(axi_mst_rsp_w_ready),
        .axi_mst_rsp_w_ready_0(\gen_w_dp_fifo.i_w_dp_req_n_1 ),
        .axi_mst_rsp_w_ready_1(\gen_w_dp_fifo.i_w_dp_req_n_3 ),
        .axi_mst_rsp_w_ready_10(\gen_w_dp_fifo.i_w_dp_req_n_23 ),
        .axi_mst_rsp_w_ready_11(\gen_w_dp_fifo.i_w_dp_req_n_25 ),
        .axi_mst_rsp_w_ready_12(\gen_w_dp_fifo.i_w_dp_req_n_27 ),
        .axi_mst_rsp_w_ready_13(\gen_w_dp_fifo.i_w_dp_req_n_29 ),
        .axi_mst_rsp_w_ready_14(\gen_w_dp_fifo.i_w_dp_req_n_31 ),
        .axi_mst_rsp_w_ready_15(\i_idma_buffer/gen_fifo_buffer[7].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/read_pointer_q0 ),
        .axi_mst_rsp_w_ready_2(\gen_w_dp_fifo.i_w_dp_req_n_4 ),
        .axi_mst_rsp_w_ready_3(\gen_w_dp_fifo.i_w_dp_req_n_6 ),
        .axi_mst_rsp_w_ready_4(\gen_w_dp_fifo.i_w_dp_req_n_8 ),
        .axi_mst_rsp_w_ready_5(\gen_w_dp_fifo.i_w_dp_req_n_10 ),
        .axi_mst_rsp_w_ready_6(\gen_w_dp_fifo.i_w_dp_req_n_12 ),
        .axi_mst_rsp_w_ready_7(\gen_w_dp_fifo.i_w_dp_req_n_14 ),
        .axi_mst_rsp_w_ready_8(\gen_w_dp_fifo.i_w_dp_req_n_19 ),
        .axi_mst_rsp_w_ready_9(\gen_w_dp_fifo.i_w_dp_req_n_21 ),
        .clk(clk),
        .\mem_q_reg[0][data][0] (i_r_dp_req_n_0),
        .\mem_q_reg[0][data][0]_0 (\mem_q_reg[0][data][0] ),
        .\mem_q_reg[0][data][0]_1 (\mem_q_reg[0][data][0]_0 ),
        .\mem_q_reg[0][num_beats][0] (\gen_w_dp_fifo.i_w_dp_req_n_49 ),
        .\mem_q_reg[0][num_beats][1] (\gen_w_dp_fifo.i_w_dp_req_n_50 ),
        .\mem_q_reg[0][num_beats][7] (\w_req[aw_req][len] ),
        .\mem_q_reg[0][offset][2] (\gen_w_dp_fifo.i_w_dp_req_n_48 ),
        .\mem_q_reg[0][offset][2]_0 (\w_req[w_dp_req][offset] ),
        .\mem_q_reg[0][tailer][2] (\w_req[w_dp_req][tailer] ),
        .\mem_q_reg[1][is_single] (\gen_w_dp_fifo.i_w_dp_req_n_2 ),
        .\mem_q_reg[1][is_single]_0 (\gen_w_dp_fifo.i_w_dp_req_n_5 ),
        .\mem_q_reg[1][is_single]_1 (\gen_w_dp_fifo.i_w_dp_req_n_7 ),
        .\mem_q_reg[1][is_single]_2 (\gen_w_dp_fifo.i_w_dp_req_n_9 ),
        .\mem_q_reg[1][is_single]_3 (\gen_w_dp_fifo.i_w_dp_req_n_11 ),
        .\mem_q_reg[1][is_single]_4 (\gen_w_dp_fifo.i_w_dp_req_n_13 ),
        .\mem_q_reg[1][is_single]_5 (\mem_q_reg[1][is_single] ),
        .\mem_q_reg[1][is_single]_6 (w_num_beats_d),
        .\mem_q_reg[1][num_beats][0] (\mem_q_reg[1][shift][0] ),
        .\mem_q_reg[1][num_beats][2] (\gen_w_dp_fifo.i_w_dp_req_n_51 ),
        .\mem_q_reg[1][num_beats][3] (\gen_w_dp_fifo.i_w_dp_req_n_52 ),
        .\mem_q_reg[1][num_beats][5] (\gen_w_dp_fifo.i_w_dp_req_n_54 ),
        .\mem_q_reg[1][num_beats][6] (\gen_w_dp_fifo.i_w_dp_req_n_55 ),
        .\mem_q_reg[1][offset][1] (\gen_w_dp_fifo.i_w_dp_req_n_15 ),
        .\mem_q_reg[1][offset][1]_0 (\gen_w_dp_fifo.i_w_dp_req_n_46 ),
        .\mem_q_reg[1][offset][1]_1 (\gen_w_dp_fifo.i_w_dp_req_n_47 ),
        .\mem_q_reg[2][num_beats][4] (\gen_w_dp_fifo.i_w_dp_req_n_53 ),
        .\mem_q_reg[2][num_beats][7] (\gen_w_dp_fifo.i_w_dp_req_n_56 ),
        .p_0_in__0(p_0_in__0),
        .\r_tf_q_reg[valid] (\r_tf_q_reg[valid] ),
        .\status_cnt_q_reg[0] (\gen_w_dp_fifo.i_w_dp_req_n_17 ),
        .\status_cnt_q_reg[0]_0 (\gen_w_dp_fifo.i_w_dp_req_n_20 ),
        .\status_cnt_q_reg[0]_1 (\gen_w_dp_fifo.i_w_dp_req_n_22 ),
        .\status_cnt_q_reg[0]_10 (i_r_dp_req_n_2),
        .\status_cnt_q_reg[0]_11 (i_r_dp_req_n_3),
        .\status_cnt_q_reg[0]_12 (i_r_dp_req_n_4),
        .\status_cnt_q_reg[0]_13 (i_r_dp_req_n_7),
        .\status_cnt_q_reg[0]_14 (i_r_dp_req_n_6),
        .\status_cnt_q_reg[0]_15 (i_r_dp_req_n_5),
        .\status_cnt_q_reg[0]_16 (i_r_dp_req_n_9),
        .\status_cnt_q_reg[0]_17 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_23 ),
        .\status_cnt_q_reg[0]_2 (\gen_w_dp_fifo.i_w_dp_req_n_24 ),
        .\status_cnt_q_reg[0]_3 (\gen_w_dp_fifo.i_w_dp_req_n_26 ),
        .\status_cnt_q_reg[0]_4 (\gen_w_dp_fifo.i_w_dp_req_n_28 ),
        .\status_cnt_q_reg[0]_5 (\gen_w_dp_fifo.i_w_dp_req_n_30 ),
        .\status_cnt_q_reg[0]_6 (\gen_w_dp_fifo.i_w_dp_req_n_35 ),
        .\status_cnt_q_reg[0]_7 (\gen_w_dp_fifo.i_w_dp_req_n_57 ),
        .\status_cnt_q_reg[0]_8 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_19 ),
        .\status_cnt_q_reg[0]_9 (i_r_dp_req_n_1),
        .\status_cnt_q_reg[1] ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_2 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_3 }),
        .\status_cnt_q_reg[1]_0 ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_4 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_5 }),
        .\status_cnt_q_reg[1]_1 ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_6 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_7 }),
        .\status_cnt_q_reg[1]_2 ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_8 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_9 }),
        .\status_cnt_q_reg[1]_3 ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_10 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_11 }),
        .\status_cnt_q_reg[1]_4 ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_12 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_13 }),
        .\status_cnt_q_reg[1]_5 ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_14 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_15 }),
        .\status_cnt_q_reg[1]_6 ({\gen_axi_transport_layer.i_idma_axi_transport_layer_n_16 ,\gen_axi_transport_layer.i_idma_axi_transport_layer_n_17 }),
        .w_cnt_valid_q_i_2(\gen_axi_transport_layer.i_idma_axi_transport_layer_n_21 ),
        .w_cnt_valid_q_i_4(\gen_axi_transport_layer.i_idma_axi_transport_layer_n_28 ),
        .w_cnt_valid_q_i_4_0(\gen_axi_transport_layer.i_idma_axi_transport_layer_n_27 ),
        .\w_req[w_dp_req][is_single] (\w_req[w_dp_req][is_single] ),
        .write_pointer_q0(\i_aw_store/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0 ));
  design_1_dma_core_wrap_v_1_0_fall_through_register__parameterized0 i_ar_fall_through_register
       (.D(\r_req[ar_req][len] ),
        .Q({i_ar_fall_through_register_n_8,i_ar_fall_through_register_n_9}),
        .axi_mst_req_ar_addr(axi_mst_req_ar_addr),
        .axi_mst_req_ar_burst(axi_mst_req_ar_burst),
        .axi_mst_req_ar_len(axi_mst_req_ar_len),
        .axi_mst_req_ar_size(axi_mst_req_ar_size),
        .axi_mst_req_ar_valid(axi_mst_req_ar_valid),
        .axi_mst_rsp_ar_ready(axi_mst_rsp_ar_ready),
        .clk(clk),
        .\mem_q_reg[0][addr][63] (\r_req[ar_req][addr] ),
        .\mem_q_reg[0][size][1] (\mem_q_reg[1][shift][0] ),
        .\r_req[ar_req][burst] (\r_req[ar_req][burst] ),
        .write_pointer_n06_out(\i_fifo/i_fifo_v3/write_pointer_n06_out ));
  design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized3 i_r_dp_req
       (.D(\r_req[r_dp_req][offset] ),
        .Q({i_ar_fall_through_register_n_8,i_ar_fall_through_register_n_9}),
        .axi_mst_rsp_r_data(axi_mst_rsp_r_data),
        .\axi_mst_rsp_r_data[15] (data_i),
        .\axi_mst_rsp_r_data[23] ({i_r_dp_req_n_20,i_r_dp_req_n_21,i_r_dp_req_n_22,i_r_dp_req_n_23,i_r_dp_req_n_24,i_r_dp_req_n_25,i_r_dp_req_n_26,i_r_dp_req_n_27}),
        .\axi_mst_rsp_r_data[31] ({i_r_dp_req_n_12,i_r_dp_req_n_13,i_r_dp_req_n_14,i_r_dp_req_n_15,i_r_dp_req_n_16,i_r_dp_req_n_17,i_r_dp_req_n_18,i_r_dp_req_n_19}),
        .\axi_mst_rsp_r_data[39] ({i_r_dp_req_n_44,i_r_dp_req_n_45,i_r_dp_req_n_46,i_r_dp_req_n_47,i_r_dp_req_n_48,i_r_dp_req_n_49,i_r_dp_req_n_50,i_r_dp_req_n_51}),
        .\axi_mst_rsp_r_data[47] ({i_r_dp_req_n_52,i_r_dp_req_n_53,i_r_dp_req_n_54,i_r_dp_req_n_55,i_r_dp_req_n_56,i_r_dp_req_n_57,i_r_dp_req_n_58,i_r_dp_req_n_59}),
        .\axi_mst_rsp_r_data[55] ({i_r_dp_req_n_60,i_r_dp_req_n_61,i_r_dp_req_n_62,i_r_dp_req_n_63,i_r_dp_req_n_64,i_r_dp_req_n_65,i_r_dp_req_n_66,i_r_dp_req_n_67}),
        .\axi_mst_rsp_r_data[63] ({i_r_dp_req_n_68,i_r_dp_req_n_69,i_r_dp_req_n_70,i_r_dp_req_n_71,i_r_dp_req_n_72,i_r_dp_req_n_73,i_r_dp_req_n_74,i_r_dp_req_n_75}),
        .\axi_mst_rsp_r_data[7] ({i_r_dp_req_n_36,i_r_dp_req_n_37,i_r_dp_req_n_38,i_r_dp_req_n_39,i_r_dp_req_n_40,i_r_dp_req_n_41,i_r_dp_req_n_42,i_r_dp_req_n_43}),
        .axi_mst_rsp_r_last(axi_mst_rsp_r_last),
        .axi_mst_rsp_r_last_0(i_r_dp_req_n_1),
        .axi_mst_rsp_r_last_1(i_r_dp_req_n_5),
        .axi_mst_rsp_r_last_2(i_r_dp_req_n_6),
        .axi_mst_rsp_r_last_3(i_r_dp_req_n_7),
        .axi_mst_rsp_r_valid(\i_idma_buffer/gen_fifo_buffer[0].i_byte_buffer/gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0 ),
        .clk(clk),
        .first_r_q_reg(i_r_dp_req_n_4),
        .\mem_q[0][data][0]_i_5 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_22 ),
        .\mem_q_reg[0][shift][0] (i_r_dp_req_n_9),
        .\mem_q_reg[0][shift][2] (\r_req[r_dp_req][shift] ),
        .\mem_q_reg[0][tailer][2] (\r_req[r_dp_req][tailer] ),
        .\mem_q_reg[1][shift][0] (\mem_q_reg[1][shift][0] ),
        .\mem_q_reg[2][shift][1] (i_r_dp_req_n_2),
        .\mem_q_reg[2][shift][1]_0 (i_r_dp_req_n_3),
        .\opt_tf_q_reg[decouple_rw] (i_r_dp_req_n_10),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\status_cnt_q_reg[0] (i_r_dp_req_n_0),
        .\status_cnt_q_reg[0]_0 (\gen_axi_transport_layer.i_idma_axi_transport_layer_n_19 ),
        .\status_cnt_q_reg[1] (i_r_dp_req_n_11),
        .write_pointer_n06_out(\i_fifo/i_fifo_v3/write_pointer_n06_out ),
        .\write_pointer_q_reg[0] (\gen_r_aw_coupler.i_idma_channel_coupler_n_2 ),
        .\write_pointer_q_reg[0]_0 (\gen_hw_legalizer.i_idma_legalizer_n_0 ));
endmodule

(* ORIG_REF_NAME = "idma_buffer" *) 
module design_1_dma_core_wrap_v_1_0_idma_buffer
   (axi_mst_rsp_r_valid_0,
    Q,
    \read_pointer_q_reg[1] ,
    \read_pointer_q_reg[1]_0 ,
    \read_pointer_q_reg[1]_1 ,
    \read_pointer_q_reg[1]_2 ,
    \read_pointer_q_reg[1]_3 ,
    \read_pointer_q_reg[1]_4 ,
    \read_pointer_q_reg[1]_5 ,
    \read_pointer_q_reg[1]_6 ,
    \status_cnt_q_reg[1] ,
    \status_cnt_q_reg[1]_0 ,
    \status_cnt_q_reg[1]_1 ,
    \status_cnt_q_reg[1]_2 ,
    \status_cnt_q_reg[1]_3 ,
    \status_cnt_q_reg[1]_4 ,
    \status_cnt_q_reg[1]_5 ,
    axi_mst_req_r_ready,
    axi_mst_rsp_r_valid_1,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[1]_6 ,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[0]_2 ,
    \status_cnt_q_reg[0]_3 ,
    \status_cnt_q_reg[0]_4 ,
    w_cnt_valid_q_reg,
    first_r_q_reg,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \mem_q_reg[0][7]_0 ,
    \mem_q_reg[1][7]_0 ,
    \mem_q_reg[2][7]_0 ,
    \mem_q_reg[0][7]_1 ,
    \mem_q_reg[1][7]_1 ,
    \mem_q_reg[2][7]_1 ,
    \mem_q_reg[0][7]_2 ,
    \mem_q_reg[1][7]_2 ,
    \mem_q_reg[2][7]_2 ,
    \mem_q_reg[0][7]_3 ,
    \mem_q_reg[1][7]_3 ,
    \mem_q_reg[2][7]_3 ,
    \mem_q_reg[0][7]_4 ,
    \mem_q_reg[1][7]_4 ,
    \mem_q_reg[2][7]_4 ,
    \mem_q_reg[0][7]_5 ,
    \mem_q_reg[1][7]_5 ,
    \mem_q_reg[2][7]_5 ,
    \mem_q_reg[0][7]_6 ,
    \mem_q_reg[1][7]_6 ,
    \mem_q_reg[2][7]_6 ,
    axi_mst_rsp_r_valid,
    \r_dp_rsp[first] ,
    \status_cnt_q_reg[2]_1 ,
    \status_cnt_q_reg[2]_2 ,
    \status_cnt_q_reg[2]_3 ,
    \status_cnt_q_reg[2]_4 ,
    \status_cnt_q_reg[2]_5 ,
    \status_cnt_q_reg[2]_6 ,
    \status_cnt_q_reg[2]_7 ,
    \status_cnt_q_reg[2]_8 ,
    \status_cnt_q_reg[2]_9 ,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    \mem_q_reg[2][0]_1 ,
    \mem_q_reg[2][0]_2 ,
    \mem_q_reg[2][0]_3 ,
    \mem_q_reg[2][0]_4 ,
    \write_pointer_q_reg[1] ,
    \mem_q_reg[2][0]_5 ,
    axi_mst_req_r_ready_0,
    w_cnt_valid_q_reg_0,
    w_cnt_valid_q_reg_1,
    w_cnt_valid_q_i_2,
    w_cnt_valid_q,
    w_cnt_valid_q_i_2_0,
    w_cnt_valid_q_reg_2,
    w_cnt_valid_q_reg_3,
    axi_mst_rsp_r_last,
    E,
    clk,
    \write_pointer_q_reg[0] ,
    D,
    \read_pointer_q_reg[0] ,
    \write_pointer_q_reg[1]_0 ,
    \mem_q_reg[1][7]_7 ,
    \read_pointer_q_reg[0]_0 ,
    \mem_q_reg[0][7]_7 ,
    \read_pointer_q_reg[0]_1 ,
    \mem_q_reg[1][7]_8 ,
    \read_pointer_q_reg[0]_2 ,
    \mem_q_reg[1][7]_9 ,
    \read_pointer_q_reg[0]_3 ,
    \mem_q_reg[1][7]_10 ,
    \read_pointer_q_reg[0]_4 ,
    \mem_q_reg[1][7]_11 ,
    \read_pointer_q_reg[0]_5 ,
    \mem_q_reg[1][7]_12 ,
    \read_pointer_q_reg[1]_7 ,
    \mem_q_reg[1][7]_13 ,
    \status_cnt_q_reg[0]_5 ,
    \status_cnt_q_reg[1]_7 ,
    \status_cnt_q_reg[0]_6 ,
    \status_cnt_q_reg[1]_8 ,
    \status_cnt_q_reg[0]_7 ,
    \status_cnt_q_reg[1]_9 ,
    \status_cnt_q_reg[0]_8 ,
    \status_cnt_q_reg[1]_10 ,
    \status_cnt_q_reg[0]_9 ,
    \status_cnt_q_reg[1]_11 ,
    \status_cnt_q_reg[0]_10 ,
    \status_cnt_q_reg[1]_12 ,
    \status_cnt_q_reg[0]_11 ,
    \status_cnt_q_reg[1]_13 );
  output axi_mst_rsp_r_valid_0;
  output [1:0]Q;
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]\read_pointer_q_reg[1]_0 ;
  output [1:0]\read_pointer_q_reg[1]_1 ;
  output [1:0]\read_pointer_q_reg[1]_2 ;
  output [1:0]\read_pointer_q_reg[1]_3 ;
  output [1:0]\read_pointer_q_reg[1]_4 ;
  output [1:0]\read_pointer_q_reg[1]_5 ;
  output [1:0]\read_pointer_q_reg[1]_6 ;
  output [1:0]\status_cnt_q_reg[1] ;
  output [1:0]\status_cnt_q_reg[1]_0 ;
  output [1:0]\status_cnt_q_reg[1]_1 ;
  output [1:0]\status_cnt_q_reg[1]_2 ;
  output [1:0]\status_cnt_q_reg[1]_3 ;
  output [1:0]\status_cnt_q_reg[1]_4 ;
  output [1:0]\status_cnt_q_reg[1]_5 ;
  output axi_mst_req_r_ready;
  output axi_mst_rsp_r_valid_1;
  output \status_cnt_q_reg[2] ;
  output \status_cnt_q_reg[1]_6 ;
  output \status_cnt_q_reg[0] ;
  output \status_cnt_q_reg[2]_0 ;
  output \status_cnt_q_reg[0]_0 ;
  output \status_cnt_q_reg[0]_1 ;
  output \status_cnt_q_reg[0]_2 ;
  output \status_cnt_q_reg[0]_3 ;
  output \status_cnt_q_reg[0]_4 ;
  output w_cnt_valid_q_reg;
  output first_r_q_reg;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  output [7:0]\mem_q_reg[0][7]_0 ;
  output [7:0]\mem_q_reg[1][7]_0 ;
  output [7:0]\mem_q_reg[2][7]_0 ;
  output [7:0]\mem_q_reg[0][7]_1 ;
  output [7:0]\mem_q_reg[1][7]_1 ;
  output [7:0]\mem_q_reg[2][7]_1 ;
  output [7:0]\mem_q_reg[0][7]_2 ;
  output [7:0]\mem_q_reg[1][7]_2 ;
  output [7:0]\mem_q_reg[2][7]_2 ;
  output [7:0]\mem_q_reg[0][7]_3 ;
  output [7:0]\mem_q_reg[1][7]_3 ;
  output [7:0]\mem_q_reg[2][7]_3 ;
  output [7:0]\mem_q_reg[0][7]_4 ;
  output [7:0]\mem_q_reg[1][7]_4 ;
  output [7:0]\mem_q_reg[2][7]_4 ;
  output [7:0]\mem_q_reg[0][7]_5 ;
  output [7:0]\mem_q_reg[1][7]_5 ;
  output [7:0]\mem_q_reg[2][7]_5 ;
  output [7:0]\mem_q_reg[0][7]_6 ;
  output [7:0]\mem_q_reg[1][7]_6 ;
  output [7:0]\mem_q_reg[2][7]_6 ;
  input axi_mst_rsp_r_valid;
  input \r_dp_rsp[first] ;
  input \status_cnt_q_reg[2]_1 ;
  input \status_cnt_q_reg[2]_2 ;
  input \status_cnt_q_reg[2]_3 ;
  input \status_cnt_q_reg[2]_4 ;
  input \status_cnt_q_reg[2]_5 ;
  input \status_cnt_q_reg[2]_6 ;
  input \status_cnt_q_reg[2]_7 ;
  input \status_cnt_q_reg[2]_8 ;
  input \status_cnt_q_reg[2]_9 ;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input \mem_q_reg[2][0]_1 ;
  input \mem_q_reg[2][0]_2 ;
  input \mem_q_reg[2][0]_3 ;
  input \mem_q_reg[2][0]_4 ;
  input \write_pointer_q_reg[1] ;
  input \mem_q_reg[2][0]_5 ;
  input axi_mst_req_r_ready_0;
  input w_cnt_valid_q_reg_0;
  input w_cnt_valid_q_reg_1;
  input w_cnt_valid_q_i_2;
  input w_cnt_valid_q;
  input w_cnt_valid_q_i_2_0;
  input [0:0]w_cnt_valid_q_reg_2;
  input w_cnt_valid_q_reg_3;
  input axi_mst_rsp_r_last;
  input [0:0]E;
  input clk;
  input \write_pointer_q_reg[0] ;
  input [0:0]D;
  input [0:0]\read_pointer_q_reg[0] ;
  input [0:0]\write_pointer_q_reg[1]_0 ;
  input [7:0]\mem_q_reg[1][7]_7 ;
  input [0:0]\read_pointer_q_reg[0]_0 ;
  input [7:0]\mem_q_reg[0][7]_7 ;
  input [0:0]\read_pointer_q_reg[0]_1 ;
  input [7:0]\mem_q_reg[1][7]_8 ;
  input [0:0]\read_pointer_q_reg[0]_2 ;
  input [7:0]\mem_q_reg[1][7]_9 ;
  input [0:0]\read_pointer_q_reg[0]_3 ;
  input [7:0]\mem_q_reg[1][7]_10 ;
  input [0:0]\read_pointer_q_reg[0]_4 ;
  input [7:0]\mem_q_reg[1][7]_11 ;
  input [0:0]\read_pointer_q_reg[0]_5 ;
  input [7:0]\mem_q_reg[1][7]_12 ;
  input [0:0]\read_pointer_q_reg[1]_7 ;
  input [7:0]\mem_q_reg[1][7]_13 ;
  input [0:0]\status_cnt_q_reg[0]_5 ;
  input [0:0]\status_cnt_q_reg[1]_7 ;
  input [0:0]\status_cnt_q_reg[0]_6 ;
  input [0:0]\status_cnt_q_reg[1]_8 ;
  input [0:0]\status_cnt_q_reg[0]_7 ;
  input [0:0]\status_cnt_q_reg[1]_9 ;
  input [0:0]\status_cnt_q_reg[0]_8 ;
  input [0:0]\status_cnt_q_reg[1]_10 ;
  input [0:0]\status_cnt_q_reg[0]_9 ;
  input [0:0]\status_cnt_q_reg[1]_11 ;
  input [0:0]\status_cnt_q_reg[0]_10 ;
  input [0:0]\status_cnt_q_reg[1]_12 ;
  input [0:0]\status_cnt_q_reg[0]_11 ;
  input [0:0]\status_cnt_q_reg[1]_13 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_r_ready;
  wire axi_mst_req_r_ready_0;
  wire axi_mst_rsp_r_last;
  wire axi_mst_rsp_r_valid;
  wire axi_mst_rsp_r_valid_0;
  wire axi_mst_rsp_r_valid_1;
  wire clk;
  wire first_r_q_reg;
  wire \gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0 ;
  wire \gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_0 ;
  wire \gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_1 ;
  wire \gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_2 ;
  wire \gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_3 ;
  wire \gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_4 ;
  wire \gen_fifo_buffer[0].i_byte_buffer_n_5 ;
  wire \gen_fifo_buffer[1].i_byte_buffer_n_4 ;
  wire \gen_fifo_buffer[1].i_byte_buffer_n_6 ;
  wire \gen_fifo_buffer[3].i_byte_buffer_n_5 ;
  wire \gen_fifo_buffer[3].i_byte_buffer_n_6 ;
  wire \gen_fifo_buffer[4].i_byte_buffer_n_5 ;
  wire \gen_fifo_buffer[5].i_byte_buffer_n_7 ;
  wire \gen_fifo_buffer[6].i_byte_buffer_n_4 ;
  wire \gen_fifo_buffer[6].i_byte_buffer_n_6 ;
  wire \gen_fifo_buffer[7].i_byte_buffer_n_0 ;
  wire \gen_fifo_buffer[7].i_byte_buffer_n_5 ;
  wire \gen_fifo_buffer[7].i_byte_buffer_n_6 ;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[0][7]_0 ;
  wire [7:0]\mem_q_reg[0][7]_1 ;
  wire [7:0]\mem_q_reg[0][7]_2 ;
  wire [7:0]\mem_q_reg[0][7]_3 ;
  wire [7:0]\mem_q_reg[0][7]_4 ;
  wire [7:0]\mem_q_reg[0][7]_5 ;
  wire [7:0]\mem_q_reg[0][7]_6 ;
  wire [7:0]\mem_q_reg[0][7]_7 ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire [7:0]\mem_q_reg[1][7]_1 ;
  wire [7:0]\mem_q_reg[1][7]_10 ;
  wire [7:0]\mem_q_reg[1][7]_11 ;
  wire [7:0]\mem_q_reg[1][7]_12 ;
  wire [7:0]\mem_q_reg[1][7]_13 ;
  wire [7:0]\mem_q_reg[1][7]_2 ;
  wire [7:0]\mem_q_reg[1][7]_3 ;
  wire [7:0]\mem_q_reg[1][7]_4 ;
  wire [7:0]\mem_q_reg[1][7]_5 ;
  wire [7:0]\mem_q_reg[1][7]_6 ;
  wire [7:0]\mem_q_reg[1][7]_7 ;
  wire [7:0]\mem_q_reg[1][7]_8 ;
  wire [7:0]\mem_q_reg[1][7]_9 ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire \mem_q_reg[2][0]_1 ;
  wire \mem_q_reg[2][0]_2 ;
  wire \mem_q_reg[2][0]_3 ;
  wire \mem_q_reg[2][0]_4 ;
  wire \mem_q_reg[2][0]_5 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [7:0]\mem_q_reg[2][7]_0 ;
  wire [7:0]\mem_q_reg[2][7]_1 ;
  wire [7:0]\mem_q_reg[2][7]_2 ;
  wire [7:0]\mem_q_reg[2][7]_3 ;
  wire [7:0]\mem_q_reg[2][7]_4 ;
  wire [7:0]\mem_q_reg[2][7]_5 ;
  wire [7:0]\mem_q_reg[2][7]_6 ;
  wire \r_dp_rsp[first] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [0:0]\read_pointer_q_reg[0]_0 ;
  wire [0:0]\read_pointer_q_reg[0]_1 ;
  wire [0:0]\read_pointer_q_reg[0]_2 ;
  wire [0:0]\read_pointer_q_reg[0]_3 ;
  wire [0:0]\read_pointer_q_reg[0]_4 ;
  wire [0:0]\read_pointer_q_reg[0]_5 ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire [1:0]\read_pointer_q_reg[1]_0 ;
  wire [1:0]\read_pointer_q_reg[1]_1 ;
  wire [1:0]\read_pointer_q_reg[1]_2 ;
  wire [1:0]\read_pointer_q_reg[1]_3 ;
  wire [1:0]\read_pointer_q_reg[1]_4 ;
  wire [1:0]\read_pointer_q_reg[1]_5 ;
  wire [1:0]\read_pointer_q_reg[1]_6 ;
  wire [0:0]\read_pointer_q_reg[1]_7 ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[0]_10 ;
  wire [0:0]\status_cnt_q_reg[0]_11 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire \status_cnt_q_reg[0]_3 ;
  wire \status_cnt_q_reg[0]_4 ;
  wire [0:0]\status_cnt_q_reg[0]_5 ;
  wire [0:0]\status_cnt_q_reg[0]_6 ;
  wire [0:0]\status_cnt_q_reg[0]_7 ;
  wire [0:0]\status_cnt_q_reg[0]_8 ;
  wire [0:0]\status_cnt_q_reg[0]_9 ;
  wire [1:0]\status_cnt_q_reg[1] ;
  wire [1:0]\status_cnt_q_reg[1]_0 ;
  wire [1:0]\status_cnt_q_reg[1]_1 ;
  wire [0:0]\status_cnt_q_reg[1]_10 ;
  wire [0:0]\status_cnt_q_reg[1]_11 ;
  wire [0:0]\status_cnt_q_reg[1]_12 ;
  wire [0:0]\status_cnt_q_reg[1]_13 ;
  wire [1:0]\status_cnt_q_reg[1]_2 ;
  wire [1:0]\status_cnt_q_reg[1]_3 ;
  wire [1:0]\status_cnt_q_reg[1]_4 ;
  wire [1:0]\status_cnt_q_reg[1]_5 ;
  wire \status_cnt_q_reg[1]_6 ;
  wire [0:0]\status_cnt_q_reg[1]_7 ;
  wire [0:0]\status_cnt_q_reg[1]_8 ;
  wire [0:0]\status_cnt_q_reg[1]_9 ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire \status_cnt_q_reg[2]_2 ;
  wire \status_cnt_q_reg[2]_3 ;
  wire \status_cnt_q_reg[2]_4 ;
  wire \status_cnt_q_reg[2]_5 ;
  wire \status_cnt_q_reg[2]_6 ;
  wire \status_cnt_q_reg[2]_7 ;
  wire \status_cnt_q_reg[2]_8 ;
  wire \status_cnt_q_reg[2]_9 ;
  wire w_cnt_valid_q;
  wire w_cnt_valid_q_i_2;
  wire w_cnt_valid_q_i_2_0;
  wire w_cnt_valid_q_reg;
  wire w_cnt_valid_q_reg_0;
  wire w_cnt_valid_q_reg_1;
  wire [0:0]w_cnt_valid_q_reg_2;
  wire w_cnt_valid_q_reg_3;
  wire \write_pointer_q_reg[0] ;
  wire \write_pointer_q_reg[1] ;
  wire [0:0]\write_pointer_q_reg[1]_0 ;

  design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1 \gen_fifo_buffer[0].i_byte_buffer 
       (.D(D),
        .E(E),
        .Q(\status_cnt_q_reg[1]_5 ),
        .clk(clk),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7]_7 ),
        .\mem_q_reg[2][0] (\mem_q_reg[2][0]_5 ),
        .\mem_q_reg[2][0]_0 (axi_mst_rsp_r_valid_1),
        .\mem_q_reg[2][0]_1 (\write_pointer_q_reg[0] ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0] (\gen_fifo_buffer[0].i_byte_buffer_n_5 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1]_6 ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2]_9 ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_2 ),
        .\write_pointer_q_reg[1] (\write_pointer_q_reg[1]_0 ));
  design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1_0 \gen_fifo_buffer[1].i_byte_buffer 
       (.E(\gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0 ),
        .Q(\status_cnt_q_reg[1]_4 ),
        .axi_mst_req_r_ready_INST_0_i_1(\gen_fifo_buffer[0].i_byte_buffer_n_5 ),
        .clk(clk),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7]_0 ),
        .\mem_q_reg[0][7]_0 (\mem_q_reg[0][7]_7 ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0] (axi_mst_rsp_r_valid_1),
        .\mem_q_reg[2][0]_0 (\write_pointer_q_reg[1] ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7]_0 ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0]_0 ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1]_0 ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_0 (\gen_fifo_buffer[1].i_byte_buffer_n_6 ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_5 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1]_7 ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2]_8 ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_2 ),
        .w_cnt_valid_q(w_cnt_valid_q),
        .w_cnt_valid_q_i_2(w_cnt_valid_q_i_2),
        .w_cnt_valid_q_i_2_0(\gen_fifo_buffer[7].i_byte_buffer_n_0 ),
        .w_cnt_valid_q_i_2_1(w_cnt_valid_q_i_2_0),
        .w_cnt_valid_q_i_2_2(\gen_fifo_buffer[3].i_byte_buffer_n_5 ),
        .w_cnt_valid_q_reg(\gen_fifo_buffer[1].i_byte_buffer_n_4 ),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ));
  design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1_1 \gen_fifo_buffer[2].i_byte_buffer 
       (.E(\gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_4 ),
        .Q(\status_cnt_q_reg[1]_3 ),
        .axi_mst_req_r_ready(axi_mst_req_r_ready),
        .axi_mst_req_r_ready_0(axi_mst_req_r_ready_0),
        .axi_mst_req_r_ready_1(\gen_fifo_buffer[1].i_byte_buffer_n_6 ),
        .axi_mst_req_r_ready_2(\gen_fifo_buffer[6].i_byte_buffer_n_6 ),
        .axi_mst_req_r_ready_3(\gen_fifo_buffer[5].i_byte_buffer_n_7 ),
        .axi_mst_req_r_ready_INST_0_i_1(\gen_fifo_buffer[3].i_byte_buffer_n_6 ),
        .axi_mst_rsp_r_last(axi_mst_rsp_r_last),
        .axi_mst_rsp_r_valid(axi_mst_rsp_r_valid),
        .axi_mst_rsp_r_valid_0(axi_mst_rsp_r_valid_0),
        .axi_mst_rsp_r_valid_1(axi_mst_rsp_r_valid_1),
        .axi_mst_rsp_r_valid_2(\gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_3 ),
        .axi_mst_rsp_r_valid_3(\gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_2 ),
        .axi_mst_rsp_r_valid_4(\gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_1 ),
        .axi_mst_rsp_r_valid_5(\gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_0 ),
        .axi_mst_rsp_r_valid_6(\gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0 ),
        .clk(clk),
        .first_r_q_reg(first_r_q_reg),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7]_1 ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7]_1 ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7]_8 ),
        .\mem_q_reg[2][0] (\mem_q_reg[2][0]_4 ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7]_1 ),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0]_1 ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1]_1 ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0]_2 ),
        .\status_cnt_q_reg[0]_0 (\write_pointer_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_6 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1]_8 ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2]_7 ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_2 ),
        .\write_pointer_q_reg[1] (\mem_q_reg[2][0] ),
        .\write_pointer_q_reg[1]_0 (\mem_q_reg[2][0]_0 ),
        .\write_pointer_q_reg[1]_1 (\mem_q_reg[2][0]_1 ),
        .\write_pointer_q_reg[1]_2 (\mem_q_reg[2][0]_2 ),
        .\write_pointer_q_reg[1]_3 (\mem_q_reg[2][0]_3 ),
        .\write_pointer_q_reg[1]_4 (\write_pointer_q_reg[1] ));
  design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1_2 \gen_fifo_buffer[3].i_byte_buffer 
       (.E(\gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_0 ),
        .Q(\status_cnt_q_reg[1]_2 ),
        .axi_mst_req_w_last_INST_0_i_1(\gen_fifo_buffer[7].i_byte_buffer_n_5 ),
        .axi_mst_req_w_last_INST_0_i_1_0(\status_cnt_q_reg[1]_6 ),
        .axi_mst_req_w_last_INST_0_i_1_1(\status_cnt_q_reg[2]_9 ),
        .clk(clk),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7]_2 ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7]_2 ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7]_9 ),
        .\mem_q_reg[2][0] (axi_mst_rsp_r_valid_1),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0]_3 ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7]_2 ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0]_2 ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1]_2 ),
        .\status_cnt_q_reg[0] (\gen_fifo_buffer[3].i_byte_buffer_n_6 ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_7 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1]_9 ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_0 (\gen_fifo_buffer[3].i_byte_buffer_n_5 ),
        .\status_cnt_q_reg[2]_1 (\status_cnt_q_reg[2]_6 ),
        .\status_cnt_q_reg[2]_2 (\status_cnt_q_reg[2]_2 ),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ));
  design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1_3 \gen_fifo_buffer[4].i_byte_buffer 
       (.E(\gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_1 ),
        .Q(\status_cnt_q_reg[1]_1 ),
        .clk(clk),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7]_3 ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7]_3 ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7]_10 ),
        .\mem_q_reg[2][0] (axi_mst_rsp_r_valid_1),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0]_2 ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7]_3 ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0]_3 ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1]_3 ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0]_3 ),
        .\status_cnt_q_reg[0]_0 (\gen_fifo_buffer[4].i_byte_buffer_n_5 ),
        .\status_cnt_q_reg[0]_1 (\write_pointer_q_reg[0] ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_8 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1]_10 ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2]_5 ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_2 ));
  design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1_4 \gen_fifo_buffer[5].i_byte_buffer 
       (.E(\gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_2 ),
        .Q(\status_cnt_q_reg[1] ),
        .axi_mst_req_r_ready_INST_0_i_1(\mem_q_reg[2][0]_2 ),
        .axi_mst_req_r_ready_INST_0_i_1_0(\gen_fifo_buffer[4].i_byte_buffer_n_5 ),
        .clk(clk),
        .\mem_q[0][data][0]_i_8 (\status_cnt_q_reg[0]_0 ),
        .\mem_q[0][data][0]_i_8_0 (\status_cnt_q_reg[0]_2 ),
        .\mem_q[0][data][0]_i_8_1 (\gen_fifo_buffer[3].i_byte_buffer_n_5 ),
        .\mem_q[0][data][0]_i_8_2 (\gen_fifo_buffer[6].i_byte_buffer_n_4 ),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7]_4 ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7]_4 ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7]_11 ),
        .\mem_q_reg[2][0] (axi_mst_rsp_r_valid_1),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0]_1 ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7]_4 ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0]_4 ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1]_4 ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_1 (\gen_fifo_buffer[5].i_byte_buffer_n_7 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_9 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1]_11 ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2]_0 ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_3 ),
        .w_cnt_valid_q(w_cnt_valid_q),
        .w_cnt_valid_q_reg(w_cnt_valid_q_reg),
        .w_cnt_valid_q_reg_0(\status_cnt_q_reg[2]_2 ),
        .w_cnt_valid_q_reg_1(\gen_fifo_buffer[1].i_byte_buffer_n_4 ),
        .w_cnt_valid_q_reg_2(w_cnt_valid_q_reg_0),
        .w_cnt_valid_q_reg_3(w_cnt_valid_q_reg_1),
        .w_cnt_valid_q_reg_4(w_cnt_valid_q_reg_2),
        .w_cnt_valid_q_reg_5(w_cnt_valid_q_reg_3),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ));
  design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1_5 \gen_fifo_buffer[6].i_byte_buffer 
       (.E(\gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_3 ),
        .Q(\status_cnt_q_reg[1]_0 ),
        .axi_mst_req_r_ready_INST_0_i_1(\mem_q_reg[2][0] ),
        .axi_mst_req_r_ready_INST_0_i_1_0(\gen_fifo_buffer[7].i_byte_buffer_n_6 ),
        .axi_mst_req_w_last_INST_0_i_12(\gen_fifo_buffer[7].i_byte_buffer_n_0 ),
        .axi_mst_req_w_last_INST_0_i_12_0(\status_cnt_q_reg[0]_3 ),
        .axi_mst_req_w_last_INST_0_i_12_1(\status_cnt_q_reg[1]_6 ),
        .clk(clk),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7]_5 ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7]_5 ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7]_12 ),
        .\mem_q_reg[2][0] (axi_mst_rsp_r_valid_1),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7]_5 ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0]_5 ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1]_5 ),
        .\status_cnt_q_reg[0] (\gen_fifo_buffer[6].i_byte_buffer_n_4 ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_4 ),
        .\status_cnt_q_reg[0]_1 (\gen_fifo_buffer[6].i_byte_buffer_n_6 ),
        .\status_cnt_q_reg[0]_2 (\write_pointer_q_reg[0] ),
        .\status_cnt_q_reg[0]_3 (\status_cnt_q_reg[0]_10 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1]_12 ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2]_4 ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_2 ));
  design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1_6 \gen_fifo_buffer[7].i_byte_buffer 
       (.E(\gen_fifo.i_stream_fifo/fifo_i/write_pointer_q0_4 ),
        .Q(Q),
        .axi_mst_req_w_last_INST_0_i_4(\status_cnt_q_reg[0] ),
        .clk(clk),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7]_6 ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7]_6 ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7]_13 ),
        .\mem_q_reg[2][0] (axi_mst_rsp_r_valid_1),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7]_6 ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1]_6 ),
        .\read_pointer_q_reg[1]_0 (\read_pointer_q_reg[1]_7 ),
        .\status_cnt_q_reg[0] (\gen_fifo_buffer[7].i_byte_buffer_n_6 ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_11 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1]_13 ),
        .\status_cnt_q_reg[2] (\gen_fifo_buffer[7].i_byte_buffer_n_0 ),
        .\status_cnt_q_reg[2]_0 (\gen_fifo_buffer[7].i_byte_buffer_n_5 ),
        .\status_cnt_q_reg[2]_1 (\status_cnt_q_reg[2]_1 ),
        .\status_cnt_q_reg[2]_2 (\status_cnt_q_reg[2]_2 ),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ));
endmodule

(* ORIG_REF_NAME = "idma_channel_coupler" *) 
module design_1_dma_core_wrap_v_1_0_idma_channel_coupler
   (axi_mst_req_aw_valid,
    \opt_tf_q_reg[decouple_rw] ,
    \status_cnt_q_reg[2] ,
    Q,
    axi_mst_req_aw_addr,
    axi_mst_req_aw_len,
    axi_mst_req_aw_size,
    axi_mst_req_aw_burst,
    clk,
    \status_cnt_q_reg[1] ,
    \r_req[ar_req][burst] ,
    \r_dp_rsp[first] ,
    \aw_to_send_q_reg[0]_0 ,
    axi_mst_rsp_aw_ready,
    \status_cnt_q_reg[2]_0 ,
    write_pointer_q0,
    \write_pointer_q_reg[0] ,
    \write_pointer_q_reg[0]_0 ,
    axi_mst_req_b_ready_INST_0_i_3,
    axi_mst_req_b_ready_INST_0_i_3_0,
    axi_mst_req_b_ready_INST_0_i_3_1,
    D,
    \mem_q_reg[2][aw][len][7] );
  output axi_mst_req_aw_valid;
  output \opt_tf_q_reg[decouple_rw] ;
  output \status_cnt_q_reg[2] ;
  output [2:0]Q;
  output [60:0]axi_mst_req_aw_addr;
  output [7:0]axi_mst_req_aw_len;
  output [0:0]axi_mst_req_aw_size;
  output [0:0]axi_mst_req_aw_burst;
  input clk;
  input \status_cnt_q_reg[1] ;
  input [0:0]\r_req[ar_req][burst] ;
  input \r_dp_rsp[first] ;
  input \aw_to_send_q_reg[0]_0 ;
  input axi_mst_rsp_aw_ready;
  input \status_cnt_q_reg[2]_0 ;
  input write_pointer_q0;
  input \write_pointer_q_reg[0] ;
  input \write_pointer_q_reg[0]_0 ;
  input [0:0]axi_mst_req_b_ready_INST_0_i_3;
  input axi_mst_req_b_ready_INST_0_i_3_0;
  input axi_mst_req_b_ready_INST_0_i_3_1;
  input [60:0]D;
  input [7:0]\mem_q_reg[2][aw][len][7] ;

  wire [60:0]D;
  wire [2:0]Q;
  wire aw_to_send_d;
  wire [1:0]aw_to_send_q;
  wire \aw_to_send_q[0]_i_1_n_0 ;
  wire \aw_to_send_q_reg[0]_0 ;
  wire [60:0]axi_mst_req_aw_addr;
  wire [0:0]axi_mst_req_aw_burst;
  wire [7:0]axi_mst_req_aw_len;
  wire [0:0]axi_mst_req_aw_size;
  wire axi_mst_req_aw_valid;
  wire [0:0]axi_mst_req_b_ready_INST_0_i_3;
  wire axi_mst_req_b_ready_INST_0_i_3_0;
  wire axi_mst_req_b_ready_INST_0_i_3_1;
  wire axi_mst_rsp_aw_ready;
  wire clk;
  wire \gen_fifo.i_stream_fifo/fifo_i/status_cnt_n ;
  wire i_aw_store_n_1;
  wire i_fall_through_register_decouple_aw_valid_n_1;
  wire i_fall_through_register_decouple_aw_valid_n_3;
  wire [7:0]\mem_q_reg[2][aw][len][7] ;
  wire \opt_tf_q_reg[decouple_rw] ;
  wire [0:0]p_0_in__0;
  wire \r_dp_rsp[first] ;
  wire [0:0]\r_req[ar_req][burst] ;
  wire \status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire write_pointer_q0;
  wire \write_pointer_q_reg[0] ;
  wire \write_pointer_q_reg[0]_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \aw_to_send_q[0]_i_1 
       (.I0(aw_to_send_q[0]),
        .O(\aw_to_send_q[0]_i_1_n_0 ));
  FDCE \aw_to_send_q_reg[0] 
       (.C(clk),
        .CE(aw_to_send_d),
        .CLR(\status_cnt_q_reg[1] ),
        .D(\aw_to_send_q[0]_i_1_n_0 ),
        .Q(aw_to_send_q[0]));
  FDCE \aw_to_send_q_reg[1] 
       (.C(clk),
        .CE(aw_to_send_d),
        .CLR(\status_cnt_q_reg[1] ),
        .D(i_fall_through_register_decouple_aw_valid_n_3),
        .Q(aw_to_send_q[1]));
  design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized2 i_aw_store
       (.D(D),
        .E(\gen_fifo.i_stream_fifo/fifo_i/status_cnt_n ),
        .Q(Q),
        .\aw_to_send_q_reg[1] (i_aw_store_n_1),
        .axi_mst_req_aw_addr(axi_mst_req_aw_addr),
        .axi_mst_req_aw_burst(axi_mst_req_aw_burst),
        .axi_mst_req_aw_len(axi_mst_req_aw_len),
        .axi_mst_req_aw_size(axi_mst_req_aw_size),
        .axi_mst_req_b_ready_INST_0_i_3(axi_mst_req_b_ready_INST_0_i_3),
        .axi_mst_req_b_ready_INST_0_i_3_0(axi_mst_req_b_ready_INST_0_i_3_0),
        .axi_mst_req_b_ready_INST_0_i_3_1(axi_mst_req_b_ready_INST_0_i_3_1),
        .axi_mst_rsp_aw_ready(axi_mst_rsp_aw_ready),
        .clk(clk),
        .\mem_q_reg[2][aw][burst][0] (\status_cnt_q_reg[1] ),
        .\mem_q_reg[2][aw][len][7] (\mem_q_reg[2][aw][len][7] ),
        .\opt_tf_q_reg[decouple_rw] (\opt_tf_q_reg[decouple_rw] ),
        .p_0_in__0(p_0_in__0),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\r_req[ar_req][burst] (\r_req[ar_req][burst] ),
        .\read_pointer_q_reg[0] (\aw_to_send_q_reg[0]_0 ),
        .\status_cnt_q_reg[1] (i_fall_through_register_decouple_aw_valid_n_1),
        .\status_cnt_q_reg[1]_0 (aw_to_send_q),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_0 ),
        .write_pointer_q0(write_pointer_q0),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ),
        .\write_pointer_q_reg[0]_0 (\write_pointer_q_reg[0]_0 ));
  design_1_dma_core_wrap_v_1_0_fall_through_register i_fall_through_register_decouple_aw_valid
       (.D(i_fall_through_register_decouple_aw_valid_n_3),
        .E(\gen_fifo.i_stream_fifo/fifo_i/status_cnt_n ),
        .Q(aw_to_send_q),
        .\aw_to_send_q_reg[0] (aw_to_send_d),
        .\aw_to_send_q_reg[0]_0 (\aw_to_send_q_reg[0]_0 ),
        .axi_mst_req_aw_valid(axi_mst_req_aw_valid),
        .axi_mst_rsp_aw_ready(axi_mst_rsp_aw_ready),
        .clk(clk),
        .p_0_in__0(p_0_in__0),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\status_cnt_q_reg[0] (i_fall_through_register_decouple_aw_valid_n_1),
        .\status_cnt_q_reg[0]_0 (i_aw_store_n_1),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2]_0 ),
        .write_pointer_q0(write_pointer_q0));
endmodule

(* ORIG_REF_NAME = "idma_legalizer" *) 
module design_1_dma_core_wrap_v_1_0_idma_legalizer
   (\opt_tf_q_reg[decouple_rw]_0 ,
    p_0_in__0,
    \w_tf_q_reg[valid]_0 ,
    CO,
    D,
    \opt_tf_q_reg[decouple_rw]_1 ,
    \r_req[ar_req][burst] ,
    \status_cnt_q_reg[2] ,
    Q,
    \r_tf_q_reg[addr][63]_0 ,
    status_cnt_n,
    write_pointer_q0,
    write_pointer_n06_out,
    \w_tf_q_reg[addr][1]_0 ,
    \r_tf_q_reg[addr][1]_0 ,
    \w_req[w_dp_req][is_single] ,
    p_0_in,
    \w_tf_q_reg[addr][7]_0 ,
    \w_tf_q_reg[addr][11]_0 ,
    \w_tf_q_reg[addr][23]_0 ,
    \w_tf_q_reg[addr][31]_0 ,
    \w_tf_q_reg[addr][39]_0 ,
    \w_tf_q_reg[addr][47]_0 ,
    \w_tf_q_reg[addr][55]_0 ,
    \w_tf_q_reg[addr][63]_0 ,
    \r_tf_q_reg[addr][7]_0 ,
    \r_tf_q_reg[addr][11]_0 ,
    \r_tf_q_reg[addr][23]_0 ,
    \r_tf_q_reg[addr][31]_0 ,
    \r_tf_q_reg[addr][39]_0 ,
    \r_tf_q_reg[addr][47]_0 ,
    \r_tf_q_reg[addr][55]_0 ,
    \r_tf_q_reg[addr][63]_1 ,
    O,
    \r_tf_q_reg[length][15]_0 ,
    \r_tf_q_reg[length][23]_0 ,
    \r_tf_q_reg[length][31]_0 ,
    \r_tf_q_reg[length][39]_0 ,
    \r_tf_q_reg[length][47]_0 ,
    \r_tf_q_reg[length][55]_0 ,
    \r_tf_q_reg[length][62]_0 ,
    \opt_tf_q_reg[shift][2]_0 ,
    E,
    \burst_req[opt][beo][decouple_rw] ,
    clk,
    \opt_tf_q_reg[shift][0]_0 ,
    \burst_req[opt][src][burst] ,
    \burst_req[opt][beo][src_reduce_len] ,
    empty,
    \w_tf_q_reg[addr][0]_0 ,
    \w_tf_q_reg[addr][0]_1 ,
    \w_tf_q_reg[addr][0]_2 ,
    \write_pointer_q_reg[0] ,
    \write_pointer_q_reg[0]_0 ,
    read_pointer_q0,
    \w_tf_q_reg[length][63]_0 ,
    \w_tf_q_reg[addr][63]_1 ,
    \r_tf_q_reg[addr][63]_2 ,
    \r_tf_q_reg[length][63]_0 ,
    \opt_tf_q_reg[shift][2]_1 );
  output \opt_tf_q_reg[decouple_rw]_0 ;
  output [0:0]p_0_in__0;
  output [0:0]\w_tf_q_reg[valid]_0 ;
  output [0:0]CO;
  output [7:0]D;
  output [7:0]\opt_tf_q_reg[decouple_rw]_1 ;
  output [0:0]\r_req[ar_req][burst] ;
  output \status_cnt_q_reg[2] ;
  output [63:0]Q;
  output [63:0]\r_tf_q_reg[addr][63]_0 ;
  output status_cnt_n;
  output write_pointer_q0;
  output write_pointer_n06_out;
  output [2:0]\w_tf_q_reg[addr][1]_0 ;
  output [2:0]\r_tf_q_reg[addr][1]_0 ;
  output \w_req[w_dp_req][is_single] ;
  output [63:0]p_0_in;
  output [7:0]\w_tf_q_reg[addr][7]_0 ;
  output [7:0]\w_tf_q_reg[addr][11]_0 ;
  output [7:0]\w_tf_q_reg[addr][23]_0 ;
  output [7:0]\w_tf_q_reg[addr][31]_0 ;
  output [7:0]\w_tf_q_reg[addr][39]_0 ;
  output [7:0]\w_tf_q_reg[addr][47]_0 ;
  output [7:0]\w_tf_q_reg[addr][55]_0 ;
  output [7:0]\w_tf_q_reg[addr][63]_0 ;
  output [7:0]\r_tf_q_reg[addr][7]_0 ;
  output [7:0]\r_tf_q_reg[addr][11]_0 ;
  output [7:0]\r_tf_q_reg[addr][23]_0 ;
  output [7:0]\r_tf_q_reg[addr][31]_0 ;
  output [7:0]\r_tf_q_reg[addr][39]_0 ;
  output [7:0]\r_tf_q_reg[addr][47]_0 ;
  output [7:0]\r_tf_q_reg[addr][55]_0 ;
  output [7:0]\r_tf_q_reg[addr][63]_1 ;
  output [7:0]O;
  output [7:0]\r_tf_q_reg[length][15]_0 ;
  output [7:0]\r_tf_q_reg[length][23]_0 ;
  output [7:0]\r_tf_q_reg[length][31]_0 ;
  output [7:0]\r_tf_q_reg[length][39]_0 ;
  output [7:0]\r_tf_q_reg[length][47]_0 ;
  output [7:0]\r_tf_q_reg[length][55]_0 ;
  output [7:0]\r_tf_q_reg[length][62]_0 ;
  output [2:0]\opt_tf_q_reg[shift][2]_0 ;
  input [0:0]E;
  input \burst_req[opt][beo][decouple_rw] ;
  input clk;
  input \opt_tf_q_reg[shift][0]_0 ;
  input [0:0]\burst_req[opt][src][burst] ;
  input \burst_req[opt][beo][src_reduce_len] ;
  input empty;
  input \w_tf_q_reg[addr][0]_0 ;
  input \w_tf_q_reg[addr][0]_1 ;
  input [0:0]\w_tf_q_reg[addr][0]_2 ;
  input \write_pointer_q_reg[0] ;
  input \write_pointer_q_reg[0]_0 ;
  input read_pointer_q0;
  input [63:0]\w_tf_q_reg[length][63]_0 ;
  input [63:0]\w_tf_q_reg[addr][63]_1 ;
  input [63:0]\r_tf_q_reg[addr][63]_2 ;
  input [63:0]\r_tf_q_reg[length][63]_0 ;
  input [2:0]\opt_tf_q_reg[shift][2]_1 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]O;
  wire [63:0]Q;
  wire \burst_req[opt][beo][decouple_rw] ;
  wire \burst_req[opt][beo][src_reduce_len] ;
  wire [0:0]\burst_req[opt][src][burst] ;
  wire c_num_bytes_to_pb1;
  wire c_num_bytes_to_pb1_carry_i_10_n_0;
  wire c_num_bytes_to_pb1_carry_i_11_n_0;
  wire c_num_bytes_to_pb1_carry_i_12_n_0;
  wire c_num_bytes_to_pb1_carry_i_13_n_6;
  wire c_num_bytes_to_pb1_carry_i_13_n_7;
  wire c_num_bytes_to_pb1_carry_i_14_n_6;
  wire c_num_bytes_to_pb1_carry_i_14_n_7;
  wire c_num_bytes_to_pb1_carry_i_15_n_0;
  wire c_num_bytes_to_pb1_carry_i_15_n_1;
  wire c_num_bytes_to_pb1_carry_i_15_n_2;
  wire c_num_bytes_to_pb1_carry_i_15_n_3;
  wire c_num_bytes_to_pb1_carry_i_15_n_4;
  wire c_num_bytes_to_pb1_carry_i_15_n_5;
  wire c_num_bytes_to_pb1_carry_i_15_n_6;
  wire c_num_bytes_to_pb1_carry_i_15_n_7;
  wire c_num_bytes_to_pb1_carry_i_16_n_0;
  wire c_num_bytes_to_pb1_carry_i_16_n_1;
  wire c_num_bytes_to_pb1_carry_i_16_n_2;
  wire c_num_bytes_to_pb1_carry_i_16_n_3;
  wire c_num_bytes_to_pb1_carry_i_16_n_4;
  wire c_num_bytes_to_pb1_carry_i_16_n_5;
  wire c_num_bytes_to_pb1_carry_i_16_n_6;
  wire c_num_bytes_to_pb1_carry_i_16_n_7;
  wire c_num_bytes_to_pb1_carry_i_17_n_0;
  wire c_num_bytes_to_pb1_carry_i_18_n_0;
  wire c_num_bytes_to_pb1_carry_i_19_n_0;
  wire c_num_bytes_to_pb1_carry_i_1_n_0;
  wire c_num_bytes_to_pb1_carry_i_20_n_0;
  wire c_num_bytes_to_pb1_carry_i_21_n_0;
  wire c_num_bytes_to_pb1_carry_i_22_n_0;
  wire c_num_bytes_to_pb1_carry_i_23_n_0;
  wire c_num_bytes_to_pb1_carry_i_24_n_0;
  wire c_num_bytes_to_pb1_carry_i_25_n_0;
  wire c_num_bytes_to_pb1_carry_i_26_n_0;
  wire c_num_bytes_to_pb1_carry_i_27_n_0;
  wire c_num_bytes_to_pb1_carry_i_28_n_0;
  wire c_num_bytes_to_pb1_carry_i_29_n_0;
  wire c_num_bytes_to_pb1_carry_i_2_n_0;
  wire c_num_bytes_to_pb1_carry_i_30_n_0;
  wire c_num_bytes_to_pb1_carry_i_31_n_0;
  wire c_num_bytes_to_pb1_carry_i_32_n_0;
  wire c_num_bytes_to_pb1_carry_i_33_n_0;
  wire c_num_bytes_to_pb1_carry_i_34_n_0;
  wire c_num_bytes_to_pb1_carry_i_35_n_0;
  wire c_num_bytes_to_pb1_carry_i_36_n_0;
  wire c_num_bytes_to_pb1_carry_i_37_n_0;
  wire c_num_bytes_to_pb1_carry_i_38_n_0;
  wire c_num_bytes_to_pb1_carry_i_3_n_0;
  wire c_num_bytes_to_pb1_carry_i_4_n_0;
  wire c_num_bytes_to_pb1_carry_i_5_n_0;
  wire c_num_bytes_to_pb1_carry_i_6_n_0;
  wire c_num_bytes_to_pb1_carry_i_7_n_0;
  wire c_num_bytes_to_pb1_carry_i_8_n_0;
  wire c_num_bytes_to_pb1_carry_i_9_n_0;
  wire c_num_bytes_to_pb1_carry_n_3;
  wire c_num_bytes_to_pb1_carry_n_4;
  wire c_num_bytes_to_pb1_carry_n_5;
  wire c_num_bytes_to_pb1_carry_n_6;
  wire c_num_bytes_to_pb1_carry_n_7;
  wire clk;
  wire empty;
  wire \mem_q[0][is_single]_i_2_n_0 ;
  wire \mem_q[0][tailer][1]_i_2__0_n_0 ;
  wire \mem_q[0][tailer][1]_i_2_n_0 ;
  wire \mem_q[0][tailer][2]_i_2__0_n_0 ;
  wire \mem_q[0][tailer][2]_i_2_n_0 ;
  wire \opt_tf_q_reg[decouple_rw]_0 ;
  wire [7:0]\opt_tf_q_reg[decouple_rw]_1 ;
  wire \opt_tf_q_reg[shift][0]_0 ;
  wire [2:0]\opt_tf_q_reg[shift][2]_0 ;
  wire [2:0]\opt_tf_q_reg[shift][2]_1 ;
  wire \opt_tf_q_reg[src_reduce_len]__0 ;
  wire [63:0]p_0_in;
  wire [0:0]p_0_in__0;
  wire r_done1_carry__0_i_10_n_0;
  wire r_done1_carry__0_i_11_n_0;
  wire r_done1_carry__0_i_12_n_0;
  wire r_done1_carry__0_i_13_n_0;
  wire r_done1_carry__0_i_14_n_0;
  wire r_done1_carry__0_i_15_n_0;
  wire r_done1_carry__0_i_16_n_0;
  wire r_done1_carry__0_i_1_n_0;
  wire r_done1_carry__0_i_2_n_0;
  wire r_done1_carry__0_i_3_n_0;
  wire r_done1_carry__0_i_4_n_0;
  wire r_done1_carry__0_i_5_n_0;
  wire r_done1_carry__0_i_6_n_0;
  wire r_done1_carry__0_i_7_n_0;
  wire r_done1_carry__0_i_8_n_0;
  wire r_done1_carry__0_i_9_n_0;
  wire r_done1_carry__0_n_0;
  wire r_done1_carry__0_n_1;
  wire r_done1_carry__0_n_2;
  wire r_done1_carry__0_n_3;
  wire r_done1_carry__0_n_4;
  wire r_done1_carry__0_n_5;
  wire r_done1_carry__0_n_6;
  wire r_done1_carry__0_n_7;
  wire r_done1_carry__1_i_10_n_0;
  wire r_done1_carry__1_i_11_n_0;
  wire r_done1_carry__1_i_12_n_0;
  wire r_done1_carry__1_i_13_n_0;
  wire r_done1_carry__1_i_14_n_0;
  wire r_done1_carry__1_i_15_n_0;
  wire r_done1_carry__1_i_16_n_0;
  wire r_done1_carry__1_i_1_n_0;
  wire r_done1_carry__1_i_2_n_0;
  wire r_done1_carry__1_i_3_n_0;
  wire r_done1_carry__1_i_4_n_0;
  wire r_done1_carry__1_i_5_n_0;
  wire r_done1_carry__1_i_6_n_0;
  wire r_done1_carry__1_i_7_n_0;
  wire r_done1_carry__1_i_8_n_0;
  wire r_done1_carry__1_i_9_n_0;
  wire r_done1_carry__1_n_0;
  wire r_done1_carry__1_n_1;
  wire r_done1_carry__1_n_2;
  wire r_done1_carry__1_n_3;
  wire r_done1_carry__1_n_4;
  wire r_done1_carry__1_n_5;
  wire r_done1_carry__1_n_6;
  wire r_done1_carry__1_n_7;
  wire r_done1_carry__2_i_10_n_0;
  wire r_done1_carry__2_i_11_n_0;
  wire r_done1_carry__2_i_12_n_0;
  wire r_done1_carry__2_i_13_n_0;
  wire r_done1_carry__2_i_14_n_0;
  wire r_done1_carry__2_i_15_n_0;
  wire r_done1_carry__2_i_16_n_0;
  wire r_done1_carry__2_i_1_n_0;
  wire r_done1_carry__2_i_2_n_0;
  wire r_done1_carry__2_i_3_n_0;
  wire r_done1_carry__2_i_4_n_0;
  wire r_done1_carry__2_i_5_n_0;
  wire r_done1_carry__2_i_6_n_0;
  wire r_done1_carry__2_i_7_n_0;
  wire r_done1_carry__2_i_8_n_0;
  wire r_done1_carry__2_i_9_n_0;
  wire r_done1_carry__2_n_0;
  wire r_done1_carry__2_n_1;
  wire r_done1_carry__2_n_2;
  wire r_done1_carry__2_n_3;
  wire r_done1_carry__2_n_4;
  wire r_done1_carry__2_n_5;
  wire r_done1_carry__2_n_6;
  wire r_done1_carry__2_n_7;
  wire r_done1_carry_i_10_n_0;
  wire r_done1_carry_i_11_n_0;
  wire r_done1_carry_i_12_n_0;
  wire r_done1_carry_i_13_n_0;
  wire r_done1_carry_i_14_n_0;
  wire r_done1_carry_i_15_n_0;
  wire r_done1_carry_i_16_n_0;
  wire r_done1_carry_i_17_n_0;
  wire r_done1_carry_i_18_n_0;
  wire r_done1_carry_i_19_n_0;
  wire r_done1_carry_i_1_n_0;
  wire r_done1_carry_i_20_n_0;
  wire r_done1_carry_i_21_n_0;
  wire r_done1_carry_i_22_n_0;
  wire r_done1_carry_i_23_n_0;
  wire r_done1_carry_i_24_n_0;
  wire r_done1_carry_i_25_n_0;
  wire r_done1_carry_i_26_n_0;
  wire r_done1_carry_i_27_n_0;
  wire r_done1_carry_i_28_n_0;
  wire r_done1_carry_i_29_n_0;
  wire r_done1_carry_i_2_n_0;
  wire r_done1_carry_i_30_n_0;
  wire r_done1_carry_i_31_n_0;
  wire r_done1_carry_i_32_n_0;
  wire r_done1_carry_i_33_n_0;
  wire r_done1_carry_i_3_n_0;
  wire r_done1_carry_i_4_n_0;
  wire r_done1_carry_i_5_n_0;
  wire r_done1_carry_i_6_n_0;
  wire r_done1_carry_i_7_n_0;
  wire r_done1_carry_i_8_n_0;
  wire r_done1_carry_i_9_n_0;
  wire r_done1_carry_n_0;
  wire r_done1_carry_n_1;
  wire r_done1_carry_n_2;
  wire r_done1_carry_n_3;
  wire r_done1_carry_n_4;
  wire r_done1_carry_n_5;
  wire r_done1_carry_n_6;
  wire r_done1_carry_n_7;
  wire [0:0]r_num_bytes;
  wire [11:1]r_num_bytes_to_pb;
  wire [0:0]\r_req[ar_req][burst] ;
  wire \r_req_o[ar_req][len]0_carry__0_i_1_n_0 ;
  wire \r_req_o[ar_req][len]0_carry__0_i_2_n_0 ;
  wire \r_req_o[ar_req][len]0_carry__0_i_3_n_0 ;
  wire \r_req_o[ar_req][len]0_carry__0_i_4_n_0 ;
  wire \r_req_o[ar_req][len]0_carry__0_i_5_n_0 ;
  wire \r_req_o[ar_req][len]0_carry__0_n_6 ;
  wire \r_req_o[ar_req][len]0_carry__0_n_7 ;
  wire \r_req_o[ar_req][len]0_carry_i_10_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_11_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_12_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_13_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_14_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_15_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_16_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_1_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_2_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_3_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_4_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_5_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_6_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_7_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_8_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_i_9_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_n_0 ;
  wire \r_req_o[ar_req][len]0_carry_n_1 ;
  wire \r_req_o[ar_req][len]0_carry_n_2 ;
  wire \r_req_o[ar_req][len]0_carry_n_3 ;
  wire \r_req_o[ar_req][len]0_carry_n_4 ;
  wire \r_req_o[ar_req][len]0_carry_n_5 ;
  wire \r_req_o[ar_req][len]0_carry_n_6 ;
  wire \r_req_o[ar_req][len]0_carry_n_7 ;
  wire \r_tf_q[addr][15]_i_5_n_0 ;
  wire \r_tf_q[addr][15]_i_6_n_0 ;
  wire \r_tf_q[addr][15]_i_7_n_0 ;
  wire \r_tf_q[addr][15]_i_8_n_0 ;
  wire \r_tf_q[addr][63]_i_1_n_0 ;
  wire \r_tf_q[addr][7]_i_10_n_0 ;
  wire \r_tf_q[addr][7]_i_11_n_0 ;
  wire \r_tf_q[addr][7]_i_12_n_0 ;
  wire \r_tf_q[addr][7]_i_5_n_0 ;
  wire \r_tf_q[addr][7]_i_6_n_0 ;
  wire \r_tf_q[addr][7]_i_7_n_0 ;
  wire \r_tf_q[addr][7]_i_8_n_0 ;
  wire \r_tf_q[addr][7]_i_9_n_0 ;
  wire \r_tf_q[length][15]_i_10_n_0 ;
  wire \r_tf_q[length][15]_i_3_n_0 ;
  wire \r_tf_q[length][15]_i_4_n_0 ;
  wire \r_tf_q[length][15]_i_5_n_0 ;
  wire \r_tf_q[length][15]_i_6_n_0 ;
  wire \r_tf_q[length][15]_i_7_n_0 ;
  wire \r_tf_q[length][15]_i_8_n_0 ;
  wire \r_tf_q[length][15]_i_9_n_0 ;
  wire \r_tf_q[length][23]_i_10_n_0 ;
  wire \r_tf_q[length][23]_i_3_n_0 ;
  wire \r_tf_q[length][23]_i_4_n_0 ;
  wire \r_tf_q[length][23]_i_5_n_0 ;
  wire \r_tf_q[length][23]_i_6_n_0 ;
  wire \r_tf_q[length][23]_i_7_n_0 ;
  wire \r_tf_q[length][23]_i_8_n_0 ;
  wire \r_tf_q[length][23]_i_9_n_0 ;
  wire \r_tf_q[length][31]_i_10_n_0 ;
  wire \r_tf_q[length][31]_i_3_n_0 ;
  wire \r_tf_q[length][31]_i_4_n_0 ;
  wire \r_tf_q[length][31]_i_5_n_0 ;
  wire \r_tf_q[length][31]_i_6_n_0 ;
  wire \r_tf_q[length][31]_i_7_n_0 ;
  wire \r_tf_q[length][31]_i_8_n_0 ;
  wire \r_tf_q[length][31]_i_9_n_0 ;
  wire \r_tf_q[length][39]_i_10_n_0 ;
  wire \r_tf_q[length][39]_i_3_n_0 ;
  wire \r_tf_q[length][39]_i_4_n_0 ;
  wire \r_tf_q[length][39]_i_5_n_0 ;
  wire \r_tf_q[length][39]_i_6_n_0 ;
  wire \r_tf_q[length][39]_i_7_n_0 ;
  wire \r_tf_q[length][39]_i_8_n_0 ;
  wire \r_tf_q[length][39]_i_9_n_0 ;
  wire \r_tf_q[length][47]_i_10_n_0 ;
  wire \r_tf_q[length][47]_i_3_n_0 ;
  wire \r_tf_q[length][47]_i_4_n_0 ;
  wire \r_tf_q[length][47]_i_5_n_0 ;
  wire \r_tf_q[length][47]_i_6_n_0 ;
  wire \r_tf_q[length][47]_i_7_n_0 ;
  wire \r_tf_q[length][47]_i_8_n_0 ;
  wire \r_tf_q[length][47]_i_9_n_0 ;
  wire \r_tf_q[length][55]_i_10_n_0 ;
  wire \r_tf_q[length][55]_i_3_n_0 ;
  wire \r_tf_q[length][55]_i_4_n_0 ;
  wire \r_tf_q[length][55]_i_5_n_0 ;
  wire \r_tf_q[length][55]_i_6_n_0 ;
  wire \r_tf_q[length][55]_i_7_n_0 ;
  wire \r_tf_q[length][55]_i_8_n_0 ;
  wire \r_tf_q[length][55]_i_9_n_0 ;
  wire \r_tf_q[length][63]_i_10_n_0 ;
  wire \r_tf_q[length][63]_i_3_n_0 ;
  wire \r_tf_q[length][63]_i_4_n_0 ;
  wire \r_tf_q[length][63]_i_5_n_0 ;
  wire \r_tf_q[length][63]_i_6_n_0 ;
  wire \r_tf_q[length][63]_i_7_n_0 ;
  wire \r_tf_q[length][63]_i_8_n_0 ;
  wire \r_tf_q[length][63]_i_9_n_0 ;
  wire \r_tf_q[length][7]_i_10_n_0 ;
  wire \r_tf_q[length][7]_i_3_n_0 ;
  wire \r_tf_q[length][7]_i_4_n_0 ;
  wire \r_tf_q[length][7]_i_5_n_0 ;
  wire \r_tf_q[length][7]_i_6_n_0 ;
  wire \r_tf_q[length][7]_i_7_n_0 ;
  wire \r_tf_q[length][7]_i_8_n_0 ;
  wire \r_tf_q[length][7]_i_9_n_0 ;
  wire \r_tf_q[valid]_i_1_n_0 ;
  wire [7:0]\r_tf_q_reg[addr][11]_0 ;
  wire \r_tf_q_reg[addr][15]_i_4_n_0 ;
  wire \r_tf_q_reg[addr][15]_i_4_n_1 ;
  wire \r_tf_q_reg[addr][15]_i_4_n_2 ;
  wire \r_tf_q_reg[addr][15]_i_4_n_3 ;
  wire \r_tf_q_reg[addr][15]_i_4_n_4 ;
  wire \r_tf_q_reg[addr][15]_i_4_n_5 ;
  wire \r_tf_q_reg[addr][15]_i_4_n_6 ;
  wire \r_tf_q_reg[addr][15]_i_4_n_7 ;
  wire [2:0]\r_tf_q_reg[addr][1]_0 ;
  wire [7:0]\r_tf_q_reg[addr][23]_0 ;
  wire \r_tf_q_reg[addr][23]_i_4_n_0 ;
  wire \r_tf_q_reg[addr][23]_i_4_n_1 ;
  wire \r_tf_q_reg[addr][23]_i_4_n_2 ;
  wire \r_tf_q_reg[addr][23]_i_4_n_3 ;
  wire \r_tf_q_reg[addr][23]_i_4_n_4 ;
  wire \r_tf_q_reg[addr][23]_i_4_n_5 ;
  wire \r_tf_q_reg[addr][23]_i_4_n_6 ;
  wire \r_tf_q_reg[addr][23]_i_4_n_7 ;
  wire [7:0]\r_tf_q_reg[addr][31]_0 ;
  wire \r_tf_q_reg[addr][31]_i_4_n_0 ;
  wire \r_tf_q_reg[addr][31]_i_4_n_1 ;
  wire \r_tf_q_reg[addr][31]_i_4_n_2 ;
  wire \r_tf_q_reg[addr][31]_i_4_n_3 ;
  wire \r_tf_q_reg[addr][31]_i_4_n_4 ;
  wire \r_tf_q_reg[addr][31]_i_4_n_5 ;
  wire \r_tf_q_reg[addr][31]_i_4_n_6 ;
  wire \r_tf_q_reg[addr][31]_i_4_n_7 ;
  wire [7:0]\r_tf_q_reg[addr][39]_0 ;
  wire \r_tf_q_reg[addr][39]_i_4_n_0 ;
  wire \r_tf_q_reg[addr][39]_i_4_n_1 ;
  wire \r_tf_q_reg[addr][39]_i_4_n_2 ;
  wire \r_tf_q_reg[addr][39]_i_4_n_3 ;
  wire \r_tf_q_reg[addr][39]_i_4_n_4 ;
  wire \r_tf_q_reg[addr][39]_i_4_n_5 ;
  wire \r_tf_q_reg[addr][39]_i_4_n_6 ;
  wire \r_tf_q_reg[addr][39]_i_4_n_7 ;
  wire [7:0]\r_tf_q_reg[addr][47]_0 ;
  wire \r_tf_q_reg[addr][47]_i_4_n_0 ;
  wire \r_tf_q_reg[addr][47]_i_4_n_1 ;
  wire \r_tf_q_reg[addr][47]_i_4_n_2 ;
  wire \r_tf_q_reg[addr][47]_i_4_n_3 ;
  wire \r_tf_q_reg[addr][47]_i_4_n_4 ;
  wire \r_tf_q_reg[addr][47]_i_4_n_5 ;
  wire \r_tf_q_reg[addr][47]_i_4_n_6 ;
  wire \r_tf_q_reg[addr][47]_i_4_n_7 ;
  wire [7:0]\r_tf_q_reg[addr][55]_0 ;
  wire \r_tf_q_reg[addr][55]_i_4_n_0 ;
  wire \r_tf_q_reg[addr][55]_i_4_n_1 ;
  wire \r_tf_q_reg[addr][55]_i_4_n_2 ;
  wire \r_tf_q_reg[addr][55]_i_4_n_3 ;
  wire \r_tf_q_reg[addr][55]_i_4_n_4 ;
  wire \r_tf_q_reg[addr][55]_i_4_n_5 ;
  wire \r_tf_q_reg[addr][55]_i_4_n_6 ;
  wire \r_tf_q_reg[addr][55]_i_4_n_7 ;
  wire [63:0]\r_tf_q_reg[addr][63]_0 ;
  wire [7:0]\r_tf_q_reg[addr][63]_1 ;
  wire [63:0]\r_tf_q_reg[addr][63]_2 ;
  wire \r_tf_q_reg[addr][63]_i_5_n_1 ;
  wire \r_tf_q_reg[addr][63]_i_5_n_2 ;
  wire \r_tf_q_reg[addr][63]_i_5_n_3 ;
  wire \r_tf_q_reg[addr][63]_i_5_n_4 ;
  wire \r_tf_q_reg[addr][63]_i_5_n_5 ;
  wire \r_tf_q_reg[addr][63]_i_5_n_6 ;
  wire \r_tf_q_reg[addr][63]_i_5_n_7 ;
  wire [7:0]\r_tf_q_reg[addr][7]_0 ;
  wire \r_tf_q_reg[addr][7]_i_4_n_0 ;
  wire \r_tf_q_reg[addr][7]_i_4_n_1 ;
  wire \r_tf_q_reg[addr][7]_i_4_n_2 ;
  wire \r_tf_q_reg[addr][7]_i_4_n_3 ;
  wire \r_tf_q_reg[addr][7]_i_4_n_4 ;
  wire \r_tf_q_reg[addr][7]_i_4_n_5 ;
  wire \r_tf_q_reg[addr][7]_i_4_n_6 ;
  wire \r_tf_q_reg[addr][7]_i_4_n_7 ;
  wire [7:0]\r_tf_q_reg[length][15]_0 ;
  wire \r_tf_q_reg[length][15]_i_2_n_0 ;
  wire \r_tf_q_reg[length][15]_i_2_n_1 ;
  wire \r_tf_q_reg[length][15]_i_2_n_2 ;
  wire \r_tf_q_reg[length][15]_i_2_n_3 ;
  wire \r_tf_q_reg[length][15]_i_2_n_4 ;
  wire \r_tf_q_reg[length][15]_i_2_n_5 ;
  wire \r_tf_q_reg[length][15]_i_2_n_6 ;
  wire \r_tf_q_reg[length][15]_i_2_n_7 ;
  wire [7:0]\r_tf_q_reg[length][23]_0 ;
  wire \r_tf_q_reg[length][23]_i_2_n_0 ;
  wire \r_tf_q_reg[length][23]_i_2_n_1 ;
  wire \r_tf_q_reg[length][23]_i_2_n_2 ;
  wire \r_tf_q_reg[length][23]_i_2_n_3 ;
  wire \r_tf_q_reg[length][23]_i_2_n_4 ;
  wire \r_tf_q_reg[length][23]_i_2_n_5 ;
  wire \r_tf_q_reg[length][23]_i_2_n_6 ;
  wire \r_tf_q_reg[length][23]_i_2_n_7 ;
  wire [7:0]\r_tf_q_reg[length][31]_0 ;
  wire \r_tf_q_reg[length][31]_i_2_n_0 ;
  wire \r_tf_q_reg[length][31]_i_2_n_1 ;
  wire \r_tf_q_reg[length][31]_i_2_n_2 ;
  wire \r_tf_q_reg[length][31]_i_2_n_3 ;
  wire \r_tf_q_reg[length][31]_i_2_n_4 ;
  wire \r_tf_q_reg[length][31]_i_2_n_5 ;
  wire \r_tf_q_reg[length][31]_i_2_n_6 ;
  wire \r_tf_q_reg[length][31]_i_2_n_7 ;
  wire [7:0]\r_tf_q_reg[length][39]_0 ;
  wire \r_tf_q_reg[length][39]_i_2_n_0 ;
  wire \r_tf_q_reg[length][39]_i_2_n_1 ;
  wire \r_tf_q_reg[length][39]_i_2_n_2 ;
  wire \r_tf_q_reg[length][39]_i_2_n_3 ;
  wire \r_tf_q_reg[length][39]_i_2_n_4 ;
  wire \r_tf_q_reg[length][39]_i_2_n_5 ;
  wire \r_tf_q_reg[length][39]_i_2_n_6 ;
  wire \r_tf_q_reg[length][39]_i_2_n_7 ;
  wire [7:0]\r_tf_q_reg[length][47]_0 ;
  wire \r_tf_q_reg[length][47]_i_2_n_0 ;
  wire \r_tf_q_reg[length][47]_i_2_n_1 ;
  wire \r_tf_q_reg[length][47]_i_2_n_2 ;
  wire \r_tf_q_reg[length][47]_i_2_n_3 ;
  wire \r_tf_q_reg[length][47]_i_2_n_4 ;
  wire \r_tf_q_reg[length][47]_i_2_n_5 ;
  wire \r_tf_q_reg[length][47]_i_2_n_6 ;
  wire \r_tf_q_reg[length][47]_i_2_n_7 ;
  wire [7:0]\r_tf_q_reg[length][55]_0 ;
  wire \r_tf_q_reg[length][55]_i_2_n_0 ;
  wire \r_tf_q_reg[length][55]_i_2_n_1 ;
  wire \r_tf_q_reg[length][55]_i_2_n_2 ;
  wire \r_tf_q_reg[length][55]_i_2_n_3 ;
  wire \r_tf_q_reg[length][55]_i_2_n_4 ;
  wire \r_tf_q_reg[length][55]_i_2_n_5 ;
  wire \r_tf_q_reg[length][55]_i_2_n_6 ;
  wire \r_tf_q_reg[length][55]_i_2_n_7 ;
  wire [7:0]\r_tf_q_reg[length][62]_0 ;
  wire [63:0]\r_tf_q_reg[length][63]_0 ;
  wire \r_tf_q_reg[length][63]_i_2_n_1 ;
  wire \r_tf_q_reg[length][63]_i_2_n_2 ;
  wire \r_tf_q_reg[length][63]_i_2_n_3 ;
  wire \r_tf_q_reg[length][63]_i_2_n_4 ;
  wire \r_tf_q_reg[length][63]_i_2_n_5 ;
  wire \r_tf_q_reg[length][63]_i_2_n_6 ;
  wire \r_tf_q_reg[length][63]_i_2_n_7 ;
  wire \r_tf_q_reg[length][7]_i_2_n_0 ;
  wire \r_tf_q_reg[length][7]_i_2_n_1 ;
  wire \r_tf_q_reg[length][7]_i_2_n_2 ;
  wire \r_tf_q_reg[length][7]_i_2_n_3 ;
  wire \r_tf_q_reg[length][7]_i_2_n_4 ;
  wire \r_tf_q_reg[length][7]_i_2_n_5 ;
  wire \r_tf_q_reg[length][7]_i_2_n_6 ;
  wire \r_tf_q_reg[length][7]_i_2_n_7 ;
  wire \r_tf_q_reg[length_n_0_][0] ;
  wire \r_tf_q_reg[length_n_0_][10] ;
  wire \r_tf_q_reg[length_n_0_][11] ;
  wire \r_tf_q_reg[length_n_0_][12] ;
  wire \r_tf_q_reg[length_n_0_][13] ;
  wire \r_tf_q_reg[length_n_0_][14] ;
  wire \r_tf_q_reg[length_n_0_][15] ;
  wire \r_tf_q_reg[length_n_0_][16] ;
  wire \r_tf_q_reg[length_n_0_][17] ;
  wire \r_tf_q_reg[length_n_0_][18] ;
  wire \r_tf_q_reg[length_n_0_][19] ;
  wire \r_tf_q_reg[length_n_0_][1] ;
  wire \r_tf_q_reg[length_n_0_][20] ;
  wire \r_tf_q_reg[length_n_0_][21] ;
  wire \r_tf_q_reg[length_n_0_][22] ;
  wire \r_tf_q_reg[length_n_0_][23] ;
  wire \r_tf_q_reg[length_n_0_][24] ;
  wire \r_tf_q_reg[length_n_0_][25] ;
  wire \r_tf_q_reg[length_n_0_][26] ;
  wire \r_tf_q_reg[length_n_0_][27] ;
  wire \r_tf_q_reg[length_n_0_][28] ;
  wire \r_tf_q_reg[length_n_0_][29] ;
  wire \r_tf_q_reg[length_n_0_][2] ;
  wire \r_tf_q_reg[length_n_0_][30] ;
  wire \r_tf_q_reg[length_n_0_][31] ;
  wire \r_tf_q_reg[length_n_0_][32] ;
  wire \r_tf_q_reg[length_n_0_][33] ;
  wire \r_tf_q_reg[length_n_0_][34] ;
  wire \r_tf_q_reg[length_n_0_][35] ;
  wire \r_tf_q_reg[length_n_0_][36] ;
  wire \r_tf_q_reg[length_n_0_][37] ;
  wire \r_tf_q_reg[length_n_0_][38] ;
  wire \r_tf_q_reg[length_n_0_][39] ;
  wire \r_tf_q_reg[length_n_0_][3] ;
  wire \r_tf_q_reg[length_n_0_][40] ;
  wire \r_tf_q_reg[length_n_0_][41] ;
  wire \r_tf_q_reg[length_n_0_][42] ;
  wire \r_tf_q_reg[length_n_0_][43] ;
  wire \r_tf_q_reg[length_n_0_][44] ;
  wire \r_tf_q_reg[length_n_0_][45] ;
  wire \r_tf_q_reg[length_n_0_][46] ;
  wire \r_tf_q_reg[length_n_0_][47] ;
  wire \r_tf_q_reg[length_n_0_][48] ;
  wire \r_tf_q_reg[length_n_0_][49] ;
  wire \r_tf_q_reg[length_n_0_][4] ;
  wire \r_tf_q_reg[length_n_0_][50] ;
  wire \r_tf_q_reg[length_n_0_][51] ;
  wire \r_tf_q_reg[length_n_0_][52] ;
  wire \r_tf_q_reg[length_n_0_][53] ;
  wire \r_tf_q_reg[length_n_0_][54] ;
  wire \r_tf_q_reg[length_n_0_][55] ;
  wire \r_tf_q_reg[length_n_0_][56] ;
  wire \r_tf_q_reg[length_n_0_][57] ;
  wire \r_tf_q_reg[length_n_0_][58] ;
  wire \r_tf_q_reg[length_n_0_][59] ;
  wire \r_tf_q_reg[length_n_0_][5] ;
  wire \r_tf_q_reg[length_n_0_][60] ;
  wire \r_tf_q_reg[length_n_0_][61] ;
  wire \r_tf_q_reg[length_n_0_][62] ;
  wire \r_tf_q_reg[length_n_0_][63] ;
  wire \r_tf_q_reg[length_n_0_][6] ;
  wire \r_tf_q_reg[length_n_0_][7] ;
  wire \r_tf_q_reg[length_n_0_][8] ;
  wire \r_tf_q_reg[length_n_0_][9] ;
  wire read_pointer_q0;
  wire status_cnt_n;
  wire \status_cnt_q_reg[2] ;
  wire w_done1_carry__0_i_10_n_0;
  wire w_done1_carry__0_i_11_n_0;
  wire w_done1_carry__0_i_12_n_0;
  wire w_done1_carry__0_i_13_n_0;
  wire w_done1_carry__0_i_14_n_0;
  wire w_done1_carry__0_i_15_n_0;
  wire w_done1_carry__0_i_16_n_0;
  wire w_done1_carry__0_i_1_n_0;
  wire w_done1_carry__0_i_2_n_0;
  wire w_done1_carry__0_i_3_n_0;
  wire w_done1_carry__0_i_4_n_0;
  wire w_done1_carry__0_i_5_n_0;
  wire w_done1_carry__0_i_6_n_0;
  wire w_done1_carry__0_i_7_n_0;
  wire w_done1_carry__0_i_8_n_0;
  wire w_done1_carry__0_i_9_n_0;
  wire w_done1_carry__0_n_0;
  wire w_done1_carry__0_n_1;
  wire w_done1_carry__0_n_2;
  wire w_done1_carry__0_n_3;
  wire w_done1_carry__0_n_4;
  wire w_done1_carry__0_n_5;
  wire w_done1_carry__0_n_6;
  wire w_done1_carry__0_n_7;
  wire w_done1_carry__1_i_10_n_0;
  wire w_done1_carry__1_i_11_n_0;
  wire w_done1_carry__1_i_12_n_0;
  wire w_done1_carry__1_i_13_n_0;
  wire w_done1_carry__1_i_14_n_0;
  wire w_done1_carry__1_i_15_n_0;
  wire w_done1_carry__1_i_16_n_0;
  wire w_done1_carry__1_i_1_n_0;
  wire w_done1_carry__1_i_2_n_0;
  wire w_done1_carry__1_i_3_n_0;
  wire w_done1_carry__1_i_4_n_0;
  wire w_done1_carry__1_i_5_n_0;
  wire w_done1_carry__1_i_6_n_0;
  wire w_done1_carry__1_i_7_n_0;
  wire w_done1_carry__1_i_8_n_0;
  wire w_done1_carry__1_i_9_n_0;
  wire w_done1_carry__1_n_0;
  wire w_done1_carry__1_n_1;
  wire w_done1_carry__1_n_2;
  wire w_done1_carry__1_n_3;
  wire w_done1_carry__1_n_4;
  wire w_done1_carry__1_n_5;
  wire w_done1_carry__1_n_6;
  wire w_done1_carry__1_n_7;
  wire w_done1_carry__2_i_10_n_0;
  wire w_done1_carry__2_i_11_n_0;
  wire w_done1_carry__2_i_12_n_0;
  wire w_done1_carry__2_i_13_n_0;
  wire w_done1_carry__2_i_14_n_0;
  wire w_done1_carry__2_i_15_n_0;
  wire w_done1_carry__2_i_16_n_0;
  wire w_done1_carry__2_i_1_n_0;
  wire w_done1_carry__2_i_2_n_0;
  wire w_done1_carry__2_i_3_n_0;
  wire w_done1_carry__2_i_4_n_0;
  wire w_done1_carry__2_i_5_n_0;
  wire w_done1_carry__2_i_6_n_0;
  wire w_done1_carry__2_i_7_n_0;
  wire w_done1_carry__2_i_8_n_0;
  wire w_done1_carry__2_i_9_n_0;
  wire w_done1_carry__2_n_1;
  wire w_done1_carry__2_n_2;
  wire w_done1_carry__2_n_3;
  wire w_done1_carry__2_n_4;
  wire w_done1_carry__2_n_5;
  wire w_done1_carry__2_n_6;
  wire w_done1_carry__2_n_7;
  wire w_done1_carry_i_10_n_0;
  wire w_done1_carry_i_11_n_0;
  wire w_done1_carry_i_12_n_0;
  wire w_done1_carry_i_13_n_0;
  wire w_done1_carry_i_14_n_0;
  wire w_done1_carry_i_15_n_0;
  wire w_done1_carry_i_16_n_0;
  wire w_done1_carry_i_17_n_0;
  wire w_done1_carry_i_18_n_0;
  wire w_done1_carry_i_19_n_0;
  wire w_done1_carry_i_1_n_0;
  wire w_done1_carry_i_20_n_0;
  wire w_done1_carry_i_21_n_0;
  wire w_done1_carry_i_22_n_0;
  wire w_done1_carry_i_23_n_0;
  wire w_done1_carry_i_24_n_0;
  wire w_done1_carry_i_25_n_0;
  wire w_done1_carry_i_26_n_0;
  wire w_done1_carry_i_27_n_0;
  wire w_done1_carry_i_28_n_0;
  wire w_done1_carry_i_29_n_0;
  wire w_done1_carry_i_2_n_0;
  wire w_done1_carry_i_30_n_0;
  wire w_done1_carry_i_31_n_0;
  wire w_done1_carry_i_32_n_0;
  wire w_done1_carry_i_33_n_0;
  wire w_done1_carry_i_3_n_0;
  wire w_done1_carry_i_4_n_0;
  wire w_done1_carry_i_5_n_0;
  wire w_done1_carry_i_6_n_0;
  wire w_done1_carry_i_7_n_0;
  wire w_done1_carry_i_8_n_0;
  wire w_done1_carry_i_9_n_0;
  wire w_done1_carry_n_0;
  wire w_done1_carry_n_1;
  wire w_done1_carry_n_2;
  wire w_done1_carry_n_3;
  wire w_done1_carry_n_4;
  wire w_done1_carry_n_5;
  wire w_done1_carry_n_6;
  wire w_done1_carry_n_7;
  wire [0:0]w_num_bytes;
  wire [11:1]w_num_bytes_to_pb;
  wire \w_req[w_dp_req][is_single] ;
  wire \w_req_o[aw_req][len]0_carry__0_i_1_n_0 ;
  wire \w_req_o[aw_req][len]0_carry__0_i_2_n_0 ;
  wire \w_req_o[aw_req][len]0_carry__0_i_3_n_0 ;
  wire \w_req_o[aw_req][len]0_carry__0_i_4_n_0 ;
  wire \w_req_o[aw_req][len]0_carry__0_i_5_n_0 ;
  wire \w_req_o[aw_req][len]0_carry__0_n_6 ;
  wire \w_req_o[aw_req][len]0_carry__0_n_7 ;
  wire \w_req_o[aw_req][len]0_carry_i_10_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_11_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_12_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_13_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_14_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_15_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_16_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_1_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_2_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_3_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_4_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_5_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_6_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_7_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_8_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_i_9_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_n_0 ;
  wire \w_req_o[aw_req][len]0_carry_n_1 ;
  wire \w_req_o[aw_req][len]0_carry_n_2 ;
  wire \w_req_o[aw_req][len]0_carry_n_3 ;
  wire \w_req_o[aw_req][len]0_carry_n_4 ;
  wire \w_req_o[aw_req][len]0_carry_n_5 ;
  wire \w_req_o[aw_req][len]0_carry_n_6 ;
  wire \w_req_o[aw_req][len]0_carry_n_7 ;
  wire \w_tf_q[addr][15]_i_5_n_0 ;
  wire \w_tf_q[addr][15]_i_6_n_0 ;
  wire \w_tf_q[addr][15]_i_7_n_0 ;
  wire \w_tf_q[addr][15]_i_8_n_0 ;
  wire \w_tf_q[addr][7]_i_10_n_0 ;
  wire \w_tf_q[addr][7]_i_11_n_0 ;
  wire \w_tf_q[addr][7]_i_12_n_0 ;
  wire \w_tf_q[addr][7]_i_5_n_0 ;
  wire \w_tf_q[addr][7]_i_6_n_0 ;
  wire \w_tf_q[addr][7]_i_7_n_0 ;
  wire \w_tf_q[addr][7]_i_8_n_0 ;
  wire \w_tf_q[addr][7]_i_9_n_0 ;
  wire \w_tf_q[length][15]_i_10_n_0 ;
  wire \w_tf_q[length][15]_i_11_n_0 ;
  wire \w_tf_q[length][15]_i_12_n_0 ;
  wire \w_tf_q[length][15]_i_13_n_0 ;
  wire \w_tf_q[length][15]_i_6_n_0 ;
  wire \w_tf_q[length][15]_i_7_n_0 ;
  wire \w_tf_q[length][15]_i_8_n_0 ;
  wire \w_tf_q[length][15]_i_9_n_0 ;
  wire \w_tf_q[length][23]_i_10_n_0 ;
  wire \w_tf_q[length][23]_i_11_n_0 ;
  wire \w_tf_q[length][23]_i_12_n_0 ;
  wire \w_tf_q[length][23]_i_13_n_0 ;
  wire \w_tf_q[length][23]_i_6_n_0 ;
  wire \w_tf_q[length][23]_i_7_n_0 ;
  wire \w_tf_q[length][23]_i_8_n_0 ;
  wire \w_tf_q[length][23]_i_9_n_0 ;
  wire \w_tf_q[length][31]_i_10_n_0 ;
  wire \w_tf_q[length][31]_i_11_n_0 ;
  wire \w_tf_q[length][31]_i_12_n_0 ;
  wire \w_tf_q[length][31]_i_13_n_0 ;
  wire \w_tf_q[length][31]_i_6_n_0 ;
  wire \w_tf_q[length][31]_i_7_n_0 ;
  wire \w_tf_q[length][31]_i_8_n_0 ;
  wire \w_tf_q[length][31]_i_9_n_0 ;
  wire \w_tf_q[length][39]_i_10_n_0 ;
  wire \w_tf_q[length][39]_i_11_n_0 ;
  wire \w_tf_q[length][39]_i_12_n_0 ;
  wire \w_tf_q[length][39]_i_13_n_0 ;
  wire \w_tf_q[length][39]_i_6_n_0 ;
  wire \w_tf_q[length][39]_i_7_n_0 ;
  wire \w_tf_q[length][39]_i_8_n_0 ;
  wire \w_tf_q[length][39]_i_9_n_0 ;
  wire \w_tf_q[length][47]_i_10_n_0 ;
  wire \w_tf_q[length][47]_i_11_n_0 ;
  wire \w_tf_q[length][47]_i_12_n_0 ;
  wire \w_tf_q[length][47]_i_13_n_0 ;
  wire \w_tf_q[length][47]_i_6_n_0 ;
  wire \w_tf_q[length][47]_i_7_n_0 ;
  wire \w_tf_q[length][47]_i_8_n_0 ;
  wire \w_tf_q[length][47]_i_9_n_0 ;
  wire \w_tf_q[length][55]_i_10_n_0 ;
  wire \w_tf_q[length][55]_i_11_n_0 ;
  wire \w_tf_q[length][55]_i_12_n_0 ;
  wire \w_tf_q[length][55]_i_13_n_0 ;
  wire \w_tf_q[length][55]_i_6_n_0 ;
  wire \w_tf_q[length][55]_i_7_n_0 ;
  wire \w_tf_q[length][55]_i_8_n_0 ;
  wire \w_tf_q[length][55]_i_9_n_0 ;
  wire \w_tf_q[length][63]_i_10_n_0 ;
  wire \w_tf_q[length][63]_i_11_n_0 ;
  wire \w_tf_q[length][63]_i_12_n_0 ;
  wire \w_tf_q[length][63]_i_13_n_0 ;
  wire \w_tf_q[length][63]_i_14_n_0 ;
  wire \w_tf_q[length][63]_i_15_n_0 ;
  wire \w_tf_q[length][63]_i_1_n_0 ;
  wire \w_tf_q[length][63]_i_8_n_0 ;
  wire \w_tf_q[length][63]_i_9_n_0 ;
  wire \w_tf_q[length][7]_i_10_n_0 ;
  wire \w_tf_q[length][7]_i_11_n_0 ;
  wire \w_tf_q[length][7]_i_12_n_0 ;
  wire \w_tf_q[length][7]_i_13_n_0 ;
  wire \w_tf_q[length][7]_i_6_n_0 ;
  wire \w_tf_q[length][7]_i_7_n_0 ;
  wire \w_tf_q[length][7]_i_8_n_0 ;
  wire \w_tf_q[length][7]_i_9_n_0 ;
  wire \w_tf_q[valid]_i_1_n_0 ;
  wire \w_tf_q_reg[addr][0]_0 ;
  wire \w_tf_q_reg[addr][0]_1 ;
  wire [0:0]\w_tf_q_reg[addr][0]_2 ;
  wire [7:0]\w_tf_q_reg[addr][11]_0 ;
  wire \w_tf_q_reg[addr][15]_i_4_n_0 ;
  wire \w_tf_q_reg[addr][15]_i_4_n_1 ;
  wire \w_tf_q_reg[addr][15]_i_4_n_2 ;
  wire \w_tf_q_reg[addr][15]_i_4_n_3 ;
  wire \w_tf_q_reg[addr][15]_i_4_n_4 ;
  wire \w_tf_q_reg[addr][15]_i_4_n_5 ;
  wire \w_tf_q_reg[addr][15]_i_4_n_6 ;
  wire \w_tf_q_reg[addr][15]_i_4_n_7 ;
  wire [2:0]\w_tf_q_reg[addr][1]_0 ;
  wire [7:0]\w_tf_q_reg[addr][23]_0 ;
  wire \w_tf_q_reg[addr][23]_i_4_n_0 ;
  wire \w_tf_q_reg[addr][23]_i_4_n_1 ;
  wire \w_tf_q_reg[addr][23]_i_4_n_2 ;
  wire \w_tf_q_reg[addr][23]_i_4_n_3 ;
  wire \w_tf_q_reg[addr][23]_i_4_n_4 ;
  wire \w_tf_q_reg[addr][23]_i_4_n_5 ;
  wire \w_tf_q_reg[addr][23]_i_4_n_6 ;
  wire \w_tf_q_reg[addr][23]_i_4_n_7 ;
  wire [7:0]\w_tf_q_reg[addr][31]_0 ;
  wire \w_tf_q_reg[addr][31]_i_4_n_0 ;
  wire \w_tf_q_reg[addr][31]_i_4_n_1 ;
  wire \w_tf_q_reg[addr][31]_i_4_n_2 ;
  wire \w_tf_q_reg[addr][31]_i_4_n_3 ;
  wire \w_tf_q_reg[addr][31]_i_4_n_4 ;
  wire \w_tf_q_reg[addr][31]_i_4_n_5 ;
  wire \w_tf_q_reg[addr][31]_i_4_n_6 ;
  wire \w_tf_q_reg[addr][31]_i_4_n_7 ;
  wire [7:0]\w_tf_q_reg[addr][39]_0 ;
  wire \w_tf_q_reg[addr][39]_i_4_n_0 ;
  wire \w_tf_q_reg[addr][39]_i_4_n_1 ;
  wire \w_tf_q_reg[addr][39]_i_4_n_2 ;
  wire \w_tf_q_reg[addr][39]_i_4_n_3 ;
  wire \w_tf_q_reg[addr][39]_i_4_n_4 ;
  wire \w_tf_q_reg[addr][39]_i_4_n_5 ;
  wire \w_tf_q_reg[addr][39]_i_4_n_6 ;
  wire \w_tf_q_reg[addr][39]_i_4_n_7 ;
  wire [7:0]\w_tf_q_reg[addr][47]_0 ;
  wire \w_tf_q_reg[addr][47]_i_4_n_0 ;
  wire \w_tf_q_reg[addr][47]_i_4_n_1 ;
  wire \w_tf_q_reg[addr][47]_i_4_n_2 ;
  wire \w_tf_q_reg[addr][47]_i_4_n_3 ;
  wire \w_tf_q_reg[addr][47]_i_4_n_4 ;
  wire \w_tf_q_reg[addr][47]_i_4_n_5 ;
  wire \w_tf_q_reg[addr][47]_i_4_n_6 ;
  wire \w_tf_q_reg[addr][47]_i_4_n_7 ;
  wire [7:0]\w_tf_q_reg[addr][55]_0 ;
  wire \w_tf_q_reg[addr][55]_i_4_n_0 ;
  wire \w_tf_q_reg[addr][55]_i_4_n_1 ;
  wire \w_tf_q_reg[addr][55]_i_4_n_2 ;
  wire \w_tf_q_reg[addr][55]_i_4_n_3 ;
  wire \w_tf_q_reg[addr][55]_i_4_n_4 ;
  wire \w_tf_q_reg[addr][55]_i_4_n_5 ;
  wire \w_tf_q_reg[addr][55]_i_4_n_6 ;
  wire \w_tf_q_reg[addr][55]_i_4_n_7 ;
  wire [7:0]\w_tf_q_reg[addr][63]_0 ;
  wire [63:0]\w_tf_q_reg[addr][63]_1 ;
  wire \w_tf_q_reg[addr][63]_i_4_n_1 ;
  wire \w_tf_q_reg[addr][63]_i_4_n_2 ;
  wire \w_tf_q_reg[addr][63]_i_4_n_3 ;
  wire \w_tf_q_reg[addr][63]_i_4_n_4 ;
  wire \w_tf_q_reg[addr][63]_i_4_n_5 ;
  wire \w_tf_q_reg[addr][63]_i_4_n_6 ;
  wire \w_tf_q_reg[addr][63]_i_4_n_7 ;
  wire [7:0]\w_tf_q_reg[addr][7]_0 ;
  wire \w_tf_q_reg[addr][7]_i_4_n_0 ;
  wire \w_tf_q_reg[addr][7]_i_4_n_1 ;
  wire \w_tf_q_reg[addr][7]_i_4_n_2 ;
  wire \w_tf_q_reg[addr][7]_i_4_n_3 ;
  wire \w_tf_q_reg[addr][7]_i_4_n_4 ;
  wire \w_tf_q_reg[addr][7]_i_4_n_5 ;
  wire \w_tf_q_reg[addr][7]_i_4_n_6 ;
  wire \w_tf_q_reg[addr][7]_i_4_n_7 ;
  wire \w_tf_q_reg[length][15]_i_3_n_0 ;
  wire \w_tf_q_reg[length][15]_i_3_n_1 ;
  wire \w_tf_q_reg[length][15]_i_3_n_2 ;
  wire \w_tf_q_reg[length][15]_i_3_n_3 ;
  wire \w_tf_q_reg[length][15]_i_3_n_4 ;
  wire \w_tf_q_reg[length][15]_i_3_n_5 ;
  wire \w_tf_q_reg[length][15]_i_3_n_6 ;
  wire \w_tf_q_reg[length][15]_i_3_n_7 ;
  wire \w_tf_q_reg[length][23]_i_3_n_0 ;
  wire \w_tf_q_reg[length][23]_i_3_n_1 ;
  wire \w_tf_q_reg[length][23]_i_3_n_2 ;
  wire \w_tf_q_reg[length][23]_i_3_n_3 ;
  wire \w_tf_q_reg[length][23]_i_3_n_4 ;
  wire \w_tf_q_reg[length][23]_i_3_n_5 ;
  wire \w_tf_q_reg[length][23]_i_3_n_6 ;
  wire \w_tf_q_reg[length][23]_i_3_n_7 ;
  wire \w_tf_q_reg[length][31]_i_3_n_0 ;
  wire \w_tf_q_reg[length][31]_i_3_n_1 ;
  wire \w_tf_q_reg[length][31]_i_3_n_2 ;
  wire \w_tf_q_reg[length][31]_i_3_n_3 ;
  wire \w_tf_q_reg[length][31]_i_3_n_4 ;
  wire \w_tf_q_reg[length][31]_i_3_n_5 ;
  wire \w_tf_q_reg[length][31]_i_3_n_6 ;
  wire \w_tf_q_reg[length][31]_i_3_n_7 ;
  wire \w_tf_q_reg[length][39]_i_3_n_0 ;
  wire \w_tf_q_reg[length][39]_i_3_n_1 ;
  wire \w_tf_q_reg[length][39]_i_3_n_2 ;
  wire \w_tf_q_reg[length][39]_i_3_n_3 ;
  wire \w_tf_q_reg[length][39]_i_3_n_4 ;
  wire \w_tf_q_reg[length][39]_i_3_n_5 ;
  wire \w_tf_q_reg[length][39]_i_3_n_6 ;
  wire \w_tf_q_reg[length][39]_i_3_n_7 ;
  wire \w_tf_q_reg[length][47]_i_3_n_0 ;
  wire \w_tf_q_reg[length][47]_i_3_n_1 ;
  wire \w_tf_q_reg[length][47]_i_3_n_2 ;
  wire \w_tf_q_reg[length][47]_i_3_n_3 ;
  wire \w_tf_q_reg[length][47]_i_3_n_4 ;
  wire \w_tf_q_reg[length][47]_i_3_n_5 ;
  wire \w_tf_q_reg[length][47]_i_3_n_6 ;
  wire \w_tf_q_reg[length][47]_i_3_n_7 ;
  wire \w_tf_q_reg[length][55]_i_3_n_0 ;
  wire \w_tf_q_reg[length][55]_i_3_n_1 ;
  wire \w_tf_q_reg[length][55]_i_3_n_2 ;
  wire \w_tf_q_reg[length][55]_i_3_n_3 ;
  wire \w_tf_q_reg[length][55]_i_3_n_4 ;
  wire \w_tf_q_reg[length][55]_i_3_n_5 ;
  wire \w_tf_q_reg[length][55]_i_3_n_6 ;
  wire \w_tf_q_reg[length][55]_i_3_n_7 ;
  wire [63:0]\w_tf_q_reg[length][63]_0 ;
  wire \w_tf_q_reg[length][63]_i_5_n_1 ;
  wire \w_tf_q_reg[length][63]_i_5_n_2 ;
  wire \w_tf_q_reg[length][63]_i_5_n_3 ;
  wire \w_tf_q_reg[length][63]_i_5_n_4 ;
  wire \w_tf_q_reg[length][63]_i_5_n_5 ;
  wire \w_tf_q_reg[length][63]_i_5_n_6 ;
  wire \w_tf_q_reg[length][63]_i_5_n_7 ;
  wire \w_tf_q_reg[length][7]_i_3_n_0 ;
  wire \w_tf_q_reg[length][7]_i_3_n_1 ;
  wire \w_tf_q_reg[length][7]_i_3_n_2 ;
  wire \w_tf_q_reg[length][7]_i_3_n_3 ;
  wire \w_tf_q_reg[length][7]_i_3_n_4 ;
  wire \w_tf_q_reg[length][7]_i_3_n_5 ;
  wire \w_tf_q_reg[length][7]_i_3_n_6 ;
  wire \w_tf_q_reg[length][7]_i_3_n_7 ;
  wire \w_tf_q_reg[length_n_0_][0] ;
  wire \w_tf_q_reg[length_n_0_][10] ;
  wire \w_tf_q_reg[length_n_0_][11] ;
  wire \w_tf_q_reg[length_n_0_][12] ;
  wire \w_tf_q_reg[length_n_0_][13] ;
  wire \w_tf_q_reg[length_n_0_][14] ;
  wire \w_tf_q_reg[length_n_0_][15] ;
  wire \w_tf_q_reg[length_n_0_][16] ;
  wire \w_tf_q_reg[length_n_0_][17] ;
  wire \w_tf_q_reg[length_n_0_][18] ;
  wire \w_tf_q_reg[length_n_0_][19] ;
  wire \w_tf_q_reg[length_n_0_][1] ;
  wire \w_tf_q_reg[length_n_0_][20] ;
  wire \w_tf_q_reg[length_n_0_][21] ;
  wire \w_tf_q_reg[length_n_0_][22] ;
  wire \w_tf_q_reg[length_n_0_][23] ;
  wire \w_tf_q_reg[length_n_0_][24] ;
  wire \w_tf_q_reg[length_n_0_][25] ;
  wire \w_tf_q_reg[length_n_0_][26] ;
  wire \w_tf_q_reg[length_n_0_][27] ;
  wire \w_tf_q_reg[length_n_0_][28] ;
  wire \w_tf_q_reg[length_n_0_][29] ;
  wire \w_tf_q_reg[length_n_0_][2] ;
  wire \w_tf_q_reg[length_n_0_][30] ;
  wire \w_tf_q_reg[length_n_0_][31] ;
  wire \w_tf_q_reg[length_n_0_][32] ;
  wire \w_tf_q_reg[length_n_0_][33] ;
  wire \w_tf_q_reg[length_n_0_][34] ;
  wire \w_tf_q_reg[length_n_0_][35] ;
  wire \w_tf_q_reg[length_n_0_][36] ;
  wire \w_tf_q_reg[length_n_0_][37] ;
  wire \w_tf_q_reg[length_n_0_][38] ;
  wire \w_tf_q_reg[length_n_0_][39] ;
  wire \w_tf_q_reg[length_n_0_][3] ;
  wire \w_tf_q_reg[length_n_0_][40] ;
  wire \w_tf_q_reg[length_n_0_][41] ;
  wire \w_tf_q_reg[length_n_0_][42] ;
  wire \w_tf_q_reg[length_n_0_][43] ;
  wire \w_tf_q_reg[length_n_0_][44] ;
  wire \w_tf_q_reg[length_n_0_][45] ;
  wire \w_tf_q_reg[length_n_0_][46] ;
  wire \w_tf_q_reg[length_n_0_][47] ;
  wire \w_tf_q_reg[length_n_0_][48] ;
  wire \w_tf_q_reg[length_n_0_][49] ;
  wire \w_tf_q_reg[length_n_0_][4] ;
  wire \w_tf_q_reg[length_n_0_][50] ;
  wire \w_tf_q_reg[length_n_0_][51] ;
  wire \w_tf_q_reg[length_n_0_][52] ;
  wire \w_tf_q_reg[length_n_0_][53] ;
  wire \w_tf_q_reg[length_n_0_][54] ;
  wire \w_tf_q_reg[length_n_0_][55] ;
  wire \w_tf_q_reg[length_n_0_][56] ;
  wire \w_tf_q_reg[length_n_0_][57] ;
  wire \w_tf_q_reg[length_n_0_][58] ;
  wire \w_tf_q_reg[length_n_0_][59] ;
  wire \w_tf_q_reg[length_n_0_][5] ;
  wire \w_tf_q_reg[length_n_0_][60] ;
  wire \w_tf_q_reg[length_n_0_][61] ;
  wire \w_tf_q_reg[length_n_0_][62] ;
  wire \w_tf_q_reg[length_n_0_][63] ;
  wire \w_tf_q_reg[length_n_0_][6] ;
  wire \w_tf_q_reg[length_n_0_][7] ;
  wire \w_tf_q_reg[length_n_0_][8] ;
  wire \w_tf_q_reg[length_n_0_][9] ;
  wire [0:0]\w_tf_q_reg[valid]_0 ;
  wire write_pointer_n06_out;
  wire write_pointer_q0;
  wire \write_pointer_q_reg[0] ;
  wire \write_pointer_q_reg[0]_0 ;
  wire [7:6]NLW_c_num_bytes_to_pb1_carry_CO_UNCONNECTED;
  wire [7:0]NLW_c_num_bytes_to_pb1_carry_O_UNCONNECTED;
  wire [7:2]NLW_c_num_bytes_to_pb1_carry_i_13_CO_UNCONNECTED;
  wire [7:3]NLW_c_num_bytes_to_pb1_carry_i_13_O_UNCONNECTED;
  wire [7:2]NLW_c_num_bytes_to_pb1_carry_i_14_CO_UNCONNECTED;
  wire [7:3]NLW_c_num_bytes_to_pb1_carry_i_14_O_UNCONNECTED;
  wire [7:0]NLW_r_done1_carry_O_UNCONNECTED;
  wire [7:0]NLW_r_done1_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_r_done1_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_r_done1_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_r_req_o[ar_req][len]0_carry_O_UNCONNECTED ;
  wire [7:2]\NLW_r_req_o[ar_req][len]0_carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_r_req_o[ar_req][len]0_carry__0_O_UNCONNECTED ;
  wire [7:7]\NLW_r_tf_q_reg[addr][63]_i_5_CO_UNCONNECTED ;
  wire [7:7]\NLW_r_tf_q_reg[length][63]_i_2_CO_UNCONNECTED ;
  wire [7:0]NLW_w_done1_carry_O_UNCONNECTED;
  wire [7:0]NLW_w_done1_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_w_done1_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_w_done1_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_w_req_o[aw_req][len]0_carry_O_UNCONNECTED ;
  wire [7:2]\NLW_w_req_o[aw_req][len]0_carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_w_req_o[aw_req][len]0_carry__0_O_UNCONNECTED ;
  wire [7:7]\NLW_w_tf_q_reg[addr][63]_i_4_CO_UNCONNECTED ;
  wire [7:7]\NLW_w_tf_q_reg[length][63]_i_5_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_mst_req_ar_addr[63]_INST_0_i_1 
       (.I0(p_0_in__0),
        .I1(\write_pointer_q_reg[0] ),
        .O(write_pointer_n06_out));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    axi_mst_req_b_ready_INST_0_i_3
       (.I0(empty),
        .I1(r_done1_carry__2_n_0),
        .I2(CO),
        .I3(\w_tf_q_reg[addr][0]_0 ),
        .I4(\w_tf_q_reg[addr][0]_1 ),
        .O(\status_cnt_q_reg[2] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 c_num_bytes_to_pb1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_c_num_bytes_to_pb1_carry_CO_UNCONNECTED[7:6],c_num_bytes_to_pb1,c_num_bytes_to_pb1_carry_n_3,c_num_bytes_to_pb1_carry_n_4,c_num_bytes_to_pb1_carry_n_5,c_num_bytes_to_pb1_carry_n_6,c_num_bytes_to_pb1_carry_n_7}),
        .DI({1'b0,1'b0,c_num_bytes_to_pb1_carry_i_1_n_0,c_num_bytes_to_pb1_carry_i_2_n_0,c_num_bytes_to_pb1_carry_i_3_n_0,c_num_bytes_to_pb1_carry_i_4_n_0,c_num_bytes_to_pb1_carry_i_5_n_0,c_num_bytes_to_pb1_carry_i_6_n_0}),
        .O(NLW_c_num_bytes_to_pb1_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,c_num_bytes_to_pb1_carry_i_7_n_0,c_num_bytes_to_pb1_carry_i_8_n_0,c_num_bytes_to_pb1_carry_i_9_n_0,c_num_bytes_to_pb1_carry_i_10_n_0,c_num_bytes_to_pb1_carry_i_11_n_0,c_num_bytes_to_pb1_carry_i_12_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    c_num_bytes_to_pb1_carry_i_1
       (.I0(r_num_bytes_to_pb[11]),
        .I1(w_num_bytes_to_pb[11]),
        .I2(r_num_bytes_to_pb[10]),
        .I3(w_num_bytes_to_pb[10]),
        .O(c_num_bytes_to_pb1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    c_num_bytes_to_pb1_carry_i_10
       (.I0(w_num_bytes_to_pb[5]),
        .I1(r_num_bytes_to_pb[5]),
        .I2(w_num_bytes_to_pb[4]),
        .I3(r_num_bytes_to_pb[4]),
        .O(c_num_bytes_to_pb1_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    c_num_bytes_to_pb1_carry_i_11
       (.I0(w_num_bytes_to_pb[3]),
        .I1(r_num_bytes_to_pb[3]),
        .I2(w_num_bytes_to_pb[2]),
        .I3(r_num_bytes_to_pb[2]),
        .O(c_num_bytes_to_pb1_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    c_num_bytes_to_pb1_carry_i_12
       (.I0(w_num_bytes_to_pb[1]),
        .I1(r_num_bytes_to_pb[1]),
        .I2(Q[0]),
        .I3(\r_tf_q_reg[addr][63]_0 [0]),
        .O(c_num_bytes_to_pb1_carry_i_12_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 c_num_bytes_to_pb1_carry_i_13
       (.CI(c_num_bytes_to_pb1_carry_i_15_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_c_num_bytes_to_pb1_carry_i_13_CO_UNCONNECTED[7:2],c_num_bytes_to_pb1_carry_i_13_n_6,c_num_bytes_to_pb1_carry_i_13_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_c_num_bytes_to_pb1_carry_i_13_O_UNCONNECTED[7:3],r_num_bytes_to_pb[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\opt_tf_q_reg[src_reduce_len]__0 ,c_num_bytes_to_pb1_carry_i_17_n_0,c_num_bytes_to_pb1_carry_i_18_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 c_num_bytes_to_pb1_carry_i_14
       (.CI(c_num_bytes_to_pb1_carry_i_16_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_c_num_bytes_to_pb1_carry_i_14_CO_UNCONNECTED[7:2],c_num_bytes_to_pb1_carry_i_14_n_6,c_num_bytes_to_pb1_carry_i_14_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_c_num_bytes_to_pb1_carry_i_14_O_UNCONNECTED[7:3],w_num_bytes_to_pb[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\opt_tf_q_reg[src_reduce_len]__0 ,c_num_bytes_to_pb1_carry_i_19_n_0,c_num_bytes_to_pb1_carry_i_20_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 c_num_bytes_to_pb1_carry_i_15
       (.CI(c_num_bytes_to_pb1_carry_i_21_n_0),
        .CI_TOP(1'b0),
        .CO({c_num_bytes_to_pb1_carry_i_15_n_0,c_num_bytes_to_pb1_carry_i_15_n_1,c_num_bytes_to_pb1_carry_i_15_n_2,c_num_bytes_to_pb1_carry_i_15_n_3,c_num_bytes_to_pb1_carry_i_15_n_4,c_num_bytes_to_pb1_carry_i_15_n_5,c_num_bytes_to_pb1_carry_i_15_n_6,c_num_bytes_to_pb1_carry_i_15_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\opt_tf_q_reg[src_reduce_len]__0 ,1'b0,1'b0}),
        .O(r_num_bytes_to_pb[8:1]),
        .S({c_num_bytes_to_pb1_carry_i_22_n_0,c_num_bytes_to_pb1_carry_i_23_n_0,c_num_bytes_to_pb1_carry_i_24_n_0,c_num_bytes_to_pb1_carry_i_25_n_0,c_num_bytes_to_pb1_carry_i_26_n_0,c_num_bytes_to_pb1_carry_i_27_n_0,c_num_bytes_to_pb1_carry_i_28_n_0,c_num_bytes_to_pb1_carry_i_29_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 c_num_bytes_to_pb1_carry_i_16
       (.CI(c_num_bytes_to_pb1_carry_i_30_n_0),
        .CI_TOP(1'b0),
        .CO({c_num_bytes_to_pb1_carry_i_16_n_0,c_num_bytes_to_pb1_carry_i_16_n_1,c_num_bytes_to_pb1_carry_i_16_n_2,c_num_bytes_to_pb1_carry_i_16_n_3,c_num_bytes_to_pb1_carry_i_16_n_4,c_num_bytes_to_pb1_carry_i_16_n_5,c_num_bytes_to_pb1_carry_i_16_n_6,c_num_bytes_to_pb1_carry_i_16_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\opt_tf_q_reg[src_reduce_len]__0 ,1'b0,1'b0}),
        .O(w_num_bytes_to_pb[8:1]),
        .S({c_num_bytes_to_pb1_carry_i_31_n_0,c_num_bytes_to_pb1_carry_i_32_n_0,c_num_bytes_to_pb1_carry_i_33_n_0,c_num_bytes_to_pb1_carry_i_34_n_0,c_num_bytes_to_pb1_carry_i_35_n_0,c_num_bytes_to_pb1_carry_i_36_n_0,c_num_bytes_to_pb1_carry_i_37_n_0,c_num_bytes_to_pb1_carry_i_38_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    c_num_bytes_to_pb1_carry_i_17
       (.I0(\opt_tf_q_reg[src_reduce_len]__0 ),
        .I1(\r_tf_q_reg[addr][63]_0 [10]),
        .O(c_num_bytes_to_pb1_carry_i_17_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    c_num_bytes_to_pb1_carry_i_18
       (.I0(\opt_tf_q_reg[src_reduce_len]__0 ),
        .I1(\r_tf_q_reg[addr][63]_0 [9]),
        .O(c_num_bytes_to_pb1_carry_i_18_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    c_num_bytes_to_pb1_carry_i_19
       (.I0(\opt_tf_q_reg[src_reduce_len]__0 ),
        .I1(Q[10]),
        .O(c_num_bytes_to_pb1_carry_i_19_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    c_num_bytes_to_pb1_carry_i_2
       (.I0(r_num_bytes_to_pb[9]),
        .I1(w_num_bytes_to_pb[9]),
        .I2(r_num_bytes_to_pb[8]),
        .I3(w_num_bytes_to_pb[8]),
        .O(c_num_bytes_to_pb1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    c_num_bytes_to_pb1_carry_i_20
       (.I0(\opt_tf_q_reg[src_reduce_len]__0 ),
        .I1(Q[9]),
        .O(c_num_bytes_to_pb1_carry_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    c_num_bytes_to_pb1_carry_i_21
       (.I0(\r_tf_q_reg[addr][63]_0 [0]),
        .O(c_num_bytes_to_pb1_carry_i_21_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    c_num_bytes_to_pb1_carry_i_22
       (.I0(\opt_tf_q_reg[src_reduce_len]__0 ),
        .I1(\r_tf_q_reg[addr][63]_0 [8]),
        .O(c_num_bytes_to_pb1_carry_i_22_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    c_num_bytes_to_pb1_carry_i_23
       (.I0(\opt_tf_q_reg[src_reduce_len]__0 ),
        .I1(\r_tf_q_reg[addr][63]_0 [7]),
        .O(c_num_bytes_to_pb1_carry_i_23_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    c_num_bytes_to_pb1_carry_i_24
       (.I0(\opt_tf_q_reg[src_reduce_len]__0 ),
        .I1(\r_tf_q_reg[addr][63]_0 [6]),
        .O(c_num_bytes_to_pb1_carry_i_24_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    c_num_bytes_to_pb1_carry_i_25
       (.I0(\opt_tf_q_reg[src_reduce_len]__0 ),
        .I1(\r_tf_q_reg[addr][63]_0 [5]),
        .O(c_num_bytes_to_pb1_carry_i_25_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    c_num_bytes_to_pb1_carry_i_26
       (.I0(\opt_tf_q_reg[src_reduce_len]__0 ),
        .I1(\r_tf_q_reg[addr][63]_0 [4]),
        .O(c_num_bytes_to_pb1_carry_i_26_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    c_num_bytes_to_pb1_carry_i_27
       (.I0(\r_tf_q_reg[addr][63]_0 [3]),
        .I1(\opt_tf_q_reg[src_reduce_len]__0 ),
        .O(c_num_bytes_to_pb1_carry_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    c_num_bytes_to_pb1_carry_i_28
       (.I0(\r_tf_q_reg[addr][63]_0 [2]),
        .O(c_num_bytes_to_pb1_carry_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    c_num_bytes_to_pb1_carry_i_29
       (.I0(\r_tf_q_reg[addr][63]_0 [1]),
        .O(c_num_bytes_to_pb1_carry_i_29_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    c_num_bytes_to_pb1_carry_i_3
       (.I0(r_num_bytes_to_pb[7]),
        .I1(w_num_bytes_to_pb[7]),
        .I2(r_num_bytes_to_pb[6]),
        .I3(w_num_bytes_to_pb[6]),
        .O(c_num_bytes_to_pb1_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    c_num_bytes_to_pb1_carry_i_30
       (.I0(Q[0]),
        .O(c_num_bytes_to_pb1_carry_i_30_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    c_num_bytes_to_pb1_carry_i_31
       (.I0(\opt_tf_q_reg[src_reduce_len]__0 ),
        .I1(Q[8]),
        .O(c_num_bytes_to_pb1_carry_i_31_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    c_num_bytes_to_pb1_carry_i_32
       (.I0(\opt_tf_q_reg[src_reduce_len]__0 ),
        .I1(Q[7]),
        .O(c_num_bytes_to_pb1_carry_i_32_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    c_num_bytes_to_pb1_carry_i_33
       (.I0(\opt_tf_q_reg[src_reduce_len]__0 ),
        .I1(Q[6]),
        .O(c_num_bytes_to_pb1_carry_i_33_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    c_num_bytes_to_pb1_carry_i_34
       (.I0(\opt_tf_q_reg[src_reduce_len]__0 ),
        .I1(Q[5]),
        .O(c_num_bytes_to_pb1_carry_i_34_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    c_num_bytes_to_pb1_carry_i_35
       (.I0(\opt_tf_q_reg[src_reduce_len]__0 ),
        .I1(Q[4]),
        .O(c_num_bytes_to_pb1_carry_i_35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    c_num_bytes_to_pb1_carry_i_36
       (.I0(Q[3]),
        .I1(\opt_tf_q_reg[src_reduce_len]__0 ),
        .O(c_num_bytes_to_pb1_carry_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    c_num_bytes_to_pb1_carry_i_37
       (.I0(Q[2]),
        .O(c_num_bytes_to_pb1_carry_i_37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    c_num_bytes_to_pb1_carry_i_38
       (.I0(Q[1]),
        .O(c_num_bytes_to_pb1_carry_i_38_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    c_num_bytes_to_pb1_carry_i_4
       (.I0(r_num_bytes_to_pb[5]),
        .I1(w_num_bytes_to_pb[5]),
        .I2(r_num_bytes_to_pb[4]),
        .I3(w_num_bytes_to_pb[4]),
        .O(c_num_bytes_to_pb1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    c_num_bytes_to_pb1_carry_i_5
       (.I0(r_num_bytes_to_pb[3]),
        .I1(w_num_bytes_to_pb[3]),
        .I2(r_num_bytes_to_pb[2]),
        .I3(w_num_bytes_to_pb[2]),
        .O(c_num_bytes_to_pb1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    c_num_bytes_to_pb1_carry_i_6
       (.I0(r_num_bytes_to_pb[1]),
        .I1(w_num_bytes_to_pb[1]),
        .I2(\r_tf_q_reg[addr][63]_0 [0]),
        .I3(Q[0]),
        .O(c_num_bytes_to_pb1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    c_num_bytes_to_pb1_carry_i_7
       (.I0(w_num_bytes_to_pb[11]),
        .I1(r_num_bytes_to_pb[11]),
        .I2(w_num_bytes_to_pb[10]),
        .I3(r_num_bytes_to_pb[10]),
        .O(c_num_bytes_to_pb1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    c_num_bytes_to_pb1_carry_i_8
       (.I0(w_num_bytes_to_pb[9]),
        .I1(r_num_bytes_to_pb[9]),
        .I2(w_num_bytes_to_pb[8]),
        .I3(r_num_bytes_to_pb[8]),
        .O(c_num_bytes_to_pb1_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    c_num_bytes_to_pb1_carry_i_9
       (.I0(w_num_bytes_to_pb[7]),
        .I1(r_num_bytes_to_pb[7]),
        .I2(w_num_bytes_to_pb[6]),
        .I3(r_num_bytes_to_pb[6]),
        .O(c_num_bytes_to_pb1_carry_i_9_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \mem_q[0][is_single]_i_1 
       (.I0(\opt_tf_q_reg[decouple_rw]_1 [3]),
        .I1(\opt_tf_q_reg[decouple_rw]_1 [1]),
        .I2(\opt_tf_q_reg[decouple_rw]_1 [4]),
        .I3(\opt_tf_q_reg[decouple_rw]_1 [7]),
        .I4(\mem_q[0][is_single]_i_2_n_0 ),
        .O(\w_req[w_dp_req][is_single] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_q[0][is_single]_i_2 
       (.I0(\opt_tf_q_reg[decouple_rw]_1 [0]),
        .I1(\opt_tf_q_reg[decouple_rw]_1 [2]),
        .I2(\opt_tf_q_reg[decouple_rw]_1 [6]),
        .I3(\opt_tf_q_reg[decouple_rw]_1 [5]),
        .O(\mem_q[0][is_single]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h11111D112222E222)) 
    \mem_q[0][tailer][0]_i_1 
       (.I0(\r_tf_q_reg[length_n_0_][0] ),
        .I1(r_done1_carry__2_n_0),
        .I2(Q[0]),
        .I3(c_num_bytes_to_pb1),
        .I4(\opt_tf_q_reg[decouple_rw]_0 ),
        .I5(\r_tf_q_reg[addr][63]_0 [0]),
        .O(\r_tf_q_reg[addr][1]_0 [0]));
  LUT6 #(
    .INIT(64'h1111111D22222E22)) 
    \mem_q[0][tailer][0]_i_1__0 
       (.I0(\w_tf_q_reg[length_n_0_][0] ),
        .I1(CO),
        .I2(c_num_bytes_to_pb1),
        .I3(\r_tf_q_reg[addr][63]_0 [0]),
        .I4(\opt_tf_q_reg[decouple_rw]_0 ),
        .I5(Q[0]),
        .O(\w_tf_q_reg[addr][1]_0 [0]));
  LUT6 #(
    .INIT(64'h748B8B748B748B74)) 
    \mem_q[0][tailer][1]_i_1 
       (.I0(\mem_q[0][tailer][1]_i_2_n_0 ),
        .I1(CO),
        .I2(\w_tf_q_reg[length_n_0_][1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(w_num_bytes),
        .O(\w_tf_q_reg[addr][1]_0 [1]));
  LUT6 #(
    .INIT(64'h748B8B748B748B74)) 
    \mem_q[0][tailer][1]_i_1__0 
       (.I0(\mem_q[0][tailer][1]_i_2__0_n_0 ),
        .I1(r_done1_carry__2_n_0),
        .I2(\r_tf_q_reg[length_n_0_][1] ),
        .I3(\r_tf_q_reg[addr][63]_0 [1]),
        .I4(\r_tf_q_reg[addr][63]_0 [0]),
        .I5(r_num_bytes),
        .O(\r_tf_q_reg[addr][1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h0F1B)) 
    \mem_q[0][tailer][1]_i_2 
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[1]),
        .I2(w_num_bytes_to_pb[1]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(\mem_q[0][tailer][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h0F47)) 
    \mem_q[0][tailer][1]_i_2__0 
       (.I0(w_num_bytes_to_pb[1]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[1]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(\mem_q[0][tailer][1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hA9959595)) 
    \mem_q[0][tailer][2]_i_1 
       (.I0(\w_req_o[aw_req][len]0_carry_i_6_n_0 ),
        .I1(\mem_q[0][tailer][2]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(w_num_bytes),
        .O(\w_tf_q_reg[addr][1]_0 [2]));
  LUT5 #(
    .INIT(32'hA9959595)) 
    \mem_q[0][tailer][2]_i_1__0 
       (.I0(\r_req_o[ar_req][len]0_carry_i_6_n_0 ),
        .I1(\mem_q[0][tailer][2]_i_2__0_n_0 ),
        .I2(\r_tf_q_reg[addr][63]_0 [1]),
        .I3(\r_tf_q_reg[addr][63]_0 [0]),
        .I4(r_num_bytes),
        .O(\r_tf_q_reg[addr][1]_0 [2]));
  LUT6 #(
    .INIT(64'hCCD8FFFFCCD80000)) 
    \mem_q[0][tailer][2]_i_2 
       (.I0(\opt_tf_q_reg[decouple_rw]_0 ),
        .I1(w_num_bytes_to_pb[1]),
        .I2(r_num_bytes_to_pb[1]),
        .I3(c_num_bytes_to_pb1),
        .I4(CO),
        .I5(\w_tf_q_reg[length_n_0_][1] ),
        .O(\mem_q[0][tailer][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDC8CFFFFDC8C0000)) 
    \mem_q[0][tailer][2]_i_2__0 
       (.I0(\opt_tf_q_reg[decouple_rw]_0 ),
        .I1(r_num_bytes_to_pb[1]),
        .I2(c_num_bytes_to_pb1),
        .I3(w_num_bytes_to_pb[1]),
        .I4(r_done1_carry__2_n_0),
        .I5(\r_tf_q_reg[length_n_0_][1] ),
        .O(\mem_q[0][tailer][2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCD8FFFFCCD80000)) 
    \mem_q[0][tailer][2]_i_3 
       (.I0(\opt_tf_q_reg[decouple_rw]_0 ),
        .I1(Q[0]),
        .I2(\r_tf_q_reg[addr][63]_0 [0]),
        .I3(c_num_bytes_to_pb1),
        .I4(CO),
        .I5(\w_tf_q_reg[length_n_0_][0] ),
        .O(w_num_bytes));
  LUT6 #(
    .INIT(64'hDC8CFFFFDC8C0000)) 
    \mem_q[0][tailer][2]_i_3__0 
       (.I0(\opt_tf_q_reg[decouple_rw]_0 ),
        .I1(\r_tf_q_reg[addr][63]_0 [0]),
        .I2(c_num_bytes_to_pb1),
        .I3(Q[0]),
        .I4(r_done1_carry__2_n_0),
        .I5(\r_tf_q_reg[length_n_0_][0] ),
        .O(r_num_bytes));
  FDCE \opt_tf_q_reg[decouple_rw] 
       (.C(clk),
        .CE(E),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\burst_req[opt][beo][decouple_rw] ),
        .Q(\opt_tf_q_reg[decouple_rw]_0 ));
  FDCE \opt_tf_q_reg[shift][0] 
       (.C(clk),
        .CE(E),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\opt_tf_q_reg[shift][2]_1 [0]),
        .Q(\opt_tf_q_reg[shift][2]_0 [0]));
  FDCE \opt_tf_q_reg[shift][1] 
       (.C(clk),
        .CE(E),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\opt_tf_q_reg[shift][2]_1 [1]),
        .Q(\opt_tf_q_reg[shift][2]_0 [1]));
  FDCE \opt_tf_q_reg[shift][2] 
       (.C(clk),
        .CE(E),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\opt_tf_q_reg[shift][2]_1 [2]),
        .Q(\opt_tf_q_reg[shift][2]_0 [2]));
  FDCE \opt_tf_q_reg[src_axi_opt][burst][0] 
       (.C(clk),
        .CE(E),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\burst_req[opt][src][burst] ),
        .Q(\r_req[ar_req][burst] ));
  FDCE \opt_tf_q_reg[src_reduce_len] 
       (.C(clk),
        .CE(E),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\burst_req[opt][beo][src_reduce_len] ),
        .Q(\opt_tf_q_reg[src_reduce_len]__0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 r_done1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({r_done1_carry_n_0,r_done1_carry_n_1,r_done1_carry_n_2,r_done1_carry_n_3,r_done1_carry_n_4,r_done1_carry_n_5,r_done1_carry_n_6,r_done1_carry_n_7}),
        .DI({r_done1_carry_i_1_n_0,r_done1_carry_i_2_n_0,r_done1_carry_i_3_n_0,r_done1_carry_i_4_n_0,r_done1_carry_i_5_n_0,r_done1_carry_i_6_n_0,r_done1_carry_i_7_n_0,r_done1_carry_i_8_n_0}),
        .O(NLW_r_done1_carry_O_UNCONNECTED[7:0]),
        .S({r_done1_carry_i_9_n_0,r_done1_carry_i_10_n_0,r_done1_carry_i_11_n_0,r_done1_carry_i_12_n_0,r_done1_carry_i_13_n_0,r_done1_carry_i_14_n_0,r_done1_carry_i_15_n_0,r_done1_carry_i_16_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 r_done1_carry__0
       (.CI(r_done1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({r_done1_carry__0_n_0,r_done1_carry__0_n_1,r_done1_carry__0_n_2,r_done1_carry__0_n_3,r_done1_carry__0_n_4,r_done1_carry__0_n_5,r_done1_carry__0_n_6,r_done1_carry__0_n_7}),
        .DI({r_done1_carry__0_i_1_n_0,r_done1_carry__0_i_2_n_0,r_done1_carry__0_i_3_n_0,r_done1_carry__0_i_4_n_0,r_done1_carry__0_i_5_n_0,r_done1_carry__0_i_6_n_0,r_done1_carry__0_i_7_n_0,r_done1_carry__0_i_8_n_0}),
        .O(NLW_r_done1_carry__0_O_UNCONNECTED[7:0]),
        .S({r_done1_carry__0_i_9_n_0,r_done1_carry__0_i_10_n_0,r_done1_carry__0_i_11_n_0,r_done1_carry__0_i_12_n_0,r_done1_carry__0_i_13_n_0,r_done1_carry__0_i_14_n_0,r_done1_carry__0_i_15_n_0,r_done1_carry__0_i_16_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__0_i_1
       (.I0(\r_tf_q_reg[length_n_0_][31] ),
        .I1(\r_tf_q_reg[length_n_0_][30] ),
        .O(r_done1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__0_i_10
       (.I0(\r_tf_q_reg[length_n_0_][28] ),
        .I1(\r_tf_q_reg[length_n_0_][29] ),
        .O(r_done1_carry__0_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__0_i_11
       (.I0(\r_tf_q_reg[length_n_0_][26] ),
        .I1(\r_tf_q_reg[length_n_0_][27] ),
        .O(r_done1_carry__0_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__0_i_12
       (.I0(\r_tf_q_reg[length_n_0_][24] ),
        .I1(\r_tf_q_reg[length_n_0_][25] ),
        .O(r_done1_carry__0_i_12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__0_i_13
       (.I0(\r_tf_q_reg[length_n_0_][22] ),
        .I1(\r_tf_q_reg[length_n_0_][23] ),
        .O(r_done1_carry__0_i_13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__0_i_14
       (.I0(\r_tf_q_reg[length_n_0_][20] ),
        .I1(\r_tf_q_reg[length_n_0_][21] ),
        .O(r_done1_carry__0_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__0_i_15
       (.I0(\r_tf_q_reg[length_n_0_][18] ),
        .I1(\r_tf_q_reg[length_n_0_][19] ),
        .O(r_done1_carry__0_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__0_i_16
       (.I0(\r_tf_q_reg[length_n_0_][16] ),
        .I1(\r_tf_q_reg[length_n_0_][17] ),
        .O(r_done1_carry__0_i_16_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__0_i_2
       (.I0(\r_tf_q_reg[length_n_0_][29] ),
        .I1(\r_tf_q_reg[length_n_0_][28] ),
        .O(r_done1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__0_i_3
       (.I0(\r_tf_q_reg[length_n_0_][27] ),
        .I1(\r_tf_q_reg[length_n_0_][26] ),
        .O(r_done1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__0_i_4
       (.I0(\r_tf_q_reg[length_n_0_][25] ),
        .I1(\r_tf_q_reg[length_n_0_][24] ),
        .O(r_done1_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__0_i_5
       (.I0(\r_tf_q_reg[length_n_0_][23] ),
        .I1(\r_tf_q_reg[length_n_0_][22] ),
        .O(r_done1_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__0_i_6
       (.I0(\r_tf_q_reg[length_n_0_][21] ),
        .I1(\r_tf_q_reg[length_n_0_][20] ),
        .O(r_done1_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__0_i_7
       (.I0(\r_tf_q_reg[length_n_0_][19] ),
        .I1(\r_tf_q_reg[length_n_0_][18] ),
        .O(r_done1_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__0_i_8
       (.I0(\r_tf_q_reg[length_n_0_][17] ),
        .I1(\r_tf_q_reg[length_n_0_][16] ),
        .O(r_done1_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__0_i_9
       (.I0(\r_tf_q_reg[length_n_0_][30] ),
        .I1(\r_tf_q_reg[length_n_0_][31] ),
        .O(r_done1_carry__0_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 r_done1_carry__1
       (.CI(r_done1_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({r_done1_carry__1_n_0,r_done1_carry__1_n_1,r_done1_carry__1_n_2,r_done1_carry__1_n_3,r_done1_carry__1_n_4,r_done1_carry__1_n_5,r_done1_carry__1_n_6,r_done1_carry__1_n_7}),
        .DI({r_done1_carry__1_i_1_n_0,r_done1_carry__1_i_2_n_0,r_done1_carry__1_i_3_n_0,r_done1_carry__1_i_4_n_0,r_done1_carry__1_i_5_n_0,r_done1_carry__1_i_6_n_0,r_done1_carry__1_i_7_n_0,r_done1_carry__1_i_8_n_0}),
        .O(NLW_r_done1_carry__1_O_UNCONNECTED[7:0]),
        .S({r_done1_carry__1_i_9_n_0,r_done1_carry__1_i_10_n_0,r_done1_carry__1_i_11_n_0,r_done1_carry__1_i_12_n_0,r_done1_carry__1_i_13_n_0,r_done1_carry__1_i_14_n_0,r_done1_carry__1_i_15_n_0,r_done1_carry__1_i_16_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__1_i_1
       (.I0(\r_tf_q_reg[length_n_0_][47] ),
        .I1(\r_tf_q_reg[length_n_0_][46] ),
        .O(r_done1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__1_i_10
       (.I0(\r_tf_q_reg[length_n_0_][44] ),
        .I1(\r_tf_q_reg[length_n_0_][45] ),
        .O(r_done1_carry__1_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__1_i_11
       (.I0(\r_tf_q_reg[length_n_0_][42] ),
        .I1(\r_tf_q_reg[length_n_0_][43] ),
        .O(r_done1_carry__1_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__1_i_12
       (.I0(\r_tf_q_reg[length_n_0_][40] ),
        .I1(\r_tf_q_reg[length_n_0_][41] ),
        .O(r_done1_carry__1_i_12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__1_i_13
       (.I0(\r_tf_q_reg[length_n_0_][38] ),
        .I1(\r_tf_q_reg[length_n_0_][39] ),
        .O(r_done1_carry__1_i_13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__1_i_14
       (.I0(\r_tf_q_reg[length_n_0_][36] ),
        .I1(\r_tf_q_reg[length_n_0_][37] ),
        .O(r_done1_carry__1_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__1_i_15
       (.I0(\r_tf_q_reg[length_n_0_][34] ),
        .I1(\r_tf_q_reg[length_n_0_][35] ),
        .O(r_done1_carry__1_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__1_i_16
       (.I0(\r_tf_q_reg[length_n_0_][32] ),
        .I1(\r_tf_q_reg[length_n_0_][33] ),
        .O(r_done1_carry__1_i_16_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__1_i_2
       (.I0(\r_tf_q_reg[length_n_0_][45] ),
        .I1(\r_tf_q_reg[length_n_0_][44] ),
        .O(r_done1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__1_i_3
       (.I0(\r_tf_q_reg[length_n_0_][43] ),
        .I1(\r_tf_q_reg[length_n_0_][42] ),
        .O(r_done1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__1_i_4
       (.I0(\r_tf_q_reg[length_n_0_][41] ),
        .I1(\r_tf_q_reg[length_n_0_][40] ),
        .O(r_done1_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__1_i_5
       (.I0(\r_tf_q_reg[length_n_0_][39] ),
        .I1(\r_tf_q_reg[length_n_0_][38] ),
        .O(r_done1_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__1_i_6
       (.I0(\r_tf_q_reg[length_n_0_][37] ),
        .I1(\r_tf_q_reg[length_n_0_][36] ),
        .O(r_done1_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__1_i_7
       (.I0(\r_tf_q_reg[length_n_0_][35] ),
        .I1(\r_tf_q_reg[length_n_0_][34] ),
        .O(r_done1_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__1_i_8
       (.I0(\r_tf_q_reg[length_n_0_][33] ),
        .I1(\r_tf_q_reg[length_n_0_][32] ),
        .O(r_done1_carry__1_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__1_i_9
       (.I0(\r_tf_q_reg[length_n_0_][46] ),
        .I1(\r_tf_q_reg[length_n_0_][47] ),
        .O(r_done1_carry__1_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 r_done1_carry__2
       (.CI(r_done1_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({r_done1_carry__2_n_0,r_done1_carry__2_n_1,r_done1_carry__2_n_2,r_done1_carry__2_n_3,r_done1_carry__2_n_4,r_done1_carry__2_n_5,r_done1_carry__2_n_6,r_done1_carry__2_n_7}),
        .DI({r_done1_carry__2_i_1_n_0,r_done1_carry__2_i_2_n_0,r_done1_carry__2_i_3_n_0,r_done1_carry__2_i_4_n_0,r_done1_carry__2_i_5_n_0,r_done1_carry__2_i_6_n_0,r_done1_carry__2_i_7_n_0,r_done1_carry__2_i_8_n_0}),
        .O(NLW_r_done1_carry__2_O_UNCONNECTED[7:0]),
        .S({r_done1_carry__2_i_9_n_0,r_done1_carry__2_i_10_n_0,r_done1_carry__2_i_11_n_0,r_done1_carry__2_i_12_n_0,r_done1_carry__2_i_13_n_0,r_done1_carry__2_i_14_n_0,r_done1_carry__2_i_15_n_0,r_done1_carry__2_i_16_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__2_i_1
       (.I0(\r_tf_q_reg[length_n_0_][63] ),
        .I1(\r_tf_q_reg[length_n_0_][62] ),
        .O(r_done1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__2_i_10
       (.I0(\r_tf_q_reg[length_n_0_][60] ),
        .I1(\r_tf_q_reg[length_n_0_][61] ),
        .O(r_done1_carry__2_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__2_i_11
       (.I0(\r_tf_q_reg[length_n_0_][58] ),
        .I1(\r_tf_q_reg[length_n_0_][59] ),
        .O(r_done1_carry__2_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__2_i_12
       (.I0(\r_tf_q_reg[length_n_0_][56] ),
        .I1(\r_tf_q_reg[length_n_0_][57] ),
        .O(r_done1_carry__2_i_12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__2_i_13
       (.I0(\r_tf_q_reg[length_n_0_][54] ),
        .I1(\r_tf_q_reg[length_n_0_][55] ),
        .O(r_done1_carry__2_i_13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__2_i_14
       (.I0(\r_tf_q_reg[length_n_0_][52] ),
        .I1(\r_tf_q_reg[length_n_0_][53] ),
        .O(r_done1_carry__2_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__2_i_15
       (.I0(\r_tf_q_reg[length_n_0_][50] ),
        .I1(\r_tf_q_reg[length_n_0_][51] ),
        .O(r_done1_carry__2_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__2_i_16
       (.I0(\r_tf_q_reg[length_n_0_][48] ),
        .I1(\r_tf_q_reg[length_n_0_][49] ),
        .O(r_done1_carry__2_i_16_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__2_i_2
       (.I0(\r_tf_q_reg[length_n_0_][61] ),
        .I1(\r_tf_q_reg[length_n_0_][60] ),
        .O(r_done1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__2_i_3
       (.I0(\r_tf_q_reg[length_n_0_][59] ),
        .I1(\r_tf_q_reg[length_n_0_][58] ),
        .O(r_done1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__2_i_4
       (.I0(\r_tf_q_reg[length_n_0_][57] ),
        .I1(\r_tf_q_reg[length_n_0_][56] ),
        .O(r_done1_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__2_i_5
       (.I0(\r_tf_q_reg[length_n_0_][55] ),
        .I1(\r_tf_q_reg[length_n_0_][54] ),
        .O(r_done1_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__2_i_6
       (.I0(\r_tf_q_reg[length_n_0_][53] ),
        .I1(\r_tf_q_reg[length_n_0_][52] ),
        .O(r_done1_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__2_i_7
       (.I0(\r_tf_q_reg[length_n_0_][51] ),
        .I1(\r_tf_q_reg[length_n_0_][50] ),
        .O(r_done1_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry__2_i_8
       (.I0(\r_tf_q_reg[length_n_0_][49] ),
        .I1(\r_tf_q_reg[length_n_0_][48] ),
        .O(r_done1_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry__2_i_9
       (.I0(\r_tf_q_reg[length_n_0_][62] ),
        .I1(\r_tf_q_reg[length_n_0_][63] ),
        .O(r_done1_carry__2_i_9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry_i_1
       (.I0(\r_tf_q_reg[length_n_0_][15] ),
        .I1(\r_tf_q_reg[length_n_0_][14] ),
        .O(r_done1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry_i_10
       (.I0(\r_tf_q_reg[length_n_0_][12] ),
        .I1(\r_tf_q_reg[length_n_0_][13] ),
        .O(r_done1_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h8828882282228822)) 
    r_done1_carry_i_11
       (.I0(r_done1_carry_i_28_n_0),
        .I1(\r_tf_q_reg[length_n_0_][10] ),
        .I2(\opt_tf_q_reg[decouple_rw]_0 ),
        .I3(r_num_bytes_to_pb[10]),
        .I4(c_num_bytes_to_pb1),
        .I5(w_num_bytes_to_pb[10]),
        .O(r_done1_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'h8828882282228822)) 
    r_done1_carry_i_12
       (.I0(r_done1_carry_i_29_n_0),
        .I1(\r_tf_q_reg[length_n_0_][8] ),
        .I2(\opt_tf_q_reg[decouple_rw]_0 ),
        .I3(r_num_bytes_to_pb[8]),
        .I4(c_num_bytes_to_pb1),
        .I5(w_num_bytes_to_pb[8]),
        .O(r_done1_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h8828882282228822)) 
    r_done1_carry_i_13
       (.I0(r_done1_carry_i_30_n_0),
        .I1(\r_tf_q_reg[length_n_0_][6] ),
        .I2(\opt_tf_q_reg[decouple_rw]_0 ),
        .I3(r_num_bytes_to_pb[6]),
        .I4(c_num_bytes_to_pb1),
        .I5(w_num_bytes_to_pb[6]),
        .O(r_done1_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h8828882282228822)) 
    r_done1_carry_i_14
       (.I0(r_done1_carry_i_31_n_0),
        .I1(\r_tf_q_reg[length_n_0_][4] ),
        .I2(\opt_tf_q_reg[decouple_rw]_0 ),
        .I3(r_num_bytes_to_pb[4]),
        .I4(c_num_bytes_to_pb1),
        .I5(w_num_bytes_to_pb[4]),
        .O(r_done1_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'hAA008A8000AA202A)) 
    r_done1_carry_i_15
       (.I0(r_done1_carry_i_32_n_0),
        .I1(w_num_bytes_to_pb[2]),
        .I2(c_num_bytes_to_pb1),
        .I3(r_num_bytes_to_pb[2]),
        .I4(\opt_tf_q_reg[decouple_rw]_0 ),
        .I5(\r_tf_q_reg[length_n_0_][2] ),
        .O(r_done1_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'hAA008A8000AA202A)) 
    r_done1_carry_i_16
       (.I0(r_done1_carry_i_33_n_0),
        .I1(Q[0]),
        .I2(c_num_bytes_to_pb1),
        .I3(\r_tf_q_reg[addr][63]_0 [0]),
        .I4(\opt_tf_q_reg[decouple_rw]_0 ),
        .I5(\r_tf_q_reg[length_n_0_][0] ),
        .O(r_done1_carry_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h0F47)) 
    r_done1_carry_i_17
       (.I0(w_num_bytes_to_pb[11]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[11]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(r_done1_carry_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h0F47)) 
    r_done1_carry_i_18
       (.I0(w_num_bytes_to_pb[10]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[10]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(r_done1_carry_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h0F47)) 
    r_done1_carry_i_19
       (.I0(w_num_bytes_to_pb[9]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[9]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(r_done1_carry_i_19_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    r_done1_carry_i_2
       (.I0(\r_tf_q_reg[length_n_0_][13] ),
        .I1(\r_tf_q_reg[length_n_0_][12] ),
        .O(r_done1_carry_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h0F47)) 
    r_done1_carry_i_20
       (.I0(w_num_bytes_to_pb[8]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[8]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(r_done1_carry_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h0F47)) 
    r_done1_carry_i_21
       (.I0(w_num_bytes_to_pb[7]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[7]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(r_done1_carry_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h0F47)) 
    r_done1_carry_i_22
       (.I0(w_num_bytes_to_pb[6]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[6]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(r_done1_carry_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h0F47)) 
    r_done1_carry_i_23
       (.I0(w_num_bytes_to_pb[5]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[5]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(r_done1_carry_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h0F47)) 
    r_done1_carry_i_24
       (.I0(w_num_bytes_to_pb[4]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[4]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(r_done1_carry_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h0F47)) 
    r_done1_carry_i_25
       (.I0(w_num_bytes_to_pb[3]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[3]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(r_done1_carry_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h0F47)) 
    r_done1_carry_i_26
       (.I0(w_num_bytes_to_pb[2]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[2]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(r_done1_carry_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h0F47)) 
    r_done1_carry_i_27
       (.I0(Q[0]),
        .I1(c_num_bytes_to_pb1),
        .I2(\r_tf_q_reg[addr][63]_0 [0]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(r_done1_carry_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    r_done1_carry_i_28
       (.I0(\r_tf_q_reg[length_n_0_][11] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[11]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[11]),
        .O(r_done1_carry_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    r_done1_carry_i_29
       (.I0(\r_tf_q_reg[length_n_0_][9] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[9]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[9]),
        .O(r_done1_carry_i_29_n_0));
  LUT4 #(
    .INIT(16'hE888)) 
    r_done1_carry_i_3
       (.I0(\r_tf_q_reg[length_n_0_][11] ),
        .I1(r_done1_carry_i_17_n_0),
        .I2(r_done1_carry_i_18_n_0),
        .I3(\r_tf_q_reg[length_n_0_][10] ),
        .O(r_done1_carry_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    r_done1_carry_i_30
       (.I0(\r_tf_q_reg[length_n_0_][7] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[7]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[7]),
        .O(r_done1_carry_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    r_done1_carry_i_31
       (.I0(\r_tf_q_reg[length_n_0_][5] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[5]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[5]),
        .O(r_done1_carry_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    r_done1_carry_i_32
       (.I0(\r_tf_q_reg[length_n_0_][3] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[3]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[3]),
        .O(r_done1_carry_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    r_done1_carry_i_33
       (.I0(\r_tf_q_reg[length_n_0_][1] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[1]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[1]),
        .O(r_done1_carry_i_33_n_0));
  LUT4 #(
    .INIT(16'hE888)) 
    r_done1_carry_i_4
       (.I0(\r_tf_q_reg[length_n_0_][9] ),
        .I1(r_done1_carry_i_19_n_0),
        .I2(r_done1_carry_i_20_n_0),
        .I3(\r_tf_q_reg[length_n_0_][8] ),
        .O(r_done1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hE888)) 
    r_done1_carry_i_5
       (.I0(\r_tf_q_reg[length_n_0_][7] ),
        .I1(r_done1_carry_i_21_n_0),
        .I2(r_done1_carry_i_22_n_0),
        .I3(\r_tf_q_reg[length_n_0_][6] ),
        .O(r_done1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'hE888)) 
    r_done1_carry_i_6
       (.I0(\r_tf_q_reg[length_n_0_][5] ),
        .I1(r_done1_carry_i_23_n_0),
        .I2(r_done1_carry_i_24_n_0),
        .I3(\r_tf_q_reg[length_n_0_][4] ),
        .O(r_done1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'hE888)) 
    r_done1_carry_i_7
       (.I0(\r_tf_q_reg[length_n_0_][3] ),
        .I1(r_done1_carry_i_25_n_0),
        .I2(\r_tf_q_reg[length_n_0_][2] ),
        .I3(r_done1_carry_i_26_n_0),
        .O(r_done1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'hE888)) 
    r_done1_carry_i_8
       (.I0(\r_tf_q_reg[length_n_0_][1] ),
        .I1(\mem_q[0][tailer][1]_i_2__0_n_0 ),
        .I2(\r_tf_q_reg[length_n_0_][0] ),
        .I3(r_done1_carry_i_27_n_0),
        .O(r_done1_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    r_done1_carry_i_9
       (.I0(\r_tf_q_reg[length_n_0_][14] ),
        .I1(\r_tf_q_reg[length_n_0_][15] ),
        .O(r_done1_carry_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_req_o[ar_req][len]0_carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\r_req_o[ar_req][len]0_carry_n_0 ,\r_req_o[ar_req][len]0_carry_n_1 ,\r_req_o[ar_req][len]0_carry_n_2 ,\r_req_o[ar_req][len]0_carry_n_3 ,\r_req_o[ar_req][len]0_carry_n_4 ,\r_req_o[ar_req][len]0_carry_n_5 ,\r_req_o[ar_req][len]0_carry_n_6 ,\r_req_o[ar_req][len]0_carry_n_7 }),
        .DI({\r_req_o[ar_req][len]0_carry_i_1_n_0 ,\r_req_o[ar_req][len]0_carry_i_2_n_0 ,\r_req_o[ar_req][len]0_carry_i_3_n_0 ,\r_req_o[ar_req][len]0_carry_i_4_n_0 ,\r_req_o[ar_req][len]0_carry_i_5_n_0 ,\r_req_o[ar_req][len]0_carry_i_6_n_0 ,\r_req_o[ar_req][len]0_carry_i_7_n_0 ,\r_req_o[ar_req][len]0_carry_i_8_n_0 }),
        .O({D[4:0],\NLW_r_req_o[ar_req][len]0_carry_O_UNCONNECTED [2:0]}),
        .S({\r_req_o[ar_req][len]0_carry_i_9_n_0 ,\r_req_o[ar_req][len]0_carry_i_10_n_0 ,\r_req_o[ar_req][len]0_carry_i_11_n_0 ,\r_req_o[ar_req][len]0_carry_i_12_n_0 ,\r_req_o[ar_req][len]0_carry_i_13_n_0 ,\r_req_o[ar_req][len]0_carry_i_14_n_0 ,\r_req_o[ar_req][len]0_carry_i_15_n_0 ,\r_req_o[ar_req][len]0_carry_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_req_o[ar_req][len]0_carry__0 
       (.CI(\r_req_o[ar_req][len]0_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_r_req_o[ar_req][len]0_carry__0_CO_UNCONNECTED [7:2],\r_req_o[ar_req][len]0_carry__0_n_6 ,\r_req_o[ar_req][len]0_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\r_req_o[ar_req][len]0_carry__0_i_1_n_0 ,\r_req_o[ar_req][len]0_carry__0_i_2_n_0 }),
        .O({\NLW_r_req_o[ar_req][len]0_carry__0_O_UNCONNECTED [7:3],D[7:5]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\r_req_o[ar_req][len]0_carry__0_i_3_n_0 ,\r_req_o[ar_req][len]0_carry__0_i_4_n_0 ,\r_req_o[ar_req][len]0_carry__0_i_5_n_0 }));
  LUT6 #(
    .INIT(64'h0F4700000F47FFFF)) 
    \r_req_o[ar_req][len]0_carry__0_i_1 
       (.I0(w_num_bytes_to_pb[9]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[9]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .I4(r_done1_carry__2_n_0),
        .I5(\r_tf_q_reg[length_n_0_][9] ),
        .O(\r_req_o[ar_req][len]0_carry__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F4700000F47FFFF)) 
    \r_req_o[ar_req][len]0_carry__0_i_2 
       (.I0(w_num_bytes_to_pb[8]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[8]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .I4(r_done1_carry__2_n_0),
        .I5(\r_tf_q_reg[length_n_0_][8] ),
        .O(\r_req_o[ar_req][len]0_carry__0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \r_req_o[ar_req][len]0_carry__0_i_3 
       (.I0(\r_tf_q_reg[length_n_0_][9] ),
        .I1(r_done1_carry_i_19_n_0),
        .I2(\r_tf_q_reg[length_n_0_][10] ),
        .I3(r_done1_carry__2_n_0),
        .I4(r_done1_carry_i_18_n_0),
        .O(\r_req_o[ar_req][len]0_carry__0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \r_req_o[ar_req][len]0_carry__0_i_4 
       (.I0(\r_tf_q_reg[length_n_0_][8] ),
        .I1(r_done1_carry_i_20_n_0),
        .I2(\r_tf_q_reg[length_n_0_][9] ),
        .I3(r_done1_carry__2_n_0),
        .I4(r_done1_carry_i_19_n_0),
        .O(\r_req_o[ar_req][len]0_carry__0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \r_req_o[ar_req][len]0_carry__0_i_5 
       (.I0(\r_tf_q_reg[length_n_0_][7] ),
        .I1(r_done1_carry_i_21_n_0),
        .I2(\r_tf_q_reg[length_n_0_][8] ),
        .I3(r_done1_carry__2_n_0),
        .I4(r_done1_carry_i_20_n_0),
        .O(\r_req_o[ar_req][len]0_carry__0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F4700000F47FFFF)) 
    \r_req_o[ar_req][len]0_carry_i_1 
       (.I0(w_num_bytes_to_pb[7]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[7]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .I4(r_done1_carry__2_n_0),
        .I5(\r_tf_q_reg[length_n_0_][7] ),
        .O(\r_req_o[ar_req][len]0_carry_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \r_req_o[ar_req][len]0_carry_i_10 
       (.I0(\r_tf_q_reg[length_n_0_][5] ),
        .I1(r_done1_carry_i_23_n_0),
        .I2(\r_tf_q_reg[length_n_0_][6] ),
        .I3(r_done1_carry__2_n_0),
        .I4(r_done1_carry_i_22_n_0),
        .O(\r_req_o[ar_req][len]0_carry_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \r_req_o[ar_req][len]0_carry_i_11 
       (.I0(\r_tf_q_reg[length_n_0_][4] ),
        .I1(r_done1_carry_i_24_n_0),
        .I2(\r_tf_q_reg[length_n_0_][5] ),
        .I3(r_done1_carry__2_n_0),
        .I4(r_done1_carry_i_23_n_0),
        .O(\r_req_o[ar_req][len]0_carry_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \r_req_o[ar_req][len]0_carry_i_12 
       (.I0(\r_tf_q_reg[length_n_0_][3] ),
        .I1(r_done1_carry_i_25_n_0),
        .I2(\r_tf_q_reg[length_n_0_][4] ),
        .I3(r_done1_carry__2_n_0),
        .I4(r_done1_carry_i_24_n_0),
        .O(\r_req_o[ar_req][len]0_carry_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AFC03F5F5FC03)) 
    \r_req_o[ar_req][len]0_carry_i_13 
       (.I0(r_done1_carry_i_26_n_0),
        .I1(\r_tf_q_reg[length_n_0_][2] ),
        .I2(\r_tf_q_reg[addr][63]_0 [2]),
        .I3(\r_tf_q_reg[length_n_0_][3] ),
        .I4(r_done1_carry__2_n_0),
        .I5(r_done1_carry_i_25_n_0),
        .O(\r_req_o[ar_req][len]0_carry_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8B74748B748B748B)) 
    \r_req_o[ar_req][len]0_carry_i_14 
       (.I0(r_done1_carry_i_26_n_0),
        .I1(r_done1_carry__2_n_0),
        .I2(\r_tf_q_reg[length_n_0_][2] ),
        .I3(\r_tf_q_reg[addr][63]_0 [2]),
        .I4(\r_tf_q_reg[addr][63]_0 [1]),
        .I5(\mem_q[0][tailer][2]_i_2__0_n_0 ),
        .O(\r_req_o[ar_req][len]0_carry_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF74008B008BFF74)) 
    \r_req_o[ar_req][len]0_carry_i_15 
       (.I0(r_done1_carry_i_27_n_0),
        .I1(r_done1_carry__2_n_0),
        .I2(\r_tf_q_reg[length_n_0_][0] ),
        .I3(\r_tf_q_reg[addr][63]_0 [0]),
        .I4(\mem_q[0][tailer][2]_i_2__0_n_0 ),
        .I5(\r_tf_q_reg[addr][63]_0 [1]),
        .O(\r_req_o[ar_req][len]0_carry_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h11111D112222E222)) 
    \r_req_o[ar_req][len]0_carry_i_16 
       (.I0(\r_tf_q_reg[length_n_0_][0] ),
        .I1(r_done1_carry__2_n_0),
        .I2(Q[0]),
        .I3(c_num_bytes_to_pb1),
        .I4(\opt_tf_q_reg[decouple_rw]_0 ),
        .I5(\r_tf_q_reg[addr][63]_0 [0]),
        .O(\r_req_o[ar_req][len]0_carry_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0F4700000F47FFFF)) 
    \r_req_o[ar_req][len]0_carry_i_2 
       (.I0(w_num_bytes_to_pb[6]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[6]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .I4(r_done1_carry__2_n_0),
        .I5(\r_tf_q_reg[length_n_0_][6] ),
        .O(\r_req_o[ar_req][len]0_carry_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F4700000F47FFFF)) 
    \r_req_o[ar_req][len]0_carry_i_3 
       (.I0(w_num_bytes_to_pb[5]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[5]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .I4(r_done1_carry__2_n_0),
        .I5(\r_tf_q_reg[length_n_0_][5] ),
        .O(\r_req_o[ar_req][len]0_carry_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F4700000F47FFFF)) 
    \r_req_o[ar_req][len]0_carry_i_4 
       (.I0(w_num_bytes_to_pb[4]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[4]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .I4(r_done1_carry__2_n_0),
        .I5(\r_tf_q_reg[length_n_0_][4] ),
        .O(\r_req_o[ar_req][len]0_carry_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F4700000F47FFFF)) 
    \r_req_o[ar_req][len]0_carry_i_5 
       (.I0(w_num_bytes_to_pb[3]),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[3]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .I4(r_done1_carry__2_n_0),
        .I5(\r_tf_q_reg[length_n_0_][3] ),
        .O(\r_req_o[ar_req][len]0_carry_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h59A9)) 
    \r_req_o[ar_req][len]0_carry_i_6 
       (.I0(\r_tf_q_reg[addr][63]_0 [2]),
        .I1(\r_tf_q_reg[length_n_0_][2] ),
        .I2(r_done1_carry__2_n_0),
        .I3(r_done1_carry_i_26_n_0),
        .O(\r_req_o[ar_req][len]0_carry_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA656)) 
    \r_req_o[ar_req][len]0_carry_i_7 
       (.I0(\r_tf_q_reg[addr][63]_0 [1]),
        .I1(\r_tf_q_reg[length_n_0_][1] ),
        .I2(r_done1_carry__2_n_0),
        .I3(\mem_q[0][tailer][1]_i_2__0_n_0 ),
        .O(\r_req_o[ar_req][len]0_carry_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFDFAAAAEFDF5555)) 
    \r_req_o[ar_req][len]0_carry_i_8 
       (.I0(\r_tf_q_reg[addr][63]_0 [0]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(c_num_bytes_to_pb1),
        .I3(Q[0]),
        .I4(r_done1_carry__2_n_0),
        .I5(\r_tf_q_reg[length_n_0_][0] ),
        .O(\r_req_o[ar_req][len]0_carry_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \r_req_o[ar_req][len]0_carry_i_9 
       (.I0(\r_tf_q_reg[length_n_0_][6] ),
        .I1(r_done1_carry_i_22_n_0),
        .I2(\r_tf_q_reg[length_n_0_][7] ),
        .I3(r_done1_carry__2_n_0),
        .I4(r_done1_carry_i_21_n_0),
        .O(\r_req_o[ar_req][len]0_carry_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h595A6A5A)) 
    \r_tf_q[addr][15]_i_5 
       (.I0(\r_tf_q_reg[addr][63]_0 [11]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[11]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[11]),
        .O(\r_tf_q[addr][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h595A6A5A)) 
    \r_tf_q[addr][15]_i_6 
       (.I0(\r_tf_q_reg[addr][63]_0 [10]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[10]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[10]),
        .O(\r_tf_q[addr][15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h595A6A5A)) 
    \r_tf_q[addr][15]_i_7 
       (.I0(\r_tf_q_reg[addr][63]_0 [9]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[9]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[9]),
        .O(\r_tf_q[addr][15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h595A6A5A)) 
    \r_tf_q[addr][15]_i_8 
       (.I0(\r_tf_q_reg[addr][63]_0 [8]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[8]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[8]),
        .O(\r_tf_q[addr][15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00F1)) 
    \r_tf_q[addr][63]_i_1 
       (.I0(\w_tf_q_reg[addr][0]_2 ),
        .I1(\status_cnt_q_reg[2] ),
        .I2(r_done1_carry__2_n_0),
        .I3(\write_pointer_q_reg[0] ),
        .O(\r_tf_q[addr][63]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h595A6A5A)) 
    \r_tf_q[addr][7]_i_10 
       (.I0(\r_tf_q_reg[addr][63]_0 [2]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[2]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[2]),
        .O(\r_tf_q[addr][7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h595A6A5A)) 
    \r_tf_q[addr][7]_i_11 
       (.I0(\r_tf_q_reg[addr][63]_0 [1]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[1]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[1]),
        .O(\r_tf_q[addr][7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h1040)) 
    \r_tf_q[addr][7]_i_12 
       (.I0(\opt_tf_q_reg[decouple_rw]_0 ),
        .I1(\r_tf_q_reg[addr][63]_0 [0]),
        .I2(c_num_bytes_to_pb1),
        .I3(Q[0]),
        .O(\r_tf_q[addr][7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h595A6A5A)) 
    \r_tf_q[addr][7]_i_5 
       (.I0(\r_tf_q_reg[addr][63]_0 [7]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[7]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[7]),
        .O(\r_tf_q[addr][7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h595A6A5A)) 
    \r_tf_q[addr][7]_i_6 
       (.I0(\r_tf_q_reg[addr][63]_0 [6]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[6]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[6]),
        .O(\r_tf_q[addr][7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h595A6A5A)) 
    \r_tf_q[addr][7]_i_7 
       (.I0(\r_tf_q_reg[addr][63]_0 [5]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[5]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[5]),
        .O(\r_tf_q[addr][7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h595A6A5A)) 
    \r_tf_q[addr][7]_i_8 
       (.I0(\r_tf_q_reg[addr][63]_0 [4]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[4]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[4]),
        .O(\r_tf_q[addr][7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h595A6A5A)) 
    \r_tf_q[addr][7]_i_9 
       (.I0(\r_tf_q_reg[addr][63]_0 [3]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[3]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[3]),
        .O(\r_tf_q[addr][7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    \r_tf_q[length][15]_i_10 
       (.I0(\r_tf_q_reg[length_n_0_][8] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[8]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[8]),
        .O(\r_tf_q[length][15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][15]_i_3 
       (.I0(\r_tf_q_reg[length_n_0_][15] ),
        .O(\r_tf_q[length][15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][15]_i_4 
       (.I0(\r_tf_q_reg[length_n_0_][14] ),
        .O(\r_tf_q[length][15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][15]_i_5 
       (.I0(\r_tf_q_reg[length_n_0_][13] ),
        .O(\r_tf_q[length][15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][15]_i_6 
       (.I0(\r_tf_q_reg[length_n_0_][12] ),
        .O(\r_tf_q[length][15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    \r_tf_q[length][15]_i_7 
       (.I0(\r_tf_q_reg[length_n_0_][11] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[11]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[11]),
        .O(\r_tf_q[length][15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    \r_tf_q[length][15]_i_8 
       (.I0(\r_tf_q_reg[length_n_0_][10] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[10]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[10]),
        .O(\r_tf_q[length][15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    \r_tf_q[length][15]_i_9 
       (.I0(\r_tf_q_reg[length_n_0_][9] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[9]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[9]),
        .O(\r_tf_q[length][15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][23]_i_10 
       (.I0(\r_tf_q_reg[length_n_0_][16] ),
        .O(\r_tf_q[length][23]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][23]_i_3 
       (.I0(\r_tf_q_reg[length_n_0_][23] ),
        .O(\r_tf_q[length][23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][23]_i_4 
       (.I0(\r_tf_q_reg[length_n_0_][22] ),
        .O(\r_tf_q[length][23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][23]_i_5 
       (.I0(\r_tf_q_reg[length_n_0_][21] ),
        .O(\r_tf_q[length][23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][23]_i_6 
       (.I0(\r_tf_q_reg[length_n_0_][20] ),
        .O(\r_tf_q[length][23]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][23]_i_7 
       (.I0(\r_tf_q_reg[length_n_0_][19] ),
        .O(\r_tf_q[length][23]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][23]_i_8 
       (.I0(\r_tf_q_reg[length_n_0_][18] ),
        .O(\r_tf_q[length][23]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][23]_i_9 
       (.I0(\r_tf_q_reg[length_n_0_][17] ),
        .O(\r_tf_q[length][23]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][31]_i_10 
       (.I0(\r_tf_q_reg[length_n_0_][24] ),
        .O(\r_tf_q[length][31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][31]_i_3 
       (.I0(\r_tf_q_reg[length_n_0_][31] ),
        .O(\r_tf_q[length][31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][31]_i_4 
       (.I0(\r_tf_q_reg[length_n_0_][30] ),
        .O(\r_tf_q[length][31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][31]_i_5 
       (.I0(\r_tf_q_reg[length_n_0_][29] ),
        .O(\r_tf_q[length][31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][31]_i_6 
       (.I0(\r_tf_q_reg[length_n_0_][28] ),
        .O(\r_tf_q[length][31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][31]_i_7 
       (.I0(\r_tf_q_reg[length_n_0_][27] ),
        .O(\r_tf_q[length][31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][31]_i_8 
       (.I0(\r_tf_q_reg[length_n_0_][26] ),
        .O(\r_tf_q[length][31]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][31]_i_9 
       (.I0(\r_tf_q_reg[length_n_0_][25] ),
        .O(\r_tf_q[length][31]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][39]_i_10 
       (.I0(\r_tf_q_reg[length_n_0_][32] ),
        .O(\r_tf_q[length][39]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][39]_i_3 
       (.I0(\r_tf_q_reg[length_n_0_][39] ),
        .O(\r_tf_q[length][39]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][39]_i_4 
       (.I0(\r_tf_q_reg[length_n_0_][38] ),
        .O(\r_tf_q[length][39]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][39]_i_5 
       (.I0(\r_tf_q_reg[length_n_0_][37] ),
        .O(\r_tf_q[length][39]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][39]_i_6 
       (.I0(\r_tf_q_reg[length_n_0_][36] ),
        .O(\r_tf_q[length][39]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][39]_i_7 
       (.I0(\r_tf_q_reg[length_n_0_][35] ),
        .O(\r_tf_q[length][39]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][39]_i_8 
       (.I0(\r_tf_q_reg[length_n_0_][34] ),
        .O(\r_tf_q[length][39]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][39]_i_9 
       (.I0(\r_tf_q_reg[length_n_0_][33] ),
        .O(\r_tf_q[length][39]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][47]_i_10 
       (.I0(\r_tf_q_reg[length_n_0_][40] ),
        .O(\r_tf_q[length][47]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][47]_i_3 
       (.I0(\r_tf_q_reg[length_n_0_][47] ),
        .O(\r_tf_q[length][47]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][47]_i_4 
       (.I0(\r_tf_q_reg[length_n_0_][46] ),
        .O(\r_tf_q[length][47]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][47]_i_5 
       (.I0(\r_tf_q_reg[length_n_0_][45] ),
        .O(\r_tf_q[length][47]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][47]_i_6 
       (.I0(\r_tf_q_reg[length_n_0_][44] ),
        .O(\r_tf_q[length][47]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][47]_i_7 
       (.I0(\r_tf_q_reg[length_n_0_][43] ),
        .O(\r_tf_q[length][47]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][47]_i_8 
       (.I0(\r_tf_q_reg[length_n_0_][42] ),
        .O(\r_tf_q[length][47]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][47]_i_9 
       (.I0(\r_tf_q_reg[length_n_0_][41] ),
        .O(\r_tf_q[length][47]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][55]_i_10 
       (.I0(\r_tf_q_reg[length_n_0_][48] ),
        .O(\r_tf_q[length][55]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][55]_i_3 
       (.I0(\r_tf_q_reg[length_n_0_][55] ),
        .O(\r_tf_q[length][55]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][55]_i_4 
       (.I0(\r_tf_q_reg[length_n_0_][54] ),
        .O(\r_tf_q[length][55]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][55]_i_5 
       (.I0(\r_tf_q_reg[length_n_0_][53] ),
        .O(\r_tf_q[length][55]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][55]_i_6 
       (.I0(\r_tf_q_reg[length_n_0_][52] ),
        .O(\r_tf_q[length][55]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][55]_i_7 
       (.I0(\r_tf_q_reg[length_n_0_][51] ),
        .O(\r_tf_q[length][55]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][55]_i_8 
       (.I0(\r_tf_q_reg[length_n_0_][50] ),
        .O(\r_tf_q[length][55]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][55]_i_9 
       (.I0(\r_tf_q_reg[length_n_0_][49] ),
        .O(\r_tf_q[length][55]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][63]_i_10 
       (.I0(\r_tf_q_reg[length_n_0_][56] ),
        .O(\r_tf_q[length][63]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][63]_i_3 
       (.I0(\r_tf_q_reg[length_n_0_][63] ),
        .O(\r_tf_q[length][63]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][63]_i_4 
       (.I0(\r_tf_q_reg[length_n_0_][62] ),
        .O(\r_tf_q[length][63]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][63]_i_5 
       (.I0(\r_tf_q_reg[length_n_0_][61] ),
        .O(\r_tf_q[length][63]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][63]_i_6 
       (.I0(\r_tf_q_reg[length_n_0_][60] ),
        .O(\r_tf_q[length][63]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][63]_i_7 
       (.I0(\r_tf_q_reg[length_n_0_][59] ),
        .O(\r_tf_q[length][63]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][63]_i_8 
       (.I0(\r_tf_q_reg[length_n_0_][58] ),
        .O(\r_tf_q[length][63]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_tf_q[length][63]_i_9 
       (.I0(\r_tf_q_reg[length_n_0_][57] ),
        .O(\r_tf_q[length][63]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    \r_tf_q[length][7]_i_10 
       (.I0(\r_tf_q_reg[length_n_0_][0] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(\r_tf_q_reg[addr][63]_0 [0]),
        .I3(c_num_bytes_to_pb1),
        .I4(Q[0]),
        .O(\r_tf_q[length][7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    \r_tf_q[length][7]_i_3 
       (.I0(\r_tf_q_reg[length_n_0_][7] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[7]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[7]),
        .O(\r_tf_q[length][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    \r_tf_q[length][7]_i_4 
       (.I0(\r_tf_q_reg[length_n_0_][6] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[6]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[6]),
        .O(\r_tf_q[length][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    \r_tf_q[length][7]_i_5 
       (.I0(\r_tf_q_reg[length_n_0_][5] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[5]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[5]),
        .O(\r_tf_q[length][7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    \r_tf_q[length][7]_i_6 
       (.I0(\r_tf_q_reg[length_n_0_][4] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[4]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[4]),
        .O(\r_tf_q[length][7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    \r_tf_q[length][7]_i_7 
       (.I0(\r_tf_q_reg[length_n_0_][3] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[3]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[3]),
        .O(\r_tf_q[length][7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    \r_tf_q[length][7]_i_8 
       (.I0(\r_tf_q_reg[length_n_0_][2] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[2]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[2]),
        .O(\r_tf_q[length][7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA6A595A5)) 
    \r_tf_q[length][7]_i_9 
       (.I0(\r_tf_q_reg[length_n_0_][1] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(r_num_bytes_to_pb[1]),
        .I3(c_num_bytes_to_pb1),
        .I4(w_num_bytes_to_pb[1]),
        .O(\r_tf_q[length][7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hFFF10001)) 
    \r_tf_q[valid]_i_1 
       (.I0(\w_tf_q_reg[addr][0]_2 ),
        .I1(\status_cnt_q_reg[2] ),
        .I2(r_done1_carry__2_n_0),
        .I3(\write_pointer_q_reg[0] ),
        .I4(p_0_in__0),
        .O(\r_tf_q[valid]_i_1_n_0 ));
  FDCE \r_tf_q_reg[addr][0] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [0]),
        .Q(\r_tf_q_reg[addr][63]_0 [0]));
  FDCE \r_tf_q_reg[addr][10] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [10]),
        .Q(\r_tf_q_reg[addr][63]_0 [10]));
  FDCE \r_tf_q_reg[addr][11] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [11]),
        .Q(\r_tf_q_reg[addr][63]_0 [11]));
  FDCE \r_tf_q_reg[addr][12] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [12]),
        .Q(\r_tf_q_reg[addr][63]_0 [12]));
  FDCE \r_tf_q_reg[addr][13] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [13]),
        .Q(\r_tf_q_reg[addr][63]_0 [13]));
  FDCE \r_tf_q_reg[addr][14] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [14]),
        .Q(\r_tf_q_reg[addr][63]_0 [14]));
  FDCE \r_tf_q_reg[addr][15] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [15]),
        .Q(\r_tf_q_reg[addr][63]_0 [15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[addr][15]_i_4 
       (.CI(\r_tf_q_reg[addr][7]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\r_tf_q_reg[addr][15]_i_4_n_0 ,\r_tf_q_reg[addr][15]_i_4_n_1 ,\r_tf_q_reg[addr][15]_i_4_n_2 ,\r_tf_q_reg[addr][15]_i_4_n_3 ,\r_tf_q_reg[addr][15]_i_4_n_4 ,\r_tf_q_reg[addr][15]_i_4_n_5 ,\r_tf_q_reg[addr][15]_i_4_n_6 ,\r_tf_q_reg[addr][15]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\r_tf_q_reg[addr][63]_0 [11:8]}),
        .O(\r_tf_q_reg[addr][11]_0 ),
        .S({\r_tf_q_reg[addr][63]_0 [15:12],\r_tf_q[addr][15]_i_5_n_0 ,\r_tf_q[addr][15]_i_6_n_0 ,\r_tf_q[addr][15]_i_7_n_0 ,\r_tf_q[addr][15]_i_8_n_0 }));
  FDCE \r_tf_q_reg[addr][16] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [16]),
        .Q(\r_tf_q_reg[addr][63]_0 [16]));
  FDCE \r_tf_q_reg[addr][17] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [17]),
        .Q(\r_tf_q_reg[addr][63]_0 [17]));
  FDCE \r_tf_q_reg[addr][18] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [18]),
        .Q(\r_tf_q_reg[addr][63]_0 [18]));
  FDCE \r_tf_q_reg[addr][19] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [19]),
        .Q(\r_tf_q_reg[addr][63]_0 [19]));
  FDCE \r_tf_q_reg[addr][1] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [1]),
        .Q(\r_tf_q_reg[addr][63]_0 [1]));
  FDCE \r_tf_q_reg[addr][20] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [20]),
        .Q(\r_tf_q_reg[addr][63]_0 [20]));
  FDCE \r_tf_q_reg[addr][21] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [21]),
        .Q(\r_tf_q_reg[addr][63]_0 [21]));
  FDCE \r_tf_q_reg[addr][22] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [22]),
        .Q(\r_tf_q_reg[addr][63]_0 [22]));
  FDCE \r_tf_q_reg[addr][23] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [23]),
        .Q(\r_tf_q_reg[addr][63]_0 [23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[addr][23]_i_4 
       (.CI(\r_tf_q_reg[addr][15]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\r_tf_q_reg[addr][23]_i_4_n_0 ,\r_tf_q_reg[addr][23]_i_4_n_1 ,\r_tf_q_reg[addr][23]_i_4_n_2 ,\r_tf_q_reg[addr][23]_i_4_n_3 ,\r_tf_q_reg[addr][23]_i_4_n_4 ,\r_tf_q_reg[addr][23]_i_4_n_5 ,\r_tf_q_reg[addr][23]_i_4_n_6 ,\r_tf_q_reg[addr][23]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\r_tf_q_reg[addr][23]_0 ),
        .S(\r_tf_q_reg[addr][63]_0 [23:16]));
  FDCE \r_tf_q_reg[addr][24] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [24]),
        .Q(\r_tf_q_reg[addr][63]_0 [24]));
  FDCE \r_tf_q_reg[addr][25] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [25]),
        .Q(\r_tf_q_reg[addr][63]_0 [25]));
  FDCE \r_tf_q_reg[addr][26] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [26]),
        .Q(\r_tf_q_reg[addr][63]_0 [26]));
  FDCE \r_tf_q_reg[addr][27] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [27]),
        .Q(\r_tf_q_reg[addr][63]_0 [27]));
  FDCE \r_tf_q_reg[addr][28] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [28]),
        .Q(\r_tf_q_reg[addr][63]_0 [28]));
  FDCE \r_tf_q_reg[addr][29] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [29]),
        .Q(\r_tf_q_reg[addr][63]_0 [29]));
  FDCE \r_tf_q_reg[addr][2] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [2]),
        .Q(\r_tf_q_reg[addr][63]_0 [2]));
  FDCE \r_tf_q_reg[addr][30] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [30]),
        .Q(\r_tf_q_reg[addr][63]_0 [30]));
  FDCE \r_tf_q_reg[addr][31] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [31]),
        .Q(\r_tf_q_reg[addr][63]_0 [31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[addr][31]_i_4 
       (.CI(\r_tf_q_reg[addr][23]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\r_tf_q_reg[addr][31]_i_4_n_0 ,\r_tf_q_reg[addr][31]_i_4_n_1 ,\r_tf_q_reg[addr][31]_i_4_n_2 ,\r_tf_q_reg[addr][31]_i_4_n_3 ,\r_tf_q_reg[addr][31]_i_4_n_4 ,\r_tf_q_reg[addr][31]_i_4_n_5 ,\r_tf_q_reg[addr][31]_i_4_n_6 ,\r_tf_q_reg[addr][31]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\r_tf_q_reg[addr][31]_0 ),
        .S(\r_tf_q_reg[addr][63]_0 [31:24]));
  FDCE \r_tf_q_reg[addr][32] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [32]),
        .Q(\r_tf_q_reg[addr][63]_0 [32]));
  FDCE \r_tf_q_reg[addr][33] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [33]),
        .Q(\r_tf_q_reg[addr][63]_0 [33]));
  FDCE \r_tf_q_reg[addr][34] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [34]),
        .Q(\r_tf_q_reg[addr][63]_0 [34]));
  FDCE \r_tf_q_reg[addr][35] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [35]),
        .Q(\r_tf_q_reg[addr][63]_0 [35]));
  FDCE \r_tf_q_reg[addr][36] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [36]),
        .Q(\r_tf_q_reg[addr][63]_0 [36]));
  FDCE \r_tf_q_reg[addr][37] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [37]),
        .Q(\r_tf_q_reg[addr][63]_0 [37]));
  FDCE \r_tf_q_reg[addr][38] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [38]),
        .Q(\r_tf_q_reg[addr][63]_0 [38]));
  FDCE \r_tf_q_reg[addr][39] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [39]),
        .Q(\r_tf_q_reg[addr][63]_0 [39]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[addr][39]_i_4 
       (.CI(\r_tf_q_reg[addr][31]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\r_tf_q_reg[addr][39]_i_4_n_0 ,\r_tf_q_reg[addr][39]_i_4_n_1 ,\r_tf_q_reg[addr][39]_i_4_n_2 ,\r_tf_q_reg[addr][39]_i_4_n_3 ,\r_tf_q_reg[addr][39]_i_4_n_4 ,\r_tf_q_reg[addr][39]_i_4_n_5 ,\r_tf_q_reg[addr][39]_i_4_n_6 ,\r_tf_q_reg[addr][39]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\r_tf_q_reg[addr][39]_0 ),
        .S(\r_tf_q_reg[addr][63]_0 [39:32]));
  FDCE \r_tf_q_reg[addr][3] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [3]),
        .Q(\r_tf_q_reg[addr][63]_0 [3]));
  FDCE \r_tf_q_reg[addr][40] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [40]),
        .Q(\r_tf_q_reg[addr][63]_0 [40]));
  FDCE \r_tf_q_reg[addr][41] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [41]),
        .Q(\r_tf_q_reg[addr][63]_0 [41]));
  FDCE \r_tf_q_reg[addr][42] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [42]),
        .Q(\r_tf_q_reg[addr][63]_0 [42]));
  FDCE \r_tf_q_reg[addr][43] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [43]),
        .Q(\r_tf_q_reg[addr][63]_0 [43]));
  FDCE \r_tf_q_reg[addr][44] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [44]),
        .Q(\r_tf_q_reg[addr][63]_0 [44]));
  FDCE \r_tf_q_reg[addr][45] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [45]),
        .Q(\r_tf_q_reg[addr][63]_0 [45]));
  FDCE \r_tf_q_reg[addr][46] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [46]),
        .Q(\r_tf_q_reg[addr][63]_0 [46]));
  FDCE \r_tf_q_reg[addr][47] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [47]),
        .Q(\r_tf_q_reg[addr][63]_0 [47]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[addr][47]_i_4 
       (.CI(\r_tf_q_reg[addr][39]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\r_tf_q_reg[addr][47]_i_4_n_0 ,\r_tf_q_reg[addr][47]_i_4_n_1 ,\r_tf_q_reg[addr][47]_i_4_n_2 ,\r_tf_q_reg[addr][47]_i_4_n_3 ,\r_tf_q_reg[addr][47]_i_4_n_4 ,\r_tf_q_reg[addr][47]_i_4_n_5 ,\r_tf_q_reg[addr][47]_i_4_n_6 ,\r_tf_q_reg[addr][47]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\r_tf_q_reg[addr][47]_0 ),
        .S(\r_tf_q_reg[addr][63]_0 [47:40]));
  FDCE \r_tf_q_reg[addr][48] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [48]),
        .Q(\r_tf_q_reg[addr][63]_0 [48]));
  FDCE \r_tf_q_reg[addr][49] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [49]),
        .Q(\r_tf_q_reg[addr][63]_0 [49]));
  FDCE \r_tf_q_reg[addr][4] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [4]),
        .Q(\r_tf_q_reg[addr][63]_0 [4]));
  FDCE \r_tf_q_reg[addr][50] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [50]),
        .Q(\r_tf_q_reg[addr][63]_0 [50]));
  FDCE \r_tf_q_reg[addr][51] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [51]),
        .Q(\r_tf_q_reg[addr][63]_0 [51]));
  FDCE \r_tf_q_reg[addr][52] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [52]),
        .Q(\r_tf_q_reg[addr][63]_0 [52]));
  FDCE \r_tf_q_reg[addr][53] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [53]),
        .Q(\r_tf_q_reg[addr][63]_0 [53]));
  FDCE \r_tf_q_reg[addr][54] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [54]),
        .Q(\r_tf_q_reg[addr][63]_0 [54]));
  FDCE \r_tf_q_reg[addr][55] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [55]),
        .Q(\r_tf_q_reg[addr][63]_0 [55]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[addr][55]_i_4 
       (.CI(\r_tf_q_reg[addr][47]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\r_tf_q_reg[addr][55]_i_4_n_0 ,\r_tf_q_reg[addr][55]_i_4_n_1 ,\r_tf_q_reg[addr][55]_i_4_n_2 ,\r_tf_q_reg[addr][55]_i_4_n_3 ,\r_tf_q_reg[addr][55]_i_4_n_4 ,\r_tf_q_reg[addr][55]_i_4_n_5 ,\r_tf_q_reg[addr][55]_i_4_n_6 ,\r_tf_q_reg[addr][55]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\r_tf_q_reg[addr][55]_0 ),
        .S(\r_tf_q_reg[addr][63]_0 [55:48]));
  FDCE \r_tf_q_reg[addr][56] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [56]),
        .Q(\r_tf_q_reg[addr][63]_0 [56]));
  FDCE \r_tf_q_reg[addr][57] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [57]),
        .Q(\r_tf_q_reg[addr][63]_0 [57]));
  FDCE \r_tf_q_reg[addr][58] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [58]),
        .Q(\r_tf_q_reg[addr][63]_0 [58]));
  FDCE \r_tf_q_reg[addr][59] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [59]),
        .Q(\r_tf_q_reg[addr][63]_0 [59]));
  FDCE \r_tf_q_reg[addr][5] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [5]),
        .Q(\r_tf_q_reg[addr][63]_0 [5]));
  FDCE \r_tf_q_reg[addr][60] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [60]),
        .Q(\r_tf_q_reg[addr][63]_0 [60]));
  FDCE \r_tf_q_reg[addr][61] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [61]),
        .Q(\r_tf_q_reg[addr][63]_0 [61]));
  FDCE \r_tf_q_reg[addr][62] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [62]),
        .Q(\r_tf_q_reg[addr][63]_0 [62]));
  FDCE \r_tf_q_reg[addr][63] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [63]),
        .Q(\r_tf_q_reg[addr][63]_0 [63]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[addr][63]_i_5 
       (.CI(\r_tf_q_reg[addr][55]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_r_tf_q_reg[addr][63]_i_5_CO_UNCONNECTED [7],\r_tf_q_reg[addr][63]_i_5_n_1 ,\r_tf_q_reg[addr][63]_i_5_n_2 ,\r_tf_q_reg[addr][63]_i_5_n_3 ,\r_tf_q_reg[addr][63]_i_5_n_4 ,\r_tf_q_reg[addr][63]_i_5_n_5 ,\r_tf_q_reg[addr][63]_i_5_n_6 ,\r_tf_q_reg[addr][63]_i_5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\r_tf_q_reg[addr][63]_1 ),
        .S(\r_tf_q_reg[addr][63]_0 [63:56]));
  FDCE \r_tf_q_reg[addr][6] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [6]),
        .Q(\r_tf_q_reg[addr][63]_0 [6]));
  FDCE \r_tf_q_reg[addr][7] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [7]),
        .Q(\r_tf_q_reg[addr][63]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[addr][7]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\r_tf_q_reg[addr][7]_i_4_n_0 ,\r_tf_q_reg[addr][7]_i_4_n_1 ,\r_tf_q_reg[addr][7]_i_4_n_2 ,\r_tf_q_reg[addr][7]_i_4_n_3 ,\r_tf_q_reg[addr][7]_i_4_n_4 ,\r_tf_q_reg[addr][7]_i_4_n_5 ,\r_tf_q_reg[addr][7]_i_4_n_6 ,\r_tf_q_reg[addr][7]_i_4_n_7 }),
        .DI(\r_tf_q_reg[addr][63]_0 [7:0]),
        .O(\r_tf_q_reg[addr][7]_0 ),
        .S({\r_tf_q[addr][7]_i_5_n_0 ,\r_tf_q[addr][7]_i_6_n_0 ,\r_tf_q[addr][7]_i_7_n_0 ,\r_tf_q[addr][7]_i_8_n_0 ,\r_tf_q[addr][7]_i_9_n_0 ,\r_tf_q[addr][7]_i_10_n_0 ,\r_tf_q[addr][7]_i_11_n_0 ,\r_tf_q[addr][7]_i_12_n_0 }));
  FDCE \r_tf_q_reg[addr][8] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [8]),
        .Q(\r_tf_q_reg[addr][63]_0 [8]));
  FDCE \r_tf_q_reg[addr][9] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[addr][63]_2 [9]),
        .Q(\r_tf_q_reg[addr][63]_0 [9]));
  FDCE \r_tf_q_reg[length][0] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [0]),
        .Q(\r_tf_q_reg[length_n_0_][0] ));
  FDCE \r_tf_q_reg[length][10] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [10]),
        .Q(\r_tf_q_reg[length_n_0_][10] ));
  FDCE \r_tf_q_reg[length][11] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [11]),
        .Q(\r_tf_q_reg[length_n_0_][11] ));
  FDCE \r_tf_q_reg[length][12] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [12]),
        .Q(\r_tf_q_reg[length_n_0_][12] ));
  FDCE \r_tf_q_reg[length][13] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [13]),
        .Q(\r_tf_q_reg[length_n_0_][13] ));
  FDCE \r_tf_q_reg[length][14] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [14]),
        .Q(\r_tf_q_reg[length_n_0_][14] ));
  FDCE \r_tf_q_reg[length][15] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [15]),
        .Q(\r_tf_q_reg[length_n_0_][15] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[length][15]_i_2 
       (.CI(\r_tf_q_reg[length][7]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\r_tf_q_reg[length][15]_i_2_n_0 ,\r_tf_q_reg[length][15]_i_2_n_1 ,\r_tf_q_reg[length][15]_i_2_n_2 ,\r_tf_q_reg[length][15]_i_2_n_3 ,\r_tf_q_reg[length][15]_i_2_n_4 ,\r_tf_q_reg[length][15]_i_2_n_5 ,\r_tf_q_reg[length][15]_i_2_n_6 ,\r_tf_q_reg[length][15]_i_2_n_7 }),
        .DI({\r_tf_q_reg[length_n_0_][15] ,\r_tf_q_reg[length_n_0_][14] ,\r_tf_q_reg[length_n_0_][13] ,\r_tf_q_reg[length_n_0_][12] ,\r_tf_q_reg[length_n_0_][11] ,\r_tf_q_reg[length_n_0_][10] ,\r_tf_q_reg[length_n_0_][9] ,\r_tf_q_reg[length_n_0_][8] }),
        .O(\r_tf_q_reg[length][15]_0 ),
        .S({\r_tf_q[length][15]_i_3_n_0 ,\r_tf_q[length][15]_i_4_n_0 ,\r_tf_q[length][15]_i_5_n_0 ,\r_tf_q[length][15]_i_6_n_0 ,\r_tf_q[length][15]_i_7_n_0 ,\r_tf_q[length][15]_i_8_n_0 ,\r_tf_q[length][15]_i_9_n_0 ,\r_tf_q[length][15]_i_10_n_0 }));
  FDCE \r_tf_q_reg[length][16] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [16]),
        .Q(\r_tf_q_reg[length_n_0_][16] ));
  FDCE \r_tf_q_reg[length][17] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [17]),
        .Q(\r_tf_q_reg[length_n_0_][17] ));
  FDCE \r_tf_q_reg[length][18] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [18]),
        .Q(\r_tf_q_reg[length_n_0_][18] ));
  FDCE \r_tf_q_reg[length][19] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [19]),
        .Q(\r_tf_q_reg[length_n_0_][19] ));
  FDCE \r_tf_q_reg[length][1] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [1]),
        .Q(\r_tf_q_reg[length_n_0_][1] ));
  FDCE \r_tf_q_reg[length][20] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [20]),
        .Q(\r_tf_q_reg[length_n_0_][20] ));
  FDCE \r_tf_q_reg[length][21] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [21]),
        .Q(\r_tf_q_reg[length_n_0_][21] ));
  FDCE \r_tf_q_reg[length][22] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [22]),
        .Q(\r_tf_q_reg[length_n_0_][22] ));
  FDCE \r_tf_q_reg[length][23] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [23]),
        .Q(\r_tf_q_reg[length_n_0_][23] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[length][23]_i_2 
       (.CI(\r_tf_q_reg[length][15]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\r_tf_q_reg[length][23]_i_2_n_0 ,\r_tf_q_reg[length][23]_i_2_n_1 ,\r_tf_q_reg[length][23]_i_2_n_2 ,\r_tf_q_reg[length][23]_i_2_n_3 ,\r_tf_q_reg[length][23]_i_2_n_4 ,\r_tf_q_reg[length][23]_i_2_n_5 ,\r_tf_q_reg[length][23]_i_2_n_6 ,\r_tf_q_reg[length][23]_i_2_n_7 }),
        .DI({\r_tf_q_reg[length_n_0_][23] ,\r_tf_q_reg[length_n_0_][22] ,\r_tf_q_reg[length_n_0_][21] ,\r_tf_q_reg[length_n_0_][20] ,\r_tf_q_reg[length_n_0_][19] ,\r_tf_q_reg[length_n_0_][18] ,\r_tf_q_reg[length_n_0_][17] ,\r_tf_q_reg[length_n_0_][16] }),
        .O(\r_tf_q_reg[length][23]_0 ),
        .S({\r_tf_q[length][23]_i_3_n_0 ,\r_tf_q[length][23]_i_4_n_0 ,\r_tf_q[length][23]_i_5_n_0 ,\r_tf_q[length][23]_i_6_n_0 ,\r_tf_q[length][23]_i_7_n_0 ,\r_tf_q[length][23]_i_8_n_0 ,\r_tf_q[length][23]_i_9_n_0 ,\r_tf_q[length][23]_i_10_n_0 }));
  FDCE \r_tf_q_reg[length][24] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [24]),
        .Q(\r_tf_q_reg[length_n_0_][24] ));
  FDCE \r_tf_q_reg[length][25] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [25]),
        .Q(\r_tf_q_reg[length_n_0_][25] ));
  FDCE \r_tf_q_reg[length][26] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [26]),
        .Q(\r_tf_q_reg[length_n_0_][26] ));
  FDCE \r_tf_q_reg[length][27] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [27]),
        .Q(\r_tf_q_reg[length_n_0_][27] ));
  FDCE \r_tf_q_reg[length][28] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [28]),
        .Q(\r_tf_q_reg[length_n_0_][28] ));
  FDCE \r_tf_q_reg[length][29] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [29]),
        .Q(\r_tf_q_reg[length_n_0_][29] ));
  FDCE \r_tf_q_reg[length][2] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [2]),
        .Q(\r_tf_q_reg[length_n_0_][2] ));
  FDCE \r_tf_q_reg[length][30] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [30]),
        .Q(\r_tf_q_reg[length_n_0_][30] ));
  FDCE \r_tf_q_reg[length][31] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [31]),
        .Q(\r_tf_q_reg[length_n_0_][31] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[length][31]_i_2 
       (.CI(\r_tf_q_reg[length][23]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\r_tf_q_reg[length][31]_i_2_n_0 ,\r_tf_q_reg[length][31]_i_2_n_1 ,\r_tf_q_reg[length][31]_i_2_n_2 ,\r_tf_q_reg[length][31]_i_2_n_3 ,\r_tf_q_reg[length][31]_i_2_n_4 ,\r_tf_q_reg[length][31]_i_2_n_5 ,\r_tf_q_reg[length][31]_i_2_n_6 ,\r_tf_q_reg[length][31]_i_2_n_7 }),
        .DI({\r_tf_q_reg[length_n_0_][31] ,\r_tf_q_reg[length_n_0_][30] ,\r_tf_q_reg[length_n_0_][29] ,\r_tf_q_reg[length_n_0_][28] ,\r_tf_q_reg[length_n_0_][27] ,\r_tf_q_reg[length_n_0_][26] ,\r_tf_q_reg[length_n_0_][25] ,\r_tf_q_reg[length_n_0_][24] }),
        .O(\r_tf_q_reg[length][31]_0 ),
        .S({\r_tf_q[length][31]_i_3_n_0 ,\r_tf_q[length][31]_i_4_n_0 ,\r_tf_q[length][31]_i_5_n_0 ,\r_tf_q[length][31]_i_6_n_0 ,\r_tf_q[length][31]_i_7_n_0 ,\r_tf_q[length][31]_i_8_n_0 ,\r_tf_q[length][31]_i_9_n_0 ,\r_tf_q[length][31]_i_10_n_0 }));
  FDCE \r_tf_q_reg[length][32] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [32]),
        .Q(\r_tf_q_reg[length_n_0_][32] ));
  FDCE \r_tf_q_reg[length][33] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [33]),
        .Q(\r_tf_q_reg[length_n_0_][33] ));
  FDCE \r_tf_q_reg[length][34] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [34]),
        .Q(\r_tf_q_reg[length_n_0_][34] ));
  FDCE \r_tf_q_reg[length][35] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [35]),
        .Q(\r_tf_q_reg[length_n_0_][35] ));
  FDCE \r_tf_q_reg[length][36] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [36]),
        .Q(\r_tf_q_reg[length_n_0_][36] ));
  FDCE \r_tf_q_reg[length][37] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [37]),
        .Q(\r_tf_q_reg[length_n_0_][37] ));
  FDCE \r_tf_q_reg[length][38] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [38]),
        .Q(\r_tf_q_reg[length_n_0_][38] ));
  FDCE \r_tf_q_reg[length][39] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [39]),
        .Q(\r_tf_q_reg[length_n_0_][39] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[length][39]_i_2 
       (.CI(\r_tf_q_reg[length][31]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\r_tf_q_reg[length][39]_i_2_n_0 ,\r_tf_q_reg[length][39]_i_2_n_1 ,\r_tf_q_reg[length][39]_i_2_n_2 ,\r_tf_q_reg[length][39]_i_2_n_3 ,\r_tf_q_reg[length][39]_i_2_n_4 ,\r_tf_q_reg[length][39]_i_2_n_5 ,\r_tf_q_reg[length][39]_i_2_n_6 ,\r_tf_q_reg[length][39]_i_2_n_7 }),
        .DI({\r_tf_q_reg[length_n_0_][39] ,\r_tf_q_reg[length_n_0_][38] ,\r_tf_q_reg[length_n_0_][37] ,\r_tf_q_reg[length_n_0_][36] ,\r_tf_q_reg[length_n_0_][35] ,\r_tf_q_reg[length_n_0_][34] ,\r_tf_q_reg[length_n_0_][33] ,\r_tf_q_reg[length_n_0_][32] }),
        .O(\r_tf_q_reg[length][39]_0 ),
        .S({\r_tf_q[length][39]_i_3_n_0 ,\r_tf_q[length][39]_i_4_n_0 ,\r_tf_q[length][39]_i_5_n_0 ,\r_tf_q[length][39]_i_6_n_0 ,\r_tf_q[length][39]_i_7_n_0 ,\r_tf_q[length][39]_i_8_n_0 ,\r_tf_q[length][39]_i_9_n_0 ,\r_tf_q[length][39]_i_10_n_0 }));
  FDCE \r_tf_q_reg[length][3] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [3]),
        .Q(\r_tf_q_reg[length_n_0_][3] ));
  FDCE \r_tf_q_reg[length][40] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [40]),
        .Q(\r_tf_q_reg[length_n_0_][40] ));
  FDCE \r_tf_q_reg[length][41] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [41]),
        .Q(\r_tf_q_reg[length_n_0_][41] ));
  FDCE \r_tf_q_reg[length][42] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [42]),
        .Q(\r_tf_q_reg[length_n_0_][42] ));
  FDCE \r_tf_q_reg[length][43] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [43]),
        .Q(\r_tf_q_reg[length_n_0_][43] ));
  FDCE \r_tf_q_reg[length][44] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [44]),
        .Q(\r_tf_q_reg[length_n_0_][44] ));
  FDCE \r_tf_q_reg[length][45] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [45]),
        .Q(\r_tf_q_reg[length_n_0_][45] ));
  FDCE \r_tf_q_reg[length][46] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [46]),
        .Q(\r_tf_q_reg[length_n_0_][46] ));
  FDCE \r_tf_q_reg[length][47] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [47]),
        .Q(\r_tf_q_reg[length_n_0_][47] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[length][47]_i_2 
       (.CI(\r_tf_q_reg[length][39]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\r_tf_q_reg[length][47]_i_2_n_0 ,\r_tf_q_reg[length][47]_i_2_n_1 ,\r_tf_q_reg[length][47]_i_2_n_2 ,\r_tf_q_reg[length][47]_i_2_n_3 ,\r_tf_q_reg[length][47]_i_2_n_4 ,\r_tf_q_reg[length][47]_i_2_n_5 ,\r_tf_q_reg[length][47]_i_2_n_6 ,\r_tf_q_reg[length][47]_i_2_n_7 }),
        .DI({\r_tf_q_reg[length_n_0_][47] ,\r_tf_q_reg[length_n_0_][46] ,\r_tf_q_reg[length_n_0_][45] ,\r_tf_q_reg[length_n_0_][44] ,\r_tf_q_reg[length_n_0_][43] ,\r_tf_q_reg[length_n_0_][42] ,\r_tf_q_reg[length_n_0_][41] ,\r_tf_q_reg[length_n_0_][40] }),
        .O(\r_tf_q_reg[length][47]_0 ),
        .S({\r_tf_q[length][47]_i_3_n_0 ,\r_tf_q[length][47]_i_4_n_0 ,\r_tf_q[length][47]_i_5_n_0 ,\r_tf_q[length][47]_i_6_n_0 ,\r_tf_q[length][47]_i_7_n_0 ,\r_tf_q[length][47]_i_8_n_0 ,\r_tf_q[length][47]_i_9_n_0 ,\r_tf_q[length][47]_i_10_n_0 }));
  FDCE \r_tf_q_reg[length][48] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [48]),
        .Q(\r_tf_q_reg[length_n_0_][48] ));
  FDCE \r_tf_q_reg[length][49] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [49]),
        .Q(\r_tf_q_reg[length_n_0_][49] ));
  FDCE \r_tf_q_reg[length][4] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [4]),
        .Q(\r_tf_q_reg[length_n_0_][4] ));
  FDCE \r_tf_q_reg[length][50] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [50]),
        .Q(\r_tf_q_reg[length_n_0_][50] ));
  FDCE \r_tf_q_reg[length][51] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [51]),
        .Q(\r_tf_q_reg[length_n_0_][51] ));
  FDCE \r_tf_q_reg[length][52] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [52]),
        .Q(\r_tf_q_reg[length_n_0_][52] ));
  FDCE \r_tf_q_reg[length][53] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [53]),
        .Q(\r_tf_q_reg[length_n_0_][53] ));
  FDCE \r_tf_q_reg[length][54] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [54]),
        .Q(\r_tf_q_reg[length_n_0_][54] ));
  FDCE \r_tf_q_reg[length][55] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [55]),
        .Q(\r_tf_q_reg[length_n_0_][55] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[length][55]_i_2 
       (.CI(\r_tf_q_reg[length][47]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\r_tf_q_reg[length][55]_i_2_n_0 ,\r_tf_q_reg[length][55]_i_2_n_1 ,\r_tf_q_reg[length][55]_i_2_n_2 ,\r_tf_q_reg[length][55]_i_2_n_3 ,\r_tf_q_reg[length][55]_i_2_n_4 ,\r_tf_q_reg[length][55]_i_2_n_5 ,\r_tf_q_reg[length][55]_i_2_n_6 ,\r_tf_q_reg[length][55]_i_2_n_7 }),
        .DI({\r_tf_q_reg[length_n_0_][55] ,\r_tf_q_reg[length_n_0_][54] ,\r_tf_q_reg[length_n_0_][53] ,\r_tf_q_reg[length_n_0_][52] ,\r_tf_q_reg[length_n_0_][51] ,\r_tf_q_reg[length_n_0_][50] ,\r_tf_q_reg[length_n_0_][49] ,\r_tf_q_reg[length_n_0_][48] }),
        .O(\r_tf_q_reg[length][55]_0 ),
        .S({\r_tf_q[length][55]_i_3_n_0 ,\r_tf_q[length][55]_i_4_n_0 ,\r_tf_q[length][55]_i_5_n_0 ,\r_tf_q[length][55]_i_6_n_0 ,\r_tf_q[length][55]_i_7_n_0 ,\r_tf_q[length][55]_i_8_n_0 ,\r_tf_q[length][55]_i_9_n_0 ,\r_tf_q[length][55]_i_10_n_0 }));
  FDCE \r_tf_q_reg[length][56] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [56]),
        .Q(\r_tf_q_reg[length_n_0_][56] ));
  FDCE \r_tf_q_reg[length][57] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [57]),
        .Q(\r_tf_q_reg[length_n_0_][57] ));
  FDCE \r_tf_q_reg[length][58] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [58]),
        .Q(\r_tf_q_reg[length_n_0_][58] ));
  FDCE \r_tf_q_reg[length][59] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [59]),
        .Q(\r_tf_q_reg[length_n_0_][59] ));
  FDCE \r_tf_q_reg[length][5] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [5]),
        .Q(\r_tf_q_reg[length_n_0_][5] ));
  FDCE \r_tf_q_reg[length][60] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [60]),
        .Q(\r_tf_q_reg[length_n_0_][60] ));
  FDCE \r_tf_q_reg[length][61] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [61]),
        .Q(\r_tf_q_reg[length_n_0_][61] ));
  FDCE \r_tf_q_reg[length][62] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [62]),
        .Q(\r_tf_q_reg[length_n_0_][62] ));
  FDCE \r_tf_q_reg[length][63] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [63]),
        .Q(\r_tf_q_reg[length_n_0_][63] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[length][63]_i_2 
       (.CI(\r_tf_q_reg[length][55]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_r_tf_q_reg[length][63]_i_2_CO_UNCONNECTED [7],\r_tf_q_reg[length][63]_i_2_n_1 ,\r_tf_q_reg[length][63]_i_2_n_2 ,\r_tf_q_reg[length][63]_i_2_n_3 ,\r_tf_q_reg[length][63]_i_2_n_4 ,\r_tf_q_reg[length][63]_i_2_n_5 ,\r_tf_q_reg[length][63]_i_2_n_6 ,\r_tf_q_reg[length][63]_i_2_n_7 }),
        .DI({1'b0,\r_tf_q_reg[length_n_0_][62] ,\r_tf_q_reg[length_n_0_][61] ,\r_tf_q_reg[length_n_0_][60] ,\r_tf_q_reg[length_n_0_][59] ,\r_tf_q_reg[length_n_0_][58] ,\r_tf_q_reg[length_n_0_][57] ,\r_tf_q_reg[length_n_0_][56] }),
        .O(\r_tf_q_reg[length][62]_0 ),
        .S({\r_tf_q[length][63]_i_3_n_0 ,\r_tf_q[length][63]_i_4_n_0 ,\r_tf_q[length][63]_i_5_n_0 ,\r_tf_q[length][63]_i_6_n_0 ,\r_tf_q[length][63]_i_7_n_0 ,\r_tf_q[length][63]_i_8_n_0 ,\r_tf_q[length][63]_i_9_n_0 ,\r_tf_q[length][63]_i_10_n_0 }));
  FDCE \r_tf_q_reg[length][6] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [6]),
        .Q(\r_tf_q_reg[length_n_0_][6] ));
  FDCE \r_tf_q_reg[length][7] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [7]),
        .Q(\r_tf_q_reg[length_n_0_][7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \r_tf_q_reg[length][7]_i_2 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\r_tf_q_reg[length][7]_i_2_n_0 ,\r_tf_q_reg[length][7]_i_2_n_1 ,\r_tf_q_reg[length][7]_i_2_n_2 ,\r_tf_q_reg[length][7]_i_2_n_3 ,\r_tf_q_reg[length][7]_i_2_n_4 ,\r_tf_q_reg[length][7]_i_2_n_5 ,\r_tf_q_reg[length][7]_i_2_n_6 ,\r_tf_q_reg[length][7]_i_2_n_7 }),
        .DI({\r_tf_q_reg[length_n_0_][7] ,\r_tf_q_reg[length_n_0_][6] ,\r_tf_q_reg[length_n_0_][5] ,\r_tf_q_reg[length_n_0_][4] ,\r_tf_q_reg[length_n_0_][3] ,\r_tf_q_reg[length_n_0_][2] ,\r_tf_q_reg[length_n_0_][1] ,\r_tf_q_reg[length_n_0_][0] }),
        .O(O),
        .S({\r_tf_q[length][7]_i_3_n_0 ,\r_tf_q[length][7]_i_4_n_0 ,\r_tf_q[length][7]_i_5_n_0 ,\r_tf_q[length][7]_i_6_n_0 ,\r_tf_q[length][7]_i_7_n_0 ,\r_tf_q[length][7]_i_8_n_0 ,\r_tf_q[length][7]_i_9_n_0 ,\r_tf_q[length][7]_i_10_n_0 }));
  FDCE \r_tf_q_reg[length][8] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [8]),
        .Q(\r_tf_q_reg[length_n_0_][8] ));
  FDCE \r_tf_q_reg[length][9] 
       (.C(clk),
        .CE(\r_tf_q[addr][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q_reg[length][63]_0 [9]),
        .Q(\r_tf_q_reg[length_n_0_][9] ));
  FDCE \r_tf_q_reg[valid] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\r_tf_q[valid]_i_1_n_0 ),
        .Q(p_0_in__0));
  LUT2 #(
    .INIT(4'h6)) 
    \status_cnt_q[3]_i_1 
       (.I0(write_pointer_q0),
        .I1(read_pointer_q0),
        .O(status_cnt_n));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 w_done1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({w_done1_carry_n_0,w_done1_carry_n_1,w_done1_carry_n_2,w_done1_carry_n_3,w_done1_carry_n_4,w_done1_carry_n_5,w_done1_carry_n_6,w_done1_carry_n_7}),
        .DI({w_done1_carry_i_1_n_0,w_done1_carry_i_2_n_0,w_done1_carry_i_3_n_0,w_done1_carry_i_4_n_0,w_done1_carry_i_5_n_0,w_done1_carry_i_6_n_0,w_done1_carry_i_7_n_0,w_done1_carry_i_8_n_0}),
        .O(NLW_w_done1_carry_O_UNCONNECTED[7:0]),
        .S({w_done1_carry_i_9_n_0,w_done1_carry_i_10_n_0,w_done1_carry_i_11_n_0,w_done1_carry_i_12_n_0,w_done1_carry_i_13_n_0,w_done1_carry_i_14_n_0,w_done1_carry_i_15_n_0,w_done1_carry_i_16_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 w_done1_carry__0
       (.CI(w_done1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({w_done1_carry__0_n_0,w_done1_carry__0_n_1,w_done1_carry__0_n_2,w_done1_carry__0_n_3,w_done1_carry__0_n_4,w_done1_carry__0_n_5,w_done1_carry__0_n_6,w_done1_carry__0_n_7}),
        .DI({w_done1_carry__0_i_1_n_0,w_done1_carry__0_i_2_n_0,w_done1_carry__0_i_3_n_0,w_done1_carry__0_i_4_n_0,w_done1_carry__0_i_5_n_0,w_done1_carry__0_i_6_n_0,w_done1_carry__0_i_7_n_0,w_done1_carry__0_i_8_n_0}),
        .O(NLW_w_done1_carry__0_O_UNCONNECTED[7:0]),
        .S({w_done1_carry__0_i_9_n_0,w_done1_carry__0_i_10_n_0,w_done1_carry__0_i_11_n_0,w_done1_carry__0_i_12_n_0,w_done1_carry__0_i_13_n_0,w_done1_carry__0_i_14_n_0,w_done1_carry__0_i_15_n_0,w_done1_carry__0_i_16_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__0_i_1
       (.I0(\w_tf_q_reg[length_n_0_][31] ),
        .I1(\w_tf_q_reg[length_n_0_][30] ),
        .O(w_done1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__0_i_10
       (.I0(\w_tf_q_reg[length_n_0_][28] ),
        .I1(\w_tf_q_reg[length_n_0_][29] ),
        .O(w_done1_carry__0_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__0_i_11
       (.I0(\w_tf_q_reg[length_n_0_][26] ),
        .I1(\w_tf_q_reg[length_n_0_][27] ),
        .O(w_done1_carry__0_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__0_i_12
       (.I0(\w_tf_q_reg[length_n_0_][24] ),
        .I1(\w_tf_q_reg[length_n_0_][25] ),
        .O(w_done1_carry__0_i_12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__0_i_13
       (.I0(\w_tf_q_reg[length_n_0_][22] ),
        .I1(\w_tf_q_reg[length_n_0_][23] ),
        .O(w_done1_carry__0_i_13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__0_i_14
       (.I0(\w_tf_q_reg[length_n_0_][20] ),
        .I1(\w_tf_q_reg[length_n_0_][21] ),
        .O(w_done1_carry__0_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__0_i_15
       (.I0(\w_tf_q_reg[length_n_0_][18] ),
        .I1(\w_tf_q_reg[length_n_0_][19] ),
        .O(w_done1_carry__0_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__0_i_16
       (.I0(\w_tf_q_reg[length_n_0_][16] ),
        .I1(\w_tf_q_reg[length_n_0_][17] ),
        .O(w_done1_carry__0_i_16_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__0_i_2
       (.I0(\w_tf_q_reg[length_n_0_][29] ),
        .I1(\w_tf_q_reg[length_n_0_][28] ),
        .O(w_done1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__0_i_3
       (.I0(\w_tf_q_reg[length_n_0_][27] ),
        .I1(\w_tf_q_reg[length_n_0_][26] ),
        .O(w_done1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__0_i_4
       (.I0(\w_tf_q_reg[length_n_0_][25] ),
        .I1(\w_tf_q_reg[length_n_0_][24] ),
        .O(w_done1_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__0_i_5
       (.I0(\w_tf_q_reg[length_n_0_][23] ),
        .I1(\w_tf_q_reg[length_n_0_][22] ),
        .O(w_done1_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__0_i_6
       (.I0(\w_tf_q_reg[length_n_0_][21] ),
        .I1(\w_tf_q_reg[length_n_0_][20] ),
        .O(w_done1_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__0_i_7
       (.I0(\w_tf_q_reg[length_n_0_][19] ),
        .I1(\w_tf_q_reg[length_n_0_][18] ),
        .O(w_done1_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__0_i_8
       (.I0(\w_tf_q_reg[length_n_0_][17] ),
        .I1(\w_tf_q_reg[length_n_0_][16] ),
        .O(w_done1_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__0_i_9
       (.I0(\w_tf_q_reg[length_n_0_][30] ),
        .I1(\w_tf_q_reg[length_n_0_][31] ),
        .O(w_done1_carry__0_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 w_done1_carry__1
       (.CI(w_done1_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({w_done1_carry__1_n_0,w_done1_carry__1_n_1,w_done1_carry__1_n_2,w_done1_carry__1_n_3,w_done1_carry__1_n_4,w_done1_carry__1_n_5,w_done1_carry__1_n_6,w_done1_carry__1_n_7}),
        .DI({w_done1_carry__1_i_1_n_0,w_done1_carry__1_i_2_n_0,w_done1_carry__1_i_3_n_0,w_done1_carry__1_i_4_n_0,w_done1_carry__1_i_5_n_0,w_done1_carry__1_i_6_n_0,w_done1_carry__1_i_7_n_0,w_done1_carry__1_i_8_n_0}),
        .O(NLW_w_done1_carry__1_O_UNCONNECTED[7:0]),
        .S({w_done1_carry__1_i_9_n_0,w_done1_carry__1_i_10_n_0,w_done1_carry__1_i_11_n_0,w_done1_carry__1_i_12_n_0,w_done1_carry__1_i_13_n_0,w_done1_carry__1_i_14_n_0,w_done1_carry__1_i_15_n_0,w_done1_carry__1_i_16_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__1_i_1
       (.I0(\w_tf_q_reg[length_n_0_][47] ),
        .I1(\w_tf_q_reg[length_n_0_][46] ),
        .O(w_done1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__1_i_10
       (.I0(\w_tf_q_reg[length_n_0_][44] ),
        .I1(\w_tf_q_reg[length_n_0_][45] ),
        .O(w_done1_carry__1_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__1_i_11
       (.I0(\w_tf_q_reg[length_n_0_][42] ),
        .I1(\w_tf_q_reg[length_n_0_][43] ),
        .O(w_done1_carry__1_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__1_i_12
       (.I0(\w_tf_q_reg[length_n_0_][40] ),
        .I1(\w_tf_q_reg[length_n_0_][41] ),
        .O(w_done1_carry__1_i_12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__1_i_13
       (.I0(\w_tf_q_reg[length_n_0_][38] ),
        .I1(\w_tf_q_reg[length_n_0_][39] ),
        .O(w_done1_carry__1_i_13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__1_i_14
       (.I0(\w_tf_q_reg[length_n_0_][36] ),
        .I1(\w_tf_q_reg[length_n_0_][37] ),
        .O(w_done1_carry__1_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__1_i_15
       (.I0(\w_tf_q_reg[length_n_0_][34] ),
        .I1(\w_tf_q_reg[length_n_0_][35] ),
        .O(w_done1_carry__1_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__1_i_16
       (.I0(\w_tf_q_reg[length_n_0_][32] ),
        .I1(\w_tf_q_reg[length_n_0_][33] ),
        .O(w_done1_carry__1_i_16_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__1_i_2
       (.I0(\w_tf_q_reg[length_n_0_][45] ),
        .I1(\w_tf_q_reg[length_n_0_][44] ),
        .O(w_done1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__1_i_3
       (.I0(\w_tf_q_reg[length_n_0_][43] ),
        .I1(\w_tf_q_reg[length_n_0_][42] ),
        .O(w_done1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__1_i_4
       (.I0(\w_tf_q_reg[length_n_0_][41] ),
        .I1(\w_tf_q_reg[length_n_0_][40] ),
        .O(w_done1_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__1_i_5
       (.I0(\w_tf_q_reg[length_n_0_][39] ),
        .I1(\w_tf_q_reg[length_n_0_][38] ),
        .O(w_done1_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__1_i_6
       (.I0(\w_tf_q_reg[length_n_0_][37] ),
        .I1(\w_tf_q_reg[length_n_0_][36] ),
        .O(w_done1_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__1_i_7
       (.I0(\w_tf_q_reg[length_n_0_][35] ),
        .I1(\w_tf_q_reg[length_n_0_][34] ),
        .O(w_done1_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__1_i_8
       (.I0(\w_tf_q_reg[length_n_0_][33] ),
        .I1(\w_tf_q_reg[length_n_0_][32] ),
        .O(w_done1_carry__1_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__1_i_9
       (.I0(\w_tf_q_reg[length_n_0_][46] ),
        .I1(\w_tf_q_reg[length_n_0_][47] ),
        .O(w_done1_carry__1_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 w_done1_carry__2
       (.CI(w_done1_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({CO,w_done1_carry__2_n_1,w_done1_carry__2_n_2,w_done1_carry__2_n_3,w_done1_carry__2_n_4,w_done1_carry__2_n_5,w_done1_carry__2_n_6,w_done1_carry__2_n_7}),
        .DI({w_done1_carry__2_i_1_n_0,w_done1_carry__2_i_2_n_0,w_done1_carry__2_i_3_n_0,w_done1_carry__2_i_4_n_0,w_done1_carry__2_i_5_n_0,w_done1_carry__2_i_6_n_0,w_done1_carry__2_i_7_n_0,w_done1_carry__2_i_8_n_0}),
        .O(NLW_w_done1_carry__2_O_UNCONNECTED[7:0]),
        .S({w_done1_carry__2_i_9_n_0,w_done1_carry__2_i_10_n_0,w_done1_carry__2_i_11_n_0,w_done1_carry__2_i_12_n_0,w_done1_carry__2_i_13_n_0,w_done1_carry__2_i_14_n_0,w_done1_carry__2_i_15_n_0,w_done1_carry__2_i_16_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__2_i_1
       (.I0(\w_tf_q_reg[length_n_0_][63] ),
        .I1(\w_tf_q_reg[length_n_0_][62] ),
        .O(w_done1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__2_i_10
       (.I0(\w_tf_q_reg[length_n_0_][60] ),
        .I1(\w_tf_q_reg[length_n_0_][61] ),
        .O(w_done1_carry__2_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__2_i_11
       (.I0(\w_tf_q_reg[length_n_0_][58] ),
        .I1(\w_tf_q_reg[length_n_0_][59] ),
        .O(w_done1_carry__2_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__2_i_12
       (.I0(\w_tf_q_reg[length_n_0_][56] ),
        .I1(\w_tf_q_reg[length_n_0_][57] ),
        .O(w_done1_carry__2_i_12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__2_i_13
       (.I0(\w_tf_q_reg[length_n_0_][54] ),
        .I1(\w_tf_q_reg[length_n_0_][55] ),
        .O(w_done1_carry__2_i_13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__2_i_14
       (.I0(\w_tf_q_reg[length_n_0_][52] ),
        .I1(\w_tf_q_reg[length_n_0_][53] ),
        .O(w_done1_carry__2_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__2_i_15
       (.I0(\w_tf_q_reg[length_n_0_][50] ),
        .I1(\w_tf_q_reg[length_n_0_][51] ),
        .O(w_done1_carry__2_i_15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__2_i_16
       (.I0(\w_tf_q_reg[length_n_0_][48] ),
        .I1(\w_tf_q_reg[length_n_0_][49] ),
        .O(w_done1_carry__2_i_16_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__2_i_2
       (.I0(\w_tf_q_reg[length_n_0_][61] ),
        .I1(\w_tf_q_reg[length_n_0_][60] ),
        .O(w_done1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__2_i_3
       (.I0(\w_tf_q_reg[length_n_0_][59] ),
        .I1(\w_tf_q_reg[length_n_0_][58] ),
        .O(w_done1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__2_i_4
       (.I0(\w_tf_q_reg[length_n_0_][57] ),
        .I1(\w_tf_q_reg[length_n_0_][56] ),
        .O(w_done1_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__2_i_5
       (.I0(\w_tf_q_reg[length_n_0_][55] ),
        .I1(\w_tf_q_reg[length_n_0_][54] ),
        .O(w_done1_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__2_i_6
       (.I0(\w_tf_q_reg[length_n_0_][53] ),
        .I1(\w_tf_q_reg[length_n_0_][52] ),
        .O(w_done1_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__2_i_7
       (.I0(\w_tf_q_reg[length_n_0_][51] ),
        .I1(\w_tf_q_reg[length_n_0_][50] ),
        .O(w_done1_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry__2_i_8
       (.I0(\w_tf_q_reg[length_n_0_][49] ),
        .I1(\w_tf_q_reg[length_n_0_][48] ),
        .O(w_done1_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry__2_i_9
       (.I0(\w_tf_q_reg[length_n_0_][62] ),
        .I1(\w_tf_q_reg[length_n_0_][63] ),
        .O(w_done1_carry__2_i_9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry_i_1
       (.I0(\w_tf_q_reg[length_n_0_][15] ),
        .I1(\w_tf_q_reg[length_n_0_][14] ),
        .O(w_done1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry_i_10
       (.I0(\w_tf_q_reg[length_n_0_][12] ),
        .I1(\w_tf_q_reg[length_n_0_][13] ),
        .O(w_done1_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h8822882288288222)) 
    w_done1_carry_i_11
       (.I0(w_done1_carry_i_28_n_0),
        .I1(\w_tf_q_reg[length_n_0_][10] ),
        .I2(\opt_tf_q_reg[decouple_rw]_0 ),
        .I3(w_num_bytes_to_pb[10]),
        .I4(r_num_bytes_to_pb[10]),
        .I5(c_num_bytes_to_pb1),
        .O(w_done1_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'h8822882288288222)) 
    w_done1_carry_i_12
       (.I0(w_done1_carry_i_29_n_0),
        .I1(\w_tf_q_reg[length_n_0_][8] ),
        .I2(\opt_tf_q_reg[decouple_rw]_0 ),
        .I3(w_num_bytes_to_pb[8]),
        .I4(r_num_bytes_to_pb[8]),
        .I5(c_num_bytes_to_pb1),
        .O(w_done1_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h8822882288288222)) 
    w_done1_carry_i_13
       (.I0(w_done1_carry_i_30_n_0),
        .I1(\w_tf_q_reg[length_n_0_][6] ),
        .I2(\opt_tf_q_reg[decouple_rw]_0 ),
        .I3(w_num_bytes_to_pb[6]),
        .I4(r_num_bytes_to_pb[6]),
        .I5(c_num_bytes_to_pb1),
        .O(w_done1_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h8822882288288222)) 
    w_done1_carry_i_14
       (.I0(w_done1_carry_i_31_n_0),
        .I1(\w_tf_q_reg[length_n_0_][4] ),
        .I2(\opt_tf_q_reg[decouple_rw]_0 ),
        .I3(w_num_bytes_to_pb[4]),
        .I4(r_num_bytes_to_pb[4]),
        .I5(c_num_bytes_to_pb1),
        .O(w_done1_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'hAA00A82000AA028A)) 
    w_done1_carry_i_15
       (.I0(w_done1_carry_i_32_n_0),
        .I1(c_num_bytes_to_pb1),
        .I2(r_num_bytes_to_pb[2]),
        .I3(w_num_bytes_to_pb[2]),
        .I4(\opt_tf_q_reg[decouple_rw]_0 ),
        .I5(\w_tf_q_reg[length_n_0_][2] ),
        .O(w_done1_carry_i_15_n_0));
  LUT6 #(
    .INIT(64'hAA00A82000AA028A)) 
    w_done1_carry_i_16
       (.I0(w_done1_carry_i_33_n_0),
        .I1(c_num_bytes_to_pb1),
        .I2(\r_tf_q_reg[addr][63]_0 [0]),
        .I3(Q[0]),
        .I4(\opt_tf_q_reg[decouple_rw]_0 ),
        .I5(\w_tf_q_reg[length_n_0_][0] ),
        .O(w_done1_carry_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h0F1B)) 
    w_done1_carry_i_17
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[11]),
        .I2(w_num_bytes_to_pb[11]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(w_done1_carry_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h0F1B)) 
    w_done1_carry_i_18
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[10]),
        .I2(w_num_bytes_to_pb[10]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(w_done1_carry_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h0F1B)) 
    w_done1_carry_i_19
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[9]),
        .I2(w_num_bytes_to_pb[9]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(w_done1_carry_i_19_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    w_done1_carry_i_2
       (.I0(\w_tf_q_reg[length_n_0_][13] ),
        .I1(\w_tf_q_reg[length_n_0_][12] ),
        .O(w_done1_carry_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h0F1B)) 
    w_done1_carry_i_20
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[8]),
        .I2(w_num_bytes_to_pb[8]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(w_done1_carry_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h0F1B)) 
    w_done1_carry_i_21
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[7]),
        .I2(w_num_bytes_to_pb[7]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(w_done1_carry_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h0F1B)) 
    w_done1_carry_i_22
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[6]),
        .I2(w_num_bytes_to_pb[6]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(w_done1_carry_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0F1B)) 
    w_done1_carry_i_23
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[5]),
        .I2(w_num_bytes_to_pb[5]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(w_done1_carry_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h0F1B)) 
    w_done1_carry_i_24
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[4]),
        .I2(w_num_bytes_to_pb[4]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(w_done1_carry_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h0F1B)) 
    w_done1_carry_i_25
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[3]),
        .I2(w_num_bytes_to_pb[3]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(w_done1_carry_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h0F1B)) 
    w_done1_carry_i_26
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[2]),
        .I2(w_num_bytes_to_pb[2]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(w_done1_carry_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h0F1B)) 
    w_done1_carry_i_27
       (.I0(c_num_bytes_to_pb1),
        .I1(\r_tf_q_reg[addr][63]_0 [0]),
        .I2(Q[0]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .O(w_done1_carry_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    w_done1_carry_i_28
       (.I0(\w_tf_q_reg[length_n_0_][11] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[11]),
        .I3(r_num_bytes_to_pb[11]),
        .I4(c_num_bytes_to_pb1),
        .O(w_done1_carry_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    w_done1_carry_i_29
       (.I0(\w_tf_q_reg[length_n_0_][9] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[9]),
        .I3(r_num_bytes_to_pb[9]),
        .I4(c_num_bytes_to_pb1),
        .O(w_done1_carry_i_29_n_0));
  LUT4 #(
    .INIT(16'hE888)) 
    w_done1_carry_i_3
       (.I0(\w_tf_q_reg[length_n_0_][11] ),
        .I1(w_done1_carry_i_17_n_0),
        .I2(w_done1_carry_i_18_n_0),
        .I3(\w_tf_q_reg[length_n_0_][10] ),
        .O(w_done1_carry_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    w_done1_carry_i_30
       (.I0(\w_tf_q_reg[length_n_0_][7] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[7]),
        .I3(r_num_bytes_to_pb[7]),
        .I4(c_num_bytes_to_pb1),
        .O(w_done1_carry_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    w_done1_carry_i_31
       (.I0(\w_tf_q_reg[length_n_0_][5] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[5]),
        .I3(r_num_bytes_to_pb[5]),
        .I4(c_num_bytes_to_pb1),
        .O(w_done1_carry_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    w_done1_carry_i_32
       (.I0(\w_tf_q_reg[length_n_0_][3] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[3]),
        .I3(r_num_bytes_to_pb[3]),
        .I4(c_num_bytes_to_pb1),
        .O(w_done1_carry_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    w_done1_carry_i_33
       (.I0(\w_tf_q_reg[length_n_0_][1] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[1]),
        .I3(r_num_bytes_to_pb[1]),
        .I4(c_num_bytes_to_pb1),
        .O(w_done1_carry_i_33_n_0));
  LUT4 #(
    .INIT(16'hE888)) 
    w_done1_carry_i_4
       (.I0(\w_tf_q_reg[length_n_0_][9] ),
        .I1(w_done1_carry_i_19_n_0),
        .I2(w_done1_carry_i_20_n_0),
        .I3(\w_tf_q_reg[length_n_0_][8] ),
        .O(w_done1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hE888)) 
    w_done1_carry_i_5
       (.I0(\w_tf_q_reg[length_n_0_][7] ),
        .I1(w_done1_carry_i_21_n_0),
        .I2(w_done1_carry_i_22_n_0),
        .I3(\w_tf_q_reg[length_n_0_][6] ),
        .O(w_done1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'hE888)) 
    w_done1_carry_i_6
       (.I0(\w_tf_q_reg[length_n_0_][5] ),
        .I1(w_done1_carry_i_23_n_0),
        .I2(w_done1_carry_i_24_n_0),
        .I3(\w_tf_q_reg[length_n_0_][4] ),
        .O(w_done1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'hE888)) 
    w_done1_carry_i_7
       (.I0(\w_tf_q_reg[length_n_0_][3] ),
        .I1(w_done1_carry_i_25_n_0),
        .I2(\w_tf_q_reg[length_n_0_][2] ),
        .I3(w_done1_carry_i_26_n_0),
        .O(w_done1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'hE888)) 
    w_done1_carry_i_8
       (.I0(\w_tf_q_reg[length_n_0_][1] ),
        .I1(\mem_q[0][tailer][1]_i_2_n_0 ),
        .I2(\w_tf_q_reg[length_n_0_][0] ),
        .I3(w_done1_carry_i_27_n_0),
        .O(w_done1_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    w_done1_carry_i_9
       (.I0(\w_tf_q_reg[length_n_0_][14] ),
        .I1(\w_tf_q_reg[length_n_0_][15] ),
        .O(w_done1_carry_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_req_o[aw_req][len]0_carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\w_req_o[aw_req][len]0_carry_n_0 ,\w_req_o[aw_req][len]0_carry_n_1 ,\w_req_o[aw_req][len]0_carry_n_2 ,\w_req_o[aw_req][len]0_carry_n_3 ,\w_req_o[aw_req][len]0_carry_n_4 ,\w_req_o[aw_req][len]0_carry_n_5 ,\w_req_o[aw_req][len]0_carry_n_6 ,\w_req_o[aw_req][len]0_carry_n_7 }),
        .DI({\w_req_o[aw_req][len]0_carry_i_1_n_0 ,\w_req_o[aw_req][len]0_carry_i_2_n_0 ,\w_req_o[aw_req][len]0_carry_i_3_n_0 ,\w_req_o[aw_req][len]0_carry_i_4_n_0 ,\w_req_o[aw_req][len]0_carry_i_5_n_0 ,\w_req_o[aw_req][len]0_carry_i_6_n_0 ,\w_req_o[aw_req][len]0_carry_i_7_n_0 ,\w_req_o[aw_req][len]0_carry_i_8_n_0 }),
        .O({\opt_tf_q_reg[decouple_rw]_1 [4:0],\NLW_w_req_o[aw_req][len]0_carry_O_UNCONNECTED [2:0]}),
        .S({\w_req_o[aw_req][len]0_carry_i_9_n_0 ,\w_req_o[aw_req][len]0_carry_i_10_n_0 ,\w_req_o[aw_req][len]0_carry_i_11_n_0 ,\w_req_o[aw_req][len]0_carry_i_12_n_0 ,\w_req_o[aw_req][len]0_carry_i_13_n_0 ,\w_req_o[aw_req][len]0_carry_i_14_n_0 ,\w_req_o[aw_req][len]0_carry_i_15_n_0 ,\w_req_o[aw_req][len]0_carry_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_req_o[aw_req][len]0_carry__0 
       (.CI(\w_req_o[aw_req][len]0_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_w_req_o[aw_req][len]0_carry__0_CO_UNCONNECTED [7:2],\w_req_o[aw_req][len]0_carry__0_n_6 ,\w_req_o[aw_req][len]0_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\w_req_o[aw_req][len]0_carry__0_i_1_n_0 ,\w_req_o[aw_req][len]0_carry__0_i_2_n_0 }),
        .O({\NLW_w_req_o[aw_req][len]0_carry__0_O_UNCONNECTED [7:3],\opt_tf_q_reg[decouple_rw]_1 [7:5]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\w_req_o[aw_req][len]0_carry__0_i_3_n_0 ,\w_req_o[aw_req][len]0_carry__0_i_4_n_0 ,\w_req_o[aw_req][len]0_carry__0_i_5_n_0 }));
  LUT6 #(
    .INIT(64'h0F1B00000F1BFFFF)) 
    \w_req_o[aw_req][len]0_carry__0_i_1 
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[9]),
        .I2(w_num_bytes_to_pb[9]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .I4(CO),
        .I5(\w_tf_q_reg[length_n_0_][9] ),
        .O(\w_req_o[aw_req][len]0_carry__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B00000F1BFFFF)) 
    \w_req_o[aw_req][len]0_carry__0_i_2 
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[8]),
        .I2(w_num_bytes_to_pb[8]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .I4(CO),
        .I5(\w_tf_q_reg[length_n_0_][8] ),
        .O(\w_req_o[aw_req][len]0_carry__0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \w_req_o[aw_req][len]0_carry__0_i_3 
       (.I0(\w_tf_q_reg[length_n_0_][9] ),
        .I1(w_done1_carry_i_19_n_0),
        .I2(\w_tf_q_reg[length_n_0_][10] ),
        .I3(CO),
        .I4(w_done1_carry_i_18_n_0),
        .O(\w_req_o[aw_req][len]0_carry__0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \w_req_o[aw_req][len]0_carry__0_i_4 
       (.I0(\w_tf_q_reg[length_n_0_][8] ),
        .I1(w_done1_carry_i_20_n_0),
        .I2(\w_tf_q_reg[length_n_0_][9] ),
        .I3(CO),
        .I4(w_done1_carry_i_19_n_0),
        .O(\w_req_o[aw_req][len]0_carry__0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \w_req_o[aw_req][len]0_carry__0_i_5 
       (.I0(\w_tf_q_reg[length_n_0_][7] ),
        .I1(w_done1_carry_i_21_n_0),
        .I2(\w_tf_q_reg[length_n_0_][8] ),
        .I3(CO),
        .I4(w_done1_carry_i_20_n_0),
        .O(\w_req_o[aw_req][len]0_carry__0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B00000F1BFFFF)) 
    \w_req_o[aw_req][len]0_carry_i_1 
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[7]),
        .I2(w_num_bytes_to_pb[7]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .I4(CO),
        .I5(\w_tf_q_reg[length_n_0_][7] ),
        .O(\w_req_o[aw_req][len]0_carry_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \w_req_o[aw_req][len]0_carry_i_10 
       (.I0(\w_tf_q_reg[length_n_0_][5] ),
        .I1(w_done1_carry_i_23_n_0),
        .I2(\w_tf_q_reg[length_n_0_][6] ),
        .I3(CO),
        .I4(w_done1_carry_i_22_n_0),
        .O(\w_req_o[aw_req][len]0_carry_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \w_req_o[aw_req][len]0_carry_i_11 
       (.I0(\w_tf_q_reg[length_n_0_][4] ),
        .I1(w_done1_carry_i_24_n_0),
        .I2(\w_tf_q_reg[length_n_0_][5] ),
        .I3(CO),
        .I4(w_done1_carry_i_23_n_0),
        .O(\w_req_o[aw_req][len]0_carry_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \w_req_o[aw_req][len]0_carry_i_12 
       (.I0(\w_tf_q_reg[length_n_0_][3] ),
        .I1(w_done1_carry_i_25_n_0),
        .I2(\w_tf_q_reg[length_n_0_][4] ),
        .I3(CO),
        .I4(w_done1_carry_i_24_n_0),
        .O(\w_req_o[aw_req][len]0_carry_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AFC03F5F5FC03)) 
    \w_req_o[aw_req][len]0_carry_i_13 
       (.I0(w_done1_carry_i_26_n_0),
        .I1(\w_tf_q_reg[length_n_0_][2] ),
        .I2(Q[2]),
        .I3(\w_tf_q_reg[length_n_0_][3] ),
        .I4(CO),
        .I5(w_done1_carry_i_25_n_0),
        .O(\w_req_o[aw_req][len]0_carry_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8B74748B748B748B)) 
    \w_req_o[aw_req][len]0_carry_i_14 
       (.I0(w_done1_carry_i_26_n_0),
        .I1(CO),
        .I2(\w_tf_q_reg[length_n_0_][2] ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\mem_q[0][tailer][2]_i_2_n_0 ),
        .O(\w_req_o[aw_req][len]0_carry_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF74008B008BFF74)) 
    \w_req_o[aw_req][len]0_carry_i_15 
       (.I0(w_done1_carry_i_27_n_0),
        .I1(CO),
        .I2(\w_tf_q_reg[length_n_0_][0] ),
        .I3(Q[0]),
        .I4(\mem_q[0][tailer][2]_i_2_n_0 ),
        .I5(Q[1]),
        .O(\w_req_o[aw_req][len]0_carry_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h1111111D22222E22)) 
    \w_req_o[aw_req][len]0_carry_i_16 
       (.I0(\w_tf_q_reg[length_n_0_][0] ),
        .I1(CO),
        .I2(c_num_bytes_to_pb1),
        .I3(\r_tf_q_reg[addr][63]_0 [0]),
        .I4(\opt_tf_q_reg[decouple_rw]_0 ),
        .I5(Q[0]),
        .O(\w_req_o[aw_req][len]0_carry_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B00000F1BFFFF)) 
    \w_req_o[aw_req][len]0_carry_i_2 
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[6]),
        .I2(w_num_bytes_to_pb[6]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .I4(CO),
        .I5(\w_tf_q_reg[length_n_0_][6] ),
        .O(\w_req_o[aw_req][len]0_carry_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B00000F1BFFFF)) 
    \w_req_o[aw_req][len]0_carry_i_3 
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[5]),
        .I2(w_num_bytes_to_pb[5]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .I4(CO),
        .I5(\w_tf_q_reg[length_n_0_][5] ),
        .O(\w_req_o[aw_req][len]0_carry_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B00000F1BFFFF)) 
    \w_req_o[aw_req][len]0_carry_i_4 
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[4]),
        .I2(w_num_bytes_to_pb[4]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .I4(CO),
        .I5(\w_tf_q_reg[length_n_0_][4] ),
        .O(\w_req_o[aw_req][len]0_carry_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B00000F1BFFFF)) 
    \w_req_o[aw_req][len]0_carry_i_5 
       (.I0(c_num_bytes_to_pb1),
        .I1(r_num_bytes_to_pb[3]),
        .I2(w_num_bytes_to_pb[3]),
        .I3(\opt_tf_q_reg[decouple_rw]_0 ),
        .I4(CO),
        .I5(\w_tf_q_reg[length_n_0_][3] ),
        .O(\w_req_o[aw_req][len]0_carry_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h59A9)) 
    \w_req_o[aw_req][len]0_carry_i_6 
       (.I0(Q[2]),
        .I1(\w_tf_q_reg[length_n_0_][2] ),
        .I2(CO),
        .I3(w_done1_carry_i_26_n_0),
        .O(\w_req_o[aw_req][len]0_carry_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA656)) 
    \w_req_o[aw_req][len]0_carry_i_7 
       (.I0(Q[1]),
        .I1(\w_tf_q_reg[length_n_0_][1] ),
        .I2(CO),
        .I3(\mem_q[0][tailer][1]_i_2_n_0 ),
        .O(\w_req_o[aw_req][len]0_carry_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFEDAAAAFFED5555)) 
    \w_req_o[aw_req][len]0_carry_i_8 
       (.I0(Q[0]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(\r_tf_q_reg[addr][63]_0 [0]),
        .I3(c_num_bytes_to_pb1),
        .I4(CO),
        .I5(\w_tf_q_reg[length_n_0_][0] ),
        .O(\w_req_o[aw_req][len]0_carry_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \w_req_o[aw_req][len]0_carry_i_9 
       (.I0(\w_tf_q_reg[length_n_0_][6] ),
        .I1(w_done1_carry_i_22_n_0),
        .I2(\w_tf_q_reg[length_n_0_][7] ),
        .I3(CO),
        .I4(w_done1_carry_i_21_n_0),
        .O(\w_req_o[aw_req][len]0_carry_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h5A5A596A)) 
    \w_tf_q[addr][15]_i_5 
       (.I0(Q[11]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[11]),
        .I3(r_num_bytes_to_pb[11]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[addr][15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5A5A596A)) 
    \w_tf_q[addr][15]_i_6 
       (.I0(Q[10]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[10]),
        .I3(r_num_bytes_to_pb[10]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[addr][15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h5A5A596A)) 
    \w_tf_q[addr][15]_i_7 
       (.I0(Q[9]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[9]),
        .I3(r_num_bytes_to_pb[9]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[addr][15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h5A5A596A)) 
    \w_tf_q[addr][15]_i_8 
       (.I0(Q[8]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[8]),
        .I3(r_num_bytes_to_pb[8]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[addr][15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h5A5A596A)) 
    \w_tf_q[addr][7]_i_10 
       (.I0(Q[2]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[2]),
        .I3(r_num_bytes_to_pb[2]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[addr][7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h5A5A596A)) 
    \w_tf_q[addr][7]_i_11 
       (.I0(Q[1]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[1]),
        .I3(r_num_bytes_to_pb[1]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[addr][7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0014)) 
    \w_tf_q[addr][7]_i_12 
       (.I0(\opt_tf_q_reg[decouple_rw]_0 ),
        .I1(Q[0]),
        .I2(\r_tf_q_reg[addr][63]_0 [0]),
        .I3(c_num_bytes_to_pb1),
        .O(\w_tf_q[addr][7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h5A5A596A)) 
    \w_tf_q[addr][7]_i_5 
       (.I0(Q[7]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[7]),
        .I3(r_num_bytes_to_pb[7]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[addr][7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h5A5A596A)) 
    \w_tf_q[addr][7]_i_6 
       (.I0(Q[6]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[6]),
        .I3(r_num_bytes_to_pb[6]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[addr][7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h5A5A596A)) 
    \w_tf_q[addr][7]_i_7 
       (.I0(Q[5]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[5]),
        .I3(r_num_bytes_to_pb[5]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[addr][7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h5A5A596A)) 
    \w_tf_q[addr][7]_i_8 
       (.I0(Q[4]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[4]),
        .I3(r_num_bytes_to_pb[4]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[addr][7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h5A5A596A)) 
    \w_tf_q[addr][7]_i_9 
       (.I0(Q[3]),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[3]),
        .I3(r_num_bytes_to_pb[3]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[addr][7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    \w_tf_q[length][15]_i_10 
       (.I0(\w_tf_q_reg[length_n_0_][11] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[11]),
        .I3(r_num_bytes_to_pb[11]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[length][15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    \w_tf_q[length][15]_i_11 
       (.I0(\w_tf_q_reg[length_n_0_][10] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[10]),
        .I3(r_num_bytes_to_pb[10]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[length][15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    \w_tf_q[length][15]_i_12 
       (.I0(\w_tf_q_reg[length_n_0_][9] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[9]),
        .I3(r_num_bytes_to_pb[9]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[length][15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    \w_tf_q[length][15]_i_13 
       (.I0(\w_tf_q_reg[length_n_0_][8] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[8]),
        .I3(r_num_bytes_to_pb[8]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[length][15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][15]_i_6 
       (.I0(\w_tf_q_reg[length_n_0_][15] ),
        .O(\w_tf_q[length][15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][15]_i_7 
       (.I0(\w_tf_q_reg[length_n_0_][14] ),
        .O(\w_tf_q[length][15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][15]_i_8 
       (.I0(\w_tf_q_reg[length_n_0_][13] ),
        .O(\w_tf_q[length][15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][15]_i_9 
       (.I0(\w_tf_q_reg[length_n_0_][12] ),
        .O(\w_tf_q[length][15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][23]_i_10 
       (.I0(\w_tf_q_reg[length_n_0_][19] ),
        .O(\w_tf_q[length][23]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][23]_i_11 
       (.I0(\w_tf_q_reg[length_n_0_][18] ),
        .O(\w_tf_q[length][23]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][23]_i_12 
       (.I0(\w_tf_q_reg[length_n_0_][17] ),
        .O(\w_tf_q[length][23]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][23]_i_13 
       (.I0(\w_tf_q_reg[length_n_0_][16] ),
        .O(\w_tf_q[length][23]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][23]_i_6 
       (.I0(\w_tf_q_reg[length_n_0_][23] ),
        .O(\w_tf_q[length][23]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][23]_i_7 
       (.I0(\w_tf_q_reg[length_n_0_][22] ),
        .O(\w_tf_q[length][23]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][23]_i_8 
       (.I0(\w_tf_q_reg[length_n_0_][21] ),
        .O(\w_tf_q[length][23]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][23]_i_9 
       (.I0(\w_tf_q_reg[length_n_0_][20] ),
        .O(\w_tf_q[length][23]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][31]_i_10 
       (.I0(\w_tf_q_reg[length_n_0_][27] ),
        .O(\w_tf_q[length][31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][31]_i_11 
       (.I0(\w_tf_q_reg[length_n_0_][26] ),
        .O(\w_tf_q[length][31]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][31]_i_12 
       (.I0(\w_tf_q_reg[length_n_0_][25] ),
        .O(\w_tf_q[length][31]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][31]_i_13 
       (.I0(\w_tf_q_reg[length_n_0_][24] ),
        .O(\w_tf_q[length][31]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][31]_i_6 
       (.I0(\w_tf_q_reg[length_n_0_][31] ),
        .O(\w_tf_q[length][31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][31]_i_7 
       (.I0(\w_tf_q_reg[length_n_0_][30] ),
        .O(\w_tf_q[length][31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][31]_i_8 
       (.I0(\w_tf_q_reg[length_n_0_][29] ),
        .O(\w_tf_q[length][31]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][31]_i_9 
       (.I0(\w_tf_q_reg[length_n_0_][28] ),
        .O(\w_tf_q[length][31]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][39]_i_10 
       (.I0(\w_tf_q_reg[length_n_0_][35] ),
        .O(\w_tf_q[length][39]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][39]_i_11 
       (.I0(\w_tf_q_reg[length_n_0_][34] ),
        .O(\w_tf_q[length][39]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][39]_i_12 
       (.I0(\w_tf_q_reg[length_n_0_][33] ),
        .O(\w_tf_q[length][39]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][39]_i_13 
       (.I0(\w_tf_q_reg[length_n_0_][32] ),
        .O(\w_tf_q[length][39]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][39]_i_6 
       (.I0(\w_tf_q_reg[length_n_0_][39] ),
        .O(\w_tf_q[length][39]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][39]_i_7 
       (.I0(\w_tf_q_reg[length_n_0_][38] ),
        .O(\w_tf_q[length][39]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][39]_i_8 
       (.I0(\w_tf_q_reg[length_n_0_][37] ),
        .O(\w_tf_q[length][39]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][39]_i_9 
       (.I0(\w_tf_q_reg[length_n_0_][36] ),
        .O(\w_tf_q[length][39]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][47]_i_10 
       (.I0(\w_tf_q_reg[length_n_0_][43] ),
        .O(\w_tf_q[length][47]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][47]_i_11 
       (.I0(\w_tf_q_reg[length_n_0_][42] ),
        .O(\w_tf_q[length][47]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][47]_i_12 
       (.I0(\w_tf_q_reg[length_n_0_][41] ),
        .O(\w_tf_q[length][47]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][47]_i_13 
       (.I0(\w_tf_q_reg[length_n_0_][40] ),
        .O(\w_tf_q[length][47]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][47]_i_6 
       (.I0(\w_tf_q_reg[length_n_0_][47] ),
        .O(\w_tf_q[length][47]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][47]_i_7 
       (.I0(\w_tf_q_reg[length_n_0_][46] ),
        .O(\w_tf_q[length][47]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][47]_i_8 
       (.I0(\w_tf_q_reg[length_n_0_][45] ),
        .O(\w_tf_q[length][47]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][47]_i_9 
       (.I0(\w_tf_q_reg[length_n_0_][44] ),
        .O(\w_tf_q[length][47]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][55]_i_10 
       (.I0(\w_tf_q_reg[length_n_0_][51] ),
        .O(\w_tf_q[length][55]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][55]_i_11 
       (.I0(\w_tf_q_reg[length_n_0_][50] ),
        .O(\w_tf_q[length][55]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][55]_i_12 
       (.I0(\w_tf_q_reg[length_n_0_][49] ),
        .O(\w_tf_q[length][55]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][55]_i_13 
       (.I0(\w_tf_q_reg[length_n_0_][48] ),
        .O(\w_tf_q[length][55]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][55]_i_6 
       (.I0(\w_tf_q_reg[length_n_0_][55] ),
        .O(\w_tf_q[length][55]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][55]_i_7 
       (.I0(\w_tf_q_reg[length_n_0_][54] ),
        .O(\w_tf_q[length][55]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][55]_i_8 
       (.I0(\w_tf_q_reg[length_n_0_][53] ),
        .O(\w_tf_q[length][55]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][55]_i_9 
       (.I0(\w_tf_q_reg[length_n_0_][52] ),
        .O(\w_tf_q[length][55]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h00F1)) 
    \w_tf_q[length][63]_i_1 
       (.I0(\w_tf_q_reg[addr][0]_2 ),
        .I1(\status_cnt_q_reg[2] ),
        .I2(CO),
        .I3(\write_pointer_q_reg[0]_0 ),
        .O(\w_tf_q[length][63]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][63]_i_10 
       (.I0(\w_tf_q_reg[length_n_0_][61] ),
        .O(\w_tf_q[length][63]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][63]_i_11 
       (.I0(\w_tf_q_reg[length_n_0_][60] ),
        .O(\w_tf_q[length][63]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][63]_i_12 
       (.I0(\w_tf_q_reg[length_n_0_][59] ),
        .O(\w_tf_q[length][63]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][63]_i_13 
       (.I0(\w_tf_q_reg[length_n_0_][58] ),
        .O(\w_tf_q[length][63]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][63]_i_14 
       (.I0(\w_tf_q_reg[length_n_0_][57] ),
        .O(\w_tf_q[length][63]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][63]_i_15 
       (.I0(\w_tf_q_reg[length_n_0_][56] ),
        .O(\w_tf_q[length][63]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][63]_i_8 
       (.I0(\w_tf_q_reg[length_n_0_][63] ),
        .O(\w_tf_q[length][63]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \w_tf_q[length][63]_i_9 
       (.I0(\w_tf_q_reg[length_n_0_][62] ),
        .O(\w_tf_q[length][63]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    \w_tf_q[length][7]_i_10 
       (.I0(\w_tf_q_reg[length_n_0_][3] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[3]),
        .I3(r_num_bytes_to_pb[3]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[length][7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    \w_tf_q[length][7]_i_11 
       (.I0(\w_tf_q_reg[length_n_0_][2] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[2]),
        .I3(r_num_bytes_to_pb[2]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[length][7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    \w_tf_q[length][7]_i_12 
       (.I0(\w_tf_q_reg[length_n_0_][1] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[1]),
        .I3(r_num_bytes_to_pb[1]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[length][7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    \w_tf_q[length][7]_i_13 
       (.I0(\w_tf_q_reg[length_n_0_][0] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(Q[0]),
        .I3(\r_tf_q_reg[addr][63]_0 [0]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[length][7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    \w_tf_q[length][7]_i_6 
       (.I0(\w_tf_q_reg[length_n_0_][7] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[7]),
        .I3(r_num_bytes_to_pb[7]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[length][7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    \w_tf_q[length][7]_i_7 
       (.I0(\w_tf_q_reg[length_n_0_][6] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[6]),
        .I3(r_num_bytes_to_pb[6]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[length][7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    \w_tf_q[length][7]_i_8 
       (.I0(\w_tf_q_reg[length_n_0_][5] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[5]),
        .I3(r_num_bytes_to_pb[5]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[length][7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hA5A5A695)) 
    \w_tf_q[length][7]_i_9 
       (.I0(\w_tf_q_reg[length_n_0_][4] ),
        .I1(\opt_tf_q_reg[decouple_rw]_0 ),
        .I2(w_num_bytes_to_pb[4]),
        .I3(r_num_bytes_to_pb[4]),
        .I4(c_num_bytes_to_pb1),
        .O(\w_tf_q[length][7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hFFF10001)) 
    \w_tf_q[valid]_i_1 
       (.I0(\w_tf_q_reg[addr][0]_2 ),
        .I1(\status_cnt_q_reg[2] ),
        .I2(CO),
        .I3(\write_pointer_q_reg[0]_0 ),
        .I4(\w_tf_q_reg[valid]_0 ),
        .O(\w_tf_q[valid]_i_1_n_0 ));
  FDCE \w_tf_q_reg[addr][0] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [0]),
        .Q(Q[0]));
  FDCE \w_tf_q_reg[addr][10] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [10]),
        .Q(Q[10]));
  FDCE \w_tf_q_reg[addr][11] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [11]),
        .Q(Q[11]));
  FDCE \w_tf_q_reg[addr][12] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [12]),
        .Q(Q[12]));
  FDCE \w_tf_q_reg[addr][13] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [13]),
        .Q(Q[13]));
  FDCE \w_tf_q_reg[addr][14] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [14]),
        .Q(Q[14]));
  FDCE \w_tf_q_reg[addr][15] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [15]),
        .Q(Q[15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[addr][15]_i_4 
       (.CI(\w_tf_q_reg[addr][7]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\w_tf_q_reg[addr][15]_i_4_n_0 ,\w_tf_q_reg[addr][15]_i_4_n_1 ,\w_tf_q_reg[addr][15]_i_4_n_2 ,\w_tf_q_reg[addr][15]_i_4_n_3 ,\w_tf_q_reg[addr][15]_i_4_n_4 ,\w_tf_q_reg[addr][15]_i_4_n_5 ,\w_tf_q_reg[addr][15]_i_4_n_6 ,\w_tf_q_reg[addr][15]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,Q[11:8]}),
        .O(\w_tf_q_reg[addr][11]_0 ),
        .S({Q[15:12],\w_tf_q[addr][15]_i_5_n_0 ,\w_tf_q[addr][15]_i_6_n_0 ,\w_tf_q[addr][15]_i_7_n_0 ,\w_tf_q[addr][15]_i_8_n_0 }));
  FDCE \w_tf_q_reg[addr][16] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [16]),
        .Q(Q[16]));
  FDCE \w_tf_q_reg[addr][17] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [17]),
        .Q(Q[17]));
  FDCE \w_tf_q_reg[addr][18] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [18]),
        .Q(Q[18]));
  FDCE \w_tf_q_reg[addr][19] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [19]),
        .Q(Q[19]));
  FDCE \w_tf_q_reg[addr][1] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [1]),
        .Q(Q[1]));
  FDCE \w_tf_q_reg[addr][20] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [20]),
        .Q(Q[20]));
  FDCE \w_tf_q_reg[addr][21] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [21]),
        .Q(Q[21]));
  FDCE \w_tf_q_reg[addr][22] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [22]),
        .Q(Q[22]));
  FDCE \w_tf_q_reg[addr][23] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [23]),
        .Q(Q[23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[addr][23]_i_4 
       (.CI(\w_tf_q_reg[addr][15]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\w_tf_q_reg[addr][23]_i_4_n_0 ,\w_tf_q_reg[addr][23]_i_4_n_1 ,\w_tf_q_reg[addr][23]_i_4_n_2 ,\w_tf_q_reg[addr][23]_i_4_n_3 ,\w_tf_q_reg[addr][23]_i_4_n_4 ,\w_tf_q_reg[addr][23]_i_4_n_5 ,\w_tf_q_reg[addr][23]_i_4_n_6 ,\w_tf_q_reg[addr][23]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\w_tf_q_reg[addr][23]_0 ),
        .S(Q[23:16]));
  FDCE \w_tf_q_reg[addr][24] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [24]),
        .Q(Q[24]));
  FDCE \w_tf_q_reg[addr][25] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [25]),
        .Q(Q[25]));
  FDCE \w_tf_q_reg[addr][26] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [26]),
        .Q(Q[26]));
  FDCE \w_tf_q_reg[addr][27] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [27]),
        .Q(Q[27]));
  FDCE \w_tf_q_reg[addr][28] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [28]),
        .Q(Q[28]));
  FDCE \w_tf_q_reg[addr][29] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [29]),
        .Q(Q[29]));
  FDCE \w_tf_q_reg[addr][2] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [2]),
        .Q(Q[2]));
  FDCE \w_tf_q_reg[addr][30] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [30]),
        .Q(Q[30]));
  FDCE \w_tf_q_reg[addr][31] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [31]),
        .Q(Q[31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[addr][31]_i_4 
       (.CI(\w_tf_q_reg[addr][23]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\w_tf_q_reg[addr][31]_i_4_n_0 ,\w_tf_q_reg[addr][31]_i_4_n_1 ,\w_tf_q_reg[addr][31]_i_4_n_2 ,\w_tf_q_reg[addr][31]_i_4_n_3 ,\w_tf_q_reg[addr][31]_i_4_n_4 ,\w_tf_q_reg[addr][31]_i_4_n_5 ,\w_tf_q_reg[addr][31]_i_4_n_6 ,\w_tf_q_reg[addr][31]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\w_tf_q_reg[addr][31]_0 ),
        .S(Q[31:24]));
  FDCE \w_tf_q_reg[addr][32] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [32]),
        .Q(Q[32]));
  FDCE \w_tf_q_reg[addr][33] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [33]),
        .Q(Q[33]));
  FDCE \w_tf_q_reg[addr][34] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [34]),
        .Q(Q[34]));
  FDCE \w_tf_q_reg[addr][35] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [35]),
        .Q(Q[35]));
  FDCE \w_tf_q_reg[addr][36] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [36]),
        .Q(Q[36]));
  FDCE \w_tf_q_reg[addr][37] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [37]),
        .Q(Q[37]));
  FDCE \w_tf_q_reg[addr][38] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [38]),
        .Q(Q[38]));
  FDCE \w_tf_q_reg[addr][39] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [39]),
        .Q(Q[39]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[addr][39]_i_4 
       (.CI(\w_tf_q_reg[addr][31]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\w_tf_q_reg[addr][39]_i_4_n_0 ,\w_tf_q_reg[addr][39]_i_4_n_1 ,\w_tf_q_reg[addr][39]_i_4_n_2 ,\w_tf_q_reg[addr][39]_i_4_n_3 ,\w_tf_q_reg[addr][39]_i_4_n_4 ,\w_tf_q_reg[addr][39]_i_4_n_5 ,\w_tf_q_reg[addr][39]_i_4_n_6 ,\w_tf_q_reg[addr][39]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\w_tf_q_reg[addr][39]_0 ),
        .S(Q[39:32]));
  FDCE \w_tf_q_reg[addr][3] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [3]),
        .Q(Q[3]));
  FDCE \w_tf_q_reg[addr][40] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [40]),
        .Q(Q[40]));
  FDCE \w_tf_q_reg[addr][41] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [41]),
        .Q(Q[41]));
  FDCE \w_tf_q_reg[addr][42] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [42]),
        .Q(Q[42]));
  FDCE \w_tf_q_reg[addr][43] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [43]),
        .Q(Q[43]));
  FDCE \w_tf_q_reg[addr][44] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [44]),
        .Q(Q[44]));
  FDCE \w_tf_q_reg[addr][45] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [45]),
        .Q(Q[45]));
  FDCE \w_tf_q_reg[addr][46] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [46]),
        .Q(Q[46]));
  FDCE \w_tf_q_reg[addr][47] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [47]),
        .Q(Q[47]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[addr][47]_i_4 
       (.CI(\w_tf_q_reg[addr][39]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\w_tf_q_reg[addr][47]_i_4_n_0 ,\w_tf_q_reg[addr][47]_i_4_n_1 ,\w_tf_q_reg[addr][47]_i_4_n_2 ,\w_tf_q_reg[addr][47]_i_4_n_3 ,\w_tf_q_reg[addr][47]_i_4_n_4 ,\w_tf_q_reg[addr][47]_i_4_n_5 ,\w_tf_q_reg[addr][47]_i_4_n_6 ,\w_tf_q_reg[addr][47]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\w_tf_q_reg[addr][47]_0 ),
        .S(Q[47:40]));
  FDCE \w_tf_q_reg[addr][48] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [48]),
        .Q(Q[48]));
  FDCE \w_tf_q_reg[addr][49] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [49]),
        .Q(Q[49]));
  FDCE \w_tf_q_reg[addr][4] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [4]),
        .Q(Q[4]));
  FDCE \w_tf_q_reg[addr][50] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [50]),
        .Q(Q[50]));
  FDCE \w_tf_q_reg[addr][51] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [51]),
        .Q(Q[51]));
  FDCE \w_tf_q_reg[addr][52] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [52]),
        .Q(Q[52]));
  FDCE \w_tf_q_reg[addr][53] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [53]),
        .Q(Q[53]));
  FDCE \w_tf_q_reg[addr][54] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [54]),
        .Q(Q[54]));
  FDCE \w_tf_q_reg[addr][55] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [55]),
        .Q(Q[55]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[addr][55]_i_4 
       (.CI(\w_tf_q_reg[addr][47]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\w_tf_q_reg[addr][55]_i_4_n_0 ,\w_tf_q_reg[addr][55]_i_4_n_1 ,\w_tf_q_reg[addr][55]_i_4_n_2 ,\w_tf_q_reg[addr][55]_i_4_n_3 ,\w_tf_q_reg[addr][55]_i_4_n_4 ,\w_tf_q_reg[addr][55]_i_4_n_5 ,\w_tf_q_reg[addr][55]_i_4_n_6 ,\w_tf_q_reg[addr][55]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\w_tf_q_reg[addr][55]_0 ),
        .S(Q[55:48]));
  FDCE \w_tf_q_reg[addr][56] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [56]),
        .Q(Q[56]));
  FDCE \w_tf_q_reg[addr][57] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [57]),
        .Q(Q[57]));
  FDCE \w_tf_q_reg[addr][58] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [58]),
        .Q(Q[58]));
  FDCE \w_tf_q_reg[addr][59] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [59]),
        .Q(Q[59]));
  FDCE \w_tf_q_reg[addr][5] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [5]),
        .Q(Q[5]));
  FDCE \w_tf_q_reg[addr][60] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [60]),
        .Q(Q[60]));
  FDCE \w_tf_q_reg[addr][61] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [61]),
        .Q(Q[61]));
  FDCE \w_tf_q_reg[addr][62] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [62]),
        .Q(Q[62]));
  FDCE \w_tf_q_reg[addr][63] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [63]),
        .Q(Q[63]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[addr][63]_i_4 
       (.CI(\w_tf_q_reg[addr][55]_i_4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_w_tf_q_reg[addr][63]_i_4_CO_UNCONNECTED [7],\w_tf_q_reg[addr][63]_i_4_n_1 ,\w_tf_q_reg[addr][63]_i_4_n_2 ,\w_tf_q_reg[addr][63]_i_4_n_3 ,\w_tf_q_reg[addr][63]_i_4_n_4 ,\w_tf_q_reg[addr][63]_i_4_n_5 ,\w_tf_q_reg[addr][63]_i_4_n_6 ,\w_tf_q_reg[addr][63]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\w_tf_q_reg[addr][63]_0 ),
        .S(Q[63:56]));
  FDCE \w_tf_q_reg[addr][6] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [6]),
        .Q(Q[6]));
  FDCE \w_tf_q_reg[addr][7] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [7]),
        .Q(Q[7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[addr][7]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\w_tf_q_reg[addr][7]_i_4_n_0 ,\w_tf_q_reg[addr][7]_i_4_n_1 ,\w_tf_q_reg[addr][7]_i_4_n_2 ,\w_tf_q_reg[addr][7]_i_4_n_3 ,\w_tf_q_reg[addr][7]_i_4_n_4 ,\w_tf_q_reg[addr][7]_i_4_n_5 ,\w_tf_q_reg[addr][7]_i_4_n_6 ,\w_tf_q_reg[addr][7]_i_4_n_7 }),
        .DI(Q[7:0]),
        .O(\w_tf_q_reg[addr][7]_0 ),
        .S({\w_tf_q[addr][7]_i_5_n_0 ,\w_tf_q[addr][7]_i_6_n_0 ,\w_tf_q[addr][7]_i_7_n_0 ,\w_tf_q[addr][7]_i_8_n_0 ,\w_tf_q[addr][7]_i_9_n_0 ,\w_tf_q[addr][7]_i_10_n_0 ,\w_tf_q[addr][7]_i_11_n_0 ,\w_tf_q[addr][7]_i_12_n_0 }));
  FDCE \w_tf_q_reg[addr][8] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [8]),
        .Q(Q[8]));
  FDCE \w_tf_q_reg[addr][9] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[addr][63]_1 [9]),
        .Q(Q[9]));
  FDCE \w_tf_q_reg[length][0] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [0]),
        .Q(\w_tf_q_reg[length_n_0_][0] ));
  FDCE \w_tf_q_reg[length][10] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [10]),
        .Q(\w_tf_q_reg[length_n_0_][10] ));
  FDCE \w_tf_q_reg[length][11] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [11]),
        .Q(\w_tf_q_reg[length_n_0_][11] ));
  FDCE \w_tf_q_reg[length][12] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [12]),
        .Q(\w_tf_q_reg[length_n_0_][12] ));
  FDCE \w_tf_q_reg[length][13] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [13]),
        .Q(\w_tf_q_reg[length_n_0_][13] ));
  FDCE \w_tf_q_reg[length][14] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [14]),
        .Q(\w_tf_q_reg[length_n_0_][14] ));
  FDCE \w_tf_q_reg[length][15] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [15]),
        .Q(\w_tf_q_reg[length_n_0_][15] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[length][15]_i_3 
       (.CI(\w_tf_q_reg[length][7]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\w_tf_q_reg[length][15]_i_3_n_0 ,\w_tf_q_reg[length][15]_i_3_n_1 ,\w_tf_q_reg[length][15]_i_3_n_2 ,\w_tf_q_reg[length][15]_i_3_n_3 ,\w_tf_q_reg[length][15]_i_3_n_4 ,\w_tf_q_reg[length][15]_i_3_n_5 ,\w_tf_q_reg[length][15]_i_3_n_6 ,\w_tf_q_reg[length][15]_i_3_n_7 }),
        .DI({\w_tf_q_reg[length_n_0_][15] ,\w_tf_q_reg[length_n_0_][14] ,\w_tf_q_reg[length_n_0_][13] ,\w_tf_q_reg[length_n_0_][12] ,\w_tf_q_reg[length_n_0_][11] ,\w_tf_q_reg[length_n_0_][10] ,\w_tf_q_reg[length_n_0_][9] ,\w_tf_q_reg[length_n_0_][8] }),
        .O(p_0_in[15:8]),
        .S({\w_tf_q[length][15]_i_6_n_0 ,\w_tf_q[length][15]_i_7_n_0 ,\w_tf_q[length][15]_i_8_n_0 ,\w_tf_q[length][15]_i_9_n_0 ,\w_tf_q[length][15]_i_10_n_0 ,\w_tf_q[length][15]_i_11_n_0 ,\w_tf_q[length][15]_i_12_n_0 ,\w_tf_q[length][15]_i_13_n_0 }));
  FDCE \w_tf_q_reg[length][16] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [16]),
        .Q(\w_tf_q_reg[length_n_0_][16] ));
  FDCE \w_tf_q_reg[length][17] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [17]),
        .Q(\w_tf_q_reg[length_n_0_][17] ));
  FDCE \w_tf_q_reg[length][18] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [18]),
        .Q(\w_tf_q_reg[length_n_0_][18] ));
  FDCE \w_tf_q_reg[length][19] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [19]),
        .Q(\w_tf_q_reg[length_n_0_][19] ));
  FDCE \w_tf_q_reg[length][1] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [1]),
        .Q(\w_tf_q_reg[length_n_0_][1] ));
  FDCE \w_tf_q_reg[length][20] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [20]),
        .Q(\w_tf_q_reg[length_n_0_][20] ));
  FDCE \w_tf_q_reg[length][21] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [21]),
        .Q(\w_tf_q_reg[length_n_0_][21] ));
  FDCE \w_tf_q_reg[length][22] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [22]),
        .Q(\w_tf_q_reg[length_n_0_][22] ));
  FDCE \w_tf_q_reg[length][23] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [23]),
        .Q(\w_tf_q_reg[length_n_0_][23] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[length][23]_i_3 
       (.CI(\w_tf_q_reg[length][15]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\w_tf_q_reg[length][23]_i_3_n_0 ,\w_tf_q_reg[length][23]_i_3_n_1 ,\w_tf_q_reg[length][23]_i_3_n_2 ,\w_tf_q_reg[length][23]_i_3_n_3 ,\w_tf_q_reg[length][23]_i_3_n_4 ,\w_tf_q_reg[length][23]_i_3_n_5 ,\w_tf_q_reg[length][23]_i_3_n_6 ,\w_tf_q_reg[length][23]_i_3_n_7 }),
        .DI({\w_tf_q_reg[length_n_0_][23] ,\w_tf_q_reg[length_n_0_][22] ,\w_tf_q_reg[length_n_0_][21] ,\w_tf_q_reg[length_n_0_][20] ,\w_tf_q_reg[length_n_0_][19] ,\w_tf_q_reg[length_n_0_][18] ,\w_tf_q_reg[length_n_0_][17] ,\w_tf_q_reg[length_n_0_][16] }),
        .O(p_0_in[23:16]),
        .S({\w_tf_q[length][23]_i_6_n_0 ,\w_tf_q[length][23]_i_7_n_0 ,\w_tf_q[length][23]_i_8_n_0 ,\w_tf_q[length][23]_i_9_n_0 ,\w_tf_q[length][23]_i_10_n_0 ,\w_tf_q[length][23]_i_11_n_0 ,\w_tf_q[length][23]_i_12_n_0 ,\w_tf_q[length][23]_i_13_n_0 }));
  FDCE \w_tf_q_reg[length][24] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [24]),
        .Q(\w_tf_q_reg[length_n_0_][24] ));
  FDCE \w_tf_q_reg[length][25] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [25]),
        .Q(\w_tf_q_reg[length_n_0_][25] ));
  FDCE \w_tf_q_reg[length][26] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [26]),
        .Q(\w_tf_q_reg[length_n_0_][26] ));
  FDCE \w_tf_q_reg[length][27] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [27]),
        .Q(\w_tf_q_reg[length_n_0_][27] ));
  FDCE \w_tf_q_reg[length][28] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [28]),
        .Q(\w_tf_q_reg[length_n_0_][28] ));
  FDCE \w_tf_q_reg[length][29] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [29]),
        .Q(\w_tf_q_reg[length_n_0_][29] ));
  FDCE \w_tf_q_reg[length][2] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [2]),
        .Q(\w_tf_q_reg[length_n_0_][2] ));
  FDCE \w_tf_q_reg[length][30] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [30]),
        .Q(\w_tf_q_reg[length_n_0_][30] ));
  FDCE \w_tf_q_reg[length][31] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [31]),
        .Q(\w_tf_q_reg[length_n_0_][31] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[length][31]_i_3 
       (.CI(\w_tf_q_reg[length][23]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\w_tf_q_reg[length][31]_i_3_n_0 ,\w_tf_q_reg[length][31]_i_3_n_1 ,\w_tf_q_reg[length][31]_i_3_n_2 ,\w_tf_q_reg[length][31]_i_3_n_3 ,\w_tf_q_reg[length][31]_i_3_n_4 ,\w_tf_q_reg[length][31]_i_3_n_5 ,\w_tf_q_reg[length][31]_i_3_n_6 ,\w_tf_q_reg[length][31]_i_3_n_7 }),
        .DI({\w_tf_q_reg[length_n_0_][31] ,\w_tf_q_reg[length_n_0_][30] ,\w_tf_q_reg[length_n_0_][29] ,\w_tf_q_reg[length_n_0_][28] ,\w_tf_q_reg[length_n_0_][27] ,\w_tf_q_reg[length_n_0_][26] ,\w_tf_q_reg[length_n_0_][25] ,\w_tf_q_reg[length_n_0_][24] }),
        .O(p_0_in[31:24]),
        .S({\w_tf_q[length][31]_i_6_n_0 ,\w_tf_q[length][31]_i_7_n_0 ,\w_tf_q[length][31]_i_8_n_0 ,\w_tf_q[length][31]_i_9_n_0 ,\w_tf_q[length][31]_i_10_n_0 ,\w_tf_q[length][31]_i_11_n_0 ,\w_tf_q[length][31]_i_12_n_0 ,\w_tf_q[length][31]_i_13_n_0 }));
  FDCE \w_tf_q_reg[length][32] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [32]),
        .Q(\w_tf_q_reg[length_n_0_][32] ));
  FDCE \w_tf_q_reg[length][33] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [33]),
        .Q(\w_tf_q_reg[length_n_0_][33] ));
  FDCE \w_tf_q_reg[length][34] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [34]),
        .Q(\w_tf_q_reg[length_n_0_][34] ));
  FDCE \w_tf_q_reg[length][35] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [35]),
        .Q(\w_tf_q_reg[length_n_0_][35] ));
  FDCE \w_tf_q_reg[length][36] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [36]),
        .Q(\w_tf_q_reg[length_n_0_][36] ));
  FDCE \w_tf_q_reg[length][37] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [37]),
        .Q(\w_tf_q_reg[length_n_0_][37] ));
  FDCE \w_tf_q_reg[length][38] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [38]),
        .Q(\w_tf_q_reg[length_n_0_][38] ));
  FDCE \w_tf_q_reg[length][39] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [39]),
        .Q(\w_tf_q_reg[length_n_0_][39] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[length][39]_i_3 
       (.CI(\w_tf_q_reg[length][31]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\w_tf_q_reg[length][39]_i_3_n_0 ,\w_tf_q_reg[length][39]_i_3_n_1 ,\w_tf_q_reg[length][39]_i_3_n_2 ,\w_tf_q_reg[length][39]_i_3_n_3 ,\w_tf_q_reg[length][39]_i_3_n_4 ,\w_tf_q_reg[length][39]_i_3_n_5 ,\w_tf_q_reg[length][39]_i_3_n_6 ,\w_tf_q_reg[length][39]_i_3_n_7 }),
        .DI({\w_tf_q_reg[length_n_0_][39] ,\w_tf_q_reg[length_n_0_][38] ,\w_tf_q_reg[length_n_0_][37] ,\w_tf_q_reg[length_n_0_][36] ,\w_tf_q_reg[length_n_0_][35] ,\w_tf_q_reg[length_n_0_][34] ,\w_tf_q_reg[length_n_0_][33] ,\w_tf_q_reg[length_n_0_][32] }),
        .O(p_0_in[39:32]),
        .S({\w_tf_q[length][39]_i_6_n_0 ,\w_tf_q[length][39]_i_7_n_0 ,\w_tf_q[length][39]_i_8_n_0 ,\w_tf_q[length][39]_i_9_n_0 ,\w_tf_q[length][39]_i_10_n_0 ,\w_tf_q[length][39]_i_11_n_0 ,\w_tf_q[length][39]_i_12_n_0 ,\w_tf_q[length][39]_i_13_n_0 }));
  FDCE \w_tf_q_reg[length][3] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [3]),
        .Q(\w_tf_q_reg[length_n_0_][3] ));
  FDCE \w_tf_q_reg[length][40] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [40]),
        .Q(\w_tf_q_reg[length_n_0_][40] ));
  FDCE \w_tf_q_reg[length][41] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [41]),
        .Q(\w_tf_q_reg[length_n_0_][41] ));
  FDCE \w_tf_q_reg[length][42] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [42]),
        .Q(\w_tf_q_reg[length_n_0_][42] ));
  FDCE \w_tf_q_reg[length][43] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [43]),
        .Q(\w_tf_q_reg[length_n_0_][43] ));
  FDCE \w_tf_q_reg[length][44] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [44]),
        .Q(\w_tf_q_reg[length_n_0_][44] ));
  FDCE \w_tf_q_reg[length][45] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [45]),
        .Q(\w_tf_q_reg[length_n_0_][45] ));
  FDCE \w_tf_q_reg[length][46] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [46]),
        .Q(\w_tf_q_reg[length_n_0_][46] ));
  FDCE \w_tf_q_reg[length][47] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [47]),
        .Q(\w_tf_q_reg[length_n_0_][47] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[length][47]_i_3 
       (.CI(\w_tf_q_reg[length][39]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\w_tf_q_reg[length][47]_i_3_n_0 ,\w_tf_q_reg[length][47]_i_3_n_1 ,\w_tf_q_reg[length][47]_i_3_n_2 ,\w_tf_q_reg[length][47]_i_3_n_3 ,\w_tf_q_reg[length][47]_i_3_n_4 ,\w_tf_q_reg[length][47]_i_3_n_5 ,\w_tf_q_reg[length][47]_i_3_n_6 ,\w_tf_q_reg[length][47]_i_3_n_7 }),
        .DI({\w_tf_q_reg[length_n_0_][47] ,\w_tf_q_reg[length_n_0_][46] ,\w_tf_q_reg[length_n_0_][45] ,\w_tf_q_reg[length_n_0_][44] ,\w_tf_q_reg[length_n_0_][43] ,\w_tf_q_reg[length_n_0_][42] ,\w_tf_q_reg[length_n_0_][41] ,\w_tf_q_reg[length_n_0_][40] }),
        .O(p_0_in[47:40]),
        .S({\w_tf_q[length][47]_i_6_n_0 ,\w_tf_q[length][47]_i_7_n_0 ,\w_tf_q[length][47]_i_8_n_0 ,\w_tf_q[length][47]_i_9_n_0 ,\w_tf_q[length][47]_i_10_n_0 ,\w_tf_q[length][47]_i_11_n_0 ,\w_tf_q[length][47]_i_12_n_0 ,\w_tf_q[length][47]_i_13_n_0 }));
  FDCE \w_tf_q_reg[length][48] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [48]),
        .Q(\w_tf_q_reg[length_n_0_][48] ));
  FDCE \w_tf_q_reg[length][49] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [49]),
        .Q(\w_tf_q_reg[length_n_0_][49] ));
  FDCE \w_tf_q_reg[length][4] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [4]),
        .Q(\w_tf_q_reg[length_n_0_][4] ));
  FDCE \w_tf_q_reg[length][50] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [50]),
        .Q(\w_tf_q_reg[length_n_0_][50] ));
  FDCE \w_tf_q_reg[length][51] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [51]),
        .Q(\w_tf_q_reg[length_n_0_][51] ));
  FDCE \w_tf_q_reg[length][52] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [52]),
        .Q(\w_tf_q_reg[length_n_0_][52] ));
  FDCE \w_tf_q_reg[length][53] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [53]),
        .Q(\w_tf_q_reg[length_n_0_][53] ));
  FDCE \w_tf_q_reg[length][54] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [54]),
        .Q(\w_tf_q_reg[length_n_0_][54] ));
  FDCE \w_tf_q_reg[length][55] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [55]),
        .Q(\w_tf_q_reg[length_n_0_][55] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[length][55]_i_3 
       (.CI(\w_tf_q_reg[length][47]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\w_tf_q_reg[length][55]_i_3_n_0 ,\w_tf_q_reg[length][55]_i_3_n_1 ,\w_tf_q_reg[length][55]_i_3_n_2 ,\w_tf_q_reg[length][55]_i_3_n_3 ,\w_tf_q_reg[length][55]_i_3_n_4 ,\w_tf_q_reg[length][55]_i_3_n_5 ,\w_tf_q_reg[length][55]_i_3_n_6 ,\w_tf_q_reg[length][55]_i_3_n_7 }),
        .DI({\w_tf_q_reg[length_n_0_][55] ,\w_tf_q_reg[length_n_0_][54] ,\w_tf_q_reg[length_n_0_][53] ,\w_tf_q_reg[length_n_0_][52] ,\w_tf_q_reg[length_n_0_][51] ,\w_tf_q_reg[length_n_0_][50] ,\w_tf_q_reg[length_n_0_][49] ,\w_tf_q_reg[length_n_0_][48] }),
        .O(p_0_in[55:48]),
        .S({\w_tf_q[length][55]_i_6_n_0 ,\w_tf_q[length][55]_i_7_n_0 ,\w_tf_q[length][55]_i_8_n_0 ,\w_tf_q[length][55]_i_9_n_0 ,\w_tf_q[length][55]_i_10_n_0 ,\w_tf_q[length][55]_i_11_n_0 ,\w_tf_q[length][55]_i_12_n_0 ,\w_tf_q[length][55]_i_13_n_0 }));
  FDCE \w_tf_q_reg[length][56] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [56]),
        .Q(\w_tf_q_reg[length_n_0_][56] ));
  FDCE \w_tf_q_reg[length][57] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [57]),
        .Q(\w_tf_q_reg[length_n_0_][57] ));
  FDCE \w_tf_q_reg[length][58] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [58]),
        .Q(\w_tf_q_reg[length_n_0_][58] ));
  FDCE \w_tf_q_reg[length][59] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [59]),
        .Q(\w_tf_q_reg[length_n_0_][59] ));
  FDCE \w_tf_q_reg[length][5] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [5]),
        .Q(\w_tf_q_reg[length_n_0_][5] ));
  FDCE \w_tf_q_reg[length][60] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [60]),
        .Q(\w_tf_q_reg[length_n_0_][60] ));
  FDCE \w_tf_q_reg[length][61] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [61]),
        .Q(\w_tf_q_reg[length_n_0_][61] ));
  FDCE \w_tf_q_reg[length][62] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [62]),
        .Q(\w_tf_q_reg[length_n_0_][62] ));
  FDCE \w_tf_q_reg[length][63] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [63]),
        .Q(\w_tf_q_reg[length_n_0_][63] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[length][63]_i_5 
       (.CI(\w_tf_q_reg[length][55]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_w_tf_q_reg[length][63]_i_5_CO_UNCONNECTED [7],\w_tf_q_reg[length][63]_i_5_n_1 ,\w_tf_q_reg[length][63]_i_5_n_2 ,\w_tf_q_reg[length][63]_i_5_n_3 ,\w_tf_q_reg[length][63]_i_5_n_4 ,\w_tf_q_reg[length][63]_i_5_n_5 ,\w_tf_q_reg[length][63]_i_5_n_6 ,\w_tf_q_reg[length][63]_i_5_n_7 }),
        .DI({1'b0,\w_tf_q_reg[length_n_0_][62] ,\w_tf_q_reg[length_n_0_][61] ,\w_tf_q_reg[length_n_0_][60] ,\w_tf_q_reg[length_n_0_][59] ,\w_tf_q_reg[length_n_0_][58] ,\w_tf_q_reg[length_n_0_][57] ,\w_tf_q_reg[length_n_0_][56] }),
        .O(p_0_in[63:56]),
        .S({\w_tf_q[length][63]_i_8_n_0 ,\w_tf_q[length][63]_i_9_n_0 ,\w_tf_q[length][63]_i_10_n_0 ,\w_tf_q[length][63]_i_11_n_0 ,\w_tf_q[length][63]_i_12_n_0 ,\w_tf_q[length][63]_i_13_n_0 ,\w_tf_q[length][63]_i_14_n_0 ,\w_tf_q[length][63]_i_15_n_0 }));
  FDCE \w_tf_q_reg[length][6] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [6]),
        .Q(\w_tf_q_reg[length_n_0_][6] ));
  FDCE \w_tf_q_reg[length][7] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [7]),
        .Q(\w_tf_q_reg[length_n_0_][7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \w_tf_q_reg[length][7]_i_3 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\w_tf_q_reg[length][7]_i_3_n_0 ,\w_tf_q_reg[length][7]_i_3_n_1 ,\w_tf_q_reg[length][7]_i_3_n_2 ,\w_tf_q_reg[length][7]_i_3_n_3 ,\w_tf_q_reg[length][7]_i_3_n_4 ,\w_tf_q_reg[length][7]_i_3_n_5 ,\w_tf_q_reg[length][7]_i_3_n_6 ,\w_tf_q_reg[length][7]_i_3_n_7 }),
        .DI({\w_tf_q_reg[length_n_0_][7] ,\w_tf_q_reg[length_n_0_][6] ,\w_tf_q_reg[length_n_0_][5] ,\w_tf_q_reg[length_n_0_][4] ,\w_tf_q_reg[length_n_0_][3] ,\w_tf_q_reg[length_n_0_][2] ,\w_tf_q_reg[length_n_0_][1] ,\w_tf_q_reg[length_n_0_][0] }),
        .O(p_0_in[7:0]),
        .S({\w_tf_q[length][7]_i_6_n_0 ,\w_tf_q[length][7]_i_7_n_0 ,\w_tf_q[length][7]_i_8_n_0 ,\w_tf_q[length][7]_i_9_n_0 ,\w_tf_q[length][7]_i_10_n_0 ,\w_tf_q[length][7]_i_11_n_0 ,\w_tf_q[length][7]_i_12_n_0 ,\w_tf_q[length][7]_i_13_n_0 }));
  FDCE \w_tf_q_reg[length][8] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [8]),
        .Q(\w_tf_q_reg[length_n_0_][8] ));
  FDCE \w_tf_q_reg[length][9] 
       (.C(clk),
        .CE(\w_tf_q[length][63]_i_1_n_0 ),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q_reg[length][63]_0 [9]),
        .Q(\w_tf_q_reg[length_n_0_][9] ));
  FDCE \w_tf_q_reg[valid] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\opt_tf_q_reg[shift][0]_0 ),
        .D(\w_tf_q[valid]_i_1_n_0 ),
        .Q(\w_tf_q_reg[valid]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \write_pointer_q[1]_i_1__8 
       (.I0(\w_tf_q_reg[valid]_0 ),
        .I1(\write_pointer_q_reg[0]_0 ),
        .O(write_pointer_q0));
endmodule

(* ORIG_REF_NAME = "idma_reg64_frontend" *) 
module design_1_dma_core_wrap_v_1_0_idma_reg64_frontend
   (\burst_req_d[opt][beo][decouple_rw] ,
    \burst_req_d[opt][beo][src_reduce_len] ,
    Q,
    \next_q_reg[16] ,
    \next_q_reg[63] ,
    \q_reg[2] ,
    \q_reg[63] ,
    \q_reg[63]_0 ,
    \q_reg[63]_1 ,
    \q_reg[36] ,
    \q_reg[4] ,
    CO,
    conf_decouple_we,
    D,
    clk,
    \next_q_reg[63]_0 ,
    \completed_q_reg[0] ,
    \completed_q_reg[0]_0 ,
    \next_q_reg[1] ,
    full,
    \mem_q_reg[0][data][2] ,
    \mem_q_reg[0][data][2]_0 ,
    \mem_q_reg[0][data][36] ,
    \mem_q_reg[0][data][36]_0 ,
    \mem_q_reg[0][data][2]_1 ,
    \mem_q_reg[0][data][1] ,
    \mem_q_reg[0][data][0] ,
    \mem_q_reg[0][data][0]_0 ,
    E,
    \q_reg[0] ,
    \q_reg[0]_0 ,
    \next_q_reg[0] );
  output \burst_req_d[opt][beo][decouple_rw] ;
  output \burst_req_d[opt][beo][src_reduce_len] ;
  output [63:0]Q;
  output \next_q_reg[16] ;
  output [60:0]\next_q_reg[63] ;
  output [2:0]\q_reg[2] ;
  output [63:0]\q_reg[63] ;
  output [63:0]\q_reg[63]_0 ;
  output [63:0]\q_reg[63]_1 ;
  output \q_reg[36] ;
  output \q_reg[4] ;
  output [0:0]CO;
  input conf_decouple_we;
  input [63:0]D;
  input clk;
  input \next_q_reg[63]_0 ;
  input \completed_q_reg[0] ;
  input \completed_q_reg[0]_0 ;
  input \next_q_reg[1] ;
  input full;
  input \mem_q_reg[0][data][2] ;
  input \mem_q_reg[0][data][2]_0 ;
  input \mem_q_reg[0][data][36] ;
  input \mem_q_reg[0][data][36]_0 ;
  input \mem_q_reg[0][data][2]_1 ;
  input \mem_q_reg[0][data][1] ;
  input \mem_q_reg[0][data][0] ;
  input \mem_q_reg[0][data][0]_0 ;
  input [0:0]E;
  input [0:0]\q_reg[0] ;
  input [0:0]\q_reg[0]_0 ;
  input [0:0]\next_q_reg[0] ;

  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]E;
  wire [63:0]Q;
  wire \burst_req_d[opt][beo][decouple_rw] ;
  wire \burst_req_d[opt][beo][src_reduce_len] ;
  wire clk;
  wire \completed_q_reg[0] ;
  wire \completed_q_reg[0]_0 ;
  wire conf_decouple_we;
  wire full;
  wire i_idma_transfer_id_gen_n_128;
  wire \mem_q_reg[0][data][0] ;
  wire \mem_q_reg[0][data][0]_0 ;
  wire \mem_q_reg[0][data][1] ;
  wire \mem_q_reg[0][data][2] ;
  wire \mem_q_reg[0][data][2]_0 ;
  wire \mem_q_reg[0][data][2]_1 ;
  wire \mem_q_reg[0][data][36] ;
  wire \mem_q_reg[0][data][36]_0 ;
  wire [2:1]next_id;
  wire [0:0]\next_q_reg[0] ;
  wire \next_q_reg[16] ;
  wire \next_q_reg[1] ;
  wire [60:0]\next_q_reg[63] ;
  wire \next_q_reg[63]_0 ;
  wire [0:0]\q_reg[0] ;
  wire [0:0]\q_reg[0]_0 ;
  wire [2:0]\q_reg[2] ;
  wire \q_reg[36] ;
  wire \q_reg[4] ;
  wire [63:0]\q_reg[63] ;
  wire [63:0]\q_reg[63]_0 ;
  wire [63:0]\q_reg[63]_1 ;

  design_1_dma_core_wrap_v_1_0_idma_reg64_frontend_reg_top i_dma_conf_regs
       (.CO(CO),
        .D(D),
        .E(E),
        .Q(next_id),
        .\burst_req_d[opt][beo][decouple_rw] (\burst_req_d[opt][beo][decouple_rw] ),
        .\burst_req_d[opt][beo][src_reduce_len] (\burst_req_d[opt][beo][src_reduce_len] ),
        .clk(clk),
        .conf_decouple_we(conf_decouple_we),
        .\mem_q_reg[0][data][0] (i_idma_transfer_id_gen_n_128),
        .\mem_q_reg[0][data][0]_0 (\mem_q_reg[0][data][0] ),
        .\mem_q_reg[0][data][0]_1 (\mem_q_reg[0][data][0]_0 ),
        .\mem_q_reg[0][data][1] (\mem_q_reg[0][data][1] ),
        .\mem_q_reg[0][data][2] (\mem_q_reg[0][data][2] ),
        .\mem_q_reg[0][data][2]_0 (\next_q_reg[1] ),
        .\mem_q_reg[0][data][2]_1 (\mem_q_reg[0][data][2]_0 ),
        .\mem_q_reg[0][data][2]_2 (\mem_q_reg[0][data][2]_1 ),
        .\mem_q_reg[0][data][36] (\mem_q_reg[0][data][36] ),
        .\mem_q_reg[0][data][36]_0 (\mem_q_reg[0][data][36]_0 ),
        .\q_reg[0] (\next_q_reg[63]_0 ),
        .\q_reg[0]_0 (\q_reg[0] ),
        .\q_reg[0]_1 (\q_reg[0]_0 ),
        .\q_reg[2] (\q_reg[2] ),
        .\q_reg[36] (\q_reg[36] ),
        .\q_reg[4] (\q_reg[4] ),
        .\q_reg[63] (\q_reg[63] ),
        .\q_reg[63]_0 (\q_reg[63]_0 ),
        .\q_reg[63]_1 (\q_reg[63]_1 ));
  design_1_dma_core_wrap_v_1_0_idma_transfer_id_gen i_idma_transfer_id_gen
       (.Q(Q),
        .clk(clk),
        .\completed_q_reg[0]_0 (\completed_q_reg[0] ),
        .\completed_q_reg[0]_1 (\completed_q_reg[0]_0 ),
        .full(full),
        .\next_q_reg[0]_0 (i_idma_transfer_id_gen_n_128),
        .\next_q_reg[0]_1 (\next_q_reg[0] ),
        .\next_q_reg[16]_0 (\next_q_reg[16] ),
        .\next_q_reg[1]_0 (\next_q_reg[1] ),
        .\next_q_reg[63]_0 ({\next_q_reg[63] ,next_id}),
        .\next_q_reg[63]_1 (\next_q_reg[63]_0 ));
endmodule

(* ORIG_REF_NAME = "idma_reg64_frontend_reg_top" *) 
module design_1_dma_core_wrap_v_1_0_idma_reg64_frontend_reg_top
   (\burst_req_d[opt][beo][decouple_rw] ,
    \burst_req_d[opt][beo][src_reduce_len] ,
    \q_reg[2] ,
    \q_reg[63] ,
    \q_reg[63]_0 ,
    \q_reg[63]_1 ,
    \q_reg[36] ,
    \q_reg[4] ,
    CO,
    conf_decouple_we,
    D,
    clk,
    \q_reg[0] ,
    \mem_q_reg[0][data][2] ,
    Q,
    \mem_q_reg[0][data][2]_0 ,
    \mem_q_reg[0][data][2]_1 ,
    \mem_q_reg[0][data][36] ,
    \mem_q_reg[0][data][36]_0 ,
    \mem_q_reg[0][data][2]_2 ,
    \mem_q_reg[0][data][1] ,
    \mem_q_reg[0][data][0] ,
    \mem_q_reg[0][data][0]_0 ,
    \mem_q_reg[0][data][0]_1 ,
    E,
    \q_reg[0]_0 ,
    \q_reg[0]_1 );
  output \burst_req_d[opt][beo][decouple_rw] ;
  output \burst_req_d[opt][beo][src_reduce_len] ;
  output [2:0]\q_reg[2] ;
  output [63:0]\q_reg[63] ;
  output [63:0]\q_reg[63]_0 ;
  output [63:0]\q_reg[63]_1 ;
  output \q_reg[36] ;
  output \q_reg[4] ;
  output [0:0]CO;
  input conf_decouple_we;
  input [63:0]D;
  input clk;
  input \q_reg[0] ;
  input \mem_q_reg[0][data][2] ;
  input [1:0]Q;
  input \mem_q_reg[0][data][2]_0 ;
  input \mem_q_reg[0][data][2]_1 ;
  input \mem_q_reg[0][data][36] ;
  input \mem_q_reg[0][data][36]_0 ;
  input \mem_q_reg[0][data][2]_2 ;
  input \mem_q_reg[0][data][1] ;
  input \mem_q_reg[0][data][0] ;
  input \mem_q_reg[0][data][0]_0 ;
  input \mem_q_reg[0][data][0]_1 ;
  input [0:0]E;
  input [0:0]\q_reg[0]_0 ;
  input [0:0]\q_reg[0]_1 ;

  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \burst_req_d[opt][beo][decouple_rw] ;
  wire \burst_req_d[opt][beo][src_reduce_len] ;
  wire clk;
  wire conf_decouple_we;
  wire \mem_q_reg[0][data][0] ;
  wire \mem_q_reg[0][data][0]_0 ;
  wire \mem_q_reg[0][data][0]_1 ;
  wire \mem_q_reg[0][data][1] ;
  wire \mem_q_reg[0][data][2] ;
  wire \mem_q_reg[0][data][2]_0 ;
  wire \mem_q_reg[0][data][2]_1 ;
  wire \mem_q_reg[0][data][2]_2 ;
  wire \mem_q_reg[0][data][36] ;
  wire \mem_q_reg[0][data][36]_0 ;
  wire \q_reg[0] ;
  wire [0:0]\q_reg[0]_0 ;
  wire [0:0]\q_reg[0]_1 ;
  wire [2:0]\q_reg[2] ;
  wire \q_reg[36] ;
  wire \q_reg[4] ;
  wire [63:0]\q_reg[63] ;
  wire [63:0]\q_reg[63]_0 ;
  wire [63:0]\q_reg[63]_1 ;
  wire u_conf_serialize_n_0;
  wire u_dst_addr_n_0;
  wire u_dst_addr_n_65;
  wire u_dst_addr_n_66;

  design_1_dma_core_wrap_v_1_0_prim_subreg__parameterized0 u_conf_deburst
       (.D(D[1]),
        .\burst_req_d[opt][beo][src_reduce_len] (\burst_req_d[opt][beo][src_reduce_len] ),
        .clk(clk),
        .conf_decouple_we(conf_decouple_we),
        .\q_reg[0]_0 (\q_reg[0] ));
  design_1_dma_core_wrap_v_1_0_prim_subreg__parameterized0_37 u_conf_decouple
       (.D(D[0]),
        .\burst_req_d[opt][beo][decouple_rw] (\burst_req_d[opt][beo][decouple_rw] ),
        .clk(clk),
        .conf_decouple_we(conf_decouple_we),
        .\q_reg[0]_0 (\q_reg[0] ));
  design_1_dma_core_wrap_v_1_0_prim_subreg__parameterized0_38 u_conf_serialize
       (.D(D[2]),
        .clk(clk),
        .conf_decouple_we(conf_decouple_we),
        .\q_reg[0]_0 (u_conf_serialize_n_0),
        .\q_reg[0]_1 (\q_reg[0] ));
  design_1_dma_core_wrap_v_1_0_prim_subreg u_dst_addr
       (.D(D),
        .\burst_req_d[opt][beo][decouple_rw] (\burst_req_d[opt][beo][decouple_rw] ),
        .\burst_req_d[opt][beo][src_reduce_len] (\burst_req_d[opt][beo][src_reduce_len] ),
        .clk(clk),
        .\mem_q_reg[0][data][2] (\q_reg[63]_1 [2:0]),
        .\mem_q_reg[0][data][2]_0 (\mem_q_reg[0][data][36] ),
        .\mem_q_reg[0][data][2]_1 (\mem_q_reg[0][data][36]_0 ),
        .\mem_q_reg[0][data][2]_2 (\mem_q_reg[0][data][2]_2 ),
        .\mem_q_reg[0][data][2]_3 (u_conf_serialize_n_0),
        .\q_reg[0]_0 (u_dst_addr_n_66),
        .\q_reg[0]_1 (\q_reg[0]_0 ),
        .\q_reg[0]_2 (\q_reg[0] ),
        .\q_reg[1]_0 (u_dst_addr_n_65),
        .\q_reg[2]_0 (u_dst_addr_n_0),
        .\q_reg[63]_0 (\q_reg[63]_0 ));
  design_1_dma_core_wrap_v_1_0_prim_subreg_39 u_num_bytes
       (.CO(CO),
        .D(D),
        .clk(clk),
        .\mem_q_reg[0][data][36] (\mem_q_reg[0][data][36] ),
        .\mem_q_reg[0][data][36]_0 ({\q_reg[63]_0 [36],\q_reg[63]_0 [4]}),
        .\mem_q_reg[0][data][36]_1 (\mem_q_reg[0][data][36]_0 ),
        .\mem_q_reg[0][data][36]_2 (\mem_q_reg[0][data][2] ),
        .\mem_q_reg[0][data][36]_3 ({\q_reg[63] [36],\q_reg[63] [4]}),
        .\q_reg[0]_0 (\q_reg[0]_1 ),
        .\q_reg[36]_0 (\q_reg[36] ),
        .\q_reg[4]_0 (\q_reg[4] ),
        .\q_reg[63]_0 (\q_reg[63]_1 ),
        .\q_reg[63]_1 (\q_reg[0] ));
  design_1_dma_core_wrap_v_1_0_prim_subreg_40 u_src_addr
       (.D(D),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\mem_q_reg[0][data][0] (u_dst_addr_n_66),
        .\mem_q_reg[0][data][0]_0 (\mem_q_reg[0][data][0] ),
        .\mem_q_reg[0][data][0]_1 (\mem_q_reg[0][data][0]_0 ),
        .\mem_q_reg[0][data][0]_2 (\mem_q_reg[0][data][0]_1 ),
        .\mem_q_reg[0][data][1] (\mem_q_reg[0][data][1] ),
        .\mem_q_reg[0][data][1]_0 (u_dst_addr_n_65),
        .\mem_q_reg[0][data][2] (\mem_q_reg[0][data][2] ),
        .\mem_q_reg[0][data][2]_0 (\mem_q_reg[0][data][2]_0 ),
        .\mem_q_reg[0][data][2]_1 (\mem_q_reg[0][data][2]_1 ),
        .\mem_q_reg[0][data][2]_2 (u_dst_addr_n_0),
        .\q_reg[0]_0 (\q_reg[0] ),
        .\q_reg[2]_0 (\q_reg[2] ),
        .\q_reg[63]_0 (\q_reg[63] ));
endmodule

(* ORIG_REF_NAME = "idma_stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_idma_stream_fifo
   (axi_mst_req_w_last,
    axi_mst_rsp_w_ready_0,
    \mem_q_reg[1][is_single] ,
    axi_mst_rsp_w_ready_1,
    axi_mst_rsp_w_ready_2,
    \mem_q_reg[1][is_single]_0 ,
    axi_mst_rsp_w_ready_3,
    \mem_q_reg[1][is_single]_1 ,
    axi_mst_rsp_w_ready_4,
    \mem_q_reg[1][is_single]_2 ,
    axi_mst_rsp_w_ready_5,
    \mem_q_reg[1][is_single]_3 ,
    axi_mst_rsp_w_ready_6,
    \mem_q_reg[1][is_single]_4 ,
    axi_mst_rsp_w_ready_7,
    \mem_q_reg[1][offset][1] ,
    Q,
    \status_cnt_q_reg[0] ,
    \mem_q_reg[1][is_single]_5 ,
    axi_mst_rsp_w_ready_8,
    \status_cnt_q_reg[0]_0 ,
    axi_mst_rsp_w_ready_9,
    \status_cnt_q_reg[0]_1 ,
    axi_mst_rsp_w_ready_10,
    \status_cnt_q_reg[0]_2 ,
    axi_mst_rsp_w_ready_11,
    \status_cnt_q_reg[0]_3 ,
    axi_mst_rsp_w_ready_12,
    \status_cnt_q_reg[0]_4 ,
    axi_mst_rsp_w_ready_13,
    \status_cnt_q_reg[0]_5 ,
    axi_mst_rsp_w_ready_14,
    D,
    E,
    \r_tf_q_reg[valid] ,
    \status_cnt_q_reg[0]_6 ,
    axi_mst_req_w_strb,
    axi_mst_req_w_valid,
    \mem_q_reg[1][is_single]_6 ,
    axi_mst_rsp_w_ready_15,
    \mem_q_reg[1][offset][1]_0 ,
    \mem_q_reg[1][offset][1]_1 ,
    \mem_q_reg[0][offset][2] ,
    \mem_q_reg[0][num_beats][0] ,
    \mem_q_reg[0][num_beats][1] ,
    \mem_q_reg[1][num_beats][2] ,
    \mem_q_reg[1][num_beats][3] ,
    \mem_q_reg[2][num_beats][4] ,
    \mem_q_reg[1][num_beats][5] ,
    \mem_q_reg[1][num_beats][6] ,
    \mem_q_reg[2][num_beats][7] ,
    \status_cnt_q_reg[0]_7 ,
    \w_req[w_dp_req][is_single] ,
    clk,
    \mem_q_reg[1][num_beats][0] ,
    axi_mst_rsp_w_ready,
    write_pointer_q0,
    \status_cnt_q_reg[1] ,
    \status_cnt_q_reg[0]_8 ,
    \status_cnt_q_reg[0]_9 ,
    \status_cnt_q_reg[1]_0 ,
    \status_cnt_q_reg[0]_10 ,
    \status_cnt_q_reg[1]_1 ,
    \status_cnt_q_reg[0]_11 ,
    \status_cnt_q_reg[1]_2 ,
    \status_cnt_q_reg[0]_12 ,
    \status_cnt_q_reg[1]_3 ,
    \status_cnt_q_reg[0]_13 ,
    \status_cnt_q_reg[1]_4 ,
    \status_cnt_q_reg[0]_14 ,
    \status_cnt_q_reg[1]_5 ,
    \status_cnt_q_reg[0]_15 ,
    \status_cnt_q_reg[1]_6 ,
    \status_cnt_q_reg[0]_16 ,
    p_0_in__0,
    \mem_q_reg[0][data][0] ,
    \mem_q_reg[0][data][0]_0 ,
    \mem_q_reg[0][data][0]_1 ,
    axi_mst_req_w_valid_0,
    axi_mst_req_w_valid_1,
    axi_mst_req_w_valid_2,
    w_cnt_valid_q_i_4,
    axi_mst_req_w_last_INST_0_i_1,
    w_cnt_valid_q_i_4_0,
    \status_cnt_q_reg[0]_17 ,
    \axi_mst_req_w_strb[5]_INST_0_i_1 ,
    w_cnt_valid_q_i_2,
    \mem_q_reg[0][offset][2]_0 ,
    \mem_q_reg[0][tailer][2] ,
    \mem_q_reg[0][num_beats][7] );
  output axi_mst_req_w_last;
  output [0:0]axi_mst_rsp_w_ready_0;
  output \mem_q_reg[1][is_single] ;
  output axi_mst_rsp_w_ready_1;
  output [0:0]axi_mst_rsp_w_ready_2;
  output \mem_q_reg[1][is_single]_0 ;
  output [0:0]axi_mst_rsp_w_ready_3;
  output \mem_q_reg[1][is_single]_1 ;
  output [0:0]axi_mst_rsp_w_ready_4;
  output \mem_q_reg[1][is_single]_2 ;
  output [0:0]axi_mst_rsp_w_ready_5;
  output \mem_q_reg[1][is_single]_3 ;
  output [0:0]axi_mst_rsp_w_ready_6;
  output \mem_q_reg[1][is_single]_4 ;
  output [0:0]axi_mst_rsp_w_ready_7;
  output \mem_q_reg[1][offset][1] ;
  output [0:0]Q;
  output [0:0]\status_cnt_q_reg[0] ;
  output \mem_q_reg[1][is_single]_5 ;
  output [0:0]axi_mst_rsp_w_ready_8;
  output [0:0]\status_cnt_q_reg[0]_0 ;
  output [0:0]axi_mst_rsp_w_ready_9;
  output [0:0]\status_cnt_q_reg[0]_1 ;
  output [0:0]axi_mst_rsp_w_ready_10;
  output [0:0]\status_cnt_q_reg[0]_2 ;
  output [0:0]axi_mst_rsp_w_ready_11;
  output [0:0]\status_cnt_q_reg[0]_3 ;
  output [0:0]axi_mst_rsp_w_ready_12;
  output [0:0]\status_cnt_q_reg[0]_4 ;
  output [0:0]axi_mst_rsp_w_ready_13;
  output [0:0]\status_cnt_q_reg[0]_5 ;
  output [0:0]axi_mst_rsp_w_ready_14;
  output [0:0]D;
  output [0:0]E;
  output \r_tf_q_reg[valid] ;
  output \status_cnt_q_reg[0]_6 ;
  output [6:0]axi_mst_req_w_strb;
  output axi_mst_req_w_valid;
  output [0:0]\mem_q_reg[1][is_single]_6 ;
  output [0:0]axi_mst_rsp_w_ready_15;
  output \mem_q_reg[1][offset][1]_0 ;
  output \mem_q_reg[1][offset][1]_1 ;
  output \mem_q_reg[0][offset][2] ;
  output \mem_q_reg[0][num_beats][0] ;
  output \mem_q_reg[0][num_beats][1] ;
  output \mem_q_reg[1][num_beats][2] ;
  output \mem_q_reg[1][num_beats][3] ;
  output \mem_q_reg[2][num_beats][4] ;
  output \mem_q_reg[1][num_beats][5] ;
  output \mem_q_reg[1][num_beats][6] ;
  output \mem_q_reg[2][num_beats][7] ;
  output \status_cnt_q_reg[0]_7 ;
  input \w_req[w_dp_req][is_single] ;
  input clk;
  input \mem_q_reg[1][num_beats][0] ;
  input axi_mst_rsp_w_ready;
  input write_pointer_q0;
  input [1:0]\status_cnt_q_reg[1] ;
  input \status_cnt_q_reg[0]_8 ;
  input \status_cnt_q_reg[0]_9 ;
  input [1:0]\status_cnt_q_reg[1]_0 ;
  input \status_cnt_q_reg[0]_10 ;
  input [1:0]\status_cnt_q_reg[1]_1 ;
  input \status_cnt_q_reg[0]_11 ;
  input [1:0]\status_cnt_q_reg[1]_2 ;
  input \status_cnt_q_reg[0]_12 ;
  input [1:0]\status_cnt_q_reg[1]_3 ;
  input \status_cnt_q_reg[0]_13 ;
  input [1:0]\status_cnt_q_reg[1]_4 ;
  input \status_cnt_q_reg[0]_14 ;
  input [1:0]\status_cnt_q_reg[1]_5 ;
  input \status_cnt_q_reg[0]_15 ;
  input [1:0]\status_cnt_q_reg[1]_6 ;
  input \status_cnt_q_reg[0]_16 ;
  input [0:0]p_0_in__0;
  input \mem_q_reg[0][data][0] ;
  input \mem_q_reg[0][data][0]_0 ;
  input \mem_q_reg[0][data][0]_1 ;
  input axi_mst_req_w_valid_0;
  input axi_mst_req_w_valid_1;
  input axi_mst_req_w_valid_2;
  input w_cnt_valid_q_i_4;
  input axi_mst_req_w_last_INST_0_i_1;
  input w_cnt_valid_q_i_4_0;
  input \status_cnt_q_reg[0]_17 ;
  input \axi_mst_req_w_strb[5]_INST_0_i_1 ;
  input w_cnt_valid_q_i_2;
  input [2:0]\mem_q_reg[0][offset][2]_0 ;
  input [2:0]\mem_q_reg[0][tailer][2] ;
  input [7:0]\mem_q_reg[0][num_beats][7] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire axi_mst_req_w_last;
  wire axi_mst_req_w_last_INST_0_i_1;
  wire [6:0]axi_mst_req_w_strb;
  wire \axi_mst_req_w_strb[5]_INST_0_i_1 ;
  wire axi_mst_req_w_valid;
  wire axi_mst_req_w_valid_0;
  wire axi_mst_req_w_valid_1;
  wire axi_mst_req_w_valid_2;
  wire axi_mst_rsp_w_ready;
  wire [0:0]axi_mst_rsp_w_ready_0;
  wire axi_mst_rsp_w_ready_1;
  wire [0:0]axi_mst_rsp_w_ready_10;
  wire [0:0]axi_mst_rsp_w_ready_11;
  wire [0:0]axi_mst_rsp_w_ready_12;
  wire [0:0]axi_mst_rsp_w_ready_13;
  wire [0:0]axi_mst_rsp_w_ready_14;
  wire [0:0]axi_mst_rsp_w_ready_15;
  wire [0:0]axi_mst_rsp_w_ready_2;
  wire [0:0]axi_mst_rsp_w_ready_3;
  wire [0:0]axi_mst_rsp_w_ready_4;
  wire [0:0]axi_mst_rsp_w_ready_5;
  wire [0:0]axi_mst_rsp_w_ready_6;
  wire [0:0]axi_mst_rsp_w_ready_7;
  wire [0:0]axi_mst_rsp_w_ready_8;
  wire [0:0]axi_mst_rsp_w_ready_9;
  wire clk;
  wire \mem_q_reg[0][data][0] ;
  wire \mem_q_reg[0][data][0]_0 ;
  wire \mem_q_reg[0][data][0]_1 ;
  wire \mem_q_reg[0][num_beats][0] ;
  wire \mem_q_reg[0][num_beats][1] ;
  wire [7:0]\mem_q_reg[0][num_beats][7] ;
  wire \mem_q_reg[0][offset][2] ;
  wire [2:0]\mem_q_reg[0][offset][2]_0 ;
  wire [2:0]\mem_q_reg[0][tailer][2] ;
  wire \mem_q_reg[1][is_single] ;
  wire \mem_q_reg[1][is_single]_0 ;
  wire \mem_q_reg[1][is_single]_1 ;
  wire \mem_q_reg[1][is_single]_2 ;
  wire \mem_q_reg[1][is_single]_3 ;
  wire \mem_q_reg[1][is_single]_4 ;
  wire \mem_q_reg[1][is_single]_5 ;
  wire [0:0]\mem_q_reg[1][is_single]_6 ;
  wire \mem_q_reg[1][num_beats][0] ;
  wire \mem_q_reg[1][num_beats][2] ;
  wire \mem_q_reg[1][num_beats][3] ;
  wire \mem_q_reg[1][num_beats][5] ;
  wire \mem_q_reg[1][num_beats][6] ;
  wire \mem_q_reg[1][offset][1] ;
  wire \mem_q_reg[1][offset][1]_0 ;
  wire \mem_q_reg[1][offset][1]_1 ;
  wire \mem_q_reg[2][num_beats][4] ;
  wire \mem_q_reg[2][num_beats][7] ;
  wire [0:0]p_0_in__0;
  wire \r_tf_q_reg[valid] ;
  wire [0:0]\status_cnt_q_reg[0] ;
  wire [0:0]\status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_10 ;
  wire \status_cnt_q_reg[0]_11 ;
  wire \status_cnt_q_reg[0]_12 ;
  wire \status_cnt_q_reg[0]_13 ;
  wire \status_cnt_q_reg[0]_14 ;
  wire \status_cnt_q_reg[0]_15 ;
  wire \status_cnt_q_reg[0]_16 ;
  wire \status_cnt_q_reg[0]_17 ;
  wire [0:0]\status_cnt_q_reg[0]_2 ;
  wire [0:0]\status_cnt_q_reg[0]_3 ;
  wire [0:0]\status_cnt_q_reg[0]_4 ;
  wire [0:0]\status_cnt_q_reg[0]_5 ;
  wire \status_cnt_q_reg[0]_6 ;
  wire \status_cnt_q_reg[0]_7 ;
  wire \status_cnt_q_reg[0]_8 ;
  wire \status_cnt_q_reg[0]_9 ;
  wire [1:0]\status_cnt_q_reg[1] ;
  wire [1:0]\status_cnt_q_reg[1]_0 ;
  wire [1:0]\status_cnt_q_reg[1]_1 ;
  wire [1:0]\status_cnt_q_reg[1]_2 ;
  wire [1:0]\status_cnt_q_reg[1]_3 ;
  wire [1:0]\status_cnt_q_reg[1]_4 ;
  wire [1:0]\status_cnt_q_reg[1]_5 ;
  wire [1:0]\status_cnt_q_reg[1]_6 ;
  wire w_cnt_valid_q_i_2;
  wire w_cnt_valid_q_i_4;
  wire w_cnt_valid_q_i_4_0;
  wire \w_req[w_dp_req][is_single] ;
  wire write_pointer_q0;

  design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized0 \gen_fifo.i_stream_fifo 
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_mst_req_w_last(axi_mst_req_w_last),
        .axi_mst_req_w_last_INST_0_i_1(axi_mst_req_w_last_INST_0_i_1),
        .axi_mst_req_w_strb(axi_mst_req_w_strb),
        .\axi_mst_req_w_strb[5]_INST_0_i_1 (\axi_mst_req_w_strb[5]_INST_0_i_1 ),
        .axi_mst_req_w_valid(axi_mst_req_w_valid),
        .axi_mst_req_w_valid_0(axi_mst_req_w_valid_0),
        .axi_mst_req_w_valid_1(axi_mst_req_w_valid_1),
        .axi_mst_req_w_valid_2(axi_mst_req_w_valid_2),
        .axi_mst_rsp_w_ready(axi_mst_rsp_w_ready),
        .axi_mst_rsp_w_ready_0(axi_mst_rsp_w_ready_0),
        .axi_mst_rsp_w_ready_1(axi_mst_rsp_w_ready_1),
        .axi_mst_rsp_w_ready_10(axi_mst_rsp_w_ready_10),
        .axi_mst_rsp_w_ready_11(axi_mst_rsp_w_ready_11),
        .axi_mst_rsp_w_ready_12(axi_mst_rsp_w_ready_12),
        .axi_mst_rsp_w_ready_13(axi_mst_rsp_w_ready_13),
        .axi_mst_rsp_w_ready_14(axi_mst_rsp_w_ready_14),
        .axi_mst_rsp_w_ready_15(axi_mst_rsp_w_ready_15),
        .axi_mst_rsp_w_ready_2(axi_mst_rsp_w_ready_2),
        .axi_mst_rsp_w_ready_3(axi_mst_rsp_w_ready_3),
        .axi_mst_rsp_w_ready_4(axi_mst_rsp_w_ready_4),
        .axi_mst_rsp_w_ready_5(axi_mst_rsp_w_ready_5),
        .axi_mst_rsp_w_ready_6(axi_mst_rsp_w_ready_6),
        .axi_mst_rsp_w_ready_7(axi_mst_rsp_w_ready_7),
        .axi_mst_rsp_w_ready_8(axi_mst_rsp_w_ready_8),
        .axi_mst_rsp_w_ready_9(axi_mst_rsp_w_ready_9),
        .clk(clk),
        .\mem_q_reg[0][data][0] (\mem_q_reg[0][data][0] ),
        .\mem_q_reg[0][data][0]_0 (\mem_q_reg[0][data][0]_0 ),
        .\mem_q_reg[0][data][0]_1 (\mem_q_reg[0][data][0]_1 ),
        .\mem_q_reg[0][num_beats][0] (\mem_q_reg[0][num_beats][0] ),
        .\mem_q_reg[0][num_beats][1] (\mem_q_reg[0][num_beats][1] ),
        .\mem_q_reg[0][num_beats][7] (\mem_q_reg[0][num_beats][7] ),
        .\mem_q_reg[0][offset][2] (\mem_q_reg[0][offset][2] ),
        .\mem_q_reg[0][offset][2]_0 (\mem_q_reg[0][offset][2]_0 ),
        .\mem_q_reg[0][tailer][2] (\mem_q_reg[0][tailer][2] ),
        .\mem_q_reg[1][is_single] (\mem_q_reg[1][is_single] ),
        .\mem_q_reg[1][is_single]_0 (\mem_q_reg[1][is_single]_0 ),
        .\mem_q_reg[1][is_single]_1 (\mem_q_reg[1][is_single]_1 ),
        .\mem_q_reg[1][is_single]_2 (\mem_q_reg[1][is_single]_2 ),
        .\mem_q_reg[1][is_single]_3 (\mem_q_reg[1][is_single]_3 ),
        .\mem_q_reg[1][is_single]_4 (\mem_q_reg[1][is_single]_4 ),
        .\mem_q_reg[1][is_single]_5 (\mem_q_reg[1][is_single]_5 ),
        .\mem_q_reg[1][is_single]_6 (\mem_q_reg[1][is_single]_6 ),
        .\mem_q_reg[1][num_beats][0] (\mem_q_reg[1][num_beats][0] ),
        .\mem_q_reg[1][num_beats][2] (\mem_q_reg[1][num_beats][2] ),
        .\mem_q_reg[1][num_beats][3] (\mem_q_reg[1][num_beats][3] ),
        .\mem_q_reg[1][num_beats][5] (\mem_q_reg[1][num_beats][5] ),
        .\mem_q_reg[1][num_beats][6] (\mem_q_reg[1][num_beats][6] ),
        .\mem_q_reg[1][offset][1] (\mem_q_reg[1][offset][1] ),
        .\mem_q_reg[1][offset][1]_0 (\mem_q_reg[1][offset][1]_0 ),
        .\mem_q_reg[1][offset][1]_1 (\mem_q_reg[1][offset][1]_1 ),
        .\mem_q_reg[2][num_beats][4] (\mem_q_reg[2][num_beats][4] ),
        .\mem_q_reg[2][num_beats][7] (\mem_q_reg[2][num_beats][7] ),
        .p_0_in__0(p_0_in__0),
        .\r_tf_q_reg[valid] (\r_tf_q_reg[valid] ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_10 (\status_cnt_q_reg[0]_10 ),
        .\status_cnt_q_reg[0]_11 (\status_cnt_q_reg[0]_11 ),
        .\status_cnt_q_reg[0]_12 (\status_cnt_q_reg[0]_12 ),
        .\status_cnt_q_reg[0]_13 (\status_cnt_q_reg[0]_13 ),
        .\status_cnt_q_reg[0]_14 (\status_cnt_q_reg[0]_14 ),
        .\status_cnt_q_reg[0]_15 (\status_cnt_q_reg[0]_15 ),
        .\status_cnt_q_reg[0]_16 (\status_cnt_q_reg[0]_16 ),
        .\status_cnt_q_reg[0]_17 (\status_cnt_q_reg[0]_17 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_2 ),
        .\status_cnt_q_reg[0]_3 (\status_cnt_q_reg[0]_3 ),
        .\status_cnt_q_reg[0]_4 (\status_cnt_q_reg[0]_4 ),
        .\status_cnt_q_reg[0]_5 (\status_cnt_q_reg[0]_5 ),
        .\status_cnt_q_reg[0]_6 (\status_cnt_q_reg[0]_6 ),
        .\status_cnt_q_reg[0]_7 (\status_cnt_q_reg[0]_7 ),
        .\status_cnt_q_reg[0]_8 (\status_cnt_q_reg[0]_8 ),
        .\status_cnt_q_reg[0]_9 (\status_cnt_q_reg[0]_9 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1]_0 ),
        .\status_cnt_q_reg[1]_1 (\status_cnt_q_reg[1]_1 ),
        .\status_cnt_q_reg[1]_2 (\status_cnt_q_reg[1]_2 ),
        .\status_cnt_q_reg[1]_3 (\status_cnt_q_reg[1]_3 ),
        .\status_cnt_q_reg[1]_4 (\status_cnt_q_reg[1]_4 ),
        .\status_cnt_q_reg[1]_5 (\status_cnt_q_reg[1]_5 ),
        .\status_cnt_q_reg[1]_6 (\status_cnt_q_reg[1]_6 ),
        .w_cnt_valid_q_i_2(w_cnt_valid_q_i_2),
        .w_cnt_valid_q_i_4(w_cnt_valid_q_i_4),
        .w_cnt_valid_q_i_4_0(w_cnt_valid_q_i_4_0),
        .\w_req[w_dp_req][is_single] (\w_req[w_dp_req][is_single] ),
        .write_pointer_q0(write_pointer_q0));
endmodule

(* ORIG_REF_NAME = "idma_stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized0
   (read_pointer_q0,
    \status_cnt_q_reg[2] ,
    axi_mst_rsp_b_valid_0,
    status_cnt_n,
    clk,
    \status_cnt_q_reg[0] ,
    axi_mst_rsp_b_valid,
    \read_pointer_q_reg[2] ,
    write_pointer_q0,
    CO);
  output read_pointer_q0;
  output \status_cnt_q_reg[2] ;
  output axi_mst_rsp_b_valid_0;
  input status_cnt_n;
  input clk;
  input \status_cnt_q_reg[0] ;
  input axi_mst_rsp_b_valid;
  input \read_pointer_q_reg[2] ;
  input write_pointer_q0;
  input [0:0]CO;

  wire [0:0]CO;
  wire axi_mst_rsp_b_valid;
  wire axi_mst_rsp_b_valid_0;
  wire clk;
  wire read_pointer_q0;
  wire \read_pointer_q_reg[2] ;
  wire status_cnt_n;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[2] ;
  wire write_pointer_q0;

  design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized1 \gen_fifo.i_stream_fifo 
       (.CO(CO),
        .E(read_pointer_q0),
        .axi_mst_rsp_b_valid(axi_mst_rsp_b_valid),
        .axi_mst_rsp_b_valid_0(axi_mst_rsp_b_valid_0),
        .clk(clk),
        .\read_pointer_q_reg[2] (\read_pointer_q_reg[2] ),
        .status_cnt_n(status_cnt_n),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .write_pointer_q0(write_pointer_q0));
endmodule

(* ORIG_REF_NAME = "idma_stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1
   (\read_pointer_q_reg[1] ,
    Q,
    \status_cnt_q_reg[1] ,
    \status_cnt_q_reg[0] ,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[2]_0 ,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    E,
    clk,
    \mem_q_reg[2][0]_1 ,
    D,
    \read_pointer_q_reg[0] ,
    \write_pointer_q_reg[1] ,
    \mem_q_reg[1][7]_0 );
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]Q;
  output \status_cnt_q_reg[1] ;
  output \status_cnt_q_reg[0] ;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input \status_cnt_q_reg[2] ;
  input \status_cnt_q_reg[2]_0 ;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input [0:0]E;
  input clk;
  input \mem_q_reg[2][0]_1 ;
  input [0:0]D;
  input [0:0]\read_pointer_q_reg[0] ;
  input [0:0]\write_pointer_q_reg[1] ;
  input [7:0]\mem_q_reg[1][7]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire \mem_q_reg[2][0]_1 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire [0:0]\write_pointer_q_reg[1] ;

  design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2_19 \gen_fifo.i_stream_fifo 
       (.D(D),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0] (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][0]_1 (\mem_q_reg[2][0]_1 ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_0 ),
        .\write_pointer_q_reg[1] (\write_pointer_q_reg[1] ));
endmodule

(* ORIG_REF_NAME = "idma_stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1_0
   (\read_pointer_q_reg[1] ,
    Q,
    w_cnt_valid_q_reg,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[2]_0 ,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    w_cnt_valid_q_i_2,
    w_cnt_valid_q,
    w_cnt_valid_q_i_2_0,
    w_cnt_valid_q_i_2_1,
    w_cnt_valid_q_i_2_2,
    axi_mst_req_r_ready_INST_0_i_1,
    \read_pointer_q_reg[0] ,
    clk,
    \write_pointer_q_reg[0] ,
    \mem_q_reg[0][7]_0 ,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[1] ,
    E);
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]Q;
  output w_cnt_valid_q_reg;
  output \status_cnt_q_reg[0] ;
  output \status_cnt_q_reg[0]_0 ;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input \status_cnt_q_reg[2] ;
  input \status_cnt_q_reg[2]_0 ;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input w_cnt_valid_q_i_2;
  input w_cnt_valid_q;
  input w_cnt_valid_q_i_2_0;
  input w_cnt_valid_q_i_2_1;
  input w_cnt_valid_q_i_2_2;
  input axi_mst_req_r_ready_INST_0_i_1;
  input [0:0]\read_pointer_q_reg[0] ;
  input clk;
  input \write_pointer_q_reg[0] ;
  input [7:0]\mem_q_reg[0][7]_0 ;
  input [0:0]\status_cnt_q_reg[0]_1 ;
  input [0:0]\status_cnt_q_reg[1] ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_r_ready_INST_0_i_1;
  wire clk;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[0][7]_0 ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire w_cnt_valid_q;
  wire w_cnt_valid_q_i_2;
  wire w_cnt_valid_q_i_2_0;
  wire w_cnt_valid_q_i_2_1;
  wire w_cnt_valid_q_i_2_2;
  wire w_cnt_valid_q_reg;
  wire \write_pointer_q_reg[0] ;

  design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2_17 \gen_fifo.i_stream_fifo 
       (.E(E),
        .Q(Q),
        .axi_mst_req_r_ready_INST_0_i_1(axi_mst_req_r_ready_INST_0_i_1),
        .clk(clk),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7] ),
        .\mem_q_reg[0][7]_0 (\mem_q_reg[0][7]_0 ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7] ),
        .\mem_q_reg[2][0] (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_0 ),
        .w_cnt_valid_q(w_cnt_valid_q),
        .w_cnt_valid_q_i_2(w_cnt_valid_q_i_2),
        .w_cnt_valid_q_i_2_0(w_cnt_valid_q_i_2_0),
        .w_cnt_valid_q_i_2_1(w_cnt_valid_q_i_2_1),
        .w_cnt_valid_q_i_2_2(w_cnt_valid_q_i_2_2),
        .w_cnt_valid_q_reg(w_cnt_valid_q_reg),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ));
endmodule

(* ORIG_REF_NAME = "idma_stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1_1
   (axi_mst_rsp_r_valid_0,
    \read_pointer_q_reg[1] ,
    Q,
    axi_mst_req_r_ready,
    E,
    axi_mst_rsp_r_valid_1,
    axi_mst_rsp_r_valid_2,
    axi_mst_rsp_r_valid_3,
    axi_mst_rsp_r_valid_4,
    axi_mst_rsp_r_valid_5,
    axi_mst_rsp_r_valid_6,
    \status_cnt_q_reg[0] ,
    first_r_q_reg,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    axi_mst_rsp_r_valid,
    \r_dp_rsp[first] ,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[2]_0 ,
    \write_pointer_q_reg[1] ,
    \write_pointer_q_reg[1]_0 ,
    \write_pointer_q_reg[1]_1 ,
    \write_pointer_q_reg[1]_2 ,
    \write_pointer_q_reg[1]_3 ,
    \mem_q_reg[2][0] ,
    \write_pointer_q_reg[1]_4 ,
    axi_mst_req_r_ready_0,
    axi_mst_req_r_ready_1,
    axi_mst_req_r_ready_2,
    axi_mst_req_r_ready_3,
    axi_mst_req_r_ready_INST_0_i_1,
    axi_mst_rsp_r_last,
    \read_pointer_q_reg[0] ,
    clk,
    \status_cnt_q_reg[0]_0 ,
    \mem_q_reg[1][7]_0 ,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[1] );
  output axi_mst_rsp_r_valid_0;
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]Q;
  output axi_mst_req_r_ready;
  output [0:0]E;
  output axi_mst_rsp_r_valid_1;
  output [0:0]axi_mst_rsp_r_valid_2;
  output [0:0]axi_mst_rsp_r_valid_3;
  output [0:0]axi_mst_rsp_r_valid_4;
  output [0:0]axi_mst_rsp_r_valid_5;
  output [0:0]axi_mst_rsp_r_valid_6;
  output \status_cnt_q_reg[0] ;
  output first_r_q_reg;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input axi_mst_rsp_r_valid;
  input \r_dp_rsp[first] ;
  input \status_cnt_q_reg[2] ;
  input \status_cnt_q_reg[2]_0 ;
  input \write_pointer_q_reg[1] ;
  input \write_pointer_q_reg[1]_0 ;
  input \write_pointer_q_reg[1]_1 ;
  input \write_pointer_q_reg[1]_2 ;
  input \write_pointer_q_reg[1]_3 ;
  input \mem_q_reg[2][0] ;
  input \write_pointer_q_reg[1]_4 ;
  input axi_mst_req_r_ready_0;
  input axi_mst_req_r_ready_1;
  input axi_mst_req_r_ready_2;
  input axi_mst_req_r_ready_3;
  input axi_mst_req_r_ready_INST_0_i_1;
  input axi_mst_rsp_r_last;
  input [0:0]\read_pointer_q_reg[0] ;
  input clk;
  input \status_cnt_q_reg[0]_0 ;
  input [7:0]\mem_q_reg[1][7]_0 ;
  input [0:0]\status_cnt_q_reg[0]_1 ;
  input [0:0]\status_cnt_q_reg[1] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_r_ready;
  wire axi_mst_req_r_ready_0;
  wire axi_mst_req_r_ready_1;
  wire axi_mst_req_r_ready_2;
  wire axi_mst_req_r_ready_3;
  wire axi_mst_req_r_ready_INST_0_i_1;
  wire axi_mst_rsp_r_last;
  wire axi_mst_rsp_r_valid;
  wire axi_mst_rsp_r_valid_0;
  wire axi_mst_rsp_r_valid_1;
  wire [0:0]axi_mst_rsp_r_valid_2;
  wire [0:0]axi_mst_rsp_r_valid_3;
  wire [0:0]axi_mst_rsp_r_valid_4;
  wire [0:0]axi_mst_rsp_r_valid_5;
  wire [0:0]axi_mst_rsp_r_valid_6;
  wire clk;
  wire first_r_q_reg;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0] ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire \r_dp_rsp[first] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \write_pointer_q_reg[1] ;
  wire \write_pointer_q_reg[1]_0 ;
  wire \write_pointer_q_reg[1]_1 ;
  wire \write_pointer_q_reg[1]_2 ;
  wire \write_pointer_q_reg[1]_3 ;
  wire \write_pointer_q_reg[1]_4 ;

  design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2_15 \gen_fifo.i_stream_fifo 
       (.E(E),
        .Q(Q),
        .axi_mst_req_r_ready(axi_mst_req_r_ready),
        .axi_mst_req_r_ready_0(axi_mst_req_r_ready_0),
        .axi_mst_req_r_ready_1(axi_mst_req_r_ready_1),
        .axi_mst_req_r_ready_2(axi_mst_req_r_ready_2),
        .axi_mst_req_r_ready_3(axi_mst_req_r_ready_3),
        .axi_mst_req_r_ready_INST_0_i_1(axi_mst_req_r_ready_INST_0_i_1),
        .axi_mst_rsp_r_last(axi_mst_rsp_r_last),
        .axi_mst_rsp_r_valid(axi_mst_rsp_r_valid),
        .axi_mst_rsp_r_valid_0(axi_mst_rsp_r_valid_0),
        .axi_mst_rsp_r_valid_1(axi_mst_rsp_r_valid_1),
        .axi_mst_rsp_r_valid_2(axi_mst_rsp_r_valid_2),
        .axi_mst_rsp_r_valid_3(axi_mst_rsp_r_valid_3),
        .axi_mst_rsp_r_valid_4(axi_mst_rsp_r_valid_4),
        .axi_mst_rsp_r_valid_5(axi_mst_rsp_r_valid_5),
        .axi_mst_rsp_r_valid_6(axi_mst_rsp_r_valid_6),
        .clk(clk),
        .first_r_q_reg(first_r_q_reg),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0] (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7] ),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_0 ),
        .\write_pointer_q_reg[1] (\write_pointer_q_reg[1] ),
        .\write_pointer_q_reg[1]_0 (\write_pointer_q_reg[1]_0 ),
        .\write_pointer_q_reg[1]_1 (\write_pointer_q_reg[1]_1 ),
        .\write_pointer_q_reg[1]_2 (\write_pointer_q_reg[1]_2 ),
        .\write_pointer_q_reg[1]_3 (\write_pointer_q_reg[1]_3 ),
        .\write_pointer_q_reg[1]_4 (\write_pointer_q_reg[1]_4 ));
endmodule

(* ORIG_REF_NAME = "idma_stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1_2
   (\read_pointer_q_reg[1] ,
    Q,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[0] ,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \status_cnt_q_reg[2]_1 ,
    \status_cnt_q_reg[2]_2 ,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    axi_mst_req_w_last_INST_0_i_1,
    axi_mst_req_w_last_INST_0_i_1_0,
    axi_mst_req_w_last_INST_0_i_1_1,
    \read_pointer_q_reg[0] ,
    clk,
    \write_pointer_q_reg[0] ,
    \mem_q_reg[1][7]_0 ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[1] ,
    E);
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]Q;
  output \status_cnt_q_reg[2] ;
  output \status_cnt_q_reg[2]_0 ;
  output \status_cnt_q_reg[0] ;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input \status_cnt_q_reg[2]_1 ;
  input \status_cnt_q_reg[2]_2 ;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input axi_mst_req_w_last_INST_0_i_1;
  input axi_mst_req_w_last_INST_0_i_1_0;
  input axi_mst_req_w_last_INST_0_i_1_1;
  input [0:0]\read_pointer_q_reg[0] ;
  input clk;
  input \write_pointer_q_reg[0] ;
  input [7:0]\mem_q_reg[1][7]_0 ;
  input [0:0]\status_cnt_q_reg[0]_0 ;
  input [0:0]\status_cnt_q_reg[1] ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_w_last_INST_0_i_1;
  wire axi_mst_req_w_last_INST_0_i_1_0;
  wire axi_mst_req_w_last_INST_0_i_1_1;
  wire clk;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire [0:0]\status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire \status_cnt_q_reg[2]_2 ;
  wire \write_pointer_q_reg[0] ;

  design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2_13 \gen_fifo.i_stream_fifo 
       (.E(E),
        .Q(Q),
        .axi_mst_req_w_last_INST_0_i_1(axi_mst_req_w_last_INST_0_i_1),
        .axi_mst_req_w_last_INST_0_i_1_0(axi_mst_req_w_last_INST_0_i_1_0),
        .axi_mst_req_w_last_INST_0_i_1_1(axi_mst_req_w_last_INST_0_i_1_1),
        .clk(clk),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0] (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_0 ),
        .\status_cnt_q_reg[2]_1 (\status_cnt_q_reg[2]_1 ),
        .\status_cnt_q_reg[2]_2 (\status_cnt_q_reg[2]_2 ),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ));
endmodule

(* ORIG_REF_NAME = "idma_stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1_3
   (\read_pointer_q_reg[1] ,
    Q,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[2]_0 ,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    \read_pointer_q_reg[0] ,
    clk,
    \status_cnt_q_reg[0]_1 ,
    \mem_q_reg[1][7]_0 ,
    \status_cnt_q_reg[0]_2 ,
    \status_cnt_q_reg[1] ,
    E);
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]Q;
  output \status_cnt_q_reg[0] ;
  output \status_cnt_q_reg[0]_0 ;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input \status_cnt_q_reg[2] ;
  input \status_cnt_q_reg[2]_0 ;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input [0:0]\read_pointer_q_reg[0] ;
  input clk;
  input \status_cnt_q_reg[0]_1 ;
  input [7:0]\mem_q_reg[1][7]_0 ;
  input [0:0]\status_cnt_q_reg[0]_2 ;
  input [0:0]\status_cnt_q_reg[1] ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[0]_2 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;

  design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2_11 \gen_fifo.i_stream_fifo 
       (.E(E),
        .Q(Q),
        .clk(clk),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0] (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_2 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "idma_stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1_4
   (\read_pointer_q_reg[1] ,
    Q,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    w_cnt_valid_q_reg,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \status_cnt_q_reg[2]_0 ,
    w_cnt_valid_q_reg_0,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    w_cnt_valid_q_reg_1,
    w_cnt_valid_q_reg_2,
    w_cnt_valid_q_reg_3,
    \mem_q[0][data][0]_i_8 ,
    \mem_q[0][data][0]_i_8_0 ,
    \mem_q[0][data][0]_i_8_1 ,
    \mem_q[0][data][0]_i_8_2 ,
    axi_mst_req_r_ready_INST_0_i_1,
    axi_mst_req_r_ready_INST_0_i_1_0,
    w_cnt_valid_q_reg_4,
    w_cnt_valid_q_reg_5,
    w_cnt_valid_q,
    \read_pointer_q_reg[0] ,
    clk,
    \write_pointer_q_reg[0] ,
    \mem_q_reg[1][7]_0 ,
    \status_cnt_q_reg[0]_2 ,
    \status_cnt_q_reg[1] ,
    E);
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]Q;
  output \status_cnt_q_reg[2] ;
  output \status_cnt_q_reg[0] ;
  output \status_cnt_q_reg[0]_0 ;
  output \status_cnt_q_reg[0]_1 ;
  output w_cnt_valid_q_reg;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input \status_cnt_q_reg[2]_0 ;
  input w_cnt_valid_q_reg_0;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input w_cnt_valid_q_reg_1;
  input w_cnt_valid_q_reg_2;
  input w_cnt_valid_q_reg_3;
  input \mem_q[0][data][0]_i_8 ;
  input \mem_q[0][data][0]_i_8_0 ;
  input \mem_q[0][data][0]_i_8_1 ;
  input \mem_q[0][data][0]_i_8_2 ;
  input axi_mst_req_r_ready_INST_0_i_1;
  input axi_mst_req_r_ready_INST_0_i_1_0;
  input [0:0]w_cnt_valid_q_reg_4;
  input w_cnt_valid_q_reg_5;
  input w_cnt_valid_q;
  input [0:0]\read_pointer_q_reg[0] ;
  input clk;
  input \write_pointer_q_reg[0] ;
  input [7:0]\mem_q_reg[1][7]_0 ;
  input [0:0]\status_cnt_q_reg[0]_2 ;
  input [0:0]\status_cnt_q_reg[1] ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_r_ready_INST_0_i_1;
  wire axi_mst_req_r_ready_INST_0_i_1_0;
  wire clk;
  wire \mem_q[0][data][0]_i_8 ;
  wire \mem_q[0][data][0]_i_8_0 ;
  wire \mem_q[0][data][0]_i_8_1 ;
  wire \mem_q[0][data][0]_i_8_2 ;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[0]_2 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire w_cnt_valid_q;
  wire w_cnt_valid_q_reg;
  wire w_cnt_valid_q_reg_0;
  wire w_cnt_valid_q_reg_1;
  wire w_cnt_valid_q_reg_2;
  wire w_cnt_valid_q_reg_3;
  wire [0:0]w_cnt_valid_q_reg_4;
  wire w_cnt_valid_q_reg_5;
  wire \write_pointer_q_reg[0] ;

  design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2_9 \gen_fifo.i_stream_fifo 
       (.E(E),
        .Q(Q),
        .axi_mst_req_r_ready_INST_0_i_1(axi_mst_req_r_ready_INST_0_i_1),
        .axi_mst_req_r_ready_INST_0_i_1_0(axi_mst_req_r_ready_INST_0_i_1_0),
        .clk(clk),
        .\mem_q[0][data][0]_i_8 (\mem_q[0][data][0]_i_8 ),
        .\mem_q[0][data][0]_i_8_0 (\mem_q[0][data][0]_i_8_0 ),
        .\mem_q[0][data][0]_i_8_1 (\mem_q[0][data][0]_i_8_1 ),
        .\mem_q[0][data][0]_i_8_2 (\mem_q[0][data][0]_i_8_2 ),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0] (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_2 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_0 ),
        .w_cnt_valid_q(w_cnt_valid_q),
        .w_cnt_valid_q_reg(w_cnt_valid_q_reg),
        .w_cnt_valid_q_reg_0(w_cnt_valid_q_reg_0),
        .w_cnt_valid_q_reg_1(w_cnt_valid_q_reg_1),
        .w_cnt_valid_q_reg_2(w_cnt_valid_q_reg_2),
        .w_cnt_valid_q_reg_3(w_cnt_valid_q_reg_3),
        .w_cnt_valid_q_reg_4(w_cnt_valid_q_reg_4),
        .w_cnt_valid_q_reg_5(w_cnt_valid_q_reg_5),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ));
endmodule

(* ORIG_REF_NAME = "idma_stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1_5
   (\read_pointer_q_reg[1] ,
    Q,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[2]_0 ,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    axi_mst_req_w_last_INST_0_i_12,
    axi_mst_req_w_last_INST_0_i_12_0,
    axi_mst_req_w_last_INST_0_i_12_1,
    axi_mst_req_r_ready_INST_0_i_1,
    axi_mst_req_r_ready_INST_0_i_1_0,
    \read_pointer_q_reg[0] ,
    clk,
    \status_cnt_q_reg[0]_2 ,
    \mem_q_reg[1][7]_0 ,
    \status_cnt_q_reg[0]_3 ,
    \status_cnt_q_reg[1] ,
    E);
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]Q;
  output \status_cnt_q_reg[0] ;
  output \status_cnt_q_reg[0]_0 ;
  output \status_cnt_q_reg[0]_1 ;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input \status_cnt_q_reg[2] ;
  input \status_cnt_q_reg[2]_0 ;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input axi_mst_req_w_last_INST_0_i_12;
  input axi_mst_req_w_last_INST_0_i_12_0;
  input axi_mst_req_w_last_INST_0_i_12_1;
  input axi_mst_req_r_ready_INST_0_i_1;
  input axi_mst_req_r_ready_INST_0_i_1_0;
  input [0:0]\read_pointer_q_reg[0] ;
  input clk;
  input \status_cnt_q_reg[0]_2 ;
  input [7:0]\mem_q_reg[1][7]_0 ;
  input [0:0]\status_cnt_q_reg[0]_3 ;
  input [0:0]\status_cnt_q_reg[1] ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_r_ready_INST_0_i_1;
  wire axi_mst_req_r_ready_INST_0_i_1_0;
  wire axi_mst_req_w_last_INST_0_i_12;
  wire axi_mst_req_w_last_INST_0_i_12_0;
  wire axi_mst_req_w_last_INST_0_i_12_1;
  wire clk;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire [0:0]\status_cnt_q_reg[0]_3 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;

  design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2_7 \gen_fifo.i_stream_fifo 
       (.E(E),
        .Q(Q),
        .axi_mst_req_r_ready_INST_0_i_1(axi_mst_req_r_ready_INST_0_i_1),
        .axi_mst_req_r_ready_INST_0_i_1_0(axi_mst_req_r_ready_INST_0_i_1_0),
        .axi_mst_req_w_last_INST_0_i_12(axi_mst_req_w_last_INST_0_i_12),
        .axi_mst_req_w_last_INST_0_i_12_0(axi_mst_req_w_last_INST_0_i_12_0),
        .axi_mst_req_w_last_INST_0_i_12_1(axi_mst_req_w_last_INST_0_i_12_1),
        .clk(clk),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0] (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_2 ),
        .\status_cnt_q_reg[0]_3 (\status_cnt_q_reg[0]_3 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "idma_stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized1_6
   (\status_cnt_q_reg[2] ,
    Q,
    \read_pointer_q_reg[1] ,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[0] ,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \status_cnt_q_reg[2]_1 ,
    \status_cnt_q_reg[2]_2 ,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    axi_mst_req_w_last_INST_0_i_4,
    \read_pointer_q_reg[1]_0 ,
    clk,
    \write_pointer_q_reg[0] ,
    \mem_q_reg[1][7]_0 ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[1] ,
    E);
  output \status_cnt_q_reg[2] ;
  output [1:0]Q;
  output [1:0]\read_pointer_q_reg[1] ;
  output \status_cnt_q_reg[2]_0 ;
  output \status_cnt_q_reg[0] ;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input \status_cnt_q_reg[2]_1 ;
  input \status_cnt_q_reg[2]_2 ;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input axi_mst_req_w_last_INST_0_i_4;
  input [0:0]\read_pointer_q_reg[1]_0 ;
  input clk;
  input \write_pointer_q_reg[0] ;
  input [7:0]\mem_q_reg[1][7]_0 ;
  input [0:0]\status_cnt_q_reg[0]_0 ;
  input [0:0]\status_cnt_q_reg[1] ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_w_last_INST_0_i_4;
  wire clk;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire [0:0]\read_pointer_q_reg[1]_0 ;
  wire \status_cnt_q_reg[0] ;
  wire [0:0]\status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire \status_cnt_q_reg[2]_2 ;
  wire \write_pointer_q_reg[0] ;

  design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2 \gen_fifo.i_stream_fifo 
       (.E(E),
        .Q(Q),
        .axi_mst_req_w_last_INST_0_i_4(axi_mst_req_w_last_INST_0_i_4),
        .clk(clk),
        .\mem_q_reg[0][7] (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7] (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0] (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][7] (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[1] (\read_pointer_q_reg[1] ),
        .\read_pointer_q_reg[1]_0 (\read_pointer_q_reg[1]_0 ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_0 ),
        .\status_cnt_q_reg[2]_1 (\status_cnt_q_reg[2]_1 ),
        .\status_cnt_q_reg[2]_2 (\status_cnt_q_reg[2]_2 ),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ));
endmodule

(* ORIG_REF_NAME = "idma_stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized2
   (p_0_in__0,
    \aw_to_send_q_reg[1] ,
    \opt_tf_q_reg[decouple_rw] ,
    \status_cnt_q_reg[2] ,
    Q,
    axi_mst_req_aw_addr,
    axi_mst_req_aw_len,
    axi_mst_req_aw_size,
    axi_mst_req_aw_burst,
    clk,
    \mem_q_reg[2][aw][burst][0] ,
    \r_req[ar_req][burst] ,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[1] ,
    axi_mst_rsp_aw_ready,
    \read_pointer_q_reg[0] ,
    \r_dp_rsp[first] ,
    write_pointer_q0,
    \write_pointer_q_reg[0] ,
    \write_pointer_q_reg[0]_0 ,
    axi_mst_req_b_ready_INST_0_i_3,
    axi_mst_req_b_ready_INST_0_i_3_0,
    axi_mst_req_b_ready_INST_0_i_3_1,
    \status_cnt_q_reg[1]_0 ,
    E,
    D,
    \mem_q_reg[2][aw][len][7] );
  output [0:0]p_0_in__0;
  output \aw_to_send_q_reg[1] ;
  output \opt_tf_q_reg[decouple_rw] ;
  output \status_cnt_q_reg[2] ;
  output [2:0]Q;
  output [60:0]axi_mst_req_aw_addr;
  output [7:0]axi_mst_req_aw_len;
  output [0:0]axi_mst_req_aw_size;
  output [0:0]axi_mst_req_aw_burst;
  input clk;
  input \mem_q_reg[2][aw][burst][0] ;
  input [0:0]\r_req[ar_req][burst] ;
  input \status_cnt_q_reg[2]_0 ;
  input \status_cnt_q_reg[1] ;
  input axi_mst_rsp_aw_ready;
  input \read_pointer_q_reg[0] ;
  input \r_dp_rsp[first] ;
  input write_pointer_q0;
  input \write_pointer_q_reg[0] ;
  input \write_pointer_q_reg[0]_0 ;
  input [0:0]axi_mst_req_b_ready_INST_0_i_3;
  input axi_mst_req_b_ready_INST_0_i_3_0;
  input axi_mst_req_b_ready_INST_0_i_3_1;
  input [1:0]\status_cnt_q_reg[1]_0 ;
  input [0:0]E;
  input [60:0]D;
  input [7:0]\mem_q_reg[2][aw][len][7] ;

  wire [60:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \aw_to_send_q_reg[1] ;
  wire [60:0]axi_mst_req_aw_addr;
  wire [0:0]axi_mst_req_aw_burst;
  wire [7:0]axi_mst_req_aw_len;
  wire [0:0]axi_mst_req_aw_size;
  wire [0:0]axi_mst_req_b_ready_INST_0_i_3;
  wire axi_mst_req_b_ready_INST_0_i_3_0;
  wire axi_mst_req_b_ready_INST_0_i_3_1;
  wire axi_mst_rsp_aw_ready;
  wire clk;
  wire \mem_q_reg[2][aw][burst][0] ;
  wire [7:0]\mem_q_reg[2][aw][len][7] ;
  wire \opt_tf_q_reg[decouple_rw] ;
  wire [0:0]p_0_in__0;
  wire \r_dp_rsp[first] ;
  wire [0:0]\r_req[ar_req][burst] ;
  wire \read_pointer_q_reg[0] ;
  wire \status_cnt_q_reg[1] ;
  wire [1:0]\status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire write_pointer_q0;
  wire \write_pointer_q_reg[0] ;
  wire \write_pointer_q_reg[0]_0 ;

  design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized3 \gen_fifo.i_stream_fifo 
       (.D(D),
        .E(E),
        .Q(Q),
        .\aw_to_send_q_reg[1] (\aw_to_send_q_reg[1] ),
        .axi_mst_req_aw_addr(axi_mst_req_aw_addr),
        .axi_mst_req_aw_burst(axi_mst_req_aw_burst),
        .axi_mst_req_aw_len(axi_mst_req_aw_len),
        .axi_mst_req_aw_size(axi_mst_req_aw_size),
        .axi_mst_req_b_ready_INST_0_i_3(axi_mst_req_b_ready_INST_0_i_3),
        .axi_mst_req_b_ready_INST_0_i_3_0(axi_mst_req_b_ready_INST_0_i_3_0),
        .axi_mst_req_b_ready_INST_0_i_3_1(axi_mst_req_b_ready_INST_0_i_3_1),
        .axi_mst_rsp_aw_ready(axi_mst_rsp_aw_ready),
        .clk(clk),
        .\mem_q_reg[2][aw][burst][0] (\mem_q_reg[2][aw][burst][0] ),
        .\mem_q_reg[2][aw][len][7] (\mem_q_reg[2][aw][len][7] ),
        .\opt_tf_q_reg[decouple_rw] (\opt_tf_q_reg[decouple_rw] ),
        .p_0_in__0(p_0_in__0),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\r_req[ar_req][burst] (\r_req[ar_req][burst] ),
        .\read_pointer_q_reg[0] (\read_pointer_q_reg[0] ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1]_0 ),
        .\status_cnt_q_reg[2] (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2]_0 ),
        .write_pointer_q0(write_pointer_q0),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ),
        .\write_pointer_q_reg[0]_0 (\write_pointer_q_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "idma_stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_idma_stream_fifo__parameterized3
   (\status_cnt_q_reg[0] ,
    axi_mst_rsp_r_last_0,
    \mem_q_reg[2][shift][1] ,
    \mem_q_reg[2][shift][1]_0 ,
    first_r_q_reg,
    axi_mst_rsp_r_last_1,
    axi_mst_rsp_r_last_2,
    axi_mst_rsp_r_last_3,
    axi_mst_rsp_r_valid,
    \mem_q_reg[0][shift][0] ,
    \opt_tf_q_reg[decouple_rw] ,
    \status_cnt_q_reg[1] ,
    \axi_mst_rsp_r_data[31] ,
    \axi_mst_rsp_r_data[23] ,
    \axi_mst_rsp_r_data[15] ,
    \axi_mst_rsp_r_data[7] ,
    \axi_mst_rsp_r_data[39] ,
    \axi_mst_rsp_r_data[47] ,
    \axi_mst_rsp_r_data[55] ,
    \axi_mst_rsp_r_data[63] ,
    \mem_q[0][data][0]_i_5 ,
    \r_dp_rsp[first] ,
    axi_mst_rsp_r_last,
    \status_cnt_q_reg[0]_0 ,
    write_pointer_n06_out,
    \write_pointer_q_reg[0] ,
    \write_pointer_q_reg[0]_0 ,
    Q,
    axi_mst_rsp_r_data,
    clk,
    \mem_q_reg[1][shift][0] ,
    D,
    \mem_q_reg[0][tailer][2] ,
    \mem_q_reg[0][shift][2] );
  output \status_cnt_q_reg[0] ;
  output axi_mst_rsp_r_last_0;
  output \mem_q_reg[2][shift][1] ;
  output \mem_q_reg[2][shift][1]_0 ;
  output first_r_q_reg;
  output axi_mst_rsp_r_last_1;
  output axi_mst_rsp_r_last_2;
  output axi_mst_rsp_r_last_3;
  output [0:0]axi_mst_rsp_r_valid;
  output \mem_q_reg[0][shift][0] ;
  output \opt_tf_q_reg[decouple_rw] ;
  output \status_cnt_q_reg[1] ;
  output [7:0]\axi_mst_rsp_r_data[31] ;
  output [7:0]\axi_mst_rsp_r_data[23] ;
  output [7:0]\axi_mst_rsp_r_data[15] ;
  output [7:0]\axi_mst_rsp_r_data[7] ;
  output [7:0]\axi_mst_rsp_r_data[39] ;
  output [7:0]\axi_mst_rsp_r_data[47] ;
  output [7:0]\axi_mst_rsp_r_data[55] ;
  output [7:0]\axi_mst_rsp_r_data[63] ;
  input \mem_q[0][data][0]_i_5 ;
  input \r_dp_rsp[first] ;
  input axi_mst_rsp_r_last;
  input \status_cnt_q_reg[0]_0 ;
  input write_pointer_n06_out;
  input \write_pointer_q_reg[0] ;
  input \write_pointer_q_reg[0]_0 ;
  input [1:0]Q;
  input [63:0]axi_mst_rsp_r_data;
  input clk;
  input \mem_q_reg[1][shift][0] ;
  input [2:0]D;
  input [2:0]\mem_q_reg[0][tailer][2] ;
  input [2:0]\mem_q_reg[0][shift][2] ;

  wire [2:0]D;
  wire [1:0]Q;
  wire [63:0]axi_mst_rsp_r_data;
  wire [7:0]\axi_mst_rsp_r_data[15] ;
  wire [7:0]\axi_mst_rsp_r_data[23] ;
  wire [7:0]\axi_mst_rsp_r_data[31] ;
  wire [7:0]\axi_mst_rsp_r_data[39] ;
  wire [7:0]\axi_mst_rsp_r_data[47] ;
  wire [7:0]\axi_mst_rsp_r_data[55] ;
  wire [7:0]\axi_mst_rsp_r_data[63] ;
  wire [7:0]\axi_mst_rsp_r_data[7] ;
  wire axi_mst_rsp_r_last;
  wire axi_mst_rsp_r_last_0;
  wire axi_mst_rsp_r_last_1;
  wire axi_mst_rsp_r_last_2;
  wire axi_mst_rsp_r_last_3;
  wire [0:0]axi_mst_rsp_r_valid;
  wire clk;
  wire first_r_q_reg;
  wire \mem_q[0][data][0]_i_5 ;
  wire \mem_q_reg[0][shift][0] ;
  wire [2:0]\mem_q_reg[0][shift][2] ;
  wire [2:0]\mem_q_reg[0][tailer][2] ;
  wire \mem_q_reg[1][shift][0] ;
  wire \mem_q_reg[2][shift][1] ;
  wire \mem_q_reg[2][shift][1]_0 ;
  wire \opt_tf_q_reg[decouple_rw] ;
  wire \r_dp_rsp[first] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[1] ;
  wire write_pointer_n06_out;
  wire \write_pointer_q_reg[0] ;
  wire \write_pointer_q_reg[0]_0 ;

  design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized4 \gen_fifo.i_stream_fifo 
       (.D(D),
        .Q(Q),
        .axi_mst_rsp_r_data(axi_mst_rsp_r_data),
        .\axi_mst_rsp_r_data[15] (\axi_mst_rsp_r_data[15] ),
        .\axi_mst_rsp_r_data[23] (\axi_mst_rsp_r_data[23] ),
        .\axi_mst_rsp_r_data[31] (\axi_mst_rsp_r_data[31] ),
        .\axi_mst_rsp_r_data[39] (\axi_mst_rsp_r_data[39] ),
        .\axi_mst_rsp_r_data[47] (\axi_mst_rsp_r_data[47] ),
        .\axi_mst_rsp_r_data[55] (\axi_mst_rsp_r_data[55] ),
        .\axi_mst_rsp_r_data[63] (\axi_mst_rsp_r_data[63] ),
        .\axi_mst_rsp_r_data[7] (\axi_mst_rsp_r_data[7] ),
        .axi_mst_rsp_r_last(axi_mst_rsp_r_last),
        .axi_mst_rsp_r_last_0(axi_mst_rsp_r_last_0),
        .axi_mst_rsp_r_last_1(axi_mst_rsp_r_last_1),
        .axi_mst_rsp_r_last_2(axi_mst_rsp_r_last_2),
        .axi_mst_rsp_r_last_3(axi_mst_rsp_r_last_3),
        .axi_mst_rsp_r_valid(axi_mst_rsp_r_valid),
        .clk(clk),
        .first_r_q_reg(first_r_q_reg),
        .\mem_q[0][data][0]_i_5 (\mem_q[0][data][0]_i_5 ),
        .\mem_q_reg[0][shift][0] (\mem_q_reg[0][shift][0] ),
        .\mem_q_reg[0][shift][2] (\mem_q_reg[0][shift][2] ),
        .\mem_q_reg[0][tailer][2] (\mem_q_reg[0][tailer][2] ),
        .\mem_q_reg[1][shift][0] (\mem_q_reg[1][shift][0] ),
        .\mem_q_reg[2][shift][1] (\mem_q_reg[2][shift][1] ),
        .\mem_q_reg[2][shift][1]_0 (\mem_q_reg[2][shift][1]_0 ),
        .\opt_tf_q_reg[decouple_rw] (\opt_tf_q_reg[decouple_rw] ),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .write_pointer_n06_out(write_pointer_n06_out),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ),
        .\write_pointer_q_reg[0]_0 (\write_pointer_q_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "idma_transfer_id_gen" *) 
module design_1_dma_core_wrap_v_1_0_idma_transfer_id_gen
   (Q,
    \next_q_reg[16]_0 ,
    \next_q_reg[63]_0 ,
    \next_q_reg[0]_0 ,
    \completed_q_reg[0]_0 ,
    \completed_q_reg[0]_1 ,
    \next_q_reg[1]_0 ,
    full,
    \next_q_reg[0]_1 ,
    clk,
    \next_q_reg[63]_1 );
  output [63:0]Q;
  output \next_q_reg[16]_0 ;
  output [62:0]\next_q_reg[63]_0 ;
  output \next_q_reg[0]_0 ;
  input \completed_q_reg[0]_0 ;
  input \completed_q_reg[0]_1 ;
  input \next_q_reg[1]_0 ;
  input full;
  input [0:0]\next_q_reg[0]_1 ;
  input clk;
  input \next_q_reg[63]_1 ;

  wire [63:0]Q;
  wire clk;
  wire completed_d;
  wire \completed_q[0]_i_1_n_0 ;
  wire \completed_q[10]_i_1_n_0 ;
  wire \completed_q[11]_i_1_n_0 ;
  wire \completed_q[12]_i_1_n_0 ;
  wire \completed_q[13]_i_1_n_0 ;
  wire \completed_q[14]_i_1_n_0 ;
  wire \completed_q[15]_i_1_n_0 ;
  wire \completed_q[16]_i_1_n_0 ;
  wire \completed_q[17]_i_1_n_0 ;
  wire \completed_q[18]_i_1_n_0 ;
  wire \completed_q[19]_i_1_n_0 ;
  wire \completed_q[1]_i_1_n_0 ;
  wire \completed_q[20]_i_1_n_0 ;
  wire \completed_q[21]_i_1_n_0 ;
  wire \completed_q[22]_i_1_n_0 ;
  wire \completed_q[23]_i_1_n_0 ;
  wire \completed_q[24]_i_1_n_0 ;
  wire \completed_q[25]_i_1_n_0 ;
  wire \completed_q[26]_i_1_n_0 ;
  wire \completed_q[27]_i_1_n_0 ;
  wire \completed_q[28]_i_1_n_0 ;
  wire \completed_q[29]_i_1_n_0 ;
  wire \completed_q[2]_i_1_n_0 ;
  wire \completed_q[30]_i_1_n_0 ;
  wire \completed_q[31]_i_1_n_0 ;
  wire \completed_q[32]_i_1_n_0 ;
  wire \completed_q[33]_i_1_n_0 ;
  wire \completed_q[34]_i_1_n_0 ;
  wire \completed_q[35]_i_1_n_0 ;
  wire \completed_q[36]_i_1_n_0 ;
  wire \completed_q[37]_i_1_n_0 ;
  wire \completed_q[38]_i_1_n_0 ;
  wire \completed_q[39]_i_1_n_0 ;
  wire \completed_q[3]_i_1_n_0 ;
  wire \completed_q[40]_i_1_n_0 ;
  wire \completed_q[41]_i_1_n_0 ;
  wire \completed_q[42]_i_1_n_0 ;
  wire \completed_q[43]_i_1_n_0 ;
  wire \completed_q[44]_i_1_n_0 ;
  wire \completed_q[45]_i_1_n_0 ;
  wire \completed_q[46]_i_1_n_0 ;
  wire \completed_q[47]_i_1_n_0 ;
  wire \completed_q[48]_i_1_n_0 ;
  wire \completed_q[49]_i_1_n_0 ;
  wire \completed_q[4]_i_1_n_0 ;
  wire \completed_q[50]_i_1_n_0 ;
  wire \completed_q[51]_i_1_n_0 ;
  wire \completed_q[52]_i_1_n_0 ;
  wire \completed_q[53]_i_1_n_0 ;
  wire \completed_q[54]_i_1_n_0 ;
  wire \completed_q[55]_i_1_n_0 ;
  wire \completed_q[56]_i_1_n_0 ;
  wire \completed_q[57]_i_1_n_0 ;
  wire \completed_q[58]_i_1_n_0 ;
  wire \completed_q[59]_i_1_n_0 ;
  wire \completed_q[5]_i_1_n_0 ;
  wire \completed_q[60]_i_1_n_0 ;
  wire \completed_q[61]_i_1_n_0 ;
  wire \completed_q[62]_i_1_n_0 ;
  wire \completed_q[63]_i_10_n_0 ;
  wire \completed_q[63]_i_11_n_0 ;
  wire \completed_q[63]_i_12_n_0 ;
  wire \completed_q[63]_i_13_n_0 ;
  wire \completed_q[63]_i_14_n_0 ;
  wire \completed_q[63]_i_15_n_0 ;
  wire \completed_q[63]_i_16_n_0 ;
  wire \completed_q[63]_i_17_n_0 ;
  wire \completed_q[63]_i_18_n_0 ;
  wire \completed_q[63]_i_19_n_0 ;
  wire \completed_q[63]_i_20_n_0 ;
  wire \completed_q[63]_i_21_n_0 ;
  wire \completed_q[63]_i_2_n_0 ;
  wire \completed_q[63]_i_4_n_0 ;
  wire \completed_q[63]_i_5_n_0 ;
  wire \completed_q[63]_i_6_n_0 ;
  wire \completed_q[63]_i_9_n_0 ;
  wire \completed_q[6]_i_1_n_0 ;
  wire \completed_q[7]_i_1_n_0 ;
  wire \completed_q[8]_i_1_n_0 ;
  wire \completed_q[9]_i_1_n_0 ;
  wire \completed_q_reg[0]_0 ;
  wire \completed_q_reg[0]_1 ;
  wire \completed_q_reg[16]_i_2_n_0 ;
  wire \completed_q_reg[16]_i_2_n_1 ;
  wire \completed_q_reg[16]_i_2_n_10 ;
  wire \completed_q_reg[16]_i_2_n_11 ;
  wire \completed_q_reg[16]_i_2_n_12 ;
  wire \completed_q_reg[16]_i_2_n_13 ;
  wire \completed_q_reg[16]_i_2_n_14 ;
  wire \completed_q_reg[16]_i_2_n_15 ;
  wire \completed_q_reg[16]_i_2_n_2 ;
  wire \completed_q_reg[16]_i_2_n_3 ;
  wire \completed_q_reg[16]_i_2_n_4 ;
  wire \completed_q_reg[16]_i_2_n_5 ;
  wire \completed_q_reg[16]_i_2_n_6 ;
  wire \completed_q_reg[16]_i_2_n_7 ;
  wire \completed_q_reg[16]_i_2_n_8 ;
  wire \completed_q_reg[16]_i_2_n_9 ;
  wire \completed_q_reg[24]_i_2_n_0 ;
  wire \completed_q_reg[24]_i_2_n_1 ;
  wire \completed_q_reg[24]_i_2_n_10 ;
  wire \completed_q_reg[24]_i_2_n_11 ;
  wire \completed_q_reg[24]_i_2_n_12 ;
  wire \completed_q_reg[24]_i_2_n_13 ;
  wire \completed_q_reg[24]_i_2_n_14 ;
  wire \completed_q_reg[24]_i_2_n_15 ;
  wire \completed_q_reg[24]_i_2_n_2 ;
  wire \completed_q_reg[24]_i_2_n_3 ;
  wire \completed_q_reg[24]_i_2_n_4 ;
  wire \completed_q_reg[24]_i_2_n_5 ;
  wire \completed_q_reg[24]_i_2_n_6 ;
  wire \completed_q_reg[24]_i_2_n_7 ;
  wire \completed_q_reg[24]_i_2_n_8 ;
  wire \completed_q_reg[24]_i_2_n_9 ;
  wire \completed_q_reg[32]_i_2_n_0 ;
  wire \completed_q_reg[32]_i_2_n_1 ;
  wire \completed_q_reg[32]_i_2_n_10 ;
  wire \completed_q_reg[32]_i_2_n_11 ;
  wire \completed_q_reg[32]_i_2_n_12 ;
  wire \completed_q_reg[32]_i_2_n_13 ;
  wire \completed_q_reg[32]_i_2_n_14 ;
  wire \completed_q_reg[32]_i_2_n_15 ;
  wire \completed_q_reg[32]_i_2_n_2 ;
  wire \completed_q_reg[32]_i_2_n_3 ;
  wire \completed_q_reg[32]_i_2_n_4 ;
  wire \completed_q_reg[32]_i_2_n_5 ;
  wire \completed_q_reg[32]_i_2_n_6 ;
  wire \completed_q_reg[32]_i_2_n_7 ;
  wire \completed_q_reg[32]_i_2_n_8 ;
  wire \completed_q_reg[32]_i_2_n_9 ;
  wire \completed_q_reg[40]_i_2_n_0 ;
  wire \completed_q_reg[40]_i_2_n_1 ;
  wire \completed_q_reg[40]_i_2_n_10 ;
  wire \completed_q_reg[40]_i_2_n_11 ;
  wire \completed_q_reg[40]_i_2_n_12 ;
  wire \completed_q_reg[40]_i_2_n_13 ;
  wire \completed_q_reg[40]_i_2_n_14 ;
  wire \completed_q_reg[40]_i_2_n_15 ;
  wire \completed_q_reg[40]_i_2_n_2 ;
  wire \completed_q_reg[40]_i_2_n_3 ;
  wire \completed_q_reg[40]_i_2_n_4 ;
  wire \completed_q_reg[40]_i_2_n_5 ;
  wire \completed_q_reg[40]_i_2_n_6 ;
  wire \completed_q_reg[40]_i_2_n_7 ;
  wire \completed_q_reg[40]_i_2_n_8 ;
  wire \completed_q_reg[40]_i_2_n_9 ;
  wire \completed_q_reg[48]_i_2_n_0 ;
  wire \completed_q_reg[48]_i_2_n_1 ;
  wire \completed_q_reg[48]_i_2_n_10 ;
  wire \completed_q_reg[48]_i_2_n_11 ;
  wire \completed_q_reg[48]_i_2_n_12 ;
  wire \completed_q_reg[48]_i_2_n_13 ;
  wire \completed_q_reg[48]_i_2_n_14 ;
  wire \completed_q_reg[48]_i_2_n_15 ;
  wire \completed_q_reg[48]_i_2_n_2 ;
  wire \completed_q_reg[48]_i_2_n_3 ;
  wire \completed_q_reg[48]_i_2_n_4 ;
  wire \completed_q_reg[48]_i_2_n_5 ;
  wire \completed_q_reg[48]_i_2_n_6 ;
  wire \completed_q_reg[48]_i_2_n_7 ;
  wire \completed_q_reg[48]_i_2_n_8 ;
  wire \completed_q_reg[48]_i_2_n_9 ;
  wire \completed_q_reg[56]_i_2_n_0 ;
  wire \completed_q_reg[56]_i_2_n_1 ;
  wire \completed_q_reg[56]_i_2_n_10 ;
  wire \completed_q_reg[56]_i_2_n_11 ;
  wire \completed_q_reg[56]_i_2_n_12 ;
  wire \completed_q_reg[56]_i_2_n_13 ;
  wire \completed_q_reg[56]_i_2_n_14 ;
  wire \completed_q_reg[56]_i_2_n_15 ;
  wire \completed_q_reg[56]_i_2_n_2 ;
  wire \completed_q_reg[56]_i_2_n_3 ;
  wire \completed_q_reg[56]_i_2_n_4 ;
  wire \completed_q_reg[56]_i_2_n_5 ;
  wire \completed_q_reg[56]_i_2_n_6 ;
  wire \completed_q_reg[56]_i_2_n_7 ;
  wire \completed_q_reg[56]_i_2_n_8 ;
  wire \completed_q_reg[56]_i_2_n_9 ;
  wire \completed_q_reg[63]_i_7_n_10 ;
  wire \completed_q_reg[63]_i_7_n_11 ;
  wire \completed_q_reg[63]_i_7_n_12 ;
  wire \completed_q_reg[63]_i_7_n_13 ;
  wire \completed_q_reg[63]_i_7_n_14 ;
  wire \completed_q_reg[63]_i_7_n_15 ;
  wire \completed_q_reg[63]_i_7_n_2 ;
  wire \completed_q_reg[63]_i_7_n_3 ;
  wire \completed_q_reg[63]_i_7_n_4 ;
  wire \completed_q_reg[63]_i_7_n_5 ;
  wire \completed_q_reg[63]_i_7_n_6 ;
  wire \completed_q_reg[63]_i_7_n_7 ;
  wire \completed_q_reg[63]_i_7_n_9 ;
  wire \completed_q_reg[8]_i_2_n_0 ;
  wire \completed_q_reg[8]_i_2_n_1 ;
  wire \completed_q_reg[8]_i_2_n_10 ;
  wire \completed_q_reg[8]_i_2_n_11 ;
  wire \completed_q_reg[8]_i_2_n_12 ;
  wire \completed_q_reg[8]_i_2_n_13 ;
  wire \completed_q_reg[8]_i_2_n_14 ;
  wire \completed_q_reg[8]_i_2_n_15 ;
  wire \completed_q_reg[8]_i_2_n_2 ;
  wire \completed_q_reg[8]_i_2_n_3 ;
  wire \completed_q_reg[8]_i_2_n_4 ;
  wire \completed_q_reg[8]_i_2_n_5 ;
  wire \completed_q_reg[8]_i_2_n_6 ;
  wire \completed_q_reg[8]_i_2_n_7 ;
  wire \completed_q_reg[8]_i_2_n_8 ;
  wire \completed_q_reg[8]_i_2_n_9 ;
  wire [63:1]data1;
  wire full;
  wire [0:0]next_id;
  wire \next_q[0]_i_1_n_0 ;
  wire \next_q[10]_i_1_n_0 ;
  wire \next_q[11]_i_1_n_0 ;
  wire \next_q[12]_i_1_n_0 ;
  wire \next_q[13]_i_1_n_0 ;
  wire \next_q[14]_i_1_n_0 ;
  wire \next_q[15]_i_1_n_0 ;
  wire \next_q[16]_i_1_n_0 ;
  wire \next_q[17]_i_1_n_0 ;
  wire \next_q[18]_i_1_n_0 ;
  wire \next_q[19]_i_1_n_0 ;
  wire \next_q[1]_i_1_n_0 ;
  wire \next_q[20]_i_1_n_0 ;
  wire \next_q[21]_i_1_n_0 ;
  wire \next_q[22]_i_1_n_0 ;
  wire \next_q[23]_i_1_n_0 ;
  wire \next_q[24]_i_1_n_0 ;
  wire \next_q[25]_i_1_n_0 ;
  wire \next_q[26]_i_1_n_0 ;
  wire \next_q[27]_i_1_n_0 ;
  wire \next_q[28]_i_1_n_0 ;
  wire \next_q[29]_i_1_n_0 ;
  wire \next_q[2]_i_1_n_0 ;
  wire \next_q[30]_i_1_n_0 ;
  wire \next_q[31]_i_1_n_0 ;
  wire \next_q[32]_i_1_n_0 ;
  wire \next_q[33]_i_1_n_0 ;
  wire \next_q[34]_i_1_n_0 ;
  wire \next_q[35]_i_1_n_0 ;
  wire \next_q[36]_i_1_n_0 ;
  wire \next_q[37]_i_1_n_0 ;
  wire \next_q[38]_i_1_n_0 ;
  wire \next_q[39]_i_1_n_0 ;
  wire \next_q[3]_i_1_n_0 ;
  wire \next_q[40]_i_1_n_0 ;
  wire \next_q[41]_i_1_n_0 ;
  wire \next_q[42]_i_1_n_0 ;
  wire \next_q[43]_i_1_n_0 ;
  wire \next_q[44]_i_1_n_0 ;
  wire \next_q[45]_i_1_n_0 ;
  wire \next_q[46]_i_1_n_0 ;
  wire \next_q[47]_i_1_n_0 ;
  wire \next_q[48]_i_1_n_0 ;
  wire \next_q[49]_i_1_n_0 ;
  wire \next_q[4]_i_1_n_0 ;
  wire \next_q[50]_i_1_n_0 ;
  wire \next_q[51]_i_1_n_0 ;
  wire \next_q[52]_i_1_n_0 ;
  wire \next_q[53]_i_1_n_0 ;
  wire \next_q[54]_i_1_n_0 ;
  wire \next_q[55]_i_1_n_0 ;
  wire \next_q[56]_i_1_n_0 ;
  wire \next_q[57]_i_1_n_0 ;
  wire \next_q[58]_i_1_n_0 ;
  wire \next_q[59]_i_1_n_0 ;
  wire \next_q[5]_i_1_n_0 ;
  wire \next_q[60]_i_1_n_0 ;
  wire \next_q[61]_i_1_n_0 ;
  wire \next_q[62]_i_1_n_0 ;
  wire \next_q[63]_i_10_n_0 ;
  wire \next_q[63]_i_18_n_0 ;
  wire \next_q[63]_i_19_n_0 ;
  wire \next_q[63]_i_20_n_0 ;
  wire \next_q[63]_i_21_n_0 ;
  wire \next_q[63]_i_22_n_0 ;
  wire \next_q[63]_i_23_n_0 ;
  wire \next_q[63]_i_2_n_0 ;
  wire \next_q[63]_i_33_n_0 ;
  wire \next_q[63]_i_34_n_0 ;
  wire \next_q[63]_i_35_n_0 ;
  wire \next_q[63]_i_36_n_0 ;
  wire \next_q[63]_i_37_n_0 ;
  wire \next_q[63]_i_38_n_0 ;
  wire \next_q[63]_i_39_n_0 ;
  wire \next_q[63]_i_8_n_0 ;
  wire \next_q[63]_i_9_n_0 ;
  wire \next_q[6]_i_1_n_0 ;
  wire \next_q[7]_i_1_n_0 ;
  wire \next_q[8]_i_1_n_0 ;
  wire \next_q[9]_i_1_n_0 ;
  wire \next_q_reg[0]_0 ;
  wire [0:0]\next_q_reg[0]_1 ;
  wire \next_q_reg[16]_0 ;
  wire \next_q_reg[16]_i_2_n_0 ;
  wire \next_q_reg[16]_i_2_n_1 ;
  wire \next_q_reg[16]_i_2_n_2 ;
  wire \next_q_reg[16]_i_2_n_3 ;
  wire \next_q_reg[16]_i_2_n_4 ;
  wire \next_q_reg[16]_i_2_n_5 ;
  wire \next_q_reg[16]_i_2_n_6 ;
  wire \next_q_reg[16]_i_2_n_7 ;
  wire \next_q_reg[1]_0 ;
  wire \next_q_reg[24]_i_2_n_0 ;
  wire \next_q_reg[24]_i_2_n_1 ;
  wire \next_q_reg[24]_i_2_n_2 ;
  wire \next_q_reg[24]_i_2_n_3 ;
  wire \next_q_reg[24]_i_2_n_4 ;
  wire \next_q_reg[24]_i_2_n_5 ;
  wire \next_q_reg[24]_i_2_n_6 ;
  wire \next_q_reg[24]_i_2_n_7 ;
  wire \next_q_reg[32]_i_2_n_0 ;
  wire \next_q_reg[32]_i_2_n_1 ;
  wire \next_q_reg[32]_i_2_n_2 ;
  wire \next_q_reg[32]_i_2_n_3 ;
  wire \next_q_reg[32]_i_2_n_4 ;
  wire \next_q_reg[32]_i_2_n_5 ;
  wire \next_q_reg[32]_i_2_n_6 ;
  wire \next_q_reg[32]_i_2_n_7 ;
  wire \next_q_reg[40]_i_2_n_0 ;
  wire \next_q_reg[40]_i_2_n_1 ;
  wire \next_q_reg[40]_i_2_n_2 ;
  wire \next_q_reg[40]_i_2_n_3 ;
  wire \next_q_reg[40]_i_2_n_4 ;
  wire \next_q_reg[40]_i_2_n_5 ;
  wire \next_q_reg[40]_i_2_n_6 ;
  wire \next_q_reg[40]_i_2_n_7 ;
  wire \next_q_reg[48]_i_2_n_0 ;
  wire \next_q_reg[48]_i_2_n_1 ;
  wire \next_q_reg[48]_i_2_n_2 ;
  wire \next_q_reg[48]_i_2_n_3 ;
  wire \next_q_reg[48]_i_2_n_4 ;
  wire \next_q_reg[48]_i_2_n_5 ;
  wire \next_q_reg[48]_i_2_n_6 ;
  wire \next_q_reg[48]_i_2_n_7 ;
  wire \next_q_reg[56]_i_2_n_0 ;
  wire \next_q_reg[56]_i_2_n_1 ;
  wire \next_q_reg[56]_i_2_n_2 ;
  wire \next_q_reg[56]_i_2_n_3 ;
  wire \next_q_reg[56]_i_2_n_4 ;
  wire \next_q_reg[56]_i_2_n_5 ;
  wire \next_q_reg[56]_i_2_n_6 ;
  wire \next_q_reg[56]_i_2_n_7 ;
  wire [62:0]\next_q_reg[63]_0 ;
  wire \next_q_reg[63]_1 ;
  wire \next_q_reg[63]_i_5_n_2 ;
  wire \next_q_reg[63]_i_5_n_3 ;
  wire \next_q_reg[63]_i_5_n_4 ;
  wire \next_q_reg[63]_i_5_n_5 ;
  wire \next_q_reg[63]_i_5_n_6 ;
  wire \next_q_reg[63]_i_5_n_7 ;
  wire \next_q_reg[8]_i_2_n_0 ;
  wire \next_q_reg[8]_i_2_n_1 ;
  wire \next_q_reg[8]_i_2_n_2 ;
  wire \next_q_reg[8]_i_2_n_3 ;
  wire \next_q_reg[8]_i_2_n_4 ;
  wire \next_q_reg[8]_i_2_n_5 ;
  wire \next_q_reg[8]_i_2_n_6 ;
  wire \next_q_reg[8]_i_2_n_7 ;
  wire [7:6]\NLW_completed_q_reg[63]_i_7_CO_UNCONNECTED ;
  wire [7:7]\NLW_completed_q_reg[63]_i_7_O_UNCONNECTED ;
  wire [7:6]\NLW_next_q_reg[63]_i_5_CO_UNCONNECTED ;
  wire [7:7]\NLW_next_q_reg[63]_i_5_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000100FFFFF1FF)) 
    \completed_q[0]_i_1 
       (.I0(\completed_q_reg[0]_0 ),
        .I1(\completed_q_reg[0]_1 ),
        .I2(\completed_q[63]_i_4_n_0 ),
        .I3(\completed_q[63]_i_5_n_0 ),
        .I4(\completed_q[63]_i_6_n_0 ),
        .I5(Q[0]),
        .O(\completed_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[10]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[16]_i_2_n_14 ),
        .O(\completed_q[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[11]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[16]_i_2_n_13 ),
        .O(\completed_q[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[12]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[16]_i_2_n_12 ),
        .O(\completed_q[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[13]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[16]_i_2_n_11 ),
        .O(\completed_q[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[14]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[16]_i_2_n_10 ),
        .O(\completed_q[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[15]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[16]_i_2_n_9 ),
        .O(\completed_q[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[16]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[16]_i_2_n_8 ),
        .O(\completed_q[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[17]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[24]_i_2_n_15 ),
        .O(\completed_q[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[18]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[24]_i_2_n_14 ),
        .O(\completed_q[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[19]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[24]_i_2_n_13 ),
        .O(\completed_q[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000E00)) 
    \completed_q[1]_i_1 
       (.I0(\completed_q_reg[0]_0 ),
        .I1(\completed_q_reg[0]_1 ),
        .I2(\completed_q[63]_i_4_n_0 ),
        .I3(\completed_q[63]_i_5_n_0 ),
        .I4(\completed_q[63]_i_6_n_0 ),
        .I5(\completed_q_reg[8]_i_2_n_15 ),
        .O(\completed_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[20]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[24]_i_2_n_12 ),
        .O(\completed_q[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[21]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[24]_i_2_n_11 ),
        .O(\completed_q[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[22]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[24]_i_2_n_10 ),
        .O(\completed_q[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[23]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[24]_i_2_n_9 ),
        .O(\completed_q[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[24]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[24]_i_2_n_8 ),
        .O(\completed_q[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[25]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[32]_i_2_n_15 ),
        .O(\completed_q[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[26]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[32]_i_2_n_14 ),
        .O(\completed_q[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[27]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[32]_i_2_n_13 ),
        .O(\completed_q[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[28]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[32]_i_2_n_12 ),
        .O(\completed_q[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[29]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[32]_i_2_n_11 ),
        .O(\completed_q[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[2]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[8]_i_2_n_14 ),
        .O(\completed_q[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[30]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[32]_i_2_n_10 ),
        .O(\completed_q[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[31]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[32]_i_2_n_9 ),
        .O(\completed_q[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[32]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[32]_i_2_n_8 ),
        .O(\completed_q[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[33]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[40]_i_2_n_15 ),
        .O(\completed_q[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[34]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[40]_i_2_n_14 ),
        .O(\completed_q[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[35]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[40]_i_2_n_13 ),
        .O(\completed_q[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[36]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[40]_i_2_n_12 ),
        .O(\completed_q[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[37]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[40]_i_2_n_11 ),
        .O(\completed_q[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[38]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[40]_i_2_n_10 ),
        .O(\completed_q[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[39]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[40]_i_2_n_9 ),
        .O(\completed_q[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[3]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[8]_i_2_n_13 ),
        .O(\completed_q[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[40]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[40]_i_2_n_8 ),
        .O(\completed_q[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[41]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[48]_i_2_n_15 ),
        .O(\completed_q[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[42]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[48]_i_2_n_14 ),
        .O(\completed_q[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[43]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[48]_i_2_n_13 ),
        .O(\completed_q[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[44]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[48]_i_2_n_12 ),
        .O(\completed_q[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[45]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[48]_i_2_n_11 ),
        .O(\completed_q[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[46]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[48]_i_2_n_10 ),
        .O(\completed_q[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[47]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[48]_i_2_n_9 ),
        .O(\completed_q[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[48]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[48]_i_2_n_8 ),
        .O(\completed_q[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[49]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[56]_i_2_n_15 ),
        .O(\completed_q[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[4]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[8]_i_2_n_12 ),
        .O(\completed_q[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[50]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[56]_i_2_n_14 ),
        .O(\completed_q[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[51]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[56]_i_2_n_13 ),
        .O(\completed_q[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[52]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[56]_i_2_n_12 ),
        .O(\completed_q[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[53]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[56]_i_2_n_11 ),
        .O(\completed_q[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[54]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[56]_i_2_n_10 ),
        .O(\completed_q[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[55]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[56]_i_2_n_9 ),
        .O(\completed_q[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[56]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[56]_i_2_n_8 ),
        .O(\completed_q[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[57]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[63]_i_7_n_15 ),
        .O(\completed_q[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[58]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[63]_i_7_n_14 ),
        .O(\completed_q[58]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[59]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[63]_i_7_n_13 ),
        .O(\completed_q[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[5]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[8]_i_2_n_11 ),
        .O(\completed_q[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[60]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[63]_i_7_n_12 ),
        .O(\completed_q[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[61]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[63]_i_7_n_11 ),
        .O(\completed_q[61]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[62]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[63]_i_7_n_10 ),
        .O(\completed_q[62]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEFEE)) 
    \completed_q[63]_i_1 
       (.I0(\completed_q_reg[0]_0 ),
        .I1(\completed_q_reg[0]_1 ),
        .I2(\completed_q[63]_i_4_n_0 ),
        .I3(\completed_q[63]_i_5_n_0 ),
        .I4(\completed_q[63]_i_6_n_0 ),
        .O(completed_d));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \completed_q[63]_i_10 
       (.I0(Q[27]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\completed_q[63]_i_15_n_0 ),
        .O(\completed_q[63]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \completed_q[63]_i_11 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\completed_q[63]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \completed_q[63]_i_12 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(\completed_q[63]_i_16_n_0 ),
        .O(\completed_q[63]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \completed_q[63]_i_13 
       (.I0(\completed_q[63]_i_17_n_0 ),
        .I1(Q[37]),
        .I2(Q[36]),
        .I3(Q[35]),
        .I4(Q[34]),
        .O(\completed_q[63]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \completed_q[63]_i_14 
       (.I0(Q[46]),
        .I1(Q[47]),
        .I2(\completed_q[63]_i_18_n_0 ),
        .I3(\completed_q[63]_i_19_n_0 ),
        .I4(\completed_q[63]_i_20_n_0 ),
        .I5(\completed_q[63]_i_21_n_0 ),
        .O(\completed_q[63]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \completed_q[63]_i_15 
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(Q[30]),
        .I3(Q[31]),
        .O(\completed_q[63]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \completed_q[63]_i_16 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(\completed_q[63]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \completed_q[63]_i_17 
       (.I0(Q[45]),
        .I1(Q[44]),
        .I2(Q[43]),
        .I3(Q[42]),
        .I4(Q[32]),
        .I5(Q[33]),
        .O(\completed_q[63]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \completed_q[63]_i_18 
       (.I0(Q[56]),
        .I1(Q[57]),
        .I2(Q[58]),
        .I3(Q[59]),
        .O(\completed_q[63]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \completed_q[63]_i_19 
       (.I0(Q[60]),
        .I1(Q[61]),
        .I2(Q[63]),
        .I3(Q[62]),
        .O(\completed_q[63]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[63]_i_2 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[63]_i_7_n_9 ),
        .O(\completed_q[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \completed_q[63]_i_20 
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[50]),
        .I3(Q[51]),
        .O(\completed_q[63]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \completed_q[63]_i_21 
       (.I0(Q[52]),
        .I1(Q[53]),
        .I2(Q[54]),
        .I3(Q[55]),
        .O(\completed_q[63]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \completed_q[63]_i_4 
       (.I0(\completed_q[63]_i_9_n_0 ),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(Q[18]),
        .I4(Q[19]),
        .I5(\completed_q[63]_i_10_n_0 ),
        .O(\completed_q[63]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \completed_q[63]_i_5 
       (.I0(\completed_q[63]_i_11_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\completed_q[63]_i_12_n_0 ),
        .O(\completed_q[63]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \completed_q[63]_i_6 
       (.I0(\completed_q[63]_i_13_n_0 ),
        .I1(\completed_q[63]_i_14_n_0 ),
        .I2(Q[38]),
        .I3(Q[39]),
        .I4(Q[40]),
        .I5(Q[41]),
        .O(\completed_q[63]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \completed_q[63]_i_9 
       (.I0(Q[20]),
        .I1(Q[21]),
        .I2(Q[22]),
        .I3(Q[23]),
        .O(\completed_q[63]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[6]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[8]_i_2_n_10 ),
        .O(\completed_q[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[7]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[8]_i_2_n_9 ),
        .O(\completed_q[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[8]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[8]_i_2_n_8 ),
        .O(\completed_q[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \completed_q[9]_i_1 
       (.I0(\completed_q[63]_i_4_n_0 ),
        .I1(\completed_q[63]_i_5_n_0 ),
        .I2(\completed_q[63]_i_6_n_0 ),
        .I3(\completed_q_reg[16]_i_2_n_15 ),
        .O(\completed_q[9]_i_1_n_0 ));
  FDPE \completed_q_reg[0] 
       (.C(clk),
        .CE(completed_d),
        .D(\completed_q[0]_i_1_n_0 ),
        .PRE(\next_q_reg[63]_1 ),
        .Q(Q[0]));
  FDCE \completed_q_reg[10] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE \completed_q_reg[11] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE \completed_q_reg[12] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE \completed_q_reg[13] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE \completed_q_reg[14] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE \completed_q_reg[15] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[15]_i_1_n_0 ),
        .Q(Q[15]));
  FDCE \completed_q_reg[16] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[16]_i_1_n_0 ),
        .Q(Q[16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \completed_q_reg[16]_i_2 
       (.CI(\completed_q_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\completed_q_reg[16]_i_2_n_0 ,\completed_q_reg[16]_i_2_n_1 ,\completed_q_reg[16]_i_2_n_2 ,\completed_q_reg[16]_i_2_n_3 ,\completed_q_reg[16]_i_2_n_4 ,\completed_q_reg[16]_i_2_n_5 ,\completed_q_reg[16]_i_2_n_6 ,\completed_q_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\completed_q_reg[16]_i_2_n_8 ,\completed_q_reg[16]_i_2_n_9 ,\completed_q_reg[16]_i_2_n_10 ,\completed_q_reg[16]_i_2_n_11 ,\completed_q_reg[16]_i_2_n_12 ,\completed_q_reg[16]_i_2_n_13 ,\completed_q_reg[16]_i_2_n_14 ,\completed_q_reg[16]_i_2_n_15 }),
        .S(Q[16:9]));
  FDCE \completed_q_reg[17] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[17]_i_1_n_0 ),
        .Q(Q[17]));
  FDCE \completed_q_reg[18] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[18]_i_1_n_0 ),
        .Q(Q[18]));
  FDCE \completed_q_reg[19] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[19]_i_1_n_0 ),
        .Q(Q[19]));
  FDCE \completed_q_reg[1] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \completed_q_reg[20] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[20]_i_1_n_0 ),
        .Q(Q[20]));
  FDCE \completed_q_reg[21] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[21]_i_1_n_0 ),
        .Q(Q[21]));
  FDCE \completed_q_reg[22] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[22]_i_1_n_0 ),
        .Q(Q[22]));
  FDCE \completed_q_reg[23] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[23]_i_1_n_0 ),
        .Q(Q[23]));
  FDCE \completed_q_reg[24] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[24]_i_1_n_0 ),
        .Q(Q[24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \completed_q_reg[24]_i_2 
       (.CI(\completed_q_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\completed_q_reg[24]_i_2_n_0 ,\completed_q_reg[24]_i_2_n_1 ,\completed_q_reg[24]_i_2_n_2 ,\completed_q_reg[24]_i_2_n_3 ,\completed_q_reg[24]_i_2_n_4 ,\completed_q_reg[24]_i_2_n_5 ,\completed_q_reg[24]_i_2_n_6 ,\completed_q_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\completed_q_reg[24]_i_2_n_8 ,\completed_q_reg[24]_i_2_n_9 ,\completed_q_reg[24]_i_2_n_10 ,\completed_q_reg[24]_i_2_n_11 ,\completed_q_reg[24]_i_2_n_12 ,\completed_q_reg[24]_i_2_n_13 ,\completed_q_reg[24]_i_2_n_14 ,\completed_q_reg[24]_i_2_n_15 }),
        .S(Q[24:17]));
  FDCE \completed_q_reg[25] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[25]_i_1_n_0 ),
        .Q(Q[25]));
  FDCE \completed_q_reg[26] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[26]_i_1_n_0 ),
        .Q(Q[26]));
  FDCE \completed_q_reg[27] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[27]_i_1_n_0 ),
        .Q(Q[27]));
  FDCE \completed_q_reg[28] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[28]_i_1_n_0 ),
        .Q(Q[28]));
  FDCE \completed_q_reg[29] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[29]_i_1_n_0 ),
        .Q(Q[29]));
  FDCE \completed_q_reg[2] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \completed_q_reg[30] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[30]_i_1_n_0 ),
        .Q(Q[30]));
  FDCE \completed_q_reg[31] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[31]_i_1_n_0 ),
        .Q(Q[31]));
  FDCE \completed_q_reg[32] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[32]_i_1_n_0 ),
        .Q(Q[32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \completed_q_reg[32]_i_2 
       (.CI(\completed_q_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\completed_q_reg[32]_i_2_n_0 ,\completed_q_reg[32]_i_2_n_1 ,\completed_q_reg[32]_i_2_n_2 ,\completed_q_reg[32]_i_2_n_3 ,\completed_q_reg[32]_i_2_n_4 ,\completed_q_reg[32]_i_2_n_5 ,\completed_q_reg[32]_i_2_n_6 ,\completed_q_reg[32]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\completed_q_reg[32]_i_2_n_8 ,\completed_q_reg[32]_i_2_n_9 ,\completed_q_reg[32]_i_2_n_10 ,\completed_q_reg[32]_i_2_n_11 ,\completed_q_reg[32]_i_2_n_12 ,\completed_q_reg[32]_i_2_n_13 ,\completed_q_reg[32]_i_2_n_14 ,\completed_q_reg[32]_i_2_n_15 }),
        .S(Q[32:25]));
  FDCE \completed_q_reg[33] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[33]_i_1_n_0 ),
        .Q(Q[33]));
  FDCE \completed_q_reg[34] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[34]_i_1_n_0 ),
        .Q(Q[34]));
  FDCE \completed_q_reg[35] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[35]_i_1_n_0 ),
        .Q(Q[35]));
  FDCE \completed_q_reg[36] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[36]_i_1_n_0 ),
        .Q(Q[36]));
  FDCE \completed_q_reg[37] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[37]_i_1_n_0 ),
        .Q(Q[37]));
  FDCE \completed_q_reg[38] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[38]_i_1_n_0 ),
        .Q(Q[38]));
  FDCE \completed_q_reg[39] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[39]_i_1_n_0 ),
        .Q(Q[39]));
  FDCE \completed_q_reg[3] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \completed_q_reg[40] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[40]_i_1_n_0 ),
        .Q(Q[40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \completed_q_reg[40]_i_2 
       (.CI(\completed_q_reg[32]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\completed_q_reg[40]_i_2_n_0 ,\completed_q_reg[40]_i_2_n_1 ,\completed_q_reg[40]_i_2_n_2 ,\completed_q_reg[40]_i_2_n_3 ,\completed_q_reg[40]_i_2_n_4 ,\completed_q_reg[40]_i_2_n_5 ,\completed_q_reg[40]_i_2_n_6 ,\completed_q_reg[40]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\completed_q_reg[40]_i_2_n_8 ,\completed_q_reg[40]_i_2_n_9 ,\completed_q_reg[40]_i_2_n_10 ,\completed_q_reg[40]_i_2_n_11 ,\completed_q_reg[40]_i_2_n_12 ,\completed_q_reg[40]_i_2_n_13 ,\completed_q_reg[40]_i_2_n_14 ,\completed_q_reg[40]_i_2_n_15 }),
        .S(Q[40:33]));
  FDCE \completed_q_reg[41] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[41]_i_1_n_0 ),
        .Q(Q[41]));
  FDCE \completed_q_reg[42] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[42]_i_1_n_0 ),
        .Q(Q[42]));
  FDCE \completed_q_reg[43] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[43]_i_1_n_0 ),
        .Q(Q[43]));
  FDCE \completed_q_reg[44] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[44]_i_1_n_0 ),
        .Q(Q[44]));
  FDCE \completed_q_reg[45] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[45]_i_1_n_0 ),
        .Q(Q[45]));
  FDCE \completed_q_reg[46] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[46]_i_1_n_0 ),
        .Q(Q[46]));
  FDCE \completed_q_reg[47] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[47]_i_1_n_0 ),
        .Q(Q[47]));
  FDCE \completed_q_reg[48] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[48]_i_1_n_0 ),
        .Q(Q[48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \completed_q_reg[48]_i_2 
       (.CI(\completed_q_reg[40]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\completed_q_reg[48]_i_2_n_0 ,\completed_q_reg[48]_i_2_n_1 ,\completed_q_reg[48]_i_2_n_2 ,\completed_q_reg[48]_i_2_n_3 ,\completed_q_reg[48]_i_2_n_4 ,\completed_q_reg[48]_i_2_n_5 ,\completed_q_reg[48]_i_2_n_6 ,\completed_q_reg[48]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\completed_q_reg[48]_i_2_n_8 ,\completed_q_reg[48]_i_2_n_9 ,\completed_q_reg[48]_i_2_n_10 ,\completed_q_reg[48]_i_2_n_11 ,\completed_q_reg[48]_i_2_n_12 ,\completed_q_reg[48]_i_2_n_13 ,\completed_q_reg[48]_i_2_n_14 ,\completed_q_reg[48]_i_2_n_15 }),
        .S(Q[48:41]));
  FDCE \completed_q_reg[49] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[49]_i_1_n_0 ),
        .Q(Q[49]));
  FDCE \completed_q_reg[4] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \completed_q_reg[50] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[50]_i_1_n_0 ),
        .Q(Q[50]));
  FDCE \completed_q_reg[51] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[51]_i_1_n_0 ),
        .Q(Q[51]));
  FDCE \completed_q_reg[52] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[52]_i_1_n_0 ),
        .Q(Q[52]));
  FDCE \completed_q_reg[53] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[53]_i_1_n_0 ),
        .Q(Q[53]));
  FDCE \completed_q_reg[54] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[54]_i_1_n_0 ),
        .Q(Q[54]));
  FDCE \completed_q_reg[55] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[55]_i_1_n_0 ),
        .Q(Q[55]));
  FDCE \completed_q_reg[56] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[56]_i_1_n_0 ),
        .Q(Q[56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \completed_q_reg[56]_i_2 
       (.CI(\completed_q_reg[48]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\completed_q_reg[56]_i_2_n_0 ,\completed_q_reg[56]_i_2_n_1 ,\completed_q_reg[56]_i_2_n_2 ,\completed_q_reg[56]_i_2_n_3 ,\completed_q_reg[56]_i_2_n_4 ,\completed_q_reg[56]_i_2_n_5 ,\completed_q_reg[56]_i_2_n_6 ,\completed_q_reg[56]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\completed_q_reg[56]_i_2_n_8 ,\completed_q_reg[56]_i_2_n_9 ,\completed_q_reg[56]_i_2_n_10 ,\completed_q_reg[56]_i_2_n_11 ,\completed_q_reg[56]_i_2_n_12 ,\completed_q_reg[56]_i_2_n_13 ,\completed_q_reg[56]_i_2_n_14 ,\completed_q_reg[56]_i_2_n_15 }),
        .S(Q[56:49]));
  FDCE \completed_q_reg[57] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[57]_i_1_n_0 ),
        .Q(Q[57]));
  FDCE \completed_q_reg[58] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[58]_i_1_n_0 ),
        .Q(Q[58]));
  FDCE \completed_q_reg[59] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[59]_i_1_n_0 ),
        .Q(Q[59]));
  FDCE \completed_q_reg[5] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \completed_q_reg[60] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[60]_i_1_n_0 ),
        .Q(Q[60]));
  FDCE \completed_q_reg[61] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[61]_i_1_n_0 ),
        .Q(Q[61]));
  FDCE \completed_q_reg[62] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[62]_i_1_n_0 ),
        .Q(Q[62]));
  FDCE \completed_q_reg[63] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[63]_i_2_n_0 ),
        .Q(Q[63]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \completed_q_reg[63]_i_7 
       (.CI(\completed_q_reg[56]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_completed_q_reg[63]_i_7_CO_UNCONNECTED [7:6],\completed_q_reg[63]_i_7_n_2 ,\completed_q_reg[63]_i_7_n_3 ,\completed_q_reg[63]_i_7_n_4 ,\completed_q_reg[63]_i_7_n_5 ,\completed_q_reg[63]_i_7_n_6 ,\completed_q_reg[63]_i_7_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_completed_q_reg[63]_i_7_O_UNCONNECTED [7],\completed_q_reg[63]_i_7_n_9 ,\completed_q_reg[63]_i_7_n_10 ,\completed_q_reg[63]_i_7_n_11 ,\completed_q_reg[63]_i_7_n_12 ,\completed_q_reg[63]_i_7_n_13 ,\completed_q_reg[63]_i_7_n_14 ,\completed_q_reg[63]_i_7_n_15 }),
        .S({1'b0,Q[63:57]}));
  FDCE \completed_q_reg[6] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \completed_q_reg[7] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE \completed_q_reg[8] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[8]_i_1_n_0 ),
        .Q(Q[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \completed_q_reg[8]_i_2 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\completed_q_reg[8]_i_2_n_0 ,\completed_q_reg[8]_i_2_n_1 ,\completed_q_reg[8]_i_2_n_2 ,\completed_q_reg[8]_i_2_n_3 ,\completed_q_reg[8]_i_2_n_4 ,\completed_q_reg[8]_i_2_n_5 ,\completed_q_reg[8]_i_2_n_6 ,\completed_q_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\completed_q_reg[8]_i_2_n_8 ,\completed_q_reg[8]_i_2_n_9 ,\completed_q_reg[8]_i_2_n_10 ,\completed_q_reg[8]_i_2_n_11 ,\completed_q_reg[8]_i_2_n_12 ,\completed_q_reg[8]_i_2_n_13 ,\completed_q_reg[8]_i_2_n_14 ,\completed_q_reg[8]_i_2_n_15 }),
        .S(Q[8:1]));
  FDCE \completed_q_reg[9] 
       (.C(clk),
        .CE(completed_d),
        .CLR(\next_q_reg[63]_1 ),
        .D(\completed_q[9]_i_1_n_0 ),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_q[0][data][0]_i_3 
       (.I0(next_id),
        .I1(\next_q_reg[1]_0 ),
        .O(\next_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hE0EF)) 
    \next_q[0]_i_1 
       (.I0(\next_q_reg[1]_0 ),
        .I1(full),
        .I2(\next_q_reg[16]_0 ),
        .I3(next_id),
        .O(\next_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[10]_i_1 
       (.I0(data1[10]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[11]_i_1 
       (.I0(data1[11]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[12]_i_1 
       (.I0(data1[12]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[13]_i_1 
       (.I0(data1[13]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[14]_i_1 
       (.I0(data1[14]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[15]_i_1 
       (.I0(data1[15]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[16]_i_1 
       (.I0(data1[16]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[17]_i_1 
       (.I0(data1[17]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[18]_i_1 
       (.I0(data1[18]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[19]_i_1 
       (.I0(data1[19]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \next_q[1]_i_1 
       (.I0(full),
        .I1(\next_q_reg[1]_0 ),
        .I2(\next_q_reg[16]_0 ),
        .I3(data1[1]),
        .O(\next_q[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[20]_i_1 
       (.I0(data1[20]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[21]_i_1 
       (.I0(data1[21]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[22]_i_1 
       (.I0(data1[22]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[23]_i_1 
       (.I0(data1[23]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[24]_i_1 
       (.I0(data1[24]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[25]_i_1 
       (.I0(data1[25]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[26]_i_1 
       (.I0(data1[26]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[27]_i_1 
       (.I0(data1[27]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[28]_i_1 
       (.I0(data1[28]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[29]_i_1 
       (.I0(data1[29]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[2]_i_1 
       (.I0(data1[2]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[30]_i_1 
       (.I0(data1[30]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[31]_i_1 
       (.I0(data1[31]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[32]_i_1 
       (.I0(data1[32]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[33]_i_1 
       (.I0(data1[33]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[34]_i_1 
       (.I0(data1[34]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[35]_i_1 
       (.I0(data1[35]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[36]_i_1 
       (.I0(data1[36]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[37]_i_1 
       (.I0(data1[37]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[38]_i_1 
       (.I0(data1[38]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[39]_i_1 
       (.I0(data1[39]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[3]_i_1 
       (.I0(data1[3]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[40]_i_1 
       (.I0(data1[40]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[41]_i_1 
       (.I0(data1[41]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[42]_i_1 
       (.I0(data1[42]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[43]_i_1 
       (.I0(data1[43]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[44]_i_1 
       (.I0(data1[44]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[45]_i_1 
       (.I0(data1[45]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[46]_i_1 
       (.I0(data1[46]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[47]_i_1 
       (.I0(data1[47]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[48]_i_1 
       (.I0(data1[48]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[49]_i_1 
       (.I0(data1[49]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[4]_i_1 
       (.I0(data1[4]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[50]_i_1 
       (.I0(data1[50]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[51]_i_1 
       (.I0(data1[51]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[52]_i_1 
       (.I0(data1[52]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[53]_i_1 
       (.I0(data1[53]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[54]_i_1 
       (.I0(data1[54]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[55]_i_1 
       (.I0(data1[55]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[56]_i_1 
       (.I0(data1[56]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[57]_i_1 
       (.I0(data1[57]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[58]_i_1 
       (.I0(data1[58]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[58]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[59]_i_1 
       (.I0(data1[59]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[5]_i_1 
       (.I0(data1[5]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[60]_i_1 
       (.I0(data1[60]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[61]_i_1 
       (.I0(data1[61]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[61]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[62]_i_1 
       (.I0(data1[62]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[62]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \next_q[63]_i_10 
       (.I0(\next_q[63]_i_22_n_0 ),
        .I1(\next_q[63]_i_23_n_0 ),
        .I2(\next_q_reg[63]_0 [37]),
        .I3(\next_q_reg[63]_0 [38]),
        .I4(\next_q_reg[63]_0 [39]),
        .I5(\next_q_reg[63]_0 [40]),
        .O(\next_q[63]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \next_q[63]_i_18 
       (.I0(\next_q_reg[63]_0 [19]),
        .I1(\next_q_reg[63]_0 [20]),
        .I2(\next_q_reg[63]_0 [21]),
        .I3(\next_q_reg[63]_0 [22]),
        .O(\next_q[63]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \next_q[63]_i_19 
       (.I0(\next_q_reg[63]_0 [26]),
        .I1(\next_q_reg[63]_0 [25]),
        .I2(\next_q_reg[63]_0 [24]),
        .I3(\next_q_reg[63]_0 [23]),
        .I4(\next_q[63]_i_33_n_0 ),
        .O(\next_q[63]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[63]_i_2 
       (.I0(data1[63]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \next_q[63]_i_20 
       (.I0(\next_q_reg[63]_0 [6]),
        .I1(\next_q_reg[63]_0 [5]),
        .I2(\next_q_reg[63]_0 [4]),
        .I3(\next_q_reg[63]_0 [3]),
        .O(\next_q[63]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \next_q[63]_i_21 
       (.I0(\next_q_reg[63]_0 [11]),
        .I1(\next_q_reg[63]_0 [12]),
        .I2(\next_q_reg[63]_0 [13]),
        .I3(\next_q_reg[63]_0 [14]),
        .I4(\next_q[63]_i_34_n_0 ),
        .O(\next_q[63]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \next_q[63]_i_22 
       (.I0(\next_q[63]_i_35_n_0 ),
        .I1(\next_q_reg[63]_0 [36]),
        .I2(\next_q_reg[63]_0 [35]),
        .I3(\next_q_reg[63]_0 [34]),
        .I4(\next_q_reg[63]_0 [33]),
        .O(\next_q[63]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \next_q[63]_i_23 
       (.I0(\next_q_reg[63]_0 [45]),
        .I1(\next_q_reg[63]_0 [46]),
        .I2(\next_q[63]_i_36_n_0 ),
        .I3(\next_q[63]_i_37_n_0 ),
        .I4(\next_q[63]_i_38_n_0 ),
        .I5(\next_q[63]_i_39_n_0 ),
        .O(\next_q[63]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \next_q[63]_i_33 
       (.I0(\next_q_reg[63]_0 [27]),
        .I1(\next_q_reg[63]_0 [28]),
        .I2(\next_q_reg[63]_0 [29]),
        .I3(\next_q_reg[63]_0 [30]),
        .O(\next_q[63]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \next_q[63]_i_34 
       (.I0(\next_q_reg[63]_0 [10]),
        .I1(\next_q_reg[63]_0 [9]),
        .I2(\next_q_reg[63]_0 [8]),
        .I3(\next_q_reg[63]_0 [7]),
        .O(\next_q[63]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \next_q[63]_i_35 
       (.I0(\next_q_reg[63]_0 [44]),
        .I1(\next_q_reg[63]_0 [43]),
        .I2(\next_q_reg[63]_0 [42]),
        .I3(\next_q_reg[63]_0 [41]),
        .I4(\next_q_reg[63]_0 [31]),
        .I5(\next_q_reg[63]_0 [32]),
        .O(\next_q[63]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \next_q[63]_i_36 
       (.I0(\next_q_reg[63]_0 [55]),
        .I1(\next_q_reg[63]_0 [56]),
        .I2(\next_q_reg[63]_0 [57]),
        .I3(\next_q_reg[63]_0 [58]),
        .O(\next_q[63]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \next_q[63]_i_37 
       (.I0(\next_q_reg[63]_0 [59]),
        .I1(\next_q_reg[63]_0 [60]),
        .I2(\next_q_reg[63]_0 [62]),
        .I3(\next_q_reg[63]_0 [61]),
        .O(\next_q[63]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \next_q[63]_i_38 
       (.I0(\next_q_reg[63]_0 [47]),
        .I1(\next_q_reg[63]_0 [48]),
        .I2(\next_q_reg[63]_0 [49]),
        .I3(\next_q_reg[63]_0 [50]),
        .O(\next_q[63]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \next_q[63]_i_39 
       (.I0(\next_q_reg[63]_0 [51]),
        .I1(\next_q_reg[63]_0 [52]),
        .I2(\next_q_reg[63]_0 [53]),
        .I3(\next_q_reg[63]_0 [54]),
        .O(\next_q[63]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \next_q[63]_i_4 
       (.I0(\next_q[63]_i_8_n_0 ),
        .I1(\next_q[63]_i_9_n_0 ),
        .I2(\next_q[63]_i_10_n_0 ),
        .O(\next_q_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \next_q[63]_i_8 
       (.I0(\next_q[63]_i_18_n_0 ),
        .I1(\next_q_reg[63]_0 [15]),
        .I2(\next_q_reg[63]_0 [16]),
        .I3(\next_q_reg[63]_0 [17]),
        .I4(\next_q_reg[63]_0 [18]),
        .I5(\next_q[63]_i_19_n_0 ),
        .O(\next_q[63]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \next_q[63]_i_9 
       (.I0(\next_q[63]_i_20_n_0 ),
        .I1(\next_q_reg[63]_0 [0]),
        .I2(next_id),
        .I3(\next_q_reg[63]_0 [2]),
        .I4(\next_q_reg[63]_0 [1]),
        .I5(\next_q[63]_i_21_n_0 ),
        .O(\next_q[63]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[6]_i_1 
       (.I0(data1[6]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[7]_i_1 
       (.I0(data1[7]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[8]_i_1 
       (.I0(data1[8]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \next_q[9]_i_1 
       (.I0(data1[9]),
        .I1(\next_q_reg[16]_0 ),
        .O(\next_q[9]_i_1_n_0 ));
  FDCE \next_q_reg[0] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[0]_i_1_n_0 ),
        .Q(next_id));
  FDCE \next_q_reg[10] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[10]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [9]));
  FDCE \next_q_reg[11] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[11]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [10]));
  FDCE \next_q_reg[12] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[12]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [11]));
  FDCE \next_q_reg[13] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[13]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [12]));
  FDCE \next_q_reg[14] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[14]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [13]));
  FDCE \next_q_reg[15] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[15]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [14]));
  FDCE \next_q_reg[16] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[16]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \next_q_reg[16]_i_2 
       (.CI(\next_q_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\next_q_reg[16]_i_2_n_0 ,\next_q_reg[16]_i_2_n_1 ,\next_q_reg[16]_i_2_n_2 ,\next_q_reg[16]_i_2_n_3 ,\next_q_reg[16]_i_2_n_4 ,\next_q_reg[16]_i_2_n_5 ,\next_q_reg[16]_i_2_n_6 ,\next_q_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:9]),
        .S(\next_q_reg[63]_0 [15:8]));
  FDCE \next_q_reg[17] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[17]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [16]));
  FDCE \next_q_reg[18] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[18]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [17]));
  FDCE \next_q_reg[19] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[19]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [18]));
  FDPE \next_q_reg[1] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .D(\next_q[1]_i_1_n_0 ),
        .PRE(\next_q_reg[63]_1 ),
        .Q(\next_q_reg[63]_0 [0]));
  FDCE \next_q_reg[20] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[20]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [19]));
  FDCE \next_q_reg[21] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[21]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [20]));
  FDCE \next_q_reg[22] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[22]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [21]));
  FDCE \next_q_reg[23] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[23]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [22]));
  FDCE \next_q_reg[24] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[24]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \next_q_reg[24]_i_2 
       (.CI(\next_q_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\next_q_reg[24]_i_2_n_0 ,\next_q_reg[24]_i_2_n_1 ,\next_q_reg[24]_i_2_n_2 ,\next_q_reg[24]_i_2_n_3 ,\next_q_reg[24]_i_2_n_4 ,\next_q_reg[24]_i_2_n_5 ,\next_q_reg[24]_i_2_n_6 ,\next_q_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:17]),
        .S(\next_q_reg[63]_0 [23:16]));
  FDCE \next_q_reg[25] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[25]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [24]));
  FDCE \next_q_reg[26] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[26]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [25]));
  FDCE \next_q_reg[27] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[27]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [26]));
  FDCE \next_q_reg[28] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[28]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [27]));
  FDCE \next_q_reg[29] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[29]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [28]));
  FDCE \next_q_reg[2] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[2]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [1]));
  FDCE \next_q_reg[30] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[30]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [29]));
  FDCE \next_q_reg[31] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[31]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [30]));
  FDCE \next_q_reg[32] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[32]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \next_q_reg[32]_i_2 
       (.CI(\next_q_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\next_q_reg[32]_i_2_n_0 ,\next_q_reg[32]_i_2_n_1 ,\next_q_reg[32]_i_2_n_2 ,\next_q_reg[32]_i_2_n_3 ,\next_q_reg[32]_i_2_n_4 ,\next_q_reg[32]_i_2_n_5 ,\next_q_reg[32]_i_2_n_6 ,\next_q_reg[32]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:25]),
        .S(\next_q_reg[63]_0 [31:24]));
  FDCE \next_q_reg[33] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[33]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [32]));
  FDCE \next_q_reg[34] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[34]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [33]));
  FDCE \next_q_reg[35] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[35]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [34]));
  FDCE \next_q_reg[36] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[36]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [35]));
  FDCE \next_q_reg[37] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[37]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [36]));
  FDCE \next_q_reg[38] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[38]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [37]));
  FDCE \next_q_reg[39] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[39]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [38]));
  FDCE \next_q_reg[3] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[3]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [2]));
  FDCE \next_q_reg[40] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[40]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [39]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \next_q_reg[40]_i_2 
       (.CI(\next_q_reg[32]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\next_q_reg[40]_i_2_n_0 ,\next_q_reg[40]_i_2_n_1 ,\next_q_reg[40]_i_2_n_2 ,\next_q_reg[40]_i_2_n_3 ,\next_q_reg[40]_i_2_n_4 ,\next_q_reg[40]_i_2_n_5 ,\next_q_reg[40]_i_2_n_6 ,\next_q_reg[40]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:33]),
        .S(\next_q_reg[63]_0 [39:32]));
  FDCE \next_q_reg[41] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[41]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [40]));
  FDCE \next_q_reg[42] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[42]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [41]));
  FDCE \next_q_reg[43] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[43]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [42]));
  FDCE \next_q_reg[44] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[44]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [43]));
  FDCE \next_q_reg[45] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[45]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [44]));
  FDCE \next_q_reg[46] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[46]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [45]));
  FDCE \next_q_reg[47] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[47]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [46]));
  FDCE \next_q_reg[48] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[48]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [47]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \next_q_reg[48]_i_2 
       (.CI(\next_q_reg[40]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\next_q_reg[48]_i_2_n_0 ,\next_q_reg[48]_i_2_n_1 ,\next_q_reg[48]_i_2_n_2 ,\next_q_reg[48]_i_2_n_3 ,\next_q_reg[48]_i_2_n_4 ,\next_q_reg[48]_i_2_n_5 ,\next_q_reg[48]_i_2_n_6 ,\next_q_reg[48]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:41]),
        .S(\next_q_reg[63]_0 [47:40]));
  FDCE \next_q_reg[49] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[49]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [48]));
  FDCE \next_q_reg[4] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[4]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [3]));
  FDCE \next_q_reg[50] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[50]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [49]));
  FDCE \next_q_reg[51] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[51]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [50]));
  FDCE \next_q_reg[52] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[52]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [51]));
  FDCE \next_q_reg[53] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[53]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [52]));
  FDCE \next_q_reg[54] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[54]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [53]));
  FDCE \next_q_reg[55] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[55]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [54]));
  FDCE \next_q_reg[56] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[56]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [55]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \next_q_reg[56]_i_2 
       (.CI(\next_q_reg[48]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\next_q_reg[56]_i_2_n_0 ,\next_q_reg[56]_i_2_n_1 ,\next_q_reg[56]_i_2_n_2 ,\next_q_reg[56]_i_2_n_3 ,\next_q_reg[56]_i_2_n_4 ,\next_q_reg[56]_i_2_n_5 ,\next_q_reg[56]_i_2_n_6 ,\next_q_reg[56]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:49]),
        .S(\next_q_reg[63]_0 [55:48]));
  FDCE \next_q_reg[57] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[57]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [56]));
  FDCE \next_q_reg[58] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[58]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [57]));
  FDCE \next_q_reg[59] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[59]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [58]));
  FDCE \next_q_reg[5] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[5]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [4]));
  FDCE \next_q_reg[60] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[60]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [59]));
  FDCE \next_q_reg[61] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[61]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [60]));
  FDCE \next_q_reg[62] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[62]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [61]));
  FDCE \next_q_reg[63] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[63]_i_2_n_0 ),
        .Q(\next_q_reg[63]_0 [62]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \next_q_reg[63]_i_5 
       (.CI(\next_q_reg[56]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_next_q_reg[63]_i_5_CO_UNCONNECTED [7:6],\next_q_reg[63]_i_5_n_2 ,\next_q_reg[63]_i_5_n_3 ,\next_q_reg[63]_i_5_n_4 ,\next_q_reg[63]_i_5_n_5 ,\next_q_reg[63]_i_5_n_6 ,\next_q_reg[63]_i_5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_next_q_reg[63]_i_5_O_UNCONNECTED [7],data1[63:57]}),
        .S({1'b0,\next_q_reg[63]_0 [62:56]}));
  FDCE \next_q_reg[6] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[6]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [5]));
  FDCE \next_q_reg[7] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[7]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [6]));
  FDCE \next_q_reg[8] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[8]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \next_q_reg[8]_i_2 
       (.CI(next_id),
        .CI_TOP(1'b0),
        .CO({\next_q_reg[8]_i_2_n_0 ,\next_q_reg[8]_i_2_n_1 ,\next_q_reg[8]_i_2_n_2 ,\next_q_reg[8]_i_2_n_3 ,\next_q_reg[8]_i_2_n_4 ,\next_q_reg[8]_i_2_n_5 ,\next_q_reg[8]_i_2_n_6 ,\next_q_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[8:1]),
        .S(\next_q_reg[63]_0 [7:0]));
  FDCE \next_q_reg[9] 
       (.C(clk),
        .CE(\next_q_reg[0]_1 ),
        .CLR(\next_q_reg[63]_1 ),
        .D(\next_q[9]_i_1_n_0 ),
        .Q(\next_q_reg[63]_0 [8]));
endmodule

(* ORIG_REF_NAME = "prim_subreg" *) 
module design_1_dma_core_wrap_v_1_0_prim_subreg
   (\q_reg[2]_0 ,
    \q_reg[63]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 ,
    \mem_q_reg[0][data][2] ,
    \mem_q_reg[0][data][2]_0 ,
    \mem_q_reg[0][data][2]_1 ,
    \mem_q_reg[0][data][2]_2 ,
    \mem_q_reg[0][data][2]_3 ,
    \burst_req_d[opt][beo][src_reduce_len] ,
    \burst_req_d[opt][beo][decouple_rw] ,
    \q_reg[0]_1 ,
    D,
    clk,
    \q_reg[0]_2 );
  output \q_reg[2]_0 ;
  output [63:0]\q_reg[63]_0 ;
  output \q_reg[1]_0 ;
  output \q_reg[0]_0 ;
  input [2:0]\mem_q_reg[0][data][2] ;
  input \mem_q_reg[0][data][2]_0 ;
  input \mem_q_reg[0][data][2]_1 ;
  input \mem_q_reg[0][data][2]_2 ;
  input \mem_q_reg[0][data][2]_3 ;
  input \burst_req_d[opt][beo][src_reduce_len] ;
  input \burst_req_d[opt][beo][decouple_rw] ;
  input [0:0]\q_reg[0]_1 ;
  input [63:0]D;
  input clk;
  input \q_reg[0]_2 ;

  wire [63:0]D;
  wire \burst_req_d[opt][beo][decouple_rw] ;
  wire \burst_req_d[opt][beo][src_reduce_len] ;
  wire clk;
  wire [2:0]\mem_q_reg[0][data][2] ;
  wire \mem_q_reg[0][data][2]_0 ;
  wire \mem_q_reg[0][data][2]_1 ;
  wire \mem_q_reg[0][data][2]_2 ;
  wire \mem_q_reg[0][data][2]_3 ;
  wire \q_reg[0]_0 ;
  wire [0:0]\q_reg[0]_1 ;
  wire \q_reg[0]_2 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire [63:0]\q_reg[63]_0 ;

  LUT6 #(
    .INIT(64'h035103510351F351)) 
    \mem_q[0][data][0]_i_2 
       (.I0(\q_reg[63]_0 [0]),
        .I1(\mem_q_reg[0][data][2] [0]),
        .I2(\mem_q_reg[0][data][2]_0 ),
        .I3(\mem_q_reg[0][data][2]_1 ),
        .I4(\mem_q_reg[0][data][2]_2 ),
        .I5(\burst_req_d[opt][beo][decouple_rw] ),
        .O(\q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFCAEFCAEFCAE0CAE)) 
    \mem_q[0][data][1]_i_3 
       (.I0(\q_reg[63]_0 [1]),
        .I1(\mem_q_reg[0][data][2] [1]),
        .I2(\mem_q_reg[0][data][2]_0 ),
        .I3(\mem_q_reg[0][data][2]_1 ),
        .I4(\mem_q_reg[0][data][2]_2 ),
        .I5(\burst_req_d[opt][beo][src_reduce_len] ),
        .O(\q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFCAEFCAEFCAE0CAE)) 
    \mem_q[0][data][2]_i_3 
       (.I0(\q_reg[63]_0 [2]),
        .I1(\mem_q_reg[0][data][2] [2]),
        .I2(\mem_q_reg[0][data][2]_0 ),
        .I3(\mem_q_reg[0][data][2]_1 ),
        .I4(\mem_q_reg[0][data][2]_2 ),
        .I5(\mem_q_reg[0][data][2]_3 ),
        .O(\q_reg[2]_0 ));
  FDCE \q_reg[0] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[0]),
        .Q(\q_reg[63]_0 [0]));
  FDCE \q_reg[10] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[10]),
        .Q(\q_reg[63]_0 [10]));
  FDCE \q_reg[11] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[11]),
        .Q(\q_reg[63]_0 [11]));
  FDCE \q_reg[12] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[12]),
        .Q(\q_reg[63]_0 [12]));
  FDCE \q_reg[13] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[13]),
        .Q(\q_reg[63]_0 [13]));
  FDCE \q_reg[14] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[14]),
        .Q(\q_reg[63]_0 [14]));
  FDCE \q_reg[15] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[15]),
        .Q(\q_reg[63]_0 [15]));
  FDCE \q_reg[16] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[16]),
        .Q(\q_reg[63]_0 [16]));
  FDCE \q_reg[17] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[17]),
        .Q(\q_reg[63]_0 [17]));
  FDCE \q_reg[18] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[18]),
        .Q(\q_reg[63]_0 [18]));
  FDCE \q_reg[19] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[19]),
        .Q(\q_reg[63]_0 [19]));
  FDCE \q_reg[1] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[1]),
        .Q(\q_reg[63]_0 [1]));
  FDCE \q_reg[20] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[20]),
        .Q(\q_reg[63]_0 [20]));
  FDCE \q_reg[21] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[21]),
        .Q(\q_reg[63]_0 [21]));
  FDCE \q_reg[22] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[22]),
        .Q(\q_reg[63]_0 [22]));
  FDCE \q_reg[23] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[23]),
        .Q(\q_reg[63]_0 [23]));
  FDCE \q_reg[24] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[24]),
        .Q(\q_reg[63]_0 [24]));
  FDCE \q_reg[25] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[25]),
        .Q(\q_reg[63]_0 [25]));
  FDCE \q_reg[26] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[26]),
        .Q(\q_reg[63]_0 [26]));
  FDCE \q_reg[27] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[27]),
        .Q(\q_reg[63]_0 [27]));
  FDCE \q_reg[28] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[28]),
        .Q(\q_reg[63]_0 [28]));
  FDCE \q_reg[29] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[29]),
        .Q(\q_reg[63]_0 [29]));
  FDCE \q_reg[2] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[2]),
        .Q(\q_reg[63]_0 [2]));
  FDCE \q_reg[30] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[30]),
        .Q(\q_reg[63]_0 [30]));
  FDCE \q_reg[31] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[31]),
        .Q(\q_reg[63]_0 [31]));
  FDCE \q_reg[32] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[32]),
        .Q(\q_reg[63]_0 [32]));
  FDCE \q_reg[33] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[33]),
        .Q(\q_reg[63]_0 [33]));
  FDCE \q_reg[34] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[34]),
        .Q(\q_reg[63]_0 [34]));
  FDCE \q_reg[35] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[35]),
        .Q(\q_reg[63]_0 [35]));
  FDCE \q_reg[36] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[36]),
        .Q(\q_reg[63]_0 [36]));
  FDCE \q_reg[37] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[37]),
        .Q(\q_reg[63]_0 [37]));
  FDCE \q_reg[38] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[38]),
        .Q(\q_reg[63]_0 [38]));
  FDCE \q_reg[39] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[39]),
        .Q(\q_reg[63]_0 [39]));
  FDCE \q_reg[3] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[3]),
        .Q(\q_reg[63]_0 [3]));
  FDCE \q_reg[40] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[40]),
        .Q(\q_reg[63]_0 [40]));
  FDCE \q_reg[41] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[41]),
        .Q(\q_reg[63]_0 [41]));
  FDCE \q_reg[42] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[42]),
        .Q(\q_reg[63]_0 [42]));
  FDCE \q_reg[43] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[43]),
        .Q(\q_reg[63]_0 [43]));
  FDCE \q_reg[44] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[44]),
        .Q(\q_reg[63]_0 [44]));
  FDCE \q_reg[45] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[45]),
        .Q(\q_reg[63]_0 [45]));
  FDCE \q_reg[46] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[46]),
        .Q(\q_reg[63]_0 [46]));
  FDCE \q_reg[47] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[47]),
        .Q(\q_reg[63]_0 [47]));
  FDCE \q_reg[48] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[48]),
        .Q(\q_reg[63]_0 [48]));
  FDCE \q_reg[49] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[49]),
        .Q(\q_reg[63]_0 [49]));
  FDCE \q_reg[4] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[4]),
        .Q(\q_reg[63]_0 [4]));
  FDCE \q_reg[50] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[50]),
        .Q(\q_reg[63]_0 [50]));
  FDCE \q_reg[51] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[51]),
        .Q(\q_reg[63]_0 [51]));
  FDCE \q_reg[52] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[52]),
        .Q(\q_reg[63]_0 [52]));
  FDCE \q_reg[53] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[53]),
        .Q(\q_reg[63]_0 [53]));
  FDCE \q_reg[54] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[54]),
        .Q(\q_reg[63]_0 [54]));
  FDCE \q_reg[55] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[55]),
        .Q(\q_reg[63]_0 [55]));
  FDCE \q_reg[56] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[56]),
        .Q(\q_reg[63]_0 [56]));
  FDCE \q_reg[57] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[57]),
        .Q(\q_reg[63]_0 [57]));
  FDCE \q_reg[58] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[58]),
        .Q(\q_reg[63]_0 [58]));
  FDCE \q_reg[59] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[59]),
        .Q(\q_reg[63]_0 [59]));
  FDCE \q_reg[5] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[5]),
        .Q(\q_reg[63]_0 [5]));
  FDCE \q_reg[60] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[60]),
        .Q(\q_reg[63]_0 [60]));
  FDCE \q_reg[61] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[61]),
        .Q(\q_reg[63]_0 [61]));
  FDCE \q_reg[62] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[62]),
        .Q(\q_reg[63]_0 [62]));
  FDCE \q_reg[63] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[63]),
        .Q(\q_reg[63]_0 [63]));
  FDCE \q_reg[6] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[6]),
        .Q(\q_reg[63]_0 [6]));
  FDCE \q_reg[7] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[7]),
        .Q(\q_reg[63]_0 [7]));
  FDCE \q_reg[8] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[8]),
        .Q(\q_reg[63]_0 [8]));
  FDCE \q_reg[9] 
       (.C(clk),
        .CE(\q_reg[0]_1 ),
        .CLR(\q_reg[0]_2 ),
        .D(D[9]),
        .Q(\q_reg[63]_0 [9]));
endmodule

(* ORIG_REF_NAME = "prim_subreg" *) 
module design_1_dma_core_wrap_v_1_0_prim_subreg_39
   (\q_reg[36]_0 ,
    \q_reg[63]_0 ,
    \q_reg[4]_0 ,
    CO,
    \mem_q_reg[0][data][36] ,
    \mem_q_reg[0][data][36]_0 ,
    \mem_q_reg[0][data][36]_1 ,
    \mem_q_reg[0][data][36]_2 ,
    \mem_q_reg[0][data][36]_3 ,
    \q_reg[0]_0 ,
    D,
    clk,
    \q_reg[63]_1 );
  output \q_reg[36]_0 ;
  output [63:0]\q_reg[63]_0 ;
  output \q_reg[4]_0 ;
  output [0:0]CO;
  input \mem_q_reg[0][data][36] ;
  input [1:0]\mem_q_reg[0][data][36]_0 ;
  input \mem_q_reg[0][data][36]_1 ;
  input \mem_q_reg[0][data][36]_2 ;
  input [1:0]\mem_q_reg[0][data][36]_3 ;
  input [0:0]\q_reg[0]_0 ;
  input [63:0]D;
  input clk;
  input \q_reg[63]_1 ;

  wire [0:0]CO;
  wire [63:0]D;
  wire clk;
  wire \mem_q_reg[0][data][36] ;
  wire [1:0]\mem_q_reg[0][data][36]_0 ;
  wire \mem_q_reg[0][data][36]_1 ;
  wire \mem_q_reg[0][data][36]_2 ;
  wire [1:0]\mem_q_reg[0][data][36]_3 ;
  wire \next_q[63]_i_12_n_0 ;
  wire \next_q[63]_i_13_n_0 ;
  wire \next_q[63]_i_14_n_0 ;
  wire \next_q[63]_i_15_n_0 ;
  wire \next_q[63]_i_16_n_0 ;
  wire \next_q[63]_i_17_n_0 ;
  wire \next_q[63]_i_25_n_0 ;
  wire \next_q[63]_i_26_n_0 ;
  wire \next_q[63]_i_27_n_0 ;
  wire \next_q[63]_i_28_n_0 ;
  wire \next_q[63]_i_29_n_0 ;
  wire \next_q[63]_i_30_n_0 ;
  wire \next_q[63]_i_31_n_0 ;
  wire \next_q[63]_i_32_n_0 ;
  wire \next_q[63]_i_40_n_0 ;
  wire \next_q[63]_i_41_n_0 ;
  wire \next_q[63]_i_42_n_0 ;
  wire \next_q[63]_i_43_n_0 ;
  wire \next_q[63]_i_44_n_0 ;
  wire \next_q[63]_i_45_n_0 ;
  wire \next_q[63]_i_46_n_0 ;
  wire \next_q[63]_i_47_n_0 ;
  wire \next_q_reg[63]_i_11_n_0 ;
  wire \next_q_reg[63]_i_11_n_1 ;
  wire \next_q_reg[63]_i_11_n_2 ;
  wire \next_q_reg[63]_i_11_n_3 ;
  wire \next_q_reg[63]_i_11_n_4 ;
  wire \next_q_reg[63]_i_11_n_5 ;
  wire \next_q_reg[63]_i_11_n_6 ;
  wire \next_q_reg[63]_i_11_n_7 ;
  wire \next_q_reg[63]_i_24_n_0 ;
  wire \next_q_reg[63]_i_24_n_1 ;
  wire \next_q_reg[63]_i_24_n_2 ;
  wire \next_q_reg[63]_i_24_n_3 ;
  wire \next_q_reg[63]_i_24_n_4 ;
  wire \next_q_reg[63]_i_24_n_5 ;
  wire \next_q_reg[63]_i_24_n_6 ;
  wire \next_q_reg[63]_i_24_n_7 ;
  wire \next_q_reg[63]_i_6_n_3 ;
  wire \next_q_reg[63]_i_6_n_4 ;
  wire \next_q_reg[63]_i_6_n_5 ;
  wire \next_q_reg[63]_i_6_n_6 ;
  wire \next_q_reg[63]_i_6_n_7 ;
  wire [0:0]\q_reg[0]_0 ;
  wire \q_reg[36]_0 ;
  wire \q_reg[4]_0 ;
  wire [63:0]\q_reg[63]_0 ;
  wire \q_reg[63]_1 ;
  wire [7:0]\NLW_next_q_reg[63]_i_11_O_UNCONNECTED ;
  wire [7:0]\NLW_next_q_reg[63]_i_24_O_UNCONNECTED ;
  wire [7:6]\NLW_next_q_reg[63]_i_6_CO_UNCONNECTED ;
  wire [7:0]\NLW_next_q_reg[63]_i_6_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \mem_q[0][data][36]_i_4 
       (.I0(\q_reg[63]_0 [36]),
        .I1(\mem_q_reg[0][data][36] ),
        .I2(\mem_q_reg[0][data][36]_0 [1]),
        .I3(\mem_q_reg[0][data][36]_1 ),
        .I4(\mem_q_reg[0][data][36]_2 ),
        .I5(\mem_q_reg[0][data][36]_3 [1]),
        .O(\q_reg[36]_0 ));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \mem_q[0][data][4]_i_3 
       (.I0(\q_reg[63]_0 [4]),
        .I1(\mem_q_reg[0][data][36] ),
        .I2(\mem_q_reg[0][data][36]_0 [0]),
        .I3(\mem_q_reg[0][data][36]_1 ),
        .I4(\mem_q_reg[0][data][36]_2 ),
        .I5(\mem_q_reg[0][data][36]_3 [0]),
        .O(\q_reg[4]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_q[63]_i_12 
       (.I0(\q_reg[63]_0 [63]),
        .O(\next_q[63]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_13 
       (.I0(\q_reg[63]_0 [61]),
        .I1(\q_reg[63]_0 [62]),
        .I2(\q_reg[63]_0 [60]),
        .O(\next_q[63]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_14 
       (.I0(\q_reg[63]_0 [58]),
        .I1(\q_reg[63]_0 [59]),
        .I2(\q_reg[63]_0 [57]),
        .O(\next_q[63]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_15 
       (.I0(\q_reg[63]_0 [55]),
        .I1(\q_reg[63]_0 [56]),
        .I2(\q_reg[63]_0 [54]),
        .O(\next_q[63]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_16 
       (.I0(\q_reg[63]_0 [52]),
        .I1(\q_reg[63]_0 [53]),
        .I2(\q_reg[63]_0 [51]),
        .O(\next_q[63]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_17 
       (.I0(\q_reg[63]_0 [49]),
        .I1(\q_reg[63]_0 [50]),
        .I2(\q_reg[63]_0 [48]),
        .O(\next_q[63]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_25 
       (.I0(\q_reg[63]_0 [46]),
        .I1(\q_reg[63]_0 [47]),
        .I2(\q_reg[63]_0 [45]),
        .O(\next_q[63]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_26 
       (.I0(\q_reg[63]_0 [43]),
        .I1(\q_reg[63]_0 [44]),
        .I2(\q_reg[63]_0 [42]),
        .O(\next_q[63]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_27 
       (.I0(\q_reg[63]_0 [40]),
        .I1(\q_reg[63]_0 [41]),
        .I2(\q_reg[63]_0 [39]),
        .O(\next_q[63]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_28 
       (.I0(\q_reg[63]_0 [37]),
        .I1(\q_reg[63]_0 [38]),
        .I2(\q_reg[63]_0 [36]),
        .O(\next_q[63]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_29 
       (.I0(\q_reg[63]_0 [34]),
        .I1(\q_reg[63]_0 [35]),
        .I2(\q_reg[63]_0 [33]),
        .O(\next_q[63]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_30 
       (.I0(\q_reg[63]_0 [31]),
        .I1(\q_reg[63]_0 [32]),
        .I2(\q_reg[63]_0 [30]),
        .O(\next_q[63]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_31 
       (.I0(\q_reg[63]_0 [28]),
        .I1(\q_reg[63]_0 [29]),
        .I2(\q_reg[63]_0 [27]),
        .O(\next_q[63]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_32 
       (.I0(\q_reg[63]_0 [25]),
        .I1(\q_reg[63]_0 [26]),
        .I2(\q_reg[63]_0 [24]),
        .O(\next_q[63]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_40 
       (.I0(\q_reg[63]_0 [22]),
        .I1(\q_reg[63]_0 [23]),
        .I2(\q_reg[63]_0 [21]),
        .O(\next_q[63]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_41 
       (.I0(\q_reg[63]_0 [19]),
        .I1(\q_reg[63]_0 [20]),
        .I2(\q_reg[63]_0 [18]),
        .O(\next_q[63]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_42 
       (.I0(\q_reg[63]_0 [16]),
        .I1(\q_reg[63]_0 [17]),
        .I2(\q_reg[63]_0 [15]),
        .O(\next_q[63]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_43 
       (.I0(\q_reg[63]_0 [13]),
        .I1(\q_reg[63]_0 [14]),
        .I2(\q_reg[63]_0 [12]),
        .O(\next_q[63]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_44 
       (.I0(\q_reg[63]_0 [10]),
        .I1(\q_reg[63]_0 [11]),
        .I2(\q_reg[63]_0 [9]),
        .O(\next_q[63]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_45 
       (.I0(\q_reg[63]_0 [7]),
        .I1(\q_reg[63]_0 [8]),
        .I2(\q_reg[63]_0 [6]),
        .O(\next_q[63]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_46 
       (.I0(\q_reg[63]_0 [4]),
        .I1(\q_reg[63]_0 [5]),
        .I2(\q_reg[63]_0 [3]),
        .O(\next_q[63]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \next_q[63]_i_47 
       (.I0(\q_reg[63]_0 [1]),
        .I1(\q_reg[63]_0 [2]),
        .I2(\q_reg[63]_0 [0]),
        .O(\next_q[63]_i_47_n_0 ));
  CARRY8 \next_q_reg[63]_i_11 
       (.CI(\next_q_reg[63]_i_24_n_0 ),
        .CI_TOP(1'b0),
        .CO({\next_q_reg[63]_i_11_n_0 ,\next_q_reg[63]_i_11_n_1 ,\next_q_reg[63]_i_11_n_2 ,\next_q_reg[63]_i_11_n_3 ,\next_q_reg[63]_i_11_n_4 ,\next_q_reg[63]_i_11_n_5 ,\next_q_reg[63]_i_11_n_6 ,\next_q_reg[63]_i_11_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_next_q_reg[63]_i_11_O_UNCONNECTED [7:0]),
        .S({\next_q[63]_i_25_n_0 ,\next_q[63]_i_26_n_0 ,\next_q[63]_i_27_n_0 ,\next_q[63]_i_28_n_0 ,\next_q[63]_i_29_n_0 ,\next_q[63]_i_30_n_0 ,\next_q[63]_i_31_n_0 ,\next_q[63]_i_32_n_0 }));
  CARRY8 \next_q_reg[63]_i_24 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\next_q_reg[63]_i_24_n_0 ,\next_q_reg[63]_i_24_n_1 ,\next_q_reg[63]_i_24_n_2 ,\next_q_reg[63]_i_24_n_3 ,\next_q_reg[63]_i_24_n_4 ,\next_q_reg[63]_i_24_n_5 ,\next_q_reg[63]_i_24_n_6 ,\next_q_reg[63]_i_24_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_next_q_reg[63]_i_24_O_UNCONNECTED [7:0]),
        .S({\next_q[63]_i_40_n_0 ,\next_q[63]_i_41_n_0 ,\next_q[63]_i_42_n_0 ,\next_q[63]_i_43_n_0 ,\next_q[63]_i_44_n_0 ,\next_q[63]_i_45_n_0 ,\next_q[63]_i_46_n_0 ,\next_q[63]_i_47_n_0 }));
  CARRY8 \next_q_reg[63]_i_6 
       (.CI(\next_q_reg[63]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_next_q_reg[63]_i_6_CO_UNCONNECTED [7:6],CO,\next_q_reg[63]_i_6_n_3 ,\next_q_reg[63]_i_6_n_4 ,\next_q_reg[63]_i_6_n_5 ,\next_q_reg[63]_i_6_n_6 ,\next_q_reg[63]_i_6_n_7 }),
        .DI({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_next_q_reg[63]_i_6_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\next_q[63]_i_12_n_0 ,\next_q[63]_i_13_n_0 ,\next_q[63]_i_14_n_0 ,\next_q[63]_i_15_n_0 ,\next_q[63]_i_16_n_0 ,\next_q[63]_i_17_n_0 }));
  FDCE \q_reg[0] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[0]),
        .Q(\q_reg[63]_0 [0]));
  FDCE \q_reg[10] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[10]),
        .Q(\q_reg[63]_0 [10]));
  FDCE \q_reg[11] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[11]),
        .Q(\q_reg[63]_0 [11]));
  FDCE \q_reg[12] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[12]),
        .Q(\q_reg[63]_0 [12]));
  FDCE \q_reg[13] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[13]),
        .Q(\q_reg[63]_0 [13]));
  FDCE \q_reg[14] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[14]),
        .Q(\q_reg[63]_0 [14]));
  FDCE \q_reg[15] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[15]),
        .Q(\q_reg[63]_0 [15]));
  FDCE \q_reg[16] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[16]),
        .Q(\q_reg[63]_0 [16]));
  FDCE \q_reg[17] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[17]),
        .Q(\q_reg[63]_0 [17]));
  FDCE \q_reg[18] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[18]),
        .Q(\q_reg[63]_0 [18]));
  FDCE \q_reg[19] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[19]),
        .Q(\q_reg[63]_0 [19]));
  FDCE \q_reg[1] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[1]),
        .Q(\q_reg[63]_0 [1]));
  FDCE \q_reg[20] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[20]),
        .Q(\q_reg[63]_0 [20]));
  FDCE \q_reg[21] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[21]),
        .Q(\q_reg[63]_0 [21]));
  FDCE \q_reg[22] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[22]),
        .Q(\q_reg[63]_0 [22]));
  FDCE \q_reg[23] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[23]),
        .Q(\q_reg[63]_0 [23]));
  FDCE \q_reg[24] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[24]),
        .Q(\q_reg[63]_0 [24]));
  FDCE \q_reg[25] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[25]),
        .Q(\q_reg[63]_0 [25]));
  FDCE \q_reg[26] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[26]),
        .Q(\q_reg[63]_0 [26]));
  FDCE \q_reg[27] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[27]),
        .Q(\q_reg[63]_0 [27]));
  FDCE \q_reg[28] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[28]),
        .Q(\q_reg[63]_0 [28]));
  FDCE \q_reg[29] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[29]),
        .Q(\q_reg[63]_0 [29]));
  FDCE \q_reg[2] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[2]),
        .Q(\q_reg[63]_0 [2]));
  FDCE \q_reg[30] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[30]),
        .Q(\q_reg[63]_0 [30]));
  FDCE \q_reg[31] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[31]),
        .Q(\q_reg[63]_0 [31]));
  FDCE \q_reg[32] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[32]),
        .Q(\q_reg[63]_0 [32]));
  FDCE \q_reg[33] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[33]),
        .Q(\q_reg[63]_0 [33]));
  FDCE \q_reg[34] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[34]),
        .Q(\q_reg[63]_0 [34]));
  FDCE \q_reg[35] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[35]),
        .Q(\q_reg[63]_0 [35]));
  FDCE \q_reg[36] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[36]),
        .Q(\q_reg[63]_0 [36]));
  FDCE \q_reg[37] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[37]),
        .Q(\q_reg[63]_0 [37]));
  FDCE \q_reg[38] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[38]),
        .Q(\q_reg[63]_0 [38]));
  FDCE \q_reg[39] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[39]),
        .Q(\q_reg[63]_0 [39]));
  FDCE \q_reg[3] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[3]),
        .Q(\q_reg[63]_0 [3]));
  FDCE \q_reg[40] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[40]),
        .Q(\q_reg[63]_0 [40]));
  FDCE \q_reg[41] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[41]),
        .Q(\q_reg[63]_0 [41]));
  FDCE \q_reg[42] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[42]),
        .Q(\q_reg[63]_0 [42]));
  FDCE \q_reg[43] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[43]),
        .Q(\q_reg[63]_0 [43]));
  FDCE \q_reg[44] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[44]),
        .Q(\q_reg[63]_0 [44]));
  FDCE \q_reg[45] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[45]),
        .Q(\q_reg[63]_0 [45]));
  FDCE \q_reg[46] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[46]),
        .Q(\q_reg[63]_0 [46]));
  FDCE \q_reg[47] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[47]),
        .Q(\q_reg[63]_0 [47]));
  FDCE \q_reg[48] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[48]),
        .Q(\q_reg[63]_0 [48]));
  FDCE \q_reg[49] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[49]),
        .Q(\q_reg[63]_0 [49]));
  FDCE \q_reg[4] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[4]),
        .Q(\q_reg[63]_0 [4]));
  FDCE \q_reg[50] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[50]),
        .Q(\q_reg[63]_0 [50]));
  FDCE \q_reg[51] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[51]),
        .Q(\q_reg[63]_0 [51]));
  FDCE \q_reg[52] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[52]),
        .Q(\q_reg[63]_0 [52]));
  FDCE \q_reg[53] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[53]),
        .Q(\q_reg[63]_0 [53]));
  FDCE \q_reg[54] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[54]),
        .Q(\q_reg[63]_0 [54]));
  FDCE \q_reg[55] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[55]),
        .Q(\q_reg[63]_0 [55]));
  FDCE \q_reg[56] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[56]),
        .Q(\q_reg[63]_0 [56]));
  FDCE \q_reg[57] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[57]),
        .Q(\q_reg[63]_0 [57]));
  FDCE \q_reg[58] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[58]),
        .Q(\q_reg[63]_0 [58]));
  FDCE \q_reg[59] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[59]),
        .Q(\q_reg[63]_0 [59]));
  FDCE \q_reg[5] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[5]),
        .Q(\q_reg[63]_0 [5]));
  FDCE \q_reg[60] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[60]),
        .Q(\q_reg[63]_0 [60]));
  FDCE \q_reg[61] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[61]),
        .Q(\q_reg[63]_0 [61]));
  FDCE \q_reg[62] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[62]),
        .Q(\q_reg[63]_0 [62]));
  FDCE \q_reg[63] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[63]),
        .Q(\q_reg[63]_0 [63]));
  FDCE \q_reg[6] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[6]),
        .Q(\q_reg[63]_0 [6]));
  FDCE \q_reg[7] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[7]),
        .Q(\q_reg[63]_0 [7]));
  FDCE \q_reg[8] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[8]),
        .Q(\q_reg[63]_0 [8]));
  FDCE \q_reg[9] 
       (.C(clk),
        .CE(\q_reg[0]_0 ),
        .CLR(\q_reg[63]_1 ),
        .D(D[9]),
        .Q(\q_reg[63]_0 [9]));
endmodule

(* ORIG_REF_NAME = "prim_subreg" *) 
module design_1_dma_core_wrap_v_1_0_prim_subreg_40
   (\q_reg[2]_0 ,
    \q_reg[63]_0 ,
    \mem_q_reg[0][data][2] ,
    Q,
    \mem_q_reg[0][data][2]_0 ,
    \mem_q_reg[0][data][2]_1 ,
    \mem_q_reg[0][data][2]_2 ,
    \mem_q_reg[0][data][1] ,
    \mem_q_reg[0][data][1]_0 ,
    \mem_q_reg[0][data][0] ,
    \mem_q_reg[0][data][0]_0 ,
    \mem_q_reg[0][data][0]_1 ,
    \mem_q_reg[0][data][0]_2 ,
    E,
    D,
    clk,
    \q_reg[0]_0 );
  output [2:0]\q_reg[2]_0 ;
  output [63:0]\q_reg[63]_0 ;
  input \mem_q_reg[0][data][2] ;
  input [1:0]Q;
  input \mem_q_reg[0][data][2]_0 ;
  input \mem_q_reg[0][data][2]_1 ;
  input \mem_q_reg[0][data][2]_2 ;
  input \mem_q_reg[0][data][1] ;
  input \mem_q_reg[0][data][1]_0 ;
  input \mem_q_reg[0][data][0] ;
  input \mem_q_reg[0][data][0]_0 ;
  input \mem_q_reg[0][data][0]_1 ;
  input \mem_q_reg[0][data][0]_2 ;
  input [0:0]E;
  input [63:0]D;
  input clk;
  input \q_reg[0]_0 ;

  wire [63:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire \mem_q_reg[0][data][0] ;
  wire \mem_q_reg[0][data][0]_0 ;
  wire \mem_q_reg[0][data][0]_1 ;
  wire \mem_q_reg[0][data][0]_2 ;
  wire \mem_q_reg[0][data][1] ;
  wire \mem_q_reg[0][data][1]_0 ;
  wire \mem_q_reg[0][data][2] ;
  wire \mem_q_reg[0][data][2]_0 ;
  wire \mem_q_reg[0][data][2]_1 ;
  wire \mem_q_reg[0][data][2]_2 ;
  wire \q_reg[0]_0 ;
  wire [2:0]\q_reg[2]_0 ;
  wire [63:0]\q_reg[63]_0 ;

  LUT6 #(
    .INIT(64'h8B8B8B8B8B8B8B88)) 
    \mem_q[0][data][0]_i_1 
       (.I0(\q_reg[63]_0 [0]),
        .I1(\mem_q_reg[0][data][2] ),
        .I2(\mem_q_reg[0][data][0] ),
        .I3(\mem_q_reg[0][data][0]_0 ),
        .I4(\mem_q_reg[0][data][0]_1 ),
        .I5(\mem_q_reg[0][data][0]_2 ),
        .O(\q_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h88B8BBBB88888888)) 
    \mem_q[0][data][1]_i_1 
       (.I0(\q_reg[63]_0 [1]),
        .I1(\mem_q_reg[0][data][2] ),
        .I2(Q[0]),
        .I3(\mem_q_reg[0][data][2]_0 ),
        .I4(\mem_q_reg[0][data][1] ),
        .I5(\mem_q_reg[0][data][1]_0 ),
        .O(\q_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'h88B8BBBB88888888)) 
    \mem_q[0][data][2]_i_1 
       (.I0(\q_reg[63]_0 [2]),
        .I1(\mem_q_reg[0][data][2] ),
        .I2(Q[1]),
        .I3(\mem_q_reg[0][data][2]_0 ),
        .I4(\mem_q_reg[0][data][2]_1 ),
        .I5(\mem_q_reg[0][data][2]_2 ),
        .O(\q_reg[2]_0 [2]));
  FDCE \q_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[0]),
        .Q(\q_reg[63]_0 [0]));
  FDCE \q_reg[10] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[10]),
        .Q(\q_reg[63]_0 [10]));
  FDCE \q_reg[11] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[11]),
        .Q(\q_reg[63]_0 [11]));
  FDCE \q_reg[12] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[12]),
        .Q(\q_reg[63]_0 [12]));
  FDCE \q_reg[13] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[13]),
        .Q(\q_reg[63]_0 [13]));
  FDCE \q_reg[14] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[14]),
        .Q(\q_reg[63]_0 [14]));
  FDCE \q_reg[15] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[15]),
        .Q(\q_reg[63]_0 [15]));
  FDCE \q_reg[16] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[16]),
        .Q(\q_reg[63]_0 [16]));
  FDCE \q_reg[17] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[17]),
        .Q(\q_reg[63]_0 [17]));
  FDCE \q_reg[18] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[18]),
        .Q(\q_reg[63]_0 [18]));
  FDCE \q_reg[19] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[19]),
        .Q(\q_reg[63]_0 [19]));
  FDCE \q_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[1]),
        .Q(\q_reg[63]_0 [1]));
  FDCE \q_reg[20] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[20]),
        .Q(\q_reg[63]_0 [20]));
  FDCE \q_reg[21] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[21]),
        .Q(\q_reg[63]_0 [21]));
  FDCE \q_reg[22] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[22]),
        .Q(\q_reg[63]_0 [22]));
  FDCE \q_reg[23] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[23]),
        .Q(\q_reg[63]_0 [23]));
  FDCE \q_reg[24] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[24]),
        .Q(\q_reg[63]_0 [24]));
  FDCE \q_reg[25] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[25]),
        .Q(\q_reg[63]_0 [25]));
  FDCE \q_reg[26] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[26]),
        .Q(\q_reg[63]_0 [26]));
  FDCE \q_reg[27] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[27]),
        .Q(\q_reg[63]_0 [27]));
  FDCE \q_reg[28] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[28]),
        .Q(\q_reg[63]_0 [28]));
  FDCE \q_reg[29] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[29]),
        .Q(\q_reg[63]_0 [29]));
  FDCE \q_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[2]),
        .Q(\q_reg[63]_0 [2]));
  FDCE \q_reg[30] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[30]),
        .Q(\q_reg[63]_0 [30]));
  FDCE \q_reg[31] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[31]),
        .Q(\q_reg[63]_0 [31]));
  FDCE \q_reg[32] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[32]),
        .Q(\q_reg[63]_0 [32]));
  FDCE \q_reg[33] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[33]),
        .Q(\q_reg[63]_0 [33]));
  FDCE \q_reg[34] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[34]),
        .Q(\q_reg[63]_0 [34]));
  FDCE \q_reg[35] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[35]),
        .Q(\q_reg[63]_0 [35]));
  FDCE \q_reg[36] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[36]),
        .Q(\q_reg[63]_0 [36]));
  FDCE \q_reg[37] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[37]),
        .Q(\q_reg[63]_0 [37]));
  FDCE \q_reg[38] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[38]),
        .Q(\q_reg[63]_0 [38]));
  FDCE \q_reg[39] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[39]),
        .Q(\q_reg[63]_0 [39]));
  FDCE \q_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[3]),
        .Q(\q_reg[63]_0 [3]));
  FDCE \q_reg[40] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[40]),
        .Q(\q_reg[63]_0 [40]));
  FDCE \q_reg[41] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[41]),
        .Q(\q_reg[63]_0 [41]));
  FDCE \q_reg[42] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[42]),
        .Q(\q_reg[63]_0 [42]));
  FDCE \q_reg[43] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[43]),
        .Q(\q_reg[63]_0 [43]));
  FDCE \q_reg[44] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[44]),
        .Q(\q_reg[63]_0 [44]));
  FDCE \q_reg[45] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[45]),
        .Q(\q_reg[63]_0 [45]));
  FDCE \q_reg[46] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[46]),
        .Q(\q_reg[63]_0 [46]));
  FDCE \q_reg[47] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[47]),
        .Q(\q_reg[63]_0 [47]));
  FDCE \q_reg[48] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[48]),
        .Q(\q_reg[63]_0 [48]));
  FDCE \q_reg[49] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[49]),
        .Q(\q_reg[63]_0 [49]));
  FDCE \q_reg[4] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[4]),
        .Q(\q_reg[63]_0 [4]));
  FDCE \q_reg[50] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[50]),
        .Q(\q_reg[63]_0 [50]));
  FDCE \q_reg[51] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[51]),
        .Q(\q_reg[63]_0 [51]));
  FDCE \q_reg[52] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[52]),
        .Q(\q_reg[63]_0 [52]));
  FDCE \q_reg[53] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[53]),
        .Q(\q_reg[63]_0 [53]));
  FDCE \q_reg[54] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[54]),
        .Q(\q_reg[63]_0 [54]));
  FDCE \q_reg[55] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[55]),
        .Q(\q_reg[63]_0 [55]));
  FDCE \q_reg[56] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[56]),
        .Q(\q_reg[63]_0 [56]));
  FDCE \q_reg[57] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[57]),
        .Q(\q_reg[63]_0 [57]));
  FDCE \q_reg[58] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[58]),
        .Q(\q_reg[63]_0 [58]));
  FDCE \q_reg[59] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[59]),
        .Q(\q_reg[63]_0 [59]));
  FDCE \q_reg[5] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[5]),
        .Q(\q_reg[63]_0 [5]));
  FDCE \q_reg[60] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[60]),
        .Q(\q_reg[63]_0 [60]));
  FDCE \q_reg[61] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[61]),
        .Q(\q_reg[63]_0 [61]));
  FDCE \q_reg[62] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[62]),
        .Q(\q_reg[63]_0 [62]));
  FDCE \q_reg[63] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[63]),
        .Q(\q_reg[63]_0 [63]));
  FDCE \q_reg[6] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[6]),
        .Q(\q_reg[63]_0 [6]));
  FDCE \q_reg[7] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[7]),
        .Q(\q_reg[63]_0 [7]));
  FDCE \q_reg[8] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[8]),
        .Q(\q_reg[63]_0 [8]));
  FDCE \q_reg[9] 
       (.C(clk),
        .CE(E),
        .CLR(\q_reg[0]_0 ),
        .D(D[9]),
        .Q(\q_reg[63]_0 [9]));
endmodule

(* ORIG_REF_NAME = "prim_subreg" *) 
module design_1_dma_core_wrap_v_1_0_prim_subreg__parameterized0
   (\burst_req_d[opt][beo][src_reduce_len] ,
    conf_decouple_we,
    D,
    clk,
    \q_reg[0]_0 );
  output \burst_req_d[opt][beo][src_reduce_len] ;
  input conf_decouple_we;
  input [0:0]D;
  input clk;
  input \q_reg[0]_0 ;

  wire [0:0]D;
  wire \burst_req_d[opt][beo][src_reduce_len] ;
  wire clk;
  wire conf_decouple_we;
  wire \q_reg[0]_0 ;

  FDCE \q_reg[0] 
       (.C(clk),
        .CE(conf_decouple_we),
        .CLR(\q_reg[0]_0 ),
        .D(D),
        .Q(\burst_req_d[opt][beo][src_reduce_len] ));
endmodule

(* ORIG_REF_NAME = "prim_subreg" *) 
module design_1_dma_core_wrap_v_1_0_prim_subreg__parameterized0_37
   (\burst_req_d[opt][beo][decouple_rw] ,
    conf_decouple_we,
    D,
    clk,
    \q_reg[0]_0 );
  output \burst_req_d[opt][beo][decouple_rw] ;
  input conf_decouple_we;
  input [0:0]D;
  input clk;
  input \q_reg[0]_0 ;

  wire [0:0]D;
  wire \burst_req_d[opt][beo][decouple_rw] ;
  wire clk;
  wire conf_decouple_we;
  wire \q_reg[0]_0 ;

  FDCE \q_reg[0] 
       (.C(clk),
        .CE(conf_decouple_we),
        .CLR(\q_reg[0]_0 ),
        .D(D),
        .Q(\burst_req_d[opt][beo][decouple_rw] ));
endmodule

(* ORIG_REF_NAME = "prim_subreg" *) 
module design_1_dma_core_wrap_v_1_0_prim_subreg__parameterized0_38
   (\q_reg[0]_0 ,
    conf_decouple_we,
    D,
    clk,
    \q_reg[0]_1 );
  output \q_reg[0]_0 ;
  input conf_decouple_we;
  input [0:0]D;
  input clk;
  input \q_reg[0]_1 ;

  wire [0:0]D;
  wire clk;
  wire conf_decouple_we;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;

  FDCE \q_reg[0] 
       (.C(clk),
        .CE(conf_decouple_we),
        .CLR(\q_reg[0]_1 ),
        .D(D),
        .Q(\q_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "rr_arb_tree" *) 
module design_1_dma_core_wrap_v_1_0_rr_arb_tree
   (axi_slv_req_b_ready_0,
    \status_cnt_q_reg[1] ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ,
    D,
    \status_cnt_q_reg[1]_0 ,
    axi_slv_req_b_ready_1,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 ,
    \FSM_sequential_w_state_q_reg[0] ,
    axi_slv_req_b_ready_2,
    axi_slv_req_b_ready_3,
    E,
    \mem_q_reg[1][0] ,
    b_state_q_reg,
    \axi_slv_req_aw_id[0] ,
    b_state_q_reg_0,
    b_state_q_reg_1,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q ,
    clk,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0 ,
    axi_slv_req_b_ready,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ,
    b_state_q_reg_2,
    \status_cnt_q_reg[1]_1 ,
    \status_cnt_q_reg[1]_2 ,
    \status_cnt_q_reg[1]_3 ,
    write_pointer_q0_0,
    Q,
    \status_cnt_q_reg[1]_4 ,
    \FSM_sequential_w_state_q_reg[2] ,
    \FSM_sequential_w_state_q_reg[0]_0 ,
    \FSM_sequential_w_state_q_reg[0]_1 ,
    \status_cnt_q_reg[1]_5 ,
    \filtered_req[b_ready] ,
    \status_cnt_q_reg[1]_6 ,
    p_0_in,
    \counter_q_reg[0] ,
    \counter_q_reg[0]_0 ,
    \counter_q_reg[0]_1 ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1 ,
    \splitted_resp[b_valid] );
  output axi_slv_req_b_ready_0;
  output [0:0]\status_cnt_q_reg[1] ;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ;
  output [0:0]D;
  output [0:0]\status_cnt_q_reg[1]_0 ;
  output axi_slv_req_b_ready_1;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 ;
  output \FSM_sequential_w_state_q_reg[0] ;
  output axi_slv_req_b_ready_2;
  output axi_slv_req_b_ready_3;
  output [0:0]E;
  output \mem_q_reg[1][0] ;
  output b_state_q_reg;
  output [0:0]\axi_slv_req_aw_id[0] ;
  output b_state_q_reg_0;
  output b_state_q_reg_1;
  input \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  input clk;
  input \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0 ;
  input axi_slv_req_b_ready;
  input \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ;
  input b_state_q_reg_2;
  input \status_cnt_q_reg[1]_1 ;
  input \status_cnt_q_reg[1]_2 ;
  input \status_cnt_q_reg[1]_3 ;
  input write_pointer_q0_0;
  input [1:0]Q;
  input [1:0]\status_cnt_q_reg[1]_4 ;
  input \FSM_sequential_w_state_q_reg[2] ;
  input [0:0]\FSM_sequential_w_state_q_reg[0]_0 ;
  input \FSM_sequential_w_state_q_reg[0]_1 ;
  input \status_cnt_q_reg[1]_5 ;
  input \filtered_req[b_ready] ;
  input \status_cnt_q_reg[1]_6 ;
  input [0:0]p_0_in;
  input \counter_q_reg[0] ;
  input \counter_q_reg[0]_0 ;
  input \counter_q_reg[0]_1 ;
  input [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1 ;
  input \splitted_resp[b_valid] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_w_state_q_reg[0] ;
  wire [0:0]\FSM_sequential_w_state_q_reg[0]_0 ;
  wire \FSM_sequential_w_state_q_reg[0]_1 ;
  wire \FSM_sequential_w_state_q_reg[2] ;
  wire [1:0]Q;
  wire [0:0]\axi_slv_req_aw_id[0] ;
  wire axi_slv_req_b_ready;
  wire axi_slv_req_b_ready_0;
  wire axi_slv_req_b_ready_1;
  wire axi_slv_req_b_ready_2;
  wire axi_slv_req_b_ready_3;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_5_n_0 ;
  wire \axi_slv_rsp_b_id[0]_INST_0_i_6_n_0 ;
  wire b_state_q_reg;
  wire b_state_q_reg_0;
  wire b_state_q_reg_1;
  wire b_state_q_reg_2;
  wire clk;
  wire \counter_q_reg[0] ;
  wire \counter_q_reg[0]_0 ;
  wire \counter_q_reg[0]_1 ;
  wire \filtered_req[b_ready] ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0 ;
  wire [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1_n_0 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2_n_0 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0 ;
  wire [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1 ;
  wire \gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg ;
  wire \mem_q_reg[1][0] ;
  wire [0:0]p_0_in;
  wire \splitted_resp[b_valid] ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire [0:0]\status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[1]_1 ;
  wire \status_cnt_q_reg[1]_2 ;
  wire \status_cnt_q_reg[1]_3 ;
  wire [1:0]\status_cnt_q_reg[1]_4 ;
  wire \status_cnt_q_reg[1]_5 ;
  wire \status_cnt_q_reg[1]_6 ;
  wire write_pointer_q0_0;

  LUT6 #(
    .INIT(64'hFFFF00F2FFFFFFFF)) 
    \FSM_sequential_w_state_q[0]_i_2 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I2(\axi_slv_rsp_b_id[0]_INST_0_i_5_n_0 ),
        .I3(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0 ),
        .I4(axi_slv_req_b_ready),
        .I5(\FSM_sequential_w_state_q_reg[2] ),
        .O(axi_slv_req_b_ready_2));
  LUT6 #(
    .INIT(64'hABABAAAAABABAABB)) 
    \FSM_sequential_w_state_q[1]_i_2 
       (.I0(axi_slv_req_b_ready),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0 ),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.req_q [0]),
        .I3(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I4(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0 ),
        .I5(b_state_q_reg_2),
        .O(axi_slv_req_b_ready_0));
  LUT6 #(
    .INIT(64'h888AFFFF888A0000)) 
    \FSM_sequential_w_state_q[2]_i_4 
       (.I0(axi_slv_req_b_ready),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0 ),
        .I2(\axi_slv_rsp_b_id[0]_INST_0_i_5_n_0 ),
        .I3(\FSM_sequential_w_state_q_reg[0]_1 ),
        .I4(\FSM_sequential_w_state_q_reg[0]_0 ),
        .I5(\FSM_sequential_w_state_q_reg[2] ),
        .O(axi_slv_req_b_ready_3));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000AA08)) 
    \FSM_sequential_w_state_q[2]_i_7 
       (.I0(\FSM_sequential_w_state_q_reg[2] ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 ),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_5_n_0 ),
        .I4(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0 ),
        .I5(axi_slv_req_b_ready),
        .O(axi_slv_req_b_ready_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFFAE)) 
    \FSM_sequential_w_state_q[2]_i_9 
       (.I0(\FSM_sequential_w_state_q_reg[0]_0 ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 ),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_5_n_0 ),
        .I4(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0 ),
        .I5(axi_slv_req_b_ready),
        .O(\FSM_sequential_w_state_q_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_1 
       (.I0(\counter_q_reg[0]_0 ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 ),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_5_n_0 ),
        .I4(\axi_slv_rsp_b_id[0]_INST_0_i_6_n_0 ),
        .I5(\counter_q_reg[0]_1 ),
        .O(\mem_q_reg[1][0] ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_3 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0 ),
        .I1(b_state_q_reg_2),
        .O(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_5 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0 ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q [0]),
        .O(\axi_slv_rsp_b_id[0]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hAAA800A8)) 
    \axi_slv_rsp_b_id[0]_INST_0_i_6 
       (.I0(\gen_arbiter.gen_int_rr.rr_q_reg ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1 [0]),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1 [1]),
        .I3(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0 ),
        .I4(\gen_arbiter.gen_int_rr.gen_lock.req_q [1]),
        .O(\axi_slv_rsp_b_id[0]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01CD01CD01CD)) 
    \axi_slv_rsp_b_resp[1]_INST_0_i_1 
       (.I0(b_state_q_reg_2),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0 ),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I3(\gen_arbiter.gen_int_rr.gen_lock.req_q [0]),
        .I4(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0 ),
        .I5(\gen_arbiter.gen_int_rr.rr_q_reg ),
        .O(b_state_q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h000001CD)) 
    axi_slv_rsp_b_valid_INST_0_i_1
       (.I0(b_state_q_reg_2),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0 ),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I3(\gen_arbiter.gen_int_rr.gen_lock.req_q [0]),
        .I4(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0 ),
        .O(b_state_q_reg));
  LUT6 #(
    .INIT(64'hFF44FF445F44FF44)) 
    b_state_q_i_1
       (.I0(\status_cnt_q_reg[1]_3 ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ),
        .I2(\splitted_resp[b_valid] ),
        .I3(b_state_q_reg_2),
        .I4(\filtered_req[b_ready] ),
        .I5(b_state_q_reg_0),
        .O(b_state_q_reg_1));
  LUT6 #(
    .INIT(64'hAAAAAA08AAAAAAAA)) 
    b_state_q_i_2
       (.I0(\status_cnt_q_reg[1]_5 ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 ),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_5_n_0 ),
        .I4(\axi_slv_rsp_b_id[0]_INST_0_i_6_n_0 ),
        .I5(\filtered_req[b_ready] ),
        .O(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \counter_q[1]_i_1 
       (.I0(p_0_in),
        .I1(\mem_q_reg[1][0] ),
        .I2(\filtered_req[b_ready] ),
        .I3(b_state_q_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \counter_q[1]_i_1__0 
       (.I0(\counter_q_reg[0] ),
        .I1(\mem_q_reg[1][0] ),
        .I2(\filtered_req[b_ready] ),
        .I3(b_state_q_reg),
        .O(\axi_slv_req_aw_id[0] ));
  FDCE \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0 ),
        .D(\gen_arbiter.gen_int_rr.gen_lock.lock_q ),
        .Q(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2_n_0 ),
        .O(\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h5053)) 
    \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q [0]),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0 ),
        .I3(b_state_q_reg_2),
        .O(\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hBBB8)) 
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q [1]),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0 ),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1 [1]),
        .I3(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_1 [0]),
        .O(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0 ));
  FDCE \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0 ),
        .D(\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1_n_0 ),
        .Q(\gen_arbiter.gen_int_rr.gen_lock.req_q [0]));
  FDCE \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0 ),
        .D(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0 ),
        .Q(\gen_arbiter.gen_int_rr.gen_lock.req_q [1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hF588)) 
    \gen_arbiter.gen_int_rr.rr_q[0]_i_1 
       (.I0(\filtered_req[b_ready] ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1_n_0 ),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_2_n_0 ),
        .I3(\gen_arbiter.gen_int_rr.rr_q_reg ),
        .O(\gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0 ));
  FDCE \gen_arbiter.gen_int_rr.rr_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0 ),
        .D(\gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0 ),
        .Q(\gen_arbiter.gen_int_rr.rr_q_reg ));
  LUT6 #(
    .INIT(64'h7777FFF788880008)) 
    \status_cnt_q[1]_i_1__4 
       (.I0(\status_cnt_q_reg[1]_1 ),
        .I1(\status_cnt_q_reg[1]_2 ),
        .I2(\status_cnt_q_reg[1]_3 ),
        .I3(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ),
        .I4(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ),
        .I5(write_pointer_q0_0),
        .O(\status_cnt_q_reg[1] ));
  LUT6 #(
    .INIT(64'h949494943C3C3C94)) 
    \status_cnt_q[1]_i_2__3 
       (.I0(\status_cnt_q_reg[1]_1 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\status_cnt_q_reg[1]_3 ),
        .I4(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ),
        .I5(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ),
        .O(D));
  LUT6 #(
    .INIT(64'h8686868666666686)) 
    \status_cnt_q[1]_i_2__4 
       (.I0(\status_cnt_q_reg[1]_4 [1]),
        .I1(\status_cnt_q_reg[1]_4 [0]),
        .I2(\status_cnt_q_reg[1]_2 ),
        .I3(\status_cnt_q_reg[1]_3 ),
        .I4(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ),
        .I5(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ),
        .O(\status_cnt_q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000000D0000)) 
    \status_cnt_q[1]_i_6 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_2 ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I2(\axi_slv_rsp_b_id[0]_INST_0_i_5_n_0 ),
        .I3(\axi_slv_rsp_b_id[0]_INST_0_i_6_n_0 ),
        .I4(\filtered_req[b_ready] ),
        .I5(\status_cnt_q_reg[1]_6 ),
        .O(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ));
endmodule

(* ORIG_REF_NAME = "rr_arb_tree" *) 
module design_1_dma_core_wrap_v_1_0_rr_arb_tree__parameterized0
   (\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ,
    \FSM_sequential_r_state_q_reg[1] ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ,
    \mem_q_reg[0][id][0] ,
    r_busy_q_reg,
    \gen_data_ffs[1].linked_data_q_reg[1][data][0] ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ,
    clk,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ,
    \status_cnt_q[1]_i_4__0 ,
    axi_slv_req_r_ready,
    \filtered_resp[r][id] ,
    \counter_q_reg[0] ,
    \counter_q_reg[0]_0 ,
    \filtered_req[r_ready] ,
    r_last_q,
    \counter_q[1]_i_3__0_0 ,
    \counter_q_reg[0]_1 ,
    \counter_q_reg[0]_2 ,
    \counter_q_reg[0]_3 ,
    \unsupported_resp[r_valid] ,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 );
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ;
  output \FSM_sequential_r_state_q_reg[1] ;
  output \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ;
  output \mem_q_reg[0][id][0] ;
  output r_busy_q_reg;
  output \gen_data_ffs[1].linked_data_q_reg[1][data][0] ;
  output [0:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ;
  input \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ;
  input clk;
  input \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ;
  input [0:0]\status_cnt_q[1]_i_4__0 ;
  input axi_slv_req_r_ready;
  input \filtered_resp[r][id] ;
  input \counter_q_reg[0] ;
  input \counter_q_reg[0]_0 ;
  input \filtered_req[r_ready] ;
  input r_last_q;
  input \counter_q[1]_i_3__0_0 ;
  input \counter_q_reg[0]_1 ;
  input \counter_q_reg[0]_2 ;
  input \counter_q_reg[0]_3 ;
  input \unsupported_resp[r_valid] ;
  input \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ;
  input [0:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 ;

  wire \FSM_sequential_r_state_q_reg[1] ;
  wire axi_slv_req_r_ready;
  wire \axi_slv_rsp_r_data[63]_INST_0_i_5_n_0 ;
  wire clk;
  wire \counter_q[1]_i_3__0_0 ;
  wire \counter_q[1]_i_4_n_0 ;
  wire \counter_q_reg[0] ;
  wire \counter_q_reg[0]_0 ;
  wire \counter_q_reg[0]_1 ;
  wire \counter_q_reg[0]_2 ;
  wire \counter_q_reg[0]_3 ;
  wire \filtered_req[r_ready] ;
  wire \filtered_resp[r][id] ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ;
  wire [1:1]\gen_arbiter.gen_int_rr.gen_lock.req_q ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0_n_0 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ;
  wire [0:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ;
  wire [0:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 ;
  wire \gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ;
  wire \gen_data_ffs[1].linked_data_q_reg[1][data][0] ;
  wire \mem_q_reg[0][id][0] ;
  wire r_busy_q_reg;
  wire r_last_q;
  wire [0:0]\status_cnt_q[1]_i_4__0 ;
  wire \unsupported_resp[r_valid] ;

  LUT6 #(
    .INIT(64'hFFFFFFFF47474447)) 
    \axi_slv_rsp_r_data[63]_INST_0_i_1 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ),
        .I2(\counter_q_reg[0]_1 ),
        .I3(\counter_q_reg[0]_2 ),
        .I4(\counter_q_reg[0]_3 ),
        .I5(\axi_slv_rsp_r_data[63]_INST_0_i_5_n_0 ),
        .O(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \axi_slv_rsp_r_data[63]_INST_0_i_5 
       (.I0(\gen_arbiter.gen_int_rr.rr_q_reg ),
        .I1(\unsupported_resp[r_valid] ),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ),
        .I3(\gen_arbiter.gen_int_rr.gen_lock.req_q ),
        .O(\axi_slv_rsp_r_data[63]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    axi_slv_rsp_r_valid_INST_0_i_1
       (.I0(\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .I1(\unsupported_resp[r_valid] ),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ),
        .I3(\gen_arbiter.gen_int_rr.gen_lock.req_q ),
        .O(r_busy_q_reg));
  LUT6 #(
    .INIT(64'h000000A800000000)) 
    \counter_q[1]_i_3__0 
       (.I0(\filtered_resp[r][id] ),
        .I1(\counter_q_reg[0] ),
        .I2(\counter_q[1]_i_4_n_0 ),
        .I3(\counter_q_reg[0]_0 ),
        .I4(r_busy_q_reg),
        .I5(\filtered_req[r_ready] ),
        .O(\mem_q_reg[0][id][0] ));
  LUT6 #(
    .INIT(64'h00000000000E0000)) 
    \counter_q[1]_i_3__1 
       (.I0(\counter_q_reg[0] ),
        .I1(\counter_q[1]_i_4_n_0 ),
        .I2(\counter_q_reg[0]_0 ),
        .I3(r_busy_q_reg),
        .I4(\filtered_req[r_ready] ),
        .I5(\filtered_resp[r][id] ),
        .O(\gen_data_ffs[1].linked_data_q_reg[1][data][0] ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \counter_q[1]_i_4 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I1(r_last_q),
        .I2(\counter_q[1]_i_3__0_0 ),
        .O(\counter_q[1]_i_4_n_0 ));
  FDCE \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ),
        .D(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_1 ),
        .Q(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ),
        .I2(\unsupported_resp[r_valid] ),
        .O(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0_n_0 ));
  FDCE \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ),
        .D(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 ),
        .Q(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ));
  FDCE \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ),
        .D(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__0_n_0 ),
        .Q(\gen_arbiter.gen_int_rr.gen_lock.req_q ));
  LUT6 #(
    .INIT(64'hFF00FFFFB8B80000)) 
    \gen_arbiter.gen_int_rr.rr_q[0]_i_1 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_0 ),
        .I2(\unsupported_resp[r_valid] ),
        .I3(\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .I4(\filtered_req[r_ready] ),
        .I5(\gen_arbiter.gen_int_rr.rr_q_reg ),
        .O(\gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0 ));
  FDCE \gen_arbiter.gen_int_rr.rr_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ),
        .D(\gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0 ),
        .Q(\gen_arbiter.gen_int_rr.rr_q_reg ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \status_cnt_q[1]_i_6__1 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I1(\status_cnt_q[1]_i_4__0 ),
        .I2(axi_slv_req_r_ready),
        .O(\FSM_sequential_r_state_q_reg[1] ));
endmodule

(* ORIG_REF_NAME = "rr_arb_tree" *) 
module design_1_dma_core_wrap_v_1_0_rr_arb_tree__parameterized1
   (\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ,
    \write_pointer_q_reg[0] ,
    \status_cnt_q_reg[0] ,
    \write_pointer_q_reg[0]_0 ,
    \dma_regs_rsp[error] ,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ,
    \write_pointer_q_reg[0]_1 ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    E,
    read_pointer_q0_0,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q ,
    clk,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_3 ,
    \mem_q_reg[0][error]__0 ,
    \mem_q_reg[0] ,
    \mem_q_reg[0]_0 ,
    \mem_q_reg[1] ,
    CO,
    \mem_q_reg[0][data][4] ,
    \mem_q_reg[0][data][4]_0 ,
    write_pointer_q,
    read_pointer_q0,
    full,
    Q,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ,
    \status_cnt_q_reg[1] ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0 ,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_4 );
  output \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ;
  output \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ;
  output \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ;
  output \write_pointer_q_reg[0] ;
  output \status_cnt_q_reg[0] ;
  output \write_pointer_q_reg[0]_0 ;
  output \dma_regs_rsp[error] ;
  output \gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ;
  output [0:0]\write_pointer_q_reg[0]_1 ;
  output \status_cnt_q_reg[0]_0 ;
  output [0:0]\status_cnt_q_reg[0]_1 ;
  output [0:0]E;
  output read_pointer_q0_0;
  input \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  input clk;
  input \gen_arbiter.gen_int_rr.rr_q_reg[0]_3 ;
  input \mem_q_reg[0][error]__0 ;
  input \mem_q_reg[0] ;
  input \mem_q_reg[0]_0 ;
  input \mem_q_reg[1] ;
  input [0:0]CO;
  input [0:0]\mem_q_reg[0][data][4] ;
  input \mem_q_reg[0][data][4]_0 ;
  input write_pointer_q;
  input read_pointer_q0;
  input full;
  input [1:0]Q;
  input [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ;
  input \status_cnt_q_reg[1] ;
  input [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 ;
  input [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0 ;
  input \gen_arbiter.gen_int_rr.rr_q_reg[0]_4 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire \dma_regs_rsp[error] ;
  wire full;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0 ;
  wire [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1_n_0 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1_n_0 ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ;
  wire [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ;
  wire [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 ;
  wire [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0 ;
  wire \gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_3 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_4 ;
  wire \mem_q_reg[0] ;
  wire [0:0]\mem_q_reg[0][data][4] ;
  wire \mem_q_reg[0][data][4]_0 ;
  wire \mem_q_reg[0][error]__0 ;
  wire \mem_q_reg[0]_0 ;
  wire \mem_q_reg[1] ;
  wire read_pointer_q0;
  wire read_pointer_q0_0;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[1] ;
  wire write_pointer_q;
  wire \write_pointer_q_reg[0] ;
  wire \write_pointer_q_reg[0]_0 ;
  wire [0:0]\write_pointer_q_reg[0]_1 ;

  FDCE \gen_arbiter.gen_int_rr.gen_lock.lock_q_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.rr_q_reg[0]_3 ),
        .D(\gen_arbiter.gen_int_rr.gen_lock.lock_q ),
        .Q(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFC00FCFC)) 
    \gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q [0]),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 [1]),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 [0]),
        .I3(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 [0]),
        .I4(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 [1]),
        .I5(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0 ),
        .O(\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFC00FCFC)) 
    \gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q [1]),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0 [1]),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0 [0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_n_0 ),
        .O(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1_n_0 ));
  FDCE \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.rr_q_reg[0]_3 ),
        .D(\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1_n_0 ),
        .Q(\gen_arbiter.gen_int_rr.gen_lock.req_q [0]));
  FDCE \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.rr_q_reg[0]_3 ),
        .D(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1_n_0 ),
        .Q(\gen_arbiter.gen_int_rr.gen_lock.req_q [1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h3FA0)) 
    \gen_arbiter.gen_int_rr.rr_q[0]_i_1 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1_n_0 ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1_n_0 ),
        .I2(\gen_arbiter.gen_int_rr.rr_q_reg[0]_4 ),
        .I3(\gen_arbiter.gen_int_rr.rr_q_reg ),
        .O(\gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0 ));
  FDCE \gen_arbiter.gen_int_rr.rr_q_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\gen_arbiter.gen_int_rr.rr_q_reg[0]_3 ),
        .D(\gen_arbiter.gen_int_rr.rr_q[0]_i_1_n_0 ),
        .Q(\gen_arbiter.gen_int_rr.rr_q_reg ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_q[0][data][63]_i_1 
       (.I0(\status_cnt_q_reg[0]_0 ),
        .I1(write_pointer_q),
        .O(E));
  LUT3 #(
    .INIT(8'h08)) 
    \mem_q[0][error]_i_1 
       (.I0(\mem_q_reg[0][error]__0 ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I2(\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .O(\dma_regs_rsp[error] ));
  LUT6 #(
    .INIT(64'hFFFF08FF00000800)) 
    \mem_q[0]_i_1 
       (.I0(\mem_q_reg[0][error]__0 ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I2(\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .I3(\status_cnt_q_reg[0] ),
        .I4(\mem_q_reg[0] ),
        .I5(\mem_q_reg[0]_0 ),
        .O(\write_pointer_q_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_q[1][data][63]_i_1 
       (.I0(\status_cnt_q_reg[0]_0 ),
        .I1(write_pointer_q),
        .O(\write_pointer_q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h08FFFFFF08000000)) 
    \mem_q[1]_i_1 
       (.I0(\mem_q_reg[0][error]__0 ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I2(\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .I3(\mem_q_reg[0] ),
        .I4(\status_cnt_q_reg[0] ),
        .I5(\mem_q_reg[1] ),
        .O(\write_pointer_q_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_q[1]_i_3 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1_n_0 ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1_n_0 ),
        .O(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \mem_q[1]_i_4 
       (.I0(\gen_arbiter.gen_int_rr.rr_q_reg ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q[1]_i_1__1_n_0 ),
        .I2(\gen_arbiter.gen_int_rr.gen_lock.req_q[0]_i_1__1_n_0 ),
        .O(\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \next_q[63]_i_3 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I1(\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .I2(CO),
        .I3(\mem_q_reg[0][data][4] ),
        .I4(\mem_q_reg[0][data][4]_0 ),
        .O(\gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \q[0]_i_12 
       (.I0(\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .I1(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .O(\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \status_cnt_q[1]_i_1__2 
       (.I0(\status_cnt_q_reg[0]_0 ),
        .I1(read_pointer_q0),
        .O(\status_cnt_q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hA200A2A200000000)) 
    \status_cnt_q[1]_i_3__1 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I1(full),
        .I2(\gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .O(\status_cnt_q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000A200A2A2)) 
    \status_cnt_q[1]_i_3__2 
       (.I0(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .I1(full),
        .I2(\gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ),
        .I3(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 [0]),
        .I4(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 [1]),
        .I5(\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .O(\status_cnt_q_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000A200A2A2)) 
    \status_cnt_q[1]_i_4 
       (.I0(\status_cnt_q_reg[1] ),
        .I1(full),
        .I2(\gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ),
        .I3(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 [0]),
        .I4(\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 [1]),
        .I5(\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .O(read_pointer_q0_0));
endmodule

(* ORIG_REF_NAME = "stream_arbiter" *) 
module design_1_dma_core_wrap_v_1_0_stream_arbiter
   (\gen_arbiter.gen_int_rr.rr_q_reg[0] ,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ,
    \write_pointer_q_reg[0] ,
    \status_cnt_q_reg[0] ,
    \write_pointer_q_reg[0]_0 ,
    \dma_regs_rsp[error] ,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ,
    \write_pointer_q_reg[0]_1 ,
    write_pointer_q0,
    \status_cnt_q_reg[0]_0 ,
    E,
    read_pointer_q0_0,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q ,
    clk,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ,
    \mem_q_reg[0][error]__0 ,
    \mem_q_reg[0] ,
    \mem_q_reg[0]_0 ,
    \mem_q_reg[1] ,
    CO,
    \mem_q_reg[0][data][4] ,
    \mem_q_reg[0][data][4]_0 ,
    write_pointer_q,
    read_pointer_q0,
    full,
    Q,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ,
    \status_cnt_q_reg[1] ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] ,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_3 );
  output \gen_arbiter.gen_int_rr.rr_q_reg[0] ;
  output \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ;
  output \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  output \write_pointer_q_reg[0] ;
  output \status_cnt_q_reg[0] ;
  output \write_pointer_q_reg[0]_0 ;
  output \dma_regs_rsp[error] ;
  output \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ;
  output [0:0]\write_pointer_q_reg[0]_1 ;
  output write_pointer_q0;
  output [0:0]\status_cnt_q_reg[0]_0 ;
  output [0:0]E;
  output read_pointer_q0_0;
  input \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  input clk;
  input \gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ;
  input \mem_q_reg[0][error]__0 ;
  input \mem_q_reg[0] ;
  input \mem_q_reg[0]_0 ;
  input \mem_q_reg[1] ;
  input [0:0]CO;
  input [0:0]\mem_q_reg[0][data][4] ;
  input \mem_q_reg[0][data][4]_0 ;
  input write_pointer_q;
  input read_pointer_q0;
  input full;
  input [1:0]Q;
  input [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ;
  input \status_cnt_q_reg[1] ;
  input [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ;
  input [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] ;
  input \gen_arbiter.gen_int_rr.rr_q_reg[0]_3 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire \dma_regs_rsp[error] ;
  wire full;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  wire [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ;
  wire [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ;
  wire [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0] ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_3 ;
  wire \mem_q_reg[0] ;
  wire [0:0]\mem_q_reg[0][data][4] ;
  wire \mem_q_reg[0][data][4]_0 ;
  wire \mem_q_reg[0][error]__0 ;
  wire \mem_q_reg[0]_0 ;
  wire \mem_q_reg[1] ;
  wire read_pointer_q0;
  wire read_pointer_q0_0;
  wire \status_cnt_q_reg[0] ;
  wire [0:0]\status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[1] ;
  wire write_pointer_q;
  wire write_pointer_q0;
  wire \write_pointer_q_reg[0] ;
  wire \write_pointer_q_reg[0]_0 ;
  wire [0:0]\write_pointer_q_reg[0]_1 ;

  design_1_dma_core_wrap_v_1_0_stream_arbiter_flushable i_arb
       (.CO(CO),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\dma_regs_rsp[error] (\dma_regs_rsp[error] ),
        .full(full),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q (\gen_arbiter.gen_int_rr.gen_lock.lock_q ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0] (\gen_arbiter.gen_int_rr.rr_q_reg[0] ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_2 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_3 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_3 ),
        .\mem_q_reg[0] (\mem_q_reg[0] ),
        .\mem_q_reg[0][data][4] (\mem_q_reg[0][data][4] ),
        .\mem_q_reg[0][data][4]_0 (\mem_q_reg[0][data][4]_0 ),
        .\mem_q_reg[0][error]__0 (\mem_q_reg[0][error]__0 ),
        .\mem_q_reg[0]_0 (\mem_q_reg[0]_0 ),
        .\mem_q_reg[1] (\mem_q_reg[1] ),
        .read_pointer_q0(read_pointer_q0),
        .read_pointer_q0_0(read_pointer_q0_0),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (write_pointer_q0),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .write_pointer_q(write_pointer_q),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ),
        .\write_pointer_q_reg[0]_0 (\write_pointer_q_reg[0]_0 ),
        .\write_pointer_q_reg[0]_1 (\write_pointer_q_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "stream_arbiter_flushable" *) 
module design_1_dma_core_wrap_v_1_0_stream_arbiter_flushable
   (\gen_arbiter.gen_int_rr.rr_q_reg[0] ,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ,
    \write_pointer_q_reg[0] ,
    \status_cnt_q_reg[0] ,
    \write_pointer_q_reg[0]_0 ,
    \dma_regs_rsp[error] ,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ,
    \write_pointer_q_reg[0]_1 ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    E,
    read_pointer_q0_0,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q ,
    clk,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ,
    \mem_q_reg[0][error]__0 ,
    \mem_q_reg[0] ,
    \mem_q_reg[0]_0 ,
    \mem_q_reg[1] ,
    CO,
    \mem_q_reg[0][data][4] ,
    \mem_q_reg[0][data][4]_0 ,
    write_pointer_q,
    read_pointer_q0,
    full,
    Q,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ,
    \status_cnt_q_reg[1] ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ,
    \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] ,
    \gen_arbiter.gen_int_rr.rr_q_reg[0]_3 );
  output \gen_arbiter.gen_int_rr.rr_q_reg[0] ;
  output \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ;
  output \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  output \write_pointer_q_reg[0] ;
  output \status_cnt_q_reg[0] ;
  output \write_pointer_q_reg[0]_0 ;
  output \dma_regs_rsp[error] ;
  output \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ;
  output [0:0]\write_pointer_q_reg[0]_1 ;
  output \status_cnt_q_reg[0]_0 ;
  output [0:0]\status_cnt_q_reg[0]_1 ;
  output [0:0]E;
  output read_pointer_q0_0;
  input \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  input clk;
  input \gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ;
  input \mem_q_reg[0][error]__0 ;
  input \mem_q_reg[0] ;
  input \mem_q_reg[0]_0 ;
  input \mem_q_reg[1] ;
  input [0:0]CO;
  input [0:0]\mem_q_reg[0][data][4] ;
  input \mem_q_reg[0][data][4]_0 ;
  input write_pointer_q;
  input read_pointer_q0;
  input full;
  input [1:0]Q;
  input [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ;
  input \status_cnt_q_reg[1] ;
  input [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ;
  input [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] ;
  input \gen_arbiter.gen_int_rr.rr_q_reg[0]_3 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire \dma_regs_rsp[error] ;
  wire full;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  wire \gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ;
  wire [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ;
  wire [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ;
  wire [1:0]\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0] ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ;
  wire \gen_arbiter.gen_int_rr.rr_q_reg[0]_3 ;
  wire \mem_q_reg[0] ;
  wire [0:0]\mem_q_reg[0][data][4] ;
  wire \mem_q_reg[0][data][4]_0 ;
  wire \mem_q_reg[0][error]__0 ;
  wire \mem_q_reg[0]_0 ;
  wire \mem_q_reg[1] ;
  wire read_pointer_q0;
  wire read_pointer_q0_0;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[1] ;
  wire write_pointer_q;
  wire \write_pointer_q_reg[0] ;
  wire \write_pointer_q_reg[0]_0 ;
  wire [0:0]\write_pointer_q_reg[0]_1 ;

  design_1_dma_core_wrap_v_1_0_rr_arb_tree__parameterized1 \gen_rr_arb.i_arbiter 
       (.CO(CO),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\dma_regs_rsp[error] (\dma_regs_rsp[error] ),
        .full(full),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q (\gen_arbiter.gen_int_rr.gen_lock.lock_q ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0] ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_0 ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_2 (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[0]_1 ),
        .\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]_0 (\gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1] ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 (\gen_arbiter.gen_int_rr.rr_q_reg[0] ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_0 ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_2 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_1 ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_3 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_2 ),
        .\gen_arbiter.gen_int_rr.rr_q_reg[0]_4 (\gen_arbiter.gen_int_rr.rr_q_reg[0]_3 ),
        .\mem_q_reg[0] (\mem_q_reg[0] ),
        .\mem_q_reg[0][data][4] (\mem_q_reg[0][data][4] ),
        .\mem_q_reg[0][data][4]_0 (\mem_q_reg[0][data][4]_0 ),
        .\mem_q_reg[0][error]__0 (\mem_q_reg[0][error]__0 ),
        .\mem_q_reg[0]_0 (\mem_q_reg[0]_0 ),
        .\mem_q_reg[1] (\mem_q_reg[1] ),
        .read_pointer_q0(read_pointer_q0),
        .read_pointer_q0_0(read_pointer_q0_0),
        .\status_cnt_q_reg[0] (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[1] (\status_cnt_q_reg[1] ),
        .write_pointer_q(write_pointer_q),
        .\write_pointer_q_reg[0] (\write_pointer_q_reg[0] ),
        .\write_pointer_q_reg[0]_0 (\write_pointer_q_reg[0]_0 ),
        .\write_pointer_q_reg[0]_1 (\write_pointer_q_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_stream_fifo
   (\status_cnt_q_reg[0] ,
    D,
    CO,
    \read_pointer_q_reg[2] ,
    \read_pointer_q_reg[2]_0 ,
    \read_pointer_q_reg[2]_rep ,
    \read_pointer_q_reg[2]_rep_0 ,
    \status_cnt_q_reg[2] ,
    rst_n_0,
    \gen_arbiter.gen_int_rr.gen_lock.lock_q ,
    E,
    axi_mst_req_b_ready,
    axi_mst_req_b_ready_INST_0_i_3,
    empty,
    full,
    \burst_req[opt][beo][src_reduce_len] ,
    \burst_req[opt][src][burst] ,
    \burst_req[opt][beo][decouple_rw] ,
    \status_cnt_q_reg[0]_0 ,
    \w_tf_q_reg[length][63] ,
    O,
    \r_tf_q_reg[length][15] ,
    \r_tf_q_reg[length][23] ,
    \r_tf_q_reg[length][31] ,
    \r_tf_q_reg[length][39] ,
    \r_tf_q_reg[length][47] ,
    \r_tf_q_reg[length][55] ,
    \r_tf_q_reg[length][63] ,
    \r_tf_q_reg[addr][7] ,
    \r_tf_q_reg[addr][15] ,
    \r_tf_q_reg[addr][23] ,
    \r_tf_q_reg[addr][31] ,
    \r_tf_q_reg[addr][39] ,
    \r_tf_q_reg[addr][47] ,
    \r_tf_q_reg[addr][55] ,
    \r_tf_q_reg[addr][63] ,
    \w_tf_q_reg[addr][7] ,
    \w_tf_q_reg[addr][15] ,
    \w_tf_q_reg[addr][23] ,
    \w_tf_q_reg[addr][31] ,
    \w_tf_q_reg[addr][39] ,
    \w_tf_q_reg[addr][47] ,
    \w_tf_q_reg[addr][55] ,
    \w_tf_q_reg[addr][63] ,
    p_0_in,
    \next_q_reg[0] ,
    rst_n,
    \dma_regs_req[valid] ,
    clk,
    \mem_q_reg[0][length][63] ,
    \mem_q_reg[0][src_addr][63] ,
    \mem_q_reg[0][dst_addr][63] ,
    \burst_req_d[opt][beo][decouple_rw] ,
    \burst_req_d[opt][beo][src_reduce_len] );
  output \status_cnt_q_reg[0] ;
  output [63:0]D;
  output [0:0]CO;
  output [63:0]\read_pointer_q_reg[2] ;
  output [63:0]\read_pointer_q_reg[2]_0 ;
  output [63:0]\read_pointer_q_reg[2]_rep ;
  output [2:0]\read_pointer_q_reg[2]_rep_0 ;
  output [0:0]\status_cnt_q_reg[2] ;
  output rst_n_0;
  output \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  output [0:0]E;
  output axi_mst_req_b_ready;
  output axi_mst_req_b_ready_INST_0_i_3;
  output empty;
  output full;
  output \burst_req[opt][beo][src_reduce_len] ;
  output [0:0]\burst_req[opt][src][burst] ;
  output \burst_req[opt][beo][decouple_rw] ;
  input \status_cnt_q_reg[0]_0 ;
  input \w_tf_q_reg[length][63] ;
  input [7:0]O;
  input [7:0]\r_tf_q_reg[length][15] ;
  input [7:0]\r_tf_q_reg[length][23] ;
  input [7:0]\r_tf_q_reg[length][31] ;
  input [7:0]\r_tf_q_reg[length][39] ;
  input [7:0]\r_tf_q_reg[length][47] ;
  input [7:0]\r_tf_q_reg[length][55] ;
  input [7:0]\r_tf_q_reg[length][63] ;
  input [7:0]\r_tf_q_reg[addr][7] ;
  input [7:0]\r_tf_q_reg[addr][15] ;
  input [7:0]\r_tf_q_reg[addr][23] ;
  input [7:0]\r_tf_q_reg[addr][31] ;
  input [7:0]\r_tf_q_reg[addr][39] ;
  input [7:0]\r_tf_q_reg[addr][47] ;
  input [7:0]\r_tf_q_reg[addr][55] ;
  input [7:0]\r_tf_q_reg[addr][63] ;
  input [7:0]\w_tf_q_reg[addr][7] ;
  input [7:0]\w_tf_q_reg[addr][15] ;
  input [7:0]\w_tf_q_reg[addr][23] ;
  input [7:0]\w_tf_q_reg[addr][31] ;
  input [7:0]\w_tf_q_reg[addr][39] ;
  input [7:0]\w_tf_q_reg[addr][47] ;
  input [7:0]\w_tf_q_reg[addr][55] ;
  input [7:0]\w_tf_q_reg[addr][63] ;
  input [63:0]p_0_in;
  input \next_q_reg[0] ;
  input rst_n;
  input \dma_regs_req[valid] ;
  input clk;
  input [63:0]\mem_q_reg[0][length][63] ;
  input [63:0]\mem_q_reg[0][src_addr][63] ;
  input [63:0]\mem_q_reg[0][dst_addr][63] ;
  input \burst_req_d[opt][beo][decouple_rw] ;
  input \burst_req_d[opt][beo][src_reduce_len] ;

  wire [0:0]CO;
  wire [63:0]D;
  wire [0:0]E;
  wire [7:0]O;
  wire axi_mst_req_b_ready;
  wire axi_mst_req_b_ready_INST_0_i_3;
  wire \burst_req[opt][beo][decouple_rw] ;
  wire \burst_req[opt][beo][src_reduce_len] ;
  wire [0:0]\burst_req[opt][src][burst] ;
  wire \burst_req_d[opt][beo][decouple_rw] ;
  wire \burst_req_d[opt][beo][src_reduce_len] ;
  wire clk;
  wire \dma_regs_req[valid] ;
  wire empty;
  wire full;
  wire \gen_arbiter.gen_int_rr.gen_lock.lock_q ;
  wire [63:0]\mem_q_reg[0][dst_addr][63] ;
  wire [63:0]\mem_q_reg[0][length][63] ;
  wire [63:0]\mem_q_reg[0][src_addr][63] ;
  wire \next_q_reg[0] ;
  wire [63:0]p_0_in;
  wire [7:0]\r_tf_q_reg[addr][15] ;
  wire [7:0]\r_tf_q_reg[addr][23] ;
  wire [7:0]\r_tf_q_reg[addr][31] ;
  wire [7:0]\r_tf_q_reg[addr][39] ;
  wire [7:0]\r_tf_q_reg[addr][47] ;
  wire [7:0]\r_tf_q_reg[addr][55] ;
  wire [7:0]\r_tf_q_reg[addr][63] ;
  wire [7:0]\r_tf_q_reg[addr][7] ;
  wire [7:0]\r_tf_q_reg[length][15] ;
  wire [7:0]\r_tf_q_reg[length][23] ;
  wire [7:0]\r_tf_q_reg[length][31] ;
  wire [7:0]\r_tf_q_reg[length][39] ;
  wire [7:0]\r_tf_q_reg[length][47] ;
  wire [7:0]\r_tf_q_reg[length][55] ;
  wire [7:0]\r_tf_q_reg[length][63] ;
  wire [63:0]\read_pointer_q_reg[2] ;
  wire [63:0]\read_pointer_q_reg[2]_0 ;
  wire [63:0]\read_pointer_q_reg[2]_rep ;
  wire [2:0]\read_pointer_q_reg[2]_rep_0 ;
  wire rst_n;
  wire rst_n_0;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[2] ;
  wire [7:0]\w_tf_q_reg[addr][15] ;
  wire [7:0]\w_tf_q_reg[addr][23] ;
  wire [7:0]\w_tf_q_reg[addr][31] ;
  wire [7:0]\w_tf_q_reg[addr][39] ;
  wire [7:0]\w_tf_q_reg[addr][47] ;
  wire [7:0]\w_tf_q_reg[addr][55] ;
  wire [7:0]\w_tf_q_reg[addr][63] ;
  wire [7:0]\w_tf_q_reg[addr][7] ;
  wire \w_tf_q_reg[length][63] ;

  design_1_dma_core_wrap_v_1_0_fifo_v3 fifo_i
       (.CO(CO),
        .D(D),
        .E(E),
        .O(O),
        .axi_mst_req_b_ready(axi_mst_req_b_ready),
        .axi_mst_req_b_ready_INST_0_i_3(axi_mst_req_b_ready_INST_0_i_3),
        .\burst_req[opt][beo][decouple_rw] (\burst_req[opt][beo][decouple_rw] ),
        .\burst_req[opt][beo][src_reduce_len] (\burst_req[opt][beo][src_reduce_len] ),
        .\burst_req[opt][src][burst] (\burst_req[opt][src][burst] ),
        .\burst_req_d[opt][beo][decouple_rw] (\burst_req_d[opt][beo][decouple_rw] ),
        .\burst_req_d[opt][beo][src_reduce_len] (\burst_req_d[opt][beo][src_reduce_len] ),
        .clk(clk),
        .\dma_regs_req[valid] (\dma_regs_req[valid] ),
        .empty(empty),
        .full(full),
        .\gen_arbiter.gen_int_rr.gen_lock.lock_q (\gen_arbiter.gen_int_rr.gen_lock.lock_q ),
        .\mem_q_reg[0][dst_addr][63]_0 (\mem_q_reg[0][dst_addr][63] ),
        .\mem_q_reg[0][length][63]_0 (\mem_q_reg[0][length][63] ),
        .\mem_q_reg[0][src_addr][63]_0 (\mem_q_reg[0][src_addr][63] ),
        .\next_q_reg[0] (\next_q_reg[0] ),
        .p_0_in(p_0_in),
        .\r_tf_q_reg[addr][15] (\r_tf_q_reg[addr][15] ),
        .\r_tf_q_reg[addr][23] (\r_tf_q_reg[addr][23] ),
        .\r_tf_q_reg[addr][31] (\r_tf_q_reg[addr][31] ),
        .\r_tf_q_reg[addr][39] (\r_tf_q_reg[addr][39] ),
        .\r_tf_q_reg[addr][47] (\r_tf_q_reg[addr][47] ),
        .\r_tf_q_reg[addr][55] (\r_tf_q_reg[addr][55] ),
        .\r_tf_q_reg[addr][63] (\r_tf_q_reg[addr][63] ),
        .\r_tf_q_reg[addr][7] (\r_tf_q_reg[addr][7] ),
        .\r_tf_q_reg[length][15] (\r_tf_q_reg[length][15] ),
        .\r_tf_q_reg[length][23] (\r_tf_q_reg[length][23] ),
        .\r_tf_q_reg[length][31] (\r_tf_q_reg[length][31] ),
        .\r_tf_q_reg[length][39] (\r_tf_q_reg[length][39] ),
        .\r_tf_q_reg[length][47] (\r_tf_q_reg[length][47] ),
        .\r_tf_q_reg[length][55] (\r_tf_q_reg[length][55] ),
        .\r_tf_q_reg[length][63] (\r_tf_q_reg[length][63] ),
        .\read_pointer_q_reg[2]_0 (\read_pointer_q_reg[2] ),
        .\read_pointer_q_reg[2]_1 (\read_pointer_q_reg[2]_0 ),
        .\read_pointer_q_reg[2]_rep_0 (\read_pointer_q_reg[2]_rep ),
        .\read_pointer_q_reg[2]_rep_1 (\read_pointer_q_reg[2]_rep_0 ),
        .rst_n(rst_n),
        .rst_n_0(rst_n_0),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2] ),
        .\w_tf_q_reg[addr][15] (\w_tf_q_reg[addr][15] ),
        .\w_tf_q_reg[addr][23] (\w_tf_q_reg[addr][23] ),
        .\w_tf_q_reg[addr][31] (\w_tf_q_reg[addr][31] ),
        .\w_tf_q_reg[addr][39] (\w_tf_q_reg[addr][39] ),
        .\w_tf_q_reg[addr][47] (\w_tf_q_reg[addr][47] ),
        .\w_tf_q_reg[addr][55] (\w_tf_q_reg[addr][55] ),
        .\w_tf_q_reg[addr][63] (\w_tf_q_reg[addr][63] ),
        .\w_tf_q_reg[addr][7] (\w_tf_q_reg[addr][7] ),
        .\w_tf_q_reg[length][63] (\w_tf_q_reg[length][63] ));
endmodule

(* ORIG_REF_NAME = "stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized0
   (axi_mst_req_w_last,
    axi_mst_rsp_w_ready_0,
    \mem_q_reg[1][is_single] ,
    axi_mst_rsp_w_ready_1,
    axi_mst_rsp_w_ready_2,
    \mem_q_reg[1][is_single]_0 ,
    axi_mst_rsp_w_ready_3,
    \mem_q_reg[1][is_single]_1 ,
    axi_mst_rsp_w_ready_4,
    \mem_q_reg[1][is_single]_2 ,
    axi_mst_rsp_w_ready_5,
    \mem_q_reg[1][is_single]_3 ,
    axi_mst_rsp_w_ready_6,
    \mem_q_reg[1][is_single]_4 ,
    axi_mst_rsp_w_ready_7,
    \mem_q_reg[1][offset][1] ,
    Q,
    \status_cnt_q_reg[0] ,
    \mem_q_reg[1][is_single]_5 ,
    axi_mst_rsp_w_ready_8,
    \status_cnt_q_reg[0]_0 ,
    axi_mst_rsp_w_ready_9,
    \status_cnt_q_reg[0]_1 ,
    axi_mst_rsp_w_ready_10,
    \status_cnt_q_reg[0]_2 ,
    axi_mst_rsp_w_ready_11,
    \status_cnt_q_reg[0]_3 ,
    axi_mst_rsp_w_ready_12,
    \status_cnt_q_reg[0]_4 ,
    axi_mst_rsp_w_ready_13,
    \status_cnt_q_reg[0]_5 ,
    axi_mst_rsp_w_ready_14,
    D,
    E,
    \r_tf_q_reg[valid] ,
    \status_cnt_q_reg[0]_6 ,
    axi_mst_req_w_strb,
    axi_mst_req_w_valid,
    \mem_q_reg[1][is_single]_6 ,
    axi_mst_rsp_w_ready_15,
    \mem_q_reg[1][offset][1]_0 ,
    \mem_q_reg[1][offset][1]_1 ,
    \mem_q_reg[0][offset][2] ,
    \mem_q_reg[0][num_beats][0] ,
    \mem_q_reg[0][num_beats][1] ,
    \mem_q_reg[1][num_beats][2] ,
    \mem_q_reg[1][num_beats][3] ,
    \mem_q_reg[2][num_beats][4] ,
    \mem_q_reg[1][num_beats][5] ,
    \mem_q_reg[1][num_beats][6] ,
    \mem_q_reg[2][num_beats][7] ,
    \status_cnt_q_reg[0]_7 ,
    \w_req[w_dp_req][is_single] ,
    clk,
    \mem_q_reg[1][num_beats][0] ,
    axi_mst_rsp_w_ready,
    write_pointer_q0,
    \status_cnt_q_reg[1] ,
    \status_cnt_q_reg[0]_8 ,
    \status_cnt_q_reg[0]_9 ,
    \status_cnt_q_reg[1]_0 ,
    \status_cnt_q_reg[0]_10 ,
    \status_cnt_q_reg[1]_1 ,
    \status_cnt_q_reg[0]_11 ,
    \status_cnt_q_reg[1]_2 ,
    \status_cnt_q_reg[0]_12 ,
    \status_cnt_q_reg[1]_3 ,
    \status_cnt_q_reg[0]_13 ,
    \status_cnt_q_reg[1]_4 ,
    \status_cnt_q_reg[0]_14 ,
    \status_cnt_q_reg[1]_5 ,
    \status_cnt_q_reg[0]_15 ,
    \status_cnt_q_reg[1]_6 ,
    \status_cnt_q_reg[0]_16 ,
    p_0_in__0,
    \mem_q_reg[0][data][0] ,
    \mem_q_reg[0][data][0]_0 ,
    \mem_q_reg[0][data][0]_1 ,
    axi_mst_req_w_valid_0,
    axi_mst_req_w_valid_1,
    axi_mst_req_w_valid_2,
    w_cnt_valid_q_i_4,
    axi_mst_req_w_last_INST_0_i_1,
    w_cnt_valid_q_i_4_0,
    \status_cnt_q_reg[0]_17 ,
    \axi_mst_req_w_strb[5]_INST_0_i_1 ,
    w_cnt_valid_q_i_2,
    \mem_q_reg[0][offset][2]_0 ,
    \mem_q_reg[0][tailer][2] ,
    \mem_q_reg[0][num_beats][7] );
  output axi_mst_req_w_last;
  output [0:0]axi_mst_rsp_w_ready_0;
  output \mem_q_reg[1][is_single] ;
  output axi_mst_rsp_w_ready_1;
  output [0:0]axi_mst_rsp_w_ready_2;
  output \mem_q_reg[1][is_single]_0 ;
  output [0:0]axi_mst_rsp_w_ready_3;
  output \mem_q_reg[1][is_single]_1 ;
  output [0:0]axi_mst_rsp_w_ready_4;
  output \mem_q_reg[1][is_single]_2 ;
  output [0:0]axi_mst_rsp_w_ready_5;
  output \mem_q_reg[1][is_single]_3 ;
  output [0:0]axi_mst_rsp_w_ready_6;
  output \mem_q_reg[1][is_single]_4 ;
  output [0:0]axi_mst_rsp_w_ready_7;
  output \mem_q_reg[1][offset][1] ;
  output [0:0]Q;
  output [0:0]\status_cnt_q_reg[0] ;
  output \mem_q_reg[1][is_single]_5 ;
  output [0:0]axi_mst_rsp_w_ready_8;
  output [0:0]\status_cnt_q_reg[0]_0 ;
  output [0:0]axi_mst_rsp_w_ready_9;
  output [0:0]\status_cnt_q_reg[0]_1 ;
  output [0:0]axi_mst_rsp_w_ready_10;
  output [0:0]\status_cnt_q_reg[0]_2 ;
  output [0:0]axi_mst_rsp_w_ready_11;
  output [0:0]\status_cnt_q_reg[0]_3 ;
  output [0:0]axi_mst_rsp_w_ready_12;
  output [0:0]\status_cnt_q_reg[0]_4 ;
  output [0:0]axi_mst_rsp_w_ready_13;
  output [0:0]\status_cnt_q_reg[0]_5 ;
  output [0:0]axi_mst_rsp_w_ready_14;
  output [0:0]D;
  output [0:0]E;
  output \r_tf_q_reg[valid] ;
  output \status_cnt_q_reg[0]_6 ;
  output [6:0]axi_mst_req_w_strb;
  output axi_mst_req_w_valid;
  output [0:0]\mem_q_reg[1][is_single]_6 ;
  output [0:0]axi_mst_rsp_w_ready_15;
  output \mem_q_reg[1][offset][1]_0 ;
  output \mem_q_reg[1][offset][1]_1 ;
  output \mem_q_reg[0][offset][2] ;
  output \mem_q_reg[0][num_beats][0] ;
  output \mem_q_reg[0][num_beats][1] ;
  output \mem_q_reg[1][num_beats][2] ;
  output \mem_q_reg[1][num_beats][3] ;
  output \mem_q_reg[2][num_beats][4] ;
  output \mem_q_reg[1][num_beats][5] ;
  output \mem_q_reg[1][num_beats][6] ;
  output \mem_q_reg[2][num_beats][7] ;
  output \status_cnt_q_reg[0]_7 ;
  input \w_req[w_dp_req][is_single] ;
  input clk;
  input \mem_q_reg[1][num_beats][0] ;
  input axi_mst_rsp_w_ready;
  input write_pointer_q0;
  input [1:0]\status_cnt_q_reg[1] ;
  input \status_cnt_q_reg[0]_8 ;
  input \status_cnt_q_reg[0]_9 ;
  input [1:0]\status_cnt_q_reg[1]_0 ;
  input \status_cnt_q_reg[0]_10 ;
  input [1:0]\status_cnt_q_reg[1]_1 ;
  input \status_cnt_q_reg[0]_11 ;
  input [1:0]\status_cnt_q_reg[1]_2 ;
  input \status_cnt_q_reg[0]_12 ;
  input [1:0]\status_cnt_q_reg[1]_3 ;
  input \status_cnt_q_reg[0]_13 ;
  input [1:0]\status_cnt_q_reg[1]_4 ;
  input \status_cnt_q_reg[0]_14 ;
  input [1:0]\status_cnt_q_reg[1]_5 ;
  input \status_cnt_q_reg[0]_15 ;
  input [1:0]\status_cnt_q_reg[1]_6 ;
  input \status_cnt_q_reg[0]_16 ;
  input [0:0]p_0_in__0;
  input \mem_q_reg[0][data][0] ;
  input \mem_q_reg[0][data][0]_0 ;
  input \mem_q_reg[0][data][0]_1 ;
  input axi_mst_req_w_valid_0;
  input axi_mst_req_w_valid_1;
  input axi_mst_req_w_valid_2;
  input w_cnt_valid_q_i_4;
  input axi_mst_req_w_last_INST_0_i_1;
  input w_cnt_valid_q_i_4_0;
  input \status_cnt_q_reg[0]_17 ;
  input \axi_mst_req_w_strb[5]_INST_0_i_1 ;
  input w_cnt_valid_q_i_2;
  input [2:0]\mem_q_reg[0][offset][2]_0 ;
  input [2:0]\mem_q_reg[0][tailer][2] ;
  input [7:0]\mem_q_reg[0][num_beats][7] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire axi_mst_req_w_last;
  wire axi_mst_req_w_last_INST_0_i_1;
  wire [6:0]axi_mst_req_w_strb;
  wire \axi_mst_req_w_strb[5]_INST_0_i_1 ;
  wire axi_mst_req_w_valid;
  wire axi_mst_req_w_valid_0;
  wire axi_mst_req_w_valid_1;
  wire axi_mst_req_w_valid_2;
  wire axi_mst_rsp_w_ready;
  wire [0:0]axi_mst_rsp_w_ready_0;
  wire axi_mst_rsp_w_ready_1;
  wire [0:0]axi_mst_rsp_w_ready_10;
  wire [0:0]axi_mst_rsp_w_ready_11;
  wire [0:0]axi_mst_rsp_w_ready_12;
  wire [0:0]axi_mst_rsp_w_ready_13;
  wire [0:0]axi_mst_rsp_w_ready_14;
  wire [0:0]axi_mst_rsp_w_ready_15;
  wire [0:0]axi_mst_rsp_w_ready_2;
  wire [0:0]axi_mst_rsp_w_ready_3;
  wire [0:0]axi_mst_rsp_w_ready_4;
  wire [0:0]axi_mst_rsp_w_ready_5;
  wire [0:0]axi_mst_rsp_w_ready_6;
  wire [0:0]axi_mst_rsp_w_ready_7;
  wire [0:0]axi_mst_rsp_w_ready_8;
  wire [0:0]axi_mst_rsp_w_ready_9;
  wire clk;
  wire \mem_q_reg[0][data][0] ;
  wire \mem_q_reg[0][data][0]_0 ;
  wire \mem_q_reg[0][data][0]_1 ;
  wire \mem_q_reg[0][num_beats][0] ;
  wire \mem_q_reg[0][num_beats][1] ;
  wire [7:0]\mem_q_reg[0][num_beats][7] ;
  wire \mem_q_reg[0][offset][2] ;
  wire [2:0]\mem_q_reg[0][offset][2]_0 ;
  wire [2:0]\mem_q_reg[0][tailer][2] ;
  wire \mem_q_reg[1][is_single] ;
  wire \mem_q_reg[1][is_single]_0 ;
  wire \mem_q_reg[1][is_single]_1 ;
  wire \mem_q_reg[1][is_single]_2 ;
  wire \mem_q_reg[1][is_single]_3 ;
  wire \mem_q_reg[1][is_single]_4 ;
  wire \mem_q_reg[1][is_single]_5 ;
  wire [0:0]\mem_q_reg[1][is_single]_6 ;
  wire \mem_q_reg[1][num_beats][0] ;
  wire \mem_q_reg[1][num_beats][2] ;
  wire \mem_q_reg[1][num_beats][3] ;
  wire \mem_q_reg[1][num_beats][5] ;
  wire \mem_q_reg[1][num_beats][6] ;
  wire \mem_q_reg[1][offset][1] ;
  wire \mem_q_reg[1][offset][1]_0 ;
  wire \mem_q_reg[1][offset][1]_1 ;
  wire \mem_q_reg[2][num_beats][4] ;
  wire \mem_q_reg[2][num_beats][7] ;
  wire [0:0]p_0_in__0;
  wire \r_tf_q_reg[valid] ;
  wire [0:0]\status_cnt_q_reg[0] ;
  wire [0:0]\status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_10 ;
  wire \status_cnt_q_reg[0]_11 ;
  wire \status_cnt_q_reg[0]_12 ;
  wire \status_cnt_q_reg[0]_13 ;
  wire \status_cnt_q_reg[0]_14 ;
  wire \status_cnt_q_reg[0]_15 ;
  wire \status_cnt_q_reg[0]_16 ;
  wire \status_cnt_q_reg[0]_17 ;
  wire [0:0]\status_cnt_q_reg[0]_2 ;
  wire [0:0]\status_cnt_q_reg[0]_3 ;
  wire [0:0]\status_cnt_q_reg[0]_4 ;
  wire [0:0]\status_cnt_q_reg[0]_5 ;
  wire \status_cnt_q_reg[0]_6 ;
  wire \status_cnt_q_reg[0]_7 ;
  wire \status_cnt_q_reg[0]_8 ;
  wire \status_cnt_q_reg[0]_9 ;
  wire [1:0]\status_cnt_q_reg[1] ;
  wire [1:0]\status_cnt_q_reg[1]_0 ;
  wire [1:0]\status_cnt_q_reg[1]_1 ;
  wire [1:0]\status_cnt_q_reg[1]_2 ;
  wire [1:0]\status_cnt_q_reg[1]_3 ;
  wire [1:0]\status_cnt_q_reg[1]_4 ;
  wire [1:0]\status_cnt_q_reg[1]_5 ;
  wire [1:0]\status_cnt_q_reg[1]_6 ;
  wire w_cnt_valid_q_i_2;
  wire w_cnt_valid_q_i_4;
  wire w_cnt_valid_q_i_4_0;
  wire \w_req[w_dp_req][is_single] ;
  wire write_pointer_q0;

  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized7 fifo_i
       (.D(D),
        .E(E),
        .Q(Q),
        .axi_mst_req_w_last(axi_mst_req_w_last),
        .axi_mst_req_w_last_INST_0_i_1_0(axi_mst_req_w_last_INST_0_i_1),
        .axi_mst_req_w_strb(axi_mst_req_w_strb),
        .\axi_mst_req_w_strb[5]_INST_0_i_1_0 (\axi_mst_req_w_strb[5]_INST_0_i_1 ),
        .axi_mst_req_w_valid(axi_mst_req_w_valid),
        .axi_mst_req_w_valid_0(axi_mst_req_w_valid_0),
        .axi_mst_req_w_valid_1(axi_mst_req_w_valid_1),
        .axi_mst_req_w_valid_2(axi_mst_req_w_valid_2),
        .axi_mst_rsp_w_ready(axi_mst_rsp_w_ready),
        .axi_mst_rsp_w_ready_0(axi_mst_rsp_w_ready_0),
        .axi_mst_rsp_w_ready_1(axi_mst_rsp_w_ready_1),
        .axi_mst_rsp_w_ready_10(axi_mst_rsp_w_ready_10),
        .axi_mst_rsp_w_ready_11(axi_mst_rsp_w_ready_11),
        .axi_mst_rsp_w_ready_12(axi_mst_rsp_w_ready_12),
        .axi_mst_rsp_w_ready_13(axi_mst_rsp_w_ready_13),
        .axi_mst_rsp_w_ready_14(axi_mst_rsp_w_ready_14),
        .axi_mst_rsp_w_ready_15(axi_mst_rsp_w_ready_15),
        .axi_mst_rsp_w_ready_2(axi_mst_rsp_w_ready_2),
        .axi_mst_rsp_w_ready_3(axi_mst_rsp_w_ready_3),
        .axi_mst_rsp_w_ready_4(axi_mst_rsp_w_ready_4),
        .axi_mst_rsp_w_ready_5(axi_mst_rsp_w_ready_5),
        .axi_mst_rsp_w_ready_6(axi_mst_rsp_w_ready_6),
        .axi_mst_rsp_w_ready_7(axi_mst_rsp_w_ready_7),
        .axi_mst_rsp_w_ready_8(axi_mst_rsp_w_ready_8),
        .axi_mst_rsp_w_ready_9(axi_mst_rsp_w_ready_9),
        .clk(clk),
        .\mem_q_reg[0][data][0] (\mem_q_reg[0][data][0] ),
        .\mem_q_reg[0][data][0]_0 (\mem_q_reg[0][data][0]_0 ),
        .\mem_q_reg[0][data][0]_1 (\mem_q_reg[0][data][0]_1 ),
        .\mem_q_reg[0][num_beats][0]_0 (\mem_q_reg[0][num_beats][0] ),
        .\mem_q_reg[0][num_beats][1]_0 (\mem_q_reg[0][num_beats][1] ),
        .\mem_q_reg[0][num_beats][7]_0 (\mem_q_reg[0][num_beats][7] ),
        .\mem_q_reg[0][offset][2]_0 (\mem_q_reg[0][offset][2] ),
        .\mem_q_reg[0][offset][2]_1 (\mem_q_reg[0][offset][2]_0 ),
        .\mem_q_reg[0][tailer][2]_0 (\mem_q_reg[0][tailer][2] ),
        .\mem_q_reg[1][is_single]_0 (\mem_q_reg[1][is_single] ),
        .\mem_q_reg[1][is_single]_1 (\mem_q_reg[1][is_single]_0 ),
        .\mem_q_reg[1][is_single]_2 (\mem_q_reg[1][is_single]_1 ),
        .\mem_q_reg[1][is_single]_3 (\mem_q_reg[1][is_single]_2 ),
        .\mem_q_reg[1][is_single]_4 (\mem_q_reg[1][is_single]_3 ),
        .\mem_q_reg[1][is_single]_5 (\mem_q_reg[1][is_single]_4 ),
        .\mem_q_reg[1][is_single]_6 (\mem_q_reg[1][is_single]_5 ),
        .\mem_q_reg[1][is_single]_7 (\mem_q_reg[1][is_single]_6 ),
        .\mem_q_reg[1][num_beats][0]_0 (\mem_q_reg[1][num_beats][0] ),
        .\mem_q_reg[1][num_beats][2]_0 (\mem_q_reg[1][num_beats][2] ),
        .\mem_q_reg[1][num_beats][3]_0 (\mem_q_reg[1][num_beats][3] ),
        .\mem_q_reg[1][num_beats][5]_0 (\mem_q_reg[1][num_beats][5] ),
        .\mem_q_reg[1][num_beats][6]_0 (\mem_q_reg[1][num_beats][6] ),
        .\mem_q_reg[1][offset][1]_0 (\mem_q_reg[1][offset][1] ),
        .\mem_q_reg[1][offset][1]_1 (\mem_q_reg[1][offset][1]_0 ),
        .\mem_q_reg[1][offset][1]_2 (\mem_q_reg[1][offset][1]_1 ),
        .\mem_q_reg[2][num_beats][4]_0 (\mem_q_reg[2][num_beats][4] ),
        .\mem_q_reg[2][num_beats][7]_0 (\mem_q_reg[2][num_beats][7] ),
        .p_0_in__0(p_0_in__0),
        .\r_tf_q_reg[valid] (\r_tf_q_reg[valid] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_10 (\status_cnt_q_reg[0]_9 ),
        .\status_cnt_q_reg[0]_11 (\status_cnt_q_reg[0]_10 ),
        .\status_cnt_q_reg[0]_12 (\status_cnt_q_reg[0]_11 ),
        .\status_cnt_q_reg[0]_13 (\status_cnt_q_reg[0]_12 ),
        .\status_cnt_q_reg[0]_14 (\status_cnt_q_reg[0]_13 ),
        .\status_cnt_q_reg[0]_15 (\status_cnt_q_reg[0]_14 ),
        .\status_cnt_q_reg[0]_16 (\status_cnt_q_reg[0]_15 ),
        .\status_cnt_q_reg[0]_17 (\status_cnt_q_reg[0]_16 ),
        .\status_cnt_q_reg[0]_18 (\status_cnt_q_reg[0]_17 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_3 (\status_cnt_q_reg[0]_2 ),
        .\status_cnt_q_reg[0]_4 (\status_cnt_q_reg[0]_3 ),
        .\status_cnt_q_reg[0]_5 (\status_cnt_q_reg[0]_4 ),
        .\status_cnt_q_reg[0]_6 (\status_cnt_q_reg[0]_5 ),
        .\status_cnt_q_reg[0]_7 (\status_cnt_q_reg[0]_6 ),
        .\status_cnt_q_reg[0]_8 (\status_cnt_q_reg[0]_7 ),
        .\status_cnt_q_reg[0]_9 (\status_cnt_q_reg[0]_8 ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[1]_1 (\status_cnt_q_reg[1]_0 ),
        .\status_cnt_q_reg[1]_2 (\status_cnt_q_reg[1]_1 ),
        .\status_cnt_q_reg[1]_3 (\status_cnt_q_reg[1]_2 ),
        .\status_cnt_q_reg[1]_4 (\status_cnt_q_reg[1]_3 ),
        .\status_cnt_q_reg[1]_5 (\status_cnt_q_reg[1]_4 ),
        .\status_cnt_q_reg[1]_6 (\status_cnt_q_reg[1]_5 ),
        .\status_cnt_q_reg[1]_7 (\status_cnt_q_reg[1]_6 ),
        .w_cnt_valid_q_i_2(w_cnt_valid_q_i_2),
        .w_cnt_valid_q_i_4_0(w_cnt_valid_q_i_4),
        .w_cnt_valid_q_i_4_1(w_cnt_valid_q_i_4_0),
        .\w_req[w_dp_req][is_single] (\w_req[w_dp_req][is_single] ),
        .write_pointer_q0(write_pointer_q0));
endmodule

(* ORIG_REF_NAME = "stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized1
   (E,
    \status_cnt_q_reg[2] ,
    axi_mst_rsp_b_valid_0,
    status_cnt_n,
    clk,
    \status_cnt_q_reg[0] ,
    axi_mst_rsp_b_valid,
    \read_pointer_q_reg[2] ,
    write_pointer_q0,
    CO);
  output [0:0]E;
  output \status_cnt_q_reg[2] ;
  output axi_mst_rsp_b_valid_0;
  input status_cnt_n;
  input clk;
  input \status_cnt_q_reg[0] ;
  input axi_mst_rsp_b_valid;
  input \read_pointer_q_reg[2] ;
  input write_pointer_q0;
  input [0:0]CO;

  wire [0:0]CO;
  wire [0:0]E;
  wire axi_mst_rsp_b_valid;
  wire axi_mst_rsp_b_valid_0;
  wire clk;
  wire \read_pointer_q_reg[2] ;
  wire status_cnt_n;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[2] ;
  wire write_pointer_q0;

  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized8 fifo_i
       (.CO(CO),
        .axi_mst_rsp_b_valid(axi_mst_rsp_b_valid),
        .axi_mst_rsp_b_valid_0(axi_mst_rsp_b_valid_0),
        .clk(clk),
        .\read_pointer_q_reg[2]_0 (\read_pointer_q_reg[2] ),
        .status_cnt_n(status_cnt_n),
        .\status_cnt_q_reg[0]_0 (E),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2] ),
        .write_pointer_q0(write_pointer_q0));
endmodule

(* ORIG_REF_NAME = "stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2
   (\status_cnt_q_reg[2] ,
    Q,
    \read_pointer_q_reg[1] ,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[0] ,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \status_cnt_q_reg[2]_1 ,
    \status_cnt_q_reg[2]_2 ,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    axi_mst_req_w_last_INST_0_i_4,
    \read_pointer_q_reg[1]_0 ,
    clk,
    \write_pointer_q_reg[0] ,
    \mem_q_reg[1][7]_0 ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[1] ,
    E);
  output \status_cnt_q_reg[2] ;
  output [1:0]Q;
  output [1:0]\read_pointer_q_reg[1] ;
  output \status_cnt_q_reg[2]_0 ;
  output \status_cnt_q_reg[0] ;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input \status_cnt_q_reg[2]_1 ;
  input \status_cnt_q_reg[2]_2 ;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input axi_mst_req_w_last_INST_0_i_4;
  input [0:0]\read_pointer_q_reg[1]_0 ;
  input clk;
  input \write_pointer_q_reg[0] ;
  input [7:0]\mem_q_reg[1][7]_0 ;
  input [0:0]\status_cnt_q_reg[0]_0 ;
  input [0:0]\status_cnt_q_reg[1] ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_w_last_INST_0_i_4;
  wire clk;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire [0:0]\read_pointer_q_reg[1]_0 ;
  wire \status_cnt_q_reg[0] ;
  wire [0:0]\status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire \status_cnt_q_reg[2]_2 ;
  wire \write_pointer_q_reg[0] ;

  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9 fifo_i
       (.E(E),
        .Q(Q),
        .axi_mst_req_w_last_INST_0_i_4(axi_mst_req_w_last_INST_0_i_4),
        .clk(clk),
        .\mem_q_reg[0][7]_0 (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_1 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_1 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][7]_0 (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[1]_0 (\read_pointer_q_reg[1] ),
        .\read_pointer_q_reg[1]_1 (\read_pointer_q_reg[1]_0 ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_1 (\status_cnt_q_reg[2]_0 ),
        .\status_cnt_q_reg[2]_2 (\status_cnt_q_reg[2]_1 ),
        .\status_cnt_q_reg[2]_3 (\status_cnt_q_reg[2]_2 ),
        .\write_pointer_q_reg[0]_0 (\write_pointer_q_reg[0] ));
endmodule

(* ORIG_REF_NAME = "stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2_11
   (\read_pointer_q_reg[1] ,
    Q,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[2]_0 ,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    \read_pointer_q_reg[0] ,
    clk,
    \status_cnt_q_reg[0]_1 ,
    \mem_q_reg[1][7]_0 ,
    \status_cnt_q_reg[0]_2 ,
    \status_cnt_q_reg[1] ,
    E);
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]Q;
  output \status_cnt_q_reg[0] ;
  output \status_cnt_q_reg[0]_0 ;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input \status_cnt_q_reg[2] ;
  input \status_cnt_q_reg[2]_0 ;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input [0:0]\read_pointer_q_reg[0] ;
  input clk;
  input \status_cnt_q_reg[0]_1 ;
  input [7:0]\mem_q_reg[1][7]_0 ;
  input [0:0]\status_cnt_q_reg[0]_2 ;
  input [0:0]\status_cnt_q_reg[1] ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[0]_2 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;

  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9_12 fifo_i
       (.E(E),
        .Q(Q),
        .clk(clk),
        .\mem_q_reg[0][7]_0 (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_1 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_1 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][7]_0 (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1]_0 (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_3 (\status_cnt_q_reg[0]_2 ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_1 (\status_cnt_q_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2_13
   (\read_pointer_q_reg[1] ,
    Q,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[0] ,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \status_cnt_q_reg[2]_1 ,
    \status_cnt_q_reg[2]_2 ,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    axi_mst_req_w_last_INST_0_i_1,
    axi_mst_req_w_last_INST_0_i_1_0,
    axi_mst_req_w_last_INST_0_i_1_1,
    \read_pointer_q_reg[0] ,
    clk,
    \write_pointer_q_reg[0] ,
    \mem_q_reg[1][7]_0 ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[1] ,
    E);
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]Q;
  output \status_cnt_q_reg[2] ;
  output \status_cnt_q_reg[2]_0 ;
  output \status_cnt_q_reg[0] ;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input \status_cnt_q_reg[2]_1 ;
  input \status_cnt_q_reg[2]_2 ;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input axi_mst_req_w_last_INST_0_i_1;
  input axi_mst_req_w_last_INST_0_i_1_0;
  input axi_mst_req_w_last_INST_0_i_1_1;
  input [0:0]\read_pointer_q_reg[0] ;
  input clk;
  input \write_pointer_q_reg[0] ;
  input [7:0]\mem_q_reg[1][7]_0 ;
  input [0:0]\status_cnt_q_reg[0]_0 ;
  input [0:0]\status_cnt_q_reg[1] ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_w_last_INST_0_i_1;
  wire axi_mst_req_w_last_INST_0_i_1_0;
  wire axi_mst_req_w_last_INST_0_i_1_1;
  wire clk;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire [0:0]\status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \status_cnt_q_reg[2]_1 ;
  wire \status_cnt_q_reg[2]_2 ;
  wire \write_pointer_q_reg[0] ;

  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9_14 fifo_i
       (.E(E),
        .Q(Q),
        .axi_mst_req_w_last_INST_0_i_1(axi_mst_req_w_last_INST_0_i_1),
        .axi_mst_req_w_last_INST_0_i_1_0(axi_mst_req_w_last_INST_0_i_1_0),
        .axi_mst_req_w_last_INST_0_i_1_1(axi_mst_req_w_last_INST_0_i_1_1),
        .clk(clk),
        .\mem_q_reg[0][7]_0 (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_1 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_1 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][7]_0 (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1]_0 (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_1 (\status_cnt_q_reg[2]_0 ),
        .\status_cnt_q_reg[2]_2 (\status_cnt_q_reg[2]_1 ),
        .\status_cnt_q_reg[2]_3 (\status_cnt_q_reg[2]_2 ),
        .\write_pointer_q_reg[0]_0 (\write_pointer_q_reg[0] ));
endmodule

(* ORIG_REF_NAME = "stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2_15
   (axi_mst_rsp_r_valid_0,
    \read_pointer_q_reg[1] ,
    Q,
    axi_mst_req_r_ready,
    E,
    axi_mst_rsp_r_valid_1,
    axi_mst_rsp_r_valid_2,
    axi_mst_rsp_r_valid_3,
    axi_mst_rsp_r_valid_4,
    axi_mst_rsp_r_valid_5,
    axi_mst_rsp_r_valid_6,
    \status_cnt_q_reg[0] ,
    first_r_q_reg,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    axi_mst_rsp_r_valid,
    \r_dp_rsp[first] ,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[2]_0 ,
    \write_pointer_q_reg[1] ,
    \write_pointer_q_reg[1]_0 ,
    \write_pointer_q_reg[1]_1 ,
    \write_pointer_q_reg[1]_2 ,
    \write_pointer_q_reg[1]_3 ,
    \mem_q_reg[2][0] ,
    \write_pointer_q_reg[1]_4 ,
    axi_mst_req_r_ready_0,
    axi_mst_req_r_ready_1,
    axi_mst_req_r_ready_2,
    axi_mst_req_r_ready_3,
    axi_mst_req_r_ready_INST_0_i_1,
    axi_mst_rsp_r_last,
    \read_pointer_q_reg[0] ,
    clk,
    \status_cnt_q_reg[0]_0 ,
    \mem_q_reg[1][7]_0 ,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[1] );
  output axi_mst_rsp_r_valid_0;
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]Q;
  output axi_mst_req_r_ready;
  output [0:0]E;
  output axi_mst_rsp_r_valid_1;
  output [0:0]axi_mst_rsp_r_valid_2;
  output [0:0]axi_mst_rsp_r_valid_3;
  output [0:0]axi_mst_rsp_r_valid_4;
  output [0:0]axi_mst_rsp_r_valid_5;
  output [0:0]axi_mst_rsp_r_valid_6;
  output \status_cnt_q_reg[0] ;
  output first_r_q_reg;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input axi_mst_rsp_r_valid;
  input \r_dp_rsp[first] ;
  input \status_cnt_q_reg[2] ;
  input \status_cnt_q_reg[2]_0 ;
  input \write_pointer_q_reg[1] ;
  input \write_pointer_q_reg[1]_0 ;
  input \write_pointer_q_reg[1]_1 ;
  input \write_pointer_q_reg[1]_2 ;
  input \write_pointer_q_reg[1]_3 ;
  input \mem_q_reg[2][0] ;
  input \write_pointer_q_reg[1]_4 ;
  input axi_mst_req_r_ready_0;
  input axi_mst_req_r_ready_1;
  input axi_mst_req_r_ready_2;
  input axi_mst_req_r_ready_3;
  input axi_mst_req_r_ready_INST_0_i_1;
  input axi_mst_rsp_r_last;
  input [0:0]\read_pointer_q_reg[0] ;
  input clk;
  input \status_cnt_q_reg[0]_0 ;
  input [7:0]\mem_q_reg[1][7]_0 ;
  input [0:0]\status_cnt_q_reg[0]_1 ;
  input [0:0]\status_cnt_q_reg[1] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_r_ready;
  wire axi_mst_req_r_ready_0;
  wire axi_mst_req_r_ready_1;
  wire axi_mst_req_r_ready_2;
  wire axi_mst_req_r_ready_3;
  wire axi_mst_req_r_ready_INST_0_i_1;
  wire axi_mst_rsp_r_last;
  wire axi_mst_rsp_r_valid;
  wire axi_mst_rsp_r_valid_0;
  wire axi_mst_rsp_r_valid_1;
  wire [0:0]axi_mst_rsp_r_valid_2;
  wire [0:0]axi_mst_rsp_r_valid_3;
  wire [0:0]axi_mst_rsp_r_valid_4;
  wire [0:0]axi_mst_rsp_r_valid_5;
  wire [0:0]axi_mst_rsp_r_valid_6;
  wire clk;
  wire first_r_q_reg;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0] ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire \r_dp_rsp[first] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire \write_pointer_q_reg[1] ;
  wire \write_pointer_q_reg[1]_0 ;
  wire \write_pointer_q_reg[1]_1 ;
  wire \write_pointer_q_reg[1]_2 ;
  wire \write_pointer_q_reg[1]_3 ;
  wire \write_pointer_q_reg[1]_4 ;

  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9_16 fifo_i
       (.E(E),
        .Q(Q),
        .axi_mst_req_r_ready(axi_mst_req_r_ready),
        .axi_mst_req_r_ready_0(axi_mst_req_r_ready_0),
        .axi_mst_req_r_ready_1(axi_mst_req_r_ready_1),
        .axi_mst_req_r_ready_2(axi_mst_req_r_ready_2),
        .axi_mst_req_r_ready_3(axi_mst_req_r_ready_3),
        .axi_mst_req_r_ready_INST_0_i_1_0(axi_mst_req_r_ready_INST_0_i_1),
        .axi_mst_rsp_r_last(axi_mst_rsp_r_last),
        .axi_mst_rsp_r_valid(axi_mst_rsp_r_valid),
        .axi_mst_rsp_r_valid_0(axi_mst_rsp_r_valid_0),
        .axi_mst_rsp_r_valid_1(axi_mst_rsp_r_valid_1),
        .axi_mst_rsp_r_valid_2(axi_mst_rsp_r_valid_2),
        .axi_mst_rsp_r_valid_3(axi_mst_rsp_r_valid_3),
        .axi_mst_rsp_r_valid_4(axi_mst_rsp_r_valid_4),
        .axi_mst_rsp_r_valid_5(axi_mst_rsp_r_valid_5),
        .axi_mst_rsp_r_valid_6(axi_mst_rsp_r_valid_6),
        .clk(clk),
        .first_r_q_reg(first_r_q_reg),
        .\mem_q_reg[0][7]_0 (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_1 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][7]_0 (\mem_q_reg[2][7] ),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1]_0 (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_1 (\status_cnt_q_reg[2]_0 ),
        .\write_pointer_q_reg[1]_0 (\write_pointer_q_reg[1] ),
        .\write_pointer_q_reg[1]_1 (\write_pointer_q_reg[1]_0 ),
        .\write_pointer_q_reg[1]_2 (\write_pointer_q_reg[1]_1 ),
        .\write_pointer_q_reg[1]_3 (\write_pointer_q_reg[1]_2 ),
        .\write_pointer_q_reg[1]_4 (\write_pointer_q_reg[1]_3 ),
        .\write_pointer_q_reg[1]_5 (\write_pointer_q_reg[1]_4 ));
endmodule

(* ORIG_REF_NAME = "stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2_17
   (\read_pointer_q_reg[1] ,
    Q,
    w_cnt_valid_q_reg,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[2]_0 ,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    w_cnt_valid_q_i_2,
    w_cnt_valid_q,
    w_cnt_valid_q_i_2_0,
    w_cnt_valid_q_i_2_1,
    w_cnt_valid_q_i_2_2,
    axi_mst_req_r_ready_INST_0_i_1,
    \read_pointer_q_reg[0] ,
    clk,
    \write_pointer_q_reg[0] ,
    \mem_q_reg[0][7]_0 ,
    \status_cnt_q_reg[0]_1 ,
    \status_cnt_q_reg[1] ,
    E);
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]Q;
  output w_cnt_valid_q_reg;
  output \status_cnt_q_reg[0] ;
  output \status_cnt_q_reg[0]_0 ;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input \status_cnt_q_reg[2] ;
  input \status_cnt_q_reg[2]_0 ;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input w_cnt_valid_q_i_2;
  input w_cnt_valid_q;
  input w_cnt_valid_q_i_2_0;
  input w_cnt_valid_q_i_2_1;
  input w_cnt_valid_q_i_2_2;
  input axi_mst_req_r_ready_INST_0_i_1;
  input [0:0]\read_pointer_q_reg[0] ;
  input clk;
  input \write_pointer_q_reg[0] ;
  input [7:0]\mem_q_reg[0][7]_0 ;
  input [0:0]\status_cnt_q_reg[0]_1 ;
  input [0:0]\status_cnt_q_reg[1] ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_r_ready_INST_0_i_1;
  wire clk;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[0][7]_0 ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire [0:0]\status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire w_cnt_valid_q;
  wire w_cnt_valid_q_i_2;
  wire w_cnt_valid_q_i_2_0;
  wire w_cnt_valid_q_i_2_1;
  wire w_cnt_valid_q_i_2_2;
  wire w_cnt_valid_q_reg;
  wire \write_pointer_q_reg[0] ;

  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9_18 fifo_i
       (.E(E),
        .Q(Q),
        .axi_mst_req_r_ready_INST_0_i_1(axi_mst_req_r_ready_INST_0_i_1),
        .clk(clk),
        .\mem_q_reg[0][7]_0 (\mem_q_reg[0][7] ),
        .\mem_q_reg[0][7]_1 (\mem_q_reg[0][7]_0 ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7] ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_1 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][7]_0 (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1]_0 (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_1 (\status_cnt_q_reg[2]_0 ),
        .w_cnt_valid_q(w_cnt_valid_q),
        .w_cnt_valid_q_i_2(w_cnt_valid_q_i_2),
        .w_cnt_valid_q_i_2_0(w_cnt_valid_q_i_2_0),
        .w_cnt_valid_q_i_2_1(w_cnt_valid_q_i_2_1),
        .w_cnt_valid_q_i_2_2(w_cnt_valid_q_i_2_2),
        .w_cnt_valid_q_reg(w_cnt_valid_q_reg),
        .\write_pointer_q_reg[0]_0 (\write_pointer_q_reg[0] ));
endmodule

(* ORIG_REF_NAME = "stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2_19
   (\read_pointer_q_reg[1] ,
    Q,
    \status_cnt_q_reg[1] ,
    \status_cnt_q_reg[0] ,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[2]_0 ,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    E,
    clk,
    \mem_q_reg[2][0]_1 ,
    D,
    \read_pointer_q_reg[0] ,
    \write_pointer_q_reg[1] ,
    \mem_q_reg[1][7]_0 );
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]Q;
  output \status_cnt_q_reg[1] ;
  output \status_cnt_q_reg[0] ;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input \status_cnt_q_reg[2] ;
  input \status_cnt_q_reg[2]_0 ;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input [0:0]E;
  input clk;
  input \mem_q_reg[2][0]_1 ;
  input [0:0]D;
  input [0:0]\read_pointer_q_reg[0] ;
  input [0:0]\write_pointer_q_reg[1] ;
  input [7:0]\mem_q_reg[1][7]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire \mem_q_reg[2][0]_1 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire [0:0]\write_pointer_q_reg[1] ;

  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9_20 fifo_i
       (.D(D),
        .E(E),
        .Q(Q),
        .clk(clk),
        .\mem_q_reg[0][7]_0 (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_1 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_1 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][0]_2 (\mem_q_reg[2][0]_1 ),
        .\mem_q_reg[2][7]_0 (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1]_0 (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_1 (\status_cnt_q_reg[2]_0 ),
        .\write_pointer_q_reg[1]_0 (\write_pointer_q_reg[1] ));
endmodule

(* ORIG_REF_NAME = "stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2_7
   (\read_pointer_q_reg[1] ,
    Q,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[2]_0 ,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    axi_mst_req_w_last_INST_0_i_12,
    axi_mst_req_w_last_INST_0_i_12_0,
    axi_mst_req_w_last_INST_0_i_12_1,
    axi_mst_req_r_ready_INST_0_i_1,
    axi_mst_req_r_ready_INST_0_i_1_0,
    \read_pointer_q_reg[0] ,
    clk,
    \status_cnt_q_reg[0]_2 ,
    \mem_q_reg[1][7]_0 ,
    \status_cnt_q_reg[0]_3 ,
    \status_cnt_q_reg[1] ,
    E);
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]Q;
  output \status_cnt_q_reg[0] ;
  output \status_cnt_q_reg[0]_0 ;
  output \status_cnt_q_reg[0]_1 ;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input \status_cnt_q_reg[2] ;
  input \status_cnt_q_reg[2]_0 ;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input axi_mst_req_w_last_INST_0_i_12;
  input axi_mst_req_w_last_INST_0_i_12_0;
  input axi_mst_req_w_last_INST_0_i_12_1;
  input axi_mst_req_r_ready_INST_0_i_1;
  input axi_mst_req_r_ready_INST_0_i_1_0;
  input [0:0]\read_pointer_q_reg[0] ;
  input clk;
  input \status_cnt_q_reg[0]_2 ;
  input [7:0]\mem_q_reg[1][7]_0 ;
  input [0:0]\status_cnt_q_reg[0]_3 ;
  input [0:0]\status_cnt_q_reg[1] ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_r_ready_INST_0_i_1;
  wire axi_mst_req_r_ready_INST_0_i_1_0;
  wire axi_mst_req_w_last_INST_0_i_12;
  wire axi_mst_req_w_last_INST_0_i_12_0;
  wire axi_mst_req_w_last_INST_0_i_12_1;
  wire clk;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire \status_cnt_q_reg[0]_2 ;
  wire [0:0]\status_cnt_q_reg[0]_3 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;

  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9_8 fifo_i
       (.E(E),
        .Q(Q),
        .axi_mst_req_r_ready_INST_0_i_1(axi_mst_req_r_ready_INST_0_i_1),
        .axi_mst_req_r_ready_INST_0_i_1_0(axi_mst_req_r_ready_INST_0_i_1_0),
        .axi_mst_req_w_last_INST_0_i_12(axi_mst_req_w_last_INST_0_i_12),
        .axi_mst_req_w_last_INST_0_i_12_0(axi_mst_req_w_last_INST_0_i_12_0),
        .axi_mst_req_w_last_INST_0_i_12_1(axi_mst_req_w_last_INST_0_i_12_1),
        .clk(clk),
        .\mem_q_reg[0][7]_0 (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_1 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_1 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][7]_0 (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1]_0 (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_3 (\status_cnt_q_reg[0]_2 ),
        .\status_cnt_q_reg[0]_4 (\status_cnt_q_reg[0]_3 ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_1 (\status_cnt_q_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized2_9
   (\read_pointer_q_reg[1] ,
    Q,
    \status_cnt_q_reg[2] ,
    \status_cnt_q_reg[0] ,
    \status_cnt_q_reg[0]_0 ,
    \status_cnt_q_reg[0]_1 ,
    w_cnt_valid_q_reg,
    \mem_q_reg[0][7] ,
    \mem_q_reg[1][7] ,
    \mem_q_reg[2][7] ,
    \status_cnt_q_reg[2]_0 ,
    w_cnt_valid_q_reg_0,
    \mem_q_reg[2][0] ,
    \mem_q_reg[2][0]_0 ,
    w_cnt_valid_q_reg_1,
    w_cnt_valid_q_reg_2,
    w_cnt_valid_q_reg_3,
    \mem_q[0][data][0]_i_8 ,
    \mem_q[0][data][0]_i_8_0 ,
    \mem_q[0][data][0]_i_8_1 ,
    \mem_q[0][data][0]_i_8_2 ,
    axi_mst_req_r_ready_INST_0_i_1,
    axi_mst_req_r_ready_INST_0_i_1_0,
    w_cnt_valid_q_reg_4,
    w_cnt_valid_q_reg_5,
    w_cnt_valid_q,
    \read_pointer_q_reg[0] ,
    clk,
    \write_pointer_q_reg[0] ,
    \mem_q_reg[1][7]_0 ,
    \status_cnt_q_reg[0]_2 ,
    \status_cnt_q_reg[1] ,
    E);
  output [1:0]\read_pointer_q_reg[1] ;
  output [1:0]Q;
  output \status_cnt_q_reg[2] ;
  output \status_cnt_q_reg[0] ;
  output \status_cnt_q_reg[0]_0 ;
  output \status_cnt_q_reg[0]_1 ;
  output w_cnt_valid_q_reg;
  output [7:0]\mem_q_reg[0][7] ;
  output [7:0]\mem_q_reg[1][7] ;
  output [7:0]\mem_q_reg[2][7] ;
  input \status_cnt_q_reg[2]_0 ;
  input w_cnt_valid_q_reg_0;
  input \mem_q_reg[2][0] ;
  input \mem_q_reg[2][0]_0 ;
  input w_cnt_valid_q_reg_1;
  input w_cnt_valid_q_reg_2;
  input w_cnt_valid_q_reg_3;
  input \mem_q[0][data][0]_i_8 ;
  input \mem_q[0][data][0]_i_8_0 ;
  input \mem_q[0][data][0]_i_8_1 ;
  input \mem_q[0][data][0]_i_8_2 ;
  input axi_mst_req_r_ready_INST_0_i_1;
  input axi_mst_req_r_ready_INST_0_i_1_0;
  input [0:0]w_cnt_valid_q_reg_4;
  input w_cnt_valid_q_reg_5;
  input w_cnt_valid_q;
  input [0:0]\read_pointer_q_reg[0] ;
  input clk;
  input \write_pointer_q_reg[0] ;
  input [7:0]\mem_q_reg[1][7]_0 ;
  input [0:0]\status_cnt_q_reg[0]_2 ;
  input [0:0]\status_cnt_q_reg[1] ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire axi_mst_req_r_ready_INST_0_i_1;
  wire axi_mst_req_r_ready_INST_0_i_1_0;
  wire clk;
  wire \mem_q[0][data][0]_i_8 ;
  wire \mem_q[0][data][0]_i_8_0 ;
  wire \mem_q[0][data][0]_i_8_1 ;
  wire \mem_q[0][data][0]_i_8_2 ;
  wire [7:0]\mem_q_reg[0][7] ;
  wire [7:0]\mem_q_reg[1][7] ;
  wire [7:0]\mem_q_reg[1][7]_0 ;
  wire \mem_q_reg[2][0] ;
  wire \mem_q_reg[2][0]_0 ;
  wire [7:0]\mem_q_reg[2][7] ;
  wire [0:0]\read_pointer_q_reg[0] ;
  wire [1:0]\read_pointer_q_reg[1] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[0]_1 ;
  wire [0:0]\status_cnt_q_reg[0]_2 ;
  wire [0:0]\status_cnt_q_reg[1] ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire w_cnt_valid_q;
  wire w_cnt_valid_q_reg;
  wire w_cnt_valid_q_reg_0;
  wire w_cnt_valid_q_reg_1;
  wire w_cnt_valid_q_reg_2;
  wire w_cnt_valid_q_reg_3;
  wire [0:0]w_cnt_valid_q_reg_4;
  wire w_cnt_valid_q_reg_5;
  wire \write_pointer_q_reg[0] ;

  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized9_10 fifo_i
       (.E(E),
        .Q(Q),
        .axi_mst_req_r_ready_INST_0_i_1(axi_mst_req_r_ready_INST_0_i_1),
        .axi_mst_req_r_ready_INST_0_i_1_0(axi_mst_req_r_ready_INST_0_i_1_0),
        .clk(clk),
        .\mem_q[0][data][0]_i_8 (\mem_q[0][data][0]_i_8 ),
        .\mem_q[0][data][0]_i_8_0 (\mem_q[0][data][0]_i_8_0 ),
        .\mem_q[0][data][0]_i_8_1 (\mem_q[0][data][0]_i_8_1 ),
        .\mem_q[0][data][0]_i_8_2 (\mem_q[0][data][0]_i_8_2 ),
        .\mem_q_reg[0][7]_0 (\mem_q_reg[0][7] ),
        .\mem_q_reg[1][7]_0 (\mem_q_reg[1][7] ),
        .\mem_q_reg[1][7]_1 (\mem_q_reg[1][7]_0 ),
        .\mem_q_reg[2][0]_0 (\mem_q_reg[2][0] ),
        .\mem_q_reg[2][0]_1 (\mem_q_reg[2][0]_0 ),
        .\mem_q_reg[2][7]_0 (\mem_q_reg[2][7] ),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0] ),
        .\read_pointer_q_reg[1]_0 (\read_pointer_q_reg[1] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[0]_2 (\status_cnt_q_reg[0]_1 ),
        .\status_cnt_q_reg[0]_3 (\status_cnt_q_reg[0]_2 ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_1 (\status_cnt_q_reg[2]_0 ),
        .w_cnt_valid_q(w_cnt_valid_q),
        .w_cnt_valid_q_reg(w_cnt_valid_q_reg),
        .w_cnt_valid_q_reg_0(w_cnt_valid_q_reg_0),
        .w_cnt_valid_q_reg_1(w_cnt_valid_q_reg_1),
        .w_cnt_valid_q_reg_2(w_cnt_valid_q_reg_2),
        .w_cnt_valid_q_reg_3(w_cnt_valid_q_reg_3),
        .w_cnt_valid_q_reg_4(w_cnt_valid_q_reg_4),
        .w_cnt_valid_q_reg_5(w_cnt_valid_q_reg_5),
        .\write_pointer_q_reg[0]_0 (\write_pointer_q_reg[0] ));
endmodule

(* ORIG_REF_NAME = "stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized3
   (p_0_in__0,
    \aw_to_send_q_reg[1] ,
    \opt_tf_q_reg[decouple_rw] ,
    \status_cnt_q_reg[2] ,
    Q,
    axi_mst_req_aw_addr,
    axi_mst_req_aw_len,
    axi_mst_req_aw_size,
    axi_mst_req_aw_burst,
    clk,
    \mem_q_reg[2][aw][burst][0] ,
    \r_req[ar_req][burst] ,
    \status_cnt_q_reg[2]_0 ,
    \status_cnt_q_reg[1] ,
    axi_mst_rsp_aw_ready,
    \read_pointer_q_reg[0] ,
    \r_dp_rsp[first] ,
    write_pointer_q0,
    \write_pointer_q_reg[0] ,
    \write_pointer_q_reg[0]_0 ,
    axi_mst_req_b_ready_INST_0_i_3,
    axi_mst_req_b_ready_INST_0_i_3_0,
    axi_mst_req_b_ready_INST_0_i_3_1,
    \status_cnt_q_reg[1]_0 ,
    E,
    D,
    \mem_q_reg[2][aw][len][7] );
  output [0:0]p_0_in__0;
  output \aw_to_send_q_reg[1] ;
  output \opt_tf_q_reg[decouple_rw] ;
  output \status_cnt_q_reg[2] ;
  output [2:0]Q;
  output [60:0]axi_mst_req_aw_addr;
  output [7:0]axi_mst_req_aw_len;
  output [0:0]axi_mst_req_aw_size;
  output [0:0]axi_mst_req_aw_burst;
  input clk;
  input \mem_q_reg[2][aw][burst][0] ;
  input [0:0]\r_req[ar_req][burst] ;
  input \status_cnt_q_reg[2]_0 ;
  input \status_cnt_q_reg[1] ;
  input axi_mst_rsp_aw_ready;
  input \read_pointer_q_reg[0] ;
  input \r_dp_rsp[first] ;
  input write_pointer_q0;
  input \write_pointer_q_reg[0] ;
  input \write_pointer_q_reg[0]_0 ;
  input [0:0]axi_mst_req_b_ready_INST_0_i_3;
  input axi_mst_req_b_ready_INST_0_i_3_0;
  input axi_mst_req_b_ready_INST_0_i_3_1;
  input [1:0]\status_cnt_q_reg[1]_0 ;
  input [0:0]E;
  input [60:0]D;
  input [7:0]\mem_q_reg[2][aw][len][7] ;

  wire [60:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \aw_to_send_q_reg[1] ;
  wire [60:0]axi_mst_req_aw_addr;
  wire [0:0]axi_mst_req_aw_burst;
  wire [7:0]axi_mst_req_aw_len;
  wire [0:0]axi_mst_req_aw_size;
  wire [0:0]axi_mst_req_b_ready_INST_0_i_3;
  wire axi_mst_req_b_ready_INST_0_i_3_0;
  wire axi_mst_req_b_ready_INST_0_i_3_1;
  wire axi_mst_rsp_aw_ready;
  wire clk;
  wire \mem_q_reg[2][aw][burst][0] ;
  wire [7:0]\mem_q_reg[2][aw][len][7] ;
  wire \opt_tf_q_reg[decouple_rw] ;
  wire [0:0]p_0_in__0;
  wire \r_dp_rsp[first] ;
  wire [0:0]\r_req[ar_req][burst] ;
  wire \read_pointer_q_reg[0] ;
  wire \status_cnt_q_reg[1] ;
  wire [1:0]\status_cnt_q_reg[1]_0 ;
  wire \status_cnt_q_reg[2] ;
  wire \status_cnt_q_reg[2]_0 ;
  wire write_pointer_q0;
  wire \write_pointer_q_reg[0] ;
  wire \write_pointer_q_reg[0]_0 ;

  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized10 fifo_i
       (.D(D),
        .E(E),
        .Q(Q),
        .\aw_to_send_q_reg[1] (\aw_to_send_q_reg[1] ),
        .axi_mst_req_aw_addr(axi_mst_req_aw_addr),
        .axi_mst_req_aw_burst(axi_mst_req_aw_burst),
        .axi_mst_req_aw_len(axi_mst_req_aw_len),
        .axi_mst_req_aw_size(axi_mst_req_aw_size),
        .axi_mst_req_b_ready_INST_0_i_3(axi_mst_req_b_ready_INST_0_i_3),
        .axi_mst_req_b_ready_INST_0_i_3_0(axi_mst_req_b_ready_INST_0_i_3_0),
        .axi_mst_req_b_ready_INST_0_i_3_1(axi_mst_req_b_ready_INST_0_i_3_1),
        .axi_mst_rsp_aw_ready(axi_mst_rsp_aw_ready),
        .clk(clk),
        .\mem_q_reg[2][aw][burst][0]_0 (\mem_q_reg[2][aw][burst][0] ),
        .\mem_q_reg[2][aw][len][7]_0 (\mem_q_reg[2][aw][len][7] ),
        .\opt_tf_q_reg[decouple_rw] (\opt_tf_q_reg[decouple_rw] ),
        .p_0_in__0(p_0_in__0),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\r_req[ar_req][burst] (\r_req[ar_req][burst] ),
        .\read_pointer_q_reg[0]_0 (\read_pointer_q_reg[0] ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1] ),
        .\status_cnt_q_reg[1]_1 (\status_cnt_q_reg[1]_0 ),
        .\status_cnt_q_reg[2]_0 (\status_cnt_q_reg[2] ),
        .\status_cnt_q_reg[2]_1 (\status_cnt_q_reg[2]_0 ),
        .write_pointer_q0(write_pointer_q0),
        .\write_pointer_q_reg[0]_0 (\write_pointer_q_reg[0] ),
        .\write_pointer_q_reg[0]_1 (\write_pointer_q_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "stream_fifo" *) 
module design_1_dma_core_wrap_v_1_0_stream_fifo__parameterized4
   (\status_cnt_q_reg[0] ,
    axi_mst_rsp_r_last_0,
    \mem_q_reg[2][shift][1] ,
    \mem_q_reg[2][shift][1]_0 ,
    first_r_q_reg,
    axi_mst_rsp_r_last_1,
    axi_mst_rsp_r_last_2,
    axi_mst_rsp_r_last_3,
    axi_mst_rsp_r_valid,
    \mem_q_reg[0][shift][0] ,
    \opt_tf_q_reg[decouple_rw] ,
    \status_cnt_q_reg[1] ,
    \axi_mst_rsp_r_data[31] ,
    \axi_mst_rsp_r_data[23] ,
    \axi_mst_rsp_r_data[15] ,
    \axi_mst_rsp_r_data[7] ,
    \axi_mst_rsp_r_data[39] ,
    \axi_mst_rsp_r_data[47] ,
    \axi_mst_rsp_r_data[55] ,
    \axi_mst_rsp_r_data[63] ,
    \mem_q[0][data][0]_i_5 ,
    \r_dp_rsp[first] ,
    axi_mst_rsp_r_last,
    \status_cnt_q_reg[0]_0 ,
    write_pointer_n06_out,
    \write_pointer_q_reg[0] ,
    \write_pointer_q_reg[0]_0 ,
    Q,
    axi_mst_rsp_r_data,
    clk,
    \mem_q_reg[1][shift][0] ,
    D,
    \mem_q_reg[0][tailer][2] ,
    \mem_q_reg[0][shift][2] );
  output \status_cnt_q_reg[0] ;
  output axi_mst_rsp_r_last_0;
  output \mem_q_reg[2][shift][1] ;
  output \mem_q_reg[2][shift][1]_0 ;
  output first_r_q_reg;
  output axi_mst_rsp_r_last_1;
  output axi_mst_rsp_r_last_2;
  output axi_mst_rsp_r_last_3;
  output [0:0]axi_mst_rsp_r_valid;
  output \mem_q_reg[0][shift][0] ;
  output \opt_tf_q_reg[decouple_rw] ;
  output \status_cnt_q_reg[1] ;
  output [7:0]\axi_mst_rsp_r_data[31] ;
  output [7:0]\axi_mst_rsp_r_data[23] ;
  output [7:0]\axi_mst_rsp_r_data[15] ;
  output [7:0]\axi_mst_rsp_r_data[7] ;
  output [7:0]\axi_mst_rsp_r_data[39] ;
  output [7:0]\axi_mst_rsp_r_data[47] ;
  output [7:0]\axi_mst_rsp_r_data[55] ;
  output [7:0]\axi_mst_rsp_r_data[63] ;
  input \mem_q[0][data][0]_i_5 ;
  input \r_dp_rsp[first] ;
  input axi_mst_rsp_r_last;
  input \status_cnt_q_reg[0]_0 ;
  input write_pointer_n06_out;
  input \write_pointer_q_reg[0] ;
  input \write_pointer_q_reg[0]_0 ;
  input [1:0]Q;
  input [63:0]axi_mst_rsp_r_data;
  input clk;
  input \mem_q_reg[1][shift][0] ;
  input [2:0]D;
  input [2:0]\mem_q_reg[0][tailer][2] ;
  input [2:0]\mem_q_reg[0][shift][2] ;

  wire [2:0]D;
  wire [1:0]Q;
  wire [63:0]axi_mst_rsp_r_data;
  wire [7:0]\axi_mst_rsp_r_data[15] ;
  wire [7:0]\axi_mst_rsp_r_data[23] ;
  wire [7:0]\axi_mst_rsp_r_data[31] ;
  wire [7:0]\axi_mst_rsp_r_data[39] ;
  wire [7:0]\axi_mst_rsp_r_data[47] ;
  wire [7:0]\axi_mst_rsp_r_data[55] ;
  wire [7:0]\axi_mst_rsp_r_data[63] ;
  wire [7:0]\axi_mst_rsp_r_data[7] ;
  wire axi_mst_rsp_r_last;
  wire axi_mst_rsp_r_last_0;
  wire axi_mst_rsp_r_last_1;
  wire axi_mst_rsp_r_last_2;
  wire axi_mst_rsp_r_last_3;
  wire [0:0]axi_mst_rsp_r_valid;
  wire clk;
  wire first_r_q_reg;
  wire \mem_q[0][data][0]_i_5 ;
  wire \mem_q_reg[0][shift][0] ;
  wire [2:0]\mem_q_reg[0][shift][2] ;
  wire [2:0]\mem_q_reg[0][tailer][2] ;
  wire \mem_q_reg[1][shift][0] ;
  wire \mem_q_reg[2][shift][1] ;
  wire \mem_q_reg[2][shift][1]_0 ;
  wire \opt_tf_q_reg[decouple_rw] ;
  wire \r_dp_rsp[first] ;
  wire \status_cnt_q_reg[0] ;
  wire \status_cnt_q_reg[0]_0 ;
  wire \status_cnt_q_reg[1] ;
  wire write_pointer_n06_out;
  wire \write_pointer_q_reg[0] ;
  wire \write_pointer_q_reg[0]_0 ;

  design_1_dma_core_wrap_v_1_0_fifo_v3__parameterized12 fifo_i
       (.D(D),
        .Q(Q),
        .axi_mst_rsp_r_data(axi_mst_rsp_r_data),
        .\axi_mst_rsp_r_data[15] (\axi_mst_rsp_r_data[15] ),
        .\axi_mst_rsp_r_data[23] (\axi_mst_rsp_r_data[23] ),
        .\axi_mst_rsp_r_data[31] (\axi_mst_rsp_r_data[31] ),
        .\axi_mst_rsp_r_data[39] (\axi_mst_rsp_r_data[39] ),
        .\axi_mst_rsp_r_data[47] (\axi_mst_rsp_r_data[47] ),
        .\axi_mst_rsp_r_data[55] (\axi_mst_rsp_r_data[55] ),
        .\axi_mst_rsp_r_data[63] (\axi_mst_rsp_r_data[63] ),
        .\axi_mst_rsp_r_data[7] (\axi_mst_rsp_r_data[7] ),
        .axi_mst_rsp_r_last(axi_mst_rsp_r_last),
        .axi_mst_rsp_r_last_0(axi_mst_rsp_r_last_0),
        .axi_mst_rsp_r_last_1(axi_mst_rsp_r_last_1),
        .axi_mst_rsp_r_last_2(axi_mst_rsp_r_last_2),
        .axi_mst_rsp_r_last_3(axi_mst_rsp_r_last_3),
        .axi_mst_rsp_r_valid(axi_mst_rsp_r_valid),
        .clk(clk),
        .first_r_q_reg(first_r_q_reg),
        .\mem_q[0][data][0]_i_5 (\mem_q[0][data][0]_i_5 ),
        .\mem_q_reg[0][shift][0]_0 (\mem_q_reg[0][shift][0] ),
        .\mem_q_reg[0][shift][2]_0 (\mem_q_reg[0][shift][2] ),
        .\mem_q_reg[0][tailer][2]_0 (\mem_q_reg[0][tailer][2] ),
        .\mem_q_reg[1][shift][0]_0 (\mem_q_reg[1][shift][0] ),
        .\mem_q_reg[2][shift][1]_0 (\mem_q_reg[2][shift][1] ),
        .\mem_q_reg[2][shift][1]_1 (\mem_q_reg[2][shift][1]_0 ),
        .\opt_tf_q_reg[decouple_rw] (\opt_tf_q_reg[decouple_rw] ),
        .\r_dp_rsp[first] (\r_dp_rsp[first] ),
        .\status_cnt_q_reg[0]_0 (\status_cnt_q_reg[0] ),
        .\status_cnt_q_reg[0]_1 (\status_cnt_q_reg[0]_0 ),
        .\status_cnt_q_reg[1]_0 (\status_cnt_q_reg[1] ),
        .write_pointer_n06_out(write_pointer_n06_out),
        .\write_pointer_q_reg[0]_0 (\write_pointer_q_reg[0] ),
        .\write_pointer_q_reg[0]_1 (\write_pointer_q_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "stream_register" *) 
module design_1_dma_core_wrap_v_1_0_stream_register
   (D,
    \FSM_sequential_w_state_q_reg[2] ,
    E,
    axi_slv_req_r_ready_0,
    \r_beats_q_reg[6] ,
    axi_slv_req_r_ready_1,
    \axi_slv_req_aw_atop[5] ,
    Q,
    \FSM_sequential_r_state_q_reg[0] ,
    \FSM_sequential_w_state_q_reg[2]_0 ,
    \FSM_sequential_w_state_q_reg[2]_1 ,
    \FSM_sequential_w_state_q_reg[2]_2 ,
    \FSM_sequential_w_state_q_reg[0] ,
    \FSM_sequential_w_state_q_reg[0]_0 ,
    \FSM_sequential_w_state_q_reg[0]_1 ,
    \FSM_sequential_w_state_q_reg[0]_2 ,
    \r_beats_q_reg[0] ,
    axi_slv_req_r_ready,
    axi_slv_req_aw_atop,
    axi_slv_req_aw_valid,
    axi_slv_req_b_ready,
    \r_beats_q_reg[7] ,
    clk,
    \data_o_reg[len][0]_0 ,
    axi_slv_req_aw_len);
  output [7:0]D;
  output [1:0]\FSM_sequential_w_state_q_reg[2] ;
  output [0:0]E;
  output [0:0]axi_slv_req_r_ready_0;
  output \r_beats_q_reg[6] ;
  output [0:0]axi_slv_req_r_ready_1;
  output \axi_slv_req_aw_atop[5] ;
  input [7:0]Q;
  input [1:0]\FSM_sequential_r_state_q_reg[0] ;
  input [2:0]\FSM_sequential_w_state_q_reg[2]_0 ;
  input \FSM_sequential_w_state_q_reg[2]_1 ;
  input \FSM_sequential_w_state_q_reg[2]_2 ;
  input \FSM_sequential_w_state_q_reg[0] ;
  input \FSM_sequential_w_state_q_reg[0]_0 ;
  input \FSM_sequential_w_state_q_reg[0]_1 ;
  input \FSM_sequential_w_state_q_reg[0]_2 ;
  input \r_beats_q_reg[0] ;
  input axi_slv_req_r_ready;
  input [1:0]axi_slv_req_aw_atop;
  input axi_slv_req_aw_valid;
  input axi_slv_req_b_ready;
  input \r_beats_q_reg[7] ;
  input clk;
  input \data_o_reg[len][0]_0 ;
  input [7:0]axi_slv_req_aw_len;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_sequential_r_state_q_reg[0] ;
  wire \FSM_sequential_w_state_q[2]_i_3_n_0 ;
  wire \FSM_sequential_w_state_q[2]_i_6_n_0 ;
  wire \FSM_sequential_w_state_q_reg[0] ;
  wire \FSM_sequential_w_state_q_reg[0]_0 ;
  wire \FSM_sequential_w_state_q_reg[0]_1 ;
  wire \FSM_sequential_w_state_q_reg[0]_2 ;
  wire [1:0]\FSM_sequential_w_state_q_reg[2] ;
  wire [2:0]\FSM_sequential_w_state_q_reg[2]_0 ;
  wire \FSM_sequential_w_state_q_reg[2]_1 ;
  wire \FSM_sequential_w_state_q_reg[2]_2 ;
  wire [7:0]Q;
  wire [1:0]axi_slv_req_aw_atop;
  wire \axi_slv_req_aw_atop[5] ;
  wire [7:0]axi_slv_req_aw_len;
  wire axi_slv_req_aw_valid;
  wire axi_slv_req_b_ready;
  wire axi_slv_req_r_ready;
  wire [0:0]axi_slv_req_r_ready_0;
  wire [0:0]axi_slv_req_r_ready_1;
  wire axi_slv_rsp_r_last_INST_0_i_3_n_0;
  wire clk;
  wire [7:0]\data_o_reg[len] ;
  wire \data_o_reg[len][0]_0 ;
  wire \r_beats_q_reg[0] ;
  wire \r_beats_q_reg[6] ;
  wire \r_beats_q_reg[7] ;
  wire r_resp_cmd_pop_valid;
  wire reg_ena;
  wire valid_o_i_1_n_0;
  wire valid_o_i_2_n_0;

  LUT6 #(
    .INIT(64'h00003030A0A0FF03)) 
    \FSM_sequential_r_state_q[1]_i_1 
       (.I0(\r_beats_q_reg[6] ),
        .I1(\r_beats_q_reg[0] ),
        .I2(axi_slv_req_r_ready),
        .I3(r_resp_cmd_pop_valid),
        .I4(\FSM_sequential_r_state_q_reg[0] [1]),
        .I5(\FSM_sequential_r_state_q_reg[0] [0]),
        .O(axi_slv_req_r_ready_0));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBFAFFF)) 
    \FSM_sequential_w_state_q[0]_i_1 
       (.I0(\FSM_sequential_w_state_q[2]_i_6_n_0 ),
        .I1(\FSM_sequential_w_state_q_reg[0] ),
        .I2(\FSM_sequential_w_state_q_reg[2]_2 ),
        .I3(\FSM_sequential_w_state_q_reg[0]_0 ),
        .I4(\FSM_sequential_w_state_q_reg[2]_0 [1]),
        .I5(\FSM_sequential_w_state_q_reg[2]_0 [2]),
        .O(\FSM_sequential_w_state_q_reg[2] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \FSM_sequential_w_state_q[2]_i_1 
       (.I0(\FSM_sequential_w_state_q[2]_i_3_n_0 ),
        .I1(\FSM_sequential_w_state_q_reg[2]_0 [2]),
        .I2(\FSM_sequential_w_state_q_reg[0]_1 ),
        .I3(\FSM_sequential_w_state_q_reg[2]_0 [1]),
        .I4(\FSM_sequential_w_state_q_reg[0]_2 ),
        .O(E));
  LUT6 #(
    .INIT(64'hBBBAAAAAAABAAAAA)) 
    \FSM_sequential_w_state_q[2]_i_2 
       (.I0(\FSM_sequential_w_state_q[2]_i_6_n_0 ),
        .I1(\FSM_sequential_w_state_q_reg[2]_0 [2]),
        .I2(\FSM_sequential_w_state_q_reg[2]_1 ),
        .I3(\FSM_sequential_w_state_q_reg[2]_0 [1]),
        .I4(\FSM_sequential_w_state_q_reg[2]_2 ),
        .I5(\FSM_sequential_w_state_q_reg[0] ),
        .O(\FSM_sequential_w_state_q_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \FSM_sequential_w_state_q[2]_i_3 
       (.I0(r_resp_cmd_pop_valid),
        .I1(\FSM_sequential_w_state_q_reg[2]_0 [0]),
        .I2(axi_slv_req_b_ready),
        .O(\FSM_sequential_w_state_q[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \FSM_sequential_w_state_q[2]_i_6 
       (.I0(valid_o_i_2_n_0),
        .I1(\FSM_sequential_w_state_q_reg[2]_0 [0]),
        .I2(\FSM_sequential_w_state_q_reg[2]_0 [2]),
        .O(\FSM_sequential_w_state_q[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    axi_slv_rsp_aw_ready_INST_0_i_3
       (.I0(axi_slv_req_aw_atop[1]),
        .I1(axi_slv_req_aw_atop[0]),
        .I2(axi_slv_req_aw_valid),
        .I3(\FSM_sequential_w_state_q_reg[2]_0 [2]),
        .I4(\FSM_sequential_w_state_q_reg[2]_0 [1]),
        .I5(\FSM_sequential_w_state_q_reg[2]_0 [0]),
        .O(\axi_slv_req_aw_atop[5] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    axi_slv_rsp_r_last_INST_0_i_1
       (.I0(axi_slv_rsp_r_last_INST_0_i_3_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\r_beats_q_reg[6] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axi_slv_rsp_r_last_INST_0_i_3
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(axi_slv_rsp_r_last_INST_0_i_3_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \data_o[len][7]_i_1 
       (.I0(\axi_slv_req_aw_atop[5] ),
        .I1(axi_slv_req_aw_atop[1]),
        .I2(valid_o_i_2_n_0),
        .O(reg_ena));
  FDCE \data_o_reg[len][0] 
       (.C(clk),
        .CE(reg_ena),
        .CLR(\data_o_reg[len][0]_0 ),
        .D(axi_slv_req_aw_len[0]),
        .Q(\data_o_reg[len] [0]));
  FDCE \data_o_reg[len][1] 
       (.C(clk),
        .CE(reg_ena),
        .CLR(\data_o_reg[len][0]_0 ),
        .D(axi_slv_req_aw_len[1]),
        .Q(\data_o_reg[len] [1]));
  FDCE \data_o_reg[len][2] 
       (.C(clk),
        .CE(reg_ena),
        .CLR(\data_o_reg[len][0]_0 ),
        .D(axi_slv_req_aw_len[2]),
        .Q(\data_o_reg[len] [2]));
  FDCE \data_o_reg[len][3] 
       (.C(clk),
        .CE(reg_ena),
        .CLR(\data_o_reg[len][0]_0 ),
        .D(axi_slv_req_aw_len[3]),
        .Q(\data_o_reg[len] [3]));
  FDCE \data_o_reg[len][4] 
       (.C(clk),
        .CE(reg_ena),
        .CLR(\data_o_reg[len][0]_0 ),
        .D(axi_slv_req_aw_len[4]),
        .Q(\data_o_reg[len] [4]));
  FDCE \data_o_reg[len][5] 
       (.C(clk),
        .CE(reg_ena),
        .CLR(\data_o_reg[len][0]_0 ),
        .D(axi_slv_req_aw_len[5]),
        .Q(\data_o_reg[len] [5]));
  FDCE \data_o_reg[len][6] 
       (.C(clk),
        .CE(reg_ena),
        .CLR(\data_o_reg[len][0]_0 ),
        .D(axi_slv_req_aw_len[6]),
        .Q(\data_o_reg[len] [6]));
  FDCE \data_o_reg[len][7] 
       (.C(clk),
        .CE(reg_ena),
        .CLR(\data_o_reg[len][0]_0 ),
        .D(axi_slv_req_aw_len[7]),
        .Q(\data_o_reg[len] [7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \r_beats_q[0]_i_1 
       (.I0(\data_o_reg[len] [0]),
        .I1(Q[0]),
        .I2(\FSM_sequential_r_state_q_reg[0] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \r_beats_q[1]_i_1 
       (.I0(\data_o_reg[len] [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\FSM_sequential_r_state_q_reg[0] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hCCC3AAAA)) 
    \r_beats_q[2]_i_1 
       (.I0(\data_o_reg[len] [2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\FSM_sequential_r_state_q_reg[0] [1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFEFE0101FF00FF00)) 
    \r_beats_q[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\data_o_reg[len] [3]),
        .I4(Q[3]),
        .I5(\FSM_sequential_r_state_q_reg[0] [1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hC3AA)) 
    \r_beats_q[4]_i_1 
       (.I0(\data_o_reg[len] [4]),
        .I1(Q[4]),
        .I2(axi_slv_rsp_r_last_INST_0_i_3_n_0),
        .I3(\FSM_sequential_r_state_q_reg[0] [1]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hCCC3AAAA)) 
    \r_beats_q[5]_i_1 
       (.I0(\data_o_reg[len] [5]),
        .I1(Q[5]),
        .I2(axi_slv_rsp_r_last_INST_0_i_3_n_0),
        .I3(Q[4]),
        .I4(\FSM_sequential_r_state_q_reg[0] [1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hC3AA)) 
    \r_beats_q[6]_i_1 
       (.I0(\data_o_reg[len] [6]),
        .I1(Q[6]),
        .I2(\r_beats_q_reg[7] ),
        .I3(\FSM_sequential_r_state_q_reg[0] [1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h005000FC00500000)) 
    \r_beats_q[7]_i_1 
       (.I0(\r_beats_q_reg[6] ),
        .I1(\r_beats_q_reg[0] ),
        .I2(axi_slv_req_r_ready),
        .I3(\FSM_sequential_r_state_q_reg[0] [0]),
        .I4(\FSM_sequential_r_state_q_reg[0] [1]),
        .I5(r_resp_cmd_pop_valid),
        .O(axi_slv_req_r_ready_1));
  LUT5 #(
    .INIT(32'hCCC3AAAA)) 
    \r_beats_q[7]_i_2 
       (.I0(\data_o_reg[len] [7]),
        .I1(Q[7]),
        .I2(\r_beats_q_reg[7] ),
        .I3(Q[6]),
        .I4(\FSM_sequential_r_state_q_reg[0] [1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    valid_o_i_1
       (.I0(r_resp_cmd_pop_valid),
        .I1(valid_o_i_2_n_0),
        .I2(axi_slv_req_aw_atop[1]),
        .I3(\axi_slv_req_aw_atop[5] ),
        .O(valid_o_i_1_n_0));
  LUT5 #(
    .INIT(32'hA2AAAAAA)) 
    valid_o_i_2
       (.I0(r_resp_cmd_pop_valid),
        .I1(axi_slv_req_r_ready),
        .I2(\FSM_sequential_r_state_q_reg[0] [0]),
        .I3(\FSM_sequential_r_state_q_reg[0] [1]),
        .I4(\r_beats_q_reg[6] ),
        .O(valid_o_i_2_n_0));
  FDCE valid_o_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(\data_o_reg[len][0]_0 ),
        .D(valid_o_i_1_n_0),
        .Q(r_resp_cmd_pop_valid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
