<<<<<<< Updated upstream
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677776025767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677776025767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 10:53:45 2023 " "Processing started: Thu Mar 02 10:53:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677776025767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677776025767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CountdownNBits -c countdown_nbits " "Command: quartus_map --read_settings_files=on --write_settings_files=off CountdownNBits -c countdown_nbits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677776025767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677776026340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677776026340 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "countdown_nbits.sv(38) " "Verilog HDL information at countdown_nbits.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "countdown_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/exp3/countdown_nbits.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677776035025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdown_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdown_nbits " "Found entity 1: countdown_nbits" {  } { { "countdown_nbits.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/exp3/countdown_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677776035035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677776035035 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" countdown_nbits_tb.sv(31) " "Verilog HDL syntax error at countdown_nbits_tb.sv(31) near text: \"endmodule\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "countdown_nbits_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/exp3/countdown_nbits_tb.sv" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1677776035035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_nbits_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file countdown_nbits_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677776035035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/exp3/output_files/countdown_nbits.map.smsg " "Generated suppressed messages file C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/exp3/output_files/countdown_nbits.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677776035055 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677776035116 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 02 10:53:55 2023 " "Processing ended: Thu Mar 02 10:53:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677776035116 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677776035116 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677776035116 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677776035116 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678162413534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678162413551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 22:13:33 2023 " "Processing started: Mon Mar 06 22:13:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678162413551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678162413551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CountdownNBits -c countdown_nbits " "Command: quartus_map --read_settings_files=on --write_settings_files=off CountdownNBits -c countdown_nbits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678162413558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678162414545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678162414555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdown_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdown_nbits " "Found entity 1: countdown_nbits" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678162422026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678162422026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk countdown_nbits_tb.sv(5) " "Verilog HDL Declaration information at countdown_nbits_tb.sv(5): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "countdown_nbits_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits_tb.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678162422028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_nbits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdown_nbits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdown_2bits_tb " "Found entity 1: countdown_2bits_tb" {  } { { "countdown_nbits_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678162422028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678162422028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "countdown_nbits " "Elaborating entity \"countdown_nbits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678162422274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 16 countdown_nbits.sv(35) " "Verilog HDL assignment warning at countdown_nbits.sv(35): truncated value with size 112 to match size of target (16)" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678162422288 "|countdown_nbits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 countdown_nbits.sv(15) " "Verilog HDL assignment warning at countdown_nbits.sv(15): truncated value with size 32 to match size of target (6)" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678162422290 "|countdown_nbits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 countdown_nbits.sv(42) " "Verilog HDL assignment warning at countdown_nbits.sv(42): truncated value with size 32 to match size of target (6)" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678162422290 "|countdown_nbits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 countdown_nbits.sv(52) " "Verilog HDL assignment warning at countdown_nbits.sv(52): truncated value with size 32 to match size of target (6)" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678162422291 "|countdown_nbits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 countdown_nbits.sv(59) " "Verilog HDL assignment warning at countdown_nbits.sv(59): truncated value with size 32 to match size of target (6)" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678162422291 "|countdown_nbits"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "countdown_nbits.sv(61) " "Verilog HDL or VHDL warning at the countdown_nbits.sv(61): index expression is not wide enough to address all of the elements in the array" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 61 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1678162422291 "|countdown_nbits"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[1\] VCC " "Pin \"led2\[1\]\" is stuck at VCC" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678162424190 "|countdown_nbits|led2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[2\] VCC " "Pin \"led2\[2\]\" is stuck at VCC" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678162424190 "|countdown_nbits|led2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[3\] VCC " "Pin \"led2\[3\]\" is stuck at VCC" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678162424190 "|countdown_nbits|led2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[4\] VCC " "Pin \"led2\[4\]\" is stuck at VCC" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678162424190 "|countdown_nbits|led2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[5\] VCC " "Pin \"led2\[5\]\" is stuck at VCC" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678162424190 "|countdown_nbits|led2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[6\] VCC " "Pin \"led2\[6\]\" is stuck at VCC" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678162424190 "|countdown_nbits|led2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[1\] VCC " "Pin \"led1\[1\]\" is stuck at VCC" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678162424190 "|countdown_nbits|led1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[2\] VCC " "Pin \"led1\[2\]\" is stuck at VCC" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678162424190 "|countdown_nbits|led1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[3\] VCC " "Pin \"led1\[3\]\" is stuck at VCC" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678162424190 "|countdown_nbits|led1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[4\] VCC " "Pin \"led1\[4\]\" is stuck at VCC" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678162424190 "|countdown_nbits|led1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[5\] VCC " "Pin \"led1\[5\]\" is stuck at VCC" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678162424190 "|countdown_nbits|led1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[6\] VCC " "Pin \"led1\[6\]\" is stuck at VCC" {  } { { "countdown_nbits.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/countdown_nbits.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678162424190 "|countdown_nbits|led1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678162424190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678162424327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/output_files/countdown_nbits.map.smsg " "Generated suppressed messages file D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab2/exp3/output_files/countdown_nbits.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678162425508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678162425968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678162425968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678162426898 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678162426898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678162426898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678162426898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678162426914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 06 22:13:46 2023 " "Processing ended: Mon Mar 06 22:13:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678162426914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678162426914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678162426914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678162426914 ""}
>>>>>>> Stashed changes
