
NUCLEO-F767ZI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a9c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08002c9c  08002c9c  00012c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d28  08002d28  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002d28  08002d28  00012d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002d30  08002d30  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d30  08002d30  00012d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d34  08002d34  00012d34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002d38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000070  08002da8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08002da8  00020130  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a8bc  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001411  00000000  00000000  0002a95a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000610  00000000  00000000  0002bd70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005a8  00000000  00000000  0002c380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028f35  00000000  00000000  0002c928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000087e4  00000000  00000000  0005585d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2a7b  00000000  00000000  0005e041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00150abc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c00  00000000  00000000  00150b10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	08002c84 	.word	0x08002c84

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	08002c84 	.word	0x08002c84

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <SysTick_Handler>:
 */
#include "main.h"

/* This function handles System tick timer. */
extern "C" void SysTick_Handler( void )
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80005ec:	f000 fa36 	bl	8000a5c <HAL_IncTick>
	// Invoke callback if it exists.
	HAL_SYSTICK_IRQHandler();
 80005f0:	f000 fb82 	bl	8000cf8 <HAL_SYSTICK_IRQHandler>
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <main>:
#ifdef USE_UART_EXAMPLE
static inline char convert_to_Upper( char c );
#endif // USE_UART_EXAMPLE

int main( void )
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005fc:	f000 f9f1 	bl	80009e2 <HAL_Init>

	// Print current settings of clocks.
	displayClkInfo();
 8000600:	f000 f8d4 	bl	80007ac <_ZL14displayClkInfov>

	/* Configure the system clock */
	SystemClock_Config();
 8000604:	f000 f804 	bl	8000610 <_ZL18SystemClock_Configv>
	HAL_UART_Receive_IT(&huart3, (std::uint8_t *)&recv_data[cnt], 1);
#endif // USE_UART_EXAMPLE

#if defined( USE_HSE_EXAMPLE ) || defined( USE_PLL_EXAMPLE )
	// Print current settings of clocks.
	displayClkInfo();
 8000608:	f000 f8d0 	bl	80007ac <_ZL14displayClkInfov>
#endif // USE_HSE_EXAMPLE or USE_PLL_EXAMPLE

	while(true)
 800060c:	e7fe      	b.n	800060c <main+0x14>
	...

08000610 <_ZL18SystemClock_Configv>:
}

#endif // USE_UART_EXAMPLE

static void SystemClock_Config( void )
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b096      	sub	sp, #88	; 0x58
 8000614:	af00      	add	r7, sp, #0
	HAL_SYSTICK_Config( ( HAL_RCC_GetHCLKFreq() / 1000 ) );
#endif // USE_HSE_EXAMPLE

#ifdef USE_PLL_EXAMPLE
	// Configure the Clock Source.
	RCC_OscInitTypeDef Osc_init{0};
 8000616:	f107 0320 	add.w	r3, r7, #32
 800061a:	2234      	movs	r2, #52	; 0x34
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f001 feec 	bl	80023fc <memset>
//	Osc_init.PLL.PLLP = RCC_PLLP_DIV2;
	/* End of 120Mhz specific configuration */
	/* Configure PLL to generate 216MHz clock for SYSCLK using HSE as source. */

	// This configuration requires Power Scale 1 and Over drive ON.
	__HAL_RCC_PWR_CLK_ENABLE();
 8000624:	4b3f      	ldr	r3, [pc, #252]	; (8000724 <_ZL18SystemClock_Configv+0x114>)
 8000626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000628:	4a3e      	ldr	r2, [pc, #248]	; (8000724 <_ZL18SystemClock_Configv+0x114>)
 800062a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800062e:	6413      	str	r3, [r2, #64]	; 0x40
 8000630:	4b3c      	ldr	r3, [pc, #240]	; (8000724 <_ZL18SystemClock_Configv+0x114>)
 8000632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000638:	60bb      	str	r3, [r7, #8]
 800063a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG( PWR_REGULATOR_VOLTAGE_SCALE1 );
 800063c:	4b3a      	ldr	r3, [pc, #232]	; (8000728 <_ZL18SystemClock_Configv+0x118>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a39      	ldr	r2, [pc, #228]	; (8000728 <_ZL18SystemClock_Configv+0x118>)
 8000642:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000646:	6013      	str	r3, [r2, #0]
 8000648:	4b37      	ldr	r3, [pc, #220]	; (8000728 <_ZL18SystemClock_Configv+0x118>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000650:	607b      	str	r3, [r7, #4]
 8000652:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_OVERDRIVE_ENABLE();
 8000654:	4b34      	ldr	r3, [pc, #208]	; (8000728 <_ZL18SystemClock_Configv+0x118>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a33      	ldr	r2, [pc, #204]	; (8000728 <_ZL18SystemClock_Configv+0x118>)
 800065a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800065e:	6013      	str	r3, [r2, #0]

	Osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000660:	2301      	movs	r3, #1
 8000662:	623b      	str	r3, [r7, #32]
	Osc_init.HSEState = RCC_HSE_BYPASS;
 8000664:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000668:	627b      	str	r3, [r7, #36]	; 0x24
	Osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800066a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800066e:	63fb      	str	r3, [r7, #60]	; 0x3c
	Osc_init.PLL.PLLState = RCC_PLL_ON;
 8000670:	2302      	movs	r3, #2
 8000672:	63bb      	str	r3, [r7, #56]	; 0x38
	Osc_init.PLL.PLLM = 4;
 8000674:	2304      	movs	r3, #4
 8000676:	643b      	str	r3, [r7, #64]	; 0x40
	Osc_init.PLL.PLLN = 216;
 8000678:	23d8      	movs	r3, #216	; 0xd8
 800067a:	647b      	str	r3, [r7, #68]	; 0x44
	Osc_init.PLL.PLLP = RCC_PLLP_DIV2;
 800067c:	2302      	movs	r3, #2
 800067e:	64bb      	str	r3, [r7, #72]	; 0x48
	/* End of 120Mhz specific configuration */
	Osc_init.PLL.PLLQ = 2;
 8000680:	2302      	movs	r3, #2
 8000682:	64fb      	str	r3, [r7, #76]	; 0x4c
	Osc_init.PLL.PLLR = 2;
 8000684:	2302      	movs	r3, #2
 8000686:	653b      	str	r3, [r7, #80]	; 0x50
	if ( HAL_RCC_OscConfig(&Osc_init) != HAL_OK )
 8000688:	f107 0320 	add.w	r3, r7, #32
 800068c:	4618      	mov	r0, r3
 800068e:	f000 fced 	bl	800106c <HAL_RCC_OscConfig>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	bf14      	ite	ne
 8000698:	2301      	movne	r3, #1
 800069a:	2300      	moveq	r3, #0
 800069c:	b2db      	uxtb	r3, r3
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <_ZL18SystemClock_Configv+0x96>
	{
		// Error in Oscillator or PLL configuration.
		Error_Handler();
 80006a2:	f000 f87f 	bl	80007a4 <_ZL13Error_Handlerv>
	}

	// Configure the various clocks.
	RCC_ClkInitTypeDef Clk_init{0};
 80006a6:	f107 030c 	add.w	r3, r7, #12
 80006aa:	2200      	movs	r2, #0
 80006ac:	601a      	str	r2, [r3, #0]
 80006ae:	605a      	str	r2, [r3, #4]
 80006b0:	609a      	str	r2, [r3, #8]
 80006b2:	60da      	str	r2, [r3, #12]
 80006b4:	611a      	str	r2, [r3, #16]
	Clk_init.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80006b6:	230f      	movs	r3, #15
 80006b8:	60fb      	str	r3, [r7, #12]
	Clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ba:	2302      	movs	r3, #2
 80006bc:	613b      	str	r3, [r7, #16]
	//Clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1; // for 50, 84 and 120Mhz configurations.
	//Clk_init.APB1CLKDivider = RCC_HCLK_DIV2;	// for 50 and 84 configurations.
	//Clk_init.APB1CLKDivider = RCC_HCLK_DIV4;	// for 128HHz configuration.
	//Clk_init.APB2CLKDivider = RCC_HCLK_DIV2;	// for 50, 84 and 128MHz configurations.
	std::uint32_t flash_latency{FLASH_LATENCY_0};
 80006be:	2300      	movs	r3, #0
 80006c0:	657b      	str	r3, [r7, #84]	; 0x54
	//flash_latency = FLASH_LATENCY_1; // for 50MHz configuration.
	//flash_latency = FLASH_LATENCY_2; // for 84MHz configuration.
	// for 216MHz configuration.
	Clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c2:	2300      	movs	r3, #0
 80006c4:	617b      	str	r3, [r7, #20]
	Clk_init.APB1CLKDivider = RCC_HCLK_DIV4;	// for 54HHz PCLK1.
 80006c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006ca:	61bb      	str	r3, [r7, #24]
	Clk_init.APB2CLKDivider = RCC_HCLK_DIV2;	// for 108HHz PCLK2.
 80006cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006d0:	61fb      	str	r3, [r7, #28]
//	flash_latency = FLASH_LATENCY_4; // for 120MHz configuration.
	flash_latency = FLASH_LATENCY_7; // for 216MHz configuration.
 80006d2:	2307      	movs	r3, #7
 80006d4:	657b      	str	r3, [r7, #84]	; 0x54
	if ( HAL_RCC_ClockConfig( &Clk_init, flash_latency ) != HAL_OK )
 80006d6:	f107 030c 	add.w	r3, r7, #12
 80006da:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80006dc:	4618      	mov	r0, r3
 80006de:	f000 ff73 	bl	80015c8 <HAL_RCC_ClockConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	bf14      	ite	ne
 80006e8:	2301      	movne	r3, #1
 80006ea:	2300      	moveq	r3, #0
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <_ZL18SystemClock_Configv+0xe6>
	{
		// Error in Clock configuration.
		Error_Handler();
 80006f2:	f000 f857 	bl	80007a4 <_ZL13Error_Handlerv>
	}

	// Disable HSI
	__HAL_RCC_HSI_DISABLE();
 80006f6:	4b0b      	ldr	r3, [pc, #44]	; (8000724 <_ZL18SystemClock_Configv+0x114>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a0a      	ldr	r2, [pc, #40]	; (8000724 <_ZL18SystemClock_Configv+0x114>)
 80006fc:	f023 0301 	bic.w	r3, r3, #1
 8000700:	6013      	str	r3, [r2, #0]

	// Configure SysTick with new clock settings.
	HAL_SYSTICK_CLKSourceConfig( SYSTICK_CLKSOURCE_HCLK );
 8000702:	2004      	movs	r0, #4
 8000704:	f000 fadc 	bl	8000cc0 <HAL_SYSTICK_CLKSourceConfig>
	HAL_SYSTICK_Config( ( HAL_RCC_GetHCLKFreq() / 1000 ) );
 8000708:	f001 f92c 	bl	8001964 <HAL_RCC_GetHCLKFreq>
 800070c:	4603      	mov	r3, r0
 800070e:	4a07      	ldr	r2, [pc, #28]	; (800072c <_ZL18SystemClock_Configv+0x11c>)
 8000710:	fba2 2303 	umull	r2, r3, r2, r3
 8000714:	099b      	lsrs	r3, r3, #6
 8000716:	4618      	mov	r0, r3
 8000718:	f000 fac5 	bl	8000ca6 <HAL_SYSTICK_Config>
#endif // USE_PLL_EXAMPLE
}
 800071c:	bf00      	nop
 800071e:	3758      	adds	r7, #88	; 0x58
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	40023800 	.word	0x40023800
 8000728:	40007000 	.word	0x40007000
 800072c:	10624dd3 	.word	0x10624dd3

08000730 <_ZL10UART3_Initv>:

/* USART3 Initialization Function */
static void UART3_Init( void )
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
	std::memset( &huart3, 0, sizeof(huart3) );
 8000734:	2284      	movs	r2, #132	; 0x84
 8000736:	2100      	movs	r1, #0
 8000738:	4818      	ldr	r0, [pc, #96]	; (800079c <_ZL10UART3_Initv+0x6c>)
 800073a:	f001 fe5f 	bl	80023fc <memset>
	/* UART High level initilization */
	huart3.Instance = USART3;
 800073e:	4b17      	ldr	r3, [pc, #92]	; (800079c <_ZL10UART3_Initv+0x6c>)
 8000740:	4a17      	ldr	r2, [pc, #92]	; (80007a0 <_ZL10UART3_Initv+0x70>)
 8000742:	601a      	str	r2, [r3, #0]

	huart3.Init.BaudRate = 115200U;
 8000744:	4b15      	ldr	r3, [pc, #84]	; (800079c <_ZL10UART3_Initv+0x6c>)
 8000746:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800074a:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800074c:	4b13      	ldr	r3, [pc, #76]	; (800079c <_ZL10UART3_Initv+0x6c>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000752:	4b12      	ldr	r3, [pc, #72]	; (800079c <_ZL10UART3_Initv+0x6c>)
 8000754:	2200      	movs	r2, #0
 8000756:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000758:	4b10      	ldr	r3, [pc, #64]	; (800079c <_ZL10UART3_Initv+0x6c>)
 800075a:	2200      	movs	r2, #0
 800075c:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 800075e:	4b0f      	ldr	r3, [pc, #60]	; (800079c <_ZL10UART3_Initv+0x6c>)
 8000760:	220c      	movs	r2, #12
 8000762:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000764:	4b0d      	ldr	r3, [pc, #52]	; (800079c <_ZL10UART3_Initv+0x6c>)
 8000766:	2200      	movs	r2, #0
 8000768:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800076a:	4b0c      	ldr	r3, [pc, #48]	; (800079c <_ZL10UART3_Initv+0x6c>)
 800076c:	2200      	movs	r2, #0
 800076e:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000770:	4b0a      	ldr	r3, [pc, #40]	; (800079c <_ZL10UART3_Initv+0x6c>)
 8000772:	2200      	movs	r2, #0
 8000774:	621a      	str	r2, [r3, #32]

	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000776:	4b09      	ldr	r3, [pc, #36]	; (800079c <_ZL10UART3_Initv+0x6c>)
 8000778:	2200      	movs	r2, #0
 800077a:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_UART_Init( &huart3 ) != HAL_OK)
 800077c:	4807      	ldr	r0, [pc, #28]	; (800079c <_ZL10UART3_Initv+0x6c>)
 800077e:	f001 f925 	bl	80019cc <HAL_UART_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	bf14      	ite	ne
 8000788:	2301      	movne	r3, #1
 800078a:	2300      	moveq	r3, #0
 800078c:	b2db      	uxtb	r3, r3
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <_ZL10UART3_Initv+0x66>
	{
		// Initialization Error.
		Error_Handler();
 8000792:	f000 f807 	bl	80007a4 <_ZL13Error_Handlerv>
	}
}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	2000008c 	.word	0x2000008c
 80007a0:	40004800 	.word	0x40004800

080007a4 <_ZL13Error_Handlerv>:
	return retVal;
}
#endif // USE_UART_EXAMPLE

static void Error_Handler( void )
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
	for (;;);
 80007a8:	e7fe      	b.n	80007a8 <_ZL13Error_Handlerv+0x4>
	...

080007ac <_ZL14displayClkInfov>:
}

static void displayClkInfo( void )
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 80007b2:	af00      	add	r7, sp, #0
	char msg[1024];

	/* Configure the UART for debug console */
	UART3_Init();
 80007b4:	f7ff ffbc 	bl	8000730 <_ZL10UART3_Initv>

	std::sprintf (msg, "SYSCLK:%luMHZ\r\n", ( HAL_RCC_GetSysClockFreq() / 1000000 ) );
 80007b8:	f000 fff2 	bl	80017a0 <HAL_RCC_GetSysClockFreq>
 80007bc:	4603      	mov	r3, r0
 80007be:	4a31      	ldr	r2, [pc, #196]	; (8000884 <_ZL14displayClkInfov+0xd8>)
 80007c0:	fba2 2303 	umull	r2, r3, r2, r3
 80007c4:	0c9a      	lsrs	r2, r3, #18
 80007c6:	463b      	mov	r3, r7
 80007c8:	492f      	ldr	r1, [pc, #188]	; (8000888 <_ZL14displayClkInfov+0xdc>)
 80007ca:	4618      	mov	r0, r3
 80007cc:	f001 fe1e 	bl	800240c <siprintf>
	HAL_UART_Transmit( &huart3, (const std::uint8_t *)msg, std::strlen(msg), HAL_MAX_DELAY );
 80007d0:	463b      	mov	r3, r7
 80007d2:	4618      	mov	r0, r3
 80007d4:	f7ff fd34 	bl	8000240 <strlen>
 80007d8:	4603      	mov	r3, r0
 80007da:	b29a      	uxth	r2, r3
 80007dc:	4639      	mov	r1, r7
 80007de:	f04f 33ff 	mov.w	r3, #4294967295
 80007e2:	482a      	ldr	r0, [pc, #168]	; (800088c <_ZL14displayClkInfov+0xe0>)
 80007e4:	f001 f940 	bl	8001a68 <HAL_UART_Transmit>
	std::sprintf( msg, "HCLK:%luMHZ\r\n", ( HAL_RCC_GetHCLKFreq() / 1000000 ) );
 80007e8:	f001 f8bc 	bl	8001964 <HAL_RCC_GetHCLKFreq>
 80007ec:	4603      	mov	r3, r0
 80007ee:	4a25      	ldr	r2, [pc, #148]	; (8000884 <_ZL14displayClkInfov+0xd8>)
 80007f0:	fba2 2303 	umull	r2, r3, r2, r3
 80007f4:	0c9a      	lsrs	r2, r3, #18
 80007f6:	463b      	mov	r3, r7
 80007f8:	4925      	ldr	r1, [pc, #148]	; (8000890 <_ZL14displayClkInfov+0xe4>)
 80007fa:	4618      	mov	r0, r3
 80007fc:	f001 fe06 	bl	800240c <siprintf>
	HAL_UART_Transmit( &huart3, (const std::uint8_t *)msg, std::strlen(msg), HAL_MAX_DELAY );
 8000800:	463b      	mov	r3, r7
 8000802:	4618      	mov	r0, r3
 8000804:	f7ff fd1c 	bl	8000240 <strlen>
 8000808:	4603      	mov	r3, r0
 800080a:	b29a      	uxth	r2, r3
 800080c:	4639      	mov	r1, r7
 800080e:	f04f 33ff 	mov.w	r3, #4294967295
 8000812:	481e      	ldr	r0, [pc, #120]	; (800088c <_ZL14displayClkInfov+0xe0>)
 8000814:	f001 f928 	bl	8001a68 <HAL_UART_Transmit>
	std::sprintf( msg, "PCLK1:%luMHZ\r\n", ( HAL_RCC_GetPCLK1Freq() / 1000000 ) );
 8000818:	f001 f8b0 	bl	800197c <HAL_RCC_GetPCLK1Freq>
 800081c:	4603      	mov	r3, r0
 800081e:	4a19      	ldr	r2, [pc, #100]	; (8000884 <_ZL14displayClkInfov+0xd8>)
 8000820:	fba2 2303 	umull	r2, r3, r2, r3
 8000824:	0c9a      	lsrs	r2, r3, #18
 8000826:	463b      	mov	r3, r7
 8000828:	491a      	ldr	r1, [pc, #104]	; (8000894 <_ZL14displayClkInfov+0xe8>)
 800082a:	4618      	mov	r0, r3
 800082c:	f001 fdee 	bl	800240c <siprintf>
	HAL_UART_Transmit( &huart3, (const std::uint8_t *)msg, std::strlen(msg), HAL_MAX_DELAY );
 8000830:	463b      	mov	r3, r7
 8000832:	4618      	mov	r0, r3
 8000834:	f7ff fd04 	bl	8000240 <strlen>
 8000838:	4603      	mov	r3, r0
 800083a:	b29a      	uxth	r2, r3
 800083c:	4639      	mov	r1, r7
 800083e:	f04f 33ff 	mov.w	r3, #4294967295
 8000842:	4812      	ldr	r0, [pc, #72]	; (800088c <_ZL14displayClkInfov+0xe0>)
 8000844:	f001 f910 	bl	8001a68 <HAL_UART_Transmit>
	std::sprintf( msg, "PCLK2:%luMHZ\r\n", ( HAL_RCC_GetPCLK2Freq() / 1000000 ) );
 8000848:	f001 f8ac 	bl	80019a4 <HAL_RCC_GetPCLK2Freq>
 800084c:	4603      	mov	r3, r0
 800084e:	4a0d      	ldr	r2, [pc, #52]	; (8000884 <_ZL14displayClkInfov+0xd8>)
 8000850:	fba2 2303 	umull	r2, r3, r2, r3
 8000854:	0c9a      	lsrs	r2, r3, #18
 8000856:	463b      	mov	r3, r7
 8000858:	490f      	ldr	r1, [pc, #60]	; (8000898 <_ZL14displayClkInfov+0xec>)
 800085a:	4618      	mov	r0, r3
 800085c:	f001 fdd6 	bl	800240c <siprintf>
	HAL_UART_Transmit( &huart3, (const std::uint8_t *)msg, std::strlen(msg), HAL_MAX_DELAY );
 8000860:	463b      	mov	r3, r7
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff fcec 	bl	8000240 <strlen>
 8000868:	4603      	mov	r3, r0
 800086a:	b29a      	uxth	r2, r3
 800086c:	4639      	mov	r1, r7
 800086e:	f04f 33ff 	mov.w	r3, #4294967295
 8000872:	4806      	ldr	r0, [pc, #24]	; (800088c <_ZL14displayClkInfov+0xe0>)
 8000874:	f001 f8f8 	bl	8001a68 <HAL_UART_Transmit>
}
 8000878:	bf00      	nop
 800087a:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	431bde83 	.word	0x431bde83
 8000888:	08002c9c 	.word	0x08002c9c
 800088c:	2000008c 	.word	0x2000008c
 8000890:	08002cac 	.word	0x08002cac
 8000894:	08002cbc 	.word	0x08002cbc
 8000898:	08002ccc 	.word	0x08002ccc

0800089c <HAL_MspInit>:
 */
#include "main.h"

/* Low level Processor specific initialization */
extern "C" void HAL_MspInit(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
	// Set the priority grouping of the processor.
	HAL_NVIC_SetPriorityGrouping( NVIC_PRIORITYGROUP_4 );
 80008a0:	2003      	movs	r0, #3
 80008a2:	f000 f9cb 	bl	8000c3c <HAL_NVIC_SetPriorityGrouping>

	// Enable the required system exceptions (Usage, bus and memory fault exceptions).
	SCB->SHCSR |= ( (1U << 18U) | (1U << 17U) | (1U << 16U) );
 80008a6:	4b0d      	ldr	r3, [pc, #52]	; (80008dc <HAL_MspInit+0x40>)
 80008a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008aa:	4a0c      	ldr	r2, [pc, #48]	; (80008dc <HAL_MspInit+0x40>)
 80008ac:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 80008b0:	6253      	str	r3, [r2, #36]	; 0x24

	// Configure the priority of the system exceptions.
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2100      	movs	r1, #0
 80008b6:	f06f 0009 	mvn.w	r0, #9
 80008ba:	f000 f9ca 	bl	8000c52 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	2100      	movs	r1, #0
 80008c2:	f06f 000a 	mvn.w	r0, #10
 80008c6:	f000 f9c4 	bl	8000c52 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2100      	movs	r1, #0
 80008ce:	f06f 000b 	mvn.w	r0, #11
 80008d2:	f000 f9be 	bl	8000c52 <HAL_NVIC_SetPriority>
}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	e000ed00 	.word	0xe000ed00

080008e0 <HAL_UART_MspInit>:

/* UART Low level initilization */
extern "C" void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b08a      	sub	sp, #40	; 0x28
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef USART3_gpio_config{0};
 80008e8:	f107 0314 	add.w	r3, r7, #20
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]
 80008f6:	611a      	str	r2, [r3, #16]

	// Enable the clock for USART3 peripheral.
	__HAL_RCC_USART3_CLK_ENABLE();
 80008f8:	4b1a      	ldr	r3, [pc, #104]	; (8000964 <HAL_UART_MspInit+0x84>)
 80008fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fc:	4a19      	ldr	r2, [pc, #100]	; (8000964 <HAL_UART_MspInit+0x84>)
 80008fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000902:	6413      	str	r3, [r2, #64]	; 0x40
 8000904:	4b17      	ldr	r3, [pc, #92]	; (8000964 <HAL_UART_MspInit+0x84>)
 8000906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000908:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800090c:	613b      	str	r3, [r7, #16]
 800090e:	693b      	ldr	r3, [r7, #16]

	// Enable the clock for GPIOD peripheral.
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000910:	4b14      	ldr	r3, [pc, #80]	; (8000964 <HAL_UART_MspInit+0x84>)
 8000912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000914:	4a13      	ldr	r2, [pc, #76]	; (8000964 <HAL_UART_MspInit+0x84>)
 8000916:	f043 0308 	orr.w	r3, r3, #8
 800091a:	6313      	str	r3, [r2, #48]	; 0x30
 800091c:	4b11      	ldr	r3, [pc, #68]	; (8000964 <HAL_UART_MspInit+0x84>)
 800091e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000920:	f003 0308 	and.w	r3, r3, #8
 8000924:	60fb      	str	r3, [r7, #12]
 8000926:	68fb      	ldr	r3, [r7, #12]

	// Do the GPIO multiplexing. PD8 is USART3 Tx and PD9 is USART3 Rx.
	USART3_gpio_config.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8000928:	f44f 7340 	mov.w	r3, #768	; 0x300
 800092c:	617b      	str	r3, [r7, #20]
	USART3_gpio_config.Mode = GPIO_MODE_AF_PP;
 800092e:	2302      	movs	r3, #2
 8000930:	61bb      	str	r3, [r7, #24]
	USART3_gpio_config.Pull = GPIO_PULLUP;
 8000932:	2301      	movs	r3, #1
 8000934:	61fb      	str	r3, [r7, #28]
	USART3_gpio_config.Speed = GPIO_SPEED_FREQ_LOW;
 8000936:	2300      	movs	r3, #0
 8000938:	623b      	str	r3, [r7, #32]
	USART3_gpio_config.Alternate = GPIO_AF7_USART3;
 800093a:	2307      	movs	r3, #7
 800093c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOD, &USART3_gpio_config);
 800093e:	f107 0314 	add.w	r3, r7, #20
 8000942:	4619      	mov	r1, r3
 8000944:	4808      	ldr	r0, [pc, #32]	; (8000968 <HAL_UART_MspInit+0x88>)
 8000946:	f000 f9e5 	bl	8000d14 <HAL_GPIO_Init>

	// Enable the IRQ and set up the priority (NVIC settings)
	HAL_NVIC_SetPriority(USART3_IRQn, 0x0F, 0);
 800094a:	2200      	movs	r2, #0
 800094c:	210f      	movs	r1, #15
 800094e:	2027      	movs	r0, #39	; 0x27
 8000950:	f000 f97f 	bl	8000c52 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000954:	2027      	movs	r0, #39	; 0x27
 8000956:	f000 f998 	bl	8000c8a <HAL_NVIC_EnableIRQ>
}
 800095a:	bf00      	nop
 800095c:	3728      	adds	r7, #40	; 0x28
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	40023800 	.word	0x40023800
 8000968:	40020c00 	.word	0x40020c00

0800096c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000970:	4b06      	ldr	r3, [pc, #24]	; (800098c <SystemInit+0x20>)
 8000972:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000976:	4a05      	ldr	r2, [pc, #20]	; (800098c <SystemInit+0x20>)
 8000978:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800097c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000980:	bf00      	nop
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	e000ed00 	.word	0xe000ed00

08000990 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000990:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000994:	480d      	ldr	r0, [pc, #52]	; (80009cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000996:	490e      	ldr	r1, [pc, #56]	; (80009d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000998:	4a0e      	ldr	r2, [pc, #56]	; (80009d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800099a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800099c:	e002      	b.n	80009a4 <LoopCopyDataInit>

0800099e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800099e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009a2:	3304      	adds	r3, #4

080009a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009a8:	d3f9      	bcc.n	800099e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009aa:	4a0b      	ldr	r2, [pc, #44]	; (80009d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80009ac:	4c0b      	ldr	r4, [pc, #44]	; (80009dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80009ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009b0:	e001      	b.n	80009b6 <LoopFillZerobss>

080009b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009b4:	3204      	adds	r2, #4

080009b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009b8:	d3fb      	bcc.n	80009b2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80009ba:	f7ff ffd7 	bl	800096c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009be:	f001 fcf9 	bl	80023b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009c2:	f7ff fe19 	bl	80005f8 <main>
  bx  lr    
 80009c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009c8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80009cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009d0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80009d4:	08002d38 	.word	0x08002d38
  ldr r2, =_sbss
 80009d8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80009dc:	20000130 	.word	0x20000130

080009e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009e0:	e7fe      	b.n	80009e0 <ADC_IRQHandler>

080009e2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009e2:	b580      	push	{r7, lr}
 80009e4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009e6:	2003      	movs	r0, #3
 80009e8:	f000 f928 	bl	8000c3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ec:	2000      	movs	r0, #0
 80009ee:	f000 f805 	bl	80009fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009f2:	f7ff ff53 	bl	800089c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009f6:	2300      	movs	r3, #0
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	bd80      	pop	{r7, pc}

080009fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a04:	4b12      	ldr	r3, [pc, #72]	; (8000a50 <HAL_InitTick+0x54>)
 8000a06:	681a      	ldr	r2, [r3, #0]
 8000a08:	4b12      	ldr	r3, [pc, #72]	; (8000a54 <HAL_InitTick+0x58>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a12:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f000 f943 	bl	8000ca6 <HAL_SYSTICK_Config>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a26:	2301      	movs	r3, #1
 8000a28:	e00e      	b.n	8000a48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2b0f      	cmp	r3, #15
 8000a2e:	d80a      	bhi.n	8000a46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a30:	2200      	movs	r2, #0
 8000a32:	6879      	ldr	r1, [r7, #4]
 8000a34:	f04f 30ff 	mov.w	r0, #4294967295
 8000a38:	f000 f90b 	bl	8000c52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a3c:	4a06      	ldr	r2, [pc, #24]	; (8000a58 <HAL_InitTick+0x5c>)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a42:	2300      	movs	r3, #0
 8000a44:	e000      	b.n	8000a48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a46:	2301      	movs	r3, #1
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	3708      	adds	r7, #8
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	20000000 	.word	0x20000000
 8000a54:	20000008 	.word	0x20000008
 8000a58:	20000004 	.word	0x20000004

08000a5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a60:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <HAL_IncTick+0x20>)
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	461a      	mov	r2, r3
 8000a66:	4b06      	ldr	r3, [pc, #24]	; (8000a80 <HAL_IncTick+0x24>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4413      	add	r3, r2
 8000a6c:	4a04      	ldr	r2, [pc, #16]	; (8000a80 <HAL_IncTick+0x24>)
 8000a6e:	6013      	str	r3, [r2, #0]
}
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	20000008 	.word	0x20000008
 8000a80:	2000011c 	.word	0x2000011c

08000a84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  return uwTick;
 8000a88:	4b03      	ldr	r3, [pc, #12]	; (8000a98 <HAL_GetTick+0x14>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	2000011c 	.word	0x2000011c

08000a9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b085      	sub	sp, #20
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	f003 0307 	and.w	r3, r3, #7
 8000aaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000aac:	4b0b      	ldr	r3, [pc, #44]	; (8000adc <__NVIC_SetPriorityGrouping+0x40>)
 8000aae:	68db      	ldr	r3, [r3, #12]
 8000ab0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ab2:	68ba      	ldr	r2, [r7, #8]
 8000ab4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ab8:	4013      	ands	r3, r2
 8000aba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000ac4:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aca:	4a04      	ldr	r2, [pc, #16]	; (8000adc <__NVIC_SetPriorityGrouping+0x40>)
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	60d3      	str	r3, [r2, #12]
}
 8000ad0:	bf00      	nop
 8000ad2:	3714      	adds	r7, #20
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	e000ed00 	.word	0xe000ed00
 8000ae0:	05fa0000 	.word	0x05fa0000

08000ae4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ae8:	4b04      	ldr	r3, [pc, #16]	; (8000afc <__NVIC_GetPriorityGrouping+0x18>)
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	0a1b      	lsrs	r3, r3, #8
 8000aee:	f003 0307 	and.w	r3, r3, #7
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr
 8000afc:	e000ed00 	.word	0xe000ed00

08000b00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4603      	mov	r3, r0
 8000b08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	db0b      	blt.n	8000b2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	f003 021f 	and.w	r2, r3, #31
 8000b18:	4907      	ldr	r1, [pc, #28]	; (8000b38 <__NVIC_EnableIRQ+0x38>)
 8000b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1e:	095b      	lsrs	r3, r3, #5
 8000b20:	2001      	movs	r0, #1
 8000b22:	fa00 f202 	lsl.w	r2, r0, r2
 8000b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b2a:	bf00      	nop
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	e000e100 	.word	0xe000e100

08000b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	6039      	str	r1, [r7, #0]
 8000b46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	db0a      	blt.n	8000b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	b2da      	uxtb	r2, r3
 8000b54:	490c      	ldr	r1, [pc, #48]	; (8000b88 <__NVIC_SetPriority+0x4c>)
 8000b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b5a:	0112      	lsls	r2, r2, #4
 8000b5c:	b2d2      	uxtb	r2, r2
 8000b5e:	440b      	add	r3, r1
 8000b60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b64:	e00a      	b.n	8000b7c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	b2da      	uxtb	r2, r3
 8000b6a:	4908      	ldr	r1, [pc, #32]	; (8000b8c <__NVIC_SetPriority+0x50>)
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	f003 030f 	and.w	r3, r3, #15
 8000b72:	3b04      	subs	r3, #4
 8000b74:	0112      	lsls	r2, r2, #4
 8000b76:	b2d2      	uxtb	r2, r2
 8000b78:	440b      	add	r3, r1
 8000b7a:	761a      	strb	r2, [r3, #24]
}
 8000b7c:	bf00      	nop
 8000b7e:	370c      	adds	r7, #12
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr
 8000b88:	e000e100 	.word	0xe000e100
 8000b8c:	e000ed00 	.word	0xe000ed00

08000b90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b089      	sub	sp, #36	; 0x24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	60f8      	str	r0, [r7, #12]
 8000b98:	60b9      	str	r1, [r7, #8]
 8000b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	f003 0307 	and.w	r3, r3, #7
 8000ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ba4:	69fb      	ldr	r3, [r7, #28]
 8000ba6:	f1c3 0307 	rsb	r3, r3, #7
 8000baa:	2b04      	cmp	r3, #4
 8000bac:	bf28      	it	cs
 8000bae:	2304      	movcs	r3, #4
 8000bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bb2:	69fb      	ldr	r3, [r7, #28]
 8000bb4:	3304      	adds	r3, #4
 8000bb6:	2b06      	cmp	r3, #6
 8000bb8:	d902      	bls.n	8000bc0 <NVIC_EncodePriority+0x30>
 8000bba:	69fb      	ldr	r3, [r7, #28]
 8000bbc:	3b03      	subs	r3, #3
 8000bbe:	e000      	b.n	8000bc2 <NVIC_EncodePriority+0x32>
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8000bc8:	69bb      	ldr	r3, [r7, #24]
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	43da      	mvns	r2, r3
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	401a      	ands	r2, r3
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bd8:	f04f 31ff 	mov.w	r1, #4294967295
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	fa01 f303 	lsl.w	r3, r1, r3
 8000be2:	43d9      	mvns	r1, r3
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be8:	4313      	orrs	r3, r2
         );
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	3724      	adds	r7, #36	; 0x24
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
	...

08000bf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c08:	d301      	bcc.n	8000c0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e00f      	b.n	8000c2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c0e:	4a0a      	ldr	r2, [pc, #40]	; (8000c38 <SysTick_Config+0x40>)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	3b01      	subs	r3, #1
 8000c14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c16:	210f      	movs	r1, #15
 8000c18:	f04f 30ff 	mov.w	r0, #4294967295
 8000c1c:	f7ff ff8e 	bl	8000b3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c20:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <SysTick_Config+0x40>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c26:	4b04      	ldr	r3, [pc, #16]	; (8000c38 <SysTick_Config+0x40>)
 8000c28:	2207      	movs	r2, #7
 8000c2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c2c:	2300      	movs	r3, #0
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	e000e010 	.word	0xe000e010

08000c3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f7ff ff29 	bl	8000a9c <__NVIC_SetPriorityGrouping>
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b086      	sub	sp, #24
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	4603      	mov	r3, r0
 8000c5a:	60b9      	str	r1, [r7, #8]
 8000c5c:	607a      	str	r2, [r7, #4]
 8000c5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c64:	f7ff ff3e 	bl	8000ae4 <__NVIC_GetPriorityGrouping>
 8000c68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c6a:	687a      	ldr	r2, [r7, #4]
 8000c6c:	68b9      	ldr	r1, [r7, #8]
 8000c6e:	6978      	ldr	r0, [r7, #20]
 8000c70:	f7ff ff8e 	bl	8000b90 <NVIC_EncodePriority>
 8000c74:	4602      	mov	r2, r0
 8000c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c7a:	4611      	mov	r1, r2
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff ff5d 	bl	8000b3c <__NVIC_SetPriority>
}
 8000c82:	bf00      	nop
 8000c84:	3718      	adds	r7, #24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b082      	sub	sp, #8
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	4603      	mov	r3, r0
 8000c92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff ff31 	bl	8000b00 <__NVIC_EnableIRQ>
}
 8000c9e:	bf00      	nop
 8000ca0:	3708      	adds	r7, #8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	b082      	sub	sp, #8
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cae:	6878      	ldr	r0, [r7, #4]
 8000cb0:	f7ff ffa2 	bl	8000bf8 <SysTick_Config>
 8000cb4:	4603      	mov	r3, r0
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
	...

08000cc0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2b04      	cmp	r3, #4
 8000ccc:	d106      	bne.n	8000cdc <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000cce:	4b09      	ldr	r3, [pc, #36]	; (8000cf4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a08      	ldr	r2, [pc, #32]	; (8000cf4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000cd4:	f043 0304 	orr.w	r3, r3, #4
 8000cd8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000cda:	e005      	b.n	8000ce8 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000cdc:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a04      	ldr	r2, [pc, #16]	; (8000cf4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000ce2:	f023 0304 	bic.w	r3, r3, #4
 8000ce6:	6013      	str	r3, [r2, #0]
}
 8000ce8:	bf00      	nop
 8000cea:	370c      	adds	r7, #12
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr
 8000cf4:	e000e010 	.word	0xe000e010

08000cf8 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000cfc:	f000 f802 	bl	8000d04 <HAL_SYSTICK_Callback>
}
 8000d00:	bf00      	nop
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000d08:	bf00      	nop
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
	...

08000d14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b089      	sub	sp, #36	; 0x24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000d22:	2300      	movs	r3, #0
 8000d24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000d26:	2300      	movs	r3, #0
 8000d28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000d2e:	2300      	movs	r3, #0
 8000d30:	61fb      	str	r3, [r7, #28]
 8000d32:	e175      	b.n	8001020 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000d34:	2201      	movs	r2, #1
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	697a      	ldr	r2, [r7, #20]
 8000d44:	4013      	ands	r3, r2
 8000d46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d48:	693a      	ldr	r2, [r7, #16]
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	f040 8164 	bne.w	800101a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	f003 0303 	and.w	r3, r3, #3
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	d005      	beq.n	8000d6a <HAL_GPIO_Init+0x56>
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	f003 0303 	and.w	r3, r3, #3
 8000d66:	2b02      	cmp	r3, #2
 8000d68:	d130      	bne.n	8000dcc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	005b      	lsls	r3, r3, #1
 8000d74:	2203      	movs	r2, #3
 8000d76:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7a:	43db      	mvns	r3, r3
 8000d7c:	69ba      	ldr	r2, [r7, #24]
 8000d7e:	4013      	ands	r3, r2
 8000d80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	68da      	ldr	r2, [r3, #12]
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	005b      	lsls	r3, r3, #1
 8000d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8e:	69ba      	ldr	r2, [r7, #24]
 8000d90:	4313      	orrs	r3, r2
 8000d92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	69ba      	ldr	r2, [r7, #24]
 8000d98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000da0:	2201      	movs	r2, #1
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	fa02 f303 	lsl.w	r3, r2, r3
 8000da8:	43db      	mvns	r3, r3
 8000daa:	69ba      	ldr	r2, [r7, #24]
 8000dac:	4013      	ands	r3, r2
 8000dae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	091b      	lsrs	r3, r3, #4
 8000db6:	f003 0201 	and.w	r2, r3, #1
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc0:	69ba      	ldr	r2, [r7, #24]
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	69ba      	ldr	r2, [r7, #24]
 8000dca:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f003 0303 	and.w	r3, r3, #3
 8000dd4:	2b03      	cmp	r3, #3
 8000dd6:	d017      	beq.n	8000e08 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	68db      	ldr	r3, [r3, #12]
 8000ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	005b      	lsls	r3, r3, #1
 8000de2:	2203      	movs	r2, #3
 8000de4:	fa02 f303 	lsl.w	r3, r2, r3
 8000de8:	43db      	mvns	r3, r3
 8000dea:	69ba      	ldr	r2, [r7, #24]
 8000dec:	4013      	ands	r3, r2
 8000dee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	689a      	ldr	r2, [r3, #8]
 8000df4:	69fb      	ldr	r3, [r7, #28]
 8000df6:	005b      	lsls	r3, r3, #1
 8000df8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfc:	69ba      	ldr	r2, [r7, #24]
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	69ba      	ldr	r2, [r7, #24]
 8000e06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	f003 0303 	and.w	r3, r3, #3
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d123      	bne.n	8000e5c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	08da      	lsrs	r2, r3, #3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	3208      	adds	r2, #8
 8000e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	f003 0307 	and.w	r3, r3, #7
 8000e28:	009b      	lsls	r3, r3, #2
 8000e2a:	220f      	movs	r2, #15
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	43db      	mvns	r3, r3
 8000e32:	69ba      	ldr	r2, [r7, #24]
 8000e34:	4013      	ands	r3, r2
 8000e36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	691a      	ldr	r2, [r3, #16]
 8000e3c:	69fb      	ldr	r3, [r7, #28]
 8000e3e:	f003 0307 	and.w	r3, r3, #7
 8000e42:	009b      	lsls	r3, r3, #2
 8000e44:	fa02 f303 	lsl.w	r3, r2, r3
 8000e48:	69ba      	ldr	r2, [r7, #24]
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	08da      	lsrs	r2, r3, #3
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	3208      	adds	r2, #8
 8000e56:	69b9      	ldr	r1, [r7, #24]
 8000e58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	2203      	movs	r2, #3
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	43db      	mvns	r3, r3
 8000e6e:	69ba      	ldr	r2, [r7, #24]
 8000e70:	4013      	ands	r3, r2
 8000e72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f003 0203 	and.w	r2, r3, #3
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	fa02 f303 	lsl.w	r3, r2, r3
 8000e84:	69ba      	ldr	r2, [r7, #24]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	69ba      	ldr	r2, [r7, #24]
 8000e8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	f000 80be 	beq.w	800101a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e9e:	4b66      	ldr	r3, [pc, #408]	; (8001038 <HAL_GPIO_Init+0x324>)
 8000ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ea2:	4a65      	ldr	r2, [pc, #404]	; (8001038 <HAL_GPIO_Init+0x324>)
 8000ea4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ea8:	6453      	str	r3, [r2, #68]	; 0x44
 8000eaa:	4b63      	ldr	r3, [pc, #396]	; (8001038 <HAL_GPIO_Init+0x324>)
 8000eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000eb6:	4a61      	ldr	r2, [pc, #388]	; (800103c <HAL_GPIO_Init+0x328>)
 8000eb8:	69fb      	ldr	r3, [r7, #28]
 8000eba:	089b      	lsrs	r3, r3, #2
 8000ebc:	3302      	adds	r3, #2
 8000ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000ec4:	69fb      	ldr	r3, [r7, #28]
 8000ec6:	f003 0303 	and.w	r3, r3, #3
 8000eca:	009b      	lsls	r3, r3, #2
 8000ecc:	220f      	movs	r2, #15
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	43db      	mvns	r3, r3
 8000ed4:	69ba      	ldr	r2, [r7, #24]
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4a58      	ldr	r2, [pc, #352]	; (8001040 <HAL_GPIO_Init+0x32c>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d037      	beq.n	8000f52 <HAL_GPIO_Init+0x23e>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4a57      	ldr	r2, [pc, #348]	; (8001044 <HAL_GPIO_Init+0x330>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d031      	beq.n	8000f4e <HAL_GPIO_Init+0x23a>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4a56      	ldr	r2, [pc, #344]	; (8001048 <HAL_GPIO_Init+0x334>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d02b      	beq.n	8000f4a <HAL_GPIO_Init+0x236>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4a55      	ldr	r2, [pc, #340]	; (800104c <HAL_GPIO_Init+0x338>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d025      	beq.n	8000f46 <HAL_GPIO_Init+0x232>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4a54      	ldr	r2, [pc, #336]	; (8001050 <HAL_GPIO_Init+0x33c>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d01f      	beq.n	8000f42 <HAL_GPIO_Init+0x22e>
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4a53      	ldr	r2, [pc, #332]	; (8001054 <HAL_GPIO_Init+0x340>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d019      	beq.n	8000f3e <HAL_GPIO_Init+0x22a>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4a52      	ldr	r2, [pc, #328]	; (8001058 <HAL_GPIO_Init+0x344>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d013      	beq.n	8000f3a <HAL_GPIO_Init+0x226>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4a51      	ldr	r2, [pc, #324]	; (800105c <HAL_GPIO_Init+0x348>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d00d      	beq.n	8000f36 <HAL_GPIO_Init+0x222>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a50      	ldr	r2, [pc, #320]	; (8001060 <HAL_GPIO_Init+0x34c>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d007      	beq.n	8000f32 <HAL_GPIO_Init+0x21e>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4a4f      	ldr	r2, [pc, #316]	; (8001064 <HAL_GPIO_Init+0x350>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d101      	bne.n	8000f2e <HAL_GPIO_Init+0x21a>
 8000f2a:	2309      	movs	r3, #9
 8000f2c:	e012      	b.n	8000f54 <HAL_GPIO_Init+0x240>
 8000f2e:	230a      	movs	r3, #10
 8000f30:	e010      	b.n	8000f54 <HAL_GPIO_Init+0x240>
 8000f32:	2308      	movs	r3, #8
 8000f34:	e00e      	b.n	8000f54 <HAL_GPIO_Init+0x240>
 8000f36:	2307      	movs	r3, #7
 8000f38:	e00c      	b.n	8000f54 <HAL_GPIO_Init+0x240>
 8000f3a:	2306      	movs	r3, #6
 8000f3c:	e00a      	b.n	8000f54 <HAL_GPIO_Init+0x240>
 8000f3e:	2305      	movs	r3, #5
 8000f40:	e008      	b.n	8000f54 <HAL_GPIO_Init+0x240>
 8000f42:	2304      	movs	r3, #4
 8000f44:	e006      	b.n	8000f54 <HAL_GPIO_Init+0x240>
 8000f46:	2303      	movs	r3, #3
 8000f48:	e004      	b.n	8000f54 <HAL_GPIO_Init+0x240>
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	e002      	b.n	8000f54 <HAL_GPIO_Init+0x240>
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e000      	b.n	8000f54 <HAL_GPIO_Init+0x240>
 8000f52:	2300      	movs	r3, #0
 8000f54:	69fa      	ldr	r2, [r7, #28]
 8000f56:	f002 0203 	and.w	r2, r2, #3
 8000f5a:	0092      	lsls	r2, r2, #2
 8000f5c:	4093      	lsls	r3, r2
 8000f5e:	69ba      	ldr	r2, [r7, #24]
 8000f60:	4313      	orrs	r3, r2
 8000f62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000f64:	4935      	ldr	r1, [pc, #212]	; (800103c <HAL_GPIO_Init+0x328>)
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	089b      	lsrs	r3, r3, #2
 8000f6a:	3302      	adds	r3, #2
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f72:	4b3d      	ldr	r3, [pc, #244]	; (8001068 <HAL_GPIO_Init+0x354>)
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	43db      	mvns	r3, r3
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	4013      	ands	r3, r2
 8000f80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d003      	beq.n	8000f96 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000f8e:	69ba      	ldr	r2, [r7, #24]
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	4313      	orrs	r3, r2
 8000f94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f96:	4a34      	ldr	r2, [pc, #208]	; (8001068 <HAL_GPIO_Init+0x354>)
 8000f98:	69bb      	ldr	r3, [r7, #24]
 8000f9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f9c:	4b32      	ldr	r3, [pc, #200]	; (8001068 <HAL_GPIO_Init+0x354>)
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	43db      	mvns	r3, r3
 8000fa6:	69ba      	ldr	r2, [r7, #24]
 8000fa8:	4013      	ands	r3, r2
 8000faa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d003      	beq.n	8000fc0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000fc0:	4a29      	ldr	r2, [pc, #164]	; (8001068 <HAL_GPIO_Init+0x354>)
 8000fc2:	69bb      	ldr	r3, [r7, #24]
 8000fc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000fc6:	4b28      	ldr	r3, [pc, #160]	; (8001068 <HAL_GPIO_Init+0x354>)
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d003      	beq.n	8000fea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fea:	4a1f      	ldr	r2, [pc, #124]	; (8001068 <HAL_GPIO_Init+0x354>)
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ff0:	4b1d      	ldr	r3, [pc, #116]	; (8001068 <HAL_GPIO_Init+0x354>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	43db      	mvns	r3, r3
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001008:	2b00      	cmp	r3, #0
 800100a:	d003      	beq.n	8001014 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	4313      	orrs	r3, r2
 8001012:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001014:	4a14      	ldr	r2, [pc, #80]	; (8001068 <HAL_GPIO_Init+0x354>)
 8001016:	69bb      	ldr	r3, [r7, #24]
 8001018:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	3301      	adds	r3, #1
 800101e:	61fb      	str	r3, [r7, #28]
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	2b0f      	cmp	r3, #15
 8001024:	f67f ae86 	bls.w	8000d34 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001028:	bf00      	nop
 800102a:	bf00      	nop
 800102c:	3724      	adds	r7, #36	; 0x24
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	40023800 	.word	0x40023800
 800103c:	40013800 	.word	0x40013800
 8001040:	40020000 	.word	0x40020000
 8001044:	40020400 	.word	0x40020400
 8001048:	40020800 	.word	0x40020800
 800104c:	40020c00 	.word	0x40020c00
 8001050:	40021000 	.word	0x40021000
 8001054:	40021400 	.word	0x40021400
 8001058:	40021800 	.word	0x40021800
 800105c:	40021c00 	.word	0x40021c00
 8001060:	40022000 	.word	0x40022000
 8001064:	40022400 	.word	0x40022400
 8001068:	40013c00 	.word	0x40013c00

0800106c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001074:	2300      	movs	r3, #0
 8001076:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d101      	bne.n	8001082 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e29b      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f003 0301 	and.w	r3, r3, #1
 800108a:	2b00      	cmp	r3, #0
 800108c:	f000 8087 	beq.w	800119e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001090:	4b96      	ldr	r3, [pc, #600]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	f003 030c 	and.w	r3, r3, #12
 8001098:	2b04      	cmp	r3, #4
 800109a:	d00c      	beq.n	80010b6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800109c:	4b93      	ldr	r3, [pc, #588]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	f003 030c 	and.w	r3, r3, #12
 80010a4:	2b08      	cmp	r3, #8
 80010a6:	d112      	bne.n	80010ce <HAL_RCC_OscConfig+0x62>
 80010a8:	4b90      	ldr	r3, [pc, #576]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80010b4:	d10b      	bne.n	80010ce <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b6:	4b8d      	ldr	r3, [pc, #564]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d06c      	beq.n	800119c <HAL_RCC_OscConfig+0x130>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d168      	bne.n	800119c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	e275      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010d6:	d106      	bne.n	80010e6 <HAL_RCC_OscConfig+0x7a>
 80010d8:	4b84      	ldr	r3, [pc, #528]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a83      	ldr	r2, [pc, #524]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80010de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010e2:	6013      	str	r3, [r2, #0]
 80010e4:	e02e      	b.n	8001144 <HAL_RCC_OscConfig+0xd8>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d10c      	bne.n	8001108 <HAL_RCC_OscConfig+0x9c>
 80010ee:	4b7f      	ldr	r3, [pc, #508]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a7e      	ldr	r2, [pc, #504]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80010f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010f8:	6013      	str	r3, [r2, #0]
 80010fa:	4b7c      	ldr	r3, [pc, #496]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4a7b      	ldr	r2, [pc, #492]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001100:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001104:	6013      	str	r3, [r2, #0]
 8001106:	e01d      	b.n	8001144 <HAL_RCC_OscConfig+0xd8>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001110:	d10c      	bne.n	800112c <HAL_RCC_OscConfig+0xc0>
 8001112:	4b76      	ldr	r3, [pc, #472]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a75      	ldr	r2, [pc, #468]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001118:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800111c:	6013      	str	r3, [r2, #0]
 800111e:	4b73      	ldr	r3, [pc, #460]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a72      	ldr	r2, [pc, #456]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001124:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001128:	6013      	str	r3, [r2, #0]
 800112a:	e00b      	b.n	8001144 <HAL_RCC_OscConfig+0xd8>
 800112c:	4b6f      	ldr	r3, [pc, #444]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a6e      	ldr	r2, [pc, #440]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001132:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001136:	6013      	str	r3, [r2, #0]
 8001138:	4b6c      	ldr	r3, [pc, #432]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a6b      	ldr	r2, [pc, #428]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 800113e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001142:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d013      	beq.n	8001174 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800114c:	f7ff fc9a 	bl	8000a84 <HAL_GetTick>
 8001150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001152:	e008      	b.n	8001166 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001154:	f7ff fc96 	bl	8000a84 <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b64      	cmp	r3, #100	; 0x64
 8001160:	d901      	bls.n	8001166 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e229      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001166:	4b61      	ldr	r3, [pc, #388]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d0f0      	beq.n	8001154 <HAL_RCC_OscConfig+0xe8>
 8001172:	e014      	b.n	800119e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001174:	f7ff fc86 	bl	8000a84 <HAL_GetTick>
 8001178:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800117a:	e008      	b.n	800118e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800117c:	f7ff fc82 	bl	8000a84 <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	2b64      	cmp	r3, #100	; 0x64
 8001188:	d901      	bls.n	800118e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800118a:	2303      	movs	r3, #3
 800118c:	e215      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800118e:	4b57      	ldr	r3, [pc, #348]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1f0      	bne.n	800117c <HAL_RCC_OscConfig+0x110>
 800119a:	e000      	b.n	800119e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800119c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 0302 	and.w	r3, r3, #2
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d069      	beq.n	800127e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011aa:	4b50      	ldr	r3, [pc, #320]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	f003 030c 	and.w	r3, r3, #12
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d00b      	beq.n	80011ce <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011b6:	4b4d      	ldr	r3, [pc, #308]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	f003 030c 	and.w	r3, r3, #12
 80011be:	2b08      	cmp	r3, #8
 80011c0:	d11c      	bne.n	80011fc <HAL_RCC_OscConfig+0x190>
 80011c2:	4b4a      	ldr	r3, [pc, #296]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d116      	bne.n	80011fc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ce:	4b47      	ldr	r3, [pc, #284]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d005      	beq.n	80011e6 <HAL_RCC_OscConfig+0x17a>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d001      	beq.n	80011e6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e1e9      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011e6:	4b41      	ldr	r3, [pc, #260]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	691b      	ldr	r3, [r3, #16]
 80011f2:	00db      	lsls	r3, r3, #3
 80011f4:	493d      	ldr	r1, [pc, #244]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80011f6:	4313      	orrs	r3, r2
 80011f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011fa:	e040      	b.n	800127e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d023      	beq.n	800124c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001204:	4b39      	ldr	r3, [pc, #228]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a38      	ldr	r2, [pc, #224]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 800120a:	f043 0301 	orr.w	r3, r3, #1
 800120e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001210:	f7ff fc38 	bl	8000a84 <HAL_GetTick>
 8001214:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001216:	e008      	b.n	800122a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001218:	f7ff fc34 	bl	8000a84 <HAL_GetTick>
 800121c:	4602      	mov	r2, r0
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	2b02      	cmp	r3, #2
 8001224:	d901      	bls.n	800122a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001226:	2303      	movs	r3, #3
 8001228:	e1c7      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800122a:	4b30      	ldr	r3, [pc, #192]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 0302 	and.w	r3, r3, #2
 8001232:	2b00      	cmp	r3, #0
 8001234:	d0f0      	beq.n	8001218 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001236:	4b2d      	ldr	r3, [pc, #180]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	691b      	ldr	r3, [r3, #16]
 8001242:	00db      	lsls	r3, r3, #3
 8001244:	4929      	ldr	r1, [pc, #164]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001246:	4313      	orrs	r3, r2
 8001248:	600b      	str	r3, [r1, #0]
 800124a:	e018      	b.n	800127e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800124c:	4b27      	ldr	r3, [pc, #156]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a26      	ldr	r2, [pc, #152]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001252:	f023 0301 	bic.w	r3, r3, #1
 8001256:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001258:	f7ff fc14 	bl	8000a84 <HAL_GetTick>
 800125c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800125e:	e008      	b.n	8001272 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001260:	f7ff fc10 	bl	8000a84 <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	2b02      	cmp	r3, #2
 800126c:	d901      	bls.n	8001272 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800126e:	2303      	movs	r3, #3
 8001270:	e1a3      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001272:	4b1e      	ldr	r3, [pc, #120]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	2b00      	cmp	r3, #0
 800127c:	d1f0      	bne.n	8001260 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f003 0308 	and.w	r3, r3, #8
 8001286:	2b00      	cmp	r3, #0
 8001288:	d038      	beq.n	80012fc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	695b      	ldr	r3, [r3, #20]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d019      	beq.n	80012c6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001292:	4b16      	ldr	r3, [pc, #88]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001294:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001296:	4a15      	ldr	r2, [pc, #84]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800129e:	f7ff fbf1 	bl	8000a84 <HAL_GetTick>
 80012a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012a4:	e008      	b.n	80012b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012a6:	f7ff fbed 	bl	8000a84 <HAL_GetTick>
 80012aa:	4602      	mov	r2, r0
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d901      	bls.n	80012b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80012b4:	2303      	movs	r3, #3
 80012b6:	e180      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012b8:	4b0c      	ldr	r3, [pc, #48]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80012ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012bc:	f003 0302 	and.w	r3, r3, #2
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d0f0      	beq.n	80012a6 <HAL_RCC_OscConfig+0x23a>
 80012c4:	e01a      	b.n	80012fc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012c6:	4b09      	ldr	r3, [pc, #36]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80012c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012ca:	4a08      	ldr	r2, [pc, #32]	; (80012ec <HAL_RCC_OscConfig+0x280>)
 80012cc:	f023 0301 	bic.w	r3, r3, #1
 80012d0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012d2:	f7ff fbd7 	bl	8000a84 <HAL_GetTick>
 80012d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012d8:	e00a      	b.n	80012f0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012da:	f7ff fbd3 	bl	8000a84 <HAL_GetTick>
 80012de:	4602      	mov	r2, r0
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	d903      	bls.n	80012f0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80012e8:	2303      	movs	r3, #3
 80012ea:	e166      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
 80012ec:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012f0:	4b92      	ldr	r3, [pc, #584]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 80012f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012f4:	f003 0302 	and.w	r3, r3, #2
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d1ee      	bne.n	80012da <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f003 0304 	and.w	r3, r3, #4
 8001304:	2b00      	cmp	r3, #0
 8001306:	f000 80a4 	beq.w	8001452 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800130a:	4b8c      	ldr	r3, [pc, #560]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 800130c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d10d      	bne.n	8001332 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001316:	4b89      	ldr	r3, [pc, #548]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 8001318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131a:	4a88      	ldr	r2, [pc, #544]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 800131c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001320:	6413      	str	r3, [r2, #64]	; 0x40
 8001322:	4b86      	ldr	r3, [pc, #536]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 8001324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800132a:	60bb      	str	r3, [r7, #8]
 800132c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800132e:	2301      	movs	r3, #1
 8001330:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001332:	4b83      	ldr	r3, [pc, #524]	; (8001540 <HAL_RCC_OscConfig+0x4d4>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800133a:	2b00      	cmp	r3, #0
 800133c:	d118      	bne.n	8001370 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800133e:	4b80      	ldr	r3, [pc, #512]	; (8001540 <HAL_RCC_OscConfig+0x4d4>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a7f      	ldr	r2, [pc, #508]	; (8001540 <HAL_RCC_OscConfig+0x4d4>)
 8001344:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001348:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800134a:	f7ff fb9b 	bl	8000a84 <HAL_GetTick>
 800134e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001350:	e008      	b.n	8001364 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001352:	f7ff fb97 	bl	8000a84 <HAL_GetTick>
 8001356:	4602      	mov	r2, r0
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	2b64      	cmp	r3, #100	; 0x64
 800135e:	d901      	bls.n	8001364 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001360:	2303      	movs	r3, #3
 8001362:	e12a      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001364:	4b76      	ldr	r3, [pc, #472]	; (8001540 <HAL_RCC_OscConfig+0x4d4>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800136c:	2b00      	cmp	r3, #0
 800136e:	d0f0      	beq.n	8001352 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	2b01      	cmp	r3, #1
 8001376:	d106      	bne.n	8001386 <HAL_RCC_OscConfig+0x31a>
 8001378:	4b70      	ldr	r3, [pc, #448]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 800137a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800137c:	4a6f      	ldr	r2, [pc, #444]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 800137e:	f043 0301 	orr.w	r3, r3, #1
 8001382:	6713      	str	r3, [r2, #112]	; 0x70
 8001384:	e02d      	b.n	80013e2 <HAL_RCC_OscConfig+0x376>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d10c      	bne.n	80013a8 <HAL_RCC_OscConfig+0x33c>
 800138e:	4b6b      	ldr	r3, [pc, #428]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 8001390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001392:	4a6a      	ldr	r2, [pc, #424]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 8001394:	f023 0301 	bic.w	r3, r3, #1
 8001398:	6713      	str	r3, [r2, #112]	; 0x70
 800139a:	4b68      	ldr	r3, [pc, #416]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 800139c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800139e:	4a67      	ldr	r2, [pc, #412]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 80013a0:	f023 0304 	bic.w	r3, r3, #4
 80013a4:	6713      	str	r3, [r2, #112]	; 0x70
 80013a6:	e01c      	b.n	80013e2 <HAL_RCC_OscConfig+0x376>
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	2b05      	cmp	r3, #5
 80013ae:	d10c      	bne.n	80013ca <HAL_RCC_OscConfig+0x35e>
 80013b0:	4b62      	ldr	r3, [pc, #392]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 80013b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013b4:	4a61      	ldr	r2, [pc, #388]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 80013b6:	f043 0304 	orr.w	r3, r3, #4
 80013ba:	6713      	str	r3, [r2, #112]	; 0x70
 80013bc:	4b5f      	ldr	r3, [pc, #380]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 80013be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013c0:	4a5e      	ldr	r2, [pc, #376]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 80013c2:	f043 0301 	orr.w	r3, r3, #1
 80013c6:	6713      	str	r3, [r2, #112]	; 0x70
 80013c8:	e00b      	b.n	80013e2 <HAL_RCC_OscConfig+0x376>
 80013ca:	4b5c      	ldr	r3, [pc, #368]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 80013cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013ce:	4a5b      	ldr	r2, [pc, #364]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 80013d0:	f023 0301 	bic.w	r3, r3, #1
 80013d4:	6713      	str	r3, [r2, #112]	; 0x70
 80013d6:	4b59      	ldr	r3, [pc, #356]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 80013d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013da:	4a58      	ldr	r2, [pc, #352]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 80013dc:	f023 0304 	bic.w	r3, r3, #4
 80013e0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d015      	beq.n	8001416 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013ea:	f7ff fb4b 	bl	8000a84 <HAL_GetTick>
 80013ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013f0:	e00a      	b.n	8001408 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013f2:	f7ff fb47 	bl	8000a84 <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001400:	4293      	cmp	r3, r2
 8001402:	d901      	bls.n	8001408 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	e0d8      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001408:	4b4c      	ldr	r3, [pc, #304]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 800140a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800140c:	f003 0302 	and.w	r3, r3, #2
 8001410:	2b00      	cmp	r3, #0
 8001412:	d0ee      	beq.n	80013f2 <HAL_RCC_OscConfig+0x386>
 8001414:	e014      	b.n	8001440 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001416:	f7ff fb35 	bl	8000a84 <HAL_GetTick>
 800141a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800141c:	e00a      	b.n	8001434 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800141e:	f7ff fb31 	bl	8000a84 <HAL_GetTick>
 8001422:	4602      	mov	r2, r0
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	f241 3288 	movw	r2, #5000	; 0x1388
 800142c:	4293      	cmp	r3, r2
 800142e:	d901      	bls.n	8001434 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001430:	2303      	movs	r3, #3
 8001432:	e0c2      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001434:	4b41      	ldr	r3, [pc, #260]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 8001436:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001438:	f003 0302 	and.w	r3, r3, #2
 800143c:	2b00      	cmp	r3, #0
 800143e:	d1ee      	bne.n	800141e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001440:	7dfb      	ldrb	r3, [r7, #23]
 8001442:	2b01      	cmp	r3, #1
 8001444:	d105      	bne.n	8001452 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001446:	4b3d      	ldr	r3, [pc, #244]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 8001448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144a:	4a3c      	ldr	r2, [pc, #240]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 800144c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001450:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	2b00      	cmp	r3, #0
 8001458:	f000 80ae 	beq.w	80015b8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800145c:	4b37      	ldr	r3, [pc, #220]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f003 030c 	and.w	r3, r3, #12
 8001464:	2b08      	cmp	r3, #8
 8001466:	d06d      	beq.n	8001544 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	699b      	ldr	r3, [r3, #24]
 800146c:	2b02      	cmp	r3, #2
 800146e:	d14b      	bne.n	8001508 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001470:	4b32      	ldr	r3, [pc, #200]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a31      	ldr	r2, [pc, #196]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 8001476:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800147a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147c:	f7ff fb02 	bl	8000a84 <HAL_GetTick>
 8001480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001482:	e008      	b.n	8001496 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001484:	f7ff fafe 	bl	8000a84 <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b02      	cmp	r3, #2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e091      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001496:	4b29      	ldr	r3, [pc, #164]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d1f0      	bne.n	8001484 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	69da      	ldr	r2, [r3, #28]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6a1b      	ldr	r3, [r3, #32]
 80014aa:	431a      	orrs	r2, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b0:	019b      	lsls	r3, r3, #6
 80014b2:	431a      	orrs	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014b8:	085b      	lsrs	r3, r3, #1
 80014ba:	3b01      	subs	r3, #1
 80014bc:	041b      	lsls	r3, r3, #16
 80014be:	431a      	orrs	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014c4:	061b      	lsls	r3, r3, #24
 80014c6:	431a      	orrs	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014cc:	071b      	lsls	r3, r3, #28
 80014ce:	491b      	ldr	r1, [pc, #108]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 80014d0:	4313      	orrs	r3, r2
 80014d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014d4:	4b19      	ldr	r3, [pc, #100]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a18      	ldr	r2, [pc, #96]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 80014da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e0:	f7ff fad0 	bl	8000a84 <HAL_GetTick>
 80014e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014e6:	e008      	b.n	80014fa <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014e8:	f7ff facc 	bl	8000a84 <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e05f      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014fa:	4b10      	ldr	r3, [pc, #64]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d0f0      	beq.n	80014e8 <HAL_RCC_OscConfig+0x47c>
 8001506:	e057      	b.n	80015b8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001508:	4b0c      	ldr	r3, [pc, #48]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a0b      	ldr	r2, [pc, #44]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 800150e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001512:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001514:	f7ff fab6 	bl	8000a84 <HAL_GetTick>
 8001518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800151c:	f7ff fab2 	bl	8000a84 <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b02      	cmp	r3, #2
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e045      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800152e:	4b03      	ldr	r3, [pc, #12]	; (800153c <HAL_RCC_OscConfig+0x4d0>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d1f0      	bne.n	800151c <HAL_RCC_OscConfig+0x4b0>
 800153a:	e03d      	b.n	80015b8 <HAL_RCC_OscConfig+0x54c>
 800153c:	40023800 	.word	0x40023800
 8001540:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001544:	4b1f      	ldr	r3, [pc, #124]	; (80015c4 <HAL_RCC_OscConfig+0x558>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d030      	beq.n	80015b4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800155c:	429a      	cmp	r2, r3
 800155e:	d129      	bne.n	80015b4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800156a:	429a      	cmp	r2, r3
 800156c:	d122      	bne.n	80015b4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001574:	4013      	ands	r3, r2
 8001576:	687a      	ldr	r2, [r7, #4]
 8001578:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800157a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800157c:	4293      	cmp	r3, r2
 800157e:	d119      	bne.n	80015b4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800158a:	085b      	lsrs	r3, r3, #1
 800158c:	3b01      	subs	r3, #1
 800158e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001590:	429a      	cmp	r2, r3
 8001592:	d10f      	bne.n	80015b4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800159e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d107      	bne.n	80015b4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ae:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d001      	beq.n	80015b8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80015b4:	2301      	movs	r3, #1
 80015b6:	e000      	b.n	80015ba <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3718      	adds	r7, #24
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40023800 	.word	0x40023800

080015c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d101      	bne.n	80015e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80015dc:	2301      	movs	r3, #1
 80015de:	e0d0      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015e0:	4b6a      	ldr	r3, [pc, #424]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f003 030f 	and.w	r3, r3, #15
 80015e8:	683a      	ldr	r2, [r7, #0]
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d910      	bls.n	8001610 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ee:	4b67      	ldr	r3, [pc, #412]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f023 020f 	bic.w	r2, r3, #15
 80015f6:	4965      	ldr	r1, [pc, #404]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	4313      	orrs	r3, r2
 80015fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015fe:	4b63      	ldr	r3, [pc, #396]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 030f 	and.w	r3, r3, #15
 8001606:	683a      	ldr	r2, [r7, #0]
 8001608:	429a      	cmp	r2, r3
 800160a:	d001      	beq.n	8001610 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800160c:	2301      	movs	r3, #1
 800160e:	e0b8      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0302 	and.w	r3, r3, #2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d020      	beq.n	800165e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0304 	and.w	r3, r3, #4
 8001624:	2b00      	cmp	r3, #0
 8001626:	d005      	beq.n	8001634 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001628:	4b59      	ldr	r3, [pc, #356]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	4a58      	ldr	r2, [pc, #352]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 800162e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001632:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0308 	and.w	r3, r3, #8
 800163c:	2b00      	cmp	r3, #0
 800163e:	d005      	beq.n	800164c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001640:	4b53      	ldr	r3, [pc, #332]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	4a52      	ldr	r2, [pc, #328]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 8001646:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800164a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800164c:	4b50      	ldr	r3, [pc, #320]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	494d      	ldr	r1, [pc, #308]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 800165a:	4313      	orrs	r3, r2
 800165c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	2b00      	cmp	r3, #0
 8001668:	d040      	beq.n	80016ec <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d107      	bne.n	8001682 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001672:	4b47      	ldr	r3, [pc, #284]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d115      	bne.n	80016aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e07f      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2b02      	cmp	r3, #2
 8001688:	d107      	bne.n	800169a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800168a:	4b41      	ldr	r3, [pc, #260]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d109      	bne.n	80016aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e073      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800169a:	4b3d      	ldr	r3, [pc, #244]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d101      	bne.n	80016aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e06b      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016aa:	4b39      	ldr	r3, [pc, #228]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	f023 0203 	bic.w	r2, r3, #3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	4936      	ldr	r1, [pc, #216]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 80016b8:	4313      	orrs	r3, r2
 80016ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80016bc:	f7ff f9e2 	bl	8000a84 <HAL_GetTick>
 80016c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016c2:	e00a      	b.n	80016da <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016c4:	f7ff f9de 	bl	8000a84 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d901      	bls.n	80016da <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e053      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016da:	4b2d      	ldr	r3, [pc, #180]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	f003 020c 	and.w	r2, r3, #12
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d1eb      	bne.n	80016c4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016ec:	4b27      	ldr	r3, [pc, #156]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 030f 	and.w	r3, r3, #15
 80016f4:	683a      	ldr	r2, [r7, #0]
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d210      	bcs.n	800171c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016fa:	4b24      	ldr	r3, [pc, #144]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f023 020f 	bic.w	r2, r3, #15
 8001702:	4922      	ldr	r1, [pc, #136]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	4313      	orrs	r3, r2
 8001708:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800170a:	4b20      	ldr	r3, [pc, #128]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 030f 	and.w	r3, r3, #15
 8001712:	683a      	ldr	r2, [r7, #0]
 8001714:	429a      	cmp	r2, r3
 8001716:	d001      	beq.n	800171c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001718:	2301      	movs	r3, #1
 800171a:	e032      	b.n	8001782 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f003 0304 	and.w	r3, r3, #4
 8001724:	2b00      	cmp	r3, #0
 8001726:	d008      	beq.n	800173a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001728:	4b19      	ldr	r3, [pc, #100]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	68db      	ldr	r3, [r3, #12]
 8001734:	4916      	ldr	r1, [pc, #88]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 8001736:	4313      	orrs	r3, r2
 8001738:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 0308 	and.w	r3, r3, #8
 8001742:	2b00      	cmp	r3, #0
 8001744:	d009      	beq.n	800175a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001746:	4b12      	ldr	r3, [pc, #72]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	00db      	lsls	r3, r3, #3
 8001754:	490e      	ldr	r1, [pc, #56]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 8001756:	4313      	orrs	r3, r2
 8001758:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800175a:	f000 f821 	bl	80017a0 <HAL_RCC_GetSysClockFreq>
 800175e:	4602      	mov	r2, r0
 8001760:	4b0b      	ldr	r3, [pc, #44]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	091b      	lsrs	r3, r3, #4
 8001766:	f003 030f 	and.w	r3, r3, #15
 800176a:	490a      	ldr	r1, [pc, #40]	; (8001794 <HAL_RCC_ClockConfig+0x1cc>)
 800176c:	5ccb      	ldrb	r3, [r1, r3]
 800176e:	fa22 f303 	lsr.w	r3, r2, r3
 8001772:	4a09      	ldr	r2, [pc, #36]	; (8001798 <HAL_RCC_ClockConfig+0x1d0>)
 8001774:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001776:	4b09      	ldr	r3, [pc, #36]	; (800179c <HAL_RCC_ClockConfig+0x1d4>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff f93e 	bl	80009fc <HAL_InitTick>

  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3710      	adds	r7, #16
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40023c00 	.word	0x40023c00
 8001790:	40023800 	.word	0x40023800
 8001794:	08002cdc 	.word	0x08002cdc
 8001798:	20000000 	.word	0x20000000
 800179c:	20000004 	.word	0x20000004

080017a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80017a4:	b084      	sub	sp, #16
 80017a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80017a8:	2300      	movs	r3, #0
 80017aa:	607b      	str	r3, [r7, #4]
 80017ac:	2300      	movs	r3, #0
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	2300      	movs	r3, #0
 80017b2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80017b4:	2300      	movs	r3, #0
 80017b6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80017b8:	4b67      	ldr	r3, [pc, #412]	; (8001958 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	f003 030c 	and.w	r3, r3, #12
 80017c0:	2b08      	cmp	r3, #8
 80017c2:	d00d      	beq.n	80017e0 <HAL_RCC_GetSysClockFreq+0x40>
 80017c4:	2b08      	cmp	r3, #8
 80017c6:	f200 80bd 	bhi.w	8001944 <HAL_RCC_GetSysClockFreq+0x1a4>
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d002      	beq.n	80017d4 <HAL_RCC_GetSysClockFreq+0x34>
 80017ce:	2b04      	cmp	r3, #4
 80017d0:	d003      	beq.n	80017da <HAL_RCC_GetSysClockFreq+0x3a>
 80017d2:	e0b7      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80017d4:	4b61      	ldr	r3, [pc, #388]	; (800195c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80017d6:	60bb      	str	r3, [r7, #8]
      break;
 80017d8:	e0b7      	b.n	800194a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80017da:	4b61      	ldr	r3, [pc, #388]	; (8001960 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80017dc:	60bb      	str	r3, [r7, #8]
      break;
 80017de:	e0b4      	b.n	800194a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017e0:	4b5d      	ldr	r3, [pc, #372]	; (8001958 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80017e8:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80017ea:	4b5b      	ldr	r3, [pc, #364]	; (8001958 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d04d      	beq.n	8001892 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017f6:	4b58      	ldr	r3, [pc, #352]	; (8001958 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	099b      	lsrs	r3, r3, #6
 80017fc:	461a      	mov	r2, r3
 80017fe:	f04f 0300 	mov.w	r3, #0
 8001802:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001806:	f04f 0100 	mov.w	r1, #0
 800180a:	ea02 0800 	and.w	r8, r2, r0
 800180e:	ea03 0901 	and.w	r9, r3, r1
 8001812:	4640      	mov	r0, r8
 8001814:	4649      	mov	r1, r9
 8001816:	f04f 0200 	mov.w	r2, #0
 800181a:	f04f 0300 	mov.w	r3, #0
 800181e:	014b      	lsls	r3, r1, #5
 8001820:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001824:	0142      	lsls	r2, r0, #5
 8001826:	4610      	mov	r0, r2
 8001828:	4619      	mov	r1, r3
 800182a:	ebb0 0008 	subs.w	r0, r0, r8
 800182e:	eb61 0109 	sbc.w	r1, r1, r9
 8001832:	f04f 0200 	mov.w	r2, #0
 8001836:	f04f 0300 	mov.w	r3, #0
 800183a:	018b      	lsls	r3, r1, #6
 800183c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001840:	0182      	lsls	r2, r0, #6
 8001842:	1a12      	subs	r2, r2, r0
 8001844:	eb63 0301 	sbc.w	r3, r3, r1
 8001848:	f04f 0000 	mov.w	r0, #0
 800184c:	f04f 0100 	mov.w	r1, #0
 8001850:	00d9      	lsls	r1, r3, #3
 8001852:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001856:	00d0      	lsls	r0, r2, #3
 8001858:	4602      	mov	r2, r0
 800185a:	460b      	mov	r3, r1
 800185c:	eb12 0208 	adds.w	r2, r2, r8
 8001860:	eb43 0309 	adc.w	r3, r3, r9
 8001864:	f04f 0000 	mov.w	r0, #0
 8001868:	f04f 0100 	mov.w	r1, #0
 800186c:	0259      	lsls	r1, r3, #9
 800186e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001872:	0250      	lsls	r0, r2, #9
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	4610      	mov	r0, r2
 800187a:	4619      	mov	r1, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	461a      	mov	r2, r3
 8001880:	f04f 0300 	mov.w	r3, #0
 8001884:	f7fe fd34 	bl	80002f0 <__aeabi_uldivmod>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	4613      	mov	r3, r2
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	e04a      	b.n	8001928 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001892:	4b31      	ldr	r3, [pc, #196]	; (8001958 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	099b      	lsrs	r3, r3, #6
 8001898:	461a      	mov	r2, r3
 800189a:	f04f 0300 	mov.w	r3, #0
 800189e:	f240 10ff 	movw	r0, #511	; 0x1ff
 80018a2:	f04f 0100 	mov.w	r1, #0
 80018a6:	ea02 0400 	and.w	r4, r2, r0
 80018aa:	ea03 0501 	and.w	r5, r3, r1
 80018ae:	4620      	mov	r0, r4
 80018b0:	4629      	mov	r1, r5
 80018b2:	f04f 0200 	mov.w	r2, #0
 80018b6:	f04f 0300 	mov.w	r3, #0
 80018ba:	014b      	lsls	r3, r1, #5
 80018bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80018c0:	0142      	lsls	r2, r0, #5
 80018c2:	4610      	mov	r0, r2
 80018c4:	4619      	mov	r1, r3
 80018c6:	1b00      	subs	r0, r0, r4
 80018c8:	eb61 0105 	sbc.w	r1, r1, r5
 80018cc:	f04f 0200 	mov.w	r2, #0
 80018d0:	f04f 0300 	mov.w	r3, #0
 80018d4:	018b      	lsls	r3, r1, #6
 80018d6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80018da:	0182      	lsls	r2, r0, #6
 80018dc:	1a12      	subs	r2, r2, r0
 80018de:	eb63 0301 	sbc.w	r3, r3, r1
 80018e2:	f04f 0000 	mov.w	r0, #0
 80018e6:	f04f 0100 	mov.w	r1, #0
 80018ea:	00d9      	lsls	r1, r3, #3
 80018ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80018f0:	00d0      	lsls	r0, r2, #3
 80018f2:	4602      	mov	r2, r0
 80018f4:	460b      	mov	r3, r1
 80018f6:	1912      	adds	r2, r2, r4
 80018f8:	eb45 0303 	adc.w	r3, r5, r3
 80018fc:	f04f 0000 	mov.w	r0, #0
 8001900:	f04f 0100 	mov.w	r1, #0
 8001904:	0299      	lsls	r1, r3, #10
 8001906:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800190a:	0290      	lsls	r0, r2, #10
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	4610      	mov	r0, r2
 8001912:	4619      	mov	r1, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	461a      	mov	r2, r3
 8001918:	f04f 0300 	mov.w	r3, #0
 800191c:	f7fe fce8 	bl	80002f0 <__aeabi_uldivmod>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4613      	mov	r3, r2
 8001926:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001928:	4b0b      	ldr	r3, [pc, #44]	; (8001958 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	0c1b      	lsrs	r3, r3, #16
 800192e:	f003 0303 	and.w	r3, r3, #3
 8001932:	3301      	adds	r3, #1
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8001938:	68fa      	ldr	r2, [r7, #12]
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001940:	60bb      	str	r3, [r7, #8]
      break;
 8001942:	e002      	b.n	800194a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001944:	4b05      	ldr	r3, [pc, #20]	; (800195c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001946:	60bb      	str	r3, [r7, #8]
      break;
 8001948:	bf00      	nop
    }
  }
  return sysclockfreq;
 800194a:	68bb      	ldr	r3, [r7, #8]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001956:	bf00      	nop
 8001958:	40023800 	.word	0x40023800
 800195c:	00f42400 	.word	0x00f42400
 8001960:	007a1200 	.word	0x007a1200

08001964 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001968:	4b03      	ldr	r3, [pc, #12]	; (8001978 <HAL_RCC_GetHCLKFreq+0x14>)
 800196a:	681b      	ldr	r3, [r3, #0]
}
 800196c:	4618      	mov	r0, r3
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	20000000 	.word	0x20000000

0800197c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001980:	f7ff fff0 	bl	8001964 <HAL_RCC_GetHCLKFreq>
 8001984:	4602      	mov	r2, r0
 8001986:	4b05      	ldr	r3, [pc, #20]	; (800199c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	0a9b      	lsrs	r3, r3, #10
 800198c:	f003 0307 	and.w	r3, r3, #7
 8001990:	4903      	ldr	r1, [pc, #12]	; (80019a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001992:	5ccb      	ldrb	r3, [r1, r3]
 8001994:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001998:	4618      	mov	r0, r3
 800199a:	bd80      	pop	{r7, pc}
 800199c:	40023800 	.word	0x40023800
 80019a0:	08002cec 	.word	0x08002cec

080019a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80019a8:	f7ff ffdc 	bl	8001964 <HAL_RCC_GetHCLKFreq>
 80019ac:	4602      	mov	r2, r0
 80019ae:	4b05      	ldr	r3, [pc, #20]	; (80019c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	0b5b      	lsrs	r3, r3, #13
 80019b4:	f003 0307 	and.w	r3, r3, #7
 80019b8:	4903      	ldr	r1, [pc, #12]	; (80019c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019ba:	5ccb      	ldrb	r3, [r1, r3]
 80019bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40023800 	.word	0x40023800
 80019c8:	08002cec 	.word	0x08002cec

080019cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d101      	bne.n	80019de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e040      	b.n	8001a60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d106      	bne.n	80019f4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f7fe ff76 	bl	80008e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2224      	movs	r2, #36	; 0x24
 80019f8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f022 0201 	bic.w	r2, r2, #1
 8001a08:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f000 f8c0 	bl	8001b90 <UART_SetConfig>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d101      	bne.n	8001a1a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e022      	b.n	8001a60 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d002      	beq.n	8001a28 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f000 fb16 	bl	8002054 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	685a      	ldr	r2, [r3, #4]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	689a      	ldr	r2, [r3, #8]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001a46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f042 0201 	orr.w	r2, r2, #1
 8001a56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f000 fb9d 	bl	8002198 <UART_CheckIdleState>
 8001a5e:	4603      	mov	r3, r0
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3708      	adds	r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08a      	sub	sp, #40	; 0x28
 8001a6c:	af02      	add	r7, sp, #8
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	60b9      	str	r1, [r7, #8]
 8001a72:	603b      	str	r3, [r7, #0]
 8001a74:	4613      	mov	r3, r2
 8001a76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001a7c:	2b20      	cmp	r3, #32
 8001a7e:	f040 8081 	bne.w	8001b84 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d002      	beq.n	8001a8e <HAL_UART_Transmit+0x26>
 8001a88:	88fb      	ldrh	r3, [r7, #6]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d101      	bne.n	8001a92 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e079      	b.n	8001b86 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d101      	bne.n	8001aa0 <HAL_UART_Transmit+0x38>
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	e072      	b.n	8001b86 <HAL_UART_Transmit+0x11e>
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2221      	movs	r2, #33	; 0x21
 8001ab4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001ab6:	f7fe ffe5 	bl	8000a84 <HAL_GetTick>
 8001aba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	88fa      	ldrh	r2, [r7, #6]
 8001ac0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	88fa      	ldrh	r2, [r7, #6]
 8001ac8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ad4:	d108      	bne.n	8001ae8 <HAL_UART_Transmit+0x80>
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	691b      	ldr	r3, [r3, #16]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d104      	bne.n	8001ae8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	61bb      	str	r3, [r7, #24]
 8001ae6:	e003      	b.n	8001af0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001aec:	2300      	movs	r3, #0
 8001aee:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8001af8:	e02c      	b.n	8001b54 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	9300      	str	r3, [sp, #0]
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	2200      	movs	r2, #0
 8001b02:	2180      	movs	r1, #128	; 0x80
 8001b04:	68f8      	ldr	r0, [r7, #12]
 8001b06:	f000 fb90 	bl	800222a <UART_WaitOnFlagUntilTimeout>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8001b10:	2303      	movs	r3, #3
 8001b12:	e038      	b.n	8001b86 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d10b      	bne.n	8001b32 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	881b      	ldrh	r3, [r3, #0]
 8001b1e:	461a      	mov	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001b28:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	3302      	adds	r3, #2
 8001b2e:	61bb      	str	r3, [r7, #24]
 8001b30:	e007      	b.n	8001b42 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	781a      	ldrb	r2, [r3, #0]
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	3301      	adds	r3, #1
 8001b40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	3b01      	subs	r3, #1
 8001b4c:	b29a      	uxth	r2, r3
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d1cc      	bne.n	8001afa <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	9300      	str	r3, [sp, #0]
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	2200      	movs	r2, #0
 8001b68:	2140      	movs	r1, #64	; 0x40
 8001b6a:	68f8      	ldr	r0, [r7, #12]
 8001b6c:	f000 fb5d 	bl	800222a <UART_WaitOnFlagUntilTimeout>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e005      	b.n	8001b86 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2220      	movs	r2, #32
 8001b7e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8001b80:	2300      	movs	r3, #0
 8001b82:	e000      	b.n	8001b86 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8001b84:	2302      	movs	r3, #2
  }
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3720      	adds	r7, #32
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
	...

08001b90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b088      	sub	sp, #32
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	689a      	ldr	r2, [r3, #8]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	691b      	ldr	r3, [r3, #16]
 8001ba4:	431a      	orrs	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	695b      	ldr	r3, [r3, #20]
 8001baa:	431a      	orrs	r2, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	69db      	ldr	r3, [r3, #28]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	4ba7      	ldr	r3, [pc, #668]	; (8001e58 <UART_SetConfig+0x2c8>)
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	6812      	ldr	r2, [r2, #0]
 8001bc2:	6979      	ldr	r1, [r7, #20]
 8001bc4:	430b      	orrs	r3, r1
 8001bc6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	68da      	ldr	r2, [r3, #12]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a1b      	ldr	r3, [r3, #32]
 8001be8:	697a      	ldr	r2, [r7, #20]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	697a      	ldr	r2, [r7, #20]
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a95      	ldr	r2, [pc, #596]	; (8001e5c <UART_SetConfig+0x2cc>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d120      	bne.n	8001c4e <UART_SetConfig+0xbe>
 8001c0c:	4b94      	ldr	r3, [pc, #592]	; (8001e60 <UART_SetConfig+0x2d0>)
 8001c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c12:	f003 0303 	and.w	r3, r3, #3
 8001c16:	2b03      	cmp	r3, #3
 8001c18:	d816      	bhi.n	8001c48 <UART_SetConfig+0xb8>
 8001c1a:	a201      	add	r2, pc, #4	; (adr r2, 8001c20 <UART_SetConfig+0x90>)
 8001c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c20:	08001c31 	.word	0x08001c31
 8001c24:	08001c3d 	.word	0x08001c3d
 8001c28:	08001c37 	.word	0x08001c37
 8001c2c:	08001c43 	.word	0x08001c43
 8001c30:	2301      	movs	r3, #1
 8001c32:	77fb      	strb	r3, [r7, #31]
 8001c34:	e14f      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001c36:	2302      	movs	r3, #2
 8001c38:	77fb      	strb	r3, [r7, #31]
 8001c3a:	e14c      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001c3c:	2304      	movs	r3, #4
 8001c3e:	77fb      	strb	r3, [r7, #31]
 8001c40:	e149      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001c42:	2308      	movs	r3, #8
 8001c44:	77fb      	strb	r3, [r7, #31]
 8001c46:	e146      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001c48:	2310      	movs	r3, #16
 8001c4a:	77fb      	strb	r3, [r7, #31]
 8001c4c:	e143      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a84      	ldr	r2, [pc, #528]	; (8001e64 <UART_SetConfig+0x2d4>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d132      	bne.n	8001cbe <UART_SetConfig+0x12e>
 8001c58:	4b81      	ldr	r3, [pc, #516]	; (8001e60 <UART_SetConfig+0x2d0>)
 8001c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c5e:	f003 030c 	and.w	r3, r3, #12
 8001c62:	2b0c      	cmp	r3, #12
 8001c64:	d828      	bhi.n	8001cb8 <UART_SetConfig+0x128>
 8001c66:	a201      	add	r2, pc, #4	; (adr r2, 8001c6c <UART_SetConfig+0xdc>)
 8001c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c6c:	08001ca1 	.word	0x08001ca1
 8001c70:	08001cb9 	.word	0x08001cb9
 8001c74:	08001cb9 	.word	0x08001cb9
 8001c78:	08001cb9 	.word	0x08001cb9
 8001c7c:	08001cad 	.word	0x08001cad
 8001c80:	08001cb9 	.word	0x08001cb9
 8001c84:	08001cb9 	.word	0x08001cb9
 8001c88:	08001cb9 	.word	0x08001cb9
 8001c8c:	08001ca7 	.word	0x08001ca7
 8001c90:	08001cb9 	.word	0x08001cb9
 8001c94:	08001cb9 	.word	0x08001cb9
 8001c98:	08001cb9 	.word	0x08001cb9
 8001c9c:	08001cb3 	.word	0x08001cb3
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	77fb      	strb	r3, [r7, #31]
 8001ca4:	e117      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	77fb      	strb	r3, [r7, #31]
 8001caa:	e114      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001cac:	2304      	movs	r3, #4
 8001cae:	77fb      	strb	r3, [r7, #31]
 8001cb0:	e111      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001cb2:	2308      	movs	r3, #8
 8001cb4:	77fb      	strb	r3, [r7, #31]
 8001cb6:	e10e      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001cb8:	2310      	movs	r3, #16
 8001cba:	77fb      	strb	r3, [r7, #31]
 8001cbc:	e10b      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a69      	ldr	r2, [pc, #420]	; (8001e68 <UART_SetConfig+0x2d8>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d120      	bne.n	8001d0a <UART_SetConfig+0x17a>
 8001cc8:	4b65      	ldr	r3, [pc, #404]	; (8001e60 <UART_SetConfig+0x2d0>)
 8001cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cce:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001cd2:	2b30      	cmp	r3, #48	; 0x30
 8001cd4:	d013      	beq.n	8001cfe <UART_SetConfig+0x16e>
 8001cd6:	2b30      	cmp	r3, #48	; 0x30
 8001cd8:	d814      	bhi.n	8001d04 <UART_SetConfig+0x174>
 8001cda:	2b20      	cmp	r3, #32
 8001cdc:	d009      	beq.n	8001cf2 <UART_SetConfig+0x162>
 8001cde:	2b20      	cmp	r3, #32
 8001ce0:	d810      	bhi.n	8001d04 <UART_SetConfig+0x174>
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d002      	beq.n	8001cec <UART_SetConfig+0x15c>
 8001ce6:	2b10      	cmp	r3, #16
 8001ce8:	d006      	beq.n	8001cf8 <UART_SetConfig+0x168>
 8001cea:	e00b      	b.n	8001d04 <UART_SetConfig+0x174>
 8001cec:	2300      	movs	r3, #0
 8001cee:	77fb      	strb	r3, [r7, #31]
 8001cf0:	e0f1      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	77fb      	strb	r3, [r7, #31]
 8001cf6:	e0ee      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001cf8:	2304      	movs	r3, #4
 8001cfa:	77fb      	strb	r3, [r7, #31]
 8001cfc:	e0eb      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001cfe:	2308      	movs	r3, #8
 8001d00:	77fb      	strb	r3, [r7, #31]
 8001d02:	e0e8      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001d04:	2310      	movs	r3, #16
 8001d06:	77fb      	strb	r3, [r7, #31]
 8001d08:	e0e5      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a57      	ldr	r2, [pc, #348]	; (8001e6c <UART_SetConfig+0x2dc>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d120      	bne.n	8001d56 <UART_SetConfig+0x1c6>
 8001d14:	4b52      	ldr	r3, [pc, #328]	; (8001e60 <UART_SetConfig+0x2d0>)
 8001d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d1a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001d1e:	2bc0      	cmp	r3, #192	; 0xc0
 8001d20:	d013      	beq.n	8001d4a <UART_SetConfig+0x1ba>
 8001d22:	2bc0      	cmp	r3, #192	; 0xc0
 8001d24:	d814      	bhi.n	8001d50 <UART_SetConfig+0x1c0>
 8001d26:	2b80      	cmp	r3, #128	; 0x80
 8001d28:	d009      	beq.n	8001d3e <UART_SetConfig+0x1ae>
 8001d2a:	2b80      	cmp	r3, #128	; 0x80
 8001d2c:	d810      	bhi.n	8001d50 <UART_SetConfig+0x1c0>
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d002      	beq.n	8001d38 <UART_SetConfig+0x1a8>
 8001d32:	2b40      	cmp	r3, #64	; 0x40
 8001d34:	d006      	beq.n	8001d44 <UART_SetConfig+0x1b4>
 8001d36:	e00b      	b.n	8001d50 <UART_SetConfig+0x1c0>
 8001d38:	2300      	movs	r3, #0
 8001d3a:	77fb      	strb	r3, [r7, #31]
 8001d3c:	e0cb      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001d3e:	2302      	movs	r3, #2
 8001d40:	77fb      	strb	r3, [r7, #31]
 8001d42:	e0c8      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001d44:	2304      	movs	r3, #4
 8001d46:	77fb      	strb	r3, [r7, #31]
 8001d48:	e0c5      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001d4a:	2308      	movs	r3, #8
 8001d4c:	77fb      	strb	r3, [r7, #31]
 8001d4e:	e0c2      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001d50:	2310      	movs	r3, #16
 8001d52:	77fb      	strb	r3, [r7, #31]
 8001d54:	e0bf      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a45      	ldr	r2, [pc, #276]	; (8001e70 <UART_SetConfig+0x2e0>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d125      	bne.n	8001dac <UART_SetConfig+0x21c>
 8001d60:	4b3f      	ldr	r3, [pc, #252]	; (8001e60 <UART_SetConfig+0x2d0>)
 8001d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d6a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001d6e:	d017      	beq.n	8001da0 <UART_SetConfig+0x210>
 8001d70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001d74:	d817      	bhi.n	8001da6 <UART_SetConfig+0x216>
 8001d76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d7a:	d00b      	beq.n	8001d94 <UART_SetConfig+0x204>
 8001d7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d80:	d811      	bhi.n	8001da6 <UART_SetConfig+0x216>
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d003      	beq.n	8001d8e <UART_SetConfig+0x1fe>
 8001d86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d8a:	d006      	beq.n	8001d9a <UART_SetConfig+0x20a>
 8001d8c:	e00b      	b.n	8001da6 <UART_SetConfig+0x216>
 8001d8e:	2300      	movs	r3, #0
 8001d90:	77fb      	strb	r3, [r7, #31]
 8001d92:	e0a0      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001d94:	2302      	movs	r3, #2
 8001d96:	77fb      	strb	r3, [r7, #31]
 8001d98:	e09d      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001d9a:	2304      	movs	r3, #4
 8001d9c:	77fb      	strb	r3, [r7, #31]
 8001d9e:	e09a      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001da0:	2308      	movs	r3, #8
 8001da2:	77fb      	strb	r3, [r7, #31]
 8001da4:	e097      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001da6:	2310      	movs	r3, #16
 8001da8:	77fb      	strb	r3, [r7, #31]
 8001daa:	e094      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a30      	ldr	r2, [pc, #192]	; (8001e74 <UART_SetConfig+0x2e4>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d125      	bne.n	8001e02 <UART_SetConfig+0x272>
 8001db6:	4b2a      	ldr	r3, [pc, #168]	; (8001e60 <UART_SetConfig+0x2d0>)
 8001db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dbc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001dc0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001dc4:	d017      	beq.n	8001df6 <UART_SetConfig+0x266>
 8001dc6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001dca:	d817      	bhi.n	8001dfc <UART_SetConfig+0x26c>
 8001dcc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001dd0:	d00b      	beq.n	8001dea <UART_SetConfig+0x25a>
 8001dd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001dd6:	d811      	bhi.n	8001dfc <UART_SetConfig+0x26c>
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d003      	beq.n	8001de4 <UART_SetConfig+0x254>
 8001ddc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001de0:	d006      	beq.n	8001df0 <UART_SetConfig+0x260>
 8001de2:	e00b      	b.n	8001dfc <UART_SetConfig+0x26c>
 8001de4:	2301      	movs	r3, #1
 8001de6:	77fb      	strb	r3, [r7, #31]
 8001de8:	e075      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001dea:	2302      	movs	r3, #2
 8001dec:	77fb      	strb	r3, [r7, #31]
 8001dee:	e072      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001df0:	2304      	movs	r3, #4
 8001df2:	77fb      	strb	r3, [r7, #31]
 8001df4:	e06f      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001df6:	2308      	movs	r3, #8
 8001df8:	77fb      	strb	r3, [r7, #31]
 8001dfa:	e06c      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001dfc:	2310      	movs	r3, #16
 8001dfe:	77fb      	strb	r3, [r7, #31]
 8001e00:	e069      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a1c      	ldr	r2, [pc, #112]	; (8001e78 <UART_SetConfig+0x2e8>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d137      	bne.n	8001e7c <UART_SetConfig+0x2ec>
 8001e0c:	4b14      	ldr	r3, [pc, #80]	; (8001e60 <UART_SetConfig+0x2d0>)
 8001e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e12:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001e16:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001e1a:	d017      	beq.n	8001e4c <UART_SetConfig+0x2bc>
 8001e1c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001e20:	d817      	bhi.n	8001e52 <UART_SetConfig+0x2c2>
 8001e22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e26:	d00b      	beq.n	8001e40 <UART_SetConfig+0x2b0>
 8001e28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e2c:	d811      	bhi.n	8001e52 <UART_SetConfig+0x2c2>
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d003      	beq.n	8001e3a <UART_SetConfig+0x2aa>
 8001e32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e36:	d006      	beq.n	8001e46 <UART_SetConfig+0x2b6>
 8001e38:	e00b      	b.n	8001e52 <UART_SetConfig+0x2c2>
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	77fb      	strb	r3, [r7, #31]
 8001e3e:	e04a      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001e40:	2302      	movs	r3, #2
 8001e42:	77fb      	strb	r3, [r7, #31]
 8001e44:	e047      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001e46:	2304      	movs	r3, #4
 8001e48:	77fb      	strb	r3, [r7, #31]
 8001e4a:	e044      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001e4c:	2308      	movs	r3, #8
 8001e4e:	77fb      	strb	r3, [r7, #31]
 8001e50:	e041      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001e52:	2310      	movs	r3, #16
 8001e54:	77fb      	strb	r3, [r7, #31]
 8001e56:	e03e      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001e58:	efff69f3 	.word	0xefff69f3
 8001e5c:	40011000 	.word	0x40011000
 8001e60:	40023800 	.word	0x40023800
 8001e64:	40004400 	.word	0x40004400
 8001e68:	40004800 	.word	0x40004800
 8001e6c:	40004c00 	.word	0x40004c00
 8001e70:	40005000 	.word	0x40005000
 8001e74:	40011400 	.word	0x40011400
 8001e78:	40007800 	.word	0x40007800
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a71      	ldr	r2, [pc, #452]	; (8002048 <UART_SetConfig+0x4b8>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d125      	bne.n	8001ed2 <UART_SetConfig+0x342>
 8001e86:	4b71      	ldr	r3, [pc, #452]	; (800204c <UART_SetConfig+0x4bc>)
 8001e88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e8c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e90:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001e94:	d017      	beq.n	8001ec6 <UART_SetConfig+0x336>
 8001e96:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001e9a:	d817      	bhi.n	8001ecc <UART_SetConfig+0x33c>
 8001e9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ea0:	d00b      	beq.n	8001eba <UART_SetConfig+0x32a>
 8001ea2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ea6:	d811      	bhi.n	8001ecc <UART_SetConfig+0x33c>
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d003      	beq.n	8001eb4 <UART_SetConfig+0x324>
 8001eac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001eb0:	d006      	beq.n	8001ec0 <UART_SetConfig+0x330>
 8001eb2:	e00b      	b.n	8001ecc <UART_SetConfig+0x33c>
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	77fb      	strb	r3, [r7, #31]
 8001eb8:	e00d      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001eba:	2302      	movs	r3, #2
 8001ebc:	77fb      	strb	r3, [r7, #31]
 8001ebe:	e00a      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001ec0:	2304      	movs	r3, #4
 8001ec2:	77fb      	strb	r3, [r7, #31]
 8001ec4:	e007      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001ec6:	2308      	movs	r3, #8
 8001ec8:	77fb      	strb	r3, [r7, #31]
 8001eca:	e004      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001ecc:	2310      	movs	r3, #16
 8001ece:	77fb      	strb	r3, [r7, #31]
 8001ed0:	e001      	b.n	8001ed6 <UART_SetConfig+0x346>
 8001ed2:	2310      	movs	r3, #16
 8001ed4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	69db      	ldr	r3, [r3, #28]
 8001eda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ede:	d15a      	bne.n	8001f96 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8001ee0:	7ffb      	ldrb	r3, [r7, #31]
 8001ee2:	2b08      	cmp	r3, #8
 8001ee4:	d827      	bhi.n	8001f36 <UART_SetConfig+0x3a6>
 8001ee6:	a201      	add	r2, pc, #4	; (adr r2, 8001eec <UART_SetConfig+0x35c>)
 8001ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eec:	08001f11 	.word	0x08001f11
 8001ef0:	08001f19 	.word	0x08001f19
 8001ef4:	08001f21 	.word	0x08001f21
 8001ef8:	08001f37 	.word	0x08001f37
 8001efc:	08001f27 	.word	0x08001f27
 8001f00:	08001f37 	.word	0x08001f37
 8001f04:	08001f37 	.word	0x08001f37
 8001f08:	08001f37 	.word	0x08001f37
 8001f0c:	08001f2f 	.word	0x08001f2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f10:	f7ff fd34 	bl	800197c <HAL_RCC_GetPCLK1Freq>
 8001f14:	61b8      	str	r0, [r7, #24]
        break;
 8001f16:	e013      	b.n	8001f40 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8001f18:	f7ff fd44 	bl	80019a4 <HAL_RCC_GetPCLK2Freq>
 8001f1c:	61b8      	str	r0, [r7, #24]
        break;
 8001f1e:	e00f      	b.n	8001f40 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001f20:	4b4b      	ldr	r3, [pc, #300]	; (8002050 <UART_SetConfig+0x4c0>)
 8001f22:	61bb      	str	r3, [r7, #24]
        break;
 8001f24:	e00c      	b.n	8001f40 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001f26:	f7ff fc3b 	bl	80017a0 <HAL_RCC_GetSysClockFreq>
 8001f2a:	61b8      	str	r0, [r7, #24]
        break;
 8001f2c:	e008      	b.n	8001f40 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001f2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f32:	61bb      	str	r3, [r7, #24]
        break;
 8001f34:	e004      	b.n	8001f40 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	77bb      	strb	r3, [r7, #30]
        break;
 8001f3e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001f40:	69bb      	ldr	r3, [r7, #24]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d074      	beq.n	8002030 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	005a      	lsls	r2, r3, #1
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	085b      	lsrs	r3, r3, #1
 8001f50:	441a      	add	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f5a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	2b0f      	cmp	r3, #15
 8001f60:	d916      	bls.n	8001f90 <UART_SetConfig+0x400>
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f68:	d212      	bcs.n	8001f90 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	f023 030f 	bic.w	r3, r3, #15
 8001f72:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	085b      	lsrs	r3, r3, #1
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	f003 0307 	and.w	r3, r3, #7
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	89fb      	ldrh	r3, [r7, #14]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	89fa      	ldrh	r2, [r7, #14]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	e04f      	b.n	8002030 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	77bb      	strb	r3, [r7, #30]
 8001f94:	e04c      	b.n	8002030 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001f96:	7ffb      	ldrb	r3, [r7, #31]
 8001f98:	2b08      	cmp	r3, #8
 8001f9a:	d828      	bhi.n	8001fee <UART_SetConfig+0x45e>
 8001f9c:	a201      	add	r2, pc, #4	; (adr r2, 8001fa4 <UART_SetConfig+0x414>)
 8001f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa2:	bf00      	nop
 8001fa4:	08001fc9 	.word	0x08001fc9
 8001fa8:	08001fd1 	.word	0x08001fd1
 8001fac:	08001fd9 	.word	0x08001fd9
 8001fb0:	08001fef 	.word	0x08001fef
 8001fb4:	08001fdf 	.word	0x08001fdf
 8001fb8:	08001fef 	.word	0x08001fef
 8001fbc:	08001fef 	.word	0x08001fef
 8001fc0:	08001fef 	.word	0x08001fef
 8001fc4:	08001fe7 	.word	0x08001fe7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001fc8:	f7ff fcd8 	bl	800197c <HAL_RCC_GetPCLK1Freq>
 8001fcc:	61b8      	str	r0, [r7, #24]
        break;
 8001fce:	e013      	b.n	8001ff8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8001fd0:	f7ff fce8 	bl	80019a4 <HAL_RCC_GetPCLK2Freq>
 8001fd4:	61b8      	str	r0, [r7, #24]
        break;
 8001fd6:	e00f      	b.n	8001ff8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001fd8:	4b1d      	ldr	r3, [pc, #116]	; (8002050 <UART_SetConfig+0x4c0>)
 8001fda:	61bb      	str	r3, [r7, #24]
        break;
 8001fdc:	e00c      	b.n	8001ff8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001fde:	f7ff fbdf 	bl	80017a0 <HAL_RCC_GetSysClockFreq>
 8001fe2:	61b8      	str	r0, [r7, #24]
        break;
 8001fe4:	e008      	b.n	8001ff8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001fe6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fea:	61bb      	str	r3, [r7, #24]
        break;
 8001fec:	e004      	b.n	8001ff8 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	77bb      	strb	r3, [r7, #30]
        break;
 8001ff6:	bf00      	nop
    }

    if (pclk != 0U)
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d018      	beq.n	8002030 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	085a      	lsrs	r2, r3, #1
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	441a      	add	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002010:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	2b0f      	cmp	r3, #15
 8002016:	d909      	bls.n	800202c <UART_SetConfig+0x49c>
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800201e:	d205      	bcs.n	800202c <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	b29a      	uxth	r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	60da      	str	r2, [r3, #12]
 800202a:	e001      	b.n	8002030 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800203c:	7fbb      	ldrb	r3, [r7, #30]
}
 800203e:	4618      	mov	r0, r3
 8002040:	3720      	adds	r7, #32
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40007c00 	.word	0x40007c00
 800204c:	40023800 	.word	0x40023800
 8002050:	00f42400 	.word	0x00f42400

08002054 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002060:	f003 0301 	and.w	r3, r3, #1
 8002064:	2b00      	cmp	r3, #0
 8002066:	d00a      	beq.n	800207e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	430a      	orrs	r2, r1
 800207c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d00a      	beq.n	80020a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	430a      	orrs	r2, r1
 800209e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a4:	f003 0304 	and.w	r3, r3, #4
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d00a      	beq.n	80020c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	430a      	orrs	r2, r1
 80020c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c6:	f003 0308 	and.w	r3, r3, #8
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d00a      	beq.n	80020e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	430a      	orrs	r2, r1
 80020e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e8:	f003 0310 	and.w	r3, r3, #16
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d00a      	beq.n	8002106 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	430a      	orrs	r2, r1
 8002104:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210a:	f003 0320 	and.w	r3, r3, #32
 800210e:	2b00      	cmp	r3, #0
 8002110:	d00a      	beq.n	8002128 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	430a      	orrs	r2, r1
 8002126:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002130:	2b00      	cmp	r3, #0
 8002132:	d01a      	beq.n	800216a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	430a      	orrs	r2, r1
 8002148:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002152:	d10a      	bne.n	800216a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	430a      	orrs	r2, r1
 8002168:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002172:	2b00      	cmp	r3, #0
 8002174:	d00a      	beq.n	800218c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	430a      	orrs	r2, r1
 800218a:	605a      	str	r2, [r3, #4]
  }
}
 800218c:	bf00      	nop
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af02      	add	r7, sp, #8
 800219e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80021a8:	f7fe fc6c 	bl	8000a84 <HAL_GetTick>
 80021ac:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0308 	and.w	r3, r3, #8
 80021b8:	2b08      	cmp	r3, #8
 80021ba:	d10e      	bne.n	80021da <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80021bc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80021c0:	9300      	str	r3, [sp, #0]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2200      	movs	r2, #0
 80021c6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 f82d 	bl	800222a <UART_WaitOnFlagUntilTimeout>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e023      	b.n	8002222 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0304 	and.w	r3, r3, #4
 80021e4:	2b04      	cmp	r3, #4
 80021e6:	d10e      	bne.n	8002206 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80021e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2200      	movs	r2, #0
 80021f2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f000 f817 	bl	800222a <UART_WaitOnFlagUntilTimeout>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e00d      	b.n	8002222 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2220      	movs	r2, #32
 800220a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2220      	movs	r2, #32
 8002210:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}

0800222a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b09c      	sub	sp, #112	; 0x70
 800222e:	af00      	add	r7, sp, #0
 8002230:	60f8      	str	r0, [r7, #12]
 8002232:	60b9      	str	r1, [r7, #8]
 8002234:	603b      	str	r3, [r7, #0]
 8002236:	4613      	mov	r3, r2
 8002238:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800223a:	e0a5      	b.n	8002388 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800223c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800223e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002242:	f000 80a1 	beq.w	8002388 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002246:	f7fe fc1d 	bl	8000a84 <HAL_GetTick>
 800224a:	4602      	mov	r2, r0
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002252:	429a      	cmp	r2, r3
 8002254:	d302      	bcc.n	800225c <UART_WaitOnFlagUntilTimeout+0x32>
 8002256:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002258:	2b00      	cmp	r3, #0
 800225a:	d13e      	bne.n	80022da <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002262:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002264:	e853 3f00 	ldrex	r3, [r3]
 8002268:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800226a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800226c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002270:	667b      	str	r3, [r7, #100]	; 0x64
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	461a      	mov	r2, r3
 8002278:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800227a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800227c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800227e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002280:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002282:	e841 2300 	strex	r3, r2, [r1]
 8002286:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8002288:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1e6      	bne.n	800225c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	3308      	adds	r3, #8
 8002294:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002296:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002298:	e853 3f00 	ldrex	r3, [r3]
 800229c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800229e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022a0:	f023 0301 	bic.w	r3, r3, #1
 80022a4:	663b      	str	r3, [r7, #96]	; 0x60
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	3308      	adds	r3, #8
 80022ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80022ae:	64ba      	str	r2, [r7, #72]	; 0x48
 80022b0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022b2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80022b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80022b6:	e841 2300 	strex	r3, r2, [r1]
 80022ba:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80022bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d1e5      	bne.n	800228e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2220      	movs	r2, #32
 80022c6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2220      	movs	r2, #32
 80022cc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e067      	b.n	80023aa <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0304 	and.w	r3, r3, #4
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d04f      	beq.n	8002388 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	69db      	ldr	r3, [r3, #28]
 80022ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80022f6:	d147      	bne.n	8002388 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002300:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800230a:	e853 3f00 	ldrex	r3, [r3]
 800230e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002312:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002316:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	461a      	mov	r2, r3
 800231e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002320:	637b      	str	r3, [r7, #52]	; 0x34
 8002322:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002324:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002326:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002328:	e841 2300 	strex	r3, r2, [r1]
 800232c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800232e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002330:	2b00      	cmp	r3, #0
 8002332:	d1e6      	bne.n	8002302 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	3308      	adds	r3, #8
 800233a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	e853 3f00 	ldrex	r3, [r3]
 8002342:	613b      	str	r3, [r7, #16]
   return(result);
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	f023 0301 	bic.w	r3, r3, #1
 800234a:	66bb      	str	r3, [r7, #104]	; 0x68
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	3308      	adds	r3, #8
 8002352:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002354:	623a      	str	r2, [r7, #32]
 8002356:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002358:	69f9      	ldr	r1, [r7, #28]
 800235a:	6a3a      	ldr	r2, [r7, #32]
 800235c:	e841 2300 	strex	r3, r2, [r1]
 8002360:	61bb      	str	r3, [r7, #24]
   return(result);
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d1e5      	bne.n	8002334 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2220      	movs	r2, #32
 800236c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2220      	movs	r2, #32
 8002372:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2220      	movs	r2, #32
 8002378:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2200      	movs	r2, #0
 8002380:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002384:	2303      	movs	r3, #3
 8002386:	e010      	b.n	80023aa <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	69da      	ldr	r2, [r3, #28]
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	4013      	ands	r3, r2
 8002392:	68ba      	ldr	r2, [r7, #8]
 8002394:	429a      	cmp	r2, r3
 8002396:	bf0c      	ite	eq
 8002398:	2301      	moveq	r3, #1
 800239a:	2300      	movne	r3, #0
 800239c:	b2db      	uxtb	r3, r3
 800239e:	461a      	mov	r2, r3
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	f43f af4a 	beq.w	800223c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023a8:	2300      	movs	r3, #0
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3770      	adds	r7, #112	; 0x70
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
	...

080023b4 <__libc_init_array>:
 80023b4:	b570      	push	{r4, r5, r6, lr}
 80023b6:	4d0d      	ldr	r5, [pc, #52]	; (80023ec <__libc_init_array+0x38>)
 80023b8:	4c0d      	ldr	r4, [pc, #52]	; (80023f0 <__libc_init_array+0x3c>)
 80023ba:	1b64      	subs	r4, r4, r5
 80023bc:	10a4      	asrs	r4, r4, #2
 80023be:	2600      	movs	r6, #0
 80023c0:	42a6      	cmp	r6, r4
 80023c2:	d109      	bne.n	80023d8 <__libc_init_array+0x24>
 80023c4:	4d0b      	ldr	r5, [pc, #44]	; (80023f4 <__libc_init_array+0x40>)
 80023c6:	4c0c      	ldr	r4, [pc, #48]	; (80023f8 <__libc_init_array+0x44>)
 80023c8:	f000 fc5c 	bl	8002c84 <_init>
 80023cc:	1b64      	subs	r4, r4, r5
 80023ce:	10a4      	asrs	r4, r4, #2
 80023d0:	2600      	movs	r6, #0
 80023d2:	42a6      	cmp	r6, r4
 80023d4:	d105      	bne.n	80023e2 <__libc_init_array+0x2e>
 80023d6:	bd70      	pop	{r4, r5, r6, pc}
 80023d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80023dc:	4798      	blx	r3
 80023de:	3601      	adds	r6, #1
 80023e0:	e7ee      	b.n	80023c0 <__libc_init_array+0xc>
 80023e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80023e6:	4798      	blx	r3
 80023e8:	3601      	adds	r6, #1
 80023ea:	e7f2      	b.n	80023d2 <__libc_init_array+0x1e>
 80023ec:	08002d30 	.word	0x08002d30
 80023f0:	08002d30 	.word	0x08002d30
 80023f4:	08002d30 	.word	0x08002d30
 80023f8:	08002d34 	.word	0x08002d34

080023fc <memset>:
 80023fc:	4402      	add	r2, r0
 80023fe:	4603      	mov	r3, r0
 8002400:	4293      	cmp	r3, r2
 8002402:	d100      	bne.n	8002406 <memset+0xa>
 8002404:	4770      	bx	lr
 8002406:	f803 1b01 	strb.w	r1, [r3], #1
 800240a:	e7f9      	b.n	8002400 <memset+0x4>

0800240c <siprintf>:
 800240c:	b40e      	push	{r1, r2, r3}
 800240e:	b500      	push	{lr}
 8002410:	b09c      	sub	sp, #112	; 0x70
 8002412:	ab1d      	add	r3, sp, #116	; 0x74
 8002414:	9002      	str	r0, [sp, #8]
 8002416:	9006      	str	r0, [sp, #24]
 8002418:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800241c:	4809      	ldr	r0, [pc, #36]	; (8002444 <siprintf+0x38>)
 800241e:	9107      	str	r1, [sp, #28]
 8002420:	9104      	str	r1, [sp, #16]
 8002422:	4909      	ldr	r1, [pc, #36]	; (8002448 <siprintf+0x3c>)
 8002424:	f853 2b04 	ldr.w	r2, [r3], #4
 8002428:	9105      	str	r1, [sp, #20]
 800242a:	6800      	ldr	r0, [r0, #0]
 800242c:	9301      	str	r3, [sp, #4]
 800242e:	a902      	add	r1, sp, #8
 8002430:	f000 f868 	bl	8002504 <_svfiprintf_r>
 8002434:	9b02      	ldr	r3, [sp, #8]
 8002436:	2200      	movs	r2, #0
 8002438:	701a      	strb	r2, [r3, #0]
 800243a:	b01c      	add	sp, #112	; 0x70
 800243c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002440:	b003      	add	sp, #12
 8002442:	4770      	bx	lr
 8002444:	2000000c 	.word	0x2000000c
 8002448:	ffff0208 	.word	0xffff0208

0800244c <__ssputs_r>:
 800244c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002450:	688e      	ldr	r6, [r1, #8]
 8002452:	429e      	cmp	r6, r3
 8002454:	4682      	mov	sl, r0
 8002456:	460c      	mov	r4, r1
 8002458:	4690      	mov	r8, r2
 800245a:	461f      	mov	r7, r3
 800245c:	d838      	bhi.n	80024d0 <__ssputs_r+0x84>
 800245e:	898a      	ldrh	r2, [r1, #12]
 8002460:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002464:	d032      	beq.n	80024cc <__ssputs_r+0x80>
 8002466:	6825      	ldr	r5, [r4, #0]
 8002468:	6909      	ldr	r1, [r1, #16]
 800246a:	eba5 0901 	sub.w	r9, r5, r1
 800246e:	6965      	ldr	r5, [r4, #20]
 8002470:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002474:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002478:	3301      	adds	r3, #1
 800247a:	444b      	add	r3, r9
 800247c:	106d      	asrs	r5, r5, #1
 800247e:	429d      	cmp	r5, r3
 8002480:	bf38      	it	cc
 8002482:	461d      	movcc	r5, r3
 8002484:	0553      	lsls	r3, r2, #21
 8002486:	d531      	bpl.n	80024ec <__ssputs_r+0xa0>
 8002488:	4629      	mov	r1, r5
 800248a:	f000 fb47 	bl	8002b1c <_malloc_r>
 800248e:	4606      	mov	r6, r0
 8002490:	b950      	cbnz	r0, 80024a8 <__ssputs_r+0x5c>
 8002492:	230c      	movs	r3, #12
 8002494:	f8ca 3000 	str.w	r3, [sl]
 8002498:	89a3      	ldrh	r3, [r4, #12]
 800249a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800249e:	81a3      	strh	r3, [r4, #12]
 80024a0:	f04f 30ff 	mov.w	r0, #4294967295
 80024a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024a8:	6921      	ldr	r1, [r4, #16]
 80024aa:	464a      	mov	r2, r9
 80024ac:	f000 fabe 	bl	8002a2c <memcpy>
 80024b0:	89a3      	ldrh	r3, [r4, #12]
 80024b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80024b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024ba:	81a3      	strh	r3, [r4, #12]
 80024bc:	6126      	str	r6, [r4, #16]
 80024be:	6165      	str	r5, [r4, #20]
 80024c0:	444e      	add	r6, r9
 80024c2:	eba5 0509 	sub.w	r5, r5, r9
 80024c6:	6026      	str	r6, [r4, #0]
 80024c8:	60a5      	str	r5, [r4, #8]
 80024ca:	463e      	mov	r6, r7
 80024cc:	42be      	cmp	r6, r7
 80024ce:	d900      	bls.n	80024d2 <__ssputs_r+0x86>
 80024d0:	463e      	mov	r6, r7
 80024d2:	4632      	mov	r2, r6
 80024d4:	6820      	ldr	r0, [r4, #0]
 80024d6:	4641      	mov	r1, r8
 80024d8:	f000 fab6 	bl	8002a48 <memmove>
 80024dc:	68a3      	ldr	r3, [r4, #8]
 80024de:	6822      	ldr	r2, [r4, #0]
 80024e0:	1b9b      	subs	r3, r3, r6
 80024e2:	4432      	add	r2, r6
 80024e4:	60a3      	str	r3, [r4, #8]
 80024e6:	6022      	str	r2, [r4, #0]
 80024e8:	2000      	movs	r0, #0
 80024ea:	e7db      	b.n	80024a4 <__ssputs_r+0x58>
 80024ec:	462a      	mov	r2, r5
 80024ee:	f000 fb6f 	bl	8002bd0 <_realloc_r>
 80024f2:	4606      	mov	r6, r0
 80024f4:	2800      	cmp	r0, #0
 80024f6:	d1e1      	bne.n	80024bc <__ssputs_r+0x70>
 80024f8:	6921      	ldr	r1, [r4, #16]
 80024fa:	4650      	mov	r0, sl
 80024fc:	f000 fabe 	bl	8002a7c <_free_r>
 8002500:	e7c7      	b.n	8002492 <__ssputs_r+0x46>
	...

08002504 <_svfiprintf_r>:
 8002504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002508:	4698      	mov	r8, r3
 800250a:	898b      	ldrh	r3, [r1, #12]
 800250c:	061b      	lsls	r3, r3, #24
 800250e:	b09d      	sub	sp, #116	; 0x74
 8002510:	4607      	mov	r7, r0
 8002512:	460d      	mov	r5, r1
 8002514:	4614      	mov	r4, r2
 8002516:	d50e      	bpl.n	8002536 <_svfiprintf_r+0x32>
 8002518:	690b      	ldr	r3, [r1, #16]
 800251a:	b963      	cbnz	r3, 8002536 <_svfiprintf_r+0x32>
 800251c:	2140      	movs	r1, #64	; 0x40
 800251e:	f000 fafd 	bl	8002b1c <_malloc_r>
 8002522:	6028      	str	r0, [r5, #0]
 8002524:	6128      	str	r0, [r5, #16]
 8002526:	b920      	cbnz	r0, 8002532 <_svfiprintf_r+0x2e>
 8002528:	230c      	movs	r3, #12
 800252a:	603b      	str	r3, [r7, #0]
 800252c:	f04f 30ff 	mov.w	r0, #4294967295
 8002530:	e0d1      	b.n	80026d6 <_svfiprintf_r+0x1d2>
 8002532:	2340      	movs	r3, #64	; 0x40
 8002534:	616b      	str	r3, [r5, #20]
 8002536:	2300      	movs	r3, #0
 8002538:	9309      	str	r3, [sp, #36]	; 0x24
 800253a:	2320      	movs	r3, #32
 800253c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002540:	f8cd 800c 	str.w	r8, [sp, #12]
 8002544:	2330      	movs	r3, #48	; 0x30
 8002546:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80026f0 <_svfiprintf_r+0x1ec>
 800254a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800254e:	f04f 0901 	mov.w	r9, #1
 8002552:	4623      	mov	r3, r4
 8002554:	469a      	mov	sl, r3
 8002556:	f813 2b01 	ldrb.w	r2, [r3], #1
 800255a:	b10a      	cbz	r2, 8002560 <_svfiprintf_r+0x5c>
 800255c:	2a25      	cmp	r2, #37	; 0x25
 800255e:	d1f9      	bne.n	8002554 <_svfiprintf_r+0x50>
 8002560:	ebba 0b04 	subs.w	fp, sl, r4
 8002564:	d00b      	beq.n	800257e <_svfiprintf_r+0x7a>
 8002566:	465b      	mov	r3, fp
 8002568:	4622      	mov	r2, r4
 800256a:	4629      	mov	r1, r5
 800256c:	4638      	mov	r0, r7
 800256e:	f7ff ff6d 	bl	800244c <__ssputs_r>
 8002572:	3001      	adds	r0, #1
 8002574:	f000 80aa 	beq.w	80026cc <_svfiprintf_r+0x1c8>
 8002578:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800257a:	445a      	add	r2, fp
 800257c:	9209      	str	r2, [sp, #36]	; 0x24
 800257e:	f89a 3000 	ldrb.w	r3, [sl]
 8002582:	2b00      	cmp	r3, #0
 8002584:	f000 80a2 	beq.w	80026cc <_svfiprintf_r+0x1c8>
 8002588:	2300      	movs	r3, #0
 800258a:	f04f 32ff 	mov.w	r2, #4294967295
 800258e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002592:	f10a 0a01 	add.w	sl, sl, #1
 8002596:	9304      	str	r3, [sp, #16]
 8002598:	9307      	str	r3, [sp, #28]
 800259a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800259e:	931a      	str	r3, [sp, #104]	; 0x68
 80025a0:	4654      	mov	r4, sl
 80025a2:	2205      	movs	r2, #5
 80025a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025a8:	4851      	ldr	r0, [pc, #324]	; (80026f0 <_svfiprintf_r+0x1ec>)
 80025aa:	f7fd fe51 	bl	8000250 <memchr>
 80025ae:	9a04      	ldr	r2, [sp, #16]
 80025b0:	b9d8      	cbnz	r0, 80025ea <_svfiprintf_r+0xe6>
 80025b2:	06d0      	lsls	r0, r2, #27
 80025b4:	bf44      	itt	mi
 80025b6:	2320      	movmi	r3, #32
 80025b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80025bc:	0711      	lsls	r1, r2, #28
 80025be:	bf44      	itt	mi
 80025c0:	232b      	movmi	r3, #43	; 0x2b
 80025c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80025c6:	f89a 3000 	ldrb.w	r3, [sl]
 80025ca:	2b2a      	cmp	r3, #42	; 0x2a
 80025cc:	d015      	beq.n	80025fa <_svfiprintf_r+0xf6>
 80025ce:	9a07      	ldr	r2, [sp, #28]
 80025d0:	4654      	mov	r4, sl
 80025d2:	2000      	movs	r0, #0
 80025d4:	f04f 0c0a 	mov.w	ip, #10
 80025d8:	4621      	mov	r1, r4
 80025da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80025de:	3b30      	subs	r3, #48	; 0x30
 80025e0:	2b09      	cmp	r3, #9
 80025e2:	d94e      	bls.n	8002682 <_svfiprintf_r+0x17e>
 80025e4:	b1b0      	cbz	r0, 8002614 <_svfiprintf_r+0x110>
 80025e6:	9207      	str	r2, [sp, #28]
 80025e8:	e014      	b.n	8002614 <_svfiprintf_r+0x110>
 80025ea:	eba0 0308 	sub.w	r3, r0, r8
 80025ee:	fa09 f303 	lsl.w	r3, r9, r3
 80025f2:	4313      	orrs	r3, r2
 80025f4:	9304      	str	r3, [sp, #16]
 80025f6:	46a2      	mov	sl, r4
 80025f8:	e7d2      	b.n	80025a0 <_svfiprintf_r+0x9c>
 80025fa:	9b03      	ldr	r3, [sp, #12]
 80025fc:	1d19      	adds	r1, r3, #4
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	9103      	str	r1, [sp, #12]
 8002602:	2b00      	cmp	r3, #0
 8002604:	bfbb      	ittet	lt
 8002606:	425b      	neglt	r3, r3
 8002608:	f042 0202 	orrlt.w	r2, r2, #2
 800260c:	9307      	strge	r3, [sp, #28]
 800260e:	9307      	strlt	r3, [sp, #28]
 8002610:	bfb8      	it	lt
 8002612:	9204      	strlt	r2, [sp, #16]
 8002614:	7823      	ldrb	r3, [r4, #0]
 8002616:	2b2e      	cmp	r3, #46	; 0x2e
 8002618:	d10c      	bne.n	8002634 <_svfiprintf_r+0x130>
 800261a:	7863      	ldrb	r3, [r4, #1]
 800261c:	2b2a      	cmp	r3, #42	; 0x2a
 800261e:	d135      	bne.n	800268c <_svfiprintf_r+0x188>
 8002620:	9b03      	ldr	r3, [sp, #12]
 8002622:	1d1a      	adds	r2, r3, #4
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	9203      	str	r2, [sp, #12]
 8002628:	2b00      	cmp	r3, #0
 800262a:	bfb8      	it	lt
 800262c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002630:	3402      	adds	r4, #2
 8002632:	9305      	str	r3, [sp, #20]
 8002634:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002700 <_svfiprintf_r+0x1fc>
 8002638:	7821      	ldrb	r1, [r4, #0]
 800263a:	2203      	movs	r2, #3
 800263c:	4650      	mov	r0, sl
 800263e:	f7fd fe07 	bl	8000250 <memchr>
 8002642:	b140      	cbz	r0, 8002656 <_svfiprintf_r+0x152>
 8002644:	2340      	movs	r3, #64	; 0x40
 8002646:	eba0 000a 	sub.w	r0, r0, sl
 800264a:	fa03 f000 	lsl.w	r0, r3, r0
 800264e:	9b04      	ldr	r3, [sp, #16]
 8002650:	4303      	orrs	r3, r0
 8002652:	3401      	adds	r4, #1
 8002654:	9304      	str	r3, [sp, #16]
 8002656:	f814 1b01 	ldrb.w	r1, [r4], #1
 800265a:	4826      	ldr	r0, [pc, #152]	; (80026f4 <_svfiprintf_r+0x1f0>)
 800265c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002660:	2206      	movs	r2, #6
 8002662:	f7fd fdf5 	bl	8000250 <memchr>
 8002666:	2800      	cmp	r0, #0
 8002668:	d038      	beq.n	80026dc <_svfiprintf_r+0x1d8>
 800266a:	4b23      	ldr	r3, [pc, #140]	; (80026f8 <_svfiprintf_r+0x1f4>)
 800266c:	bb1b      	cbnz	r3, 80026b6 <_svfiprintf_r+0x1b2>
 800266e:	9b03      	ldr	r3, [sp, #12]
 8002670:	3307      	adds	r3, #7
 8002672:	f023 0307 	bic.w	r3, r3, #7
 8002676:	3308      	adds	r3, #8
 8002678:	9303      	str	r3, [sp, #12]
 800267a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800267c:	4433      	add	r3, r6
 800267e:	9309      	str	r3, [sp, #36]	; 0x24
 8002680:	e767      	b.n	8002552 <_svfiprintf_r+0x4e>
 8002682:	fb0c 3202 	mla	r2, ip, r2, r3
 8002686:	460c      	mov	r4, r1
 8002688:	2001      	movs	r0, #1
 800268a:	e7a5      	b.n	80025d8 <_svfiprintf_r+0xd4>
 800268c:	2300      	movs	r3, #0
 800268e:	3401      	adds	r4, #1
 8002690:	9305      	str	r3, [sp, #20]
 8002692:	4619      	mov	r1, r3
 8002694:	f04f 0c0a 	mov.w	ip, #10
 8002698:	4620      	mov	r0, r4
 800269a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800269e:	3a30      	subs	r2, #48	; 0x30
 80026a0:	2a09      	cmp	r2, #9
 80026a2:	d903      	bls.n	80026ac <_svfiprintf_r+0x1a8>
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d0c5      	beq.n	8002634 <_svfiprintf_r+0x130>
 80026a8:	9105      	str	r1, [sp, #20]
 80026aa:	e7c3      	b.n	8002634 <_svfiprintf_r+0x130>
 80026ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80026b0:	4604      	mov	r4, r0
 80026b2:	2301      	movs	r3, #1
 80026b4:	e7f0      	b.n	8002698 <_svfiprintf_r+0x194>
 80026b6:	ab03      	add	r3, sp, #12
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	462a      	mov	r2, r5
 80026bc:	4b0f      	ldr	r3, [pc, #60]	; (80026fc <_svfiprintf_r+0x1f8>)
 80026be:	a904      	add	r1, sp, #16
 80026c0:	4638      	mov	r0, r7
 80026c2:	f3af 8000 	nop.w
 80026c6:	1c42      	adds	r2, r0, #1
 80026c8:	4606      	mov	r6, r0
 80026ca:	d1d6      	bne.n	800267a <_svfiprintf_r+0x176>
 80026cc:	89ab      	ldrh	r3, [r5, #12]
 80026ce:	065b      	lsls	r3, r3, #25
 80026d0:	f53f af2c 	bmi.w	800252c <_svfiprintf_r+0x28>
 80026d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80026d6:	b01d      	add	sp, #116	; 0x74
 80026d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026dc:	ab03      	add	r3, sp, #12
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	462a      	mov	r2, r5
 80026e2:	4b06      	ldr	r3, [pc, #24]	; (80026fc <_svfiprintf_r+0x1f8>)
 80026e4:	a904      	add	r1, sp, #16
 80026e6:	4638      	mov	r0, r7
 80026e8:	f000 f87a 	bl	80027e0 <_printf_i>
 80026ec:	e7eb      	b.n	80026c6 <_svfiprintf_r+0x1c2>
 80026ee:	bf00      	nop
 80026f0:	08002cf4 	.word	0x08002cf4
 80026f4:	08002cfe 	.word	0x08002cfe
 80026f8:	00000000 	.word	0x00000000
 80026fc:	0800244d 	.word	0x0800244d
 8002700:	08002cfa 	.word	0x08002cfa

08002704 <_printf_common>:
 8002704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002708:	4616      	mov	r6, r2
 800270a:	4699      	mov	r9, r3
 800270c:	688a      	ldr	r2, [r1, #8]
 800270e:	690b      	ldr	r3, [r1, #16]
 8002710:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002714:	4293      	cmp	r3, r2
 8002716:	bfb8      	it	lt
 8002718:	4613      	movlt	r3, r2
 800271a:	6033      	str	r3, [r6, #0]
 800271c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002720:	4607      	mov	r7, r0
 8002722:	460c      	mov	r4, r1
 8002724:	b10a      	cbz	r2, 800272a <_printf_common+0x26>
 8002726:	3301      	adds	r3, #1
 8002728:	6033      	str	r3, [r6, #0]
 800272a:	6823      	ldr	r3, [r4, #0]
 800272c:	0699      	lsls	r1, r3, #26
 800272e:	bf42      	ittt	mi
 8002730:	6833      	ldrmi	r3, [r6, #0]
 8002732:	3302      	addmi	r3, #2
 8002734:	6033      	strmi	r3, [r6, #0]
 8002736:	6825      	ldr	r5, [r4, #0]
 8002738:	f015 0506 	ands.w	r5, r5, #6
 800273c:	d106      	bne.n	800274c <_printf_common+0x48>
 800273e:	f104 0a19 	add.w	sl, r4, #25
 8002742:	68e3      	ldr	r3, [r4, #12]
 8002744:	6832      	ldr	r2, [r6, #0]
 8002746:	1a9b      	subs	r3, r3, r2
 8002748:	42ab      	cmp	r3, r5
 800274a:	dc26      	bgt.n	800279a <_printf_common+0x96>
 800274c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002750:	1e13      	subs	r3, r2, #0
 8002752:	6822      	ldr	r2, [r4, #0]
 8002754:	bf18      	it	ne
 8002756:	2301      	movne	r3, #1
 8002758:	0692      	lsls	r2, r2, #26
 800275a:	d42b      	bmi.n	80027b4 <_printf_common+0xb0>
 800275c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002760:	4649      	mov	r1, r9
 8002762:	4638      	mov	r0, r7
 8002764:	47c0      	blx	r8
 8002766:	3001      	adds	r0, #1
 8002768:	d01e      	beq.n	80027a8 <_printf_common+0xa4>
 800276a:	6823      	ldr	r3, [r4, #0]
 800276c:	68e5      	ldr	r5, [r4, #12]
 800276e:	6832      	ldr	r2, [r6, #0]
 8002770:	f003 0306 	and.w	r3, r3, #6
 8002774:	2b04      	cmp	r3, #4
 8002776:	bf08      	it	eq
 8002778:	1aad      	subeq	r5, r5, r2
 800277a:	68a3      	ldr	r3, [r4, #8]
 800277c:	6922      	ldr	r2, [r4, #16]
 800277e:	bf0c      	ite	eq
 8002780:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002784:	2500      	movne	r5, #0
 8002786:	4293      	cmp	r3, r2
 8002788:	bfc4      	itt	gt
 800278a:	1a9b      	subgt	r3, r3, r2
 800278c:	18ed      	addgt	r5, r5, r3
 800278e:	2600      	movs	r6, #0
 8002790:	341a      	adds	r4, #26
 8002792:	42b5      	cmp	r5, r6
 8002794:	d11a      	bne.n	80027cc <_printf_common+0xc8>
 8002796:	2000      	movs	r0, #0
 8002798:	e008      	b.n	80027ac <_printf_common+0xa8>
 800279a:	2301      	movs	r3, #1
 800279c:	4652      	mov	r2, sl
 800279e:	4649      	mov	r1, r9
 80027a0:	4638      	mov	r0, r7
 80027a2:	47c0      	blx	r8
 80027a4:	3001      	adds	r0, #1
 80027a6:	d103      	bne.n	80027b0 <_printf_common+0xac>
 80027a8:	f04f 30ff 	mov.w	r0, #4294967295
 80027ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027b0:	3501      	adds	r5, #1
 80027b2:	e7c6      	b.n	8002742 <_printf_common+0x3e>
 80027b4:	18e1      	adds	r1, r4, r3
 80027b6:	1c5a      	adds	r2, r3, #1
 80027b8:	2030      	movs	r0, #48	; 0x30
 80027ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80027be:	4422      	add	r2, r4
 80027c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80027c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80027c8:	3302      	adds	r3, #2
 80027ca:	e7c7      	b.n	800275c <_printf_common+0x58>
 80027cc:	2301      	movs	r3, #1
 80027ce:	4622      	mov	r2, r4
 80027d0:	4649      	mov	r1, r9
 80027d2:	4638      	mov	r0, r7
 80027d4:	47c0      	blx	r8
 80027d6:	3001      	adds	r0, #1
 80027d8:	d0e6      	beq.n	80027a8 <_printf_common+0xa4>
 80027da:	3601      	adds	r6, #1
 80027dc:	e7d9      	b.n	8002792 <_printf_common+0x8e>
	...

080027e0 <_printf_i>:
 80027e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80027e4:	460c      	mov	r4, r1
 80027e6:	4691      	mov	r9, r2
 80027e8:	7e27      	ldrb	r7, [r4, #24]
 80027ea:	990c      	ldr	r1, [sp, #48]	; 0x30
 80027ec:	2f78      	cmp	r7, #120	; 0x78
 80027ee:	4680      	mov	r8, r0
 80027f0:	469a      	mov	sl, r3
 80027f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80027f6:	d807      	bhi.n	8002808 <_printf_i+0x28>
 80027f8:	2f62      	cmp	r7, #98	; 0x62
 80027fa:	d80a      	bhi.n	8002812 <_printf_i+0x32>
 80027fc:	2f00      	cmp	r7, #0
 80027fe:	f000 80d8 	beq.w	80029b2 <_printf_i+0x1d2>
 8002802:	2f58      	cmp	r7, #88	; 0x58
 8002804:	f000 80a3 	beq.w	800294e <_printf_i+0x16e>
 8002808:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800280c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002810:	e03a      	b.n	8002888 <_printf_i+0xa8>
 8002812:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002816:	2b15      	cmp	r3, #21
 8002818:	d8f6      	bhi.n	8002808 <_printf_i+0x28>
 800281a:	a001      	add	r0, pc, #4	; (adr r0, 8002820 <_printf_i+0x40>)
 800281c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002820:	08002879 	.word	0x08002879
 8002824:	0800288d 	.word	0x0800288d
 8002828:	08002809 	.word	0x08002809
 800282c:	08002809 	.word	0x08002809
 8002830:	08002809 	.word	0x08002809
 8002834:	08002809 	.word	0x08002809
 8002838:	0800288d 	.word	0x0800288d
 800283c:	08002809 	.word	0x08002809
 8002840:	08002809 	.word	0x08002809
 8002844:	08002809 	.word	0x08002809
 8002848:	08002809 	.word	0x08002809
 800284c:	08002999 	.word	0x08002999
 8002850:	080028bd 	.word	0x080028bd
 8002854:	0800297b 	.word	0x0800297b
 8002858:	08002809 	.word	0x08002809
 800285c:	08002809 	.word	0x08002809
 8002860:	080029bb 	.word	0x080029bb
 8002864:	08002809 	.word	0x08002809
 8002868:	080028bd 	.word	0x080028bd
 800286c:	08002809 	.word	0x08002809
 8002870:	08002809 	.word	0x08002809
 8002874:	08002983 	.word	0x08002983
 8002878:	680b      	ldr	r3, [r1, #0]
 800287a:	1d1a      	adds	r2, r3, #4
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	600a      	str	r2, [r1, #0]
 8002880:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002884:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002888:	2301      	movs	r3, #1
 800288a:	e0a3      	b.n	80029d4 <_printf_i+0x1f4>
 800288c:	6825      	ldr	r5, [r4, #0]
 800288e:	6808      	ldr	r0, [r1, #0]
 8002890:	062e      	lsls	r6, r5, #24
 8002892:	f100 0304 	add.w	r3, r0, #4
 8002896:	d50a      	bpl.n	80028ae <_printf_i+0xce>
 8002898:	6805      	ldr	r5, [r0, #0]
 800289a:	600b      	str	r3, [r1, #0]
 800289c:	2d00      	cmp	r5, #0
 800289e:	da03      	bge.n	80028a8 <_printf_i+0xc8>
 80028a0:	232d      	movs	r3, #45	; 0x2d
 80028a2:	426d      	negs	r5, r5
 80028a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80028a8:	485e      	ldr	r0, [pc, #376]	; (8002a24 <_printf_i+0x244>)
 80028aa:	230a      	movs	r3, #10
 80028ac:	e019      	b.n	80028e2 <_printf_i+0x102>
 80028ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 80028b2:	6805      	ldr	r5, [r0, #0]
 80028b4:	600b      	str	r3, [r1, #0]
 80028b6:	bf18      	it	ne
 80028b8:	b22d      	sxthne	r5, r5
 80028ba:	e7ef      	b.n	800289c <_printf_i+0xbc>
 80028bc:	680b      	ldr	r3, [r1, #0]
 80028be:	6825      	ldr	r5, [r4, #0]
 80028c0:	1d18      	adds	r0, r3, #4
 80028c2:	6008      	str	r0, [r1, #0]
 80028c4:	0628      	lsls	r0, r5, #24
 80028c6:	d501      	bpl.n	80028cc <_printf_i+0xec>
 80028c8:	681d      	ldr	r5, [r3, #0]
 80028ca:	e002      	b.n	80028d2 <_printf_i+0xf2>
 80028cc:	0669      	lsls	r1, r5, #25
 80028ce:	d5fb      	bpl.n	80028c8 <_printf_i+0xe8>
 80028d0:	881d      	ldrh	r5, [r3, #0]
 80028d2:	4854      	ldr	r0, [pc, #336]	; (8002a24 <_printf_i+0x244>)
 80028d4:	2f6f      	cmp	r7, #111	; 0x6f
 80028d6:	bf0c      	ite	eq
 80028d8:	2308      	moveq	r3, #8
 80028da:	230a      	movne	r3, #10
 80028dc:	2100      	movs	r1, #0
 80028de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80028e2:	6866      	ldr	r6, [r4, #4]
 80028e4:	60a6      	str	r6, [r4, #8]
 80028e6:	2e00      	cmp	r6, #0
 80028e8:	bfa2      	ittt	ge
 80028ea:	6821      	ldrge	r1, [r4, #0]
 80028ec:	f021 0104 	bicge.w	r1, r1, #4
 80028f0:	6021      	strge	r1, [r4, #0]
 80028f2:	b90d      	cbnz	r5, 80028f8 <_printf_i+0x118>
 80028f4:	2e00      	cmp	r6, #0
 80028f6:	d04d      	beq.n	8002994 <_printf_i+0x1b4>
 80028f8:	4616      	mov	r6, r2
 80028fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80028fe:	fb03 5711 	mls	r7, r3, r1, r5
 8002902:	5dc7      	ldrb	r7, [r0, r7]
 8002904:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002908:	462f      	mov	r7, r5
 800290a:	42bb      	cmp	r3, r7
 800290c:	460d      	mov	r5, r1
 800290e:	d9f4      	bls.n	80028fa <_printf_i+0x11a>
 8002910:	2b08      	cmp	r3, #8
 8002912:	d10b      	bne.n	800292c <_printf_i+0x14c>
 8002914:	6823      	ldr	r3, [r4, #0]
 8002916:	07df      	lsls	r7, r3, #31
 8002918:	d508      	bpl.n	800292c <_printf_i+0x14c>
 800291a:	6923      	ldr	r3, [r4, #16]
 800291c:	6861      	ldr	r1, [r4, #4]
 800291e:	4299      	cmp	r1, r3
 8002920:	bfde      	ittt	le
 8002922:	2330      	movle	r3, #48	; 0x30
 8002924:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002928:	f106 36ff 	addle.w	r6, r6, #4294967295
 800292c:	1b92      	subs	r2, r2, r6
 800292e:	6122      	str	r2, [r4, #16]
 8002930:	f8cd a000 	str.w	sl, [sp]
 8002934:	464b      	mov	r3, r9
 8002936:	aa03      	add	r2, sp, #12
 8002938:	4621      	mov	r1, r4
 800293a:	4640      	mov	r0, r8
 800293c:	f7ff fee2 	bl	8002704 <_printf_common>
 8002940:	3001      	adds	r0, #1
 8002942:	d14c      	bne.n	80029de <_printf_i+0x1fe>
 8002944:	f04f 30ff 	mov.w	r0, #4294967295
 8002948:	b004      	add	sp, #16
 800294a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800294e:	4835      	ldr	r0, [pc, #212]	; (8002a24 <_printf_i+0x244>)
 8002950:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002954:	6823      	ldr	r3, [r4, #0]
 8002956:	680e      	ldr	r6, [r1, #0]
 8002958:	061f      	lsls	r7, r3, #24
 800295a:	f856 5b04 	ldr.w	r5, [r6], #4
 800295e:	600e      	str	r6, [r1, #0]
 8002960:	d514      	bpl.n	800298c <_printf_i+0x1ac>
 8002962:	07d9      	lsls	r1, r3, #31
 8002964:	bf44      	itt	mi
 8002966:	f043 0320 	orrmi.w	r3, r3, #32
 800296a:	6023      	strmi	r3, [r4, #0]
 800296c:	b91d      	cbnz	r5, 8002976 <_printf_i+0x196>
 800296e:	6823      	ldr	r3, [r4, #0]
 8002970:	f023 0320 	bic.w	r3, r3, #32
 8002974:	6023      	str	r3, [r4, #0]
 8002976:	2310      	movs	r3, #16
 8002978:	e7b0      	b.n	80028dc <_printf_i+0xfc>
 800297a:	6823      	ldr	r3, [r4, #0]
 800297c:	f043 0320 	orr.w	r3, r3, #32
 8002980:	6023      	str	r3, [r4, #0]
 8002982:	2378      	movs	r3, #120	; 0x78
 8002984:	4828      	ldr	r0, [pc, #160]	; (8002a28 <_printf_i+0x248>)
 8002986:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800298a:	e7e3      	b.n	8002954 <_printf_i+0x174>
 800298c:	065e      	lsls	r6, r3, #25
 800298e:	bf48      	it	mi
 8002990:	b2ad      	uxthmi	r5, r5
 8002992:	e7e6      	b.n	8002962 <_printf_i+0x182>
 8002994:	4616      	mov	r6, r2
 8002996:	e7bb      	b.n	8002910 <_printf_i+0x130>
 8002998:	680b      	ldr	r3, [r1, #0]
 800299a:	6826      	ldr	r6, [r4, #0]
 800299c:	6960      	ldr	r0, [r4, #20]
 800299e:	1d1d      	adds	r5, r3, #4
 80029a0:	600d      	str	r5, [r1, #0]
 80029a2:	0635      	lsls	r5, r6, #24
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	d501      	bpl.n	80029ac <_printf_i+0x1cc>
 80029a8:	6018      	str	r0, [r3, #0]
 80029aa:	e002      	b.n	80029b2 <_printf_i+0x1d2>
 80029ac:	0671      	lsls	r1, r6, #25
 80029ae:	d5fb      	bpl.n	80029a8 <_printf_i+0x1c8>
 80029b0:	8018      	strh	r0, [r3, #0]
 80029b2:	2300      	movs	r3, #0
 80029b4:	6123      	str	r3, [r4, #16]
 80029b6:	4616      	mov	r6, r2
 80029b8:	e7ba      	b.n	8002930 <_printf_i+0x150>
 80029ba:	680b      	ldr	r3, [r1, #0]
 80029bc:	1d1a      	adds	r2, r3, #4
 80029be:	600a      	str	r2, [r1, #0]
 80029c0:	681e      	ldr	r6, [r3, #0]
 80029c2:	6862      	ldr	r2, [r4, #4]
 80029c4:	2100      	movs	r1, #0
 80029c6:	4630      	mov	r0, r6
 80029c8:	f7fd fc42 	bl	8000250 <memchr>
 80029cc:	b108      	cbz	r0, 80029d2 <_printf_i+0x1f2>
 80029ce:	1b80      	subs	r0, r0, r6
 80029d0:	6060      	str	r0, [r4, #4]
 80029d2:	6863      	ldr	r3, [r4, #4]
 80029d4:	6123      	str	r3, [r4, #16]
 80029d6:	2300      	movs	r3, #0
 80029d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80029dc:	e7a8      	b.n	8002930 <_printf_i+0x150>
 80029de:	6923      	ldr	r3, [r4, #16]
 80029e0:	4632      	mov	r2, r6
 80029e2:	4649      	mov	r1, r9
 80029e4:	4640      	mov	r0, r8
 80029e6:	47d0      	blx	sl
 80029e8:	3001      	adds	r0, #1
 80029ea:	d0ab      	beq.n	8002944 <_printf_i+0x164>
 80029ec:	6823      	ldr	r3, [r4, #0]
 80029ee:	079b      	lsls	r3, r3, #30
 80029f0:	d413      	bmi.n	8002a1a <_printf_i+0x23a>
 80029f2:	68e0      	ldr	r0, [r4, #12]
 80029f4:	9b03      	ldr	r3, [sp, #12]
 80029f6:	4298      	cmp	r0, r3
 80029f8:	bfb8      	it	lt
 80029fa:	4618      	movlt	r0, r3
 80029fc:	e7a4      	b.n	8002948 <_printf_i+0x168>
 80029fe:	2301      	movs	r3, #1
 8002a00:	4632      	mov	r2, r6
 8002a02:	4649      	mov	r1, r9
 8002a04:	4640      	mov	r0, r8
 8002a06:	47d0      	blx	sl
 8002a08:	3001      	adds	r0, #1
 8002a0a:	d09b      	beq.n	8002944 <_printf_i+0x164>
 8002a0c:	3501      	adds	r5, #1
 8002a0e:	68e3      	ldr	r3, [r4, #12]
 8002a10:	9903      	ldr	r1, [sp, #12]
 8002a12:	1a5b      	subs	r3, r3, r1
 8002a14:	42ab      	cmp	r3, r5
 8002a16:	dcf2      	bgt.n	80029fe <_printf_i+0x21e>
 8002a18:	e7eb      	b.n	80029f2 <_printf_i+0x212>
 8002a1a:	2500      	movs	r5, #0
 8002a1c:	f104 0619 	add.w	r6, r4, #25
 8002a20:	e7f5      	b.n	8002a0e <_printf_i+0x22e>
 8002a22:	bf00      	nop
 8002a24:	08002d05 	.word	0x08002d05
 8002a28:	08002d16 	.word	0x08002d16

08002a2c <memcpy>:
 8002a2c:	440a      	add	r2, r1
 8002a2e:	4291      	cmp	r1, r2
 8002a30:	f100 33ff 	add.w	r3, r0, #4294967295
 8002a34:	d100      	bne.n	8002a38 <memcpy+0xc>
 8002a36:	4770      	bx	lr
 8002a38:	b510      	push	{r4, lr}
 8002a3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a42:	4291      	cmp	r1, r2
 8002a44:	d1f9      	bne.n	8002a3a <memcpy+0xe>
 8002a46:	bd10      	pop	{r4, pc}

08002a48 <memmove>:
 8002a48:	4288      	cmp	r0, r1
 8002a4a:	b510      	push	{r4, lr}
 8002a4c:	eb01 0402 	add.w	r4, r1, r2
 8002a50:	d902      	bls.n	8002a58 <memmove+0x10>
 8002a52:	4284      	cmp	r4, r0
 8002a54:	4623      	mov	r3, r4
 8002a56:	d807      	bhi.n	8002a68 <memmove+0x20>
 8002a58:	1e43      	subs	r3, r0, #1
 8002a5a:	42a1      	cmp	r1, r4
 8002a5c:	d008      	beq.n	8002a70 <memmove+0x28>
 8002a5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002a62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002a66:	e7f8      	b.n	8002a5a <memmove+0x12>
 8002a68:	4402      	add	r2, r0
 8002a6a:	4601      	mov	r1, r0
 8002a6c:	428a      	cmp	r2, r1
 8002a6e:	d100      	bne.n	8002a72 <memmove+0x2a>
 8002a70:	bd10      	pop	{r4, pc}
 8002a72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002a76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002a7a:	e7f7      	b.n	8002a6c <memmove+0x24>

08002a7c <_free_r>:
 8002a7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002a7e:	2900      	cmp	r1, #0
 8002a80:	d048      	beq.n	8002b14 <_free_r+0x98>
 8002a82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a86:	9001      	str	r0, [sp, #4]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f1a1 0404 	sub.w	r4, r1, #4
 8002a8e:	bfb8      	it	lt
 8002a90:	18e4      	addlt	r4, r4, r3
 8002a92:	f000 f8d3 	bl	8002c3c <__malloc_lock>
 8002a96:	4a20      	ldr	r2, [pc, #128]	; (8002b18 <_free_r+0x9c>)
 8002a98:	9801      	ldr	r0, [sp, #4]
 8002a9a:	6813      	ldr	r3, [r2, #0]
 8002a9c:	4615      	mov	r5, r2
 8002a9e:	b933      	cbnz	r3, 8002aae <_free_r+0x32>
 8002aa0:	6063      	str	r3, [r4, #4]
 8002aa2:	6014      	str	r4, [r2, #0]
 8002aa4:	b003      	add	sp, #12
 8002aa6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002aaa:	f000 b8cd 	b.w	8002c48 <__malloc_unlock>
 8002aae:	42a3      	cmp	r3, r4
 8002ab0:	d90b      	bls.n	8002aca <_free_r+0x4e>
 8002ab2:	6821      	ldr	r1, [r4, #0]
 8002ab4:	1862      	adds	r2, r4, r1
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	bf04      	itt	eq
 8002aba:	681a      	ldreq	r2, [r3, #0]
 8002abc:	685b      	ldreq	r3, [r3, #4]
 8002abe:	6063      	str	r3, [r4, #4]
 8002ac0:	bf04      	itt	eq
 8002ac2:	1852      	addeq	r2, r2, r1
 8002ac4:	6022      	streq	r2, [r4, #0]
 8002ac6:	602c      	str	r4, [r5, #0]
 8002ac8:	e7ec      	b.n	8002aa4 <_free_r+0x28>
 8002aca:	461a      	mov	r2, r3
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	b10b      	cbz	r3, 8002ad4 <_free_r+0x58>
 8002ad0:	42a3      	cmp	r3, r4
 8002ad2:	d9fa      	bls.n	8002aca <_free_r+0x4e>
 8002ad4:	6811      	ldr	r1, [r2, #0]
 8002ad6:	1855      	adds	r5, r2, r1
 8002ad8:	42a5      	cmp	r5, r4
 8002ada:	d10b      	bne.n	8002af4 <_free_r+0x78>
 8002adc:	6824      	ldr	r4, [r4, #0]
 8002ade:	4421      	add	r1, r4
 8002ae0:	1854      	adds	r4, r2, r1
 8002ae2:	42a3      	cmp	r3, r4
 8002ae4:	6011      	str	r1, [r2, #0]
 8002ae6:	d1dd      	bne.n	8002aa4 <_free_r+0x28>
 8002ae8:	681c      	ldr	r4, [r3, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	6053      	str	r3, [r2, #4]
 8002aee:	4421      	add	r1, r4
 8002af0:	6011      	str	r1, [r2, #0]
 8002af2:	e7d7      	b.n	8002aa4 <_free_r+0x28>
 8002af4:	d902      	bls.n	8002afc <_free_r+0x80>
 8002af6:	230c      	movs	r3, #12
 8002af8:	6003      	str	r3, [r0, #0]
 8002afa:	e7d3      	b.n	8002aa4 <_free_r+0x28>
 8002afc:	6825      	ldr	r5, [r4, #0]
 8002afe:	1961      	adds	r1, r4, r5
 8002b00:	428b      	cmp	r3, r1
 8002b02:	bf04      	itt	eq
 8002b04:	6819      	ldreq	r1, [r3, #0]
 8002b06:	685b      	ldreq	r3, [r3, #4]
 8002b08:	6063      	str	r3, [r4, #4]
 8002b0a:	bf04      	itt	eq
 8002b0c:	1949      	addeq	r1, r1, r5
 8002b0e:	6021      	streq	r1, [r4, #0]
 8002b10:	6054      	str	r4, [r2, #4]
 8002b12:	e7c7      	b.n	8002aa4 <_free_r+0x28>
 8002b14:	b003      	add	sp, #12
 8002b16:	bd30      	pop	{r4, r5, pc}
 8002b18:	20000110 	.word	0x20000110

08002b1c <_malloc_r>:
 8002b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b1e:	1ccd      	adds	r5, r1, #3
 8002b20:	f025 0503 	bic.w	r5, r5, #3
 8002b24:	3508      	adds	r5, #8
 8002b26:	2d0c      	cmp	r5, #12
 8002b28:	bf38      	it	cc
 8002b2a:	250c      	movcc	r5, #12
 8002b2c:	2d00      	cmp	r5, #0
 8002b2e:	4606      	mov	r6, r0
 8002b30:	db01      	blt.n	8002b36 <_malloc_r+0x1a>
 8002b32:	42a9      	cmp	r1, r5
 8002b34:	d903      	bls.n	8002b3e <_malloc_r+0x22>
 8002b36:	230c      	movs	r3, #12
 8002b38:	6033      	str	r3, [r6, #0]
 8002b3a:	2000      	movs	r0, #0
 8002b3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b3e:	f000 f87d 	bl	8002c3c <__malloc_lock>
 8002b42:	4921      	ldr	r1, [pc, #132]	; (8002bc8 <_malloc_r+0xac>)
 8002b44:	680a      	ldr	r2, [r1, #0]
 8002b46:	4614      	mov	r4, r2
 8002b48:	b99c      	cbnz	r4, 8002b72 <_malloc_r+0x56>
 8002b4a:	4f20      	ldr	r7, [pc, #128]	; (8002bcc <_malloc_r+0xb0>)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	b923      	cbnz	r3, 8002b5a <_malloc_r+0x3e>
 8002b50:	4621      	mov	r1, r4
 8002b52:	4630      	mov	r0, r6
 8002b54:	f000 f862 	bl	8002c1c <_sbrk_r>
 8002b58:	6038      	str	r0, [r7, #0]
 8002b5a:	4629      	mov	r1, r5
 8002b5c:	4630      	mov	r0, r6
 8002b5e:	f000 f85d 	bl	8002c1c <_sbrk_r>
 8002b62:	1c43      	adds	r3, r0, #1
 8002b64:	d123      	bne.n	8002bae <_malloc_r+0x92>
 8002b66:	230c      	movs	r3, #12
 8002b68:	6033      	str	r3, [r6, #0]
 8002b6a:	4630      	mov	r0, r6
 8002b6c:	f000 f86c 	bl	8002c48 <__malloc_unlock>
 8002b70:	e7e3      	b.n	8002b3a <_malloc_r+0x1e>
 8002b72:	6823      	ldr	r3, [r4, #0]
 8002b74:	1b5b      	subs	r3, r3, r5
 8002b76:	d417      	bmi.n	8002ba8 <_malloc_r+0x8c>
 8002b78:	2b0b      	cmp	r3, #11
 8002b7a:	d903      	bls.n	8002b84 <_malloc_r+0x68>
 8002b7c:	6023      	str	r3, [r4, #0]
 8002b7e:	441c      	add	r4, r3
 8002b80:	6025      	str	r5, [r4, #0]
 8002b82:	e004      	b.n	8002b8e <_malloc_r+0x72>
 8002b84:	6863      	ldr	r3, [r4, #4]
 8002b86:	42a2      	cmp	r2, r4
 8002b88:	bf0c      	ite	eq
 8002b8a:	600b      	streq	r3, [r1, #0]
 8002b8c:	6053      	strne	r3, [r2, #4]
 8002b8e:	4630      	mov	r0, r6
 8002b90:	f000 f85a 	bl	8002c48 <__malloc_unlock>
 8002b94:	f104 000b 	add.w	r0, r4, #11
 8002b98:	1d23      	adds	r3, r4, #4
 8002b9a:	f020 0007 	bic.w	r0, r0, #7
 8002b9e:	1ac2      	subs	r2, r0, r3
 8002ba0:	d0cc      	beq.n	8002b3c <_malloc_r+0x20>
 8002ba2:	1a1b      	subs	r3, r3, r0
 8002ba4:	50a3      	str	r3, [r4, r2]
 8002ba6:	e7c9      	b.n	8002b3c <_malloc_r+0x20>
 8002ba8:	4622      	mov	r2, r4
 8002baa:	6864      	ldr	r4, [r4, #4]
 8002bac:	e7cc      	b.n	8002b48 <_malloc_r+0x2c>
 8002bae:	1cc4      	adds	r4, r0, #3
 8002bb0:	f024 0403 	bic.w	r4, r4, #3
 8002bb4:	42a0      	cmp	r0, r4
 8002bb6:	d0e3      	beq.n	8002b80 <_malloc_r+0x64>
 8002bb8:	1a21      	subs	r1, r4, r0
 8002bba:	4630      	mov	r0, r6
 8002bbc:	f000 f82e 	bl	8002c1c <_sbrk_r>
 8002bc0:	3001      	adds	r0, #1
 8002bc2:	d1dd      	bne.n	8002b80 <_malloc_r+0x64>
 8002bc4:	e7cf      	b.n	8002b66 <_malloc_r+0x4a>
 8002bc6:	bf00      	nop
 8002bc8:	20000110 	.word	0x20000110
 8002bcc:	20000114 	.word	0x20000114

08002bd0 <_realloc_r>:
 8002bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bd2:	4607      	mov	r7, r0
 8002bd4:	4614      	mov	r4, r2
 8002bd6:	460e      	mov	r6, r1
 8002bd8:	b921      	cbnz	r1, 8002be4 <_realloc_r+0x14>
 8002bda:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002bde:	4611      	mov	r1, r2
 8002be0:	f7ff bf9c 	b.w	8002b1c <_malloc_r>
 8002be4:	b922      	cbnz	r2, 8002bf0 <_realloc_r+0x20>
 8002be6:	f7ff ff49 	bl	8002a7c <_free_r>
 8002bea:	4625      	mov	r5, r4
 8002bec:	4628      	mov	r0, r5
 8002bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bf0:	f000 f830 	bl	8002c54 <_malloc_usable_size_r>
 8002bf4:	42a0      	cmp	r0, r4
 8002bf6:	d20f      	bcs.n	8002c18 <_realloc_r+0x48>
 8002bf8:	4621      	mov	r1, r4
 8002bfa:	4638      	mov	r0, r7
 8002bfc:	f7ff ff8e 	bl	8002b1c <_malloc_r>
 8002c00:	4605      	mov	r5, r0
 8002c02:	2800      	cmp	r0, #0
 8002c04:	d0f2      	beq.n	8002bec <_realloc_r+0x1c>
 8002c06:	4631      	mov	r1, r6
 8002c08:	4622      	mov	r2, r4
 8002c0a:	f7ff ff0f 	bl	8002a2c <memcpy>
 8002c0e:	4631      	mov	r1, r6
 8002c10:	4638      	mov	r0, r7
 8002c12:	f7ff ff33 	bl	8002a7c <_free_r>
 8002c16:	e7e9      	b.n	8002bec <_realloc_r+0x1c>
 8002c18:	4635      	mov	r5, r6
 8002c1a:	e7e7      	b.n	8002bec <_realloc_r+0x1c>

08002c1c <_sbrk_r>:
 8002c1c:	b538      	push	{r3, r4, r5, lr}
 8002c1e:	4d06      	ldr	r5, [pc, #24]	; (8002c38 <_sbrk_r+0x1c>)
 8002c20:	2300      	movs	r3, #0
 8002c22:	4604      	mov	r4, r0
 8002c24:	4608      	mov	r0, r1
 8002c26:	602b      	str	r3, [r5, #0]
 8002c28:	f000 f81e 	bl	8002c68 <_sbrk>
 8002c2c:	1c43      	adds	r3, r0, #1
 8002c2e:	d102      	bne.n	8002c36 <_sbrk_r+0x1a>
 8002c30:	682b      	ldr	r3, [r5, #0]
 8002c32:	b103      	cbz	r3, 8002c36 <_sbrk_r+0x1a>
 8002c34:	6023      	str	r3, [r4, #0]
 8002c36:	bd38      	pop	{r3, r4, r5, pc}
 8002c38:	20000120 	.word	0x20000120

08002c3c <__malloc_lock>:
 8002c3c:	4801      	ldr	r0, [pc, #4]	; (8002c44 <__malloc_lock+0x8>)
 8002c3e:	f000 b811 	b.w	8002c64 <__retarget_lock_acquire_recursive>
 8002c42:	bf00      	nop
 8002c44:	20000128 	.word	0x20000128

08002c48 <__malloc_unlock>:
 8002c48:	4801      	ldr	r0, [pc, #4]	; (8002c50 <__malloc_unlock+0x8>)
 8002c4a:	f000 b80c 	b.w	8002c66 <__retarget_lock_release_recursive>
 8002c4e:	bf00      	nop
 8002c50:	20000128 	.word	0x20000128

08002c54 <_malloc_usable_size_r>:
 8002c54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c58:	1f18      	subs	r0, r3, #4
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	bfbc      	itt	lt
 8002c5e:	580b      	ldrlt	r3, [r1, r0]
 8002c60:	18c0      	addlt	r0, r0, r3
 8002c62:	4770      	bx	lr

08002c64 <__retarget_lock_acquire_recursive>:
 8002c64:	4770      	bx	lr

08002c66 <__retarget_lock_release_recursive>:
 8002c66:	4770      	bx	lr

08002c68 <_sbrk>:
 8002c68:	4b04      	ldr	r3, [pc, #16]	; (8002c7c <_sbrk+0x14>)
 8002c6a:	6819      	ldr	r1, [r3, #0]
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	b909      	cbnz	r1, 8002c74 <_sbrk+0xc>
 8002c70:	4903      	ldr	r1, [pc, #12]	; (8002c80 <_sbrk+0x18>)
 8002c72:	6019      	str	r1, [r3, #0]
 8002c74:	6818      	ldr	r0, [r3, #0]
 8002c76:	4402      	add	r2, r0
 8002c78:	601a      	str	r2, [r3, #0]
 8002c7a:	4770      	bx	lr
 8002c7c:	20000118 	.word	0x20000118
 8002c80:	20000130 	.word	0x20000130

08002c84 <_init>:
 8002c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c86:	bf00      	nop
 8002c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c8a:	bc08      	pop	{r3}
 8002c8c:	469e      	mov	lr, r3
 8002c8e:	4770      	bx	lr

08002c90 <_fini>:
 8002c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c92:	bf00      	nop
 8002c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c96:	bc08      	pop	{r3}
 8002c98:	469e      	mov	lr, r3
 8002c9a:	4770      	bx	lr
