#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar  5 11:10:20 2018
# Process ID: 6664
# Current directory: U:/CS2022/Assignment1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4760 U:\CS2022\Assignment1\Assignment1.xpr
# Log file: U:/CS2022/Assignment1/vivado.log
# Journal file: U:/CS2022/Assignment1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/CS2022/Assignment1/Assignment1.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open U:/CS2022/Assignment1/Assignment1.srcs/sim_1/new/regfile_tb.vhd w ]
add_files -fileset sim_1 U:/CS2022/Assignment1/Assignment1.srcs/sim_1/new/regfile_tb.vhd
update_compile_order -fileset sim_1
set_property top mux8_16bit [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
refresh_design
set_property top decoder_3to8 [current_fileset]
update_compile_order -fileset sources_1
refresh_design
set_property top reg_file [current_fileset]
update_compile_order -fileset sources_1
refresh_design
refresh_design
update_compile_order -fileset sources_1
refresh_design
refresh_design
update_compile_order -fileset sources_1
refresh_design
close_project
create_project assignment_2 U:/CS2022/assignment_2 -part xc7k70tfbg484-2
set_property simulator_language Verilog [current_project]
add_files -norecurse {U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd}
import_files -force -norecurse
update_compile_order -fileset sources_1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
file mkdir U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new
close [ open U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd w ]
add_files U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd
close [ open U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd w ]
add_files U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd
close [ open U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd w ]
add_files U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
refresh_design
refresh_design
refresh_design
refresh_design
close [ open U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd w ]
add_files U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd
update_compile_order -fileset sources_1
close [ open U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd w ]
add_files U:/CS2022/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd
update_compile_order -fileset sources_1
refresh_design
set_property top entirety [current_fileset]
update_compile_order -fileset sources_1
refresh_design
set_property top reg_file [current_fileset]
refresh_design
update_compile_order -fileset sources_1
refresh_design
set_property top entirety [current_fileset]
update_compile_order -fileset sources_1
refresh_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
set_property top entirety [current_fileset]
update_compile_order -fileset sources_1
refresh_design
update_compile_order -fileset sources_1
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
update_compile_order -fileset sources_1
refresh_design
