Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top_LCD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_LCD.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_LCD"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : top_LCD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\projects\Xilinx\LCD_Project\ipcore_dir\CLK_PLL.v" into library work
Parsing module <CLK_PLL>.
Analyzing Verilog file "E:\projects\Xilinx\OMDAZZ_project_RTC\button_debouncer.v" into library work
Parsing module <button_debouncer>.
Analyzing Verilog file "E:\projects\Xilinx\LCD_Project\ipcore_dir\fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "E:\projects\Xilinx\LCD_Project\generate.v" into library work
Parsing module <gen>.
Analyzing Verilog file "E:\projects\Xilinx\LCD_Project\screen_update.v" into library work
Parsing module <screen_update>.
Analyzing Verilog file "E:\projects\Xilinx\LCD_Project\image_generation.v" into library work
Parsing module <build_snake>.
Analyzing Verilog file "E:\projects\Xilinx\LCD_Project\hv_position.v" into library work
Parsing module <hv_position>.
Analyzing Verilog file "E:\projects\Xilinx\LCD_Project\change_direction.v" into library work
Parsing module <change_direction>.
Analyzing Verilog file "E:\projects\Xilinx\LCD_Project\top-LCD.v" into library work
Parsing module <top_LCD>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_LCD>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <RAMB16BWER(DATA_WIDTH_A=36,DATA_WIDTH_B=36,DOA_REG=0,DOB_REG=0,EN_RSTRAM_A="TRUE",EN_RSTRAM_B="TRUE",INIT_A=36'b0,INIT_B=36'b0,INIT_FILE="NONE",RSTTYPE="SYNC",RST_PRIORITY_A="CE",RST_PRIORITY_B="CE",SIM_COLLISION_CHECK="ALL",SIM_DEVICE="SPARTAN6",SRVAL_A=36'b0,SRVAL_B=36'b0,WRITE_MODE_A="WRITE_FIRST",WRITE_MODE_B="WRITE_FIRST")>.
WARNING:HDLCompiler:189 - "E:\projects\Xilinx\LCD_Project\top-LCD.v" Line 166: Size mismatch in connection of port <DOA>. Formal port size is 32-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "E:\projects\Xilinx\LCD_Project\top-LCD.v" Line 169: Size mismatch in connection of port <DOB>. Formal port size is 32-bit while actual signal size is 28-bit.

Elaborating module <build_snake>.

Elaborating module <fifo>.
WARNING:HDLCompiler:1499 - "E:\projects\Xilinx\LCD_Project\ipcore_dir\fifo.v" Line 39: Empty module <fifo> remains a black box.

Elaborating module <gen>.

Elaborating module <CLK_PLL>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=5.0,CLKFX_DIVIDE=10,CLKFX_MULTIPLY=2,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.

Elaborating module <BUFG>.

Elaborating module <hv_position>.

Elaborating module <screen_update>.

Elaborating module <change_direction>.

Elaborating module <button_debouncer(CNT=16)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_LCD>.
    Related source file is "E:\projects\Xilinx\LCD_Project\top-LCD.v".
    Summary:
	no macro.
Unit <top_LCD> synthesized.

Synthesizing Unit <build_snake>.
    Related source file is "E:\projects\Xilinx\LCD_Project\image_generation.v".
        X_MAX = 59
        Y_MAX = 33
        INIT = 6'b000000
        IDLE = 6'b000001
        SNAKE_STEP = 6'b000010
        SET_ADR = 6'b000011
        WAIT_DATA = 6'b000100
        KEEP_D = 6'b000101
        WRITE_D = 6'b000110
        GEN_DOT = 6'b000111
        TAKE_ADR = 6'b001000
        SET_ADR2 = 6'b001001
        WAIT_DATA2 = 6'b001010
        KEEP_D2 = 6'b001011
        WRITE_D2 = 6'b001100
        SET_ADR3 = 6'b001101
        WAIT_DATA3 = 6'b001110
        CHECK_DOT = 6'b001111
        WRITE_D3 = 6'b010000
        GAME_OVER = 6'b010001
INFO:Xst:3210 - "E:\projects\Xilinx\LCD_Project\image_generation.v" line 44: Output port <data_count> of the instance <my_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\projects\Xilinx\LCD_Project\image_generation.v" line 44: Output port <full> of the instance <my_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\projects\Xilinx\LCD_Project\image_generation.v" line 44: Output port <empty> of the instance <my_fifo> is unconnected or connected to loadless signal.
    Found 28-bit register for signal <counter>.
    Found 3-bit register for signal <init_state>.
    Found 12-bit register for signal <din>.
    Found 60-bit register for signal <data_keep>.
    Found 6-bit register for signal <mainy_pos>.
    Found 6-bit register for signal <state>.
    Found 6-bit register for signal <mainx_pos>.
    Found 1-bit register for signal <wr_en_fifo>.
    Found 1-bit register for signal <wr_en>.
    Found 1-bit register for signal <rd_en_fifo>.
    Found 1-bit register for signal <init_done>.
    Found 6-bit register for signal <rw_address>.
    Found 60-bit register for signal <write_data>.
    Found 6-bit register for signal <tailx_pos>.
    Found 6-bit register for signal <dotx_pos>.
    Found 6-bit register for signal <doty_pos>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 27                                             |
    | Inputs             | 8                                              |
    | Outputs            | 15                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State 010 is never reached in FSM <init_state>.
    Found finite state machine <FSM_0> for signal <init_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <mainx_pos[5]_GND_4_o_sub_53_OUT> created at line 247.
    Found 6-bit subtractor for signal <mainy_pos[5]_GND_4_o_sub_56_OUT> created at line 252.
    Found 28-bit adder for signal <counter[27]_GND_4_o_add_38_OUT> created at line 174.
    Found 6-bit adder for signal <mainx_pos[5]_GND_4_o_add_46_OUT> created at line 237.
    Found 6-bit adder for signal <mainy_pos[5]_GND_4_o_add_49_OUT> created at line 242.
    Found 60-bit shifter logical left for signal <GND_4_o_mainx_pos[5]_shift_left_59_OUT> created at line 276
    Found 60-bit shifter logical left for signal <GND_4_o_tailx_pos[5]_shift_left_61_OUT> created at line 302
    Found 60-bit shifter logical left for signal <GND_4_o_dotx_pos[5]_shift_left_64_OUT> created at line 321
    Found 1-bit 60-to-1 multiplexer for signal <mainx_pos[5]_PWR_4_o_equal_7_o> created at line 128.
    Found 1-bit 60-to-1 multiplexer for signal <dotx_pos[5]_X_4_o_Mux_13_o> created at line 155.
    Found 6-bit comparator equal for signal <dotx_pos[5]_mainx_pos[5]_equal_1_o> created at line 104
    Found 6-bit comparator equal for signal <doty_pos[5]_mainy_pos[5]_equal_2_o> created at line 104
    Found 6-bit comparator greater for signal <n0012> created at line 146
    Found 32-bit comparator greater for signal <n0015> created at line 146
    Found 6-bit comparator lessequal for signal <n0037> created at line 234
    Found 6-bit comparator lessequal for signal <n0041> created at line 239
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 200 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
	inferred   2 Finite State Machine(s).
Unit <build_snake> synthesized.

Synthesizing Unit <gen>.
    Related source file is "E:\projects\Xilinx\LCD_Project\generate.v".
        TAPS = 12'b000001010011
    Found 12-bit register for signal <gen_data>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <gen> synthesized.

Synthesizing Unit <CLK_PLL>.
    Related source file is "E:\projects\Xilinx\LCD_Project\ipcore_dir\CLK_PLL.v".
    Summary:
	no macro.
Unit <CLK_PLL> synthesized.

Synthesizing Unit <hv_position>.
    Related source file is "E:\projects\Xilinx\LCD_Project\hv_position.v".
        H_CYCLE = 10'b1000001100
        H_SYNC = 10'b0000101000
        H_FRONT = 10'b0000101010
        H_DISP = 10'b1000001010
        H_BACK = 10'b1000001100
        V_CYCLE = 10'b0100011101
        V_SYNC = 10'b0000001001
        V_TOP = 10'b0000001011
        V_DISP = 10'b0100011011
        V_BOTTOM = 10'b0100011101
    Found 1-bit register for signal <h_sync>.
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit subtractor for signal <x_pos> created at line 51.
    Found 10-bit subtractor for signal <y_pos> created at line 52.
    Found 10-bit adder for signal <v_count[9]_GND_12_o_add_10_OUT> created at line 68.
    Found 10-bit adder for signal <h_count[9]_GND_12_o_add_12_OUT> created at line 71.
    Found 10-bit comparator greater for signal <pre_h_sync> created at line 49
    Found 10-bit comparator greater for signal <GND_12_o_v_count[9]_LessThan_2_o> created at line 50
    Found 10-bit comparator greater for signal <GND_12_o_h_count[9]_LessThan_5_o> created at line 53
    Found 10-bit comparator lessequal for signal <n0007> created at line 53
    Found 10-bit comparator greater for signal <GND_12_o_v_count[9]_LessThan_7_o> created at line 53
    Found 10-bit comparator lessequal for signal <n0012> created at line 53
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <hv_position> synthesized.

Synthesizing Unit <screen_update>.
    Related source file is "E:\projects\Xilinx\LCD_Project\screen_update.v".
WARNING:Xst:647 - Input <x_pos<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x_pos<9:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <y_pos<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <y_pos<9:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 60-to-1 multiplexer for signal <x_pos[8]_X_11_o_Mux_4_o> created at line 52.
    Summary:
	inferred   3 Multiplexer(s).
Unit <screen_update> synthesized.

Synthesizing Unit <change_direction>.
    Related source file is "E:\projects\Xilinx\LCD_Project\change_direction.v".
        S0 = 2'b00
        S1 = 2'b01
        S2 = 2'b10
        S3 = 2'b11
INFO:Xst:3210 - "E:\projects\Xilinx\LCD_Project\change_direction.v" line 37: Output port <key_state> of the instance <button1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\projects\Xilinx\LCD_Project\change_direction.v" line 37: Output port <key_up> of the instance <button1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\projects\Xilinx\LCD_Project\change_direction.v" line 48: Output port <key_state> of the instance <button2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\projects\Xilinx\LCD_Project\change_direction.v" line 48: Output port <key_up> of the instance <button2> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <change_direction> synthesized.

Synthesizing Unit <button_debouncer>.
    Related source file is "E:\projects\Xilinx\OMDAZZ_project_RTC\button_debouncer.v".
        CNT = 16
    Found 16-bit register for signal <count>.
    Found 2-bit register for signal <key_r>.
    Found 1-bit register for signal <key_state>.
    Found 1-bit register for signal <key_down>.
    Found 1-bit register for signal <key_up>.
    Found 16-bit adder for signal <count[15]_GND_16_o_add_3_OUT> created at line 52.
    Found 1-bit comparator equal for signal <_n0028> created at line 41
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <button_debouncer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 16-bit adder                                          : 2
 28-bit adder                                          : 1
 6-bit addsub                                          : 2
# Registers                                            : 28
 1-bit register                                        : 11
 10-bit register                                       : 2
 12-bit register                                       : 2
 16-bit register                                       : 2
 2-bit register                                        : 2
 28-bit register                                       : 1
 6-bit register                                        : 6
 60-bit register                                       : 2
# Comparators                                          : 14
 1-bit comparator equal                                : 2
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 1
 6-bit comparator equal                                : 2
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 60-to-1 multiplexer                             : 3
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 2
 28-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 60-bit shifter logical left                           : 3
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor12                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo.ngc>.
Loading core <fifo> for timing and area information for instance <my_fifo>.

Synthesizing (advanced) Unit <build_snake>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <build_snake> synthesized (advanced).

Synthesizing (advanced) Unit <button_debouncer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <button_debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <hv_position>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <hv_position> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 2
 6-bit addsub                                          : 2
# Counters                                             : 5
 10-bit up counter                                     : 2
 16-bit up counter                                     : 2
 28-bit up counter                                     : 1
# Registers                                            : 195
 Flip-Flops                                            : 195
# Comparators                                          : 14
 1-bit comparator equal                                : 2
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 1
 6-bit comparator equal                                : 2
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 2
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 60-to-1 multiplexer                             : 3
 12-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 60-bit shifter logical left                           : 3
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor12                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <my_build_snake/FSM_1> on signal <state[1:18]> with one-hot encoding.
------------------------------
 State  | Encoding
------------------------------
 000000 | 000000000000000001
 000001 | 000000000000000010
 000010 | 000000000000000100
 000011 | 000000000000001000
 000100 | 000000000000010000
 000101 | 000000000000100000
 000110 | 000000000001000000
 001000 | 000000000010000000
 000111 | 000000000100000000
 010001 | 000000001000000000
 001101 | 000000010000000000
 001001 | 000000100000000000
 001010 | 000001000000000000
 001011 | 000010000000000000
 001100 | 000100000000000000
 001110 | 001000000000000000
 001111 | 010000000000000000
 010000 | 100000000000000000
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <my_build_snake/FSM_0> on signal <init_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 011   | 11
 100   | 10
 010   | unreached
-------------------

Optimizing unit <top_LCD> ...

Optimizing unit <build_snake> ...

Optimizing unit <gen> ...

Optimizing unit <hv_position> ...

Optimizing unit <button_debouncer> ...
WARNING:Xst:2677 - Node <ch_dir/button1/key_up> of sequential type is unconnected in block <top_LCD>.
WARNING:Xst:2677 - Node <ch_dir/button2/key_up> of sequential type is unconnected in block <top_LCD>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_LCD, actual ratio is 11.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <my_build_snake/my_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <my_build_snake/my_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <my_build_snake/my_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <my_build_snake/my_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 294
 Flip-Flops                                            : 294

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_LCD.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 796
#      GND                         : 3
#      INV                         : 7
#      LUT1                        : 20
#      LUT2                        : 56
#      LUT3                        : 90
#      LUT4                        : 96
#      LUT5                        : 26
#      LUT6                        : 254
#      MUXCY                       : 122
#      MUXF7                       : 10
#      VCC                         : 2
#      XORCY                       : 110
# FlipFlops/Latches                : 349
#      FD                          : 6
#      FDC                         : 122
#      FDCE                        : 81
#      FDE                         : 135
#      FDP                         : 2
#      FDP_1                       : 1
#      FDPE                        : 1
#      ODDR2                       : 1
# RAMS                             : 3
#      RAMB16BWER                  : 3
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 32
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 28
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             349  out of  11440     3%  
 Number of Slice LUTs:                  549  out of   5720     9%  
    Number used as Logic:               549  out of   5720     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    661
   Number with an unused Flip Flop:     312  out of    661    47%  
   Number with an unused LUT:           112  out of    661    16%  
   Number of fully used LUT-FF pairs:   237  out of    661    35%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    186    17%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of     32     9%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | IBUFG+BUFG             | 331   |
clk_in                             | DCM_SP:CLKFX           | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.886ns (Maximum Frequency: 112.537MHz)
   Minimum input arrival time before clock: 6.451ns
   Maximum output required time after clock: 10.985ns
   Maximum combinational path delay: 12.142ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 8.886ns (frequency: 112.537MHz)
  Total number of paths / destination ports: 8549 / 626
-------------------------------------------------------------------------
Delay:               4.443ns (Levels of Logic = 2)
  Source:            hv_position1/v_count_4 (FF)
  Destination:       RAMB16BWER_top (RAM)
  Source Clock:      clk_in falling 0.2X
  Destination Clock: clk_in rising

  Data Path: hv_position1/v_count_4 to RAMB16BWER_top
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.525   1.499  hv_position1/v_count_4 (hv_position1/v_count_4)
     LUT6:I1->O            1   0.254   0.790  hv_position1/Msub_y_pos_xor<8>12_F (N223)
     LUT3:I1->O            2   0.250   0.725  hv_position1/Msub_y_pos_xor<8>121 (y_pos<8>)
     RAMB16BWER:ADDRB13        0.400          RAMB16BWER_top
    ----------------------------------------
    Total                      4.443ns (1.429ns logic, 3.014ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 298 / 298
-------------------------------------------------------------------------
Offset:              6.451ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       ch_dir/state_FSM_FFd2 (FF)
  Destination Clock: clk_in rising

  Data Path: rst to ch_dir/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.328   1.991  rst_IBUF (rst_IBUF)
     INV:I->O            211   0.255   2.418  rst_inv1_INV_0 (ch_dir/button1/rst_inv)
     FDC:CLR                   0.459          ch_dir/button1/key_r_0
    ----------------------------------------
    Total                      6.451ns (2.042ns logic, 4.409ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 7330 / 26
-------------------------------------------------------------------------
Offset:              10.985ns (Levels of Logic = 6)
  Source:            hv_position1/h_count_3 (FF)
  Destination:       r<7> (PAD)
  Source Clock:      clk_in falling 0.2X

  Data Path: hv_position1/h_count_3 to r<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.525   1.489  hv_position1/h_count_3 (hv_position1/h_count_3)
     LUT4:I1->O           15   0.235   1.610  hv_position1/Msub_x_pos_xor<4>11 (x_pos<4>)
     LUT6:I0->O            1   0.254   0.000  screen_update1/Mmux_x_pos[8]_X_11_o_Mux_4_o_125 (screen_update1/Mmux_x_pos[8]_X_11_o_Mux_4_o_125)
     MUXF7:I1->O           1   0.175   1.112  screen_update1/Mmux_x_pos[8]_X_11_o_Mux_4_o_11_f7 (screen_update1/Mmux_x_pos[8]_X_11_o_Mux_4_o_11_f7)
     LUT6:I1->O            1   0.254   0.790  screen_update1/Mmux_x_pos[8]_X_11_o_Mux_4_o_8 (screen_update1/Mmux_x_pos[8]_X_11_o_Mux_4_o_8)
     LUT6:I4->O           24   0.250   1.379  b<0>8 (b_0_OBUF)
     OBUF:I->O                 2.912          r_7_OBUF (r<7>)
    ----------------------------------------
    Total                     10.985ns (4.605ns logic, 6.380ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Delay:               12.142ns (Levels of Logic = 6)
  Source:            rst (PAD)
  Destination:       r<7> (PAD)

  Data Path: rst to r<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            72   1.328   2.100  rst_IBUF (rst_IBUF)
     LUT2:I0->O            1   0.250   1.137  b<0>3_SW0 (N159)
     LUT6:I0->O            1   0.254   1.137  b<0>3 (b<0>3)
     LUT6:I0->O            1   0.254   1.137  b<0>6 (b<0>6)
     LUT6:I0->O           24   0.254   1.379  b<0>8 (b_0_OBUF)
     OBUF:I->O                 2.912          r_7_OBUF (r<7>)
    ----------------------------------------
    Total                     12.142ns (5.252ns logic, 6.890ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    7.695|    4.443|    5.496|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.02 secs
 
--> 

Total memory usage is 267992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :   13 (   0 filtered)

