// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gru_static_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        reset_state,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   reset_state;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;
reg[15:0] ap_return_8;
reg[15:0] ap_return_9;
reg[15:0] ap_return_10;
reg[15:0] ap_return_11;
reg[15:0] ap_return_12;
reg[15:0] ap_return_13;
reg[15:0] ap_return_14;
reg[15:0] ap_return_15;
reg[15:0] ap_return_16;
reg[15:0] ap_return_17;
reg[15:0] ap_return_18;
reg[15:0] ap_return_19;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg  signed [15:0] h_state_V_0;
reg  signed [15:0] h_state_V_1;
reg  signed [15:0] h_state_V_2;
reg  signed [15:0] h_state_V_3;
reg  signed [15:0] h_state_V_4;
reg  signed [15:0] h_state_V_5;
reg  signed [15:0] h_state_V_6;
reg  signed [15:0] h_state_V_7;
reg  signed [15:0] h_state_V_8;
reg  signed [15:0] h_state_V_9;
reg  signed [15:0] h_state_V_10;
reg  signed [15:0] h_state_V_11;
reg  signed [15:0] h_state_V_12;
reg  signed [15:0] h_state_V_13;
reg  signed [15:0] h_state_V_14;
reg  signed [15:0] h_state_V_15;
reg  signed [15:0] h_state_V_16;
reg  signed [15:0] h_state_V_17;
reg  signed [15:0] h_state_V_18;
reg  signed [15:0] h_state_V_19;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_0;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_1;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_2;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_3;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_4;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_5;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_6;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_7;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_8;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_9;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_10;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_11;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_12;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_13;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_14;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_15;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_16;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_17;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_18;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_19;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_20;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_21;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_22;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_23;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_24;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_25;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_26;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_27;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_28;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_29;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_30;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_31;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_32;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_33;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_34;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_35;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_36;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_37;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_38;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_39;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_40;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_41;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_42;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_43;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_44;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_45;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_46;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_47;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_48;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_49;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_50;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_51;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_52;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_53;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_54;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_55;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_56;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_57;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_58;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_59;
reg   [15:0] call_ret_reg_3155_0;
reg   [15:0] call_ret_reg_3155_1;
reg   [15:0] call_ret_reg_3155_2;
reg   [15:0] call_ret_reg_3155_3;
reg   [15:0] call_ret_reg_3155_4;
reg   [15:0] call_ret_reg_3155_5;
reg   [15:0] call_ret_reg_3155_6;
reg   [15:0] call_ret_reg_3155_7;
reg   [15:0] call_ret_reg_3155_8;
reg   [15:0] call_ret_reg_3155_9;
reg   [15:0] call_ret_reg_3155_10;
reg   [15:0] call_ret_reg_3155_11;
reg   [15:0] call_ret_reg_3155_12;
reg   [15:0] call_ret_reg_3155_13;
reg   [15:0] call_ret_reg_3155_14;
reg   [15:0] call_ret_reg_3155_15;
reg   [15:0] call_ret_reg_3155_16;
reg   [15:0] call_ret_reg_3155_17;
reg   [15:0] call_ret_reg_3155_18;
reg   [15:0] call_ret_reg_3155_19;
reg   [15:0] call_ret_reg_3155_20;
reg   [15:0] call_ret_reg_3155_21;
reg   [15:0] call_ret_reg_3155_22;
reg   [15:0] call_ret_reg_3155_23;
reg   [15:0] call_ret_reg_3155_24;
reg   [15:0] call_ret_reg_3155_25;
reg   [15:0] call_ret_reg_3155_26;
reg   [15:0] call_ret_reg_3155_27;
reg   [15:0] call_ret_reg_3155_28;
reg   [15:0] call_ret_reg_3155_29;
reg   [15:0] call_ret_reg_3155_30;
reg   [15:0] call_ret_reg_3155_31;
reg   [15:0] call_ret_reg_3155_32;
reg   [15:0] call_ret_reg_3155_33;
reg   [15:0] call_ret_reg_3155_34;
reg   [15:0] call_ret_reg_3155_35;
reg   [15:0] call_ret_reg_3155_36;
reg   [15:0] call_ret_reg_3155_37;
reg   [15:0] call_ret_reg_3155_38;
reg   [15:0] call_ret_reg_3155_39;
reg   [15:0] call_ret_reg_3155_40;
reg   [15:0] call_ret_reg_3155_41;
reg   [15:0] call_ret_reg_3155_42;
reg   [15:0] call_ret_reg_3155_43;
reg   [15:0] call_ret_reg_3155_44;
reg   [15:0] call_ret_reg_3155_45;
reg   [15:0] call_ret_reg_3155_46;
reg   [15:0] call_ret_reg_3155_47;
reg   [15:0] call_ret_reg_3155_48;
reg   [15:0] call_ret_reg_3155_49;
reg   [15:0] call_ret_reg_3155_50;
reg   [15:0] call_ret_reg_3155_51;
reg   [15:0] call_ret_reg_3155_52;
reg   [15:0] call_ret_reg_3155_53;
reg   [15:0] call_ret_reg_3155_54;
reg   [15:0] call_ret_reg_3155_55;
reg   [15:0] call_ret_reg_3155_56;
reg   [15:0] call_ret_reg_3155_57;
reg   [15:0] call_ret_reg_3155_58;
reg   [15:0] call_ret_reg_3155_59;
wire    ap_CS_fsm_state3;
wire    grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_ready;
wire    grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_done;
wire    grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_ready;
wire    grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_done;
reg    ap_block_state3_on_subcall_done;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_0;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_1;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_2;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_3;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_4;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_5;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_6;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_7;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_8;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_9;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_10;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_11;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_12;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_13;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_14;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_15;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_16;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_17;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_18;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_19;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_20;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_21;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_22;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_23;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_24;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_25;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_26;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_27;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_28;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_29;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_30;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_31;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_32;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_33;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_34;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_35;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_36;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_37;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_38;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_39;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_40;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_41;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_42;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_43;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_44;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_45;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_46;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_47;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_48;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_49;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_50;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_51;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_52;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_53;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_54;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_55;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_56;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_57;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_58;
wire   [15:0] grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_59;
reg   [15:0] tmp_reg_3219_0;
reg   [15:0] tmp_reg_3219_1;
reg   [15:0] tmp_reg_3219_2;
reg   [15:0] tmp_reg_3219_3;
reg   [15:0] tmp_reg_3219_4;
reg   [15:0] tmp_reg_3219_5;
reg   [15:0] tmp_reg_3219_6;
reg   [15:0] tmp_reg_3219_7;
reg   [15:0] tmp_reg_3219_8;
reg   [15:0] tmp_reg_3219_9;
reg   [15:0] tmp_reg_3219_10;
reg   [15:0] tmp_reg_3219_11;
reg   [15:0] tmp_reg_3219_12;
reg   [15:0] tmp_reg_3219_13;
reg   [15:0] tmp_reg_3219_14;
reg   [15:0] tmp_reg_3219_15;
reg   [15:0] tmp_reg_3219_16;
reg   [15:0] tmp_reg_3219_17;
reg   [15:0] tmp_reg_3219_18;
reg   [15:0] tmp_reg_3219_19;
reg   [15:0] tmp_reg_3219_20;
reg   [15:0] tmp_reg_3219_21;
reg   [15:0] tmp_reg_3219_22;
reg   [15:0] tmp_reg_3219_23;
reg   [15:0] tmp_reg_3219_24;
reg   [15:0] tmp_reg_3219_25;
reg   [15:0] tmp_reg_3219_26;
reg   [15:0] tmp_reg_3219_27;
reg   [15:0] tmp_reg_3219_28;
reg   [15:0] tmp_reg_3219_29;
reg   [15:0] tmp_reg_3219_30;
reg   [15:0] tmp_reg_3219_31;
reg   [15:0] tmp_reg_3219_32;
reg   [15:0] tmp_reg_3219_33;
reg   [15:0] tmp_reg_3219_34;
reg   [15:0] tmp_reg_3219_35;
reg   [15:0] tmp_reg_3219_36;
reg   [15:0] tmp_reg_3219_37;
reg   [15:0] tmp_reg_3219_38;
reg   [15:0] tmp_reg_3219_39;
reg  signed [15:0] tmpres_state_zr_39_reg_3263;
reg  signed [15:0] tmpres_state_zr_40_reg_3268;
reg  signed [15:0] tmpres_state_zr_41_reg_3273;
reg  signed [15:0] tmpres_state_zr_42_reg_3278;
reg  signed [15:0] tmpres_state_zr_43_reg_3283;
reg  signed [15:0] tmpres_state_zr_44_reg_3288;
reg  signed [15:0] tmpres_state_zr_45_reg_3293;
reg  signed [15:0] tmpres_state_zr_46_reg_3298;
reg  signed [15:0] tmpres_state_zr_47_reg_3303;
reg  signed [15:0] tmpres_state_zr_48_reg_3308;
reg  signed [15:0] tmpres_state_zr_49_reg_3313;
reg  signed [15:0] tmpres_state_zr_50_reg_3318;
reg  signed [15:0] tmpres_state_zr_51_reg_3323;
reg  signed [15:0] tmpres_state_zr_52_reg_3328;
reg  signed [15:0] tmpres_state_zr_53_reg_3333;
reg  signed [15:0] tmpres_state_zr_54_reg_3338;
reg  signed [15:0] tmpres_state_zr_55_reg_3343;
reg  signed [15:0] tmpres_state_zr_56_reg_3348;
reg  signed [15:0] tmpres_state_zr_57_reg_3353;
reg  signed [15:0] tmpres_state_zr_58_reg_3358;
reg  signed [15:0] tmpres_zr_reg_3363;
wire    ap_CS_fsm_state5;
reg  signed [15:0] tmpres_zr_1_reg_3369;
reg  signed [15:0] tmpres_zr_2_reg_3375;
reg  signed [15:0] tmpres_zr_3_reg_3381;
reg  signed [15:0] tmpres_zr_4_reg_3387;
reg  signed [15:0] tmpres_zr_5_reg_3393;
reg  signed [15:0] tmpres_zr_6_reg_3399;
reg  signed [15:0] tmpres_zr_7_reg_3405;
reg  signed [15:0] tmpres_zr_8_reg_3411;
reg  signed [15:0] tmpres_zr_9_reg_3417;
reg  signed [15:0] tmpres_zr_s_reg_3423;
reg  signed [15:0] tmpres_zr_10_reg_3429;
reg  signed [15:0] tmpres_zr_11_reg_3435;
reg  signed [15:0] tmpres_zr_12_reg_3441;
reg  signed [15:0] tmpres_zr_13_reg_3447;
reg  signed [15:0] tmpres_zr_14_reg_3453;
reg  signed [15:0] tmpres_zr_15_reg_3459;
reg  signed [15:0] tmpres_zr_16_reg_3465;
reg  signed [15:0] tmpres_zr_17_reg_3471;
reg  signed [15:0] tmpres_zr_18_reg_3477;
wire   [15:0] inputacc_h_0_V_fu_1522_p2;
reg   [15:0] inputacc_h_0_V_reg_3483;
wire   [15:0] inputacc_h_1_V_fu_1528_p2;
reg   [15:0] inputacc_h_1_V_reg_3488;
wire   [15:0] inputacc_h_2_V_fu_1534_p2;
reg   [15:0] inputacc_h_2_V_reg_3493;
wire   [15:0] inputacc_h_3_V_fu_1540_p2;
reg   [15:0] inputacc_h_3_V_reg_3498;
wire   [15:0] inputacc_h_4_V_fu_1546_p2;
reg   [15:0] inputacc_h_4_V_reg_3503;
wire   [15:0] inputacc_h_5_V_fu_1552_p2;
reg   [15:0] inputacc_h_5_V_reg_3508;
wire   [15:0] inputacc_h_6_V_fu_1558_p2;
reg   [15:0] inputacc_h_6_V_reg_3513;
wire   [15:0] inputacc_h_7_V_fu_1564_p2;
reg   [15:0] inputacc_h_7_V_reg_3518;
wire   [15:0] inputacc_h_8_V_fu_1570_p2;
reg   [15:0] inputacc_h_8_V_reg_3523;
wire   [15:0] inputacc_h_9_V_fu_1576_p2;
reg   [15:0] inputacc_h_9_V_reg_3528;
wire   [15:0] inputacc_h_10_V_fu_1582_p2;
reg   [15:0] inputacc_h_10_V_reg_3533;
wire   [15:0] inputacc_h_11_V_fu_1588_p2;
reg   [15:0] inputacc_h_11_V_reg_3538;
wire   [15:0] inputacc_h_12_V_fu_1594_p2;
reg   [15:0] inputacc_h_12_V_reg_3543;
wire   [15:0] inputacc_h_13_V_fu_1600_p2;
reg   [15:0] inputacc_h_13_V_reg_3548;
wire   [15:0] inputacc_h_14_V_fu_1606_p2;
reg   [15:0] inputacc_h_14_V_reg_3553;
wire   [15:0] inputacc_h_15_V_fu_1612_p2;
reg   [15:0] inputacc_h_15_V_reg_3558;
wire   [15:0] inputacc_h_16_V_fu_1618_p2;
reg   [15:0] inputacc_h_16_V_reg_3563;
wire   [15:0] inputacc_h_17_V_fu_1624_p2;
reg   [15:0] inputacc_h_17_V_reg_3568;
wire   [15:0] inputacc_h_18_V_fu_1630_p2;
reg   [15:0] inputacc_h_18_V_reg_3573;
wire   [15:0] inputacc_h_19_V_fu_1636_p2;
reg   [15:0] inputacc_h_19_V_reg_3578;
wire  signed [25:0] mul_ln703_fu_2842_p2;
reg  signed [25:0] mul_ln703_reg_3583;
wire    ap_CS_fsm_state7;
wire  signed [25:0] mul_ln703_1_fu_2848_p2;
reg  signed [25:0] mul_ln703_1_reg_3588;
wire  signed [25:0] mul_ln703_2_fu_2854_p2;
reg  signed [25:0] mul_ln703_2_reg_3593;
wire  signed [25:0] mul_ln703_3_fu_2860_p2;
reg  signed [25:0] mul_ln703_3_reg_3598;
wire  signed [25:0] mul_ln703_4_fu_2866_p2;
reg  signed [25:0] mul_ln703_4_reg_3603;
wire  signed [25:0] mul_ln703_5_fu_2872_p2;
reg  signed [25:0] mul_ln703_5_reg_3608;
wire  signed [25:0] mul_ln703_6_fu_2878_p2;
reg  signed [25:0] mul_ln703_6_reg_3613;
wire  signed [25:0] mul_ln703_7_fu_2884_p2;
reg  signed [25:0] mul_ln703_7_reg_3618;
wire  signed [25:0] mul_ln703_8_fu_2890_p2;
reg  signed [25:0] mul_ln703_8_reg_3623;
wire  signed [25:0] mul_ln703_9_fu_2896_p2;
reg  signed [25:0] mul_ln703_9_reg_3628;
wire  signed [25:0] mul_ln703_10_fu_2902_p2;
reg  signed [25:0] mul_ln703_10_reg_3633;
wire  signed [25:0] mul_ln703_11_fu_2908_p2;
reg  signed [25:0] mul_ln703_11_reg_3638;
wire  signed [25:0] mul_ln703_12_fu_2914_p2;
reg  signed [25:0] mul_ln703_12_reg_3643;
wire  signed [25:0] mul_ln703_13_fu_2920_p2;
reg  signed [25:0] mul_ln703_13_reg_3648;
wire  signed [25:0] mul_ln703_14_fu_2926_p2;
reg  signed [25:0] mul_ln703_14_reg_3653;
wire  signed [25:0] mul_ln703_15_fu_2932_p2;
reg  signed [25:0] mul_ln703_15_reg_3658;
wire  signed [25:0] mul_ln703_16_fu_2938_p2;
reg  signed [25:0] mul_ln703_16_reg_3663;
wire  signed [25:0] mul_ln703_17_fu_2944_p2;
reg  signed [25:0] mul_ln703_17_reg_3668;
wire  signed [25:0] mul_ln703_18_fu_2950_p2;
reg  signed [25:0] mul_ln703_18_reg_3673;
wire  signed [25:0] mul_ln703_19_fu_2956_p2;
reg  signed [25:0] mul_ln703_19_reg_3678;
wire    grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_start;
wire    grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_done;
wire    grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_idle;
wire    grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_ready;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_0_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_1_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_2_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_3_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_4_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_5_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_6_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_7_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_8_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_9_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_10_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_11_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_12_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_13_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_14_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_15_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_16_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_17_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_18_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_19_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_20_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_21_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_22_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_23_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_24_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_25_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_26_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_27_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_28_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_29_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_30_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_31_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_32_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_33_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_34_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_35_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_36_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_37_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_38_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_39_V_read;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_0;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_1;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_2;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_3;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_4;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_5;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_6;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_7;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_8;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_9;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_10;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_11;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_12;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_13;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_14;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_15;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_16;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_17;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_18;
wire   [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_19;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_20;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_21;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_22;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_23;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_24;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_25;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_26;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_27;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_28;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_29;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_30;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_31;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_32;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_33;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_34;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_35;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_36;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_37;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_38;
wire  signed [15:0] grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_39;
wire    grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_start;
wire    grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_idle;
wire    grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_start;
wire    grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_idle;
wire    grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_start;
wire    grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_done;
wire    grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_idle;
wire    grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_ready;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_0;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_1;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_2;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_3;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_4;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_5;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_6;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_7;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_8;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_9;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_10;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_11;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_12;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_13;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_14;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_15;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_16;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_17;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_18;
wire  signed [15:0] grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_19;
reg    grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_start_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_NS_fsm_state4;
wire    ap_CS_fsm_state4;
reg    grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_start_reg;
reg    grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_start_reg;
wire    ap_NS_fsm_state6;
wire    ap_CS_fsm_state6;
wire   [0:0] reset_state_read_read_fu_124_p2;
wire    ap_CS_fsm_state8;
wire  signed [25:0] mul_ln1118_fu_2702_p2;
wire  signed [25:0] mul_ln1118_1_fu_2709_p2;
wire  signed [25:0] mul_ln1118_2_fu_2716_p2;
wire  signed [25:0] mul_ln1118_3_fu_2723_p2;
wire  signed [25:0] mul_ln1118_4_fu_2730_p2;
wire  signed [25:0] mul_ln1118_5_fu_2737_p2;
wire  signed [25:0] mul_ln1118_6_fu_2744_p2;
wire  signed [25:0] mul_ln1118_7_fu_2751_p2;
wire  signed [25:0] mul_ln1118_8_fu_2758_p2;
wire  signed [25:0] mul_ln1118_9_fu_2765_p2;
wire  signed [25:0] mul_ln1118_10_fu_2772_p2;
wire  signed [25:0] mul_ln1118_11_fu_2779_p2;
wire  signed [25:0] mul_ln1118_12_fu_2786_p2;
wire  signed [25:0] mul_ln1118_13_fu_2793_p2;
wire  signed [25:0] mul_ln1118_14_fu_2800_p2;
wire  signed [25:0] mul_ln1118_15_fu_2807_p2;
wire  signed [25:0] mul_ln1118_16_fu_2814_p2;
wire  signed [25:0] mul_ln1118_17_fu_2821_p2;
wire  signed [25:0] mul_ln1118_18_fu_2828_p2;
wire  signed [25:0] mul_ln1118_19_fu_2835_p2;
wire   [15:0] trunc_ln_fu_1209_p4;
wire   [15:0] trunc_ln708_1_fu_1225_p4;
wire   [15:0] trunc_ln708_2_fu_1241_p4;
wire   [15:0] trunc_ln708_3_fu_1257_p4;
wire   [15:0] trunc_ln708_4_fu_1273_p4;
wire   [15:0] trunc_ln708_5_fu_1289_p4;
wire   [15:0] trunc_ln708_6_fu_1305_p4;
wire   [15:0] trunc_ln708_7_fu_1321_p4;
wire   [15:0] trunc_ln708_8_fu_1337_p4;
wire   [15:0] trunc_ln708_9_fu_1353_p4;
wire   [15:0] trunc_ln708_s_fu_1369_p4;
wire   [15:0] trunc_ln708_10_fu_1385_p4;
wire   [15:0] trunc_ln708_11_fu_1401_p4;
wire   [15:0] trunc_ln708_12_fu_1417_p4;
wire   [15:0] trunc_ln708_13_fu_1433_p4;
wire   [15:0] trunc_ln708_14_fu_1449_p4;
wire   [15:0] trunc_ln708_15_fu_1465_p4;
wire   [15:0] trunc_ln708_16_fu_1481_p4;
wire   [15:0] trunc_ln708_17_fu_1497_p4;
wire   [15:0] trunc_ln708_18_fu_1513_p4;
wire  signed [16:0] sext_ln1193_fu_1722_p1;
wire  signed [16:0] sub_ln1193_fu_1725_p2;
wire  signed [16:0] sext_ln1193_1_fu_1739_p1;
wire  signed [16:0] sub_ln1193_1_fu_1742_p2;
wire  signed [16:0] sext_ln1193_2_fu_1756_p1;
wire  signed [16:0] sub_ln1193_2_fu_1759_p2;
wire  signed [16:0] sext_ln1193_3_fu_1773_p1;
wire  signed [16:0] sub_ln1193_3_fu_1776_p2;
wire  signed [16:0] sext_ln1193_4_fu_1790_p1;
wire  signed [16:0] sub_ln1193_4_fu_1793_p2;
wire  signed [16:0] sext_ln1193_5_fu_1807_p1;
wire  signed [16:0] sub_ln1193_5_fu_1810_p2;
wire  signed [16:0] sext_ln1193_6_fu_1824_p1;
wire  signed [16:0] sub_ln1193_6_fu_1827_p2;
wire  signed [16:0] sext_ln1193_7_fu_1841_p1;
wire  signed [16:0] sub_ln1193_7_fu_1844_p2;
wire  signed [16:0] sext_ln1193_8_fu_1858_p1;
wire  signed [16:0] sub_ln1193_8_fu_1861_p2;
wire  signed [16:0] sext_ln1193_9_fu_1875_p1;
wire  signed [16:0] sub_ln1193_9_fu_1878_p2;
wire  signed [16:0] sext_ln1193_10_fu_1892_p1;
wire  signed [16:0] sub_ln1193_10_fu_1895_p2;
wire  signed [16:0] sext_ln1193_11_fu_1909_p1;
wire  signed [16:0] sub_ln1193_11_fu_1912_p2;
wire  signed [16:0] sext_ln1193_12_fu_1926_p1;
wire  signed [16:0] sub_ln1193_12_fu_1929_p2;
wire  signed [16:0] sext_ln1193_13_fu_1943_p1;
wire  signed [16:0] sub_ln1193_13_fu_1946_p2;
wire  signed [16:0] sext_ln1193_14_fu_1960_p1;
wire  signed [16:0] sub_ln1193_14_fu_1963_p2;
wire  signed [16:0] sext_ln1193_15_fu_1977_p1;
wire  signed [16:0] sub_ln1193_15_fu_1980_p2;
wire  signed [16:0] sext_ln1193_16_fu_1994_p1;
wire  signed [16:0] sub_ln1193_16_fu_1997_p2;
wire  signed [16:0] sext_ln1193_17_fu_2011_p1;
wire  signed [16:0] sub_ln1193_17_fu_2014_p2;
wire  signed [16:0] sext_ln1193_18_fu_2028_p1;
wire  signed [16:0] sub_ln1193_18_fu_2031_p2;
wire  signed [16:0] sext_ln1193_19_fu_2045_p1;
wire  signed [16:0] sub_ln1193_19_fu_2048_p2;
wire  signed [25:0] grp_fu_2962_p3;
wire  signed [25:0] grp_fu_2970_p3;
wire  signed [25:0] grp_fu_2978_p3;
wire  signed [25:0] grp_fu_2986_p3;
wire  signed [25:0] grp_fu_2994_p3;
wire  signed [25:0] grp_fu_3002_p3;
wire  signed [25:0] grp_fu_3010_p3;
wire  signed [25:0] grp_fu_3018_p3;
wire  signed [25:0] grp_fu_3026_p3;
wire  signed [25:0] grp_fu_3034_p3;
wire  signed [25:0] grp_fu_3042_p3;
wire  signed [25:0] grp_fu_3050_p3;
wire  signed [25:0] grp_fu_3058_p3;
wire  signed [25:0] grp_fu_3066_p3;
wire  signed [25:0] grp_fu_3074_p3;
wire  signed [25:0] grp_fu_3082_p3;
wire  signed [25:0] grp_fu_3090_p3;
wire  signed [25:0] grp_fu_3098_p3;
wire  signed [25:0] grp_fu_3106_p3;
wire  signed [25:0] grp_fu_3114_p3;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [15:0] ap_return_4_preg;
reg   [15:0] ap_return_5_preg;
reg   [15:0] ap_return_6_preg;
reg   [15:0] ap_return_7_preg;
reg   [15:0] ap_return_8_preg;
reg   [15:0] ap_return_9_preg;
reg   [15:0] ap_return_10_preg;
reg   [15:0] ap_return_11_preg;
reg   [15:0] ap_return_12_preg;
reg   [15:0] ap_return_13_preg;
reg   [15:0] ap_return_14_preg;
reg   [15:0] ap_return_15_preg;
reg   [15:0] ap_return_16_preg;
reg   [15:0] ap_return_17_preg;
reg   [15:0] ap_return_18_preg;
reg   [15:0] ap_return_19_preg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 h_state_V_0 = 16'd0;
#0 h_state_V_1 = 16'd0;
#0 h_state_V_2 = 16'd0;
#0 h_state_V_3 = 16'd0;
#0 h_state_V_4 = 16'd0;
#0 h_state_V_5 = 16'd0;
#0 h_state_V_6 = 16'd0;
#0 h_state_V_7 = 16'd0;
#0 h_state_V_8 = 16'd0;
#0 h_state_V_9 = 16'd0;
#0 h_state_V_10 = 16'd0;
#0 h_state_V_11 = 16'd0;
#0 h_state_V_12 = 16'd0;
#0 h_state_V_13 = 16'd0;
#0 h_state_V_14 = 16'd0;
#0 h_state_V_15 = 16'd0;
#0 h_state_V_16 = 16'd0;
#0 h_state_V_17 = 16'd0;
#0 h_state_V_18 = 16'd0;
#0 h_state_V_19 = 16'd0;
#0 grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_start_reg = 1'b0;
#0 grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_start_reg = 1'b0;
#0 grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_start_reg = 1'b0;
#0 grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_return_4_preg = 16'd0;
#0 ap_return_5_preg = 16'd0;
#0 ap_return_6_preg = 16'd0;
#0 ap_return_7_preg = 16'd0;
#0 ap_return_8_preg = 16'd0;
#0 ap_return_9_preg = 16'd0;
#0 ap_return_10_preg = 16'd0;
#0 ap_return_11_preg = 16'd0;
#0 ap_return_12_preg = 16'd0;
#0 ap_return_13_preg = 16'd0;
#0 ap_return_14_preg = 16'd0;
#0 ap_return_15_preg = 16'd0;
#0 ap_return_16_preg = 16'd0;
#0 ap_return_17_preg = 16'd0;
#0 ap_return_18_preg = 16'd0;
#0 ap_return_19_preg = 16'd0;
end

sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_start),
    .ap_done(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_done),
    .ap_idle(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_idle),
    .ap_ready(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_ready),
    .data_0_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_0_V_read),
    .data_1_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_1_V_read),
    .data_2_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_2_V_read),
    .data_3_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_3_V_read),
    .data_4_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_4_V_read),
    .data_5_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_5_V_read),
    .data_6_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_6_V_read),
    .data_7_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_7_V_read),
    .data_8_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_8_V_read),
    .data_9_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_9_V_read),
    .data_10_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_10_V_read),
    .data_11_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_11_V_read),
    .data_12_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_12_V_read),
    .data_13_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_13_V_read),
    .data_14_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_14_V_read),
    .data_15_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_15_V_read),
    .data_16_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_16_V_read),
    .data_17_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_17_V_read),
    .data_18_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_18_V_read),
    .data_19_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_19_V_read),
    .data_20_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_20_V_read),
    .data_21_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_21_V_read),
    .data_22_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_22_V_read),
    .data_23_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_23_V_read),
    .data_24_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_24_V_read),
    .data_25_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_25_V_read),
    .data_26_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_26_V_read),
    .data_27_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_27_V_read),
    .data_28_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_28_V_read),
    .data_29_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_29_V_read),
    .data_30_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_30_V_read),
    .data_31_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_31_V_read),
    .data_32_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_32_V_read),
    .data_33_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_33_V_read),
    .data_34_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_34_V_read),
    .data_35_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_35_V_read),
    .data_36_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_36_V_read),
    .data_37_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_37_V_read),
    .data_38_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_38_V_read),
    .data_39_V_read(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_39_V_read),
    .ap_return_0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_0),
    .ap_return_1(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_1),
    .ap_return_2(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_2),
    .ap_return_3(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_3),
    .ap_return_4(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_4),
    .ap_return_5(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_5),
    .ap_return_6(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_6),
    .ap_return_7(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_7),
    .ap_return_8(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_8),
    .ap_return_9(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_9),
    .ap_return_10(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_10),
    .ap_return_11(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_11),
    .ap_return_12(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_12),
    .ap_return_13(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_13),
    .ap_return_14(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_14),
    .ap_return_15(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_15),
    .ap_return_16(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_16),
    .ap_return_17(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_17),
    .ap_return_18(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_18),
    .ap_return_19(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_19),
    .ap_return_20(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_20),
    .ap_return_21(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_21),
    .ap_return_22(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_22),
    .ap_return_23(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_23),
    .ap_return_24(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_24),
    .ap_return_25(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_25),
    .ap_return_26(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_26),
    .ap_return_27(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_27),
    .ap_return_28(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_28),
    .ap_return_29(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_29),
    .ap_return_30(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_30),
    .ap_return_31(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_31),
    .ap_return_32(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_32),
    .ap_return_33(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_33),
    .ap_return_34(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_34),
    .ap_return_35(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_35),
    .ap_return_36(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_36),
    .ap_return_37(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_37),
    .ap_return_38(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_38),
    .ap_return_39(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_39)
);

dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_start),
    .ap_done(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_done),
    .ap_idle(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_idle),
    .ap_ready(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_ready),
    .data_0_V_read(data_0_V_read),
    .data_1_V_read(data_1_V_read),
    .data_2_V_read(data_2_V_read),
    .data_3_V_read(data_3_V_read),
    .data_4_V_read(data_4_V_read),
    .data_5_V_read(data_5_V_read),
    .ap_return_0(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_0),
    .ap_return_1(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_1),
    .ap_return_2(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_2),
    .ap_return_3(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_3),
    .ap_return_4(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_4),
    .ap_return_5(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_5),
    .ap_return_6(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_6),
    .ap_return_7(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_7),
    .ap_return_8(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_8),
    .ap_return_9(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_9),
    .ap_return_10(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_10),
    .ap_return_11(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_11),
    .ap_return_12(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_12),
    .ap_return_13(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_13),
    .ap_return_14(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_14),
    .ap_return_15(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_15),
    .ap_return_16(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_16),
    .ap_return_17(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_17),
    .ap_return_18(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_18),
    .ap_return_19(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_19),
    .ap_return_20(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_20),
    .ap_return_21(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_21),
    .ap_return_22(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_22),
    .ap_return_23(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_23),
    .ap_return_24(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_24),
    .ap_return_25(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_25),
    .ap_return_26(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_26),
    .ap_return_27(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_27),
    .ap_return_28(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_28),
    .ap_return_29(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_29),
    .ap_return_30(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_30),
    .ap_return_31(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_31),
    .ap_return_32(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_32),
    .ap_return_33(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_33),
    .ap_return_34(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_34),
    .ap_return_35(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_35),
    .ap_return_36(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_36),
    .ap_return_37(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_37),
    .ap_return_38(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_38),
    .ap_return_39(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_39),
    .ap_return_40(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_40),
    .ap_return_41(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_41),
    .ap_return_42(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_42),
    .ap_return_43(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_43),
    .ap_return_44(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_44),
    .ap_return_45(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_45),
    .ap_return_46(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_46),
    .ap_return_47(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_47),
    .ap_return_48(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_48),
    .ap_return_49(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_49),
    .ap_return_50(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_50),
    .ap_return_51(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_51),
    .ap_return_52(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_52),
    .ap_return_53(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_53),
    .ap_return_54(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_54),
    .ap_return_55(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_55),
    .ap_return_56(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_56),
    .ap_return_57(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_57),
    .ap_return_58(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_58),
    .ap_return_59(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_59)
);

dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_start),
    .ap_done(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_done),
    .ap_idle(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_idle),
    .ap_ready(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_ready),
    .h_state_V_0(h_state_V_0),
    .h_state_V_1(h_state_V_1),
    .h_state_V_2(h_state_V_2),
    .h_state_V_3(h_state_V_3),
    .h_state_V_4(h_state_V_4),
    .h_state_V_5(h_state_V_5),
    .h_state_V_6(h_state_V_6),
    .h_state_V_7(h_state_V_7),
    .h_state_V_8(h_state_V_8),
    .h_state_V_9(h_state_V_9),
    .h_state_V_10(h_state_V_10),
    .h_state_V_11(h_state_V_11),
    .h_state_V_12(h_state_V_12),
    .h_state_V_13(h_state_V_13),
    .h_state_V_14(h_state_V_14),
    .h_state_V_15(h_state_V_15),
    .h_state_V_16(h_state_V_16),
    .h_state_V_17(h_state_V_17),
    .h_state_V_18(h_state_V_18),
    .h_state_V_19(h_state_V_19),
    .ap_return_0(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_0),
    .ap_return_1(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_1),
    .ap_return_2(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_2),
    .ap_return_3(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_3),
    .ap_return_4(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_4),
    .ap_return_5(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_5),
    .ap_return_6(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_6),
    .ap_return_7(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_7),
    .ap_return_8(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_8),
    .ap_return_9(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_9),
    .ap_return_10(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_10),
    .ap_return_11(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_11),
    .ap_return_12(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_12),
    .ap_return_13(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_13),
    .ap_return_14(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_14),
    .ap_return_15(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_15),
    .ap_return_16(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_16),
    .ap_return_17(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_17),
    .ap_return_18(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_18),
    .ap_return_19(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_19),
    .ap_return_20(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_20),
    .ap_return_21(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_21),
    .ap_return_22(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_22),
    .ap_return_23(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_23),
    .ap_return_24(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_24),
    .ap_return_25(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_25),
    .ap_return_26(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_26),
    .ap_return_27(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_27),
    .ap_return_28(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_28),
    .ap_return_29(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_29),
    .ap_return_30(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_30),
    .ap_return_31(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_31),
    .ap_return_32(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_32),
    .ap_return_33(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_33),
    .ap_return_34(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_34),
    .ap_return_35(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_35),
    .ap_return_36(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_36),
    .ap_return_37(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_37),
    .ap_return_38(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_38),
    .ap_return_39(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_39),
    .ap_return_40(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_40),
    .ap_return_41(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_41),
    .ap_return_42(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_42),
    .ap_return_43(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_43),
    .ap_return_44(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_44),
    .ap_return_45(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_45),
    .ap_return_46(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_46),
    .ap_return_47(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_47),
    .ap_return_48(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_48),
    .ap_return_49(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_49),
    .ap_return_50(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_50),
    .ap_return_51(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_51),
    .ap_return_52(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_52),
    .ap_return_53(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_53),
    .ap_return_54(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_54),
    .ap_return_55(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_55),
    .ap_return_56(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_56),
    .ap_return_57(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_57),
    .ap_return_58(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_58),
    .ap_return_59(grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_59)
);

tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_start),
    .ap_done(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_done),
    .ap_idle(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_idle),
    .ap_ready(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_ready),
    .data_0_V_read(inputacc_h_0_V_reg_3483),
    .data_1_V_read(inputacc_h_1_V_reg_3488),
    .data_2_V_read(inputacc_h_2_V_reg_3493),
    .data_3_V_read(inputacc_h_3_V_reg_3498),
    .data_4_V_read(inputacc_h_4_V_reg_3503),
    .data_5_V_read(inputacc_h_5_V_reg_3508),
    .data_6_V_read(inputacc_h_6_V_reg_3513),
    .data_7_V_read(inputacc_h_7_V_reg_3518),
    .data_8_V_read(inputacc_h_8_V_reg_3523),
    .data_9_V_read(inputacc_h_9_V_reg_3528),
    .data_10_V_read(inputacc_h_10_V_reg_3533),
    .data_11_V_read(inputacc_h_11_V_reg_3538),
    .data_12_V_read(inputacc_h_12_V_reg_3543),
    .data_13_V_read(inputacc_h_13_V_reg_3548),
    .data_14_V_read(inputacc_h_14_V_reg_3553),
    .data_15_V_read(inputacc_h_15_V_reg_3558),
    .data_16_V_read(inputacc_h_16_V_reg_3563),
    .data_17_V_read(inputacc_h_17_V_reg_3568),
    .data_18_V_read(inputacc_h_18_V_reg_3573),
    .data_19_V_read(inputacc_h_19_V_reg_3578),
    .ap_return_0(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_0),
    .ap_return_1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_1),
    .ap_return_2(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_2),
    .ap_return_3(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_3),
    .ap_return_4(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_4),
    .ap_return_5(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_5),
    .ap_return_6(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_6),
    .ap_return_7(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_7),
    .ap_return_8(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_8),
    .ap_return_9(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_9),
    .ap_return_10(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_10),
    .ap_return_11(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_11),
    .ap_return_12(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_12),
    .ap_return_13(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_13),
    .ap_return_14(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_14),
    .ap_return_15(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_15),
    .ap_return_16(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_16),
    .ap_return_17(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_17),
    .ap_return_18(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_18),
    .ap_return_19(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_19)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U184(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_20),
    .din1(tmpres_state_zr_39_reg_3263),
    .dout(mul_ln1118_fu_2702_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U185(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_21),
    .din1(tmpres_state_zr_40_reg_3268),
    .dout(mul_ln1118_1_fu_2709_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U186(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_22),
    .din1(tmpres_state_zr_41_reg_3273),
    .dout(mul_ln1118_2_fu_2716_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U187(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_23),
    .din1(tmpres_state_zr_42_reg_3278),
    .dout(mul_ln1118_3_fu_2723_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U188(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_24),
    .din1(tmpres_state_zr_43_reg_3283),
    .dout(mul_ln1118_4_fu_2730_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U189(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_25),
    .din1(tmpres_state_zr_44_reg_3288),
    .dout(mul_ln1118_5_fu_2737_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U190(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_26),
    .din1(tmpres_state_zr_45_reg_3293),
    .dout(mul_ln1118_6_fu_2744_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U191(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_27),
    .din1(tmpres_state_zr_46_reg_3298),
    .dout(mul_ln1118_7_fu_2751_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U192(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_28),
    .din1(tmpres_state_zr_47_reg_3303),
    .dout(mul_ln1118_8_fu_2758_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U193(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_29),
    .din1(tmpres_state_zr_48_reg_3308),
    .dout(mul_ln1118_9_fu_2765_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U194(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_30),
    .din1(tmpres_state_zr_49_reg_3313),
    .dout(mul_ln1118_10_fu_2772_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U195(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_31),
    .din1(tmpres_state_zr_50_reg_3318),
    .dout(mul_ln1118_11_fu_2779_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U196(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_32),
    .din1(tmpres_state_zr_51_reg_3323),
    .dout(mul_ln1118_12_fu_2786_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U197(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_33),
    .din1(tmpres_state_zr_52_reg_3328),
    .dout(mul_ln1118_13_fu_2793_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U198(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_34),
    .din1(tmpres_state_zr_53_reg_3333),
    .dout(mul_ln1118_14_fu_2800_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U199(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_35),
    .din1(tmpres_state_zr_54_reg_3338),
    .dout(mul_ln1118_15_fu_2807_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U200(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_36),
    .din1(tmpres_state_zr_55_reg_3343),
    .dout(mul_ln1118_16_fu_2814_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U201(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_37),
    .din1(tmpres_state_zr_56_reg_3348),
    .dout(mul_ln1118_17_fu_2821_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U202(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_38),
    .din1(tmpres_state_zr_57_reg_3353),
    .dout(mul_ln1118_18_fu_2828_p2)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U203(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_39),
    .din1(tmpres_state_zr_58_reg_3358),
    .dout(mul_ln1118_19_fu_2835_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U204(
    .din0(sub_ln1193_fu_1725_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_0),
    .dout(mul_ln703_fu_2842_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U205(
    .din0(sub_ln1193_1_fu_1742_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_1),
    .dout(mul_ln703_1_fu_2848_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U206(
    .din0(sub_ln1193_2_fu_1759_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_2),
    .dout(mul_ln703_2_fu_2854_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U207(
    .din0(sub_ln1193_3_fu_1776_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_3),
    .dout(mul_ln703_3_fu_2860_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U208(
    .din0(sub_ln1193_4_fu_1793_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_4),
    .dout(mul_ln703_4_fu_2866_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U209(
    .din0(sub_ln1193_5_fu_1810_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_5),
    .dout(mul_ln703_5_fu_2872_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U210(
    .din0(sub_ln1193_6_fu_1827_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_6),
    .dout(mul_ln703_6_fu_2878_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U211(
    .din0(sub_ln1193_7_fu_1844_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_7),
    .dout(mul_ln703_7_fu_2884_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U212(
    .din0(sub_ln1193_8_fu_1861_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_8),
    .dout(mul_ln703_8_fu_2890_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U213(
    .din0(sub_ln1193_9_fu_1878_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_9),
    .dout(mul_ln703_9_fu_2896_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U214(
    .din0(sub_ln1193_10_fu_1895_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_10),
    .dout(mul_ln703_10_fu_2902_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U215(
    .din0(sub_ln1193_11_fu_1912_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_11),
    .dout(mul_ln703_11_fu_2908_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U216(
    .din0(sub_ln1193_12_fu_1929_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_12),
    .dout(mul_ln703_12_fu_2914_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U217(
    .din0(sub_ln1193_13_fu_1946_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_13),
    .dout(mul_ln703_13_fu_2920_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U218(
    .din0(sub_ln1193_14_fu_1963_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_14),
    .dout(mul_ln703_14_fu_2926_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U219(
    .din0(sub_ln1193_15_fu_1980_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_15),
    .dout(mul_ln703_15_fu_2932_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U220(
    .din0(sub_ln1193_16_fu_1997_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_16),
    .dout(mul_ln703_16_fu_2938_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U221(
    .din0(sub_ln1193_17_fu_2014_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_17),
    .dout(mul_ln703_17_fu_2944_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U222(
    .din0(sub_ln1193_18_fu_2031_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_18),
    .dout(mul_ln703_18_fu_2950_p2)
);

myproject_mul_mul_17s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17s_16s_26_1_1_U223(
    .din0(sub_ln1193_19_fu_2048_p2),
    .din1(grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_return_19),
    .dout(mul_ln703_19_fu_2956_p2)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U224(
    .din0(tmpres_zr_reg_3363),
    .din1(h_state_V_0),
    .din2(mul_ln703_reg_3583),
    .dout(grp_fu_2962_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U225(
    .din0(tmpres_zr_1_reg_3369),
    .din1(h_state_V_1),
    .din2(mul_ln703_1_reg_3588),
    .dout(grp_fu_2970_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U226(
    .din0(tmpres_zr_2_reg_3375),
    .din1(h_state_V_2),
    .din2(mul_ln703_2_reg_3593),
    .dout(grp_fu_2978_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U227(
    .din0(tmpres_zr_3_reg_3381),
    .din1(h_state_V_3),
    .din2(mul_ln703_3_reg_3598),
    .dout(grp_fu_2986_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U228(
    .din0(tmpres_zr_4_reg_3387),
    .din1(h_state_V_4),
    .din2(mul_ln703_4_reg_3603),
    .dout(grp_fu_2994_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U229(
    .din0(tmpres_zr_5_reg_3393),
    .din1(h_state_V_5),
    .din2(mul_ln703_5_reg_3608),
    .dout(grp_fu_3002_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U230(
    .din0(tmpres_zr_6_reg_3399),
    .din1(h_state_V_6),
    .din2(mul_ln703_6_reg_3613),
    .dout(grp_fu_3010_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U231(
    .din0(tmpres_zr_7_reg_3405),
    .din1(h_state_V_7),
    .din2(mul_ln703_7_reg_3618),
    .dout(grp_fu_3018_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U232(
    .din0(tmpres_zr_8_reg_3411),
    .din1(h_state_V_8),
    .din2(mul_ln703_8_reg_3623),
    .dout(grp_fu_3026_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U233(
    .din0(tmpres_zr_9_reg_3417),
    .din1(h_state_V_9),
    .din2(mul_ln703_9_reg_3628),
    .dout(grp_fu_3034_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U234(
    .din0(tmpres_zr_s_reg_3423),
    .din1(h_state_V_10),
    .din2(mul_ln703_10_reg_3633),
    .dout(grp_fu_3042_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U235(
    .din0(tmpres_zr_10_reg_3429),
    .din1(h_state_V_11),
    .din2(mul_ln703_11_reg_3638),
    .dout(grp_fu_3050_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U236(
    .din0(tmpres_zr_11_reg_3435),
    .din1(h_state_V_12),
    .din2(mul_ln703_12_reg_3643),
    .dout(grp_fu_3058_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U237(
    .din0(tmpres_zr_12_reg_3441),
    .din1(h_state_V_13),
    .din2(mul_ln703_13_reg_3648),
    .dout(grp_fu_3066_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U238(
    .din0(tmpres_zr_13_reg_3447),
    .din1(h_state_V_14),
    .din2(mul_ln703_14_reg_3653),
    .dout(grp_fu_3074_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U239(
    .din0(tmpres_zr_14_reg_3453),
    .din1(h_state_V_15),
    .din2(mul_ln703_15_reg_3658),
    .dout(grp_fu_3082_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U240(
    .din0(tmpres_zr_15_reg_3459),
    .din1(h_state_V_16),
    .din2(mul_ln703_16_reg_3663),
    .dout(grp_fu_3090_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U241(
    .din0(tmpres_zr_16_reg_3465),
    .din1(h_state_V_17),
    .din2(mul_ln703_17_reg_3668),
    .dout(grp_fu_3098_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U242(
    .din0(tmpres_zr_17_reg_3471),
    .din1(h_state_V_18),
    .din2(mul_ln703_18_reg_3673),
    .dout(grp_fu_3106_p3)
);

myproject_mac_muladd_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_26s_26_1_1_U243(
    .din0(tmpres_zr_18_reg_3477),
    .din1(h_state_V_19),
    .din2(mul_ln703_19_reg_3678),
    .dout(grp_fu_3114_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_0_preg <= {{grp_fu_2962_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_10_preg <= {{grp_fu_3042_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_11_preg <= {{grp_fu_3050_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_12_preg <= {{grp_fu_3058_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_13_preg <= {{grp_fu_3066_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_14_preg <= {{grp_fu_3074_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_15_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_15_preg <= {{grp_fu_3082_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_16_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_16_preg <= {{grp_fu_3090_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_17_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_17_preg <= {{grp_fu_3098_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_18_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_18_preg <= {{grp_fu_3106_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_19_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_19_preg <= {{grp_fu_3114_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_1_preg <= {{grp_fu_2970_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_2_preg <= {{grp_fu_2978_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_3_preg <= {{grp_fu_2986_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_4_preg <= {{grp_fu_2994_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_5_preg <= {{grp_fu_3002_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_6_preg <= {{grp_fu_3010_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_7_preg <= {{grp_fu_3018_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_8_preg <= {{grp_fu_3026_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 16'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_return_9_preg <= {{grp_fu_3034_p3[25:10]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_start_reg <= 1'b1;
        end else if ((grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_ready == 1'b1)) begin
            grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_start_reg <= 1'b1;
        end else if ((grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_ready == 1'b1)) begin
            grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state4) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_start_reg <= 1'b1;
        end else if ((grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_ready == 1'b1)) begin
            grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) & (1'b1 == ap_NS_fsm_state6))) begin
            grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_start_reg <= 1'b1;
        end else if ((grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_ready == 1'b1)) begin
            grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_0 <= {{grp_fu_2962_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_0 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_1 <= {{grp_fu_2970_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_1 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_10 <= {{grp_fu_3042_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_10 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_11 <= {{grp_fu_3050_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_11 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_12 <= {{grp_fu_3058_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_12 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_13 <= {{grp_fu_3066_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_13 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_14 <= {{grp_fu_3074_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_14 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_15 <= {{grp_fu_3082_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_15 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_16 <= {{grp_fu_3090_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_16 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_17 <= {{grp_fu_3098_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_17 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_18 <= {{grp_fu_3106_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_18 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_19 <= {{grp_fu_3114_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_19 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_2 <= {{grp_fu_2978_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_2 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_3 <= {{grp_fu_2986_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_3 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_4 <= {{grp_fu_2994_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_4 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_5 <= {{grp_fu_3002_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_5 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_6 <= {{grp_fu_3010_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_6 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_7 <= {{grp_fu_3018_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_7 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_8 <= {{grp_fu_3026_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_8 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_9 <= {{grp_fu_3034_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (reset_state_read_read_fu_124_p2 == 1'd1))) begin
        h_state_V_9 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        call_ret_reg_3155_0 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_0;
        call_ret_reg_3155_1 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_1;
        call_ret_reg_3155_10 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_10;
        call_ret_reg_3155_11 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_11;
        call_ret_reg_3155_12 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_12;
        call_ret_reg_3155_13 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_13;
        call_ret_reg_3155_14 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_14;
        call_ret_reg_3155_15 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_15;
        call_ret_reg_3155_16 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_16;
        call_ret_reg_3155_17 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_17;
        call_ret_reg_3155_18 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_18;
        call_ret_reg_3155_19 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_19;
        call_ret_reg_3155_2 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_2;
        call_ret_reg_3155_20 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_20;
        call_ret_reg_3155_21 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_21;
        call_ret_reg_3155_22 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_22;
        call_ret_reg_3155_23 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_23;
        call_ret_reg_3155_24 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_24;
        call_ret_reg_3155_25 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_25;
        call_ret_reg_3155_26 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_26;
        call_ret_reg_3155_27 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_27;
        call_ret_reg_3155_28 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_28;
        call_ret_reg_3155_29 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_29;
        call_ret_reg_3155_3 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_3;
        call_ret_reg_3155_30 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_30;
        call_ret_reg_3155_31 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_31;
        call_ret_reg_3155_32 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_32;
        call_ret_reg_3155_33 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_33;
        call_ret_reg_3155_34 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_34;
        call_ret_reg_3155_35 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_35;
        call_ret_reg_3155_36 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_36;
        call_ret_reg_3155_37 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_37;
        call_ret_reg_3155_38 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_38;
        call_ret_reg_3155_39 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_39;
        call_ret_reg_3155_4 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_4;
        call_ret_reg_3155_40 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_40;
        call_ret_reg_3155_41 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_41;
        call_ret_reg_3155_42 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_42;
        call_ret_reg_3155_43 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_43;
        call_ret_reg_3155_44 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_44;
        call_ret_reg_3155_45 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_45;
        call_ret_reg_3155_46 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_46;
        call_ret_reg_3155_47 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_47;
        call_ret_reg_3155_48 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_48;
        call_ret_reg_3155_49 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_49;
        call_ret_reg_3155_5 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_5;
        call_ret_reg_3155_50 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_50;
        call_ret_reg_3155_51 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_51;
        call_ret_reg_3155_52 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_52;
        call_ret_reg_3155_53 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_53;
        call_ret_reg_3155_54 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_54;
        call_ret_reg_3155_55 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_55;
        call_ret_reg_3155_56 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_56;
        call_ret_reg_3155_57 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_57;
        call_ret_reg_3155_58 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_58;
        call_ret_reg_3155_59 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_59;
        call_ret_reg_3155_6 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_6;
        call_ret_reg_3155_7 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_7;
        call_ret_reg_3155_8 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_8;
        call_ret_reg_3155_9 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_return_9;
        tmp_reg_3219_0 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_0;
        tmp_reg_3219_1 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_1;
        tmp_reg_3219_10 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_10;
        tmp_reg_3219_11 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_11;
        tmp_reg_3219_12 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_12;
        tmp_reg_3219_13 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_13;
        tmp_reg_3219_14 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_14;
        tmp_reg_3219_15 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_15;
        tmp_reg_3219_16 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_16;
        tmp_reg_3219_17 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_17;
        tmp_reg_3219_18 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_18;
        tmp_reg_3219_19 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_19;
        tmp_reg_3219_2 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_2;
        tmp_reg_3219_20 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_20;
        tmp_reg_3219_21 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_21;
        tmp_reg_3219_22 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_22;
        tmp_reg_3219_23 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_23;
        tmp_reg_3219_24 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_24;
        tmp_reg_3219_25 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_25;
        tmp_reg_3219_26 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_26;
        tmp_reg_3219_27 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_27;
        tmp_reg_3219_28 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_28;
        tmp_reg_3219_29 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_29;
        tmp_reg_3219_3 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_3;
        tmp_reg_3219_30 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_30;
        tmp_reg_3219_31 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_31;
        tmp_reg_3219_32 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_32;
        tmp_reg_3219_33 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_33;
        tmp_reg_3219_34 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_34;
        tmp_reg_3219_35 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_35;
        tmp_reg_3219_36 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_36;
        tmp_reg_3219_37 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_37;
        tmp_reg_3219_38 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_38;
        tmp_reg_3219_39 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_39;
        tmp_reg_3219_4 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_4;
        tmp_reg_3219_5 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_5;
        tmp_reg_3219_6 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_6;
        tmp_reg_3219_7 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_7;
        tmp_reg_3219_8 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_8;
        tmp_reg_3219_9 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_9;
        tmpres_state_zr_39_reg_3263 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_40;
        tmpres_state_zr_40_reg_3268 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_41;
        tmpres_state_zr_41_reg_3273 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_42;
        tmpres_state_zr_42_reg_3278 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_43;
        tmpres_state_zr_43_reg_3283 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_44;
        tmpres_state_zr_44_reg_3288 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_45;
        tmpres_state_zr_45_reg_3293 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_46;
        tmpres_state_zr_46_reg_3298 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_47;
        tmpres_state_zr_47_reg_3303 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_48;
        tmpres_state_zr_48_reg_3308 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_49;
        tmpres_state_zr_49_reg_3313 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_50;
        tmpres_state_zr_50_reg_3318 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_51;
        tmpres_state_zr_51_reg_3323 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_52;
        tmpres_state_zr_52_reg_3328 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_53;
        tmpres_state_zr_53_reg_3333 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_54;
        tmpres_state_zr_54_reg_3338 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_55;
        tmpres_state_zr_55_reg_3343 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_56;
        tmpres_state_zr_56_reg_3348 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_57;
        tmpres_state_zr_57_reg_3353 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_58;
        tmpres_state_zr_58_reg_3358 <= grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_return_59;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inputacc_h_0_V_reg_3483 <= inputacc_h_0_V_fu_1522_p2;
        inputacc_h_10_V_reg_3533 <= inputacc_h_10_V_fu_1582_p2;
        inputacc_h_11_V_reg_3538 <= inputacc_h_11_V_fu_1588_p2;
        inputacc_h_12_V_reg_3543 <= inputacc_h_12_V_fu_1594_p2;
        inputacc_h_13_V_reg_3548 <= inputacc_h_13_V_fu_1600_p2;
        inputacc_h_14_V_reg_3553 <= inputacc_h_14_V_fu_1606_p2;
        inputacc_h_15_V_reg_3558 <= inputacc_h_15_V_fu_1612_p2;
        inputacc_h_16_V_reg_3563 <= inputacc_h_16_V_fu_1618_p2;
        inputacc_h_17_V_reg_3568 <= inputacc_h_17_V_fu_1624_p2;
        inputacc_h_18_V_reg_3573 <= inputacc_h_18_V_fu_1630_p2;
        inputacc_h_19_V_reg_3578 <= inputacc_h_19_V_fu_1636_p2;
        inputacc_h_1_V_reg_3488 <= inputacc_h_1_V_fu_1528_p2;
        inputacc_h_2_V_reg_3493 <= inputacc_h_2_V_fu_1534_p2;
        inputacc_h_3_V_reg_3498 <= inputacc_h_3_V_fu_1540_p2;
        inputacc_h_4_V_reg_3503 <= inputacc_h_4_V_fu_1546_p2;
        inputacc_h_5_V_reg_3508 <= inputacc_h_5_V_fu_1552_p2;
        inputacc_h_6_V_reg_3513 <= inputacc_h_6_V_fu_1558_p2;
        inputacc_h_7_V_reg_3518 <= inputacc_h_7_V_fu_1564_p2;
        inputacc_h_8_V_reg_3523 <= inputacc_h_8_V_fu_1570_p2;
        inputacc_h_9_V_reg_3528 <= inputacc_h_9_V_fu_1576_p2;
        tmpres_zr_10_reg_3429 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_11;
        tmpres_zr_11_reg_3435 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_12;
        tmpres_zr_12_reg_3441 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_13;
        tmpres_zr_13_reg_3447 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_14;
        tmpres_zr_14_reg_3453 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_15;
        tmpres_zr_15_reg_3459 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_16;
        tmpres_zr_16_reg_3465 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_17;
        tmpres_zr_17_reg_3471 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_18;
        tmpres_zr_18_reg_3477 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_19;
        tmpres_zr_1_reg_3369 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_1;
        tmpres_zr_2_reg_3375 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_2;
        tmpres_zr_3_reg_3381 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_3;
        tmpres_zr_4_reg_3387 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_4;
        tmpres_zr_5_reg_3393 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_5;
        tmpres_zr_6_reg_3399 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_6;
        tmpres_zr_7_reg_3405 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_7;
        tmpres_zr_8_reg_3411 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_8;
        tmpres_zr_9_reg_3417 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_9;
        tmpres_zr_reg_3363 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_0;
        tmpres_zr_s_reg_3423 <= grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_return_10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mul_ln703_10_reg_3633 <= mul_ln703_10_fu_2902_p2;
        mul_ln703_11_reg_3638 <= mul_ln703_11_fu_2908_p2;
        mul_ln703_12_reg_3643 <= mul_ln703_12_fu_2914_p2;
        mul_ln703_13_reg_3648 <= mul_ln703_13_fu_2920_p2;
        mul_ln703_14_reg_3653 <= mul_ln703_14_fu_2926_p2;
        mul_ln703_15_reg_3658 <= mul_ln703_15_fu_2932_p2;
        mul_ln703_16_reg_3663 <= mul_ln703_16_fu_2938_p2;
        mul_ln703_17_reg_3668 <= mul_ln703_17_fu_2944_p2;
        mul_ln703_18_reg_3673 <= mul_ln703_18_fu_2950_p2;
        mul_ln703_19_reg_3678 <= mul_ln703_19_fu_2956_p2;
        mul_ln703_1_reg_3588 <= mul_ln703_1_fu_2848_p2;
        mul_ln703_2_reg_3593 <= mul_ln703_2_fu_2854_p2;
        mul_ln703_3_reg_3598 <= mul_ln703_3_fu_2860_p2;
        mul_ln703_4_reg_3603 <= mul_ln703_4_fu_2866_p2;
        mul_ln703_5_reg_3608 <= mul_ln703_5_fu_2872_p2;
        mul_ln703_6_reg_3613 <= mul_ln703_6_fu_2878_p2;
        mul_ln703_7_reg_3618 <= mul_ln703_7_fu_2884_p2;
        mul_ln703_8_reg_3623 <= mul_ln703_8_fu_2890_p2;
        mul_ln703_9_reg_3628 <= mul_ln703_9_fu_2896_p2;
        mul_ln703_reg_3583 <= mul_ln703_fu_2842_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_0 = {{grp_fu_2962_p3[25:10]}};
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_1 = {{grp_fu_2970_p3[25:10]}};
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_10 = {{grp_fu_3042_p3[25:10]}};
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_11 = {{grp_fu_3050_p3[25:10]}};
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_12 = {{grp_fu_3058_p3[25:10]}};
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_13 = {{grp_fu_3066_p3[25:10]}};
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_14 = {{grp_fu_3074_p3[25:10]}};
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_15 = {{grp_fu_3082_p3[25:10]}};
    end else begin
        ap_return_15 = ap_return_15_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_16 = {{grp_fu_3090_p3[25:10]}};
    end else begin
        ap_return_16 = ap_return_16_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_17 = {{grp_fu_3098_p3[25:10]}};
    end else begin
        ap_return_17 = ap_return_17_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_18 = {{grp_fu_3106_p3[25:10]}};
    end else begin
        ap_return_18 = ap_return_18_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_19 = {{grp_fu_3114_p3[25:10]}};
    end else begin
        ap_return_19 = ap_return_19_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_2 = {{grp_fu_2978_p3[25:10]}};
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_3 = {{grp_fu_2986_p3[25:10]}};
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_4 = {{grp_fu_2994_p3[25:10]}};
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_5 = {{grp_fu_3002_p3[25:10]}};
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_6 = {{grp_fu_3010_p3[25:10]}};
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_7 = {{grp_fu_3018_p3[25:10]}};
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_8 = {{grp_fu_3026_p3[25:10]}};
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_return_9 = {{grp_fu_3034_p3[25:10]}};
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_NS_fsm_state4 = ap_NS_fsm[32'd3];

assign ap_NS_fsm_state6 = ap_NS_fsm[32'd5];

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_done == 1'b0) | (grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_done == 1'b0));
end

assign grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_start = grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_1_s_fu_176_ap_start_reg;

assign grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_start = grp_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_s_fu_190_ap_start_reg;

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_start = grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_ap_start_reg;

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_0_V_read = (call_ret_reg_3155_0 + tmp_reg_3219_0);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_10_V_read = (call_ret_reg_3155_10 + tmp_reg_3219_10);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_11_V_read = (call_ret_reg_3155_11 + tmp_reg_3219_11);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_12_V_read = (call_ret_reg_3155_12 + tmp_reg_3219_12);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_13_V_read = (call_ret_reg_3155_13 + tmp_reg_3219_13);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_14_V_read = (call_ret_reg_3155_14 + tmp_reg_3219_14);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_15_V_read = (call_ret_reg_3155_15 + tmp_reg_3219_15);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_16_V_read = (call_ret_reg_3155_16 + tmp_reg_3219_16);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_17_V_read = (call_ret_reg_3155_17 + tmp_reg_3219_17);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_18_V_read = (call_ret_reg_3155_18 + tmp_reg_3219_18);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_19_V_read = (call_ret_reg_3155_19 + tmp_reg_3219_19);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_1_V_read = (call_ret_reg_3155_1 + tmp_reg_3219_1);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_20_V_read = (call_ret_reg_3155_20 + tmp_reg_3219_20);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_21_V_read = (call_ret_reg_3155_21 + tmp_reg_3219_21);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_22_V_read = (call_ret_reg_3155_22 + tmp_reg_3219_22);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_23_V_read = (call_ret_reg_3155_23 + tmp_reg_3219_23);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_24_V_read = (call_ret_reg_3155_24 + tmp_reg_3219_24);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_25_V_read = (call_ret_reg_3155_25 + tmp_reg_3219_25);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_26_V_read = (call_ret_reg_3155_26 + tmp_reg_3219_26);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_27_V_read = (call_ret_reg_3155_27 + tmp_reg_3219_27);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_28_V_read = (call_ret_reg_3155_28 + tmp_reg_3219_28);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_29_V_read = (call_ret_reg_3155_29 + tmp_reg_3219_29);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_2_V_read = (call_ret_reg_3155_2 + tmp_reg_3219_2);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_30_V_read = (call_ret_reg_3155_30 + tmp_reg_3219_30);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_31_V_read = (call_ret_reg_3155_31 + tmp_reg_3219_31);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_32_V_read = (call_ret_reg_3155_32 + tmp_reg_3219_32);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_33_V_read = (call_ret_reg_3155_33 + tmp_reg_3219_33);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_34_V_read = (call_ret_reg_3155_34 + tmp_reg_3219_34);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_35_V_read = (call_ret_reg_3155_35 + tmp_reg_3219_35);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_36_V_read = (call_ret_reg_3155_36 + tmp_reg_3219_36);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_37_V_read = (call_ret_reg_3155_37 + tmp_reg_3219_37);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_38_V_read = (call_ret_reg_3155_38 + tmp_reg_3219_38);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_39_V_read = (call_ret_reg_3155_39 + tmp_reg_3219_39);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_3_V_read = (call_ret_reg_3155_3 + tmp_reg_3219_3);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_4_V_read = (call_ret_reg_3155_4 + tmp_reg_3219_4);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_5_V_read = (call_ret_reg_3155_5 + tmp_reg_3219_5);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_6_V_read = (call_ret_reg_3155_6 + tmp_reg_3219_6);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_7_V_read = (call_ret_reg_3155_7 + tmp_reg_3219_7);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_8_V_read = (call_ret_reg_3155_8 + tmp_reg_3219_8);

assign grp_sigmoid_ap_fixed_ap_fixed_16_6_5_3_0_sigmoid_config2_recr_s_fu_130_data_9_V_read = (call_ret_reg_3155_9 + tmp_reg_3219_9);

assign grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_start = grp_tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_236_ap_start_reg;

assign inputacc_h_0_V_fu_1522_p2 = (call_ret_reg_3155_40 + trunc_ln_fu_1209_p4);

assign inputacc_h_10_V_fu_1582_p2 = (call_ret_reg_3155_50 + trunc_ln708_s_fu_1369_p4);

assign inputacc_h_11_V_fu_1588_p2 = (call_ret_reg_3155_51 + trunc_ln708_10_fu_1385_p4);

assign inputacc_h_12_V_fu_1594_p2 = (call_ret_reg_3155_52 + trunc_ln708_11_fu_1401_p4);

assign inputacc_h_13_V_fu_1600_p2 = (call_ret_reg_3155_53 + trunc_ln708_12_fu_1417_p4);

assign inputacc_h_14_V_fu_1606_p2 = (call_ret_reg_3155_54 + trunc_ln708_13_fu_1433_p4);

assign inputacc_h_15_V_fu_1612_p2 = (call_ret_reg_3155_55 + trunc_ln708_14_fu_1449_p4);

assign inputacc_h_16_V_fu_1618_p2 = (call_ret_reg_3155_56 + trunc_ln708_15_fu_1465_p4);

assign inputacc_h_17_V_fu_1624_p2 = (call_ret_reg_3155_57 + trunc_ln708_16_fu_1481_p4);

assign inputacc_h_18_V_fu_1630_p2 = (call_ret_reg_3155_58 + trunc_ln708_17_fu_1497_p4);

assign inputacc_h_19_V_fu_1636_p2 = (call_ret_reg_3155_59 + trunc_ln708_18_fu_1513_p4);

assign inputacc_h_1_V_fu_1528_p2 = (call_ret_reg_3155_41 + trunc_ln708_1_fu_1225_p4);

assign inputacc_h_2_V_fu_1534_p2 = (call_ret_reg_3155_42 + trunc_ln708_2_fu_1241_p4);

assign inputacc_h_3_V_fu_1540_p2 = (call_ret_reg_3155_43 + trunc_ln708_3_fu_1257_p4);

assign inputacc_h_4_V_fu_1546_p2 = (call_ret_reg_3155_44 + trunc_ln708_4_fu_1273_p4);

assign inputacc_h_5_V_fu_1552_p2 = (call_ret_reg_3155_45 + trunc_ln708_5_fu_1289_p4);

assign inputacc_h_6_V_fu_1558_p2 = (call_ret_reg_3155_46 + trunc_ln708_6_fu_1305_p4);

assign inputacc_h_7_V_fu_1564_p2 = (call_ret_reg_3155_47 + trunc_ln708_7_fu_1321_p4);

assign inputacc_h_8_V_fu_1570_p2 = (call_ret_reg_3155_48 + trunc_ln708_8_fu_1337_p4);

assign inputacc_h_9_V_fu_1576_p2 = (call_ret_reg_3155_49 + trunc_ln708_9_fu_1353_p4);

assign reset_state_read_read_fu_124_p2 = reset_state;

assign sext_ln1193_10_fu_1892_p1 = tmpres_zr_s_reg_3423;

assign sext_ln1193_11_fu_1909_p1 = tmpres_zr_10_reg_3429;

assign sext_ln1193_12_fu_1926_p1 = tmpres_zr_11_reg_3435;

assign sext_ln1193_13_fu_1943_p1 = tmpres_zr_12_reg_3441;

assign sext_ln1193_14_fu_1960_p1 = tmpres_zr_13_reg_3447;

assign sext_ln1193_15_fu_1977_p1 = tmpres_zr_14_reg_3453;

assign sext_ln1193_16_fu_1994_p1 = tmpres_zr_15_reg_3459;

assign sext_ln1193_17_fu_2011_p1 = tmpres_zr_16_reg_3465;

assign sext_ln1193_18_fu_2028_p1 = tmpres_zr_17_reg_3471;

assign sext_ln1193_19_fu_2045_p1 = tmpres_zr_18_reg_3477;

assign sext_ln1193_1_fu_1739_p1 = tmpres_zr_1_reg_3369;

assign sext_ln1193_2_fu_1756_p1 = tmpres_zr_2_reg_3375;

assign sext_ln1193_3_fu_1773_p1 = tmpres_zr_3_reg_3381;

assign sext_ln1193_4_fu_1790_p1 = tmpres_zr_4_reg_3387;

assign sext_ln1193_5_fu_1807_p1 = tmpres_zr_5_reg_3393;

assign sext_ln1193_6_fu_1824_p1 = tmpres_zr_6_reg_3399;

assign sext_ln1193_7_fu_1841_p1 = tmpres_zr_7_reg_3405;

assign sext_ln1193_8_fu_1858_p1 = tmpres_zr_8_reg_3411;

assign sext_ln1193_9_fu_1875_p1 = tmpres_zr_9_reg_3417;

assign sext_ln1193_fu_1722_p1 = tmpres_zr_reg_3363;

assign sub_ln1193_10_fu_1895_p2 = ($signed(17'd1024) - $signed(sext_ln1193_10_fu_1892_p1));

assign sub_ln1193_11_fu_1912_p2 = ($signed(17'd1024) - $signed(sext_ln1193_11_fu_1909_p1));

assign sub_ln1193_12_fu_1929_p2 = ($signed(17'd1024) - $signed(sext_ln1193_12_fu_1926_p1));

assign sub_ln1193_13_fu_1946_p2 = ($signed(17'd1024) - $signed(sext_ln1193_13_fu_1943_p1));

assign sub_ln1193_14_fu_1963_p2 = ($signed(17'd1024) - $signed(sext_ln1193_14_fu_1960_p1));

assign sub_ln1193_15_fu_1980_p2 = ($signed(17'd1024) - $signed(sext_ln1193_15_fu_1977_p1));

assign sub_ln1193_16_fu_1997_p2 = ($signed(17'd1024) - $signed(sext_ln1193_16_fu_1994_p1));

assign sub_ln1193_17_fu_2014_p2 = ($signed(17'd1024) - $signed(sext_ln1193_17_fu_2011_p1));

assign sub_ln1193_18_fu_2031_p2 = ($signed(17'd1024) - $signed(sext_ln1193_18_fu_2028_p1));

assign sub_ln1193_19_fu_2048_p2 = ($signed(17'd1024) - $signed(sext_ln1193_19_fu_2045_p1));

assign sub_ln1193_1_fu_1742_p2 = ($signed(17'd1024) - $signed(sext_ln1193_1_fu_1739_p1));

assign sub_ln1193_2_fu_1759_p2 = ($signed(17'd1024) - $signed(sext_ln1193_2_fu_1756_p1));

assign sub_ln1193_3_fu_1776_p2 = ($signed(17'd1024) - $signed(sext_ln1193_3_fu_1773_p1));

assign sub_ln1193_4_fu_1793_p2 = ($signed(17'd1024) - $signed(sext_ln1193_4_fu_1790_p1));

assign sub_ln1193_5_fu_1810_p2 = ($signed(17'd1024) - $signed(sext_ln1193_5_fu_1807_p1));

assign sub_ln1193_6_fu_1827_p2 = ($signed(17'd1024) - $signed(sext_ln1193_6_fu_1824_p1));

assign sub_ln1193_7_fu_1844_p2 = ($signed(17'd1024) - $signed(sext_ln1193_7_fu_1841_p1));

assign sub_ln1193_8_fu_1861_p2 = ($signed(17'd1024) - $signed(sext_ln1193_8_fu_1858_p1));

assign sub_ln1193_9_fu_1878_p2 = ($signed(17'd1024) - $signed(sext_ln1193_9_fu_1875_p1));

assign sub_ln1193_fu_1725_p2 = ($signed(17'd1024) - $signed(sext_ln1193_fu_1722_p1));

assign trunc_ln708_10_fu_1385_p4 = {{mul_ln1118_11_fu_2779_p2[25:10]}};

assign trunc_ln708_11_fu_1401_p4 = {{mul_ln1118_12_fu_2786_p2[25:10]}};

assign trunc_ln708_12_fu_1417_p4 = {{mul_ln1118_13_fu_2793_p2[25:10]}};

assign trunc_ln708_13_fu_1433_p4 = {{mul_ln1118_14_fu_2800_p2[25:10]}};

assign trunc_ln708_14_fu_1449_p4 = {{mul_ln1118_15_fu_2807_p2[25:10]}};

assign trunc_ln708_15_fu_1465_p4 = {{mul_ln1118_16_fu_2814_p2[25:10]}};

assign trunc_ln708_16_fu_1481_p4 = {{mul_ln1118_17_fu_2821_p2[25:10]}};

assign trunc_ln708_17_fu_1497_p4 = {{mul_ln1118_18_fu_2828_p2[25:10]}};

assign trunc_ln708_18_fu_1513_p4 = {{mul_ln1118_19_fu_2835_p2[25:10]}};

assign trunc_ln708_1_fu_1225_p4 = {{mul_ln1118_1_fu_2709_p2[25:10]}};

assign trunc_ln708_2_fu_1241_p4 = {{mul_ln1118_2_fu_2716_p2[25:10]}};

assign trunc_ln708_3_fu_1257_p4 = {{mul_ln1118_3_fu_2723_p2[25:10]}};

assign trunc_ln708_4_fu_1273_p4 = {{mul_ln1118_4_fu_2730_p2[25:10]}};

assign trunc_ln708_5_fu_1289_p4 = {{mul_ln1118_5_fu_2737_p2[25:10]}};

assign trunc_ln708_6_fu_1305_p4 = {{mul_ln1118_6_fu_2744_p2[25:10]}};

assign trunc_ln708_7_fu_1321_p4 = {{mul_ln1118_7_fu_2751_p2[25:10]}};

assign trunc_ln708_8_fu_1337_p4 = {{mul_ln1118_8_fu_2758_p2[25:10]}};

assign trunc_ln708_9_fu_1353_p4 = {{mul_ln1118_9_fu_2765_p2[25:10]}};

assign trunc_ln708_s_fu_1369_p4 = {{mul_ln1118_10_fu_2772_p2[25:10]}};

assign trunc_ln_fu_1209_p4 = {{mul_ln1118_fu_2702_p2[25:10]}};

endmodule //gru_static_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
