Using part
```
(Basys3) xc7a35tcpg236-1
```
HLS synthesis
1. Initial try with clock period = 10ns
![](https://hackmd.io/_uploads/HJDa0wX3n.png)

2.
