-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom is 
    generic(
             DWIDTH     : integer := 111; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", 
    1 => "000000000000000000000000000000000000000000000000000000000000000111100001001000111100001000000000000000000000000", 
    2 => "000000010000000000000000000000000000000001100110000000000000000000000000000000011101111110000000000000000000000", 
    3 => "000000110110000000000101100010110000000000101110000000000000000000000000000011100100000000000000010100100000000", 
    4 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000", 
    5 => "000000000000000000000000000000000000000000000000000000000000000000000001011000011101110110000000000000000000000", 
    6 => "000000000000000000000000000000000000000001111100000000011111100110110000000000000000000010000000011100000000000", 
    7 => "000000000000000000001111100000000000000000000000000000011000100000000001110000000000000000000000000000000000000", 
    8 => "000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000001010000000000", 
    9 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", 
    10 => "000000000000000000001110100000000000000000101110000000000000100010000000000000000000000000000000000000000000000", 
    11 => "000000000001000000001101100000000000000000001110000000000000000000000000000000101100011010000000000000000000000", 
    12 => "000000000000000000000000000000000000000000110000000000000000000000000000000000000001110010000000011001000000000", 
    13 => "000000000111000000000000000111111000000000000000000000000000000000000000000011111000000000000000000000000000000", 
    14 => "000000001100000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000", 
    15 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", 
    16 => "000000101100000000000000000001010000000000000000000000000000000000000000000000000000010010000000011100100000000", 
    17 => "000000000000000000000000000000000000000000000110000000000000001111010000000000000000000000000000010101000000000", 
    18 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", 
    19 => "000000000000000000000100110000000000000000010010000000000000000001010000000000000000000000000000000000000000000", 
    20 => "000000000000000000000000000111011000000000000000000000000000000000000000000010111000000000000000000000000000000", 
    21 => "000000000000000000000010100000000000000000011000000000000000000101000010001011001000000000000000000000000000000", 
    22 => "000000000000000000000000000000000000000000100100000000000000000000000000000011101000000000000000010110000000000", 
    23 => "000000000111000000000000000110100000000001111010000000001011000000000000000000101000000000000000000000000000000", 
    24 => "000000111000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000", 
    25 => "000000000000000000000000010000000000000000010000000000000000000000000000000000000000101100000000000001100000000", 
    26 => "000000000000000000000000000011000000000000000000000000010111000000000000000000010000000000000000000000000000000", 
    27 => "000000111010000000001111010000000000000000000000000000000100000000000000000011101100000000000000000000000000000", 
    28 => "000000011000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000110100000000", 
    29 => "000000000000000000000010000110010000000000000010000000000111000000000000000000000000000000000000000001000000000", 
    30 => "000000000000000000000000000000000000000001111100000000000000000000000000000001011001110010000000001000000000000", 
    31 => "000000000000000000000000000000000000000001111110000000000000000000000000000000000001011010000000000000000000000", 
    32 => "000000000000011111000011010111110000000000011110000000000110100011000001100000000000000000110010000000000000000", 
    33 => "001010000100001001000000000010100000000000010010000000000000000000000111010010101100000000000000000000000000000", 
    34 => "111000000000011011000101110000000000000000000000000000001001100000000010000000111100000000000000000000000000000", 
    35 => "000000111100000000001110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000", 
    36 => "001110000000000000000000000000000000000000000000000000011000100000000000101000000000000000111010000000000000000", 
    37 => "011010010111000000000000000011100000000000011000011011000000000000000110111000000001100000110110000001100000000", 
    38 => "000000000000000000000000000000100000000000000000000000010110100000000110111010100101011100000000000000000000000", 
    39 => "000000000100001001100000000000100000000000000000000000000001000000000000000000000001011010000011000000000000000", 
    40 => "000000000000000000000000000001011000000000000000000000000100100000000000000000000000000000000000000000000000000", 
    41 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", 
    42 => "000000000000000010100000000110001000000000000000101011000000000000000000000000000000001110000000011111000000000", 
    43 => "000000000000000000000000000110010000000000000000000000000010100000000000000000011000000010000000011011000000000", 
    44 => "000000111001000001000000000101111000000000000000000000000000001101100000000001000100000000000000000000000000000", 
    45 => "000100111100011001100100000000001000000000000000000000011101101101110000000000000000101000001111000000000000000", 
    46 => "011010111110000000000000000010001000000000000000000000011110100001010000000000000000000000000000000101000000000", 
    47 => "000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000001111000000000000000", 
    48 => "000000000000000110101011110000000000000000000000000000000001001101110000000000000000000000000000000000000000000", 
    49 => "000000110000000001101110010000000000000000000000000000000000000001110000000000000000000000010011000000000000000", 
    50 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", 
    51 => "001010110110000000000000000000000000000000000000000000011010001100010000000010111100111010001111000000100000000", 
    52 => "000000111100011010000000000000000000000001010110000000000000000000000001101000000000000000000000000000000000000", 
    53 => "011000000000001000100000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000", 
    54 => "000000111010000000000000000000000000000001011000000000000000000000000001000000000000000000010010000011000000000", 
    55 => "000000001101000101000000000111101000000000011000000000000000000000000001111000000000000000110010000000000000000", 
    56 => "000000000000000000000000000000000000000001110110101111000000000010000000000000000000000000000000011101100000000", 
    57 => "000000000000000000000000000000000000000000000000000000000000000100100000000000000000100000010000000000000000000", 
    58 => "000000000100000011000000000000011000000000111100000000000000000001010101100000000000000000000000000000000000000", 
    59 => "011100000101000000000000000000000000000000000000010101010001000000000000111000000000000000000000000010100000000", 
    60 => "000000000000011001100000000000000000000001111110000000000000001111110001011000000000000000000000000000000000000", 
    61 => "000010111111000000000000000000000000000000000000110111000000000100110001100000000000100100111101000010000000000", 
    62 => "111000000000000000000011000000000000000000100100010000000000000000000000000000111101110110000000000000000000000", 
    63 => "000000000000000000000000000000000000000000000000000000000000001100100000000000000000000000110011000000000000000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V is
    generic (
        DataWidth : INTEGER := 111;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V is
    component dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom_U :  component dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


