
State Machine - |SSRAM_to_hRAM|SSRAM_to_hRAM_CU:CU|present_state
Name present_state.wait_dpd_out present_state.dummycmd_end present_state.dummycmd present_state.wait_dpd_in present_state.writeconfig present_state.CA_writeconfig_end present_state.CA_writeconfig_2 present_state.CA_writeconfig_1 present_state.writemem_DQ_end present_state.writemem_DQ present_state.writemem_DQ_init present_state.writemem_wait present_state.synch_restoring_2 present_state.synch_restoring_1 present_state.read_end present_state.read_wait_2 present_state.read_wait_1 present_state.CA_end present_state.CA2 present_state.CA1 present_state.CA_init present_state.writeconfig_CA_init present_state.writemem_init present_state.readmem_init present_state.writeconfig_init present_state.readconfig_init present_state.idle present_state.reset_wait present_state.reset_exit_begin present_state.reset_exit present_state.reset 
present_state.reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
present_state.reset_exit 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
present_state.reset_exit_begin 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
present_state.reset_wait 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
present_state.idle 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
present_state.readconfig_init 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
present_state.writeconfig_init 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
present_state.readmem_init 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
present_state.writemem_init 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
present_state.writeconfig_CA_init 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
present_state.CA_init 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
present_state.CA1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
present_state.CA2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.CA_end 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.read_wait_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.read_wait_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.read_end 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.synch_restoring_1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.synch_restoring_2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.writemem_wait 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.writemem_DQ_init 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.writemem_DQ 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.writemem_DQ_end 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.CA_writeconfig_1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.CA_writeconfig_2 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.CA_writeconfig_end 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.writeconfig 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.wait_dpd_in 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.dummycmd 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.dummycmd_end 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
present_state.wait_dpd_out 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |SSRAM_to_hRAM|SSRAM_to_hRAM_EU:EU|synchronizer:snc|synchronizer_CU:CU|present_state
Name present_state.idle_clear present_state.reception_end_2 present_state.reception_end_1 present_state.reception present_state.reception_init present_state.idle_disabled present_state.idle present_state.reset 
present_state.reset 0 0 0 0 0 0 0 0 
present_state.idle 0 0 0 0 0 0 1 1 
present_state.idle_disabled 0 0 0 0 0 1 0 1 
present_state.reception_init 0 0 0 0 1 0 0 1 
present_state.reception 0 0 0 1 0 0 0 1 
present_state.reception_end_1 0 0 1 0 0 0 0 1 
present_state.reception_end_2 0 1 0 0 0 0 0 1 
present_state.idle_clear 1 0 0 0 0 0 0 1 
