0.6
2019.1
May 24 2019
15:06:07
C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.sim/sim_1/synth/func/xsim/top_tb_func_synth.v,1632320869,verilog,,C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs/sources_1/imports/Downloads/bram_sim.v,,conv;ctrl;dp;glbl,,,,,,,,
C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs/sim_1/imports/Downloads/conv_tb.v,1626306245,verilog,,,,top_tb,,,,,,,,
C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs/sources_1/imports/Downloads/bram_sim.v,1626362322,verilog,,C:/Users/micha/Documents/Vivado_ws/DLIC_2020_hw5_conv/DLIC_2020_hw5_conv.srcs/sim_1/imports/Downloads/conv_tb.v,,bram_sim,,,,,,,,
