Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Apr 12 00:09:26 2019
| Host         : 1004-9020-1819-032 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: PRINT/clk25MHz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/clk50MHz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/hcount_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PRINT/vcount_reg[9]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: clk1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 242 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.022        0.000                      0                  117        0.104        0.000                      0                  117        4.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz           4.022        0.000                      0                  117        0.104        0.000                      0                  117        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :            0  Failing Endpoints,  Worst Slack        4.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 KEYPAD/C0/sclk_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/C0/DecodeOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.728ns (29.055%)  route 4.219ns (70.945%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.874     5.636    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X108Y37        FDRE                                         r  KEYPAD/C0/sclk_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDRE (Prop_fdre_C_Q)         0.518     6.154 r  KEYPAD/C0/sclk_reg[17]/Q
                         net (fo=6, routed)           0.971     7.126    KEYPAD/C0/sclk_reg__0[17]
    SLICE_X109Y34        LUT4 (Prop_lut4_I3_O)        0.152     7.278 f  KEYPAD/C0/Col[3]_i_10/O
                         net (fo=2, routed)           0.666     7.944    KEYPAD/C0/Col[3]_i_10_n_0
    SLICE_X109Y34        LUT6 (Prop_lut6_I0_O)        0.326     8.270 f  KEYPAD/C0/Col[2]_i_2/O
                         net (fo=3, routed)           0.723     8.993    KEYPAD/C0/Col[2]_i_2_n_0
    SLICE_X109Y35        LUT2 (Prop_lut2_I0_O)        0.124     9.117 r  KEYPAD/C0/DecodeOut[3]_i_7/O
                         net (fo=8, routed)           0.869     9.986    KEYPAD/C0/DecodeOut[3]_i_7_n_0
    SLICE_X109Y35        LUT4 (Prop_lut4_I3_O)        0.152    10.138 r  KEYPAD/C0/DecodeOut[3]_i_3/O
                         net (fo=3, routed)           0.576    10.714    KEYPAD/C0/DecodeOut[3]_i_3_n_0
    SLICE_X109Y38        LUT6 (Prop_lut6_I0_O)        0.332    11.046 r  KEYPAD/C0/DecodeOut[2]_i_2/O
                         net (fo=2, routed)           0.414    11.460    KEYPAD/C0/DecodeOut[2]_i_2_n_0
    SLICE_X109Y38        LUT6 (Prop_lut6_I1_O)        0.124    11.584 r  KEYPAD/C0/DecodeOut[2]_i_1/O
                         net (fo=1, routed)           0.000    11.584    KEYPAD/C0/DecodeOut[2]_i_1_n_0
    SLICE_X109Y38        FDRE                                         r  KEYPAD/C0/DecodeOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.694    15.177    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X109Y38        FDRE                                         r  KEYPAD/C0/DecodeOut_reg[2]/C
                         clock pessimism              0.435    15.612    
                         clock uncertainty           -0.035    15.577    
    SLICE_X109Y38        FDRE (Setup_fdre_C_D)        0.029    15.606    KEYPAD/C0/DecodeOut_reg[2]
  -------------------------------------------------------------------
                         required time                         15.606    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 KEYPAD/C0/sclk_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/C0/DecodeOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 1.728ns (29.750%)  route 4.080ns (70.250%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.874     5.636    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X108Y37        FDRE                                         r  KEYPAD/C0/sclk_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDRE (Prop_fdre_C_Q)         0.518     6.154 r  KEYPAD/C0/sclk_reg[17]/Q
                         net (fo=6, routed)           0.971     7.126    KEYPAD/C0/sclk_reg__0[17]
    SLICE_X109Y34        LUT4 (Prop_lut4_I3_O)        0.152     7.278 f  KEYPAD/C0/Col[3]_i_10/O
                         net (fo=2, routed)           0.666     7.944    KEYPAD/C0/Col[3]_i_10_n_0
    SLICE_X109Y34        LUT6 (Prop_lut6_I0_O)        0.326     8.270 f  KEYPAD/C0/Col[2]_i_2/O
                         net (fo=3, routed)           0.723     8.993    KEYPAD/C0/Col[2]_i_2_n_0
    SLICE_X109Y35        LUT2 (Prop_lut2_I0_O)        0.124     9.117 r  KEYPAD/C0/DecodeOut[3]_i_7/O
                         net (fo=8, routed)           0.869     9.986    KEYPAD/C0/DecodeOut[3]_i_7_n_0
    SLICE_X109Y35        LUT4 (Prop_lut4_I3_O)        0.152    10.138 r  KEYPAD/C0/DecodeOut[3]_i_3/O
                         net (fo=3, routed)           0.576    10.714    KEYPAD/C0/DecodeOut[3]_i_3_n_0
    SLICE_X109Y38        LUT6 (Prop_lut6_I0_O)        0.332    11.046 r  KEYPAD/C0/DecodeOut[2]_i_2/O
                         net (fo=2, routed)           0.275    11.321    KEYPAD/C0/DecodeOut[2]_i_2_n_0
    SLICE_X109Y38        LUT5 (Prop_lut5_I1_O)        0.124    11.445 r  KEYPAD/C0/DecodeOut[0]_i_1/O
                         net (fo=1, routed)           0.000    11.445    KEYPAD/C0/DecodeOut[0]_i_1_n_0
    SLICE_X109Y38        FDRE                                         r  KEYPAD/C0/DecodeOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.694    15.177    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X109Y38        FDRE                                         r  KEYPAD/C0/DecodeOut_reg[0]/C
                         clock pessimism              0.435    15.612    
                         clock uncertainty           -0.035    15.577    
    SLICE_X109Y38        FDRE (Setup_fdre_C_D)        0.031    15.608    KEYPAD/C0/DecodeOut_reg[0]
  -------------------------------------------------------------------
                         required time                         15.608    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 KEYPAD/C0/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/C0/DecodeOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.826ns (32.115%)  route 3.860ns (67.885%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.874     5.636    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X108Y37        FDRE                                         r  KEYPAD/C0/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDRE (Prop_fdre_C_Q)         0.518     6.154 r  KEYPAD/C0/sclk_reg[18]/Q
                         net (fo=4, routed)           0.951     7.105    KEYPAD/C0/sclk_reg__0[18]
    SLICE_X107Y35        LUT4 (Prop_lut4_I3_O)        0.152     7.257 r  KEYPAD/C0/Col[3]_i_12/O
                         net (fo=2, routed)           0.810     8.067    KEYPAD/C0/Col[3]_i_12_n_0
    SLICE_X109Y35        LUT4 (Prop_lut4_I1_O)        0.354     8.421 r  KEYPAD/C0/Col[3]_i_7/O
                         net (fo=4, routed)           0.677     9.099    KEYPAD/C0/Col[3]_i_7_n_0
    SLICE_X109Y35        LUT2 (Prop_lut2_I0_O)        0.326     9.425 f  KEYPAD/C0/DecodeOut[2]_i_5/O
                         net (fo=9, routed)           0.597    10.021    KEYPAD/C0/DecodeOut[2]_i_5_n_0
    SLICE_X109Y36        LUT5 (Prop_lut5_I4_O)        0.150    10.171 r  KEYPAD/C0/DecodeOut[3]_i_2/O
                         net (fo=1, routed)           0.825    10.996    KEYPAD/C0/DecodeOut[3]_i_2_n_0
    SLICE_X110Y36        LUT6 (Prop_lut6_I2_O)        0.326    11.322 r  KEYPAD/C0/DecodeOut[3]_i_1/O
                         net (fo=1, routed)           0.000    11.322    KEYPAD/C0/DecodeOut[3]_i_1_n_0
    SLICE_X110Y36        FDRE                                         r  KEYPAD/C0/DecodeOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.694    15.177    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X110Y36        FDRE                                         r  KEYPAD/C0/DecodeOut_reg[3]/C
                         clock pessimism              0.394    15.571    
                         clock uncertainty           -0.035    15.536    
    SLICE_X110Y36        FDRE (Setup_fdre_C_D)        0.029    15.565    KEYPAD/C0/DecodeOut_reg[3]
  -------------------------------------------------------------------
                         required time                         15.565    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 KEYPAD/C0/sclk_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/C0/DecodeOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 1.604ns (28.288%)  route 4.066ns (71.712%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.874     5.636    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X108Y37        FDRE                                         r  KEYPAD/C0/sclk_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDRE (Prop_fdre_C_Q)         0.518     6.154 r  KEYPAD/C0/sclk_reg[17]/Q
                         net (fo=6, routed)           0.971     7.126    KEYPAD/C0/sclk_reg__0[17]
    SLICE_X109Y34        LUT4 (Prop_lut4_I3_O)        0.152     7.278 f  KEYPAD/C0/Col[3]_i_10/O
                         net (fo=2, routed)           0.666     7.944    KEYPAD/C0/Col[3]_i_10_n_0
    SLICE_X109Y34        LUT6 (Prop_lut6_I0_O)        0.326     8.270 f  KEYPAD/C0/Col[2]_i_2/O
                         net (fo=3, routed)           0.723     8.993    KEYPAD/C0/Col[2]_i_2_n_0
    SLICE_X109Y35        LUT2 (Prop_lut2_I0_O)        0.124     9.117 r  KEYPAD/C0/DecodeOut[3]_i_7/O
                         net (fo=8, routed)           0.869     9.986    KEYPAD/C0/DecodeOut[3]_i_7_n_0
    SLICE_X109Y35        LUT4 (Prop_lut4_I3_O)        0.152    10.138 r  KEYPAD/C0/DecodeOut[3]_i_3/O
                         net (fo=3, routed)           0.837    10.975    KEYPAD/C0/DecodeOut[3]_i_3_n_0
    SLICE_X110Y37        LUT6 (Prop_lut6_I2_O)        0.332    11.307 r  KEYPAD/C0/DecodeOut[1]_i_1/O
                         net (fo=1, routed)           0.000    11.307    KEYPAD/C0/DecodeOut[1]_i_1_n_0
    SLICE_X110Y37        FDRE                                         r  KEYPAD/C0/DecodeOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.695    15.178    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X110Y37        FDRE                                         r  KEYPAD/C0/DecodeOut_reg[1]/C
                         clock pessimism              0.394    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X110Y37        FDRE (Setup_fdre_C_D)        0.031    15.568    KEYPAD/C0/DecodeOut_reg[1]
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 KEYPAD/C0/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/C0/Col_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 1.474ns (30.134%)  route 3.418ns (69.866%))
  Logic Levels:           4  (LUT3=1 LUT4=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.874     5.636    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X108Y37        FDRE                                         r  KEYPAD/C0/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDRE (Prop_fdre_C_Q)         0.518     6.154 f  KEYPAD/C0/sclk_reg[18]/Q
                         net (fo=4, routed)           0.951     7.105    KEYPAD/C0/sclk_reg__0[18]
    SLICE_X107Y35        LUT4 (Prop_lut4_I3_O)        0.152     7.257 f  KEYPAD/C0/Col[3]_i_12/O
                         net (fo=2, routed)           0.810     8.067    KEYPAD/C0/Col[3]_i_12_n_0
    SLICE_X109Y35        LUT4 (Prop_lut4_I1_O)        0.354     8.421 f  KEYPAD/C0/Col[3]_i_7/O
                         net (fo=4, routed)           0.722     9.143    KEYPAD/C0/Col[3]_i_7_n_0
    SLICE_X109Y33        LUT3 (Prop_lut3_I0_O)        0.326     9.469 r  KEYPAD/C0/Col[3]_i_3/O
                         net (fo=2, routed)           0.582    10.051    KEYPAD/C0/Col[3]_i_3_n_0
    SLICE_X109Y33        LUT4 (Prop_lut4_I0_O)        0.124    10.175 r  KEYPAD/C0/Col[3]_i_1/O
                         net (fo=4, routed)           0.353    10.528    KEYPAD/C0/Col[3]_i_1_n_0
    SLICE_X107Y34        FDRE                                         r  KEYPAD/C0/Col_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.691    15.174    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X107Y34        FDRE                                         r  KEYPAD/C0/Col_reg[0]/C
                         clock pessimism              0.435    15.609    
                         clock uncertainty           -0.035    15.574    
    SLICE_X107Y34        FDRE (Setup_fdre_C_CE)      -0.205    15.369    KEYPAD/C0/Col_reg[0]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 KEYPAD/C0/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/C0/Col_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.474ns (30.240%)  route 3.400ns (69.760%))
  Logic Levels:           4  (LUT3=1 LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 15.173 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.874     5.636    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X108Y37        FDRE                                         r  KEYPAD/C0/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDRE (Prop_fdre_C_Q)         0.518     6.154 f  KEYPAD/C0/sclk_reg[18]/Q
                         net (fo=4, routed)           0.951     7.105    KEYPAD/C0/sclk_reg__0[18]
    SLICE_X107Y35        LUT4 (Prop_lut4_I3_O)        0.152     7.257 f  KEYPAD/C0/Col[3]_i_12/O
                         net (fo=2, routed)           0.810     8.067    KEYPAD/C0/Col[3]_i_12_n_0
    SLICE_X109Y35        LUT4 (Prop_lut4_I1_O)        0.354     8.421 f  KEYPAD/C0/Col[3]_i_7/O
                         net (fo=4, routed)           0.722     9.143    KEYPAD/C0/Col[3]_i_7_n_0
    SLICE_X109Y33        LUT3 (Prop_lut3_I0_O)        0.326     9.469 r  KEYPAD/C0/Col[3]_i_3/O
                         net (fo=2, routed)           0.582    10.051    KEYPAD/C0/Col[3]_i_3_n_0
    SLICE_X109Y33        LUT4 (Prop_lut4_I0_O)        0.124    10.175 r  KEYPAD/C0/Col[3]_i_1/O
                         net (fo=4, routed)           0.336    10.511    KEYPAD/C0/Col[3]_i_1_n_0
    SLICE_X107Y33        FDRE                                         r  KEYPAD/C0/Col_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.690    15.173    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X107Y33        FDRE                                         r  KEYPAD/C0/Col_reg[1]/C
                         clock pessimism              0.435    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X107Y33        FDRE (Setup_fdre_C_CE)      -0.205    15.368    KEYPAD/C0/Col_reg[1]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 KEYPAD/C0/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/C0/Col_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.474ns (30.240%)  route 3.400ns (69.760%))
  Logic Levels:           4  (LUT3=1 LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 15.173 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.874     5.636    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X108Y37        FDRE                                         r  KEYPAD/C0/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDRE (Prop_fdre_C_Q)         0.518     6.154 f  KEYPAD/C0/sclk_reg[18]/Q
                         net (fo=4, routed)           0.951     7.105    KEYPAD/C0/sclk_reg__0[18]
    SLICE_X107Y35        LUT4 (Prop_lut4_I3_O)        0.152     7.257 f  KEYPAD/C0/Col[3]_i_12/O
                         net (fo=2, routed)           0.810     8.067    KEYPAD/C0/Col[3]_i_12_n_0
    SLICE_X109Y35        LUT4 (Prop_lut4_I1_O)        0.354     8.421 f  KEYPAD/C0/Col[3]_i_7/O
                         net (fo=4, routed)           0.722     9.143    KEYPAD/C0/Col[3]_i_7_n_0
    SLICE_X109Y33        LUT3 (Prop_lut3_I0_O)        0.326     9.469 r  KEYPAD/C0/Col[3]_i_3/O
                         net (fo=2, routed)           0.582    10.051    KEYPAD/C0/Col[3]_i_3_n_0
    SLICE_X109Y33        LUT4 (Prop_lut4_I0_O)        0.124    10.175 r  KEYPAD/C0/Col[3]_i_1/O
                         net (fo=4, routed)           0.336    10.511    KEYPAD/C0/Col[3]_i_1_n_0
    SLICE_X107Y33        FDRE                                         r  KEYPAD/C0/Col_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.690    15.173    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X107Y33        FDRE                                         r  KEYPAD/C0/Col_reg[2]/C
                         clock pessimism              0.435    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X107Y33        FDRE (Setup_fdre_C_CE)      -0.205    15.368    KEYPAD/C0/Col_reg[2]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 KEYPAD/C0/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/C0/Col_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 1.474ns (30.240%)  route 3.400ns (69.760%))
  Logic Levels:           4  (LUT3=1 LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 15.173 - 10.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.874     5.636    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X108Y37        FDRE                                         r  KEYPAD/C0/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDRE (Prop_fdre_C_Q)         0.518     6.154 f  KEYPAD/C0/sclk_reg[18]/Q
                         net (fo=4, routed)           0.951     7.105    KEYPAD/C0/sclk_reg__0[18]
    SLICE_X107Y35        LUT4 (Prop_lut4_I3_O)        0.152     7.257 f  KEYPAD/C0/Col[3]_i_12/O
                         net (fo=2, routed)           0.810     8.067    KEYPAD/C0/Col[3]_i_12_n_0
    SLICE_X109Y35        LUT4 (Prop_lut4_I1_O)        0.354     8.421 f  KEYPAD/C0/Col[3]_i_7/O
                         net (fo=4, routed)           0.722     9.143    KEYPAD/C0/Col[3]_i_7_n_0
    SLICE_X109Y33        LUT3 (Prop_lut3_I0_O)        0.326     9.469 r  KEYPAD/C0/Col[3]_i_3/O
                         net (fo=2, routed)           0.582    10.051    KEYPAD/C0/Col[3]_i_3_n_0
    SLICE_X109Y33        LUT4 (Prop_lut4_I0_O)        0.124    10.175 r  KEYPAD/C0/Col[3]_i_1/O
                         net (fo=4, routed)           0.336    10.511    KEYPAD/C0/Col[3]_i_1_n_0
    SLICE_X107Y33        FDRE                                         r  KEYPAD/C0/Col_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.690    15.173    KEYPAD/C0/clk100MHz_IBUF_BUFG
    SLICE_X107Y33        FDRE                                         r  KEYPAD/C0/Col_reg[3]/C
                         clock pessimism              0.435    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X107Y33        FDRE (Setup_fdre_C_CE)      -0.205    15.368    KEYPAD/C0/Col_reg[3]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.056ns (23.188%)  route 3.498ns (76.812%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.664     5.426    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.828     6.710    counter_reg_n_0_[4]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.834 f  counter[31]_i_11/O
                         net (fo=1, routed)           0.585     7.419    counter[31]_i_11_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.569 f  counter[31]_i_4/O
                         net (fo=2, routed)           0.954     8.523    counter[31]_i_4_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.849 r  counter[31]_i_1/O
                         net (fo=31, routed)          1.131     9.980    clk1Hz
    SLICE_X49Y49         FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.491    14.974    clk100MHz_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X49Y49         FDRE (Setup_fdre_C_R)       -0.429    14.938    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.056ns (23.188%)  route 3.498ns (76.812%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.664     5.426    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.828     6.710    counter_reg_n_0_[4]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.834 f  counter[31]_i_11/O
                         net (fo=1, routed)           0.585     7.419    counter[31]_i_11_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I4_O)        0.150     7.569 f  counter[31]_i_4/O
                         net (fo=2, routed)           0.954     8.523    counter[31]_i_4_n_0
    SLICE_X48Y46         LUT4 (Prop_lut4_I1_O)        0.326     8.849 r  counter[31]_i_1/O
                         net (fo=31, routed)          1.131     9.980    clk1Hz
    SLICE_X49Y49         FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.491    14.974    clk100MHz_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X49Y49         FDRE (Setup_fdre_C_R)       -0.429    14.938    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  4.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.560     1.507    clk100MHz_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.768    counter_reg_n_0_[28]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.929    counter_reg[28]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  counter_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.983    data0[29]
    SLICE_X49Y50         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  counter_reg[29]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.560     1.507    clk100MHz_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.768    counter_reg_n_0_[28]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.929    counter_reg[28]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.994 r  counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.994    data0[31]
    SLICE_X49Y50         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  counter_reg[31]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.560     1.507    clk100MHz_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.768    counter_reg_n_0_[28]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.929    counter_reg[28]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.019 r  counter_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.019    data0[30]
    SLICE_X49Y50         FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  counter_reg[30]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 PRINT/clk50MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRINT/clk50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.637     1.584    PRINT/clk100MHz_IBUF_BUFG
    SLICE_X107Y38        FDRE                                         r  PRINT/clk50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y38        FDRE (Prop_fdre_C_Q)         0.141     1.725 f  PRINT/clk50MHz_reg/Q
                         net (fo=2, routed)           0.117     1.842    PRINT/clk50MHz
    SLICE_X107Y38        LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  PRINT/clk50MHz_i_1/O
                         net (fo=1, routed)           0.000     1.887    PRINT/clk50MHz_i_1_n_0
    SLICE_X107Y38        FDRE                                         r  PRINT/clk50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.908     2.102    PRINT/clk100MHz_IBUF_BUFG
    SLICE_X107Y38        FDRE                                         r  PRINT/clk50MHz_reg/C
                         clock pessimism             -0.518     1.584    
    SLICE_X107Y38        FDRE (Hold_fdre_C_D)         0.091     1.675    PRINT/clk50MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.559     1.506    clk100MHz_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.767    counter_reg_n_0_[12]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    data0[12]
    SLICE_X49Y45         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.105     1.611    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.559     1.506    clk100MHz_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.767    counter_reg_n_0_[16]
    SLICE_X49Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    data0[16]
    SLICE_X49Y46         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.105     1.611    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.559     1.506    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.767    counter_reg_n_0_[4]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    data0[4]
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.105     1.611    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.559     1.506    clk100MHz_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.767    counter_reg_n_0_[8]
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    data0[8]
    SLICE_X49Y44         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.827     2.021    clk100MHz_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.105     1.611    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.560     1.507    clk100MHz_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.768    counter_reg_n_0_[20]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    data0[20]
    SLICE_X49Y47         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.828     2.022    clk100MHz_IBUF_BUFG
    SLICE_X49Y47         FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.105     1.612    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.560     1.507    clk100MHz_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.768    counter_reg_n_0_[24]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    data0[24]
    SLICE_X49Y48         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.828     2.022    clk100MHz_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.105     1.612    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y33  KEYPAD/C0/sclk_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y33  KEYPAD/C0/sclk_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y34  KEYPAD/C0/sclk_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y34  KEYPAD/C0/sclk_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y34  KEYPAD/C0/sclk_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y34  KEYPAD/C0/sclk_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y35  KEYPAD/C0/sclk_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y35  KEYPAD/C0/sclk_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46   clk1Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   clk1Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y43   counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y43   counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y33  KEYPAD/C0/sclk_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y33  KEYPAD/C0/sclk_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y33  KEYPAD/C0/Col_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y33  KEYPAD/C0/Col_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y33  KEYPAD/C0/Col_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y47   counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y48   counter_reg[21]/C



