; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_mul_transpose_4(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %10 = shl i32 %9, 4, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 1, !dbg !12
  %13 = and i32 %12, 14, !dbg !12
  %14 = lshr i32 %11, 4, !dbg !12
  %15 = and i32 %14, 7, !dbg !12
  %16 = or disjoint i32 %10, %13, !dbg !13
  %17 = or disjoint i32 %10, %15, !dbg !13
  %18 = or disjoint i32 %17, 8, !dbg !13
  %19 = icmp slt i32 %16, 16, !dbg !14
  %20 = icmp slt i32 %17, 16, !dbg !14
  %21 = icmp slt i32 %18, 16, !dbg !14
  %22 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %23 = shl i32 %22, 4, !dbg !16
  %24 = lshr i32 %11, 3, !dbg !17
  %25 = and i32 %24, 15, !dbg !17
  %26 = and i32 %11, 15, !dbg !17
  %27 = or disjoint i32 %23, %25, !dbg !18
  %28 = or disjoint i32 %23, %26, !dbg !18
  %29 = icmp slt i32 %27, 17, !dbg !19
  %30 = icmp slt i32 %28, 17, !dbg !19
  %31 = srem i32 %16, 4, !dbg !20
  %32 = shl i32 %27, 4, !dbg !21
  %33 = add i32 %32, %16, !dbg !22
  %34 = sext i32 %33 to i64, !dbg !23
  %35 = getelementptr float, ptr addrspace(1) %0, i64 %34, !dbg !23
  %36 = and i1 %19, %29, !dbg !24
  %37 = and i1 %20, %30, !dbg !24
  %38 = and i1 %21, %30, !dbg !24
  %39 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %35, i1 %36) #2, !dbg !25
  %40 = extractvalue { i32, i32 } %39, 0, !dbg !25
  %41 = extractvalue { i32, i32 } %39, 1, !dbg !25
  %42 = bitcast i32 %40 to float, !dbg !25
  %43 = bitcast i32 %41 to float, !dbg !25
  %44 = icmp slt i32 %31, 0, !dbg !26
  %45 = sext i32 %31 to i64, !dbg !27
  %46 = getelementptr float, ptr addrspace(1) %1, i64 %45, !dbg !27
  %47 = getelementptr i8, ptr addrspace(1) %46, i64 16, !dbg !27
  %48 = and i1 %44, %29, !dbg !28
  %49 = and i1 %19, %48, !dbg !29
  %50 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %47, i1 %49, i32 0, i1 %49, i32 0, i1 %49) #2, !dbg !30
  %51 = extractvalue { i32, i32 } %50, 0, !dbg !30
  %52 = extractvalue { i32, i32 } %50, 1, !dbg !30
  %53 = icmp ult i32 %31, -4, !dbg !31
  %54 = getelementptr float, ptr addrspace(1) %2, i64 %45, !dbg !32
  %55 = and i1 %53, %29, !dbg !33
  %56 = and i1 %19, %55, !dbg !34
  %57 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %54, i1 %56, i32 0, i1 %56, i32 0, i1 %56) #2, !dbg !35
  %58 = extractvalue { i32, i32 } %57, 0, !dbg !35
  %59 = extractvalue { i32, i32 } %57, 1, !dbg !35
  %60 = getelementptr float, ptr addrspace(1) %3, i64 %45, !dbg !36
  %61 = getelementptr i8, ptr addrspace(1) %60, i64 -16, !dbg !36
  %62 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %61, i1 false, i32 0, i1 false, i32 0, i1 false) #2, !dbg !37
  %.v5 = select i1 %44, i32 %51, i32 %58, !dbg !38
  %63 = bitcast i32 %.v5 to float, !dbg !38
  %.v = select i1 %44, i32 %52, i32 %59, !dbg !38
  %64 = bitcast i32 %.v to float, !dbg !38
  %65 = fadd float %42, %63, !dbg !39
  %66 = fadd float %43, %64, !dbg !39
  %67 = mul i32 %17, 17, !dbg !40
  %68 = mul i32 %18, 17, !dbg !40
  %69 = add i32 %28, %67, !dbg !41
  %70 = add i32 %28, %68, !dbg !41
  %71 = sext i32 %69 to i64, !dbg !42
  %72 = getelementptr float, ptr addrspace(1) %4, i64 %71, !dbg !42
  %73 = sext i32 %70 to i64, !dbg !42
  %74 = getelementptr float, ptr addrspace(1) %4, i64 %73, !dbg !42
  %75 = shl i32 %11, 5, !dbg !43
  %76 = and i32 %75, 224, !dbg !43
  %77 = or disjoint i32 %76, %25, !dbg !43
  %78 = and i32 %11, 127, !dbg !43
  %79 = lshr exact i32 %76, 2, !dbg !43
  %80 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %79, !dbg !43
  %81 = getelementptr float, ptr addrspace(3) %80, i32 %77, !dbg !43
  %82 = bitcast float %65 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %81, <1 x i32> %82, i1 true) #2, !dbg !43
  %83 = or disjoint i32 %77, 16, !dbg !43
  %84 = lshr i32 %83, 4, !dbg !43
  %85 = getelementptr float, ptr addrspace(3) @global_smem, i32 %84, !dbg !43
  %86 = getelementptr float, ptr addrspace(3) %85, i32 %83, !dbg !43
  %87 = bitcast float %66 to <1 x i32>, !dbg !43
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %86, <1 x i32> %87, i1 true) #2, !dbg !43
  tail call void @llvm.nvvm.barrier0(), !dbg !43
  %88 = lshr i32 %78, 4, !dbg !43
  %89 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %88, !dbg !43
  %90 = getelementptr inbounds float, ptr addrspace(3) %89, i32 %78, !dbg !43
  %91 = load i32, ptr addrspace(3) %90, align 4, !dbg !43
  %92 = or disjoint i32 %78, 128, !dbg !43
  %93 = lshr i32 %92, 4, !dbg !43
  %94 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %93, !dbg !43
  %95 = getelementptr inbounds float, ptr addrspace(3) %94, i32 %92, !dbg !43
  %96 = load i32, ptr addrspace(3) %95, align 4, !dbg !43
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %91, ptr addrspace(1) %72, i1 %37) #2, !dbg !43
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %96, ptr addrspace(1) %74, i1 %38) #2, !dbg !43
  %97 = getelementptr float, ptr addrspace(1) %5, i64 %34, !dbg !44
  %98 = bitcast float %65 to i32, !dbg !45
  %99 = bitcast float %66 to i32, !dbg !45
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %98, i32 %99, ptr addrspace(1) %97, i1 %36) #2, !dbg !45
  ret void, !dbg !46
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cks54cmlxkznbthmlpkc65dsl2ffuypvqd3acesfilusgvnlnoav.py", directory: "inductor_cache/ks")
!4 = !{ptr @triton_poi_fused_mul_transpose_4, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_mul_transpose_4, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_mul_transpose_4", linkageName: "triton_poi_fused_mul_transpose_4", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 31, column: 38, scope: !7)
!22 = !DILocation(line: 31, column: 35, scope: !7)
!23 = !DILocation(line: 31, column: 30, scope: !7)
!24 = !DILocation(line: 31, column: 51, scope: !7)
!25 = !DILocation(line: 31, column: 43, scope: !7)
!26 = !DILocation(line: 36, column: 18, scope: !7)
!27 = !DILocation(line: 37, column: 30, scope: !7)
!28 = !DILocation(line: 37, column: 81, scope: !7)
!29 = !DILocation(line: 37, column: 89, scope: !7)
!30 = !DILocation(line: 37, column: 74, scope: !7)
!31 = !DILocation(line: 38, column: 19, scope: !7)
!32 = !DILocation(line: 42, column: 31, scope: !7)
!33 = !DILocation(line: 42, column: 79, scope: !7)
!34 = !DILocation(line: 42, column: 87, scope: !7)
!35 = !DILocation(line: 42, column: 71, scope: !7)
!36 = !DILocation(line: 46, column: 31, scope: !7)
!37 = !DILocation(line: 46, column: 78, scope: !7)
!38 = !DILocation(line: 48, column: 33, scope: !7)
!39 = !DILocation(line: 49, column: 19, scope: !7)
!40 = !DILocation(line: 52, column: 33, scope: !7)
!41 = !DILocation(line: 52, column: 30, scope: !7)
!42 = !DILocation(line: 52, column: 25, scope: !7)
!43 = !DILocation(line: 52, column: 45, scope: !7)
!44 = !DILocation(line: 53, column: 25, scope: !7)
!45 = !DILocation(line: 53, column: 45, scope: !7)
!46 = !DILocation(line: 53, column: 4, scope: !7)
