
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -352.59

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -22.55

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.55

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.57   17.97   36.03   36.03 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.97    0.02   36.04 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.63    8.86    7.30   43.34 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.86    0.01   43.35 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.35   data arrival time
-----------------------------------------------------------------------------
                                 34.96   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.81   29.93   42.87   42.87 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.93    0.08   42.95 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.75   76.48   69.00  111.95 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.48    0.08  112.03 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.08   18.84   42.35  154.38 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.84    0.03  154.41 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.83   21.83  176.24 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.83    0.01  176.25 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.71   11.41   20.04  196.29 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.42    0.17  196.46 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.57   16.32   20.34  216.80 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.32    0.06  216.86 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.27   11.83   24.68  241.53 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.83    0.05  241.58 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.08    9.96   28.94  270.53 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.97    0.02  270.55 ^ resp_msg[13] (out)
                                270.55   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.55   data arrival time
-----------------------------------------------------------------------------
                                -22.55   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.81   29.93   42.87   42.87 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.93    0.08   42.95 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.75   76.48   69.00  111.95 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.48    0.08  112.03 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.08   18.84   42.35  154.38 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.84    0.03  154.41 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.83   21.83  176.24 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.83    0.01  176.25 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.71   11.41   20.04  196.29 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.42    0.17  196.46 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.57   16.32   20.34  216.80 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.32    0.06  216.86 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.27   11.83   24.68  241.53 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.83    0.05  241.58 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.08    9.96   28.94  270.53 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.97    0.02  270.55 ^ resp_msg[13] (out)
                                270.55   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.55   data arrival time
-----------------------------------------------------------------------------
                                -22.55   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
228.32078552246094

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7135

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.520418167114258

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8038

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.56   42.56 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.99  109.55 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.76  147.31 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.79  165.10 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.44  185.54 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.27  205.81 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.50  223.31 v _370_/Y (AND3x1_ASAP7_75t_R)
  28.03  251.33 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.39  277.73 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.74  288.47 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.88  314.35 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.03  314.38 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         314.38   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.98  299.02   library setup time
         299.02   data required time
---------------------------------------------------------
         299.02   data required time
        -314.38   data arrival time
---------------------------------------------------------
         -15.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.03   36.03 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.32   43.34 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.35 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.35   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.35   data arrival time
---------------------------------------------------------
          34.96   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
270.5487

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-22.5487

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.334433

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.35e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.61e-04 100.0%
                          68.0%      32.0%       0.0%
