// Seed: 1511545361
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9 = id_4 == 1;
  assign id_2 = 1;
  module_0(
      id_1, id_9, id_1, id_9, id_6, id_6, id_7
  );
endmodule
