{
  "design": {
    "design_info": {
      "boundary_crc": "0x94F9928CC43E17AD",
      "device": "xc7a100tfgg484-2",
      "name": "msys",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2.1",
      "validated": "true"
    },
    "design_tree": {
      "SC0712_0": "",
      "axi_ethernetlite_0": "",
      "axi_iic_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "m00_couplers": {}
      },
      "axi_quad_spi_0": "",
      "axi_timer_0": "",
      "axi_UART0_uartlite_0": "",
      "labtools_fmeter_0": "",
      "mdm_1": "",
      "microblaze_0": "",
      "microblaze_0_axi_intc": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {
          "auto_cc": ""
        },
        "m04_couplers": {},
        "m05_couplers": {
          "auto_cc": ""
        },
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {}
      },
      "microblaze_0_local_memory": {
        "dlmb_bram_if_cntlr": "",
        "dlmb_v10": "",
        "ilmb_bram_if_cntlr": "",
        "ilmb_v10": "",
        "lmb_bram": ""
      },
      "microblaze_0_xlconcat": "",
      "microblaze_mcs_0": "",
      "mig_7series_0": "",
      "mii_to_rmii_0": "",
      "mii_y_adapater_0": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_eth": "",
      "rst_mig_7series_0_100M": "",
      "rst_mig_7series_0_50M": "",
      "util_ds_buf_0": "",
      "util_ds_buf_1": "",
      "util_ds_buf_2": "",
      "vio_0": "",
      "xlconcat_0": "",
      "axi_UART0_gpio_0": "",
      "UART0_xlconcat_1": "",
      "UART0_xlslice_0": "",
      "UART0_xlslice_1": "",
      "UART0_xlslice_2": "",
      "UART0_xlslice_3": "",
      "rst_mig_7series_0_12M": "",
      "BOARD_clk_wiz_0": "",
      "ETH0_selectio_wiz_0": "",
      "ETH0_util_reduced_logic_0": "",
      "ETH0_xlconcat_0": "",
      "ETH0_xlslice_0to1_0": "",
      "ETH0_xlslice_2to2_0": "",
      "axi_BOARD_iic_0": "",
      "RGB_red_compare_0": "",
      "RGB_green_compare_0": "",
      "RGB_blue_compare_0": "",
      "LCD_BL_compare_0": "",
      "RGB_red_xlslice_0": "",
      "RGB_green_xlslice_0": "",
      "RGB_blue_xlslice_0": "",
      "LCD_BL_xlslice_0": "",
      "PWM_counter_binary_0": "",
      "PWM_ctr_xlslice_0": "",
      "axi_PWM_gpio_0": "",
      "PWM_gpio_xlslice_31to24_0": "",
      "PWM_gpio_xlslice_21to16_0": "",
      "PWM_gpio_xlslice_15to8_0": "",
      "PWM_gpio_xlslice_7to0_0": "",
      "PWM_GPIO_xlslice_1": "",
      "PWM_GPIO2_xlconcat_0": "",
      "PWM_GPIO2_xlconstant_0": "",
      "ROTENC_counter_32bit_0": "",
      "axi_ROTENC_gpio_0": "",
      "axi_ONEWIRE_gpio_0": "",
      "TRX_axi_quad_spi_0": "",
      "axi_TRX_gpio_0": "",
      "TRX_xlslice_0to0_0": "",
      "TRX_xlslice_1to1_0": "",
      "TRX_PLL_clk_wiz_0": "",
      "TRX_PLL_util_ds_buf_0": "",
      "TRX_rx_selectio_wiz_0": "",
      "xlconstant_0b00": "",
      "xlconstant_0x0000": ""
    },
    "interface_ports": {
      "CLK0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "DDR3_SDRAM": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "ETH0_MDIO_MDC": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "RMII_PHY_M_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:rmii_rtl:1.0"
      },
      "UART0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "mgt_clk0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "qspi_flash": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "BOARD_IIC": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "onewire_EUI48": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "TRX_spi": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "TRX_rx_clk_64MHz": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "64000000"
          }
        }
      },
      "TRX_tx_clk": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "64000000"
          }
        }
      }
    },
    "ports": {
      "CLK1B": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "msys_CLK1B",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "PLL_I2C_ext_scl_o": {
        "direction": "O"
      },
      "PLL_I2C_ext_sda": {
        "direction": "IO"
      },
      "phy_rst_n": {
        "direction": "O"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "UART0EXT_RTSn": {
        "direction": "I"
      },
      "UART0EXT_DTRn": {
        "direction": "I"
      },
      "UART0EXT_CTSn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "UART0EXT_DSRn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "UART0EXT_DCDn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "UART0EXT_RIn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "UART0_rst_n": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "UART0_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/BOARD_clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "DDR3_init_calib_complete": {
        "direction": "O"
      },
      "ETH0_DA_Y": {
        "direction": "O"
      },
      "ETH0_DA_G": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ETH0_LINK_LED": {
        "direction": "I"
      },
      "LED_RGB_red": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_RGB_green": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_RGB_blue": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LCD_BL": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LCD_rstn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "rotenc_decoder_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "msys_mig_7series_0_0_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "rotenc_decoder_reset": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "rotenc_dec_cnt_up_dwn": {
        "direction": "I"
      },
      "rotenc_dec_cnt_en": {
        "direction": "I"
      },
      "BOARD_ROTENC_PUSH": {
        "direction": "I"
      },
      "PLL_int": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "TRX_int": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "TRX_reset": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "TRX_rfx_mode": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "TRX_clk_26MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "msys_TRX_CLK_26MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "26000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "FPGA_IO": {
        "direction": "I"
      },
      "ULI_SYSTEM_XIO": {
        "direction": "I"
      },
      "TRX_PLL_clk_25MHz_P": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/TRX_PLL_clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "25000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "TRX_PLL_clk_25MHz_N": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/TRX_PLL_clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "25000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "TRX_rx_data_p": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "TRX_rx_data_n": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "TRX_tx_data_p": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "TRX_tx_data_n": {
        "direction": "O",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "SC0712_0": {
        "vlnv": "trenz.biz:user:SC0712:1.0",
        "xci_name": "msys_SC0712_0_0"
      },
      "axi_ethernetlite_0": {
        "vlnv": "xilinx.com:ip:axi_ethernetlite:3.0",
        "xci_name": "msys_axi_ethernetlite_0_0",
        "parameters": {
          "MDIO_BOARD_INTERFACE": {
            "value": "ETH0_MDIO_MDC"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "msys_axi_iic_0_0"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "msys_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "msys_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "msys_axi_quad_spi_0_0",
        "parameters": {
          "QSPI_BOARD_INTERFACE": {
            "value": "qspi_flash"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_timer_0": {
        "vlnv": "xilinx.com:ip:axi_timer:2.0",
        "xci_name": "msys_axi_timer_0_0"
      },
      "axi_UART0_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "msys_axi_uartlite_0_0",
        "parameters": {
          "UARTLITE_BOARD_INTERFACE": {
            "value": "UART0"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "labtools_fmeter_0": {
        "vlnv": "trenz.biz:user:labtools_fmeter:1.0",
        "xci_name": "msys_labtools_fmeter_0_0",
        "parameters": {
          "C_CHANNELS": {
            "value": "5"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "msys_mdm_1_0"
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "msys_microblaze_0_0",
        "parameters": {
          "C_ADDR_TAG_BITS": {
            "value": "15"
          },
          "C_CACHE_BYTE_SIZE": {
            "value": "32768"
          },
          "C_DCACHE_ADDR_TAG": {
            "value": "15"
          },
          "C_DCACHE_BYTE_SIZE": {
            "value": "32768"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_ICACHE_LINE_LEN": {
            "value": "4"
          },
          "C_ICACHE_STREAMS": {
            "value": "0"
          },
          "C_ICACHE_VICTIMS": {
            "value": "0"
          },
          "C_ILL_OPCODE_EXCEPTION": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_MMU_ZONES": {
            "value": "2"
          },
          "C_M_AXI_D_BUS_EXCEPTION": {
            "value": "1"
          },
          "C_M_AXI_I_BUS_EXCEPTION": {
            "value": "1"
          },
          "C_OPCODE_0x0_ILLEGAL": {
            "value": "1"
          },
          "C_PVR": {
            "value": "0"
          },
          "C_UNALIGNED_EXCEPTIONS": {
            "value": "1"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_DCACHE": {
            "value": "1"
          },
          "C_USE_DIV": {
            "value": "0"
          },
          "C_USE_HW_MUL": {
            "value": "1"
          },
          "C_USE_ICACHE": {
            "value": "1"
          },
          "C_USE_MMU": {
            "value": "3"
          },
          "C_USE_MSR_INSTR": {
            "value": "1"
          },
          "C_USE_PCMP_INSTR": {
            "value": "1"
          },
          "G_TEMPLATE_LIST": {
            "value": "5"
          },
          "G_USE_EXCEPTIONS": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > msys microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "msys_microblaze_0_axi_intc_0",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "msys_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "13"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "msys_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "13"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "msys_auto_cc_0"
              }
            },
            "interface_nets": {
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "msys_auto_cc_1"
              }
            },
            "interface_nets": {
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m12_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m09_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "m10_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "m11_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "msys_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > msys microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "msys_dlmb_v10_0"
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "msys_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "msys_ilmb_v10_0"
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "msys_lmb_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/SLMB",
              "dlmb_v10/LMB_Sl_0"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/SLMB",
              "ilmb_v10/LMB_Sl_0"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "dlmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk"
            ]
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "msys_microblaze_0_xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "12"
          }
        }
      },
      "microblaze_mcs_0": {
        "vlnv": "xilinx.com:ip:microblaze_mcs:3.0",
        "xci_name": "msys_microblaze_mcs_0_0",
        "parameters": {
          "MEMSIZE": {
            "value": "20480"
          },
          "USE_GPI1": {
            "value": "1"
          },
          "USE_GPO1": {
            "value": "1"
          }
        },
        "interface_ports": {
          "GPIO1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
            "parameters": {
              "C_GPI1_INTERRUPT": {
                "value": "0"
              },
              "C_GPI1_SIZE": {
                "value": "32"
              },
              "C_GPO1_INIT": {
                "value": "0x00000000"
              },
              "C_GPO1_SIZE": {
                "value": "32"
              },
              "C_USE_GPI1": {
                "value": "1"
              },
              "C_USE_GPO1": {
                "value": "1"
              }
            }
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "msys_mig_7series_0_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "DDR3_SDRAM"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_b.prj"
          }
        }
      },
      "mii_to_rmii_0": {
        "vlnv": "xilinx.com:ip:mii_to_rmii:2.0",
        "xci_name": "msys_mii_to_rmii_0_0",
        "parameters": {
          "RMII_BOARD_INTERFACE": {
            "value": "ETH0_RMII"
          }
        }
      },
      "mii_y_adapater_0": {
        "vlnv": "trenz.biz:user:mii_y_adapater:1.0",
        "xci_name": "msys_mii_y_adapater_0_0"
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "msys_proc_sys_reset_0_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_eth": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "msys_proc_sys_reset_eth_0"
      },
      "rst_mig_7series_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "msys_rst_mig_7series_0_100M_0"
      },
      "rst_mig_7series_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "msys_rst_mig_7series_0_50M_0"
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "msys_util_ds_buf_0_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "BUFG"
          }
        }
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "msys_util_ds_buf_1_0",
        "parameters": {
          "DIFF_CLK_IN_BOARD_INTERFACE": {
            "value": "mgt_clk0"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "util_ds_buf_2": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "msys_util_ds_buf_2_0"
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "msys_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "12"
          },
          "C_NUM_PROBE_OUT": {
            "value": "0"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "msys_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "5"
          }
        }
      },
      "axi_UART0_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "msys_axi_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_DOUT_DEFAULT": {
            "value": "0x0000000f"
          },
          "C_GPIO2_WIDTH": {
            "value": "2"
          },
          "C_GPIO_WIDTH": {
            "value": "4"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "UART0_xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "msys_xlconcat_1_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "UART0_xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_xlslice_0_0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "UART0_xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_uart0_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "UART0_xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_uart0_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "UART0_xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_uart0_xlslice_1_1",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "rst_mig_7series_0_12M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "msys_rst_mig_7series_0_50M_1"
      },
      "BOARD_clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "msys_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "345.775"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "293.793"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12.000"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "137.681"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "105.461"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "26.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "49.875"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "83.125"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "ETH0_selectio_wiz_0": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "msys_selectio_wiz_0_0",
        "parameters": {
          "BUS_IO_STD": {
            "value": "LVCMOS33"
          },
          "CLK_FWD_IO_STD": {
            "value": "LVCMOS33"
          },
          "SELIO_CLK_BUF": {
            "value": "MMCM"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVCMOS33"
          },
          "SERIALIZATION_FACTOR": {
            "value": "4"
          },
          "SYSTEM_DATA_WIDTH": {
            "value": "3"
          }
        }
      },
      "ETH0_util_reduced_logic_0": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "msys_util_reduced_logic_0_1",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "ETH0_xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "msys_xlconcat_1_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "ETH0_xlslice_0to1_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "2"
          }
        }
      },
      "ETH0_xlslice_2to2_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_ETH0_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_BOARD_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "msys_axi_iic_1_0"
      },
      "RGB_red_compare_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "msys_c_addsub_0_0",
        "parameters": {
          "A_Type": {
            "value": "Signed"
          },
          "A_Width": {
            "value": "8"
          },
          "Add_Mode": {
            "value": "Subtract"
          },
          "B_Type": {
            "value": "Signed"
          },
          "B_Value": {
            "value": "00000000"
          },
          "B_Width": {
            "value": "8"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "9"
          }
        }
      },
      "RGB_green_compare_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "msys_RGB_red_c_addsub_0_0",
        "parameters": {
          "A_Type": {
            "value": "Signed"
          },
          "A_Width": {
            "value": "8"
          },
          "Add_Mode": {
            "value": "Subtract"
          },
          "B_Type": {
            "value": "Signed"
          },
          "B_Value": {
            "value": "00000000"
          },
          "B_Width": {
            "value": "8"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "9"
          }
        }
      },
      "RGB_blue_compare_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "msys_RGB_green_c_addsub_0_0",
        "parameters": {
          "A_Type": {
            "value": "Signed"
          },
          "A_Width": {
            "value": "8"
          },
          "Add_Mode": {
            "value": "Subtract"
          },
          "B_Type": {
            "value": "Signed"
          },
          "B_Value": {
            "value": "00000000"
          },
          "B_Width": {
            "value": "8"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "9"
          }
        }
      },
      "LCD_BL_compare_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "msys_RGB_blue_compare_0_0",
        "parameters": {
          "A_Type": {
            "value": "Signed"
          },
          "A_Width": {
            "value": "8"
          },
          "Add_Mode": {
            "value": "Subtract"
          },
          "B_Type": {
            "value": "Signed"
          },
          "B_Value": {
            "value": "00000000"
          },
          "B_Width": {
            "value": "8"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "9"
          }
        }
      },
      "RGB_red_xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "8"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "RGB_green_xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_RGB_red_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "8"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "RGB_blue_xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_RGB_red_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "8"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "LCD_BL_xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_RGB_red_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "8"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "9"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "PWM_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "msys_c_counter_binary_0_0",
        "parameters": {
          "Implementation": {
            "value": "DSP48"
          },
          "Output_Width": {
            "value": "21"
          }
        }
      },
      "PWM_ctr_xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_LCD_BL_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "20"
          },
          "DIN_TO": {
            "value": "13"
          },
          "DIN_WIDTH": {
            "value": "21"
          },
          "DOUT_WIDTH": {
            "value": "8"
          }
        }
      },
      "axi_PWM_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "msys_axi_uart0_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_INPUTS_2": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "0"
          },
          "C_DOUT_DEFAULT": {
            "value": "0x00000000"
          },
          "C_GPIO2_WIDTH": {
            "value": "32"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          },
          "C_TRI_DEFAULT_2": {
            "value": "0x0000FFFF"
          }
        }
      },
      "PWM_gpio_xlslice_31to24_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_PWM_ctr_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "24"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "8"
          }
        }
      },
      "PWM_gpio_xlslice_21to16_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_PWM_gpio_xlslice_3_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "24"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "8"
          }
        }
      },
      "PWM_gpio_xlslice_15to8_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_PWM_gpio_xlslice_3_1",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "24"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "8"
          }
        }
      },
      "PWM_gpio_xlslice_7to0_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_PWM_gpio_xlslice_3_2",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "8"
          }
        }
      },
      "PWM_GPIO_xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_RGB_red_xlslice_0_3",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "PWM_GPIO2_xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "msys_xlconcat_1_2",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "IN4_WIDTH": {
            "value": "28"
          },
          "IN5_WIDTH": {
            "value": "27"
          },
          "NUM_PORTS": {
            "value": "5"
          }
        }
      },
      "PWM_GPIO2_xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "msys_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "28"
          }
        }
      },
      "ROTENC_counter_32bit_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "msys_c_counter_binary_0_1",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Count_Mode": {
            "value": "UPDOWN"
          },
          "Load": {
            "value": "false"
          },
          "Output_Width": {
            "value": "32"
          },
          "SINIT": {
            "value": "true"
          },
          "SINIT_Value": {
            "value": "80000000"
          }
        }
      },
      "axi_ROTENC_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "msys_axi_pwm_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_ONEWIRE_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "msys_axi_pwm_gpio_0_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "0"
          },
          "C_DOUT_DEFAULT": {
            "value": "0x00000000"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "0"
          },
          "C_IS_DUAL": {
            "value": "0"
          },
          "C_TRI_DEFAULT": {
            "value": "0x00000000"
          }
        }
      },
      "TRX_axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "msys_axi_quad_spi_1_0",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "256"
          },
          "C_SCK_RATIO": {
            "value": "4"
          },
          "C_USE_STARTUP": {
            "value": "0"
          }
        }
      },
      "axi_TRX_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "msys_axi_ROTENC_gpio_0_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_DOUT_DEFAULT": {
            "value": "0x00000000"
          },
          "C_GPIO_WIDTH": {
            "value": "2"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "0"
          },
          "C_IS_DUAL": {
            "value": "0"
          }
        }
      },
      "TRX_xlslice_0to0_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_xlslice_0_3",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "TRX_xlslice_1to1_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "msys_TRX_xlslice_0to0_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "TRX_PLL_clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "msys_BOARD_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "100.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "352.369"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "261.747"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "25.000"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "137.681"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "105.461"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_ONCHIP"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "50"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "38.462"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "52"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "TRX_PLL_util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "msys_util_ds_buf_0_2",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "OBUFDS"
          }
        }
      },
      "TRX_rx_selectio_wiz_0": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "msys_selectio_wiz_0_1",
        "parameters": {
          "BUS_DIR": {
            "value": "SEPARATE"
          },
          "BUS_IO_STD": {
            "value": "LVDS_25"
          },
          "BUS_SIG_TYPE": {
            "value": "DIFF"
          },
          "CLK_FWD": {
            "value": "true"
          },
          "CLK_FWD_IO_STD": {
            "value": "LVDS_25"
          },
          "CLK_FWD_SIG_TYPE": {
            "value": "DIFF"
          },
          "IDELAY_HIGH_PERF_MODE": {
            "value": "true"
          },
          "SELIO_ACTIVE_EDGE": {
            "value": "DDR"
          },
          "SELIO_BUS_IN_DELAY": {
            "value": "FIXED"
          },
          "SELIO_CLK_BUF": {
            "value": "BUFIO"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVDS_25"
          },
          "SELIO_CLK_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_DDR_ALIGNMENT": {
            "value": "SAME_EDGE_PIPELINED"
          },
          "SELIO_IDDR_RST_TYPE": {
            "value": "ASYNC"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "8"
          },
          "SYSTEM_DATA_WIDTH": {
            "value": "2"
          },
          "USE_SERIALIZATION": {
            "value": "true"
          }
        }
      },
      "xlconstant_0b00": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "msys_xlconstant_0_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlconstant_0x0000": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "msys_xlconstant_0b00_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      }
    },
    "interface_nets": {
      "TRX_rx_selectio_wiz_0_diff_clk_to_pins": {
        "interface_ports": [
          "TRX_tx_clk",
          "TRX_rx_selectio_wiz_0/diff_clk_to_pins"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3_SDRAM",
          "mig_7series_0/DDR3"
        ]
      },
      "microblaze_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "axi_PWM_gpio_0/S_AXI",
          "microblaze_0_axi_periph/M08_AXI"
        ]
      },
      "axi_iic_1_IIC": {
        "interface_ports": [
          "BOARD_IIC",
          "axi_BOARD_iic_0/IIC"
        ]
      },
      "mgt_clk0_1": {
        "interface_ports": [
          "mgt_clk0",
          "util_ds_buf_1/CLK_IN_D"
        ]
      },
      "microblaze_0_M_AXI_DC": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "microblaze_0/M_AXI_DC"
        ]
      },
      "axi_ethernetlite_0_MDIO": {
        "interface_ports": [
          "ETH0_MDIO_MDC",
          "axi_ethernetlite_0/MDIO"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "axi_iic_0/S_AXI",
          "microblaze_0_axi_periph/M04_AXI"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "axi_UART0_uartlite_0/S_AXI",
          "microblaze_0_axi_periph/M02_AXI"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "qspi_flash",
          "axi_quad_spi_0/SPI_0"
        ]
      },
      "mii_to_rmii_0_RMII_PHY_M": {
        "interface_ports": [
          "RMII_PHY_M_0",
          "mii_to_rmii_0/RMII_PHY_M"
        ]
      },
      "microblaze_mcs_0_GPIO1": {
        "interface_ports": [
          "SC0712_0/MCS_GPIO",
          "microblaze_mcs_0/GPIO1"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "SC0712_0/EMIO_I2C",
          "axi_iic_0/IIC"
        ]
      },
      "axi_onewire_gpio_0_GPIO": {
        "interface_ports": [
          "onewire_EUI48",
          "axi_ONEWIRE_gpio_0/GPIO"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "axi_timer_0/S_AXI",
          "microblaze_0_axi_periph/M01_AXI"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "sys_diff_clock_1": {
        "interface_ports": [
          "sys_diff_clock",
          "mig_7series_0/SYS_CLK"
        ]
      },
      "microblaze_0_axi_periph_M12_AXI": {
        "interface_ports": [
          "axi_TRX_gpio_0/S_AXI",
          "microblaze_0_axi_periph/M12_AXI"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "axi_quad_spi_0/AXI_LITE",
          "microblaze_0_axi_periph/M03_AXI"
        ]
      },
      "microblaze_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "axi_BOARD_iic_0/S_AXI",
          "microblaze_0_axi_periph/M07_AXI"
        ]
      },
      "microblaze_0_intc_axi": {
        "interface_ports": [
          "microblaze_0_axi_intc/s_axi",
          "microblaze_0_axi_periph/M00_AXI"
        ]
      },
      "microblaze_0_axi_periph_M10_AXI": {
        "interface_ports": [
          "axi_ONEWIRE_gpio_0/S_AXI",
          "microblaze_0_axi_periph/M10_AXI"
        ]
      },
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "CLK0",
          "util_ds_buf_2/CLK_IN_D"
        ]
      },
      "microblaze_0_axi_periph_M11_AXI": {
        "interface_ports": [
          "TRX_axi_quad_spi_0/AXI_LITE",
          "microblaze_0_axi_periph/M11_AXI"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "UART0",
          "axi_UART0_uartlite_0/UART"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "axi_ethernetlite_0_MII": {
        "interface_ports": [
          "axi_ethernetlite_0/MII",
          "mii_y_adapater_0/S_MII"
        ]
      },
      "diff_clk_in_0_1": {
        "interface_ports": [
          "TRX_rx_clk_64MHz",
          "TRX_rx_selectio_wiz_0/diff_clk_in"
        ]
      },
      "mii_y_adapater_0_M_MII": {
        "interface_ports": [
          "mii_to_rmii_0/MII",
          "mii_y_adapater_0/M_MII"
        ]
      },
      "microblaze_0_M_AXI_IC": {
        "interface_ports": [
          "axi_interconnect_0/S01_AXI",
          "microblaze_0/M_AXI_IC"
        ]
      },
      "microblaze_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "axi_UART0_gpio_0/S_AXI",
          "microblaze_0_axi_periph/M06_AXI"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0/INTERRUPT",
          "microblaze_0_axi_intc/interrupt"
        ]
      },
      "TRX_axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "TRX_spi",
          "TRX_axi_quad_spi_0/SPI_0"
        ]
      },
      "microblaze_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "axi_ROTENC_gpio_0/S_AXI",
          "microblaze_0_axi_periph/M09_AXI"
        ]
      },
      "microblaze_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "axi_ethernetlite_0/S_AXI",
          "microblaze_0_axi_periph/M05_AXI"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph/S00_AXI"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "rst_mig_7series_0_100M/interconnect_aresetn",
          "axi_interconnect_0/ARESETN"
        ]
      },
      "BUFG_I_0_1": {
        "ports": [
          "CLK1B",
          "util_ds_buf_0/BUFG_I"
        ]
      },
      "M05_ARESETN_1": {
        "ports": [
          "proc_sys_reset_eth/interconnect_aresetn",
          "microblaze_0_axi_periph/M05_ARESETN"
        ]
      },
      "Net": {
        "ports": [
          "PLL_I2C_ext_sda",
          "SC0712_0/ext_sda"
        ]
      },
      "Net1": {
        "ports": [
          "proc_sys_reset_eth/peripheral_aresetn",
          "axi_ethernetlite_0/s_axi_aresetn",
          "mii_to_rmii_0/rst_n"
        ]
      },
      "SC0712_0_ext_scl_o": {
        "ports": [
          "SC0712_0/ext_scl_o",
          "PLL_I2C_ext_scl_o"
        ]
      },
      "SC0712_0_mcs_clk_out": {
        "ports": [
          "SC0712_0/mcs_clk_out",
          "microblaze_mcs_0/Clk",
          "proc_sys_reset_0/slowest_sync_clk",
          "vio_0/clk"
        ]
      },
      "SC0712_0_mon_GPIO1_I": {
        "ports": [
          "SC0712_0/mon_GPIO1_I",
          "vio_0/probe_in7"
        ]
      },
      "SC0712_0_mon_GPIO1_O": {
        "ports": [
          "SC0712_0/mon_GPIO1_O",
          "vio_0/probe_in6"
        ]
      },
      "SC0712_0_reset_out": {
        "ports": [
          "SC0712_0/reset_out",
          "mig_7series_0/sys_rst",
          "vio_0/probe_in5"
        ]
      },
      "axi_ethernetlite_0_ip2intc_irpt": {
        "ports": [
          "axi_ethernetlite_0/ip2intc_irpt",
          "microblaze_0_xlconcat/In4"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt",
          "microblaze_0_xlconcat/In3"
        ]
      },
      "axi_quad_spi_0_cfgmclk": {
        "ports": [
          "axi_quad_spi_0/cfgmclk",
          "SC0712_0/mcs_clk_in"
        ]
      },
      "axi_quad_spi_0_eos": {
        "ports": [
          "axi_quad_spi_0/eos",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "axi_quad_spi_0_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_0/ip2intc_irpt",
          "microblaze_0_xlconcat/In2"
        ]
      },
      "axi_timer_0_interrupt": {
        "ports": [
          "axi_timer_0/interrupt",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_UART0_uartlite_0/interrupt",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "fm_mgt_ref": {
        "ports": [
          "labtools_fmeter_0/F1",
          "vio_0/probe_in1"
        ]
      },
      "fm_mig_50mhz": {
        "ports": [
          "labtools_fmeter_0/F0",
          "vio_0/probe_in0"
        ]
      },
      "labtools_fmeter_0_update": {
        "ports": [
          "labtools_fmeter_0/update",
          "vio_0/probe_in4"
        ]
      },
      "lt_CLK0": {
        "ports": [
          "labtools_fmeter_0/F3",
          "vio_0/probe_in3"
        ]
      },
      "lt_CLK1B": {
        "ports": [
          "labtools_fmeter_0/F2",
          "vio_0/probe_in2"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "proc_sys_reset_eth/mb_debug_sys_rst",
          "rst_mig_7series_0_100M/mb_debug_sys_rst"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "axi_iic_0/s_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/S01_ACLK",
          "axi_timer_0/s_axi_aclk",
          "axi_UART0_uartlite_0/s_axi_aclk",
          "labtools_fmeter_0/refclk",
          "microblaze_0/Clk",
          "microblaze_0_axi_intc/processor_clk",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "microblaze_0_axi_periph/M04_ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_mig_7series_0_100M/slowest_sync_clk",
          "microblaze_0_axi_periph/M06_ACLK",
          "axi_UART0_gpio_0/s_axi_aclk",
          "BOARD_clk_wiz_0/clk_in1",
          "axi_BOARD_iic_0/s_axi_aclk",
          "microblaze_0_axi_periph/M07_ACLK",
          "RGB_blue_compare_0/CLK",
          "RGB_green_compare_0/CLK",
          "LCD_BL_compare_0/CLK",
          "RGB_red_compare_0/CLK",
          "PWM_counter_binary_0/CLK",
          "axi_PWM_gpio_0/s_axi_aclk",
          "microblaze_0_axi_periph/M08_ACLK",
          "rotenc_decoder_clk",
          "ROTENC_counter_32bit_0/CLK",
          "microblaze_0_axi_periph/M09_ACLK",
          "axi_ROTENC_gpio_0/s_axi_aclk",
          "axi_ONEWIRE_gpio_0/s_axi_aclk",
          "microblaze_0_axi_periph/M10_ACLK",
          "microblaze_0_axi_periph/M11_ACLK",
          "TRX_axi_quad_spi_0/ext_spi_clk",
          "TRX_axi_quad_spi_0/s_axi_aclk",
          "microblaze_0_axi_periph/M12_ACLK",
          "axi_TRX_gpio_0/s_axi_aclk"
        ]
      },
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "proc_sys_reset_eth/dcm_locked",
          "rst_mig_7series_0_100M/dcm_locked"
        ]
      },
      "mig_7series_0_ui_addn_clk_0": {
        "ports": [
          "mig_7series_0/ui_addn_clk_0",
          "mig_7series_0/clk_ref_i",
          "TRX_rx_selectio_wiz_0/ref_clock"
        ]
      },
      "mig_7series_0_ui_addn_clk_2": {
        "ports": [
          "mig_7series_0/ui_addn_clk_2",
          "axi_quad_spi_0/ext_spi_clk",
          "axi_quad_spi_0/s_axi_aclk",
          "microblaze_0_axi_periph/M03_ACLK",
          "rst_mig_7series_0_50M/slowest_sync_clk",
          "xlconcat_0/In0"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "proc_sys_reset_eth/ext_reset_in",
          "rst_mig_7series_0_100M/ext_reset_in",
          "rst_mig_7series_0_50M/ext_reset_in",
          "rst_mig_7series_0_12M/ext_reset_in",
          "BOARD_clk_wiz_0/reset"
        ]
      },
      "mii_y_adapater_0_phy_rst_n": {
        "ports": [
          "mii_y_adapater_0/phy_rst_n",
          "phy_rst_n"
        ]
      },
      "proc_sys_reset_0_mb_reset": {
        "ports": [
          "proc_sys_reset_0/mb_reset",
          "microblaze_mcs_0/Reset"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "rst_mig_7series_0_100M_bus_struct_reset": {
        "ports": [
          "rst_mig_7series_0_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_mig_7series_0_100M_mb_reset": {
        "ports": [
          "rst_mig_7series_0_100M/mb_reset",
          "microblaze_0/Reset",
          "microblaze_0_axi_intc/processor_rst"
        ]
      },
      "rst_mig_7series_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_100M/peripheral_aresetn",
          "axi_iic_0/s_axi_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/S01_ARESETN",
          "axi_timer_0/s_axi_aresetn",
          "axi_UART0_uartlite_0/s_axi_aresetn",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "microblaze_0_axi_periph/M04_ARESETN",
          "microblaze_0_axi_periph/S00_ARESETN",
          "mig_7series_0/aresetn",
          "microblaze_0_axi_periph/M06_ARESETN",
          "axi_UART0_gpio_0/s_axi_aresetn",
          "axi_BOARD_iic_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M07_ARESETN",
          "axi_PWM_gpio_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M08_ARESETN",
          "rotenc_decoder_reset",
          "microblaze_0_axi_periph/M09_ARESETN",
          "axi_ROTENC_gpio_0/s_axi_aresetn",
          "axi_ONEWIRE_gpio_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M10_ARESETN",
          "microblaze_0_axi_periph/M11_ARESETN",
          "TRX_axi_quad_spi_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M12_ARESETN",
          "axi_TRX_gpio_0/s_axi_aresetn"
        ]
      },
      "rst_mig_7series_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_50M/peripheral_aresetn",
          "axi_quad_spi_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M03_ARESETN"
        ]
      },
      "util_ds_buf_0_BUFG_O": {
        "ports": [
          "util_ds_buf_0/BUFG_O",
          "axi_ethernetlite_0/s_axi_aclk",
          "microblaze_0_axi_periph/M05_ACLK",
          "mii_to_rmii_0/ref_clk",
          "proc_sys_reset_eth/slowest_sync_clk",
          "xlconcat_0/In2"
        ]
      },
      "util_ds_buf_1_IBUF_OUT": {
        "ports": [
          "util_ds_buf_1/IBUF_OUT",
          "xlconcat_0/In1"
        ]
      },
      "util_ds_buf_2_IBUF_OUT": {
        "ports": [
          "util_ds_buf_2/IBUF_OUT",
          "xlconcat_0/In3"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "labtools_fmeter_0/fin"
        ]
      },
      "axi_gpio_0_ip2intc_irpt": {
        "ports": [
          "axi_UART0_gpio_0/ip2intc_irpt",
          "microblaze_0_xlconcat/In5"
        ]
      },
      "uart0_xlconcat_1_dout": {
        "ports": [
          "UART0_xlconcat_1/dout",
          "axi_UART0_gpio_0/gpio2_io_i"
        ]
      },
      "UART0EXT_RTSn_1": {
        "ports": [
          "UART0EXT_RTSn",
          "UART0_xlconcat_1/In0"
        ]
      },
      "UART0EXT_DTRn_1": {
        "ports": [
          "UART0EXT_DTRn",
          "UART0_xlconcat_1/In1"
        ]
      },
      "axi_uart0_gpio_0_gpio_io_o": {
        "ports": [
          "axi_UART0_gpio_0/gpio_io_o",
          "UART0_xlslice_0/Din",
          "UART0_xlslice_1/Din",
          "UART0_xlslice_2/Din",
          "UART0_xlslice_3/Din"
        ]
      },
      "uart0_xlslice_0_Dout": {
        "ports": [
          "UART0_xlslice_0/Dout",
          "UART0EXT_CTSn"
        ]
      },
      "uart0_xlslice_1_Dout": {
        "ports": [
          "UART0_xlslice_1/Dout",
          "UART0EXT_DSRn"
        ]
      },
      "uart0_xlslice_2_Dout": {
        "ports": [
          "UART0_xlslice_2/Dout",
          "UART0EXT_DCDn"
        ]
      },
      "uart0_xlslice_3_Dout": {
        "ports": [
          "UART0_xlslice_3/Dout",
          "UART0EXT_RIn"
        ]
      },
      "mig_7series_0_init_calib_complete": {
        "ports": [
          "mig_7series_0/init_calib_complete",
          "DDR3_init_calib_complete",
          "PWM_GPIO2_xlconcat_0/In3"
        ]
      },
      "UART0_clk_wiz_0_clk_out1": {
        "ports": [
          "BOARD_clk_wiz_0/clk_out1",
          "UART0_clk",
          "rst_mig_7series_0_12M/slowest_sync_clk",
          "ETH0_selectio_wiz_0/clk_in"
        ]
      },
      "ETH0_util_reduced_logic_0_Res": {
        "ports": [
          "ETH0_util_reduced_logic_0/Res",
          "ETH0_DA_Y"
        ]
      },
      "ETH0_LINK_LED_1": {
        "ports": [
          "ETH0_LINK_LED",
          "ETH0_xlconcat_0/In2",
          "PWM_GPIO2_xlconcat_0/In2"
        ]
      },
      "ETH0_xlslice_0_Dout": {
        "ports": [
          "ETH0_xlslice_0to1_0/Dout",
          "ETH0_util_reduced_logic_0/Op1"
        ]
      },
      "ETH0_xlslice_1_Dout": {
        "ports": [
          "ETH0_xlslice_2to2_0/Dout",
          "ETH0_DA_G"
        ]
      },
      "ETH0_xlconcat_0_dout": {
        "ports": [
          "ETH0_xlconcat_0/dout",
          "ETH0_selectio_wiz_0/data_in_from_pins"
        ]
      },
      "ETH0_selectio_wiz_0_data_in_to_device": {
        "ports": [
          "ETH0_selectio_wiz_0/data_in_to_device",
          "ETH0_xlslice_0to1_0/Din",
          "ETH0_xlslice_2to2_0/Din"
        ]
      },
      "rst_mig_7series_0_12M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_12M/peripheral_aresetn",
          "UART0_rst_n"
        ]
      },
      "rst_mig_7series_0_12M_peripheral_reset": {
        "ports": [
          "rst_mig_7series_0_12M/peripheral_reset",
          "ETH0_selectio_wiz_0/io_reset"
        ]
      },
      "axi_ethernetlite_0_phy_tx_en": {
        "ports": [
          "axi_ethernetlite_0/phy_tx_en",
          "ETH0_xlconcat_0/In1",
          "PWM_GPIO2_xlconcat_0/In1"
        ]
      },
      "mii_y_adapater_0_s_mii_rx_dv": {
        "ports": [
          "mii_y_adapater_0/s_mii_rx_dv",
          "ETH0_xlconcat_0/In0",
          "PWM_GPIO2_xlconcat_0/In0"
        ]
      },
      "axi_iic_1_iic2intc_irpt": {
        "ports": [
          "axi_BOARD_iic_0/iic2intc_irpt",
          "microblaze_0_xlconcat/In6"
        ]
      },
      "RGB_red_xlslice_0_Dout": {
        "ports": [
          "RGB_red_xlslice_0/Dout",
          "LED_RGB_red"
        ]
      },
      "RGB_green_xlslice_0_Dout": {
        "ports": [
          "RGB_green_xlslice_0/Dout",
          "LED_RGB_green"
        ]
      },
      "RGB_blue_xlslice_0_Dout": {
        "ports": [
          "RGB_blue_xlslice_0/Dout",
          "LED_RGB_blue"
        ]
      },
      "LCD_BL_xlslice_0_Dout": {
        "ports": [
          "LCD_BL_xlslice_0/Dout",
          "LCD_BL"
        ]
      },
      "RGB_blue_compare_0_S": {
        "ports": [
          "RGB_blue_compare_0/S",
          "RGB_blue_xlslice_0/Din"
        ]
      },
      "LCD_BL_compare_0_S": {
        "ports": [
          "LCD_BL_compare_0/S",
          "LCD_BL_xlslice_0/Din"
        ]
      },
      "RGB_red_compare_0_S": {
        "ports": [
          "RGB_red_compare_0/S",
          "RGB_red_xlslice_0/Din"
        ]
      },
      "RGB_green_compare_0_S": {
        "ports": [
          "RGB_green_compare_0/S",
          "RGB_green_xlslice_0/Din"
        ]
      },
      "PWM_counter_binary_0_Q": {
        "ports": [
          "PWM_counter_binary_0/Q",
          "PWM_ctr_xlslice_0/Din"
        ]
      },
      "PWM_ctr_xlslice_0_Dout": {
        "ports": [
          "PWM_ctr_xlslice_0/Dout",
          "LCD_BL_compare_0/A",
          "RGB_blue_compare_0/A",
          "RGB_green_compare_0/A",
          "RGB_red_compare_0/A"
        ]
      },
      "axi_pwm_gpio_0_gpio_io_o": {
        "ports": [
          "axi_PWM_gpio_0/gpio_io_o",
          "PWM_gpio_xlslice_31to24_0/Din",
          "PWM_gpio_xlslice_21to16_0/Din",
          "PWM_gpio_xlslice_7to0_0/Din",
          "PWM_gpio_xlslice_15to8_0/Din"
        ]
      },
      "PWM_gpio_xlslice_7to0_0_Dout": {
        "ports": [
          "PWM_gpio_xlslice_7to0_0/Dout",
          "RGB_red_compare_0/B"
        ]
      },
      "PWM_gpio_xlslice_15to8_0_Dout": {
        "ports": [
          "PWM_gpio_xlslice_15to8_0/Dout",
          "RGB_green_compare_0/B"
        ]
      },
      "PWM_gpio_xlslice_21to16_0_Dout": {
        "ports": [
          "PWM_gpio_xlslice_21to16_0/Dout",
          "RGB_blue_compare_0/B"
        ]
      },
      "PWM_gpio_xlslice_31to24_0_Dout": {
        "ports": [
          "PWM_gpio_xlslice_31to24_0/Dout",
          "LCD_BL_compare_0/B"
        ]
      },
      "axi_pwm_gpio_0_ip2intc_irpt": {
        "ports": [
          "axi_PWM_gpio_0/ip2intc_irpt",
          "microblaze_0_xlconcat/In7"
        ]
      },
      "axi_pwm_gpio_0_gpio2_io_o": {
        "ports": [
          "axi_PWM_gpio_0/gpio2_io_o",
          "PWM_GPIO_xlslice_1/Din"
        ]
      },
      "PWM_GPIO_xlslice_1_Dout": {
        "ports": [
          "PWM_GPIO_xlslice_1/Dout",
          "LCD_rstn"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "PWM_GPIO2_xlconcat_0/dout",
          "axi_PWM_gpio_0/gpio2_io_i"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "PWM_GPIO2_xlconstant_0/dout",
          "PWM_GPIO2_xlconcat_0/In4"
        ]
      },
      "rotenc_dec_cnt_up_dwn_1": {
        "ports": [
          "rotenc_dec_cnt_up_dwn",
          "ROTENC_counter_32bit_0/UP"
        ]
      },
      "rotenc_dec_cnt_en_1": {
        "ports": [
          "rotenc_dec_cnt_en",
          "ROTENC_counter_32bit_0/CE"
        ]
      },
      "rst_mig_7series_0_100M_peripheral_reset": {
        "ports": [
          "rst_mig_7series_0_100M/peripheral_reset",
          "ROTENC_counter_32bit_0/SINIT",
          "TRX_rx_selectio_wiz_0/clk_reset",
          "TRX_rx_selectio_wiz_0/io_reset"
        ]
      },
      "rotenc_counter_32bit_0_Q": {
        "ports": [
          "ROTENC_counter_32bit_0/Q",
          "axi_ROTENC_gpio_0/gpio_io_i"
        ]
      },
      "axi_rotenc_gpio_0_ip2intc_irpt": {
        "ports": [
          "axi_ROTENC_gpio_0/ip2intc_irpt",
          "microblaze_0_xlconcat/In8"
        ]
      },
      "BOARD_ROTENC_PUSH_1": {
        "ports": [
          "BOARD_ROTENC_PUSH",
          "axi_ROTENC_gpio_0/gpio2_io_i"
        ]
      },
      "PLL_int_1": {
        "ports": [
          "PLL_int",
          "microblaze_0_xlconcat/In9"
        ]
      },
      "TRX_axi_quad_spi_1_ip2intc_irpt": {
        "ports": [
          "TRX_axi_quad_spi_0/ip2intc_irpt",
          "microblaze_0_xlconcat/In10"
        ]
      },
      "TRX_int_1": {
        "ports": [
          "TRX_int",
          "microblaze_0_xlconcat/In11"
        ]
      },
      "axi_TRX_gpio_0_gpio_io_o": {
        "ports": [
          "axi_TRX_gpio_0/gpio_io_o",
          "TRX_xlslice_0to0_0/Din",
          "TRX_xlslice_1to1_0/Din"
        ]
      },
      "TRX_xlslice_1to1_0_Dout": {
        "ports": [
          "TRX_xlslice_0to0_0/Dout",
          "TRX_reset"
        ]
      },
      "TRX_xlslice_1to1_0_Dout1": {
        "ports": [
          "TRX_xlslice_1to1_0/Dout",
          "TRX_rfx_mode"
        ]
      },
      "labtools_fmeter_0_F4": {
        "ports": [
          "labtools_fmeter_0/F4",
          "vio_0/probe_in8"
        ]
      },
      "FPGA_IO_1": {
        "ports": [
          "FPGA_IO",
          "vio_0/probe_in9"
        ]
      },
      "ULI_SYSTEM_XIO_1": {
        "ports": [
          "ULI_SYSTEM_XIO",
          "vio_0/probe_in10"
        ]
      },
      "TRX_clk_26MHz_1": {
        "ports": [
          "TRX_clk_26MHz",
          "TRX_PLL_clk_wiz_0/clk_in1"
        ]
      },
      "TRX_clk_wiz_0_clkfb_out": {
        "ports": [
          "TRX_PLL_clk_wiz_0/clkfb_out",
          "TRX_PLL_clk_wiz_0/clkfb_in"
        ]
      },
      "TRX_PLL_clk_wiz_0_clk_out1": {
        "ports": [
          "TRX_PLL_clk_wiz_0/clk_out1",
          "TRX_PLL_util_ds_buf_0/OBUF_IN"
        ]
      },
      "TRX_PLL_util_ds_buf_0_OBUF_DS_P": {
        "ports": [
          "TRX_PLL_util_ds_buf_0/OBUF_DS_P",
          "TRX_PLL_clk_25MHz_P"
        ]
      },
      "TRX_PLL_util_ds_buf_0_OBUF_DS_N": {
        "ports": [
          "TRX_PLL_util_ds_buf_0/OBUF_DS_N",
          "TRX_PLL_clk_25MHz_N"
        ]
      },
      "data_in_from_pins_p_0_1": {
        "ports": [
          "TRX_rx_data_p",
          "TRX_rx_selectio_wiz_0/data_in_from_pins_p"
        ]
      },
      "data_in_from_pins_n_0_1": {
        "ports": [
          "TRX_rx_data_n",
          "TRX_rx_selectio_wiz_0/data_in_from_pins_n"
        ]
      },
      "TRX_rx_selectio_wiz_0_clk_div_out": {
        "ports": [
          "TRX_rx_selectio_wiz_0/clk_div_out",
          "xlconcat_0/In4"
        ]
      },
      "xlconstant_0_dout1": {
        "ports": [
          "xlconstant_0b00/dout",
          "TRX_rx_selectio_wiz_0/bitslip"
        ]
      },
      "xlconstant_0x0000_dout": {
        "ports": [
          "xlconstant_0x0000/dout",
          "TRX_rx_selectio_wiz_0/data_out_from_device"
        ]
      },
      "TRX_rx_selectio_wiz_0_data_out_to_pins_p": {
        "ports": [
          "TRX_rx_selectio_wiz_0/data_out_to_pins_p",
          "TRX_tx_data_p"
        ]
      },
      "TRX_rx_selectio_wiz_0_data_out_to_pins_n": {
        "ports": [
          "TRX_rx_selectio_wiz_0/data_out_to_pins_n",
          "TRX_tx_data_n"
        ]
      },
      "TRX_rx_selectio_wiz_0_data_in_to_device": {
        "ports": [
          "TRX_rx_selectio_wiz_0/data_in_to_device",
          "vio_0/probe_in11"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_TRX_axi_quad_spi_1_Reg": {
                "address_block": "/TRX_axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_axi_TRX_gpio_0_Reg": {
                "address_block": "/axi_TRX_gpio_0/S_AXI/Reg",
                "offset": "0x40040000",
                "range": "64K"
              },
              "SEG_axi_ethernetlite_0_Reg": {
                "address_block": "/axi_ethernetlite_0/S_AXI/Reg",
                "offset": "0x40E00000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_BOARD_iic_0/S_AXI/Reg",
                "offset": "0x40810000",
                "range": "64K"
              },
              "SEG_axi_onewire_gpio_0_Reg": {
                "address_block": "/axi_ONEWIRE_gpio_0/S_AXI/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_axi_pwm_gpio_0_Reg": {
                "address_block": "/axi_PWM_gpio_0/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_axi_rotenc_gpio_0_Reg": {
                "address_block": "/axi_ROTENC_gpio_0/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uart0_gpio_0_Reg": {
                "address_block": "/axi_UART0_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_UART0_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}