$date
	Mon Nov 25 13:20:22 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 1 ! ta $end
$var wire 1 " tb $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module c1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' ta $end
$var wire 1 ( tb $end
$scope module t1 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' t $end
$var reg 1 ) q $end
$upscope $end
$scope module t2 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ( t $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1$
1&
#10
1'
1*
1"
1#
1%
#15
0#
0%
#20
0(
1)
1!
0*
0"
1#
1%
#25
0#
0%
#30
1(
0'
0)
0!
1#
1%
#35
0#
0%
#40
1'
1*
1"
1#
1%
#45
0#
0%
#50
0(
0*
0"
1)
1!
1#
1%
#55
0#
0%
#60
1(
0'
0)
0!
1#
1%
#65
0#
0%
#70
1'
1*
1"
1#
1%
#75
0#
0%
#80
0(
1)
1!
0*
0"
1#
1%
#85
0#
0%
#200
