
tommy_fork_lift.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007874  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d0  08007a54  08007a54  00008a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c24  08007c24  000090c8  2**0
                  CONTENTS
  4 .ARM          00000008  08007c24  08007c24  00008c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c2c  08007c2c  000090c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c2c  08007c2c  00008c2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007c30  08007c30  00008c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c8  20000000  08007c34  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004d0  200000c8  08007cfc  000090c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000598  08007cfc  00009598  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000090c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001415e  00000000  00000000  000090f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cf4  00000000  00000000  0001d256  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011a8  00000000  00000000  0001ff50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d9e  00000000  00000000  000210f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002292b  00000000  00000000  00021e96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015e89  00000000  00000000  000447c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db72b  00000000  00000000  0005a64a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00135d75  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005394  00000000  00000000  00135db8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0013b14c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200000c8 	.word	0x200000c8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007a3c 	.word	0x08007a3c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000cc 	.word	0x200000cc
 800021c:	08007a3c 	.word	0x08007a3c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__aeabi_d2iz>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a74:	d215      	bcs.n	8000aa2 <__aeabi_d2iz+0x36>
 8000a76:	d511      	bpl.n	8000a9c <__aeabi_d2iz+0x30>
 8000a78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a80:	d912      	bls.n	8000aa8 <__aeabi_d2iz+0x3c>
 8000a82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a92:	fa23 f002 	lsr.w	r0, r3, r2
 8000a96:	bf18      	it	ne
 8000a98:	4240      	negne	r0, r0
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa6:	d105      	bne.n	8000ab4 <__aeabi_d2iz+0x48>
 8000aa8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000aac:	bf08      	it	eq
 8000aae:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_d2f>:
 8000abc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ac4:	bf24      	itt	cs
 8000ac6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ace:	d90d      	bls.n	8000aec <__aeabi_d2f+0x30>
 8000ad0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ad4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000adc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ae0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae4:	bf08      	it	eq
 8000ae6:	f020 0001 	biceq.w	r0, r0, #1
 8000aea:	4770      	bx	lr
 8000aec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000af0:	d121      	bne.n	8000b36 <__aeabi_d2f+0x7a>
 8000af2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000af6:	bfbc      	itt	lt
 8000af8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000afc:	4770      	bxlt	lr
 8000afe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b06:	f1c2 0218 	rsb	r2, r2, #24
 8000b0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b12:	fa20 f002 	lsr.w	r0, r0, r2
 8000b16:	bf18      	it	ne
 8000b18:	f040 0001 	orrne.w	r0, r0, #1
 8000b1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b28:	ea40 000c 	orr.w	r0, r0, ip
 8000b2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b34:	e7cc      	b.n	8000ad0 <__aeabi_d2f+0x14>
 8000b36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b3a:	d107      	bne.n	8000b4c <__aeabi_d2f+0x90>
 8000b3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b40:	bf1e      	ittt	ne
 8000b42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b4a:	4770      	bxne	lr
 8000b4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop

08000b5c <__aeabi_uldivmod>:
 8000b5c:	b953      	cbnz	r3, 8000b74 <__aeabi_uldivmod+0x18>
 8000b5e:	b94a      	cbnz	r2, 8000b74 <__aeabi_uldivmod+0x18>
 8000b60:	2900      	cmp	r1, #0
 8000b62:	bf08      	it	eq
 8000b64:	2800      	cmpeq	r0, #0
 8000b66:	bf1c      	itt	ne
 8000b68:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000b6c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b70:	f000 b96a 	b.w	8000e48 <__aeabi_idiv0>
 8000b74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b7c:	f000 f806 	bl	8000b8c <__udivmoddi4>
 8000b80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b88:	b004      	add	sp, #16
 8000b8a:	4770      	bx	lr

08000b8c <__udivmoddi4>:
 8000b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b90:	9d08      	ldr	r5, [sp, #32]
 8000b92:	460c      	mov	r4, r1
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d14e      	bne.n	8000c36 <__udivmoddi4+0xaa>
 8000b98:	4694      	mov	ip, r2
 8000b9a:	458c      	cmp	ip, r1
 8000b9c:	4686      	mov	lr, r0
 8000b9e:	fab2 f282 	clz	r2, r2
 8000ba2:	d962      	bls.n	8000c6a <__udivmoddi4+0xde>
 8000ba4:	b14a      	cbz	r2, 8000bba <__udivmoddi4+0x2e>
 8000ba6:	f1c2 0320 	rsb	r3, r2, #32
 8000baa:	4091      	lsls	r1, r2
 8000bac:	fa20 f303 	lsr.w	r3, r0, r3
 8000bb0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bb4:	4319      	orrs	r1, r3
 8000bb6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bbe:	fa1f f68c 	uxth.w	r6, ip
 8000bc2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000bc6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bca:	fb07 1114 	mls	r1, r7, r4, r1
 8000bce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bd2:	fb04 f106 	mul.w	r1, r4, r6
 8000bd6:	4299      	cmp	r1, r3
 8000bd8:	d90a      	bls.n	8000bf0 <__udivmoddi4+0x64>
 8000bda:	eb1c 0303 	adds.w	r3, ip, r3
 8000bde:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000be2:	f080 8112 	bcs.w	8000e0a <__udivmoddi4+0x27e>
 8000be6:	4299      	cmp	r1, r3
 8000be8:	f240 810f 	bls.w	8000e0a <__udivmoddi4+0x27e>
 8000bec:	3c02      	subs	r4, #2
 8000bee:	4463      	add	r3, ip
 8000bf0:	1a59      	subs	r1, r3, r1
 8000bf2:	fa1f f38e 	uxth.w	r3, lr
 8000bf6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bfa:	fb07 1110 	mls	r1, r7, r0, r1
 8000bfe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c02:	fb00 f606 	mul.w	r6, r0, r6
 8000c06:	429e      	cmp	r6, r3
 8000c08:	d90a      	bls.n	8000c20 <__udivmoddi4+0x94>
 8000c0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c12:	f080 80fc 	bcs.w	8000e0e <__udivmoddi4+0x282>
 8000c16:	429e      	cmp	r6, r3
 8000c18:	f240 80f9 	bls.w	8000e0e <__udivmoddi4+0x282>
 8000c1c:	4463      	add	r3, ip
 8000c1e:	3802      	subs	r0, #2
 8000c20:	1b9b      	subs	r3, r3, r6
 8000c22:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c26:	2100      	movs	r1, #0
 8000c28:	b11d      	cbz	r5, 8000c32 <__udivmoddi4+0xa6>
 8000c2a:	40d3      	lsrs	r3, r2
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c36:	428b      	cmp	r3, r1
 8000c38:	d905      	bls.n	8000c46 <__udivmoddi4+0xba>
 8000c3a:	b10d      	cbz	r5, 8000c40 <__udivmoddi4+0xb4>
 8000c3c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c40:	2100      	movs	r1, #0
 8000c42:	4608      	mov	r0, r1
 8000c44:	e7f5      	b.n	8000c32 <__udivmoddi4+0xa6>
 8000c46:	fab3 f183 	clz	r1, r3
 8000c4a:	2900      	cmp	r1, #0
 8000c4c:	d146      	bne.n	8000cdc <__udivmoddi4+0x150>
 8000c4e:	42a3      	cmp	r3, r4
 8000c50:	d302      	bcc.n	8000c58 <__udivmoddi4+0xcc>
 8000c52:	4290      	cmp	r0, r2
 8000c54:	f0c0 80f0 	bcc.w	8000e38 <__udivmoddi4+0x2ac>
 8000c58:	1a86      	subs	r6, r0, r2
 8000c5a:	eb64 0303 	sbc.w	r3, r4, r3
 8000c5e:	2001      	movs	r0, #1
 8000c60:	2d00      	cmp	r5, #0
 8000c62:	d0e6      	beq.n	8000c32 <__udivmoddi4+0xa6>
 8000c64:	e9c5 6300 	strd	r6, r3, [r5]
 8000c68:	e7e3      	b.n	8000c32 <__udivmoddi4+0xa6>
 8000c6a:	2a00      	cmp	r2, #0
 8000c6c:	f040 8090 	bne.w	8000d90 <__udivmoddi4+0x204>
 8000c70:	eba1 040c 	sub.w	r4, r1, ip
 8000c74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c78:	fa1f f78c 	uxth.w	r7, ip
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c82:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c86:	fb08 4416 	mls	r4, r8, r6, r4
 8000c8a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c8e:	fb07 f006 	mul.w	r0, r7, r6
 8000c92:	4298      	cmp	r0, r3
 8000c94:	d908      	bls.n	8000ca8 <__udivmoddi4+0x11c>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000c9e:	d202      	bcs.n	8000ca6 <__udivmoddi4+0x11a>
 8000ca0:	4298      	cmp	r0, r3
 8000ca2:	f200 80cd 	bhi.w	8000e40 <__udivmoddi4+0x2b4>
 8000ca6:	4626      	mov	r6, r4
 8000ca8:	1a1c      	subs	r4, r3, r0
 8000caa:	fa1f f38e 	uxth.w	r3, lr
 8000cae:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cb2:	fb08 4410 	mls	r4, r8, r0, r4
 8000cb6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cba:	fb00 f707 	mul.w	r7, r0, r7
 8000cbe:	429f      	cmp	r7, r3
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0x148>
 8000cc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc6:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000cca:	d202      	bcs.n	8000cd2 <__udivmoddi4+0x146>
 8000ccc:	429f      	cmp	r7, r3
 8000cce:	f200 80b0 	bhi.w	8000e32 <__udivmoddi4+0x2a6>
 8000cd2:	4620      	mov	r0, r4
 8000cd4:	1bdb      	subs	r3, r3, r7
 8000cd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cda:	e7a5      	b.n	8000c28 <__udivmoddi4+0x9c>
 8000cdc:	f1c1 0620 	rsb	r6, r1, #32
 8000ce0:	408b      	lsls	r3, r1
 8000ce2:	fa22 f706 	lsr.w	r7, r2, r6
 8000ce6:	431f      	orrs	r7, r3
 8000ce8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000cec:	fa04 f301 	lsl.w	r3, r4, r1
 8000cf0:	ea43 030c 	orr.w	r3, r3, ip
 8000cf4:	40f4      	lsrs	r4, r6
 8000cf6:	fa00 f801 	lsl.w	r8, r0, r1
 8000cfa:	0c38      	lsrs	r0, r7, #16
 8000cfc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d00:	fbb4 fef0 	udiv	lr, r4, r0
 8000d04:	fa1f fc87 	uxth.w	ip, r7
 8000d08:	fb00 441e 	mls	r4, r0, lr, r4
 8000d0c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d10:	fb0e f90c 	mul.w	r9, lr, ip
 8000d14:	45a1      	cmp	r9, r4
 8000d16:	fa02 f201 	lsl.w	r2, r2, r1
 8000d1a:	d90a      	bls.n	8000d32 <__udivmoddi4+0x1a6>
 8000d1c:	193c      	adds	r4, r7, r4
 8000d1e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d22:	f080 8084 	bcs.w	8000e2e <__udivmoddi4+0x2a2>
 8000d26:	45a1      	cmp	r9, r4
 8000d28:	f240 8081 	bls.w	8000e2e <__udivmoddi4+0x2a2>
 8000d2c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d30:	443c      	add	r4, r7
 8000d32:	eba4 0409 	sub.w	r4, r4, r9
 8000d36:	fa1f f983 	uxth.w	r9, r3
 8000d3a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d3e:	fb00 4413 	mls	r4, r0, r3, r4
 8000d42:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d46:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d4a:	45a4      	cmp	ip, r4
 8000d4c:	d907      	bls.n	8000d5e <__udivmoddi4+0x1d2>
 8000d4e:	193c      	adds	r4, r7, r4
 8000d50:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000d54:	d267      	bcs.n	8000e26 <__udivmoddi4+0x29a>
 8000d56:	45a4      	cmp	ip, r4
 8000d58:	d965      	bls.n	8000e26 <__udivmoddi4+0x29a>
 8000d5a:	3b02      	subs	r3, #2
 8000d5c:	443c      	add	r4, r7
 8000d5e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d62:	fba0 9302 	umull	r9, r3, r0, r2
 8000d66:	eba4 040c 	sub.w	r4, r4, ip
 8000d6a:	429c      	cmp	r4, r3
 8000d6c:	46ce      	mov	lr, r9
 8000d6e:	469c      	mov	ip, r3
 8000d70:	d351      	bcc.n	8000e16 <__udivmoddi4+0x28a>
 8000d72:	d04e      	beq.n	8000e12 <__udivmoddi4+0x286>
 8000d74:	b155      	cbz	r5, 8000d8c <__udivmoddi4+0x200>
 8000d76:	ebb8 030e 	subs.w	r3, r8, lr
 8000d7a:	eb64 040c 	sbc.w	r4, r4, ip
 8000d7e:	fa04 f606 	lsl.w	r6, r4, r6
 8000d82:	40cb      	lsrs	r3, r1
 8000d84:	431e      	orrs	r6, r3
 8000d86:	40cc      	lsrs	r4, r1
 8000d88:	e9c5 6400 	strd	r6, r4, [r5]
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	e750      	b.n	8000c32 <__udivmoddi4+0xa6>
 8000d90:	f1c2 0320 	rsb	r3, r2, #32
 8000d94:	fa20 f103 	lsr.w	r1, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	fa24 f303 	lsr.w	r3, r4, r3
 8000da0:	4094      	lsls	r4, r2
 8000da2:	430c      	orrs	r4, r1
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dac:	fa1f f78c 	uxth.w	r7, ip
 8000db0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db4:	fb08 3110 	mls	r1, r8, r0, r3
 8000db8:	0c23      	lsrs	r3, r4, #16
 8000dba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dbe:	fb00 f107 	mul.w	r1, r0, r7
 8000dc2:	4299      	cmp	r1, r3
 8000dc4:	d908      	bls.n	8000dd8 <__udivmoddi4+0x24c>
 8000dc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dca:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000dce:	d22c      	bcs.n	8000e2a <__udivmoddi4+0x29e>
 8000dd0:	4299      	cmp	r1, r3
 8000dd2:	d92a      	bls.n	8000e2a <__udivmoddi4+0x29e>
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000de0:	fb08 3311 	mls	r3, r8, r1, r3
 8000de4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de8:	fb01 f307 	mul.w	r3, r1, r7
 8000dec:	42a3      	cmp	r3, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x276>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000df8:	d213      	bcs.n	8000e22 <__udivmoddi4+0x296>
 8000dfa:	42a3      	cmp	r3, r4
 8000dfc:	d911      	bls.n	8000e22 <__udivmoddi4+0x296>
 8000dfe:	3902      	subs	r1, #2
 8000e00:	4464      	add	r4, ip
 8000e02:	1ae4      	subs	r4, r4, r3
 8000e04:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e08:	e739      	b.n	8000c7e <__udivmoddi4+0xf2>
 8000e0a:	4604      	mov	r4, r0
 8000e0c:	e6f0      	b.n	8000bf0 <__udivmoddi4+0x64>
 8000e0e:	4608      	mov	r0, r1
 8000e10:	e706      	b.n	8000c20 <__udivmoddi4+0x94>
 8000e12:	45c8      	cmp	r8, r9
 8000e14:	d2ae      	bcs.n	8000d74 <__udivmoddi4+0x1e8>
 8000e16:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e1a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e1e:	3801      	subs	r0, #1
 8000e20:	e7a8      	b.n	8000d74 <__udivmoddi4+0x1e8>
 8000e22:	4631      	mov	r1, r6
 8000e24:	e7ed      	b.n	8000e02 <__udivmoddi4+0x276>
 8000e26:	4603      	mov	r3, r0
 8000e28:	e799      	b.n	8000d5e <__udivmoddi4+0x1d2>
 8000e2a:	4630      	mov	r0, r6
 8000e2c:	e7d4      	b.n	8000dd8 <__udivmoddi4+0x24c>
 8000e2e:	46d6      	mov	lr, sl
 8000e30:	e77f      	b.n	8000d32 <__udivmoddi4+0x1a6>
 8000e32:	4463      	add	r3, ip
 8000e34:	3802      	subs	r0, #2
 8000e36:	e74d      	b.n	8000cd4 <__udivmoddi4+0x148>
 8000e38:	4606      	mov	r6, r0
 8000e3a:	4623      	mov	r3, r4
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	e70f      	b.n	8000c60 <__udivmoddi4+0xd4>
 8000e40:	3e02      	subs	r6, #2
 8000e42:	4463      	add	r3, ip
 8000e44:	e730      	b.n	8000ca8 <__udivmoddi4+0x11c>
 8000e46:	bf00      	nop

08000e48 <__aeabi_idiv0>:
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop

08000e4c <parse_controller_data>:

char controller_buffer[41] = "";

ControllerState controller_state = {.r1 = false, .r2 = false, .r3 = false, .l1 = false, .l2 = false, .l3 = false, .cross = false, .circle = false, .triangle = false, .square = false, .up = false, .down = false, .left = false, .right = false, .l_stick_x = 0, .l_stick_y = 0, .r_stick_x = 0, .r_stick_y = 0, .l2_pressure = 0, .r2_pressure = 0, .ps_button = false, .share_button = false, .options_button = false};

uint8_t parse_controller_data(const char* input, ControllerState* data) {
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b098      	sub	sp, #96	@ 0x60
 8000e50:	af08      	add	r7, sp, #32
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	6039      	str	r1, [r7, #0]
  if (input == NULL || data == NULL) {
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d002      	beq.n	8000e62 <parse_controller_data+0x16>
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d104      	bne.n	8000e6c <parse_controller_data+0x20>
    printf("Invalid input or data pointer\n");
 8000e62:	4887      	ldr	r0, [pc, #540]	@ (8001080 <parse_controller_data+0x234>)
 8000e64:	f005 fe58 	bl	8006b18 <puts>
    return 1;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	e105      	b.n	8001078 <parse_controller_data+0x22c>
  int buttons_value;
  char l_stick_x_str[5], l_stick_y_str[5], r_stick_x_str[5], r_stick_y_str[5];
  int l2_pressure, r2_pressure;
  int misc_buttons;

  int parse_num = sscanf(input, "c:%1x,%03x,%4s,%4s,%4s,%4s,%d,%d,%1x", &dpad_value, &buttons_value, l_stick_y_str, l_stick_x_str, r_stick_y_str, r_stick_x_str, &l2_pressure, &r2_pressure, &misc_buttons);
 8000e6c:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000e70:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000e74:	f107 0308 	add.w	r3, r7, #8
 8000e78:	9306      	str	r3, [sp, #24]
 8000e7a:	f107 030c 	add.w	r3, r7, #12
 8000e7e:	9305      	str	r3, [sp, #20]
 8000e80:	f107 0310 	add.w	r3, r7, #16
 8000e84:	9304      	str	r3, [sp, #16]
 8000e86:	f107 031c 	add.w	r3, r7, #28
 8000e8a:	9303      	str	r3, [sp, #12]
 8000e8c:	f107 0314 	add.w	r3, r7, #20
 8000e90:	9302      	str	r3, [sp, #8]
 8000e92:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e96:	9301      	str	r3, [sp, #4]
 8000e98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e9c:	9300      	str	r3, [sp, #0]
 8000e9e:	460b      	mov	r3, r1
 8000ea0:	4978      	ldr	r1, [pc, #480]	@ (8001084 <parse_controller_data+0x238>)
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f005 fc2a 	bl	80066fc <siscanf>
 8000ea8:	63f8      	str	r0, [r7, #60]	@ 0x3c

  if (parse_num != 9) {
 8000eaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000eac:	2b09      	cmp	r3, #9
 8000eae:	d004      	beq.n	8000eba <parse_controller_data+0x6e>
    printf("Error parsing input string\n");
 8000eb0:	4875      	ldr	r0, [pc, #468]	@ (8001088 <parse_controller_data+0x23c>)
 8000eb2:	f005 fe31 	bl	8006b18 <puts>
    return 2;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	e0de      	b.n	8001078 <parse_controller_data+0x22c>
  }

  data->up = dpad_value & 0x1;
 8000eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ebc:	f003 0301 	and.w	r3, r3, #1
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	bf14      	ite	ne
 8000ec4:	2301      	movne	r3, #1
 8000ec6:	2300      	moveq	r3, #0
 8000ec8:	b2da      	uxtb	r2, r3
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	729a      	strb	r2, [r3, #10]
  data->down = dpad_value & 0x2;
 8000ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ed0:	f003 0302 	and.w	r3, r3, #2
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	bf14      	ite	ne
 8000ed8:	2301      	movne	r3, #1
 8000eda:	2300      	moveq	r3, #0
 8000edc:	b2da      	uxtb	r2, r3
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	72da      	strb	r2, [r3, #11]
  data->right = dpad_value & 0x4;
 8000ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ee4:	f003 0304 	and.w	r3, r3, #4
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	bf14      	ite	ne
 8000eec:	2301      	movne	r3, #1
 8000eee:	2300      	moveq	r3, #0
 8000ef0:	b2da      	uxtb	r2, r3
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	735a      	strb	r2, [r3, #13]
  data->left = dpad_value & 0x8;
 8000ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ef8:	f003 0308 	and.w	r3, r3, #8
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	bf14      	ite	ne
 8000f00:	2301      	movne	r3, #1
 8000f02:	2300      	moveq	r3, #0
 8000f04:	b2da      	uxtb	r2, r3
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	731a      	strb	r2, [r3, #12]

  data->cross = buttons_value & 0x001;
 8000f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f0c:	f003 0301 	and.w	r3, r3, #1
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	bf14      	ite	ne
 8000f14:	2301      	movne	r3, #1
 8000f16:	2300      	moveq	r3, #0
 8000f18:	b2da      	uxtb	r2, r3
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	719a      	strb	r2, [r3, #6]
  data->circle = buttons_value & 0x002;
 8000f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f20:	f003 0302 	and.w	r3, r3, #2
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	bf14      	ite	ne
 8000f28:	2301      	movne	r3, #1
 8000f2a:	2300      	moveq	r3, #0
 8000f2c:	b2da      	uxtb	r2, r3
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	71da      	strb	r2, [r3, #7]
  data->square = buttons_value & 0x004;
 8000f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f34:	f003 0304 	and.w	r3, r3, #4
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	bf14      	ite	ne
 8000f3c:	2301      	movne	r3, #1
 8000f3e:	2300      	moveq	r3, #0
 8000f40:	b2da      	uxtb	r2, r3
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	725a      	strb	r2, [r3, #9]
  data->triangle = buttons_value & 0x008;
 8000f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f48:	f003 0308 	and.w	r3, r3, #8
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	bf14      	ite	ne
 8000f50:	2301      	movne	r3, #1
 8000f52:	2300      	moveq	r3, #0
 8000f54:	b2da      	uxtb	r2, r3
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	721a      	strb	r2, [r3, #8]
  data->l1 = buttons_value & 0x010;
 8000f5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f5c:	f003 0310 	and.w	r3, r3, #16
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	bf14      	ite	ne
 8000f64:	2301      	movne	r3, #1
 8000f66:	2300      	moveq	r3, #0
 8000f68:	b2da      	uxtb	r2, r3
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	70da      	strb	r2, [r3, #3]
  data->r1 = buttons_value & 0x020;
 8000f6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f70:	f003 0320 	and.w	r3, r3, #32
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	bf14      	ite	ne
 8000f78:	2301      	movne	r3, #1
 8000f7a:	2300      	moveq	r3, #0
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	701a      	strb	r2, [r3, #0]
  data->l2 = buttons_value & 0x040;
 8000f82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	bf14      	ite	ne
 8000f8c:	2301      	movne	r3, #1
 8000f8e:	2300      	moveq	r3, #0
 8000f90:	b2da      	uxtb	r2, r3
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	711a      	strb	r2, [r3, #4]
  data->r2 = buttons_value & 0x080;
 8000f96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	bf14      	ite	ne
 8000fa0:	2301      	movne	r3, #1
 8000fa2:	2300      	moveq	r3, #0
 8000fa4:	b2da      	uxtb	r2, r3
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	705a      	strb	r2, [r3, #1]
  data->l3 = buttons_value & 0x100;
 8000faa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	bf14      	ite	ne
 8000fb4:	2301      	movne	r3, #1
 8000fb6:	2300      	moveq	r3, #0
 8000fb8:	b2da      	uxtb	r2, r3
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	715a      	strb	r2, [r3, #5]
  data->r3 = buttons_value & 0x200;
 8000fbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	bf14      	ite	ne
 8000fc8:	2301      	movne	r3, #1
 8000fca:	2300      	moveq	r3, #0
 8000fcc:	b2da      	uxtb	r2, r3
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	709a      	strb	r2, [r3, #2]

  data->l_stick_y = (int8_t)strtol(l_stick_y_str, NULL, 10);
 8000fd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fd6:	220a      	movs	r2, #10
 8000fd8:	2100      	movs	r1, #0
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f005 fd1e 	bl	8006a1c <strtol>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	b25a      	sxtb	r2, r3
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	73da      	strb	r2, [r3, #15]
  data->l_stick_x = (int8_t)strtol(l_stick_x_str, NULL, 10);
 8000fe8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fec:	220a      	movs	r2, #10
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f005 fd13 	bl	8006a1c <strtol>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	b25a      	sxtb	r2, r3
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	739a      	strb	r2, [r3, #14]
  data->r_stick_y = (int8_t)strtol(r_stick_y_str, NULL, 10);
 8000ffe:	f107 0314 	add.w	r3, r7, #20
 8001002:	220a      	movs	r2, #10
 8001004:	2100      	movs	r1, #0
 8001006:	4618      	mov	r0, r3
 8001008:	f005 fd08 	bl	8006a1c <strtol>
 800100c:	4603      	mov	r3, r0
 800100e:	b25a      	sxtb	r2, r3
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	745a      	strb	r2, [r3, #17]
  data->r_stick_x = (int8_t)strtol(r_stick_x_str, NULL, 10);
 8001014:	f107 031c 	add.w	r3, r7, #28
 8001018:	220a      	movs	r2, #10
 800101a:	2100      	movs	r1, #0
 800101c:	4618      	mov	r0, r3
 800101e:	f005 fcfd 	bl	8006a1c <strtol>
 8001022:	4603      	mov	r3, r0
 8001024:	b25a      	sxtb	r2, r3
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	741a      	strb	r2, [r3, #16]

  data->l2_pressure = (uint16_t)l2_pressure;
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	b29a      	uxth	r2, r3
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	825a      	strh	r2, [r3, #18]
  data->r2_pressure = (uint16_t)r2_pressure;
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	b29a      	uxth	r2, r3
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	829a      	strh	r2, [r3, #20]

  data->ps_button = misc_buttons & 0x1;
 800103a:	68bb      	ldr	r3, [r7, #8]
 800103c:	f003 0301 	and.w	r3, r3, #1
 8001040:	2b00      	cmp	r3, #0
 8001042:	bf14      	ite	ne
 8001044:	2301      	movne	r3, #1
 8001046:	2300      	moveq	r3, #0
 8001048:	b2da      	uxtb	r2, r3
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	759a      	strb	r2, [r3, #22]
  data->share_button = misc_buttons & 0x2;
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	f003 0302 	and.w	r3, r3, #2
 8001054:	2b00      	cmp	r3, #0
 8001056:	bf14      	ite	ne
 8001058:	2301      	movne	r3, #1
 800105a:	2300      	moveq	r3, #0
 800105c:	b2da      	uxtb	r2, r3
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	75da      	strb	r2, [r3, #23]
  data->options_button = misc_buttons & 0x4;
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	f003 0304 	and.w	r3, r3, #4
 8001068:	2b00      	cmp	r3, #0
 800106a:	bf14      	ite	ne
 800106c:	2301      	movne	r3, #1
 800106e:	2300      	moveq	r3, #0
 8001070:	b2da      	uxtb	r2, r3
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	761a      	strb	r2, [r3, #24]

  return 0;
 8001076:	2300      	movs	r3, #0
}
 8001078:	4618      	mov	r0, r3
 800107a:	3740      	adds	r7, #64	@ 0x40
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	08007a54 	.word	0x08007a54
 8001084:	08007a74 	.word	0x08007a74
 8001088:	08007a9c 	.word	0x08007a9c
 800108c:	00000000 	.word	0x00000000

08001090 <update_encoder>:
  encoder->displacement = 0;
  encoder->velocity = 0;
  encoder->last_counter_value = 0;
}

void update_encoder(EncoderData* encoder) {
 8001090:	b5b0      	push	{r4, r5, r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  int current_counter = __HAL_TIM_GET_COUNTER(encoder->htim);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	691b      	ldr	r3, [r3, #16]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a0:	613b      	str	r3, [r7, #16]
  uint32_t duration = HAL_GetTick() - encoder->last_tick;
 80010a2:	f001 fe2b 	bl	8002cfc <HAL_GetTick>
 80010a6:	4602      	mov	r2, r0
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	60fb      	str	r3, [r7, #12]
  int num_pulse = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
  if (duration <= 1)  // delay for encode to update, in ms
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	f240 8095 	bls.w	80011e6 <update_encoder+0x156>
    return;

  if (current_counter == encoder->last_counter_value) {
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	693a      	ldr	r2, [r7, #16]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d102      	bne.n	80010cc <update_encoder+0x3c>
    num_pulse = 0;
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
 80010ca:	e035      	b.n	8001138 <update_encoder+0xa8>
  } else if (current_counter > encoder->last_counter_value) {
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	dd18      	ble.n	8001108 <update_encoder+0x78>
    if (__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder->htim)) {  // move backward, count down, overflow
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	691b      	ldr	r3, [r3, #16]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0310 	and.w	r3, r3, #16
 80010e2:	2b10      	cmp	r3, #16
 80010e4:	d10a      	bne.n	80010fc <update_encoder+0x6c>
      num_pulse = (__HAL_TIM_GET_AUTORELOAD(encoder->htim) - current_counter + encoder->last_counter_value) * -1;
 80010e6:	693a      	ldr	r2, [r7, #16]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	691b      	ldr	r3, [r3, #16]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010f0:	1ad3      	subs	r3, r2, r3
 80010f2:	687a      	ldr	r2, [r7, #4]
 80010f4:	6892      	ldr	r2, [r2, #8]
 80010f6:	1a9b      	subs	r3, r3, r2
 80010f8:	617b      	str	r3, [r7, #20]
 80010fa:	e01d      	b.n	8001138 <update_encoder+0xa8>
    } else {  // move forward, count up, no overflow
      num_pulse = current_counter - encoder->last_counter_value;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	693a      	ldr	r2, [r7, #16]
 8001102:	1ad3      	subs	r3, r2, r3
 8001104:	617b      	str	r3, [r7, #20]
 8001106:	e017      	b.n	8001138 <update_encoder+0xa8>
    }
  } else {
    if (__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder->htim)) {  // move up, count up, overflow
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	691b      	ldr	r3, [r3, #16]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 0310 	and.w	r3, r3, #16
 8001114:	2b10      	cmp	r3, #16
 8001116:	d105      	bne.n	8001124 <update_encoder+0x94>
      num_pulse = (encoder->last_counter_value - current_counter) * -1;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	617b      	str	r3, [r7, #20]
 8001122:	e009      	b.n	8001138 <update_encoder+0xa8>
    } else {  // move backward, count down, no overflow
      num_pulse = __HAL_TIM_GET_AUTORELOAD(encoder->htim) - encoder->last_counter_value + current_counter;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	691b      	ldr	r3, [r3, #16]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	6892      	ldr	r2, [r2, #8]
 8001130:	1a9a      	subs	r2, r3, r2
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	4413      	add	r3, r2
 8001136:	617b      	str	r3, [r7, #20]
    }
  }

  float temp_displacement = (float)num_pulse / encoder->_ppr * 2.0 * M_PI;
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	ee07 3a90 	vmov	s15, r3
 800113e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	8a9b      	ldrh	r3, [r3, #20]
 8001146:	ee07 3a90 	vmov	s15, r3
 800114a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800114e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001152:	ee16 0a90 	vmov	r0, s13
 8001156:	f7ff fa1f 	bl	8000598 <__aeabi_f2d>
 800115a:	4602      	mov	r2, r0
 800115c:	460b      	mov	r3, r1
 800115e:	f7ff f8bd 	bl	80002dc <__adddf3>
 8001162:	4602      	mov	r2, r0
 8001164:	460b      	mov	r3, r1
 8001166:	4610      	mov	r0, r2
 8001168:	4619      	mov	r1, r3
 800116a:	a322      	add	r3, pc, #136	@ (adr r3, 80011f4 <update_encoder+0x164>)
 800116c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001170:	f7ff fa6a 	bl	8000648 <__aeabi_dmul>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	4610      	mov	r0, r2
 800117a:	4619      	mov	r1, r3
 800117c:	f7ff fc9e 	bl	8000abc <__aeabi_d2f>
 8001180:	4603      	mov	r3, r0
 8001182:	60bb      	str	r3, [r7, #8]
  encoder->last_counter_value = current_counter;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	609a      	str	r2, [r3, #8]
  encoder->displacement += temp_displacement;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	ed93 7a00 	vldr	s14, [r3]
 8001190:	edd7 7a02 	vldr	s15, [r7, #8]
 8001194:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	edc3 7a00 	vstr	s15, [r3]
  encoder->velocity = temp_displacement * 1000.0 / duration;
 800119e:	68b8      	ldr	r0, [r7, #8]
 80011a0:	f7ff f9fa 	bl	8000598 <__aeabi_f2d>
 80011a4:	f04f 0200 	mov.w	r2, #0
 80011a8:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <update_encoder+0x160>)
 80011aa:	f7ff fa4d 	bl	8000648 <__aeabi_dmul>
 80011ae:	4602      	mov	r2, r0
 80011b0:	460b      	mov	r3, r1
 80011b2:	4614      	mov	r4, r2
 80011b4:	461d      	mov	r5, r3
 80011b6:	68f8      	ldr	r0, [r7, #12]
 80011b8:	f7ff f9cc 	bl	8000554 <__aeabi_ui2d>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4620      	mov	r0, r4
 80011c2:	4629      	mov	r1, r5
 80011c4:	f7ff fb6a 	bl	800089c <__aeabi_ddiv>
 80011c8:	4602      	mov	r2, r0
 80011ca:	460b      	mov	r3, r1
 80011cc:	4610      	mov	r0, r2
 80011ce:	4619      	mov	r1, r3
 80011d0:	f7ff fc74 	bl	8000abc <__aeabi_d2f>
 80011d4:	4602      	mov	r2, r0
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	605a      	str	r2, [r3, #4]
  encoder->last_tick = HAL_GetTick();
 80011da:	f001 fd8f 	bl	8002cfc <HAL_GetTick>
 80011de:	4602      	mov	r2, r0
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	60da      	str	r2, [r3, #12]
 80011e4:	e000      	b.n	80011e8 <update_encoder+0x158>
    return;
 80011e6:	bf00      	nop
}
 80011e8:	3718      	adds	r7, #24
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bdb0      	pop	{r4, r5, r7, pc}
 80011ee:	bf00      	nop
 80011f0:	408f4000 	.word	0x408f4000
 80011f4:	54442d18 	.word	0x54442d18
 80011f8:	400921fb 	.word	0x400921fb

080011fc <read_current_velocity>:

WheelVelocity read_current_velocity(EncoderData* encoders) {
 80011fc:	b590      	push	{r4, r7, lr}
 80011fe:	b095      	sub	sp, #84	@ 0x54
 8001200:	af00      	add	r7, sp, #0
 8001202:	6178      	str	r0, [r7, #20]
  if (encoders == NULL)
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d107      	bne.n	800121a <read_current_velocity+0x1e>
    return (WheelVelocity){0, 0, 0, 0};
 800120a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
 8001218:	e030      	b.n	800127c <read_current_velocity+0x80>

  WheelVelocity velocities = {.front_left = 0, .front_right = 0, .rear_left = 0, .rear_right = 0};
 800121a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	60da      	str	r2, [r3, #12]
  for (int i = FRONT_LEFT; i <= REAR_RIGHT; i++)
 8001228:	2300      	movs	r3, #0
 800122a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800122c:	e00d      	b.n	800124a <read_current_velocity+0x4e>
    update_encoder(&(encoders[i]));
 800122e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001230:	4613      	mov	r3, r2
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	4413      	add	r3, r2
 8001236:	00db      	lsls	r3, r3, #3
 8001238:	461a      	mov	r2, r3
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	4413      	add	r3, r2
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff ff26 	bl	8001090 <update_encoder>
  for (int i = FRONT_LEFT; i <= REAR_RIGHT; i++)
 8001244:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001246:	3301      	adds	r3, #1
 8001248:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800124a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800124c:	2b03      	cmp	r3, #3
 800124e:	ddee      	ble.n	800122e <read_current_velocity+0x32>

  velocities.front_left = encoders[FRONT_LEFT].velocity;
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	62fb      	str	r3, [r7, #44]	@ 0x2c
  velocities.front_right = encoders[FRONT_RIGHT].velocity;
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	3318      	adds	r3, #24
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	633b      	str	r3, [r7, #48]	@ 0x30
  velocities.rear_left = encoders[REAR_LEFT].velocity;
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	3330      	adds	r3, #48	@ 0x30
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	637b      	str	r3, [r7, #52]	@ 0x34
  velocities.rear_right = encoders[REAR_RIGHT].velocity;
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	3348      	adds	r3, #72	@ 0x48
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	63bb      	str	r3, [r7, #56]	@ 0x38

  return velocities;
 800126e:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001272:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001276:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001278:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800127c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800127e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001280:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001282:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001284:	ee06 0a10 	vmov	s12, r0
 8001288:	ee06 1a90 	vmov	s13, r1
 800128c:	ee07 2a10 	vmov	s14, r2
 8001290:	ee07 3a90 	vmov	s15, r3
 8001294:	eeb0 0a46 	vmov.f32	s0, s12
 8001298:	eef0 0a66 	vmov.f32	s1, s13
 800129c:	eeb0 1a47 	vmov.f32	s2, s14
 80012a0:	eef0 1a67 	vmov.f32	s3, s15
 80012a4:	3754      	adds	r7, #84	@ 0x54
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd90      	pop	{r4, r7, pc}
	...

080012ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08a      	sub	sp, #40	@ 0x28
 80012b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b2:	f107 0314 	add.w	r3, r7, #20
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	605a      	str	r2, [r3, #4]
 80012bc:	609a      	str	r2, [r3, #8]
 80012be:	60da      	str	r2, [r3, #12]
 80012c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012c2:	4b4a      	ldr	r3, [pc, #296]	@ (80013ec <MX_GPIO_Init+0x140>)
 80012c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c6:	4a49      	ldr	r2, [pc, #292]	@ (80013ec <MX_GPIO_Init+0x140>)
 80012c8:	f043 0310 	orr.w	r3, r3, #16
 80012cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ce:	4b47      	ldr	r3, [pc, #284]	@ (80013ec <MX_GPIO_Init+0x140>)
 80012d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d2:	f003 0310 	and.w	r3, r3, #16
 80012d6:	613b      	str	r3, [r7, #16]
 80012d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012da:	4b44      	ldr	r3, [pc, #272]	@ (80013ec <MX_GPIO_Init+0x140>)
 80012dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012de:	4a43      	ldr	r2, [pc, #268]	@ (80013ec <MX_GPIO_Init+0x140>)
 80012e0:	f043 0304 	orr.w	r3, r3, #4
 80012e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012e6:	4b41      	ldr	r3, [pc, #260]	@ (80013ec <MX_GPIO_Init+0x140>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ea:	f003 0304 	and.w	r3, r3, #4
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012f2:	4b3e      	ldr	r3, [pc, #248]	@ (80013ec <MX_GPIO_Init+0x140>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f6:	4a3d      	ldr	r2, [pc, #244]	@ (80013ec <MX_GPIO_Init+0x140>)
 80012f8:	f043 0320 	orr.w	r3, r3, #32
 80012fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012fe:	4b3b      	ldr	r3, [pc, #236]	@ (80013ec <MX_GPIO_Init+0x140>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	f003 0320 	and.w	r3, r3, #32
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800130a:	4b38      	ldr	r3, [pc, #224]	@ (80013ec <MX_GPIO_Init+0x140>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130e:	4a37      	ldr	r2, [pc, #220]	@ (80013ec <MX_GPIO_Init+0x140>)
 8001310:	f043 0301 	orr.w	r3, r3, #1
 8001314:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001316:	4b35      	ldr	r3, [pc, #212]	@ (80013ec <MX_GPIO_Init+0x140>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001322:	4b32      	ldr	r3, [pc, #200]	@ (80013ec <MX_GPIO_Init+0x140>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001326:	4a31      	ldr	r2, [pc, #196]	@ (80013ec <MX_GPIO_Init+0x140>)
 8001328:	f043 0308 	orr.w	r3, r3, #8
 800132c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800132e:	4b2f      	ldr	r3, [pc, #188]	@ (80013ec <MX_GPIO_Init+0x140>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001332:	f003 0308 	and.w	r3, r3, #8
 8001336:	603b      	str	r3, [r7, #0]
 8001338:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_LEFT_ENABLE_GPIO_Port, MOTOR_LEFT_ENABLE_Pin, GPIO_PIN_RESET);
 800133a:	2200      	movs	r2, #0
 800133c:	2108      	movs	r1, #8
 800133e:	482c      	ldr	r0, [pc, #176]	@ (80013f0 <MX_GPIO_Init+0x144>)
 8001340:	f001 ff70 	bl	8003224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR_FL_IN2_Pin|MOTOR_FL_IN1_Pin|MOTOR_RL_IN1_Pin|MOTOR_RL_IN2_Pin
 8001344:	2200      	movs	r2, #0
 8001346:	f44f 617f 	mov.w	r1, #4080	@ 0xff0
 800134a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800134e:	f001 ff69 	bl	8003224 <HAL_GPIO_WritePin>
                          |MOTOR_RR_IN2_Pin|MOTOR_RR_IN1_Pin|MOTOR_FR_IN1_Pin|MOTOR_FR_IN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_2_Pin|LED_1_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8001358:	4826      	ldr	r0, [pc, #152]	@ (80013f4 <MX_GPIO_Init+0x148>)
 800135a:	f001 ff63 	bl	8003224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_RIGHT_ENABLE_GPIO_Port, MOTOR_RIGHT_ENABLE_Pin, GPIO_PIN_RESET);
 800135e:	2200      	movs	r2, #0
 8001360:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001364:	4824      	ldr	r0, [pc, #144]	@ (80013f8 <MX_GPIO_Init+0x14c>)
 8001366:	f001 ff5d 	bl	8003224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MOTOR_LEFT_ENABLE_Pin */
  GPIO_InitStruct.Pin = MOTOR_LEFT_ENABLE_Pin;
 800136a:	2308      	movs	r3, #8
 800136c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136e:	2301      	movs	r3, #1
 8001370:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001376:	2303      	movs	r3, #3
 8001378:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_LEFT_ENABLE_GPIO_Port, &GPIO_InitStruct);
 800137a:	f107 0314 	add.w	r3, r7, #20
 800137e:	4619      	mov	r1, r3
 8001380:	481b      	ldr	r0, [pc, #108]	@ (80013f0 <MX_GPIO_Init+0x144>)
 8001382:	f001 fdcd 	bl	8002f20 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_FL_IN2_Pin MOTOR_FL_IN1_Pin MOTOR_RL_IN1_Pin MOTOR_RL_IN2_Pin
                           MOTOR_RR_IN2_Pin MOTOR_RR_IN1_Pin MOTOR_FR_IN1_Pin MOTOR_FR_IN2_Pin */
  GPIO_InitStruct.Pin = MOTOR_FL_IN2_Pin|MOTOR_FL_IN1_Pin|MOTOR_RL_IN1_Pin|MOTOR_RL_IN2_Pin
 8001386:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 800138a:	617b      	str	r3, [r7, #20]
                          |MOTOR_RR_IN2_Pin|MOTOR_RR_IN1_Pin|MOTOR_FR_IN1_Pin|MOTOR_FR_IN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138c:	2301      	movs	r3, #1
 800138e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001394:	2303      	movs	r3, #3
 8001396:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001398:	f107 0314 	add.w	r3, r7, #20
 800139c:	4619      	mov	r1, r3
 800139e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013a2:	f001 fdbd 	bl	8002f20 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_2_Pin LED_1_Pin */
  GPIO_InitStruct.Pin = LED_2_Pin|LED_1_Pin;
 80013a6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80013aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ac:	2301      	movs	r3, #1
 80013ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b0:	2300      	movs	r3, #0
 80013b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b4:	2303      	movs	r3, #3
 80013b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	4619      	mov	r1, r3
 80013be:	480d      	ldr	r0, [pc, #52]	@ (80013f4 <MX_GPIO_Init+0x148>)
 80013c0:	f001 fdae 	bl	8002f20 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR_RIGHT_ENABLE_Pin */
  GPIO_InitStruct.Pin = MOTOR_RIGHT_ENABLE_Pin;
 80013c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ca:	2301      	movs	r3, #1
 80013cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d2:	2303      	movs	r3, #3
 80013d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_RIGHT_ENABLE_GPIO_Port, &GPIO_InitStruct);
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	4619      	mov	r1, r3
 80013dc:	4806      	ldr	r0, [pc, #24]	@ (80013f8 <MX_GPIO_Init+0x14c>)
 80013de:	f001 fd9f 	bl	8002f20 <HAL_GPIO_Init>

}
 80013e2:	bf00      	nop
 80013e4:	3728      	adds	r7, #40	@ 0x28
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40021000 	.word	0x40021000
 80013f0:	48000800 	.word	0x48000800
 80013f4:	48001000 	.word	0x48001000
 80013f8:	48000c00 	.word	0x48000c00
 80013fc:	00000000 	.word	0x00000000

08001400 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001400:	b5b0      	push	{r4, r5, r7, lr}
 8001402:	b088      	sub	sp, #32
 8001404:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001406:	f001 fc14 	bl	8002c32 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800140a:	f000 f9bf 	bl	800178c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800140e:	f7ff ff4d 	bl	80012ac <MX_GPIO_Init>
  MX_UART4_Init();
 8001412:	f001 fab5 	bl	8002980 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8001416:	f001 faff 	bl	8002a18 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800141a:	f000 ff41 	bl	80022a0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800141e:	f000 ffc1 	bl	80023a4 <MX_TIM3_Init>
  MX_TIM1_Init();
 8001422:	f000 fee3 	bl	80021ec <MX_TIM1_Init>
  MX_TIM8_Init();
 8001426:	f001 f8eb 	bl	8002600 <MX_TIM8_Init>
  MX_TIM4_Init();
 800142a:	f001 f83d 	bl	80024a8 <MX_TIM4_Init>
  MX_TIM5_Init();
 800142e:	f001 f891 	bl	8002554 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001432:	2100      	movs	r1, #0
 8001434:	48c0      	ldr	r0, [pc, #768]	@ (8001738 <main+0x338>)
 8001436:	f003 f86f 	bl	8004518 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800143a:	2104      	movs	r1, #4
 800143c:	48be      	ldr	r0, [pc, #760]	@ (8001738 <main+0x338>)
 800143e:	f003 f86b 	bl	8004518 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001442:	2100      	movs	r1, #0
 8001444:	48bd      	ldr	r0, [pc, #756]	@ (800173c <main+0x33c>)
 8001446:	f003 f867 	bl	8004518 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800144a:	2104      	movs	r1, #4
 800144c:	48bb      	ldr	r0, [pc, #748]	@ (800173c <main+0x33c>)
 800144e:	f003 f863 	bl	8004518 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 8001452:	48bb      	ldr	r0, [pc, #748]	@ (8001740 <main+0x340>)
 8001454:	f002 ff86 	bl	8004364 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 8001458:	213c      	movs	r1, #60	@ 0x3c
 800145a:	48b9      	ldr	r0, [pc, #740]	@ (8001740 <main+0x340>)
 800145c:	f003 fa14 	bl	8004888 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8001460:	48b8      	ldr	r0, [pc, #736]	@ (8001744 <main+0x344>)
 8001462:	f002 ff7f 	bl	8004364 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8001466:	213c      	movs	r1, #60	@ 0x3c
 8001468:	48b6      	ldr	r0, [pc, #728]	@ (8001744 <main+0x344>)
 800146a:	f003 fa0d 	bl	8004888 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 800146e:	48b6      	ldr	r0, [pc, #728]	@ (8001748 <main+0x348>)
 8001470:	f002 ff78 	bl	8004364 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL);
 8001474:	213c      	movs	r1, #60	@ 0x3c
 8001476:	48b4      	ldr	r0, [pc, #720]	@ (8001748 <main+0x348>)
 8001478:	f003 fa06 	bl	8004888 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Base_Start_IT(&htim8);
 800147c:	48b3      	ldr	r0, [pc, #716]	@ (800174c <main+0x34c>)
 800147e:	f002 ff71 	bl	8004364 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim8, TIM_CHANNEL_ALL);
 8001482:	213c      	movs	r1, #60	@ 0x3c
 8001484:	48b1      	ldr	r0, [pc, #708]	@ (800174c <main+0x34c>)
 8001486:	f003 f9ff 	bl	8004888 <HAL_TIM_Encoder_Start_IT>
  // enable both sides of motor driver IC
  HAL_GPIO_WritePin(MOTOR_LEFT_ENABLE_GPIO_Port, MOTOR_LEFT_ENABLE_Pin, GPIO_PIN_SET);
 800148a:	2201      	movs	r2, #1
 800148c:	2108      	movs	r1, #8
 800148e:	48b0      	ldr	r0, [pc, #704]	@ (8001750 <main+0x350>)
 8001490:	f001 fec8 	bl	8003224 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_RIGHT_ENABLE_GPIO_Port, MOTOR_RIGHT_ENABLE_Pin, GPIO_PIN_SET);
 8001494:	2201      	movs	r2, #1
 8001496:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800149a:	48ae      	ldr	r0, [pc, #696]	@ (8001754 <main+0x354>)
 800149c:	f001 fec2 	bl	8003224 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 80014a0:	2201      	movs	r2, #1
 80014a2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014a6:	48ac      	ldr	r0, [pc, #688]	@ (8001758 <main+0x358>)
 80014a8:	f001 febc 	bl	8003224 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 80014ac:	2201      	movs	r2, #1
 80014ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014b2:	48a9      	ldr	r0, [pc, #676]	@ (8001758 <main+0x358>)
 80014b4:	f001 feb6 	bl	8003224 <HAL_GPIO_WritePin>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_Delay(1);
 80014b8:	2001      	movs	r0, #1
 80014ba:	f001 fc2b 	bl	8002d14 <HAL_Delay>
    HAL_UART_Receive(&huart1, controller_buffer, sizeof(controller_buffer), 0xFFFF);
 80014be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014c2:	2229      	movs	r2, #41	@ 0x29
 80014c4:	49a5      	ldr	r1, [pc, #660]	@ (800175c <main+0x35c>)
 80014c6:	48a6      	ldr	r0, [pc, #664]	@ (8001760 <main+0x360>)
 80014c8:	f004 fa32 	bl	8005930 <HAL_UART_Receive>
    // HAL_UART_Transmit(&huart4, controller_buffer, sizeof(controller_buffer), 0xFFFF);
    parse_controller_data(controller_buffer, &controller_state);
 80014cc:	49a5      	ldr	r1, [pc, #660]	@ (8001764 <main+0x364>)
 80014ce:	48a3      	ldr	r0, [pc, #652]	@ (800175c <main+0x35c>)
 80014d0:	f7ff fcbc 	bl	8000e4c <parse_controller_data>

    if (controller_state.options_button) {
 80014d4:	4ba3      	ldr	r3, [pc, #652]	@ (8001764 <main+0x364>)
 80014d6:	7e1b      	ldrb	r3, [r3, #24]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d019      	beq.n	8001510 <main+0x110>
      turn_on = !turn_on;
 80014dc:	4ba2      	ldr	r3, [pc, #648]	@ (8001768 <main+0x368>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	bf14      	ite	ne
 80014e4:	2301      	movne	r3, #1
 80014e6:	2300      	moveq	r3, #0
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	f083 0301 	eor.w	r3, r3, #1
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	f003 0301 	and.w	r3, r3, #1
 80014f4:	b2da      	uxtb	r2, r3
 80014f6:	4b9c      	ldr	r3, [pc, #624]	@ (8001768 <main+0x368>)
 80014f8:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, turn_on ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80014fa:	4b9b      	ldr	r3, [pc, #620]	@ (8001768 <main+0x368>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	f083 0301 	eor.w	r3, r3, #1
 8001502:	b2db      	uxtb	r3, r3
 8001504:	461a      	mov	r2, r3
 8001506:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800150a:	4893      	ldr	r0, [pc, #588]	@ (8001758 <main+0x358>)
 800150c:	f001 fe8a 	bl	8003224 <HAL_GPIO_WritePin>
    }

    if (turn_on) {
 8001510:	4b95      	ldr	r3, [pc, #596]	@ (8001768 <main+0x368>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	2b00      	cmp	r3, #0
 8001516:	f000 80d5 	beq.w	80016c4 <main+0x2c4>
      float rotation_vel = (controller_state.l2_pressure / 1024.0 + controller_state.r2_pressure / -1024.0) * 100.0;
 800151a:	4b92      	ldr	r3, [pc, #584]	@ (8001764 <main+0x364>)
 800151c:	8a5b      	ldrh	r3, [r3, #18]
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff f828 	bl	8000574 <__aeabi_i2d>
 8001524:	f04f 0200 	mov.w	r2, #0
 8001528:	4b90      	ldr	r3, [pc, #576]	@ (800176c <main+0x36c>)
 800152a:	f7ff f9b7 	bl	800089c <__aeabi_ddiv>
 800152e:	4602      	mov	r2, r0
 8001530:	460b      	mov	r3, r1
 8001532:	4614      	mov	r4, r2
 8001534:	461d      	mov	r5, r3
 8001536:	4b8b      	ldr	r3, [pc, #556]	@ (8001764 <main+0x364>)
 8001538:	8a9b      	ldrh	r3, [r3, #20]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff f81a 	bl	8000574 <__aeabi_i2d>
 8001540:	f04f 0200 	mov.w	r2, #0
 8001544:	4b8a      	ldr	r3, [pc, #552]	@ (8001770 <main+0x370>)
 8001546:	f7ff f9a9 	bl	800089c <__aeabi_ddiv>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	4620      	mov	r0, r4
 8001550:	4629      	mov	r1, r5
 8001552:	f7fe fec3 	bl	80002dc <__adddf3>
 8001556:	4602      	mov	r2, r0
 8001558:	460b      	mov	r3, r1
 800155a:	4610      	mov	r0, r2
 800155c:	4619      	mov	r1, r3
 800155e:	f04f 0200 	mov.w	r2, #0
 8001562:	4b84      	ldr	r3, [pc, #528]	@ (8001774 <main+0x374>)
 8001564:	f7ff f870 	bl	8000648 <__aeabi_dmul>
 8001568:	4602      	mov	r2, r0
 800156a:	460b      	mov	r3, r1
 800156c:	4610      	mov	r0, r2
 800156e:	4619      	mov	r1, r3
 8001570:	f7ff faa4 	bl	8000abc <__aeabi_d2f>
 8001574:	4603      	mov	r3, r0
 8001576:	61fb      	str	r3, [r7, #28]
      test_var_1 = rotation_vel;
 8001578:	4a7f      	ldr	r2, [pc, #508]	@ (8001778 <main+0x378>)
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	6013      	str	r3, [r2, #0]
      if (controller_state.l_stick_x == 0 && controller_state.l_stick_y == 0 && rotation_vel != 0) {
 800157e:	4b79      	ldr	r3, [pc, #484]	@ (8001764 <main+0x364>)
 8001580:	f993 300e 	ldrsb.w	r3, [r3, #14]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d142      	bne.n	800160e <main+0x20e>
 8001588:	4b76      	ldr	r3, [pc, #472]	@ (8001764 <main+0x364>)
 800158a:	f993 300f 	ldrsb.w	r3, [r3, #15]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d13d      	bne.n	800160e <main+0x20e>
 8001592:	edd7 7a07 	vldr	s15, [r7, #28]
 8001596:	eef5 7a40 	vcmp.f32	s15, #0.0
 800159a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800159e:	d036      	beq.n	800160e <main+0x20e>
        BaseVelocity target_vel = {0, 0, rotation_vel / 100.0 * ROBOT_MAX_Z_VELOCITY};
 80015a0:	f04f 0300 	mov.w	r3, #0
 80015a4:	613b      	str	r3, [r7, #16]
 80015a6:	f04f 0300 	mov.w	r3, #0
 80015aa:	617b      	str	r3, [r7, #20]
 80015ac:	69f8      	ldr	r0, [r7, #28]
 80015ae:	f7fe fff3 	bl	8000598 <__aeabi_f2d>
 80015b2:	f04f 0200 	mov.w	r2, #0
 80015b6:	4b6f      	ldr	r3, [pc, #444]	@ (8001774 <main+0x374>)
 80015b8:	f7ff f970 	bl	800089c <__aeabi_ddiv>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4610      	mov	r0, r2
 80015c2:	4619      	mov	r1, r3
 80015c4:	a356      	add	r3, pc, #344	@ (adr r3, 8001720 <main+0x320>)
 80015c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ca:	f7ff f83d 	bl	8000648 <__aeabi_dmul>
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	4610      	mov	r0, r2
 80015d4:	4619      	mov	r1, r3
 80015d6:	a354      	add	r3, pc, #336	@ (adr r3, 8001728 <main+0x328>)
 80015d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015dc:	f7ff f834 	bl	8000648 <__aeabi_dmul>
 80015e0:	4602      	mov	r2, r0
 80015e2:	460b      	mov	r3, r1
 80015e4:	4610      	mov	r0, r2
 80015e6:	4619      	mov	r1, r3
 80015e8:	f7ff fa68 	bl	8000abc <__aeabi_d2f>
 80015ec:	4603      	mov	r3, r0
 80015ee:	61bb      	str	r3, [r7, #24]
        movement_control(target_vel);
 80015f0:	edd7 6a04 	vldr	s13, [r7, #16]
 80015f4:	ed97 7a05 	vldr	s14, [r7, #20]
 80015f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80015fc:	eeb0 0a66 	vmov.f32	s0, s13
 8001600:	eef0 0a47 	vmov.f32	s1, s14
 8001604:	eeb0 1a67 	vmov.f32	s2, s15
 8001608:	f000 fc9c 	bl	8001f44 <movement_control>
      if (controller_state.l_stick_x == 0 && controller_state.l_stick_y == 0 && rotation_vel != 0) {
 800160c:	e05a      	b.n	80016c4 <main+0x2c4>
      } else {
        BaseVelocity target_vel = {controller_state.l_stick_y / 100.0 * ROBOT_MAX_Y_VELOCITY,
 800160e:	4b55      	ldr	r3, [pc, #340]	@ (8001764 <main+0x364>)
 8001610:	f993 300f 	ldrsb.w	r3, [r3, #15]
 8001614:	4618      	mov	r0, r3
 8001616:	f7fe ffad 	bl	8000574 <__aeabi_i2d>
 800161a:	f04f 0200 	mov.w	r2, #0
 800161e:	4b55      	ldr	r3, [pc, #340]	@ (8001774 <main+0x374>)
 8001620:	f7ff f93c 	bl	800089c <__aeabi_ddiv>
 8001624:	4602      	mov	r2, r0
 8001626:	460b      	mov	r3, r1
 8001628:	4610      	mov	r0, r2
 800162a:	4619      	mov	r1, r3
 800162c:	a340      	add	r3, pc, #256	@ (adr r3, 8001730 <main+0x330>)
 800162e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001632:	f7ff f809 	bl	8000648 <__aeabi_dmul>
 8001636:	4602      	mov	r2, r0
 8001638:	460b      	mov	r3, r1
 800163a:	4610      	mov	r0, r2
 800163c:	4619      	mov	r1, r3
 800163e:	f04f 0200 	mov.w	r2, #0
 8001642:	4b4e      	ldr	r3, [pc, #312]	@ (800177c <main+0x37c>)
 8001644:	f7ff f800 	bl	8000648 <__aeabi_dmul>
 8001648:	4602      	mov	r2, r0
 800164a:	460b      	mov	r3, r1
 800164c:	4610      	mov	r0, r2
 800164e:	4619      	mov	r1, r3
 8001650:	f7ff fa34 	bl	8000abc <__aeabi_d2f>
 8001654:	4603      	mov	r3, r0
 8001656:	607b      	str	r3, [r7, #4]
                                   controller_state.l_stick_x / 100.0 * ROBOT_MAX_X_VELOCITY,
 8001658:	4b42      	ldr	r3, [pc, #264]	@ (8001764 <main+0x364>)
 800165a:	f993 300e 	ldrsb.w	r3, [r3, #14]
 800165e:	4618      	mov	r0, r3
 8001660:	f7fe ff88 	bl	8000574 <__aeabi_i2d>
 8001664:	f04f 0200 	mov.w	r2, #0
 8001668:	4b42      	ldr	r3, [pc, #264]	@ (8001774 <main+0x374>)
 800166a:	f7ff f917 	bl	800089c <__aeabi_ddiv>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4610      	mov	r0, r2
 8001674:	4619      	mov	r1, r3
 8001676:	a32e      	add	r3, pc, #184	@ (adr r3, 8001730 <main+0x330>)
 8001678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800167c:	f7fe ffe4 	bl	8000648 <__aeabi_dmul>
 8001680:	4602      	mov	r2, r0
 8001682:	460b      	mov	r3, r1
 8001684:	4610      	mov	r0, r2
 8001686:	4619      	mov	r1, r3
 8001688:	f04f 0200 	mov.w	r2, #0
 800168c:	4b3b      	ldr	r3, [pc, #236]	@ (800177c <main+0x37c>)
 800168e:	f7fe ffdb 	bl	8000648 <__aeabi_dmul>
 8001692:	4602      	mov	r2, r0
 8001694:	460b      	mov	r3, r1
 8001696:	4610      	mov	r0, r2
 8001698:	4619      	mov	r1, r3
 800169a:	f7ff fa0f 	bl	8000abc <__aeabi_d2f>
 800169e:	4603      	mov	r3, r0
        BaseVelocity target_vel = {controller_state.l_stick_y / 100.0 * ROBOT_MAX_Y_VELOCITY,
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	f04f 0300 	mov.w	r3, #0
 80016a6:	60fb      	str	r3, [r7, #12]
                                   0};
        movement_control(target_vel);
 80016a8:	edd7 6a01 	vldr	s13, [r7, #4]
 80016ac:	ed97 7a02 	vldr	s14, [r7, #8]
 80016b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80016b4:	eeb0 0a66 	vmov.f32	s0, s13
 80016b8:	eef0 0a47 	vmov.f32	s1, s14
 80016bc:	eeb0 1a67 	vmov.f32	s2, s15
 80016c0:	f000 fc40 	bl	8001f44 <movement_control>
    //     test_stage = 0;
    //     break;
    // }
    // movement_control(test_target_base_vel);

    test_encoder[0] = __HAL_TIM_GET_COUNTER(&htim1);
 80016c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001740 <main+0x340>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ca:	461a      	mov	r2, r3
 80016cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001780 <main+0x380>)
 80016ce:	601a      	str	r2, [r3, #0]
    test_encoder[1] = __HAL_TIM_GET_COUNTER(&htim8);
 80016d0:	4b1e      	ldr	r3, [pc, #120]	@ (800174c <main+0x34c>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016d6:	461a      	mov	r2, r3
 80016d8:	4b29      	ldr	r3, [pc, #164]	@ (8001780 <main+0x380>)
 80016da:	605a      	str	r2, [r3, #4]
    test_encoder[2] = __HAL_TIM_GET_COUNTER(&htim5);
 80016dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001748 <main+0x348>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016e2:	461a      	mov	r2, r3
 80016e4:	4b26      	ldr	r3, [pc, #152]	@ (8001780 <main+0x380>)
 80016e6:	609a      	str	r2, [r3, #8]
    test_encoder[3] = __HAL_TIM_GET_COUNTER(&htim4);
 80016e8:	4b16      	ldr	r3, [pc, #88]	@ (8001744 <main+0x344>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ee:	461a      	mov	r2, r3
 80016f0:	4b23      	ldr	r3, [pc, #140]	@ (8001780 <main+0x380>)
 80016f2:	60da      	str	r2, [r3, #12]
    test_wheel_vel = read_current_velocity(encoders);
 80016f4:	4823      	ldr	r0, [pc, #140]	@ (8001784 <main+0x384>)
 80016f6:	f7ff fd81 	bl	80011fc <read_current_velocity>
 80016fa:	eeb0 6a40 	vmov.f32	s12, s0
 80016fe:	eef0 6a60 	vmov.f32	s13, s1
 8001702:	eeb0 7a41 	vmov.f32	s14, s2
 8001706:	eef0 7a61 	vmov.f32	s15, s3
 800170a:	4b1f      	ldr	r3, [pc, #124]	@ (8001788 <main+0x388>)
 800170c:	ed83 6a00 	vstr	s12, [r3]
 8001710:	edc3 6a01 	vstr	s13, [r3, #4]
 8001714:	ed83 7a02 	vstr	s14, [r3, #8]
 8001718:	edc3 7a03 	vstr	s15, [r3, #12]
    HAL_Delay(1);
 800171c:	e6cc      	b.n	80014b8 <main+0xb8>
 800171e:	bf00      	nop
 8001720:	3d70a3d7 	.word	0x3d70a3d7
 8001724:	4052070a 	.word	0x4052070a
 8001728:	33333333 	.word	0x33333333
 800172c:	3fd33333 	.word	0x3fd33333
 8001730:	9999999a 	.word	0x9999999a
 8001734:	401dd999 	.word	0x401dd999
 8001738:	200001a4 	.word	0x200001a4
 800173c:	200001f0 	.word	0x200001f0
 8001740:	20000158 	.word	0x20000158
 8001744:	2000023c 	.word	0x2000023c
 8001748:	20000288 	.word	0x20000288
 800174c:	200002d4 	.word	0x200002d4
 8001750:	48000800 	.word	0x48000800
 8001754:	48000c00 	.word	0x48000c00
 8001758:	48001000 	.word	0x48001000
 800175c:	200000e4 	.word	0x200000e4
 8001760:	200003b4 	.word	0x200003b4
 8001764:	20000110 	.word	0x20000110
 8001768:	20000150 	.word	0x20000150
 800176c:	40900000 	.word	0x40900000
 8001770:	c0900000 	.word	0xc0900000
 8001774:	40590000 	.word	0x40590000
 8001778:	2000013c 	.word	0x2000013c
 800177c:	3fe00000 	.word	0x3fe00000
 8001780:	2000012c 	.word	0x2000012c
 8001784:	20000000 	.word	0x20000000
 8001788:	20000140 	.word	0x20000140

0800178c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800178c:	b580      	push	{r7, lr}
 800178e:	b094      	sub	sp, #80	@ 0x50
 8001790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001792:	f107 0318 	add.w	r3, r7, #24
 8001796:	2238      	movs	r2, #56	@ 0x38
 8001798:	2100      	movs	r1, #0
 800179a:	4618      	mov	r0, r3
 800179c:	f005 f9c4 	bl	8006b28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	605a      	str	r2, [r3, #4]
 80017a8:	609a      	str	r2, [r3, #8]
 80017aa:	60da      	str	r2, [r3, #12]
 80017ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80017ae:	2000      	movs	r0, #0
 80017b0:	f001 fd50 	bl	8003254 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017b4:	2301      	movs	r3, #1
 80017b6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017bc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017be:	2302      	movs	r3, #2
 80017c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017c2:	2303      	movs	r3, #3
 80017c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80017c6:	2302      	movs	r3, #2
 80017c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80017ca:	2355      	movs	r3, #85	@ 0x55
 80017cc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017ce:	2302      	movs	r3, #2
 80017d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017d2:	2302      	movs	r3, #2
 80017d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017d6:	2302      	movs	r3, #2
 80017d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80017da:	f107 0318 	add.w	r3, r7, #24
 80017de:	4618      	mov	r0, r3
 80017e0:	f001 fdec 	bl	80033bc <HAL_RCC_OscConfig>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <SystemClock_Config+0x62>
    Error_Handler();
 80017ea:	f000 f818 	bl	800181e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80017ee:	230f      	movs	r3, #15
 80017f0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017f2:	2303      	movs	r3, #3
 80017f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f6:	2300      	movs	r3, #0
 80017f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017fe:	2300      	movs	r3, #0
 8001800:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001802:	1d3b      	adds	r3, r7, #4
 8001804:	2104      	movs	r1, #4
 8001806:	4618      	mov	r0, r3
 8001808:	f002 f8ea 	bl	80039e0 <HAL_RCC_ClockConfig>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <SystemClock_Config+0x8a>
    Error_Handler();
 8001812:	f000 f804 	bl	800181e <Error_Handler>
  }
}
 8001816:	bf00      	nop
 8001818:	3750      	adds	r7, #80	@ 0x50
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800181e:	b480      	push	{r7}
 8001820:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001822:	b672      	cpsid	i
}
 8001824:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001826:	bf00      	nop
 8001828:	e7fd      	b.n	8001826 <Error_Handler+0x8>
 800182a:	0000      	movs	r0, r0
 800182c:	0000      	movs	r0, r0
	...

08001830 <base2wheel>:
#include "movement.h"

#include "pid-mecanum.h"

WheelVelocity base2wheel(BaseVelocity base_vel) {
 8001830:	b5b0      	push	{r4, r5, r7, lr}
 8001832:	b094      	sub	sp, #80	@ 0x50
 8001834:	af00      	add	r7, sp, #0
 8001836:	eef0 6a40 	vmov.f32	s13, s0
 800183a:	eeb0 7a60 	vmov.f32	s14, s1
 800183e:	eef0 7a41 	vmov.f32	s15, s2
 8001842:	edc7 6a05 	vstr	s13, [r7, #20]
 8001846:	ed87 7a06 	vstr	s14, [r7, #24]
 800184a:	edc7 7a07 	vstr	s15, [r7, #28]
  float front_left = (base_vel.x_vel - base_vel.y_vel - (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y) * base_vel.z_vel) / RADIUS_WHEEL;
 800184e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001852:	edd7 7a06 	vldr	s15, [r7, #24]
 8001856:	ee77 7a67 	vsub.f32	s15, s14, s15
 800185a:	ee17 0a90 	vmov	r0, s15
 800185e:	f7fe fe9b 	bl	8000598 <__aeabi_f2d>
 8001862:	4604      	mov	r4, r0
 8001864:	460d      	mov	r5, r1
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	4618      	mov	r0, r3
 800186a:	f7fe fe95 	bl	8000598 <__aeabi_f2d>
 800186e:	a360      	add	r3, pc, #384	@ (adr r3, 80019f0 <base2wheel+0x1c0>)
 8001870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001874:	f7fe fee8 	bl	8000648 <__aeabi_dmul>
 8001878:	4602      	mov	r2, r0
 800187a:	460b      	mov	r3, r1
 800187c:	4620      	mov	r0, r4
 800187e:	4629      	mov	r1, r5
 8001880:	f7fe fd2a 	bl	80002d8 <__aeabi_dsub>
 8001884:	4602      	mov	r2, r0
 8001886:	460b      	mov	r3, r1
 8001888:	4610      	mov	r0, r2
 800188a:	4619      	mov	r1, r3
 800188c:	a35a      	add	r3, pc, #360	@ (adr r3, 80019f8 <base2wheel+0x1c8>)
 800188e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001892:	f7ff f803 	bl	800089c <__aeabi_ddiv>
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	4610      	mov	r0, r2
 800189c:	4619      	mov	r1, r3
 800189e:	f7ff f90d 	bl	8000abc <__aeabi_d2f>
 80018a2:	4603      	mov	r3, r0
 80018a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  float front_right = (base_vel.x_vel + base_vel.y_vel + (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y) * base_vel.z_vel) / RADIUS_WHEEL;
 80018a6:	ed97 7a05 	vldr	s14, [r7, #20]
 80018aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80018ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018b2:	ee17 0a90 	vmov	r0, s15
 80018b6:	f7fe fe6f 	bl	8000598 <__aeabi_f2d>
 80018ba:	4604      	mov	r4, r0
 80018bc:	460d      	mov	r5, r1
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe fe69 	bl	8000598 <__aeabi_f2d>
 80018c6:	a34a      	add	r3, pc, #296	@ (adr r3, 80019f0 <base2wheel+0x1c0>)
 80018c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018cc:	f7fe febc 	bl	8000648 <__aeabi_dmul>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	4620      	mov	r0, r4
 80018d6:	4629      	mov	r1, r5
 80018d8:	f7fe fd00 	bl	80002dc <__adddf3>
 80018dc:	4602      	mov	r2, r0
 80018de:	460b      	mov	r3, r1
 80018e0:	4610      	mov	r0, r2
 80018e2:	4619      	mov	r1, r3
 80018e4:	a344      	add	r3, pc, #272	@ (adr r3, 80019f8 <base2wheel+0x1c8>)
 80018e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ea:	f7fe ffd7 	bl	800089c <__aeabi_ddiv>
 80018ee:	4602      	mov	r2, r0
 80018f0:	460b      	mov	r3, r1
 80018f2:	4610      	mov	r0, r2
 80018f4:	4619      	mov	r1, r3
 80018f6:	f7ff f8e1 	bl	8000abc <__aeabi_d2f>
 80018fa:	4603      	mov	r3, r0
 80018fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  float rear_left = (base_vel.x_vel + base_vel.y_vel - (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y) * base_vel.z_vel) / RADIUS_WHEEL;
 80018fe:	ed97 7a05 	vldr	s14, [r7, #20]
 8001902:	edd7 7a06 	vldr	s15, [r7, #24]
 8001906:	ee77 7a27 	vadd.f32	s15, s14, s15
 800190a:	ee17 0a90 	vmov	r0, s15
 800190e:	f7fe fe43 	bl	8000598 <__aeabi_f2d>
 8001912:	4604      	mov	r4, r0
 8001914:	460d      	mov	r5, r1
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	4618      	mov	r0, r3
 800191a:	f7fe fe3d 	bl	8000598 <__aeabi_f2d>
 800191e:	a334      	add	r3, pc, #208	@ (adr r3, 80019f0 <base2wheel+0x1c0>)
 8001920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001924:	f7fe fe90 	bl	8000648 <__aeabi_dmul>
 8001928:	4602      	mov	r2, r0
 800192a:	460b      	mov	r3, r1
 800192c:	4620      	mov	r0, r4
 800192e:	4629      	mov	r1, r5
 8001930:	f7fe fcd2 	bl	80002d8 <__aeabi_dsub>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	4610      	mov	r0, r2
 800193a:	4619      	mov	r1, r3
 800193c:	a32e      	add	r3, pc, #184	@ (adr r3, 80019f8 <base2wheel+0x1c8>)
 800193e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001942:	f7fe ffab 	bl	800089c <__aeabi_ddiv>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4610      	mov	r0, r2
 800194c:	4619      	mov	r1, r3
 800194e:	f7ff f8b5 	bl	8000abc <__aeabi_d2f>
 8001952:	4603      	mov	r3, r0
 8001954:	647b      	str	r3, [r7, #68]	@ 0x44
  float rear_right = (base_vel.x_vel - base_vel.y_vel + (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y) * base_vel.z_vel) / RADIUS_WHEEL;
 8001956:	ed97 7a05 	vldr	s14, [r7, #20]
 800195a:	edd7 7a06 	vldr	s15, [r7, #24]
 800195e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001962:	ee17 0a90 	vmov	r0, s15
 8001966:	f7fe fe17 	bl	8000598 <__aeabi_f2d>
 800196a:	4604      	mov	r4, r0
 800196c:	460d      	mov	r5, r1
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	4618      	mov	r0, r3
 8001972:	f7fe fe11 	bl	8000598 <__aeabi_f2d>
 8001976:	a31e      	add	r3, pc, #120	@ (adr r3, 80019f0 <base2wheel+0x1c0>)
 8001978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197c:	f7fe fe64 	bl	8000648 <__aeabi_dmul>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	4620      	mov	r0, r4
 8001986:	4629      	mov	r1, r5
 8001988:	f7fe fca8 	bl	80002dc <__adddf3>
 800198c:	4602      	mov	r2, r0
 800198e:	460b      	mov	r3, r1
 8001990:	4610      	mov	r0, r2
 8001992:	4619      	mov	r1, r3
 8001994:	a318      	add	r3, pc, #96	@ (adr r3, 80019f8 <base2wheel+0x1c8>)
 8001996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199a:	f7fe ff7f 	bl	800089c <__aeabi_ddiv>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	4610      	mov	r0, r2
 80019a4:	4619      	mov	r1, r3
 80019a6:	f7ff f889 	bl	8000abc <__aeabi_d2f>
 80019aa:	4603      	mov	r3, r0
 80019ac:	643b      	str	r3, [r7, #64]	@ 0x40
  return (WheelVelocity){front_left, front_right, rear_left, rear_right};
 80019ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80019b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80019b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80019b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80019b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80019b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80019be:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80019c0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80019c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80019c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019c6:	ee06 0a10 	vmov	s12, r0
 80019ca:	ee06 1a90 	vmov	s13, r1
 80019ce:	ee07 2a10 	vmov	s14, r2
 80019d2:	ee07 3a90 	vmov	s15, r3
}
 80019d6:	eeb0 0a46 	vmov.f32	s0, s12
 80019da:	eef0 0a66 	vmov.f32	s1, s13
 80019de:	eeb0 1a47 	vmov.f32	s2, s14
 80019e2:	eef0 1a67 	vmov.f32	s3, s15
 80019e6:	3750      	adds	r7, #80	@ 0x50
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bdb0      	pop	{r4, r5, r7, pc}
 80019ec:	f3af 8000 	nop.w
 80019f0:	b22d0e56 	.word	0xb22d0e56
 80019f4:	3fc7ef9d 	.word	0x3fc7ef9d
 80019f8:	33333333 	.word	0x33333333
 80019fc:	3fa33333 	.word	0x3fa33333

08001a00 <wheel2pwm>:
  float y_vel = (-wheel_vel.front_left + wheel_vel.front_right + wheel_vel.rear_left - wheel_vel.rear_right) * RADIUS_WHEEL / 4.0;
  float z_vel = (-wheel_vel.front_left + wheel_vel.front_right - wheel_vel.rear_left + wheel_vel.rear_right) * RADIUS_WHEEL / (4.0 * (LENGTH_CENTER_WHEEL_X + LENGTH_CENTER_WHEEL_Y));
  return (BaseVelocity){x_vel, y_vel, z_vel};
}

WheelPWM wheel2pwm(WheelVelocity wheel_vel) {
 8001a00:	b5b0      	push	{r4, r5, r7, lr}
 8001a02:	b08e      	sub	sp, #56	@ 0x38
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6178      	str	r0, [r7, #20]
 8001a08:	eeb0 6a40 	vmov.f32	s12, s0
 8001a0c:	eef0 6a60 	vmov.f32	s13, s1
 8001a10:	eeb0 7a41 	vmov.f32	s14, s2
 8001a14:	eef0 7a61 	vmov.f32	s15, s3
 8001a18:	ed87 6a01 	vstr	s12, [r7, #4]
 8001a1c:	edc7 6a02 	vstr	s13, [r7, #8]
 8001a20:	ed87 7a03 	vstr	s14, [r7, #12]
 8001a24:	edc7 7a04 	vstr	s15, [r7, #16]
  int front_left = (int)(wheel_vel.front_left * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * FL_MOTOR_ARR / 100.0);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7fe fdb4 	bl	8000598 <__aeabi_f2d>
 8001a30:	f04f 0200 	mov.w	r2, #0
 8001a34:	4b92      	ldr	r3, [pc, #584]	@ (8001c80 <wheel2pwm+0x280>)
 8001a36:	f7fe fe07 	bl	8000648 <__aeabi_dmul>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	4610      	mov	r0, r2
 8001a40:	4619      	mov	r1, r3
 8001a42:	a38b      	add	r3, pc, #556	@ (adr r3, 8001c70 <wheel2pwm+0x270>)
 8001a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a48:	f7fe ff28 	bl	800089c <__aeabi_ddiv>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4610      	mov	r0, r2
 8001a52:	4619      	mov	r1, r3
 8001a54:	a388      	add	r3, pc, #544	@ (adr r3, 8001c78 <wheel2pwm+0x278>)
 8001a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a5a:	f7fe ff1f 	bl	800089c <__aeabi_ddiv>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	460b      	mov	r3, r1
 8001a62:	4610      	mov	r0, r2
 8001a64:	4619      	mov	r1, r3
 8001a66:	f04f 0200 	mov.w	r2, #0
 8001a6a:	4b86      	ldr	r3, [pc, #536]	@ (8001c84 <wheel2pwm+0x284>)
 8001a6c:	f7fe fdec 	bl	8000648 <__aeabi_dmul>
 8001a70:	4602      	mov	r2, r0
 8001a72:	460b      	mov	r3, r1
 8001a74:	4614      	mov	r4, r2
 8001a76:	461d      	mov	r5, r3
 8001a78:	4b83      	ldr	r3, [pc, #524]	@ (8001c88 <wheel2pwm+0x288>)
 8001a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7fe fd69 	bl	8000554 <__aeabi_ui2d>
 8001a82:	4602      	mov	r2, r0
 8001a84:	460b      	mov	r3, r1
 8001a86:	4620      	mov	r0, r4
 8001a88:	4629      	mov	r1, r5
 8001a8a:	f7fe fddd 	bl	8000648 <__aeabi_dmul>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	460b      	mov	r3, r1
 8001a92:	4610      	mov	r0, r2
 8001a94:	4619      	mov	r1, r3
 8001a96:	f04f 0200 	mov.w	r2, #0
 8001a9a:	4b7a      	ldr	r3, [pc, #488]	@ (8001c84 <wheel2pwm+0x284>)
 8001a9c:	f7fe fefe 	bl	800089c <__aeabi_ddiv>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f7fe ffe0 	bl	8000a6c <__aeabi_d2iz>
 8001aac:	4603      	mov	r3, r0
 8001aae:	637b      	str	r3, [r7, #52]	@ 0x34
  int front_right = (int)(wheel_vel.front_right * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * FR_MOTOR_ARR / 100.0);
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7fe fd70 	bl	8000598 <__aeabi_f2d>
 8001ab8:	f04f 0200 	mov.w	r2, #0
 8001abc:	4b70      	ldr	r3, [pc, #448]	@ (8001c80 <wheel2pwm+0x280>)
 8001abe:	f7fe fdc3 	bl	8000648 <__aeabi_dmul>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	4610      	mov	r0, r2
 8001ac8:	4619      	mov	r1, r3
 8001aca:	a369      	add	r3, pc, #420	@ (adr r3, 8001c70 <wheel2pwm+0x270>)
 8001acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ad0:	f7fe fee4 	bl	800089c <__aeabi_ddiv>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	4610      	mov	r0, r2
 8001ada:	4619      	mov	r1, r3
 8001adc:	a366      	add	r3, pc, #408	@ (adr r3, 8001c78 <wheel2pwm+0x278>)
 8001ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae2:	f7fe fedb 	bl	800089c <__aeabi_ddiv>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4610      	mov	r0, r2
 8001aec:	4619      	mov	r1, r3
 8001aee:	f04f 0200 	mov.w	r2, #0
 8001af2:	4b64      	ldr	r3, [pc, #400]	@ (8001c84 <wheel2pwm+0x284>)
 8001af4:	f7fe fda8 	bl	8000648 <__aeabi_dmul>
 8001af8:	4602      	mov	r2, r0
 8001afa:	460b      	mov	r3, r1
 8001afc:	4614      	mov	r4, r2
 8001afe:	461d      	mov	r5, r3
 8001b00:	4b61      	ldr	r3, [pc, #388]	@ (8001c88 <wheel2pwm+0x288>)
 8001b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7fe fd25 	bl	8000554 <__aeabi_ui2d>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	4620      	mov	r0, r4
 8001b10:	4629      	mov	r1, r5
 8001b12:	f7fe fd99 	bl	8000648 <__aeabi_dmul>
 8001b16:	4602      	mov	r2, r0
 8001b18:	460b      	mov	r3, r1
 8001b1a:	4610      	mov	r0, r2
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	4b58      	ldr	r3, [pc, #352]	@ (8001c84 <wheel2pwm+0x284>)
 8001b24:	f7fe feba 	bl	800089c <__aeabi_ddiv>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	4610      	mov	r0, r2
 8001b2e:	4619      	mov	r1, r3
 8001b30:	f7fe ff9c 	bl	8000a6c <__aeabi_d2iz>
 8001b34:	4603      	mov	r3, r0
 8001b36:	633b      	str	r3, [r7, #48]	@ 0x30
  int rear_left = (int)(wheel_vel.rear_left * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * RL_MOTOR_ARR / 100.0);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7fe fd2c 	bl	8000598 <__aeabi_f2d>
 8001b40:	f04f 0200 	mov.w	r2, #0
 8001b44:	4b4e      	ldr	r3, [pc, #312]	@ (8001c80 <wheel2pwm+0x280>)
 8001b46:	f7fe fd7f 	bl	8000648 <__aeabi_dmul>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	4610      	mov	r0, r2
 8001b50:	4619      	mov	r1, r3
 8001b52:	a347      	add	r3, pc, #284	@ (adr r3, 8001c70 <wheel2pwm+0x270>)
 8001b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b58:	f7fe fea0 	bl	800089c <__aeabi_ddiv>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	4610      	mov	r0, r2
 8001b62:	4619      	mov	r1, r3
 8001b64:	a344      	add	r3, pc, #272	@ (adr r3, 8001c78 <wheel2pwm+0x278>)
 8001b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b6a:	f7fe fe97 	bl	800089c <__aeabi_ddiv>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	460b      	mov	r3, r1
 8001b72:	4610      	mov	r0, r2
 8001b74:	4619      	mov	r1, r3
 8001b76:	f04f 0200 	mov.w	r2, #0
 8001b7a:	4b42      	ldr	r3, [pc, #264]	@ (8001c84 <wheel2pwm+0x284>)
 8001b7c:	f7fe fd64 	bl	8000648 <__aeabi_dmul>
 8001b80:	4602      	mov	r2, r0
 8001b82:	460b      	mov	r3, r1
 8001b84:	4614      	mov	r4, r2
 8001b86:	461d      	mov	r5, r3
 8001b88:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7fe fce0 	bl	8000554 <__aeabi_ui2d>
 8001b94:	4602      	mov	r2, r0
 8001b96:	460b      	mov	r3, r1
 8001b98:	4620      	mov	r0, r4
 8001b9a:	4629      	mov	r1, r5
 8001b9c:	f7fe fd54 	bl	8000648 <__aeabi_dmul>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	4610      	mov	r0, r2
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	f04f 0200 	mov.w	r2, #0
 8001bac:	4b35      	ldr	r3, [pc, #212]	@ (8001c84 <wheel2pwm+0x284>)
 8001bae:	f7fe fe75 	bl	800089c <__aeabi_ddiv>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	4610      	mov	r0, r2
 8001bb8:	4619      	mov	r1, r3
 8001bba:	f7fe ff57 	bl	8000a6c <__aeabi_d2iz>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int rear_right = (int)(wheel_vel.rear_right * 60.0 / (2.0 * M_PI) / (MOTOR_MAX_VELOCITY * 60.0 / (2.0 * M_PI)) * 100.0 * RR_MOTOR_ARR / 100.0);
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7fe fce7 	bl	8000598 <__aeabi_f2d>
 8001bca:	f04f 0200 	mov.w	r2, #0
 8001bce:	4b2c      	ldr	r3, [pc, #176]	@ (8001c80 <wheel2pwm+0x280>)
 8001bd0:	f7fe fd3a 	bl	8000648 <__aeabi_dmul>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	4610      	mov	r0, r2
 8001bda:	4619      	mov	r1, r3
 8001bdc:	a324      	add	r3, pc, #144	@ (adr r3, 8001c70 <wheel2pwm+0x270>)
 8001bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be2:	f7fe fe5b 	bl	800089c <__aeabi_ddiv>
 8001be6:	4602      	mov	r2, r0
 8001be8:	460b      	mov	r3, r1
 8001bea:	4610      	mov	r0, r2
 8001bec:	4619      	mov	r1, r3
 8001bee:	a322      	add	r3, pc, #136	@ (adr r3, 8001c78 <wheel2pwm+0x278>)
 8001bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf4:	f7fe fe52 	bl	800089c <__aeabi_ddiv>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	4610      	mov	r0, r2
 8001bfe:	4619      	mov	r1, r3
 8001c00:	f04f 0200 	mov.w	r2, #0
 8001c04:	4b1f      	ldr	r3, [pc, #124]	@ (8001c84 <wheel2pwm+0x284>)
 8001c06:	f7fe fd1f 	bl	8000648 <__aeabi_dmul>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	4614      	mov	r4, r2
 8001c10:	461d      	mov	r5, r3
 8001c12:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7fe fc9b 	bl	8000554 <__aeabi_ui2d>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	4620      	mov	r0, r4
 8001c24:	4629      	mov	r1, r5
 8001c26:	f7fe fd0f 	bl	8000648 <__aeabi_dmul>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	4610      	mov	r0, r2
 8001c30:	4619      	mov	r1, r3
 8001c32:	f04f 0200 	mov.w	r2, #0
 8001c36:	4b13      	ldr	r3, [pc, #76]	@ (8001c84 <wheel2pwm+0x284>)
 8001c38:	f7fe fe30 	bl	800089c <__aeabi_ddiv>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4610      	mov	r0, r2
 8001c42:	4619      	mov	r1, r3
 8001c44:	f7fe ff12 	bl	8000a6c <__aeabi_d2iz>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return (WheelPWM){front_left, front_right, rear_left, rear_right};
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c56:	605a      	str	r2, [r3, #4]
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c5c:	609a      	str	r2, [r3, #8]
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c62:	60da      	str	r2, [r3, #12]
}
 8001c64:	6978      	ldr	r0, [r7, #20]
 8001c66:	3738      	adds	r7, #56	@ 0x38
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bdb0      	pop	{r4, r5, r7, pc}
 8001c6c:	f3af 8000 	nop.w
 8001c70:	54442d18 	.word	0x54442d18
 8001c74:	401921fb 	.word	0x401921fb
 8001c78:	7604ba60 	.word	0x7604ba60
 8001c7c:	409db13d 	.word	0x409db13d
 8001c80:	404e0000 	.word	0x404e0000
 8001c84:	40590000 	.word	0x40590000
 8001c88:	40000400 	.word	0x40000400

08001c8c <wheel_control>:

void wheel_control(MecanumWheel wheel, int speed) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	6039      	str	r1, [r7, #0]
 8001c96:	71fb      	strb	r3, [r7, #7]
  if (speed > 16800)
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	f244 12a0 	movw	r2, #16800	@ 0x41a0
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	dd03      	ble.n	8001caa <wheel_control+0x1e>
    speed = 16800;
 8001ca2:	f244 13a0 	movw	r3, #16800	@ 0x41a0
 8001ca6:	603b      	str	r3, [r7, #0]
 8001ca8:	e005      	b.n	8001cb6 <wheel_control+0x2a>
  else if (speed < -16800)
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	4a94      	ldr	r2, [pc, #592]	@ (8001f00 <wheel_control+0x274>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	da01      	bge.n	8001cb6 <wheel_control+0x2a>
    speed = -16800;
 8001cb2:	4b93      	ldr	r3, [pc, #588]	@ (8001f00 <wheel_control+0x274>)
 8001cb4:	603b      	str	r3, [r7, #0]

  switch (wheel) {
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	2b03      	cmp	r3, #3
 8001cba:	f200 80e9 	bhi.w	8001e90 <wheel_control+0x204>
 8001cbe:	a201      	add	r2, pc, #4	@ (adr r2, 8001cc4 <wheel_control+0x38>)
 8001cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cc4:	08001cd5 	.word	0x08001cd5
 8001cc8:	08001d3d 	.word	0x08001d3d
 8001ccc:	08001db1 	.word	0x08001db1
 8001cd0:	08001e1b 	.word	0x08001e1b
    case FRONT_LEFT:
      if (speed > 0) {
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	dd0c      	ble.n	8001cf4 <wheel_control+0x68>
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = speed;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_SET);
 8001cda:	2201      	movs	r2, #1
 8001cdc:	2120      	movs	r1, #32
 8001cde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ce2:	f001 fa9f 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	2110      	movs	r1, #16
 8001cea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cee:	f001 fa99 	bl	8003224 <HAL_GPIO_WritePin>
 8001cf2:	e01b      	b.n	8001d2c <wheel_control+0xa0>
      } else if (speed < 0) {
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	da0c      	bge.n	8001d14 <wheel_control+0x88>
        // FL_MOTOR_A_CCR = -speed;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2120      	movs	r1, #32
 8001cfe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d02:	f001 fa8f 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_SET);
 8001d06:	2201      	movs	r2, #1
 8001d08:	2110      	movs	r1, #16
 8001d0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d0e:	f001 fa89 	bl	8003224 <HAL_GPIO_WritePin>
 8001d12:	e00b      	b.n	8001d2c <wheel_control+0xa0>
      } else {
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 8001d14:	2200      	movs	r2, #0
 8001d16:	2120      	movs	r1, #32
 8001d18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d1c:	f001 fa82 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 8001d20:	2200      	movs	r2, #0
 8001d22:	2110      	movs	r1, #16
 8001d24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d28:	f001 fa7c 	bl	8003224 <HAL_GPIO_WritePin>
      }
      FL_MOTOR_CCR = abs(speed);
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001d32:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001d36:	4b73      	ldr	r3, [pc, #460]	@ (8001f04 <wheel_control+0x278>)
 8001d38:	639a      	str	r2, [r3, #56]	@ 0x38
      break;
 8001d3a:	e0dd      	b.n	8001ef8 <wheel_control+0x26c>
    case FRONT_RIGHT:
      if (speed < 0) {
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	da0e      	bge.n	8001d60 <wheel_control+0xd4>
        // FR_MOTOR_B_CCR = speed;
        // FR_MOTOR_A_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FR_IN1_GPIO_Port, MOTOR_FR_IN1_Pin, GPIO_PIN_SET);
 8001d42:	2201      	movs	r2, #1
 8001d44:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d4c:	f001 fa6a 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FR_IN2_GPIO_Port, MOTOR_FR_IN2_Pin, GPIO_PIN_RESET);
 8001d50:	2200      	movs	r2, #0
 8001d52:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d5a:	f001 fa63 	bl	8003224 <HAL_GPIO_WritePin>
 8001d5e:	e01f      	b.n	8001da0 <wheel_control+0x114>
      } else if (speed > 0) {
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	dd0e      	ble.n	8001d84 <wheel_control+0xf8>
        // FR_MOTOR_B_CCR = 0;
        // FR_MOTOR_A_CCR = -speed;
        HAL_GPIO_WritePin(MOTOR_FR_IN1_GPIO_Port, MOTOR_FR_IN1_Pin, GPIO_PIN_RESET);
 8001d66:	2200      	movs	r2, #0
 8001d68:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d70:	f001 fa58 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FR_IN2_GPIO_Port, MOTOR_FR_IN2_Pin, GPIO_PIN_SET);
 8001d74:	2201      	movs	r2, #1
 8001d76:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d7e:	f001 fa51 	bl	8003224 <HAL_GPIO_WritePin>
 8001d82:	e00d      	b.n	8001da0 <wheel_control+0x114>
      } else {
        // FR_MOTOR_A_CCR = 0;
        // FR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FR_IN1_GPIO_Port, MOTOR_FR_IN1_Pin, GPIO_PIN_RESET);
 8001d84:	2200      	movs	r2, #0
 8001d86:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d8e:	f001 fa49 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FR_IN2_GPIO_Port, MOTOR_FR_IN2_Pin, GPIO_PIN_RESET);
 8001d92:	2200      	movs	r2, #0
 8001d94:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d9c:	f001 fa42 	bl	8003224 <HAL_GPIO_WritePin>
      }
      FR_MOTOR_CCR = abs(speed);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001da6:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001daa:	4b56      	ldr	r3, [pc, #344]	@ (8001f04 <wheel_control+0x278>)
 8001dac:	635a      	str	r2, [r3, #52]	@ 0x34
      break;
 8001dae:	e0a3      	b.n	8001ef8 <wheel_control+0x26c>
    case REAR_LEFT:
      if (speed > 0) {
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	dd0c      	ble.n	8001dd0 <wheel_control+0x144>
        // RL_MOTOR_B_CCR = 0;
        // RL_MOTOR_A_CCR = speed;
        HAL_GPIO_WritePin(MOTOR_RL_IN1_GPIO_Port, MOTOR_RL_IN1_Pin, GPIO_PIN_SET);
 8001db6:	2201      	movs	r2, #1
 8001db8:	2140      	movs	r1, #64	@ 0x40
 8001dba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dbe:	f001 fa31 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RL_IN2_GPIO_Port, MOTOR_RL_IN2_Pin, GPIO_PIN_RESET);
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	2180      	movs	r1, #128	@ 0x80
 8001dc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dca:	f001 fa2b 	bl	8003224 <HAL_GPIO_WritePin>
 8001dce:	e01b      	b.n	8001e08 <wheel_control+0x17c>
      } else if (speed < 0) {
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	da0c      	bge.n	8001df0 <wheel_control+0x164>
        // RL_MOTOR_B_CCR = -speed;
        // RL_MOTOR_A_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RL_IN1_GPIO_Port, MOTOR_RL_IN1_Pin, GPIO_PIN_RESET);
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	2140      	movs	r1, #64	@ 0x40
 8001dda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dde:	f001 fa21 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RL_IN2_GPIO_Port, MOTOR_RL_IN2_Pin, GPIO_PIN_SET);
 8001de2:	2201      	movs	r2, #1
 8001de4:	2180      	movs	r1, #128	@ 0x80
 8001de6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dea:	f001 fa1b 	bl	8003224 <HAL_GPIO_WritePin>
 8001dee:	e00b      	b.n	8001e08 <wheel_control+0x17c>
      } else {
        // RL_MOTOR_A_CCR = 0;
        // RL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RL_IN1_GPIO_Port, MOTOR_RL_IN1_Pin, GPIO_PIN_RESET);
 8001df0:	2200      	movs	r2, #0
 8001df2:	2140      	movs	r1, #64	@ 0x40
 8001df4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001df8:	f001 fa14 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RL_IN2_GPIO_Port, MOTOR_RL_IN2_Pin, GPIO_PIN_RESET);
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	2180      	movs	r1, #128	@ 0x80
 8001e00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e04:	f001 fa0e 	bl	8003224 <HAL_GPIO_WritePin>
      }
      RL_MOTOR_CCR = abs(speed);
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001e0e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001e12:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e16:	635a      	str	r2, [r3, #52]	@ 0x34
      break;
 8001e18:	e06e      	b.n	8001ef8 <wheel_control+0x26c>
    case REAR_RIGHT:
      if (speed < 0) {
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	da0e      	bge.n	8001e3e <wheel_control+0x1b2>
        // RR_MOTOR_A_CCR = speed;
        // RR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RR_IN1_GPIO_Port, MOTOR_RR_IN1_Pin, GPIO_PIN_SET);
 8001e20:	2201      	movs	r2, #1
 8001e22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e2a:	f001 f9fb 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RR_IN2_GPIO_Port, MOTOR_RR_IN2_Pin, GPIO_PIN_RESET);
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e38:	f001 f9f4 	bl	8003224 <HAL_GPIO_WritePin>
 8001e3c:	e01f      	b.n	8001e7e <wheel_control+0x1f2>
      } else if (speed > 0) {
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	dd0e      	ble.n	8001e62 <wheel_control+0x1d6>
        // RR_MOTOR_A_CCR = 0;
        // RR_MOTOR_B_CCR = -speed;
        HAL_GPIO_WritePin(MOTOR_RR_IN1_GPIO_Port, MOTOR_RR_IN1_Pin, GPIO_PIN_RESET);
 8001e44:	2200      	movs	r2, #0
 8001e46:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e4e:	f001 f9e9 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RR_IN2_GPIO_Port, MOTOR_RR_IN2_Pin, GPIO_PIN_SET);
 8001e52:	2201      	movs	r2, #1
 8001e54:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e5c:	f001 f9e2 	bl	8003224 <HAL_GPIO_WritePin>
 8001e60:	e00d      	b.n	8001e7e <wheel_control+0x1f2>
      } else {
        // RR_MOTOR_A_CCR = 0;
        // RR_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_RR_IN1_GPIO_Port, MOTOR_RR_IN1_Pin, GPIO_PIN_RESET);
 8001e62:	2200      	movs	r2, #0
 8001e64:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e6c:	f001 f9da 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_RR_IN2_GPIO_Port, MOTOR_RR_IN2_Pin, GPIO_PIN_RESET);
 8001e70:	2200      	movs	r2, #0
 8001e72:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e7a:	f001 f9d3 	bl	8003224 <HAL_GPIO_WritePin>
      }
      RR_MOTOR_CCR = abs(speed);
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001e84:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001e88:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001e8c:	639a      	str	r2, [r3, #56]	@ 0x38
      break;
 8001e8e:	e033      	b.n	8001ef8 <wheel_control+0x26c>
    default:
      if (speed > 0) {
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	dd0c      	ble.n	8001eb0 <wheel_control+0x224>
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = speed;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_SET);
 8001e96:	2201      	movs	r2, #1
 8001e98:	2120      	movs	r1, #32
 8001e9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e9e:	f001 f9c1 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	2110      	movs	r1, #16
 8001ea6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001eaa:	f001 f9bb 	bl	8003224 <HAL_GPIO_WritePin>
 8001eae:	e01b      	b.n	8001ee8 <wheel_control+0x25c>
      } else if (speed < 0) {
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	da0c      	bge.n	8001ed0 <wheel_control+0x244>
        // FL_MOTOR_A_CCR = -speed;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2120      	movs	r1, #32
 8001eba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ebe:	f001 f9b1 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_SET);
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	2110      	movs	r1, #16
 8001ec6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001eca:	f001 f9ab 	bl	8003224 <HAL_GPIO_WritePin>
 8001ece:	e00b      	b.n	8001ee8 <wheel_control+0x25c>
      } else {
        // FL_MOTOR_A_CCR = 0;
        // FL_MOTOR_B_CCR = 0;
        HAL_GPIO_WritePin(MOTOR_FL_IN1_GPIO_Port, MOTOR_FL_IN1_Pin, GPIO_PIN_RESET);
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	2120      	movs	r1, #32
 8001ed4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ed8:	f001 f9a4 	bl	8003224 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_FL_IN2_GPIO_Port, MOTOR_FL_IN2_Pin, GPIO_PIN_RESET);
 8001edc:	2200      	movs	r2, #0
 8001ede:	2110      	movs	r1, #16
 8001ee0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ee4:	f001 f99e 	bl	8003224 <HAL_GPIO_WritePin>
      }
      FL_MOTOR_CCR = abs(speed);
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001eee:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001ef2:	4b04      	ldr	r3, [pc, #16]	@ (8001f04 <wheel_control+0x278>)
 8001ef4:	639a      	str	r2, [r3, #56]	@ 0x38
      break;
 8001ef6:	bf00      	nop
  }
}
 8001ef8:	bf00      	nop
 8001efa:	3708      	adds	r7, #8
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	ffffbe60 	.word	0xffffbe60
 8001f04:	40000400 	.word	0x40000400

08001f08 <wheels_control>:

void wheels_control(WheelPWM pwm) {
 8001f08:	b590      	push	{r4, r7, lr}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	463c      	mov	r4, r7
 8001f10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  wheel_control(FRONT_LEFT, pwm.front_left);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	4619      	mov	r1, r3
 8001f18:	2000      	movs	r0, #0
 8001f1a:	f7ff feb7 	bl	8001c8c <wheel_control>
  wheel_control(FRONT_RIGHT, pwm.front_right);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4619      	mov	r1, r3
 8001f22:	2001      	movs	r0, #1
 8001f24:	f7ff feb2 	bl	8001c8c <wheel_control>
  wheel_control(REAR_LEFT, pwm.rear_left);
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	2002      	movs	r0, #2
 8001f2e:	f7ff fead 	bl	8001c8c <wheel_control>
  wheel_control(REAR_RIGHT, pwm.rear_right);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	4619      	mov	r1, r3
 8001f36:	2003      	movs	r0, #3
 8001f38:	f7ff fea8 	bl	8001c8c <wheel_control>
}
 8001f3c:	bf00      	nop
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd90      	pop	{r4, r7, pc}

08001f44 <movement_control>:

void movement_control(BaseVelocity base_vel) {
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b08c      	sub	sp, #48	@ 0x30
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	eef0 6a40 	vmov.f32	s13, s0
 8001f4e:	eeb0 7a60 	vmov.f32	s14, s1
 8001f52:	eef0 7a41 	vmov.f32	s15, s2
 8001f56:	edc7 6a01 	vstr	s13, [r7, #4]
 8001f5a:	ed87 7a02 	vstr	s14, [r7, #8]
 8001f5e:	edc7 7a03 	vstr	s15, [r7, #12]
  WheelVelocity target_vel = base2wheel(base_vel);
 8001f62:	edd7 6a01 	vldr	s13, [r7, #4]
 8001f66:	ed97 7a02 	vldr	s14, [r7, #8]
 8001f6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f6e:	eeb0 0a66 	vmov.f32	s0, s13
 8001f72:	eef0 0a47 	vmov.f32	s1, s14
 8001f76:	eeb0 1a67 	vmov.f32	s2, s15
 8001f7a:	f7ff fc59 	bl	8001830 <base2wheel>
 8001f7e:	eeb0 6a40 	vmov.f32	s12, s0
 8001f82:	eef0 6a60 	vmov.f32	s13, s1
 8001f86:	eeb0 7a41 	vmov.f32	s14, s2
 8001f8a:	eef0 7a61 	vmov.f32	s15, s3
 8001f8e:	ed87 6a08 	vstr	s12, [r7, #32]
 8001f92:	edc7 6a09 	vstr	s13, [r7, #36]	@ 0x24
 8001f96:	ed87 7a0a 	vstr	s14, [r7, #40]	@ 0x28
 8001f9a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
#if (PID_MODE == 1)
  WheelVelocity current_vel = read_current_velocity(encoders);
  WheelVelocity result_vel = pid_system(target_vel, current_vel);
  WheelPWM target_pwm = wheel2pwm(result_vel);
#else
  WheelPWM target_pwm = wheel2pwm(target_vel);
 8001f9e:	f107 0310 	add.w	r3, r7, #16
 8001fa2:	ed97 6a08 	vldr	s12, [r7, #32]
 8001fa6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001faa:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001fae:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001fb2:	eeb0 0a46 	vmov.f32	s0, s12
 8001fb6:	eef0 0a66 	vmov.f32	s1, s13
 8001fba:	eeb0 1a47 	vmov.f32	s2, s14
 8001fbe:	eef0 1a67 	vmov.f32	s3, s15
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff fd1c 	bl	8001a00 <wheel2pwm>
#endif
  wheels_control(target_pwm);
 8001fc8:	f107 0310 	add.w	r3, r7, #16
 8001fcc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fce:	f7ff ff9b 	bl	8001f08 <wheels_control>
}
 8001fd2:	bf00      	nop
 8001fd4:	3730      	adds	r7, #48	@ 0x30
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
	...

08001fdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe2:	4b0f      	ldr	r3, [pc, #60]	@ (8002020 <HAL_MspInit+0x44>)
 8001fe4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fe6:	4a0e      	ldr	r2, [pc, #56]	@ (8002020 <HAL_MspInit+0x44>)
 8001fe8:	f043 0301 	orr.w	r3, r3, #1
 8001fec:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fee:	4b0c      	ldr	r3, [pc, #48]	@ (8002020 <HAL_MspInit+0x44>)
 8001ff0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	607b      	str	r3, [r7, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ffa:	4b09      	ldr	r3, [pc, #36]	@ (8002020 <HAL_MspInit+0x44>)
 8001ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ffe:	4a08      	ldr	r2, [pc, #32]	@ (8002020 <HAL_MspInit+0x44>)
 8002000:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002004:	6593      	str	r3, [r2, #88]	@ 0x58
 8002006:	4b06      	ldr	r3, [pc, #24]	@ (8002020 <HAL_MspInit+0x44>)
 8002008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800200a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800200e:	603b      	str	r3, [r7, #0]
 8002010:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002012:	f001 f9c3 	bl	800339c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002016:	bf00      	nop
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40021000 	.word	0x40021000

08002024 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002028:	bf00      	nop
 800202a:	e7fd      	b.n	8002028 <NMI_Handler+0x4>

0800202c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002030:	bf00      	nop
 8002032:	e7fd      	b.n	8002030 <HardFault_Handler+0x4>

08002034 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002038:	bf00      	nop
 800203a:	e7fd      	b.n	8002038 <MemManage_Handler+0x4>

0800203c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002040:	bf00      	nop
 8002042:	e7fd      	b.n	8002040 <BusFault_Handler+0x4>

08002044 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002048:	bf00      	nop
 800204a:	e7fd      	b.n	8002048 <UsageFault_Handler+0x4>

0800204c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002050:	bf00      	nop
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800205a:	b480      	push	{r7}
 800205c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800205e:	bf00      	nop
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr

08002076 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800207a:	f000 fe2d 	bl	8002cd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}

08002082 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b086      	sub	sp, #24
 8002086:	af00      	add	r7, sp, #0
 8002088:	60f8      	str	r0, [r7, #12]
 800208a:	60b9      	str	r1, [r7, #8]
 800208c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208e:	2300      	movs	r3, #0
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	e00a      	b.n	80020aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002094:	f3af 8000 	nop.w
 8002098:	4601      	mov	r1, r0
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	1c5a      	adds	r2, r3, #1
 800209e:	60ba      	str	r2, [r7, #8]
 80020a0:	b2ca      	uxtb	r2, r1
 80020a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	3301      	adds	r3, #1
 80020a8:	617b      	str	r3, [r7, #20]
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	429a      	cmp	r2, r3
 80020b0:	dbf0      	blt.n	8002094 <_read+0x12>
  }

  return len;
 80020b2:	687b      	ldr	r3, [r7, #4]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3718      	adds	r7, #24
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020c8:	2300      	movs	r3, #0
 80020ca:	617b      	str	r3, [r7, #20]
 80020cc:	e009      	b.n	80020e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	1c5a      	adds	r2, r3, #1
 80020d2:	60ba      	str	r2, [r7, #8]
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	3301      	adds	r3, #1
 80020e0:	617b      	str	r3, [r7, #20]
 80020e2:	697a      	ldr	r2, [r7, #20]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	dbf1      	blt.n	80020ce <_write+0x12>
  }
  return len;
 80020ea:	687b      	ldr	r3, [r7, #4]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3718      	adds	r7, #24
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <_close>:

int _close(int file)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002100:	4618      	mov	r0, r3
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800211c:	605a      	str	r2, [r3, #4]
  return 0;
 800211e:	2300      	movs	r3, #0
}
 8002120:	4618      	mov	r0, r3
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <_isatty>:

int _isatty(int file)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002134:	2301      	movs	r3, #1
}
 8002136:	4618      	mov	r0, r3
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002142:	b480      	push	{r7}
 8002144:	b085      	sub	sp, #20
 8002146:	af00      	add	r7, sp, #0
 8002148:	60f8      	str	r0, [r7, #12]
 800214a:	60b9      	str	r1, [r7, #8]
 800214c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800214e:	2300      	movs	r3, #0
}
 8002150:	4618      	mov	r0, r3
 8002152:	3714      	adds	r7, #20
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002164:	4a14      	ldr	r2, [pc, #80]	@ (80021b8 <_sbrk+0x5c>)
 8002166:	4b15      	ldr	r3, [pc, #84]	@ (80021bc <_sbrk+0x60>)
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002170:	4b13      	ldr	r3, [pc, #76]	@ (80021c0 <_sbrk+0x64>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d102      	bne.n	800217e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002178:	4b11      	ldr	r3, [pc, #68]	@ (80021c0 <_sbrk+0x64>)
 800217a:	4a12      	ldr	r2, [pc, #72]	@ (80021c4 <_sbrk+0x68>)
 800217c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800217e:	4b10      	ldr	r3, [pc, #64]	@ (80021c0 <_sbrk+0x64>)
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4413      	add	r3, r2
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	429a      	cmp	r2, r3
 800218a:	d207      	bcs.n	800219c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800218c:	f004 fd1a 	bl	8006bc4 <__errno>
 8002190:	4603      	mov	r3, r0
 8002192:	220c      	movs	r2, #12
 8002194:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002196:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800219a:	e009      	b.n	80021b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800219c:	4b08      	ldr	r3, [pc, #32]	@ (80021c0 <_sbrk+0x64>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021a2:	4b07      	ldr	r3, [pc, #28]	@ (80021c0 <_sbrk+0x64>)
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4413      	add	r3, r2
 80021aa:	4a05      	ldr	r2, [pc, #20]	@ (80021c0 <_sbrk+0x64>)
 80021ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ae:	68fb      	ldr	r3, [r7, #12]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	20020000 	.word	0x20020000
 80021bc:	00000400 	.word	0x00000400
 80021c0:	20000154 	.word	0x20000154
 80021c4:	20000598 	.word	0x20000598

080021c8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80021cc:	4b06      	ldr	r3, [pc, #24]	@ (80021e8 <SystemInit+0x20>)
 80021ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d2:	4a05      	ldr	r2, [pc, #20]	@ (80021e8 <SystemInit+0x20>)
 80021d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021dc:	bf00      	nop
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	e000ed00 	.word	0xe000ed00

080021ec <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b08c      	sub	sp, #48	@ 0x30
 80021f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80021f2:	f107 030c 	add.w	r3, r7, #12
 80021f6:	2224      	movs	r2, #36	@ 0x24
 80021f8:	2100      	movs	r1, #0
 80021fa:	4618      	mov	r0, r3
 80021fc:	f004 fc94 	bl	8006b28 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002200:	463b      	mov	r3, r7
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
 8002206:	605a      	str	r2, [r3, #4]
 8002208:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800220a:	4b23      	ldr	r3, [pc, #140]	@ (8002298 <MX_TIM1_Init+0xac>)
 800220c:	4a23      	ldr	r2, [pc, #140]	@ (800229c <MX_TIM1_Init+0xb0>)
 800220e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002210:	4b21      	ldr	r3, [pc, #132]	@ (8002298 <MX_TIM1_Init+0xac>)
 8002212:	2200      	movs	r2, #0
 8002214:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002216:	4b20      	ldr	r3, [pc, #128]	@ (8002298 <MX_TIM1_Init+0xac>)
 8002218:	2200      	movs	r2, #0
 800221a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800221c:	4b1e      	ldr	r3, [pc, #120]	@ (8002298 <MX_TIM1_Init+0xac>)
 800221e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002222:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002224:	4b1c      	ldr	r3, [pc, #112]	@ (8002298 <MX_TIM1_Init+0xac>)
 8002226:	2200      	movs	r2, #0
 8002228:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800222a:	4b1b      	ldr	r3, [pc, #108]	@ (8002298 <MX_TIM1_Init+0xac>)
 800222c:	2200      	movs	r2, #0
 800222e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002230:	4b19      	ldr	r3, [pc, #100]	@ (8002298 <MX_TIM1_Init+0xac>)
 8002232:	2280      	movs	r2, #128	@ 0x80
 8002234:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002236:	2303      	movs	r3, #3
 8002238:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800223a:	2300      	movs	r3, #0
 800223c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800223e:	2301      	movs	r3, #1
 8002240:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002242:	2300      	movs	r3, #0
 8002244:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002246:	230a      	movs	r3, #10
 8002248:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800224a:	2300      	movs	r3, #0
 800224c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800224e:	2301      	movs	r3, #1
 8002250:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002252:	2300      	movs	r3, #0
 8002254:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8002256:	230a      	movs	r3, #10
 8002258:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800225a:	f107 030c 	add.w	r3, r7, #12
 800225e:	4619      	mov	r1, r3
 8002260:	480d      	ldr	r0, [pc, #52]	@ (8002298 <MX_TIM1_Init+0xac>)
 8002262:	f002 fa6b 	bl	800473c <HAL_TIM_Encoder_Init>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 800226c:	f7ff fad7 	bl	800181e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002270:	2300      	movs	r3, #0
 8002272:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002274:	2300      	movs	r3, #0
 8002276:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002278:	2300      	movs	r3, #0
 800227a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800227c:	463b      	mov	r3, r7
 800227e:	4619      	mov	r1, r3
 8002280:	4805      	ldr	r0, [pc, #20]	@ (8002298 <MX_TIM1_Init+0xac>)
 8002282:	f003 fa6f 	bl	8005764 <HAL_TIMEx_MasterConfigSynchronization>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800228c:	f7ff fac7 	bl	800181e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002290:	bf00      	nop
 8002292:	3730      	adds	r7, #48	@ 0x30
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	20000158 	.word	0x20000158
 800229c:	40012c00 	.word	0x40012c00

080022a0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b08e      	sub	sp, #56	@ 0x38
 80022a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80022aa:	2200      	movs	r2, #0
 80022ac:	601a      	str	r2, [r3, #0]
 80022ae:	605a      	str	r2, [r3, #4]
 80022b0:	609a      	str	r2, [r3, #8]
 80022b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022b4:	f107 031c 	add.w	r3, r7, #28
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022c0:	463b      	mov	r3, r7
 80022c2:	2200      	movs	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]
 80022c6:	605a      	str	r2, [r3, #4]
 80022c8:	609a      	str	r2, [r3, #8]
 80022ca:	60da      	str	r2, [r3, #12]
 80022cc:	611a      	str	r2, [r3, #16]
 80022ce:	615a      	str	r2, [r3, #20]
 80022d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022d2:	4b33      	ldr	r3, [pc, #204]	@ (80023a0 <MX_TIM2_Init+0x100>)
 80022d4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022d8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1-1;
 80022da:	4b31      	ldr	r3, [pc, #196]	@ (80023a0 <MX_TIM2_Init+0x100>)
 80022dc:	2200      	movs	r2, #0
 80022de:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022e0:	4b2f      	ldr	r3, [pc, #188]	@ (80023a0 <MX_TIM2_Init+0x100>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16799;
 80022e6:	4b2e      	ldr	r3, [pc, #184]	@ (80023a0 <MX_TIM2_Init+0x100>)
 80022e8:	f244 129f 	movw	r2, #16799	@ 0x419f
 80022ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022ee:	4b2c      	ldr	r3, [pc, #176]	@ (80023a0 <MX_TIM2_Init+0x100>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022f4:	4b2a      	ldr	r3, [pc, #168]	@ (80023a0 <MX_TIM2_Init+0x100>)
 80022f6:	2280      	movs	r2, #128	@ 0x80
 80022f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022fa:	4829      	ldr	r0, [pc, #164]	@ (80023a0 <MX_TIM2_Init+0x100>)
 80022fc:	f001 ffda 	bl	80042b4 <HAL_TIM_Base_Init>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002306:	f7ff fa8a 	bl	800181e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800230a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800230e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002310:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002314:	4619      	mov	r1, r3
 8002316:	4822      	ldr	r0, [pc, #136]	@ (80023a0 <MX_TIM2_Init+0x100>)
 8002318:	f002 fc78 	bl	8004c0c <HAL_TIM_ConfigClockSource>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002322:	f7ff fa7c 	bl	800181e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002326:	481e      	ldr	r0, [pc, #120]	@ (80023a0 <MX_TIM2_Init+0x100>)
 8002328:	f002 f894 	bl	8004454 <HAL_TIM_PWM_Init>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d001      	beq.n	8002336 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002332:	f7ff fa74 	bl	800181e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002336:	2300      	movs	r3, #0
 8002338:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800233a:	2300      	movs	r3, #0
 800233c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800233e:	f107 031c 	add.w	r3, r7, #28
 8002342:	4619      	mov	r1, r3
 8002344:	4816      	ldr	r0, [pc, #88]	@ (80023a0 <MX_TIM2_Init+0x100>)
 8002346:	f003 fa0d 	bl	8005764 <HAL_TIMEx_MasterConfigSynchronization>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002350:	f7ff fa65 	bl	800181e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002354:	2360      	movs	r3, #96	@ 0x60
 8002356:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002358:	2300      	movs	r3, #0
 800235a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800235c:	2300      	movs	r3, #0
 800235e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002360:	2300      	movs	r3, #0
 8002362:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002364:	463b      	mov	r3, r7
 8002366:	2200      	movs	r2, #0
 8002368:	4619      	mov	r1, r3
 800236a:	480d      	ldr	r0, [pc, #52]	@ (80023a0 <MX_TIM2_Init+0x100>)
 800236c:	f002 fb3a 	bl	80049e4 <HAL_TIM_PWM_ConfigChannel>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002376:	f7ff fa52 	bl	800181e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800237a:	463b      	mov	r3, r7
 800237c:	2204      	movs	r2, #4
 800237e:	4619      	mov	r1, r3
 8002380:	4807      	ldr	r0, [pc, #28]	@ (80023a0 <MX_TIM2_Init+0x100>)
 8002382:	f002 fb2f 	bl	80049e4 <HAL_TIM_PWM_ConfigChannel>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 800238c:	f7ff fa47 	bl	800181e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002390:	4803      	ldr	r0, [pc, #12]	@ (80023a0 <MX_TIM2_Init+0x100>)
 8002392:	f000 fa99 	bl	80028c8 <HAL_TIM_MspPostInit>

}
 8002396:	bf00      	nop
 8002398:	3738      	adds	r7, #56	@ 0x38
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	200001a4 	.word	0x200001a4

080023a4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b08e      	sub	sp, #56	@ 0x38
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80023ae:	2200      	movs	r2, #0
 80023b0:	601a      	str	r2, [r3, #0]
 80023b2:	605a      	str	r2, [r3, #4]
 80023b4:	609a      	str	r2, [r3, #8]
 80023b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023b8:	f107 031c 	add.w	r3, r7, #28
 80023bc:	2200      	movs	r2, #0
 80023be:	601a      	str	r2, [r3, #0]
 80023c0:	605a      	str	r2, [r3, #4]
 80023c2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023c4:	463b      	mov	r3, r7
 80023c6:	2200      	movs	r2, #0
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	605a      	str	r2, [r3, #4]
 80023cc:	609a      	str	r2, [r3, #8]
 80023ce:	60da      	str	r2, [r3, #12]
 80023d0:	611a      	str	r2, [r3, #16]
 80023d2:	615a      	str	r2, [r3, #20]
 80023d4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80023d6:	4b32      	ldr	r3, [pc, #200]	@ (80024a0 <MX_TIM3_Init+0xfc>)
 80023d8:	4a32      	ldr	r2, [pc, #200]	@ (80024a4 <MX_TIM3_Init+0x100>)
 80023da:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1-1;
 80023dc:	4b30      	ldr	r3, [pc, #192]	@ (80024a0 <MX_TIM3_Init+0xfc>)
 80023de:	2200      	movs	r2, #0
 80023e0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023e2:	4b2f      	ldr	r3, [pc, #188]	@ (80024a0 <MX_TIM3_Init+0xfc>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 16800;
 80023e8:	4b2d      	ldr	r3, [pc, #180]	@ (80024a0 <MX_TIM3_Init+0xfc>)
 80023ea:	f244 12a0 	movw	r2, #16800	@ 0x41a0
 80023ee:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023f0:	4b2b      	ldr	r3, [pc, #172]	@ (80024a0 <MX_TIM3_Init+0xfc>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023f6:	4b2a      	ldr	r3, [pc, #168]	@ (80024a0 <MX_TIM3_Init+0xfc>)
 80023f8:	2280      	movs	r2, #128	@ 0x80
 80023fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023fc:	4828      	ldr	r0, [pc, #160]	@ (80024a0 <MX_TIM3_Init+0xfc>)
 80023fe:	f001 ff59 	bl	80042b4 <HAL_TIM_Base_Init>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002408:	f7ff fa09 	bl	800181e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800240c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002410:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002412:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002416:	4619      	mov	r1, r3
 8002418:	4821      	ldr	r0, [pc, #132]	@ (80024a0 <MX_TIM3_Init+0xfc>)
 800241a:	f002 fbf7 	bl	8004c0c <HAL_TIM_ConfigClockSource>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002424:	f7ff f9fb 	bl	800181e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002428:	481d      	ldr	r0, [pc, #116]	@ (80024a0 <MX_TIM3_Init+0xfc>)
 800242a:	f002 f813 	bl	8004454 <HAL_TIM_PWM_Init>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002434:	f7ff f9f3 	bl	800181e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002438:	2300      	movs	r3, #0
 800243a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800243c:	2300      	movs	r3, #0
 800243e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002440:	f107 031c 	add.w	r3, r7, #28
 8002444:	4619      	mov	r1, r3
 8002446:	4816      	ldr	r0, [pc, #88]	@ (80024a0 <MX_TIM3_Init+0xfc>)
 8002448:	f003 f98c 	bl	8005764 <HAL_TIMEx_MasterConfigSynchronization>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002452:	f7ff f9e4 	bl	800181e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002456:	2360      	movs	r3, #96	@ 0x60
 8002458:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800245a:	2300      	movs	r3, #0
 800245c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800245e:	2300      	movs	r3, #0
 8002460:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002462:	2300      	movs	r3, #0
 8002464:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002466:	463b      	mov	r3, r7
 8002468:	2200      	movs	r2, #0
 800246a:	4619      	mov	r1, r3
 800246c:	480c      	ldr	r0, [pc, #48]	@ (80024a0 <MX_TIM3_Init+0xfc>)
 800246e:	f002 fab9 	bl	80049e4 <HAL_TIM_PWM_ConfigChannel>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002478:	f7ff f9d1 	bl	800181e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800247c:	463b      	mov	r3, r7
 800247e:	2204      	movs	r2, #4
 8002480:	4619      	mov	r1, r3
 8002482:	4807      	ldr	r0, [pc, #28]	@ (80024a0 <MX_TIM3_Init+0xfc>)
 8002484:	f002 faae 	bl	80049e4 <HAL_TIM_PWM_ConfigChannel>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800248e:	f7ff f9c6 	bl	800181e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002492:	4803      	ldr	r0, [pc, #12]	@ (80024a0 <MX_TIM3_Init+0xfc>)
 8002494:	f000 fa18 	bl	80028c8 <HAL_TIM_MspPostInit>

}
 8002498:	bf00      	nop
 800249a:	3738      	adds	r7, #56	@ 0x38
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	200001f0 	.word	0x200001f0
 80024a4:	40000400 	.word	0x40000400

080024a8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b08c      	sub	sp, #48	@ 0x30
 80024ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80024ae:	f107 030c 	add.w	r3, r7, #12
 80024b2:	2224      	movs	r2, #36	@ 0x24
 80024b4:	2100      	movs	r1, #0
 80024b6:	4618      	mov	r0, r3
 80024b8:	f004 fb36 	bl	8006b28 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024bc:	463b      	mov	r3, r7
 80024be:	2200      	movs	r2, #0
 80024c0:	601a      	str	r2, [r3, #0]
 80024c2:	605a      	str	r2, [r3, #4]
 80024c4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024c6:	4b21      	ldr	r3, [pc, #132]	@ (800254c <MX_TIM4_Init+0xa4>)
 80024c8:	4a21      	ldr	r2, [pc, #132]	@ (8002550 <MX_TIM4_Init+0xa8>)
 80024ca:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80024cc:	4b1f      	ldr	r3, [pc, #124]	@ (800254c <MX_TIM4_Init+0xa4>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024d2:	4b1e      	ldr	r3, [pc, #120]	@ (800254c <MX_TIM4_Init+0xa4>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80024d8:	4b1c      	ldr	r3, [pc, #112]	@ (800254c <MX_TIM4_Init+0xa4>)
 80024da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024de:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024e0:	4b1a      	ldr	r3, [pc, #104]	@ (800254c <MX_TIM4_Init+0xa4>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80024e6:	4b19      	ldr	r3, [pc, #100]	@ (800254c <MX_TIM4_Init+0xa4>)
 80024e8:	2280      	movs	r2, #128	@ 0x80
 80024ea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80024ec:	2303      	movs	r3, #3
 80024ee:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80024f0:	2300      	movs	r3, #0
 80024f2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80024f4:	2301      	movs	r3, #1
 80024f6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80024f8:	2300      	movs	r3, #0
 80024fa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80024fc:	230a      	movs	r3, #10
 80024fe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002500:	2300      	movs	r3, #0
 8002502:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002504:	2301      	movs	r3, #1
 8002506:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002508:	2300      	movs	r3, #0
 800250a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 800250c:	230a      	movs	r3, #10
 800250e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002510:	f107 030c 	add.w	r3, r7, #12
 8002514:	4619      	mov	r1, r3
 8002516:	480d      	ldr	r0, [pc, #52]	@ (800254c <MX_TIM4_Init+0xa4>)
 8002518:	f002 f910 	bl	800473c <HAL_TIM_Encoder_Init>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8002522:	f7ff f97c 	bl	800181e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002526:	2300      	movs	r3, #0
 8002528:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800252a:	2300      	movs	r3, #0
 800252c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800252e:	463b      	mov	r3, r7
 8002530:	4619      	mov	r1, r3
 8002532:	4806      	ldr	r0, [pc, #24]	@ (800254c <MX_TIM4_Init+0xa4>)
 8002534:	f003 f916 	bl	8005764 <HAL_TIMEx_MasterConfigSynchronization>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800253e:	f7ff f96e 	bl	800181e <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002542:	bf00      	nop
 8002544:	3730      	adds	r7, #48	@ 0x30
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	2000023c 	.word	0x2000023c
 8002550:	40000800 	.word	0x40000800

08002554 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b08c      	sub	sp, #48	@ 0x30
 8002558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800255a:	f107 030c 	add.w	r3, r7, #12
 800255e:	2224      	movs	r2, #36	@ 0x24
 8002560:	2100      	movs	r1, #0
 8002562:	4618      	mov	r0, r3
 8002564:	f004 fae0 	bl	8006b28 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002568:	463b      	mov	r3, r7
 800256a:	2200      	movs	r2, #0
 800256c:	601a      	str	r2, [r3, #0]
 800256e:	605a      	str	r2, [r3, #4]
 8002570:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002572:	4b21      	ldr	r3, [pc, #132]	@ (80025f8 <MX_TIM5_Init+0xa4>)
 8002574:	4a21      	ldr	r2, [pc, #132]	@ (80025fc <MX_TIM5_Init+0xa8>)
 8002576:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002578:	4b1f      	ldr	r3, [pc, #124]	@ (80025f8 <MX_TIM5_Init+0xa4>)
 800257a:	2200      	movs	r2, #0
 800257c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800257e:	4b1e      	ldr	r3, [pc, #120]	@ (80025f8 <MX_TIM5_Init+0xa4>)
 8002580:	2200      	movs	r2, #0
 8002582:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8002584:	4b1c      	ldr	r3, [pc, #112]	@ (80025f8 <MX_TIM5_Init+0xa4>)
 8002586:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800258a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800258c:	4b1a      	ldr	r3, [pc, #104]	@ (80025f8 <MX_TIM5_Init+0xa4>)
 800258e:	2200      	movs	r2, #0
 8002590:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002592:	4b19      	ldr	r3, [pc, #100]	@ (80025f8 <MX_TIM5_Init+0xa4>)
 8002594:	2280      	movs	r2, #128	@ 0x80
 8002596:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002598:	2303      	movs	r3, #3
 800259a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800259c:	2300      	movs	r3, #0
 800259e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025a0:	2301      	movs	r3, #1
 80025a2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80025a4:	2300      	movs	r3, #0
 80025a6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80025a8:	230a      	movs	r3, #10
 80025aa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80025ac:	2300      	movs	r3, #0
 80025ae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80025b0:	2301      	movs	r3, #1
 80025b2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80025b4:	2300      	movs	r3, #0
 80025b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80025b8:	230a      	movs	r3, #10
 80025ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80025bc:	f107 030c 	add.w	r3, r7, #12
 80025c0:	4619      	mov	r1, r3
 80025c2:	480d      	ldr	r0, [pc, #52]	@ (80025f8 <MX_TIM5_Init+0xa4>)
 80025c4:	f002 f8ba 	bl	800473c <HAL_TIM_Encoder_Init>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 80025ce:	f7ff f926 	bl	800181e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025d2:	2300      	movs	r3, #0
 80025d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025d6:	2300      	movs	r3, #0
 80025d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80025da:	463b      	mov	r3, r7
 80025dc:	4619      	mov	r1, r3
 80025de:	4806      	ldr	r0, [pc, #24]	@ (80025f8 <MX_TIM5_Init+0xa4>)
 80025e0:	f003 f8c0 	bl	8005764 <HAL_TIMEx_MasterConfigSynchronization>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80025ea:	f7ff f918 	bl	800181e <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80025ee:	bf00      	nop
 80025f0:	3730      	adds	r7, #48	@ 0x30
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	20000288 	.word	0x20000288
 80025fc:	40000c00 	.word	0x40000c00

08002600 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b08c      	sub	sp, #48	@ 0x30
 8002604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002606:	f107 030c 	add.w	r3, r7, #12
 800260a:	2224      	movs	r2, #36	@ 0x24
 800260c:	2100      	movs	r1, #0
 800260e:	4618      	mov	r0, r3
 8002610:	f004 fa8a 	bl	8006b28 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002614:	463b      	mov	r3, r7
 8002616:	2200      	movs	r2, #0
 8002618:	601a      	str	r2, [r3, #0]
 800261a:	605a      	str	r2, [r3, #4]
 800261c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800261e:	4b23      	ldr	r3, [pc, #140]	@ (80026ac <MX_TIM8_Init+0xac>)
 8002620:	4a23      	ldr	r2, [pc, #140]	@ (80026b0 <MX_TIM8_Init+0xb0>)
 8002622:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002624:	4b21      	ldr	r3, [pc, #132]	@ (80026ac <MX_TIM8_Init+0xac>)
 8002626:	2200      	movs	r2, #0
 8002628:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800262a:	4b20      	ldr	r3, [pc, #128]	@ (80026ac <MX_TIM8_Init+0xac>)
 800262c:	2200      	movs	r2, #0
 800262e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002630:	4b1e      	ldr	r3, [pc, #120]	@ (80026ac <MX_TIM8_Init+0xac>)
 8002632:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002636:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002638:	4b1c      	ldr	r3, [pc, #112]	@ (80026ac <MX_TIM8_Init+0xac>)
 800263a:	2200      	movs	r2, #0
 800263c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800263e:	4b1b      	ldr	r3, [pc, #108]	@ (80026ac <MX_TIM8_Init+0xac>)
 8002640:	2200      	movs	r2, #0
 8002642:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002644:	4b19      	ldr	r3, [pc, #100]	@ (80026ac <MX_TIM8_Init+0xac>)
 8002646:	2280      	movs	r2, #128	@ 0x80
 8002648:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800264a:	2303      	movs	r3, #3
 800264c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800264e:	2300      	movs	r3, #0
 8002650:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002652:	2301      	movs	r3, #1
 8002654:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002656:	2300      	movs	r3, #0
 8002658:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800265a:	230a      	movs	r3, #10
 800265c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800265e:	2300      	movs	r3, #0
 8002660:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002662:	2301      	movs	r3, #1
 8002664:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002666:	2300      	movs	r3, #0
 8002668:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 800266a:	230a      	movs	r3, #10
 800266c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800266e:	f107 030c 	add.w	r3, r7, #12
 8002672:	4619      	mov	r1, r3
 8002674:	480d      	ldr	r0, [pc, #52]	@ (80026ac <MX_TIM8_Init+0xac>)
 8002676:	f002 f861 	bl	800473c <HAL_TIM_Encoder_Init>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8002680:	f7ff f8cd 	bl	800181e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002684:	2300      	movs	r3, #0
 8002686:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002688:	2300      	movs	r3, #0
 800268a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800268c:	2300      	movs	r3, #0
 800268e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002690:	463b      	mov	r3, r7
 8002692:	4619      	mov	r1, r3
 8002694:	4805      	ldr	r0, [pc, #20]	@ (80026ac <MX_TIM8_Init+0xac>)
 8002696:	f003 f865 	bl	8005764 <HAL_TIMEx_MasterConfigSynchronization>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80026a0:	f7ff f8bd 	bl	800181e <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80026a4:	bf00      	nop
 80026a6:	3730      	adds	r7, #48	@ 0x30
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	200002d4 	.word	0x200002d4
 80026b0:	40013400 	.word	0x40013400

080026b4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b090      	sub	sp, #64	@ 0x40
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
 80026c4:	605a      	str	r2, [r3, #4]
 80026c6:	609a      	str	r2, [r3, #8]
 80026c8:	60da      	str	r2, [r3, #12]
 80026ca:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a5d      	ldr	r2, [pc, #372]	@ (8002848 <HAL_TIM_Encoder_MspInit+0x194>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d128      	bne.n	8002728 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026d6:	4b5d      	ldr	r3, [pc, #372]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 80026d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026da:	4a5c      	ldr	r2, [pc, #368]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 80026dc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80026e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80026e2:	4b5a      	ldr	r3, [pc, #360]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 80026e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026ee:	4b57      	ldr	r3, [pc, #348]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 80026f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026f2:	4a56      	ldr	r2, [pc, #344]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 80026f4:	f043 0304 	orr.w	r3, r3, #4
 80026f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026fa:	4b54      	ldr	r3, [pc, #336]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 80026fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026fe:	f003 0304 	and.w	r3, r3, #4
 8002702:	627b      	str	r3, [r7, #36]	@ 0x24
 8002704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002706:	2303      	movs	r3, #3
 8002708:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800270a:	2302      	movs	r3, #2
 800270c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270e:	2300      	movs	r3, #0
 8002710:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002712:	2300      	movs	r3, #0
 8002714:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002716:	2302      	movs	r3, #2
 8002718:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800271a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800271e:	4619      	mov	r1, r3
 8002720:	484b      	ldr	r0, [pc, #300]	@ (8002850 <HAL_TIM_Encoder_MspInit+0x19c>)
 8002722:	f000 fbfd 	bl	8002f20 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002726:	e08a      	b.n	800283e <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM4)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a49      	ldr	r2, [pc, #292]	@ (8002854 <HAL_TIM_Encoder_MspInit+0x1a0>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d129      	bne.n	8002786 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002732:	4b46      	ldr	r3, [pc, #280]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 8002734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002736:	4a45      	ldr	r2, [pc, #276]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 8002738:	f043 0304 	orr.w	r3, r3, #4
 800273c:	6593      	str	r3, [r2, #88]	@ 0x58
 800273e:	4b43      	ldr	r3, [pc, #268]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 8002740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002742:	f003 0304 	and.w	r3, r3, #4
 8002746:	623b      	str	r3, [r7, #32]
 8002748:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800274a:	4b40      	ldr	r3, [pc, #256]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 800274c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800274e:	4a3f      	ldr	r2, [pc, #252]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 8002750:	f043 0308 	orr.w	r3, r3, #8
 8002754:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002756:	4b3d      	ldr	r3, [pc, #244]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 8002758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800275a:	f003 0308 	and.w	r3, r3, #8
 800275e:	61fb      	str	r3, [r7, #28]
 8002760:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002762:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002766:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002768:	2302      	movs	r3, #2
 800276a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276c:	2300      	movs	r3, #0
 800276e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002770:	2300      	movs	r3, #0
 8002772:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002774:	2302      	movs	r3, #2
 8002776:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002778:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800277c:	4619      	mov	r1, r3
 800277e:	4836      	ldr	r0, [pc, #216]	@ (8002858 <HAL_TIM_Encoder_MspInit+0x1a4>)
 8002780:	f000 fbce 	bl	8002f20 <HAL_GPIO_Init>
}
 8002784:	e05b      	b.n	800283e <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM5)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a34      	ldr	r2, [pc, #208]	@ (800285c <HAL_TIM_Encoder_MspInit+0x1a8>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d129      	bne.n	80027e4 <HAL_TIM_Encoder_MspInit+0x130>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002790:	4b2e      	ldr	r3, [pc, #184]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 8002792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002794:	4a2d      	ldr	r2, [pc, #180]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 8002796:	f043 0308 	orr.w	r3, r3, #8
 800279a:	6593      	str	r3, [r2, #88]	@ 0x58
 800279c:	4b2b      	ldr	r3, [pc, #172]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 800279e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a0:	f003 0308 	and.w	r3, r3, #8
 80027a4:	61bb      	str	r3, [r7, #24]
 80027a6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027a8:	4b28      	ldr	r3, [pc, #160]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 80027aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027ac:	4a27      	ldr	r2, [pc, #156]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 80027ae:	f043 0301 	orr.w	r3, r3, #1
 80027b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027b4:	4b25      	ldr	r3, [pc, #148]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 80027b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	617b      	str	r3, [r7, #20]
 80027be:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80027c0:	2303      	movs	r3, #3
 80027c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c4:	2302      	movs	r3, #2
 80027c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c8:	2300      	movs	r3, #0
 80027ca:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027cc:	2300      	movs	r3, #0
 80027ce:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80027d0:	2302      	movs	r3, #2
 80027d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80027d8:	4619      	mov	r1, r3
 80027da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027de:	f000 fb9f 	bl	8002f20 <HAL_GPIO_Init>
}
 80027e2:	e02c      	b.n	800283e <HAL_TIM_Encoder_MspInit+0x18a>
  else if(tim_encoderHandle->Instance==TIM8)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002860 <HAL_TIM_Encoder_MspInit+0x1ac>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d127      	bne.n	800283e <HAL_TIM_Encoder_MspInit+0x18a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80027ee:	4b17      	ldr	r3, [pc, #92]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 80027f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027f2:	4a16      	ldr	r2, [pc, #88]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 80027f4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80027f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80027fa:	4b14      	ldr	r3, [pc, #80]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 80027fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002802:	613b      	str	r3, [r7, #16]
 8002804:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002806:	4b11      	ldr	r3, [pc, #68]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 8002808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800280a:	4a10      	ldr	r2, [pc, #64]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 800280c:	f043 0304 	orr.w	r3, r3, #4
 8002810:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002812:	4b0e      	ldr	r3, [pc, #56]	@ (800284c <HAL_TIM_Encoder_MspInit+0x198>)
 8002814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002816:	f003 0304 	and.w	r3, r3, #4
 800281a:	60fb      	str	r3, [r7, #12]
 800281c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800281e:	23c0      	movs	r3, #192	@ 0xc0
 8002820:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002822:	2302      	movs	r3, #2
 8002824:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002826:	2300      	movs	r3, #0
 8002828:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282a:	2300      	movs	r3, #0
 800282c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800282e:	2304      	movs	r3, #4
 8002830:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002832:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002836:	4619      	mov	r1, r3
 8002838:	4805      	ldr	r0, [pc, #20]	@ (8002850 <HAL_TIM_Encoder_MspInit+0x19c>)
 800283a:	f000 fb71 	bl	8002f20 <HAL_GPIO_Init>
}
 800283e:	bf00      	nop
 8002840:	3740      	adds	r7, #64	@ 0x40
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	40012c00 	.word	0x40012c00
 800284c:	40021000 	.word	0x40021000
 8002850:	48000800 	.word	0x48000800
 8002854:	40000800 	.word	0x40000800
 8002858:	48000c00 	.word	0x48000c00
 800285c:	40000c00 	.word	0x40000c00
 8002860:	40013400 	.word	0x40013400

08002864 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002874:	d10c      	bne.n	8002890 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002876:	4b12      	ldr	r3, [pc, #72]	@ (80028c0 <HAL_TIM_Base_MspInit+0x5c>)
 8002878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800287a:	4a11      	ldr	r2, [pc, #68]	@ (80028c0 <HAL_TIM_Base_MspInit+0x5c>)
 800287c:	f043 0301 	orr.w	r3, r3, #1
 8002880:	6593      	str	r3, [r2, #88]	@ 0x58
 8002882:	4b0f      	ldr	r3, [pc, #60]	@ (80028c0 <HAL_TIM_Base_MspInit+0x5c>)
 8002884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	60fb      	str	r3, [r7, #12]
 800288c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800288e:	e010      	b.n	80028b2 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a0b      	ldr	r2, [pc, #44]	@ (80028c4 <HAL_TIM_Base_MspInit+0x60>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d10b      	bne.n	80028b2 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800289a:	4b09      	ldr	r3, [pc, #36]	@ (80028c0 <HAL_TIM_Base_MspInit+0x5c>)
 800289c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800289e:	4a08      	ldr	r2, [pc, #32]	@ (80028c0 <HAL_TIM_Base_MspInit+0x5c>)
 80028a0:	f043 0302 	orr.w	r3, r3, #2
 80028a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80028a6:	4b06      	ldr	r3, [pc, #24]	@ (80028c0 <HAL_TIM_Base_MspInit+0x5c>)
 80028a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	60bb      	str	r3, [r7, #8]
 80028b0:	68bb      	ldr	r3, [r7, #8]
}
 80028b2:	bf00      	nop
 80028b4:	3714      	adds	r7, #20
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	40021000 	.word	0x40021000
 80028c4:	40000400 	.word	0x40000400

080028c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b08a      	sub	sp, #40	@ 0x28
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d0:	f107 0314 	add.w	r3, r7, #20
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]
 80028d8:	605a      	str	r2, [r3, #4]
 80028da:	609a      	str	r2, [r3, #8]
 80028dc:	60da      	str	r2, [r3, #12]
 80028de:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028e8:	d11c      	bne.n	8002924 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028ea:	4b21      	ldr	r3, [pc, #132]	@ (8002970 <HAL_TIM_MspPostInit+0xa8>)
 80028ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028ee:	4a20      	ldr	r2, [pc, #128]	@ (8002970 <HAL_TIM_MspPostInit+0xa8>)
 80028f0:	f043 0308 	orr.w	r3, r3, #8
 80028f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002970 <HAL_TIM_MspPostInit+0xa8>)
 80028f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	613b      	str	r3, [r7, #16]
 8002900:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PD3     ------> TIM2_CH1
    PD4     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8002902:	2318      	movs	r3, #24
 8002904:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002906:	2302      	movs	r3, #2
 8002908:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290a:	2300      	movs	r3, #0
 800290c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800290e:	2300      	movs	r3, #0
 8002910:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8002912:	2302      	movs	r3, #2
 8002914:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002916:	f107 0314 	add.w	r3, r7, #20
 800291a:	4619      	mov	r1, r3
 800291c:	4815      	ldr	r0, [pc, #84]	@ (8002974 <HAL_TIM_MspPostInit+0xac>)
 800291e:	f000 faff 	bl	8002f20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002922:	e020      	b.n	8002966 <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM3)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a13      	ldr	r2, [pc, #76]	@ (8002978 <HAL_TIM_MspPostInit+0xb0>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d11b      	bne.n	8002966 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800292e:	4b10      	ldr	r3, [pc, #64]	@ (8002970 <HAL_TIM_MspPostInit+0xa8>)
 8002930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002932:	4a0f      	ldr	r2, [pc, #60]	@ (8002970 <HAL_TIM_MspPostInit+0xa8>)
 8002934:	f043 0310 	orr.w	r3, r3, #16
 8002938:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800293a:	4b0d      	ldr	r3, [pc, #52]	@ (8002970 <HAL_TIM_MspPostInit+0xa8>)
 800293c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800293e:	f003 0310 	and.w	r3, r3, #16
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002946:	230c      	movs	r3, #12
 8002948:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800294a:	2302      	movs	r3, #2
 800294c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294e:	2300      	movs	r3, #0
 8002950:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002952:	2300      	movs	r3, #0
 8002954:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002956:	2302      	movs	r3, #2
 8002958:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800295a:	f107 0314 	add.w	r3, r7, #20
 800295e:	4619      	mov	r1, r3
 8002960:	4806      	ldr	r0, [pc, #24]	@ (800297c <HAL_TIM_MspPostInit+0xb4>)
 8002962:	f000 fadd 	bl	8002f20 <HAL_GPIO_Init>
}
 8002966:	bf00      	nop
 8002968:	3728      	adds	r7, #40	@ 0x28
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40021000 	.word	0x40021000
 8002974:	48000c00 	.word	0x48000c00
 8002978:	40000400 	.word	0x40000400
 800297c:	48001000 	.word	0x48001000

08002980 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002984:	4b22      	ldr	r3, [pc, #136]	@ (8002a10 <MX_UART4_Init+0x90>)
 8002986:	4a23      	ldr	r2, [pc, #140]	@ (8002a14 <MX_UART4_Init+0x94>)
 8002988:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800298a:	4b21      	ldr	r3, [pc, #132]	@ (8002a10 <MX_UART4_Init+0x90>)
 800298c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002990:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002992:	4b1f      	ldr	r3, [pc, #124]	@ (8002a10 <MX_UART4_Init+0x90>)
 8002994:	2200      	movs	r2, #0
 8002996:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002998:	4b1d      	ldr	r3, [pc, #116]	@ (8002a10 <MX_UART4_Init+0x90>)
 800299a:	2200      	movs	r2, #0
 800299c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800299e:	4b1c      	ldr	r3, [pc, #112]	@ (8002a10 <MX_UART4_Init+0x90>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80029a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002a10 <MX_UART4_Init+0x90>)
 80029a6:	220c      	movs	r2, #12
 80029a8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029aa:	4b19      	ldr	r3, [pc, #100]	@ (8002a10 <MX_UART4_Init+0x90>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80029b0:	4b17      	ldr	r3, [pc, #92]	@ (8002a10 <MX_UART4_Init+0x90>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029b6:	4b16      	ldr	r3, [pc, #88]	@ (8002a10 <MX_UART4_Init+0x90>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80029bc:	4b14      	ldr	r3, [pc, #80]	@ (8002a10 <MX_UART4_Init+0x90>)
 80029be:	2200      	movs	r2, #0
 80029c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029c2:	4b13      	ldr	r3, [pc, #76]	@ (8002a10 <MX_UART4_Init+0x90>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80029c8:	4811      	ldr	r0, [pc, #68]	@ (8002a10 <MX_UART4_Init+0x90>)
 80029ca:	f002 ff61 	bl	8005890 <HAL_UART_Init>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80029d4:	f7fe ff23 	bl	800181e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029d8:	2100      	movs	r1, #0
 80029da:	480d      	ldr	r0, [pc, #52]	@ (8002a10 <MX_UART4_Init+0x90>)
 80029dc:	f003 fdc4 	bl	8006568 <HAL_UARTEx_SetTxFifoThreshold>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80029e6:	f7fe ff1a 	bl	800181e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029ea:	2100      	movs	r1, #0
 80029ec:	4808      	ldr	r0, [pc, #32]	@ (8002a10 <MX_UART4_Init+0x90>)
 80029ee:	f003 fdf9 	bl	80065e4 <HAL_UARTEx_SetRxFifoThreshold>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80029f8:	f7fe ff11 	bl	800181e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80029fc:	4804      	ldr	r0, [pc, #16]	@ (8002a10 <MX_UART4_Init+0x90>)
 80029fe:	f003 fd7a 	bl	80064f6 <HAL_UARTEx_DisableFifoMode>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d001      	beq.n	8002a0c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002a08:	f7fe ff09 	bl	800181e <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002a0c:	bf00      	nop
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	20000320 	.word	0x20000320
 8002a14:	40004c00 	.word	0x40004c00

08002a18 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a1c:	4b22      	ldr	r3, [pc, #136]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a1e:	4a23      	ldr	r2, [pc, #140]	@ (8002aac <MX_USART1_UART_Init+0x94>)
 8002a20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002a22:	4b21      	ldr	r3, [pc, #132]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a2a:	4b1f      	ldr	r3, [pc, #124]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a30:	4b1d      	ldr	r3, [pc, #116]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a36:	4b1c      	ldr	r3, [pc, #112]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a3c:	4b1a      	ldr	r3, [pc, #104]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a3e:	220c      	movs	r2, #12
 8002a40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a42:	4b19      	ldr	r3, [pc, #100]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a48:	4b17      	ldr	r3, [pc, #92]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a4e:	4b16      	ldr	r3, [pc, #88]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a54:	4b14      	ldr	r3, [pc, #80]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a5a:	4b13      	ldr	r3, [pc, #76]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a60:	4811      	ldr	r0, [pc, #68]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a62:	f002 ff15 	bl	8005890 <HAL_UART_Init>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d001      	beq.n	8002a70 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002a6c:	f7fe fed7 	bl	800181e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a70:	2100      	movs	r1, #0
 8002a72:	480d      	ldr	r0, [pc, #52]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a74:	f003 fd78 	bl	8006568 <HAL_UARTEx_SetTxFifoThreshold>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002a7e:	f7fe fece 	bl	800181e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a82:	2100      	movs	r1, #0
 8002a84:	4808      	ldr	r0, [pc, #32]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a86:	f003 fdad 	bl	80065e4 <HAL_UARTEx_SetRxFifoThreshold>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002a90:	f7fe fec5 	bl	800181e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002a94:	4804      	ldr	r0, [pc, #16]	@ (8002aa8 <MX_USART1_UART_Init+0x90>)
 8002a96:	f003 fd2e 	bl	80064f6 <HAL_UARTEx_DisableFifoMode>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002aa0:	f7fe febd 	bl	800181e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002aa4:	bf00      	nop
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	200003b4 	.word	0x200003b4
 8002aac:	40013800 	.word	0x40013800

08002ab0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b0a0      	sub	sp, #128	@ 0x80
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	605a      	str	r2, [r3, #4]
 8002ac2:	609a      	str	r2, [r3, #8]
 8002ac4:	60da      	str	r2, [r3, #12]
 8002ac6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ac8:	f107 0318 	add.w	r3, r7, #24
 8002acc:	2254      	movs	r2, #84	@ 0x54
 8002ace:	2100      	movs	r1, #0
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f004 f829 	bl	8006b28 <memset>
  if(uartHandle->Instance==UART4)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a3d      	ldr	r2, [pc, #244]	@ (8002bd0 <HAL_UART_MspInit+0x120>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d137      	bne.n	8002b50 <HAL_UART_MspInit+0xa0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002ae0:	2308      	movs	r3, #8
 8002ae2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ae8:	f107 0318 	add.w	r3, r7, #24
 8002aec:	4618      	mov	r0, r3
 8002aee:	f001 f993 	bl	8003e18 <HAL_RCCEx_PeriphCLKConfig>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002af8:	f7fe fe91 	bl	800181e <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002afc:	4b35      	ldr	r3, [pc, #212]	@ (8002bd4 <HAL_UART_MspInit+0x124>)
 8002afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b00:	4a34      	ldr	r2, [pc, #208]	@ (8002bd4 <HAL_UART_MspInit+0x124>)
 8002b02:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002b06:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b08:	4b32      	ldr	r3, [pc, #200]	@ (8002bd4 <HAL_UART_MspInit+0x124>)
 8002b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b0c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b10:	617b      	str	r3, [r7, #20]
 8002b12:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b14:	4b2f      	ldr	r3, [pc, #188]	@ (8002bd4 <HAL_UART_MspInit+0x124>)
 8002b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b18:	4a2e      	ldr	r2, [pc, #184]	@ (8002bd4 <HAL_UART_MspInit+0x124>)
 8002b1a:	f043 0304 	orr.w	r3, r3, #4
 8002b1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b20:	4b2c      	ldr	r3, [pc, #176]	@ (8002bd4 <HAL_UART_MspInit+0x124>)
 8002b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b24:	f003 0304 	and.w	r3, r3, #4
 8002b28:	613b      	str	r3, [r7, #16]
 8002b2a:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002b2c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002b30:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b32:	2302      	movs	r3, #2
 8002b34:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b36:	2300      	movs	r3, #0
 8002b38:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8002b3e:	2305      	movs	r3, #5
 8002b40:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b42:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002b46:	4619      	mov	r1, r3
 8002b48:	4823      	ldr	r0, [pc, #140]	@ (8002bd8 <HAL_UART_MspInit+0x128>)
 8002b4a:	f000 f9e9 	bl	8002f20 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002b4e:	e03a      	b.n	8002bc6 <HAL_UART_MspInit+0x116>
  else if(uartHandle->Instance==USART1)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a21      	ldr	r2, [pc, #132]	@ (8002bdc <HAL_UART_MspInit+0x12c>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d135      	bne.n	8002bc6 <HAL_UART_MspInit+0x116>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b62:	f107 0318 	add.w	r3, r7, #24
 8002b66:	4618      	mov	r0, r3
 8002b68:	f001 f956 	bl	8003e18 <HAL_RCCEx_PeriphCLKConfig>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8002b72:	f7fe fe54 	bl	800181e <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b76:	4b17      	ldr	r3, [pc, #92]	@ (8002bd4 <HAL_UART_MspInit+0x124>)
 8002b78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b7a:	4a16      	ldr	r2, [pc, #88]	@ (8002bd4 <HAL_UART_MspInit+0x124>)
 8002b7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b80:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b82:	4b14      	ldr	r3, [pc, #80]	@ (8002bd4 <HAL_UART_MspInit+0x124>)
 8002b84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b8e:	4b11      	ldr	r3, [pc, #68]	@ (8002bd4 <HAL_UART_MspInit+0x124>)
 8002b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b92:	4a10      	ldr	r2, [pc, #64]	@ (8002bd4 <HAL_UART_MspInit+0x124>)
 8002b94:	f043 0304 	orr.w	r3, r3, #4
 8002b98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8002bd4 <HAL_UART_MspInit+0x124>)
 8002b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b9e:	f003 0304 	and.w	r3, r3, #4
 8002ba2:	60bb      	str	r3, [r7, #8]
 8002ba4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002ba6:	2330      	movs	r3, #48	@ 0x30
 8002ba8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002baa:	2302      	movs	r3, #2
 8002bac:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002bb6:	2307      	movs	r3, #7
 8002bb8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bba:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4805      	ldr	r0, [pc, #20]	@ (8002bd8 <HAL_UART_MspInit+0x128>)
 8002bc2:	f000 f9ad 	bl	8002f20 <HAL_GPIO_Init>
}
 8002bc6:	bf00      	nop
 8002bc8:	3780      	adds	r7, #128	@ 0x80
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	40004c00 	.word	0x40004c00
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	48000800 	.word	0x48000800
 8002bdc:	40013800 	.word	0x40013800

08002be0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002be0:	480d      	ldr	r0, [pc, #52]	@ (8002c18 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002be2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002be4:	f7ff faf0 	bl	80021c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002be8:	480c      	ldr	r0, [pc, #48]	@ (8002c1c <LoopForever+0x6>)
  ldr r1, =_edata
 8002bea:	490d      	ldr	r1, [pc, #52]	@ (8002c20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002bec:	4a0d      	ldr	r2, [pc, #52]	@ (8002c24 <LoopForever+0xe>)
  movs r3, #0
 8002bee:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002bf0:	e002      	b.n	8002bf8 <LoopCopyDataInit>

08002bf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bf6:	3304      	adds	r3, #4

08002bf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bfc:	d3f9      	bcc.n	8002bf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bfe:	4a0a      	ldr	r2, [pc, #40]	@ (8002c28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c00:	4c0a      	ldr	r4, [pc, #40]	@ (8002c2c <LoopForever+0x16>)
  movs r3, #0
 8002c02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c04:	e001      	b.n	8002c0a <LoopFillZerobss>

08002c06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c08:	3204      	adds	r2, #4

08002c0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c0c:	d3fb      	bcc.n	8002c06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c0e:	f003 ffdf 	bl	8006bd0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002c12:	f7fe fbf5 	bl	8001400 <main>

08002c16 <LoopForever>:

LoopForever:
    b LoopForever
 8002c16:	e7fe      	b.n	8002c16 <LoopForever>
  ldr   r0, =_estack
 8002c18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c20:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8002c24:	08007c34 	.word	0x08007c34
  ldr r2, =_sbss
 8002c28:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8002c2c:	20000598 	.word	0x20000598

08002c30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c30:	e7fe      	b.n	8002c30 <ADC1_2_IRQHandler>

08002c32 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b082      	sub	sp, #8
 8002c36:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c3c:	2003      	movs	r0, #3
 8002c3e:	f000 f93d 	bl	8002ebc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c42:	200f      	movs	r0, #15
 8002c44:	f000 f80e 	bl	8002c64 <HAL_InitTick>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d002      	beq.n	8002c54 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	71fb      	strb	r3, [r7, #7]
 8002c52:	e001      	b.n	8002c58 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c54:	f7ff f9c2 	bl	8001fdc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c58:	79fb      	ldrb	r3, [r7, #7]

}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3708      	adds	r7, #8
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
	...

08002c64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b084      	sub	sp, #16
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002c70:	4b16      	ldr	r3, [pc, #88]	@ (8002ccc <HAL_InitTick+0x68>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d022      	beq.n	8002cbe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002c78:	4b15      	ldr	r3, [pc, #84]	@ (8002cd0 <HAL_InitTick+0x6c>)
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	4b13      	ldr	r3, [pc, #76]	@ (8002ccc <HAL_InitTick+0x68>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002c84:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f000 f93a 	bl	8002f06 <HAL_SYSTICK_Config>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d10f      	bne.n	8002cb8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2b0f      	cmp	r3, #15
 8002c9c:	d809      	bhi.n	8002cb2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	6879      	ldr	r1, [r7, #4]
 8002ca2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002ca6:	f000 f914 	bl	8002ed2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002caa:	4a0a      	ldr	r2, [pc, #40]	@ (8002cd4 <HAL_InitTick+0x70>)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6013      	str	r3, [r2, #0]
 8002cb0:	e007      	b.n	8002cc2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	73fb      	strb	r3, [r7, #15]
 8002cb6:	e004      	b.n	8002cc2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	73fb      	strb	r3, [r7, #15]
 8002cbc:	e001      	b.n	8002cc2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002cc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3710      	adds	r7, #16
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	20000068 	.word	0x20000068
 8002cd0:	20000060 	.word	0x20000060
 8002cd4:	20000064 	.word	0x20000064

08002cd8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cdc:	4b05      	ldr	r3, [pc, #20]	@ (8002cf4 <HAL_IncTick+0x1c>)
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	4b05      	ldr	r3, [pc, #20]	@ (8002cf8 <HAL_IncTick+0x20>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	4a03      	ldr	r2, [pc, #12]	@ (8002cf4 <HAL_IncTick+0x1c>)
 8002ce8:	6013      	str	r3, [r2, #0]
}
 8002cea:	bf00      	nop
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr
 8002cf4:	20000448 	.word	0x20000448
 8002cf8:	20000068 	.word	0x20000068

08002cfc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  return uwTick;
 8002d00:	4b03      	ldr	r3, [pc, #12]	@ (8002d10 <HAL_GetTick+0x14>)
 8002d02:	681b      	ldr	r3, [r3, #0]
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	20000448 	.word	0x20000448

08002d14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d1c:	f7ff ffee 	bl	8002cfc <HAL_GetTick>
 8002d20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d2c:	d004      	beq.n	8002d38 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d2e:	4b09      	ldr	r3, [pc, #36]	@ (8002d54 <HAL_Delay+0x40>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68fa      	ldr	r2, [r7, #12]
 8002d34:	4413      	add	r3, r2
 8002d36:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d38:	bf00      	nop
 8002d3a:	f7ff ffdf 	bl	8002cfc <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	68fa      	ldr	r2, [r7, #12]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d8f7      	bhi.n	8002d3a <HAL_Delay+0x26>
  {
  }
}
 8002d4a:	bf00      	nop
 8002d4c:	bf00      	nop
 8002d4e:	3710      	adds	r7, #16
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	20000068 	.word	0x20000068

08002d58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b085      	sub	sp, #20
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f003 0307 	and.w	r3, r3, #7
 8002d66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d68:	4b0c      	ldr	r3, [pc, #48]	@ (8002d9c <__NVIC_SetPriorityGrouping+0x44>)
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d74:	4013      	ands	r3, r2
 8002d76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d8a:	4a04      	ldr	r2, [pc, #16]	@ (8002d9c <__NVIC_SetPriorityGrouping+0x44>)
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	60d3      	str	r3, [r2, #12]
}
 8002d90:	bf00      	nop
 8002d92:	3714      	adds	r7, #20
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr
 8002d9c:	e000ed00 	.word	0xe000ed00

08002da0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002da4:	4b04      	ldr	r3, [pc, #16]	@ (8002db8 <__NVIC_GetPriorityGrouping+0x18>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	0a1b      	lsrs	r3, r3, #8
 8002daa:	f003 0307 	and.w	r3, r3, #7
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr
 8002db8:	e000ed00 	.word	0xe000ed00

08002dbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	6039      	str	r1, [r7, #0]
 8002dc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	db0a      	blt.n	8002de6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	b2da      	uxtb	r2, r3
 8002dd4:	490c      	ldr	r1, [pc, #48]	@ (8002e08 <__NVIC_SetPriority+0x4c>)
 8002dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dda:	0112      	lsls	r2, r2, #4
 8002ddc:	b2d2      	uxtb	r2, r2
 8002dde:	440b      	add	r3, r1
 8002de0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002de4:	e00a      	b.n	8002dfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	b2da      	uxtb	r2, r3
 8002dea:	4908      	ldr	r1, [pc, #32]	@ (8002e0c <__NVIC_SetPriority+0x50>)
 8002dec:	79fb      	ldrb	r3, [r7, #7]
 8002dee:	f003 030f 	and.w	r3, r3, #15
 8002df2:	3b04      	subs	r3, #4
 8002df4:	0112      	lsls	r2, r2, #4
 8002df6:	b2d2      	uxtb	r2, r2
 8002df8:	440b      	add	r3, r1
 8002dfa:	761a      	strb	r2, [r3, #24]
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr
 8002e08:	e000e100 	.word	0xe000e100
 8002e0c:	e000ed00 	.word	0xe000ed00

08002e10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b089      	sub	sp, #36	@ 0x24
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f003 0307 	and.w	r3, r3, #7
 8002e22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	f1c3 0307 	rsb	r3, r3, #7
 8002e2a:	2b04      	cmp	r3, #4
 8002e2c:	bf28      	it	cs
 8002e2e:	2304      	movcs	r3, #4
 8002e30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	3304      	adds	r3, #4
 8002e36:	2b06      	cmp	r3, #6
 8002e38:	d902      	bls.n	8002e40 <NVIC_EncodePriority+0x30>
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	3b03      	subs	r3, #3
 8002e3e:	e000      	b.n	8002e42 <NVIC_EncodePriority+0x32>
 8002e40:	2300      	movs	r3, #0
 8002e42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4e:	43da      	mvns	r2, r3
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	401a      	ands	r2, r3
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e58:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e62:	43d9      	mvns	r1, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e68:	4313      	orrs	r3, r2
         );
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3724      	adds	r7, #36	@ 0x24
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
	...

08002e78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	3b01      	subs	r3, #1
 8002e84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e88:	d301      	bcc.n	8002e8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e00f      	b.n	8002eae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8002eb8 <SysTick_Config+0x40>)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3b01      	subs	r3, #1
 8002e94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e96:	210f      	movs	r1, #15
 8002e98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002e9c:	f7ff ff8e 	bl	8002dbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ea0:	4b05      	ldr	r3, [pc, #20]	@ (8002eb8 <SysTick_Config+0x40>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ea6:	4b04      	ldr	r3, [pc, #16]	@ (8002eb8 <SysTick_Config+0x40>)
 8002ea8:	2207      	movs	r2, #7
 8002eaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3708      	adds	r7, #8
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	e000e010 	.word	0xe000e010

08002ebc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	f7ff ff47 	bl	8002d58 <__NVIC_SetPriorityGrouping>
}
 8002eca:	bf00      	nop
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}

08002ed2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ed2:	b580      	push	{r7, lr}
 8002ed4:	b086      	sub	sp, #24
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	4603      	mov	r3, r0
 8002eda:	60b9      	str	r1, [r7, #8]
 8002edc:	607a      	str	r2, [r7, #4]
 8002ede:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ee0:	f7ff ff5e 	bl	8002da0 <__NVIC_GetPriorityGrouping>
 8002ee4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	68b9      	ldr	r1, [r7, #8]
 8002eea:	6978      	ldr	r0, [r7, #20]
 8002eec:	f7ff ff90 	bl	8002e10 <NVIC_EncodePriority>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ef6:	4611      	mov	r1, r2
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f7ff ff5f 	bl	8002dbc <__NVIC_SetPriority>
}
 8002efe:	bf00      	nop
 8002f00:	3718      	adds	r7, #24
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b082      	sub	sp, #8
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f7ff ffb2 	bl	8002e78 <SysTick_Config>
 8002f14:	4603      	mov	r3, r0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
	...

08002f20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b087      	sub	sp, #28
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002f2e:	e15a      	b.n	80031e6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	2101      	movs	r1, #1
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	fa01 f303 	lsl.w	r3, r1, r3
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	f000 814c 	beq.w	80031e0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f003 0303 	and.w	r3, r3, #3
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d005      	beq.n	8002f60 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d130      	bne.n	8002fc2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	2203      	movs	r2, #3
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	43db      	mvns	r3, r3
 8002f72:	693a      	ldr	r2, [r7, #16]
 8002f74:	4013      	ands	r3, r2
 8002f76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	68da      	ldr	r2, [r3, #12]
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	693a      	ldr	r2, [r7, #16]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	693a      	ldr	r2, [r7, #16]
 8002f8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f96:	2201      	movs	r2, #1
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9e:	43db      	mvns	r3, r3
 8002fa0:	693a      	ldr	r2, [r7, #16]
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	091b      	lsrs	r3, r3, #4
 8002fac:	f003 0201 	and.w	r2, r3, #1
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	693a      	ldr	r2, [r7, #16]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	693a      	ldr	r2, [r7, #16]
 8002fc0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f003 0303 	and.w	r3, r3, #3
 8002fca:	2b03      	cmp	r3, #3
 8002fcc:	d017      	beq.n	8002ffe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	2203      	movs	r2, #3
 8002fda:	fa02 f303 	lsl.w	r3, r2, r3
 8002fde:	43db      	mvns	r3, r3
 8002fe0:	693a      	ldr	r2, [r7, #16]
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff2:	693a      	ldr	r2, [r7, #16]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	693a      	ldr	r2, [r7, #16]
 8002ffc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f003 0303 	and.w	r3, r3, #3
 8003006:	2b02      	cmp	r3, #2
 8003008:	d123      	bne.n	8003052 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	08da      	lsrs	r2, r3, #3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	3208      	adds	r2, #8
 8003012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003016:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	f003 0307 	and.w	r3, r3, #7
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	220f      	movs	r2, #15
 8003022:	fa02 f303 	lsl.w	r3, r2, r3
 8003026:	43db      	mvns	r3, r3
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	4013      	ands	r3, r2
 800302c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	691a      	ldr	r2, [r3, #16]
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	f003 0307 	and.w	r3, r3, #7
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	fa02 f303 	lsl.w	r3, r2, r3
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	4313      	orrs	r3, r2
 8003042:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	08da      	lsrs	r2, r3, #3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	3208      	adds	r2, #8
 800304c:	6939      	ldr	r1, [r7, #16]
 800304e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	2203      	movs	r2, #3
 800305e:	fa02 f303 	lsl.w	r3, r2, r3
 8003062:	43db      	mvns	r3, r3
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	4013      	ands	r3, r2
 8003068:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f003 0203 	and.w	r2, r3, #3
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	fa02 f303 	lsl.w	r3, r2, r3
 800307a:	693a      	ldr	r2, [r7, #16]
 800307c:	4313      	orrs	r3, r2
 800307e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	693a      	ldr	r2, [r7, #16]
 8003084:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800308e:	2b00      	cmp	r3, #0
 8003090:	f000 80a6 	beq.w	80031e0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003094:	4b5b      	ldr	r3, [pc, #364]	@ (8003204 <HAL_GPIO_Init+0x2e4>)
 8003096:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003098:	4a5a      	ldr	r2, [pc, #360]	@ (8003204 <HAL_GPIO_Init+0x2e4>)
 800309a:	f043 0301 	orr.w	r3, r3, #1
 800309e:	6613      	str	r3, [r2, #96]	@ 0x60
 80030a0:	4b58      	ldr	r3, [pc, #352]	@ (8003204 <HAL_GPIO_Init+0x2e4>)
 80030a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030a4:	f003 0301 	and.w	r3, r3, #1
 80030a8:	60bb      	str	r3, [r7, #8]
 80030aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030ac:	4a56      	ldr	r2, [pc, #344]	@ (8003208 <HAL_GPIO_Init+0x2e8>)
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	089b      	lsrs	r3, r3, #2
 80030b2:	3302      	adds	r3, #2
 80030b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	f003 0303 	and.w	r3, r3, #3
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	220f      	movs	r2, #15
 80030c4:	fa02 f303 	lsl.w	r3, r2, r3
 80030c8:	43db      	mvns	r3, r3
 80030ca:	693a      	ldr	r2, [r7, #16]
 80030cc:	4013      	ands	r3, r2
 80030ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80030d6:	d01f      	beq.n	8003118 <HAL_GPIO_Init+0x1f8>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4a4c      	ldr	r2, [pc, #304]	@ (800320c <HAL_GPIO_Init+0x2ec>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d019      	beq.n	8003114 <HAL_GPIO_Init+0x1f4>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a4b      	ldr	r2, [pc, #300]	@ (8003210 <HAL_GPIO_Init+0x2f0>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d013      	beq.n	8003110 <HAL_GPIO_Init+0x1f0>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a4a      	ldr	r2, [pc, #296]	@ (8003214 <HAL_GPIO_Init+0x2f4>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d00d      	beq.n	800310c <HAL_GPIO_Init+0x1ec>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	4a49      	ldr	r2, [pc, #292]	@ (8003218 <HAL_GPIO_Init+0x2f8>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d007      	beq.n	8003108 <HAL_GPIO_Init+0x1e8>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	4a48      	ldr	r2, [pc, #288]	@ (800321c <HAL_GPIO_Init+0x2fc>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d101      	bne.n	8003104 <HAL_GPIO_Init+0x1e4>
 8003100:	2305      	movs	r3, #5
 8003102:	e00a      	b.n	800311a <HAL_GPIO_Init+0x1fa>
 8003104:	2306      	movs	r3, #6
 8003106:	e008      	b.n	800311a <HAL_GPIO_Init+0x1fa>
 8003108:	2304      	movs	r3, #4
 800310a:	e006      	b.n	800311a <HAL_GPIO_Init+0x1fa>
 800310c:	2303      	movs	r3, #3
 800310e:	e004      	b.n	800311a <HAL_GPIO_Init+0x1fa>
 8003110:	2302      	movs	r3, #2
 8003112:	e002      	b.n	800311a <HAL_GPIO_Init+0x1fa>
 8003114:	2301      	movs	r3, #1
 8003116:	e000      	b.n	800311a <HAL_GPIO_Init+0x1fa>
 8003118:	2300      	movs	r3, #0
 800311a:	697a      	ldr	r2, [r7, #20]
 800311c:	f002 0203 	and.w	r2, r2, #3
 8003120:	0092      	lsls	r2, r2, #2
 8003122:	4093      	lsls	r3, r2
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	4313      	orrs	r3, r2
 8003128:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800312a:	4937      	ldr	r1, [pc, #220]	@ (8003208 <HAL_GPIO_Init+0x2e8>)
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	089b      	lsrs	r3, r3, #2
 8003130:	3302      	adds	r3, #2
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003138:	4b39      	ldr	r3, [pc, #228]	@ (8003220 <HAL_GPIO_Init+0x300>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	43db      	mvns	r3, r3
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	4013      	ands	r3, r2
 8003146:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d003      	beq.n	800315c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	4313      	orrs	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800315c:	4a30      	ldr	r2, [pc, #192]	@ (8003220 <HAL_GPIO_Init+0x300>)
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003162:	4b2f      	ldr	r3, [pc, #188]	@ (8003220 <HAL_GPIO_Init+0x300>)
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	43db      	mvns	r3, r3
 800316c:	693a      	ldr	r2, [r7, #16]
 800316e:	4013      	ands	r3, r2
 8003170:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d003      	beq.n	8003186 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	4313      	orrs	r3, r2
 8003184:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003186:	4a26      	ldr	r2, [pc, #152]	@ (8003220 <HAL_GPIO_Init+0x300>)
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800318c:	4b24      	ldr	r3, [pc, #144]	@ (8003220 <HAL_GPIO_Init+0x300>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	43db      	mvns	r3, r3
 8003196:	693a      	ldr	r2, [r7, #16]
 8003198:	4013      	ands	r3, r2
 800319a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d003      	beq.n	80031b0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80031a8:	693a      	ldr	r2, [r7, #16]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80031b0:	4a1b      	ldr	r2, [pc, #108]	@ (8003220 <HAL_GPIO_Init+0x300>)
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80031b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003220 <HAL_GPIO_Init+0x300>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	43db      	mvns	r3, r3
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	4013      	ands	r3, r2
 80031c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d003      	beq.n	80031da <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80031d2:	693a      	ldr	r2, [r7, #16]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031da:	4a11      	ldr	r2, [pc, #68]	@ (8003220 <HAL_GPIO_Init+0x300>)
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	3301      	adds	r3, #1
 80031e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	fa22 f303 	lsr.w	r3, r2, r3
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	f47f ae9d 	bne.w	8002f30 <HAL_GPIO_Init+0x10>
  }
}
 80031f6:	bf00      	nop
 80031f8:	bf00      	nop
 80031fa:	371c      	adds	r7, #28
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr
 8003204:	40021000 	.word	0x40021000
 8003208:	40010000 	.word	0x40010000
 800320c:	48000400 	.word	0x48000400
 8003210:	48000800 	.word	0x48000800
 8003214:	48000c00 	.word	0x48000c00
 8003218:	48001000 	.word	0x48001000
 800321c:	48001400 	.word	0x48001400
 8003220:	40010400 	.word	0x40010400

08003224 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	460b      	mov	r3, r1
 800322e:	807b      	strh	r3, [r7, #2]
 8003230:	4613      	mov	r3, r2
 8003232:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003234:	787b      	ldrb	r3, [r7, #1]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d003      	beq.n	8003242 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800323a:	887a      	ldrh	r2, [r7, #2]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003240:	e002      	b.n	8003248 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003242:	887a      	ldrh	r2, [r7, #2]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr

08003254 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003254:	b480      	push	{r7}
 8003256:	b085      	sub	sp, #20
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d141      	bne.n	80032e6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003262:	4b4b      	ldr	r3, [pc, #300]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800326a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800326e:	d131      	bne.n	80032d4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003270:	4b47      	ldr	r3, [pc, #284]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003272:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003276:	4a46      	ldr	r2, [pc, #280]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003278:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800327c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003280:	4b43      	ldr	r3, [pc, #268]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003288:	4a41      	ldr	r2, [pc, #260]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800328a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800328e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003290:	4b40      	ldr	r3, [pc, #256]	@ (8003394 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2232      	movs	r2, #50	@ 0x32
 8003296:	fb02 f303 	mul.w	r3, r2, r3
 800329a:	4a3f      	ldr	r2, [pc, #252]	@ (8003398 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800329c:	fba2 2303 	umull	r2, r3, r2, r3
 80032a0:	0c9b      	lsrs	r3, r3, #18
 80032a2:	3301      	adds	r3, #1
 80032a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032a6:	e002      	b.n	80032ae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	3b01      	subs	r3, #1
 80032ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032ae:	4b38      	ldr	r3, [pc, #224]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032b0:	695b      	ldr	r3, [r3, #20]
 80032b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032ba:	d102      	bne.n	80032c2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1f2      	bne.n	80032a8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80032c2:	4b33      	ldr	r3, [pc, #204]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032ce:	d158      	bne.n	8003382 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e057      	b.n	8003384 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80032d4:	4b2e      	ldr	r3, [pc, #184]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032da:	4a2d      	ldr	r2, [pc, #180]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80032e4:	e04d      	b.n	8003382 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032ec:	d141      	bne.n	8003372 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80032ee:	4b28      	ldr	r3, [pc, #160]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80032f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032fa:	d131      	bne.n	8003360 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80032fc:	4b24      	ldr	r3, [pc, #144]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003302:	4a23      	ldr	r2, [pc, #140]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003304:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003308:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800330c:	4b20      	ldr	r3, [pc, #128]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003314:	4a1e      	ldr	r2, [pc, #120]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003316:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800331a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800331c:	4b1d      	ldr	r3, [pc, #116]	@ (8003394 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2232      	movs	r2, #50	@ 0x32
 8003322:	fb02 f303 	mul.w	r3, r2, r3
 8003326:	4a1c      	ldr	r2, [pc, #112]	@ (8003398 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003328:	fba2 2303 	umull	r2, r3, r2, r3
 800332c:	0c9b      	lsrs	r3, r3, #18
 800332e:	3301      	adds	r3, #1
 8003330:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003332:	e002      	b.n	800333a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	3b01      	subs	r3, #1
 8003338:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800333a:	4b15      	ldr	r3, [pc, #84]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003342:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003346:	d102      	bne.n	800334e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1f2      	bne.n	8003334 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800334e:	4b10      	ldr	r3, [pc, #64]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003356:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800335a:	d112      	bne.n	8003382 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e011      	b.n	8003384 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003360:	4b0b      	ldr	r3, [pc, #44]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003362:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003366:	4a0a      	ldr	r2, [pc, #40]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003368:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800336c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003370:	e007      	b.n	8003382 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003372:	4b07      	ldr	r3, [pc, #28]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800337a:	4a05      	ldr	r2, [pc, #20]	@ (8003390 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800337c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003380:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	3714      	adds	r7, #20
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	40007000 	.word	0x40007000
 8003394:	20000060 	.word	0x20000060
 8003398:	431bde83 	.word	0x431bde83

0800339c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80033a0:	4b05      	ldr	r3, [pc, #20]	@ (80033b8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	4a04      	ldr	r2, [pc, #16]	@ (80033b8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80033a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033aa:	6093      	str	r3, [r2, #8]
}
 80033ac:	bf00      	nop
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	40007000 	.word	0x40007000

080033bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b088      	sub	sp, #32
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e2fe      	b.n	80039cc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d075      	beq.n	80034c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033da:	4b97      	ldr	r3, [pc, #604]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f003 030c 	and.w	r3, r3, #12
 80033e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033e4:	4b94      	ldr	r3, [pc, #592]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	f003 0303 	and.w	r3, r3, #3
 80033ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	2b0c      	cmp	r3, #12
 80033f2:	d102      	bne.n	80033fa <HAL_RCC_OscConfig+0x3e>
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	2b03      	cmp	r3, #3
 80033f8:	d002      	beq.n	8003400 <HAL_RCC_OscConfig+0x44>
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	2b08      	cmp	r3, #8
 80033fe:	d10b      	bne.n	8003418 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003400:	4b8d      	ldr	r3, [pc, #564]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d05b      	beq.n	80034c4 <HAL_RCC_OscConfig+0x108>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d157      	bne.n	80034c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e2d9      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003420:	d106      	bne.n	8003430 <HAL_RCC_OscConfig+0x74>
 8003422:	4b85      	ldr	r3, [pc, #532]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a84      	ldr	r2, [pc, #528]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003428:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800342c:	6013      	str	r3, [r2, #0]
 800342e:	e01d      	b.n	800346c <HAL_RCC_OscConfig+0xb0>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003438:	d10c      	bne.n	8003454 <HAL_RCC_OscConfig+0x98>
 800343a:	4b7f      	ldr	r3, [pc, #508]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a7e      	ldr	r2, [pc, #504]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003440:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003444:	6013      	str	r3, [r2, #0]
 8003446:	4b7c      	ldr	r3, [pc, #496]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a7b      	ldr	r2, [pc, #492]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 800344c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003450:	6013      	str	r3, [r2, #0]
 8003452:	e00b      	b.n	800346c <HAL_RCC_OscConfig+0xb0>
 8003454:	4b78      	ldr	r3, [pc, #480]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a77      	ldr	r2, [pc, #476]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 800345a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800345e:	6013      	str	r3, [r2, #0]
 8003460:	4b75      	ldr	r3, [pc, #468]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a74      	ldr	r2, [pc, #464]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003466:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800346a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d013      	beq.n	800349c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003474:	f7ff fc42 	bl	8002cfc <HAL_GetTick>
 8003478:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800347a:	e008      	b.n	800348e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800347c:	f7ff fc3e 	bl	8002cfc <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b64      	cmp	r3, #100	@ 0x64
 8003488:	d901      	bls.n	800348e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e29e      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800348e:	4b6a      	ldr	r3, [pc, #424]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d0f0      	beq.n	800347c <HAL_RCC_OscConfig+0xc0>
 800349a:	e014      	b.n	80034c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800349c:	f7ff fc2e 	bl	8002cfc <HAL_GetTick>
 80034a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034a2:	e008      	b.n	80034b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034a4:	f7ff fc2a 	bl	8002cfc <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b64      	cmp	r3, #100	@ 0x64
 80034b0:	d901      	bls.n	80034b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e28a      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034b6:	4b60      	ldr	r3, [pc, #384]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d1f0      	bne.n	80034a4 <HAL_RCC_OscConfig+0xe8>
 80034c2:	e000      	b.n	80034c6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d075      	beq.n	80035be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034d2:	4b59      	ldr	r3, [pc, #356]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	f003 030c 	and.w	r3, r3, #12
 80034da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034dc:	4b56      	ldr	r3, [pc, #344]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	f003 0303 	and.w	r3, r3, #3
 80034e4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	2b0c      	cmp	r3, #12
 80034ea:	d102      	bne.n	80034f2 <HAL_RCC_OscConfig+0x136>
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d002      	beq.n	80034f8 <HAL_RCC_OscConfig+0x13c>
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	2b04      	cmp	r3, #4
 80034f6:	d11f      	bne.n	8003538 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034f8:	4b4f      	ldr	r3, [pc, #316]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003500:	2b00      	cmp	r3, #0
 8003502:	d005      	beq.n	8003510 <HAL_RCC_OscConfig+0x154>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d101      	bne.n	8003510 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e25d      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003510:	4b49      	ldr	r3, [pc, #292]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	691b      	ldr	r3, [r3, #16]
 800351c:	061b      	lsls	r3, r3, #24
 800351e:	4946      	ldr	r1, [pc, #280]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003520:	4313      	orrs	r3, r2
 8003522:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003524:	4b45      	ldr	r3, [pc, #276]	@ (800363c <HAL_RCC_OscConfig+0x280>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4618      	mov	r0, r3
 800352a:	f7ff fb9b 	bl	8002c64 <HAL_InitTick>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d043      	beq.n	80035bc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e249      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d023      	beq.n	8003588 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003540:	4b3d      	ldr	r3, [pc, #244]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a3c      	ldr	r2, [pc, #240]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003546:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800354a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354c:	f7ff fbd6 	bl	8002cfc <HAL_GetTick>
 8003550:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003552:	e008      	b.n	8003566 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003554:	f7ff fbd2 	bl	8002cfc <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b02      	cmp	r3, #2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e232      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003566:	4b34      	ldr	r3, [pc, #208]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800356e:	2b00      	cmp	r3, #0
 8003570:	d0f0      	beq.n	8003554 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003572:	4b31      	ldr	r3, [pc, #196]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	691b      	ldr	r3, [r3, #16]
 800357e:	061b      	lsls	r3, r3, #24
 8003580:	492d      	ldr	r1, [pc, #180]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003582:	4313      	orrs	r3, r2
 8003584:	604b      	str	r3, [r1, #4]
 8003586:	e01a      	b.n	80035be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003588:	4b2b      	ldr	r3, [pc, #172]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a2a      	ldr	r2, [pc, #168]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 800358e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003592:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003594:	f7ff fbb2 	bl	8002cfc <HAL_GetTick>
 8003598:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800359a:	e008      	b.n	80035ae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800359c:	f7ff fbae 	bl	8002cfc <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e20e      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80035ae:	4b22      	ldr	r3, [pc, #136]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d1f0      	bne.n	800359c <HAL_RCC_OscConfig+0x1e0>
 80035ba:	e000      	b.n	80035be <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0308 	and.w	r3, r3, #8
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d041      	beq.n	800364e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d01c      	beq.n	800360c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035d2:	4b19      	ldr	r3, [pc, #100]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 80035d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035d8:	4a17      	ldr	r2, [pc, #92]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 80035da:	f043 0301 	orr.w	r3, r3, #1
 80035de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e2:	f7ff fb8b 	bl	8002cfc <HAL_GetTick>
 80035e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035e8:	e008      	b.n	80035fc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035ea:	f7ff fb87 	bl	8002cfc <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d901      	bls.n	80035fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e1e7      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 80035fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003602:	f003 0302 	and.w	r3, r3, #2
 8003606:	2b00      	cmp	r3, #0
 8003608:	d0ef      	beq.n	80035ea <HAL_RCC_OscConfig+0x22e>
 800360a:	e020      	b.n	800364e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800360c:	4b0a      	ldr	r3, [pc, #40]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 800360e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003612:	4a09      	ldr	r2, [pc, #36]	@ (8003638 <HAL_RCC_OscConfig+0x27c>)
 8003614:	f023 0301 	bic.w	r3, r3, #1
 8003618:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800361c:	f7ff fb6e 	bl	8002cfc <HAL_GetTick>
 8003620:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003622:	e00d      	b.n	8003640 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003624:	f7ff fb6a 	bl	8002cfc <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b02      	cmp	r3, #2
 8003630:	d906      	bls.n	8003640 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e1ca      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
 8003636:	bf00      	nop
 8003638:	40021000 	.word	0x40021000
 800363c:	20000064 	.word	0x20000064
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003640:	4b8c      	ldr	r3, [pc, #560]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 8003642:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1ea      	bne.n	8003624 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0304 	and.w	r3, r3, #4
 8003656:	2b00      	cmp	r3, #0
 8003658:	f000 80a6 	beq.w	80037a8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800365c:	2300      	movs	r3, #0
 800365e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003660:	4b84      	ldr	r3, [pc, #528]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 8003662:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003664:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d101      	bne.n	8003670 <HAL_RCC_OscConfig+0x2b4>
 800366c:	2301      	movs	r3, #1
 800366e:	e000      	b.n	8003672 <HAL_RCC_OscConfig+0x2b6>
 8003670:	2300      	movs	r3, #0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d00d      	beq.n	8003692 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003676:	4b7f      	ldr	r3, [pc, #508]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 8003678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800367a:	4a7e      	ldr	r2, [pc, #504]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 800367c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003680:	6593      	str	r3, [r2, #88]	@ 0x58
 8003682:	4b7c      	ldr	r3, [pc, #496]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 8003684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003686:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800368a:	60fb      	str	r3, [r7, #12]
 800368c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800368e:	2301      	movs	r3, #1
 8003690:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003692:	4b79      	ldr	r3, [pc, #484]	@ (8003878 <HAL_RCC_OscConfig+0x4bc>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800369a:	2b00      	cmp	r3, #0
 800369c:	d118      	bne.n	80036d0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800369e:	4b76      	ldr	r3, [pc, #472]	@ (8003878 <HAL_RCC_OscConfig+0x4bc>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a75      	ldr	r2, [pc, #468]	@ (8003878 <HAL_RCC_OscConfig+0x4bc>)
 80036a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036aa:	f7ff fb27 	bl	8002cfc <HAL_GetTick>
 80036ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036b0:	e008      	b.n	80036c4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036b2:	f7ff fb23 	bl	8002cfc <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d901      	bls.n	80036c4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80036c0:	2303      	movs	r3, #3
 80036c2:	e183      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036c4:	4b6c      	ldr	r3, [pc, #432]	@ (8003878 <HAL_RCC_OscConfig+0x4bc>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d0f0      	beq.n	80036b2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d108      	bne.n	80036ea <HAL_RCC_OscConfig+0x32e>
 80036d8:	4b66      	ldr	r3, [pc, #408]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 80036da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036de:	4a65      	ldr	r2, [pc, #404]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 80036e0:	f043 0301 	orr.w	r3, r3, #1
 80036e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80036e8:	e024      	b.n	8003734 <HAL_RCC_OscConfig+0x378>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	2b05      	cmp	r3, #5
 80036f0:	d110      	bne.n	8003714 <HAL_RCC_OscConfig+0x358>
 80036f2:	4b60      	ldr	r3, [pc, #384]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 80036f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036f8:	4a5e      	ldr	r2, [pc, #376]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 80036fa:	f043 0304 	orr.w	r3, r3, #4
 80036fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003702:	4b5c      	ldr	r3, [pc, #368]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 8003704:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003708:	4a5a      	ldr	r2, [pc, #360]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 800370a:	f043 0301 	orr.w	r3, r3, #1
 800370e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003712:	e00f      	b.n	8003734 <HAL_RCC_OscConfig+0x378>
 8003714:	4b57      	ldr	r3, [pc, #348]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 8003716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800371a:	4a56      	ldr	r2, [pc, #344]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 800371c:	f023 0301 	bic.w	r3, r3, #1
 8003720:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003724:	4b53      	ldr	r3, [pc, #332]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 8003726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800372a:	4a52      	ldr	r2, [pc, #328]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 800372c:	f023 0304 	bic.w	r3, r3, #4
 8003730:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d016      	beq.n	800376a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800373c:	f7ff fade 	bl	8002cfc <HAL_GetTick>
 8003740:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003742:	e00a      	b.n	800375a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003744:	f7ff fada 	bl	8002cfc <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003752:	4293      	cmp	r3, r2
 8003754:	d901      	bls.n	800375a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e138      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800375a:	4b46      	ldr	r3, [pc, #280]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 800375c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003760:	f003 0302 	and.w	r3, r3, #2
 8003764:	2b00      	cmp	r3, #0
 8003766:	d0ed      	beq.n	8003744 <HAL_RCC_OscConfig+0x388>
 8003768:	e015      	b.n	8003796 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800376a:	f7ff fac7 	bl	8002cfc <HAL_GetTick>
 800376e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003770:	e00a      	b.n	8003788 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003772:	f7ff fac3 	bl	8002cfc <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003780:	4293      	cmp	r3, r2
 8003782:	d901      	bls.n	8003788 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e121      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003788:	4b3a      	ldr	r3, [pc, #232]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 800378a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800378e:	f003 0302 	and.w	r3, r3, #2
 8003792:	2b00      	cmp	r3, #0
 8003794:	d1ed      	bne.n	8003772 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003796:	7ffb      	ldrb	r3, [r7, #31]
 8003798:	2b01      	cmp	r3, #1
 800379a:	d105      	bne.n	80037a8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800379c:	4b35      	ldr	r3, [pc, #212]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 800379e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037a0:	4a34      	ldr	r2, [pc, #208]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 80037a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037a6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 0320 	and.w	r3, r3, #32
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d03c      	beq.n	800382e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	699b      	ldr	r3, [r3, #24]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d01c      	beq.n	80037f6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80037bc:	4b2d      	ldr	r3, [pc, #180]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 80037be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 80037c4:	f043 0301 	orr.w	r3, r3, #1
 80037c8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037cc:	f7ff fa96 	bl	8002cfc <HAL_GetTick>
 80037d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80037d2:	e008      	b.n	80037e6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037d4:	f7ff fa92 	bl	8002cfc <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e0f2      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80037e6:	4b23      	ldr	r3, [pc, #140]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 80037e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037ec:	f003 0302 	and.w	r3, r3, #2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d0ef      	beq.n	80037d4 <HAL_RCC_OscConfig+0x418>
 80037f4:	e01b      	b.n	800382e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80037f6:	4b1f      	ldr	r3, [pc, #124]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 80037f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80037fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 80037fe:	f023 0301 	bic.w	r3, r3, #1
 8003802:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003806:	f7ff fa79 	bl	8002cfc <HAL_GetTick>
 800380a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800380c:	e008      	b.n	8003820 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800380e:	f7ff fa75 	bl	8002cfc <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	2b02      	cmp	r3, #2
 800381a:	d901      	bls.n	8003820 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800381c:	2303      	movs	r3, #3
 800381e:	e0d5      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003820:	4b14      	ldr	r3, [pc, #80]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 8003822:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003826:	f003 0302 	and.w	r3, r3, #2
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1ef      	bne.n	800380e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	2b00      	cmp	r3, #0
 8003834:	f000 80c9 	beq.w	80039ca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003838:	4b0e      	ldr	r3, [pc, #56]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	f003 030c 	and.w	r3, r3, #12
 8003840:	2b0c      	cmp	r3, #12
 8003842:	f000 8083 	beq.w	800394c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	69db      	ldr	r3, [r3, #28]
 800384a:	2b02      	cmp	r3, #2
 800384c:	d15e      	bne.n	800390c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800384e:	4b09      	ldr	r3, [pc, #36]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a08      	ldr	r2, [pc, #32]	@ (8003874 <HAL_RCC_OscConfig+0x4b8>)
 8003854:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003858:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800385a:	f7ff fa4f 	bl	8002cfc <HAL_GetTick>
 800385e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003860:	e00c      	b.n	800387c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003862:	f7ff fa4b 	bl	8002cfc <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	2b02      	cmp	r3, #2
 800386e:	d905      	bls.n	800387c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003870:	2303      	movs	r3, #3
 8003872:	e0ab      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
 8003874:	40021000 	.word	0x40021000
 8003878:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800387c:	4b55      	ldr	r3, [pc, #340]	@ (80039d4 <HAL_RCC_OscConfig+0x618>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1ec      	bne.n	8003862 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003888:	4b52      	ldr	r3, [pc, #328]	@ (80039d4 <HAL_RCC_OscConfig+0x618>)
 800388a:	68da      	ldr	r2, [r3, #12]
 800388c:	4b52      	ldr	r3, [pc, #328]	@ (80039d8 <HAL_RCC_OscConfig+0x61c>)
 800388e:	4013      	ands	r3, r2
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	6a11      	ldr	r1, [r2, #32]
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003898:	3a01      	subs	r2, #1
 800389a:	0112      	lsls	r2, r2, #4
 800389c:	4311      	orrs	r1, r2
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80038a2:	0212      	lsls	r2, r2, #8
 80038a4:	4311      	orrs	r1, r2
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80038aa:	0852      	lsrs	r2, r2, #1
 80038ac:	3a01      	subs	r2, #1
 80038ae:	0552      	lsls	r2, r2, #21
 80038b0:	4311      	orrs	r1, r2
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80038b6:	0852      	lsrs	r2, r2, #1
 80038b8:	3a01      	subs	r2, #1
 80038ba:	0652      	lsls	r2, r2, #25
 80038bc:	4311      	orrs	r1, r2
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80038c2:	06d2      	lsls	r2, r2, #27
 80038c4:	430a      	orrs	r2, r1
 80038c6:	4943      	ldr	r1, [pc, #268]	@ (80039d4 <HAL_RCC_OscConfig+0x618>)
 80038c8:	4313      	orrs	r3, r2
 80038ca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038cc:	4b41      	ldr	r3, [pc, #260]	@ (80039d4 <HAL_RCC_OscConfig+0x618>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a40      	ldr	r2, [pc, #256]	@ (80039d4 <HAL_RCC_OscConfig+0x618>)
 80038d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038d6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80038d8:	4b3e      	ldr	r3, [pc, #248]	@ (80039d4 <HAL_RCC_OscConfig+0x618>)
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	4a3d      	ldr	r2, [pc, #244]	@ (80039d4 <HAL_RCC_OscConfig+0x618>)
 80038de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038e2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e4:	f7ff fa0a 	bl	8002cfc <HAL_GetTick>
 80038e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ec:	f7ff fa06 	bl	8002cfc <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e066      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038fe:	4b35      	ldr	r3, [pc, #212]	@ (80039d4 <HAL_RCC_OscConfig+0x618>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d0f0      	beq.n	80038ec <HAL_RCC_OscConfig+0x530>
 800390a:	e05e      	b.n	80039ca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800390c:	4b31      	ldr	r3, [pc, #196]	@ (80039d4 <HAL_RCC_OscConfig+0x618>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a30      	ldr	r2, [pc, #192]	@ (80039d4 <HAL_RCC_OscConfig+0x618>)
 8003912:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003916:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003918:	f7ff f9f0 	bl	8002cfc <HAL_GetTick>
 800391c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800391e:	e008      	b.n	8003932 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003920:	f7ff f9ec 	bl	8002cfc <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	2b02      	cmp	r3, #2
 800392c:	d901      	bls.n	8003932 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e04c      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003932:	4b28      	ldr	r3, [pc, #160]	@ (80039d4 <HAL_RCC_OscConfig+0x618>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d1f0      	bne.n	8003920 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800393e:	4b25      	ldr	r3, [pc, #148]	@ (80039d4 <HAL_RCC_OscConfig+0x618>)
 8003940:	68da      	ldr	r2, [r3, #12]
 8003942:	4924      	ldr	r1, [pc, #144]	@ (80039d4 <HAL_RCC_OscConfig+0x618>)
 8003944:	4b25      	ldr	r3, [pc, #148]	@ (80039dc <HAL_RCC_OscConfig+0x620>)
 8003946:	4013      	ands	r3, r2
 8003948:	60cb      	str	r3, [r1, #12]
 800394a:	e03e      	b.n	80039ca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	69db      	ldr	r3, [r3, #28]
 8003950:	2b01      	cmp	r3, #1
 8003952:	d101      	bne.n	8003958 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e039      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003958:	4b1e      	ldr	r3, [pc, #120]	@ (80039d4 <HAL_RCC_OscConfig+0x618>)
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f003 0203 	and.w	r2, r3, #3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a1b      	ldr	r3, [r3, #32]
 8003968:	429a      	cmp	r2, r3
 800396a:	d12c      	bne.n	80039c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003976:	3b01      	subs	r3, #1
 8003978:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800397a:	429a      	cmp	r2, r3
 800397c:	d123      	bne.n	80039c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003988:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800398a:	429a      	cmp	r2, r3
 800398c:	d11b      	bne.n	80039c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003998:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800399a:	429a      	cmp	r2, r3
 800399c:	d113      	bne.n	80039c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a8:	085b      	lsrs	r3, r3, #1
 80039aa:	3b01      	subs	r3, #1
 80039ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d109      	bne.n	80039c6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039bc:	085b      	lsrs	r3, r3, #1
 80039be:	3b01      	subs	r3, #1
 80039c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d001      	beq.n	80039ca <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e000      	b.n	80039cc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80039ca:	2300      	movs	r3, #0
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3720      	adds	r7, #32
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	40021000 	.word	0x40021000
 80039d8:	019f800c 	.word	0x019f800c
 80039dc:	feeefffc 	.word	0xfeeefffc

080039e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80039ea:	2300      	movs	r3, #0
 80039ec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d101      	bne.n	80039f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e11e      	b.n	8003c36 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039f8:	4b91      	ldr	r3, [pc, #580]	@ (8003c40 <HAL_RCC_ClockConfig+0x260>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 030f 	and.w	r3, r3, #15
 8003a00:	683a      	ldr	r2, [r7, #0]
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d910      	bls.n	8003a28 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a06:	4b8e      	ldr	r3, [pc, #568]	@ (8003c40 <HAL_RCC_ClockConfig+0x260>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f023 020f 	bic.w	r2, r3, #15
 8003a0e:	498c      	ldr	r1, [pc, #560]	@ (8003c40 <HAL_RCC_ClockConfig+0x260>)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a16:	4b8a      	ldr	r3, [pc, #552]	@ (8003c40 <HAL_RCC_ClockConfig+0x260>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 030f 	and.w	r3, r3, #15
 8003a1e:	683a      	ldr	r2, [r7, #0]
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d001      	beq.n	8003a28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e106      	b.n	8003c36 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d073      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	2b03      	cmp	r3, #3
 8003a3a:	d129      	bne.n	8003a90 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a3c:	4b81      	ldr	r3, [pc, #516]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d101      	bne.n	8003a4c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e0f4      	b.n	8003c36 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003a4c:	f000 f99e 	bl	8003d8c <RCC_GetSysClockFreqFromPLLSource>
 8003a50:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	4a7c      	ldr	r2, [pc, #496]	@ (8003c48 <HAL_RCC_ClockConfig+0x268>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d93f      	bls.n	8003ada <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003a5a:	4b7a      	ldr	r3, [pc, #488]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d009      	beq.n	8003a7a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d033      	beq.n	8003ada <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d12f      	bne.n	8003ada <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003a7a:	4b72      	ldr	r3, [pc, #456]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a82:	4a70      	ldr	r2, [pc, #448]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003a84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a88:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003a8a:	2380      	movs	r3, #128	@ 0x80
 8003a8c:	617b      	str	r3, [r7, #20]
 8003a8e:	e024      	b.n	8003ada <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d107      	bne.n	8003aa8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a98:	4b6a      	ldr	r3, [pc, #424]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d109      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e0c6      	b.n	8003c36 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003aa8:	4b66      	ldr	r3, [pc, #408]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d101      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e0be      	b.n	8003c36 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003ab8:	f000 f8ce 	bl	8003c58 <HAL_RCC_GetSysClockFreq>
 8003abc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	4a61      	ldr	r2, [pc, #388]	@ (8003c48 <HAL_RCC_ClockConfig+0x268>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d909      	bls.n	8003ada <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003ac6:	4b5f      	ldr	r3, [pc, #380]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ace:	4a5d      	ldr	r2, [pc, #372]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003ad0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ad4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003ad6:	2380      	movs	r3, #128	@ 0x80
 8003ad8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ada:	4b5a      	ldr	r3, [pc, #360]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	f023 0203 	bic.w	r2, r3, #3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	4957      	ldr	r1, [pc, #348]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aec:	f7ff f906 	bl	8002cfc <HAL_GetTick>
 8003af0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003af2:	e00a      	b.n	8003b0a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003af4:	f7ff f902 	bl	8002cfc <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e095      	b.n	8003c36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b0a:	4b4e      	ldr	r3, [pc, #312]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f003 020c 	and.w	r2, r3, #12
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d1eb      	bne.n	8003af4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d023      	beq.n	8003b70 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0304 	and.w	r3, r3, #4
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d005      	beq.n	8003b40 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b34:	4b43      	ldr	r3, [pc, #268]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	4a42      	ldr	r2, [pc, #264]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003b3a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003b3e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0308 	and.w	r3, r3, #8
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d007      	beq.n	8003b5c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003b4c:	4b3d      	ldr	r3, [pc, #244]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003b54:	4a3b      	ldr	r2, [pc, #236]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003b56:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003b5a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b5c:	4b39      	ldr	r3, [pc, #228]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	4936      	ldr	r1, [pc, #216]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	608b      	str	r3, [r1, #8]
 8003b6e:	e008      	b.n	8003b82 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	2b80      	cmp	r3, #128	@ 0x80
 8003b74:	d105      	bne.n	8003b82 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003b76:	4b33      	ldr	r3, [pc, #204]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	4a32      	ldr	r2, [pc, #200]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003b7c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b80:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b82:	4b2f      	ldr	r3, [pc, #188]	@ (8003c40 <HAL_RCC_ClockConfig+0x260>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 030f 	and.w	r3, r3, #15
 8003b8a:	683a      	ldr	r2, [r7, #0]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d21d      	bcs.n	8003bcc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b90:	4b2b      	ldr	r3, [pc, #172]	@ (8003c40 <HAL_RCC_ClockConfig+0x260>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f023 020f 	bic.w	r2, r3, #15
 8003b98:	4929      	ldr	r1, [pc, #164]	@ (8003c40 <HAL_RCC_ClockConfig+0x260>)
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003ba0:	f7ff f8ac 	bl	8002cfc <HAL_GetTick>
 8003ba4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ba6:	e00a      	b.n	8003bbe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ba8:	f7ff f8a8 	bl	8002cfc <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e03b      	b.n	8003c36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bbe:	4b20      	ldr	r3, [pc, #128]	@ (8003c40 <HAL_RCC_ClockConfig+0x260>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 030f 	and.w	r3, r3, #15
 8003bc6:	683a      	ldr	r2, [r7, #0]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d1ed      	bne.n	8003ba8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d008      	beq.n	8003bea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bd8:	4b1a      	ldr	r3, [pc, #104]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	4917      	ldr	r1, [pc, #92]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0308 	and.w	r3, r3, #8
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d009      	beq.n	8003c0a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bf6:	4b13      	ldr	r3, [pc, #76]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	00db      	lsls	r3, r3, #3
 8003c04:	490f      	ldr	r1, [pc, #60]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c0a:	f000 f825 	bl	8003c58 <HAL_RCC_GetSysClockFreq>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	4b0c      	ldr	r3, [pc, #48]	@ (8003c44 <HAL_RCC_ClockConfig+0x264>)
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	091b      	lsrs	r3, r3, #4
 8003c16:	f003 030f 	and.w	r3, r3, #15
 8003c1a:	490c      	ldr	r1, [pc, #48]	@ (8003c4c <HAL_RCC_ClockConfig+0x26c>)
 8003c1c:	5ccb      	ldrb	r3, [r1, r3]
 8003c1e:	f003 031f 	and.w	r3, r3, #31
 8003c22:	fa22 f303 	lsr.w	r3, r2, r3
 8003c26:	4a0a      	ldr	r2, [pc, #40]	@ (8003c50 <HAL_RCC_ClockConfig+0x270>)
 8003c28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003c2a:	4b0a      	ldr	r3, [pc, #40]	@ (8003c54 <HAL_RCC_ClockConfig+0x274>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f7ff f818 	bl	8002c64 <HAL_InitTick>
 8003c34:	4603      	mov	r3, r0
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3718      	adds	r7, #24
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	40022000 	.word	0x40022000
 8003c44:	40021000 	.word	0x40021000
 8003c48:	04c4b400 	.word	0x04c4b400
 8003c4c:	08007ac4 	.word	0x08007ac4
 8003c50:	20000060 	.word	0x20000060
 8003c54:	20000064 	.word	0x20000064

08003c58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b087      	sub	sp, #28
 8003c5c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003c5e:	4b2c      	ldr	r3, [pc, #176]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f003 030c 	and.w	r3, r3, #12
 8003c66:	2b04      	cmp	r3, #4
 8003c68:	d102      	bne.n	8003c70 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c6a:	4b2a      	ldr	r3, [pc, #168]	@ (8003d14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003c6c:	613b      	str	r3, [r7, #16]
 8003c6e:	e047      	b.n	8003d00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003c70:	4b27      	ldr	r3, [pc, #156]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f003 030c 	and.w	r3, r3, #12
 8003c78:	2b08      	cmp	r3, #8
 8003c7a:	d102      	bne.n	8003c82 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c7c:	4b26      	ldr	r3, [pc, #152]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c7e:	613b      	str	r3, [r7, #16]
 8003c80:	e03e      	b.n	8003d00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003c82:	4b23      	ldr	r3, [pc, #140]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f003 030c 	and.w	r3, r3, #12
 8003c8a:	2b0c      	cmp	r3, #12
 8003c8c:	d136      	bne.n	8003cfc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c8e:	4b20      	ldr	r3, [pc, #128]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	f003 0303 	and.w	r3, r3, #3
 8003c96:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c98:	4b1d      	ldr	r3, [pc, #116]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	091b      	lsrs	r3, r3, #4
 8003c9e:	f003 030f 	and.w	r3, r3, #15
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2b03      	cmp	r3, #3
 8003caa:	d10c      	bne.n	8003cc6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003cac:	4a1a      	ldr	r2, [pc, #104]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb4:	4a16      	ldr	r2, [pc, #88]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003cb6:	68d2      	ldr	r2, [r2, #12]
 8003cb8:	0a12      	lsrs	r2, r2, #8
 8003cba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003cbe:	fb02 f303 	mul.w	r3, r2, r3
 8003cc2:	617b      	str	r3, [r7, #20]
      break;
 8003cc4:	e00c      	b.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003cc6:	4a13      	ldr	r2, [pc, #76]	@ (8003d14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cce:	4a10      	ldr	r2, [pc, #64]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003cd0:	68d2      	ldr	r2, [r2, #12]
 8003cd2:	0a12      	lsrs	r2, r2, #8
 8003cd4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003cd8:	fb02 f303 	mul.w	r3, r2, r3
 8003cdc:	617b      	str	r3, [r7, #20]
      break;
 8003cde:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	0e5b      	lsrs	r3, r3, #25
 8003ce6:	f003 0303 	and.w	r3, r3, #3
 8003cea:	3301      	adds	r3, #1
 8003cec:	005b      	lsls	r3, r3, #1
 8003cee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003cf0:	697a      	ldr	r2, [r7, #20]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf8:	613b      	str	r3, [r7, #16]
 8003cfa:	e001      	b.n	8003d00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003d00:	693b      	ldr	r3, [r7, #16]
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	371c      	adds	r7, #28
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	40021000 	.word	0x40021000
 8003d14:	00f42400 	.word	0x00f42400
 8003d18:	007a1200 	.word	0x007a1200

08003d1c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d20:	4b03      	ldr	r3, [pc, #12]	@ (8003d30 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d22:	681b      	ldr	r3, [r3, #0]
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	20000060 	.word	0x20000060

08003d34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003d38:	f7ff fff0 	bl	8003d1c <HAL_RCC_GetHCLKFreq>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	4b06      	ldr	r3, [pc, #24]	@ (8003d58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	0a1b      	lsrs	r3, r3, #8
 8003d44:	f003 0307 	and.w	r3, r3, #7
 8003d48:	4904      	ldr	r1, [pc, #16]	@ (8003d5c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d4a:	5ccb      	ldrb	r3, [r1, r3]
 8003d4c:	f003 031f 	and.w	r3, r3, #31
 8003d50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	40021000 	.word	0x40021000
 8003d5c:	08007ad4 	.word	0x08007ad4

08003d60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003d64:	f7ff ffda 	bl	8003d1c <HAL_RCC_GetHCLKFreq>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	4b06      	ldr	r3, [pc, #24]	@ (8003d84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	0adb      	lsrs	r3, r3, #11
 8003d70:	f003 0307 	and.w	r3, r3, #7
 8003d74:	4904      	ldr	r1, [pc, #16]	@ (8003d88 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d76:	5ccb      	ldrb	r3, [r1, r3]
 8003d78:	f003 031f 	and.w	r3, r3, #31
 8003d7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	40021000 	.word	0x40021000
 8003d88:	08007ad4 	.word	0x08007ad4

08003d8c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b087      	sub	sp, #28
 8003d90:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d92:	4b1e      	ldr	r3, [pc, #120]	@ (8003e0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	f003 0303 	and.w	r3, r3, #3
 8003d9a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8003e0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	091b      	lsrs	r3, r3, #4
 8003da2:	f003 030f 	and.w	r3, r3, #15
 8003da6:	3301      	adds	r3, #1
 8003da8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	2b03      	cmp	r3, #3
 8003dae:	d10c      	bne.n	8003dca <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003db0:	4a17      	ldr	r2, [pc, #92]	@ (8003e10 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db8:	4a14      	ldr	r2, [pc, #80]	@ (8003e0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003dba:	68d2      	ldr	r2, [r2, #12]
 8003dbc:	0a12      	lsrs	r2, r2, #8
 8003dbe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003dc2:	fb02 f303 	mul.w	r3, r2, r3
 8003dc6:	617b      	str	r3, [r7, #20]
    break;
 8003dc8:	e00c      	b.n	8003de4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003dca:	4a12      	ldr	r2, [pc, #72]	@ (8003e14 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd2:	4a0e      	ldr	r2, [pc, #56]	@ (8003e0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003dd4:	68d2      	ldr	r2, [r2, #12]
 8003dd6:	0a12      	lsrs	r2, r2, #8
 8003dd8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003ddc:	fb02 f303 	mul.w	r3, r2, r3
 8003de0:	617b      	str	r3, [r7, #20]
    break;
 8003de2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003de4:	4b09      	ldr	r3, [pc, #36]	@ (8003e0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	0e5b      	lsrs	r3, r3, #25
 8003dea:	f003 0303 	and.w	r3, r3, #3
 8003dee:	3301      	adds	r3, #1
 8003df0:	005b      	lsls	r3, r3, #1
 8003df2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003df4:	697a      	ldr	r2, [r7, #20]
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dfc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003dfe:	687b      	ldr	r3, [r7, #4]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	371c      	adds	r7, #28
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	007a1200 	.word	0x007a1200
 8003e14:	00f42400 	.word	0x00f42400

08003e18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e20:	2300      	movs	r3, #0
 8003e22:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e24:	2300      	movs	r3, #0
 8003e26:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	f000 8098 	beq.w	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e36:	2300      	movs	r3, #0
 8003e38:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e3a:	4b43      	ldr	r3, [pc, #268]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d10d      	bne.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e46:	4b40      	ldr	r3, [pc, #256]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e4a:	4a3f      	ldr	r2, [pc, #252]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e50:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e52:	4b3d      	ldr	r3, [pc, #244]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e5a:	60bb      	str	r3, [r7, #8]
 8003e5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e62:	4b3a      	ldr	r3, [pc, #232]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a39      	ldr	r2, [pc, #228]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e6c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e6e:	f7fe ff45 	bl	8002cfc <HAL_GetTick>
 8003e72:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e74:	e009      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e76:	f7fe ff41 	bl	8002cfc <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d902      	bls.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	74fb      	strb	r3, [r7, #19]
        break;
 8003e88:	e005      	b.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e8a:	4b30      	ldr	r3, [pc, #192]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d0ef      	beq.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003e96:	7cfb      	ldrb	r3, [r7, #19]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d159      	bne.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e9c:	4b2a      	ldr	r3, [pc, #168]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ea2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ea6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d01e      	beq.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eb2:	697a      	ldr	r2, [r7, #20]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d019      	beq.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003eb8:	4b23      	ldr	r3, [pc, #140]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ebe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ec2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ec4:	4b20      	ldr	r3, [pc, #128]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eca:	4a1f      	ldr	r2, [pc, #124]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ed0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ed4:	4b1c      	ldr	r3, [pc, #112]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eda:	4a1b      	ldr	r2, [pc, #108]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003edc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ee0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ee4:	4a18      	ldr	r2, [pc, #96]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d016      	beq.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef6:	f7fe ff01 	bl	8002cfc <HAL_GetTick>
 8003efa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003efc:	e00b      	b.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003efe:	f7fe fefd 	bl	8002cfc <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d902      	bls.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	74fb      	strb	r3, [r7, #19]
            break;
 8003f14:	e006      	b.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f16:	4b0c      	ldr	r3, [pc, #48]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d0ec      	beq.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003f24:	7cfb      	ldrb	r3, [r7, #19]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d10b      	bne.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f2a:	4b07      	ldr	r3, [pc, #28]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f30:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f38:	4903      	ldr	r1, [pc, #12]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003f40:	e008      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f42:	7cfb      	ldrb	r3, [r7, #19]
 8003f44:	74bb      	strb	r3, [r7, #18]
 8003f46:	e005      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f50:	7cfb      	ldrb	r3, [r7, #19]
 8003f52:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f54:	7c7b      	ldrb	r3, [r7, #17]
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d105      	bne.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f5a:	4ba7      	ldr	r3, [pc, #668]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f5e:	4aa6      	ldr	r2, [pc, #664]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f64:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00a      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f72:	4ba1      	ldr	r3, [pc, #644]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f78:	f023 0203 	bic.w	r2, r3, #3
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	499d      	ldr	r1, [pc, #628]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0302 	and.w	r3, r3, #2
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d00a      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f94:	4b98      	ldr	r3, [pc, #608]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f9a:	f023 020c 	bic.w	r2, r3, #12
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	4995      	ldr	r1, [pc, #596]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0304 	and.w	r3, r3, #4
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00a      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fb6:	4b90      	ldr	r3, [pc, #576]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fbc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	498c      	ldr	r1, [pc, #560]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0308 	and.w	r3, r3, #8
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d00a      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fd8:	4b87      	ldr	r3, [pc, #540]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fde:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	4984      	ldr	r1, [pc, #528]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0310 	and.w	r3, r3, #16
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d00a      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ffa:	4b7f      	ldr	r3, [pc, #508]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004000:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	497b      	ldr	r1, [pc, #492]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800400a:	4313      	orrs	r3, r2
 800400c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0320 	and.w	r3, r3, #32
 8004018:	2b00      	cmp	r3, #0
 800401a:	d00a      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800401c:	4b76      	ldr	r3, [pc, #472]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800401e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004022:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	4973      	ldr	r1, [pc, #460]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800402c:	4313      	orrs	r3, r2
 800402e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00a      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800403e:	4b6e      	ldr	r3, [pc, #440]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004044:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	69db      	ldr	r3, [r3, #28]
 800404c:	496a      	ldr	r1, [pc, #424]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800404e:	4313      	orrs	r3, r2
 8004050:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800405c:	2b00      	cmp	r3, #0
 800405e:	d00a      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004060:	4b65      	ldr	r3, [pc, #404]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004066:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a1b      	ldr	r3, [r3, #32]
 800406e:	4962      	ldr	r1, [pc, #392]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004070:	4313      	orrs	r3, r2
 8004072:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800407e:	2b00      	cmp	r3, #0
 8004080:	d00a      	beq.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004082:	4b5d      	ldr	r3, [pc, #372]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004088:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004090:	4959      	ldr	r1, [pc, #356]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004092:	4313      	orrs	r3, r2
 8004094:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d00a      	beq.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80040a4:	4b54      	ldr	r3, [pc, #336]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040aa:	f023 0203 	bic.w	r2, r3, #3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b2:	4951      	ldr	r1, [pc, #324]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00a      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040c6:	4b4c      	ldr	r3, [pc, #304]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040cc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d4:	4948      	ldr	r1, [pc, #288]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d015      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80040e8:	4b43      	ldr	r3, [pc, #268]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f6:	4940      	ldr	r1, [pc, #256]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004102:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004106:	d105      	bne.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004108:	4b3b      	ldr	r3, [pc, #236]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	4a3a      	ldr	r2, [pc, #232]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800410e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004112:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800411c:	2b00      	cmp	r3, #0
 800411e:	d015      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004120:	4b35      	ldr	r3, [pc, #212]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004126:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800412e:	4932      	ldr	r1, [pc, #200]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004130:	4313      	orrs	r3, r2
 8004132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800413a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800413e:	d105      	bne.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004140:	4b2d      	ldr	r3, [pc, #180]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	4a2c      	ldr	r2, [pc, #176]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004146:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800414a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d015      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004158:	4b27      	ldr	r3, [pc, #156]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800415a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800415e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004166:	4924      	ldr	r1, [pc, #144]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004168:	4313      	orrs	r3, r2
 800416a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004172:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004176:	d105      	bne.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004178:	4b1f      	ldr	r3, [pc, #124]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	4a1e      	ldr	r2, [pc, #120]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800417e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004182:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d015      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004190:	4b19      	ldr	r3, [pc, #100]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004196:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800419e:	4916      	ldr	r1, [pc, #88]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041ae:	d105      	bne.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041b0:	4b11      	ldr	r3, [pc, #68]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	4a10      	ldr	r2, [pc, #64]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041ba:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d019      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041c8:	4b0b      	ldr	r3, [pc, #44]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d6:	4908      	ldr	r1, [pc, #32]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041e6:	d109      	bne.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041e8:	4b03      	ldr	r3, [pc, #12]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	4a02      	ldr	r2, [pc, #8]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041f2:	60d3      	str	r3, [r2, #12]
 80041f4:	e002      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80041f6:	bf00      	nop
 80041f8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d015      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004208:	4b29      	ldr	r3, [pc, #164]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800420a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800420e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004216:	4926      	ldr	r1, [pc, #152]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004218:	4313      	orrs	r3, r2
 800421a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004222:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004226:	d105      	bne.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004228:	4b21      	ldr	r3, [pc, #132]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	4a20      	ldr	r2, [pc, #128]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800422e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004232:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d015      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004240:	4b1b      	ldr	r3, [pc, #108]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004246:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800424e:	4918      	ldr	r1, [pc, #96]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004250:	4313      	orrs	r3, r2
 8004252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800425a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800425e:	d105      	bne.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004260:	4b13      	ldr	r3, [pc, #76]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	4a12      	ldr	r2, [pc, #72]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004266:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800426a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d015      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004278:	4b0d      	ldr	r3, [pc, #52]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800427a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800427e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004286:	490a      	ldr	r1, [pc, #40]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004288:	4313      	orrs	r3, r2
 800428a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004292:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004296:	d105      	bne.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004298:	4b05      	ldr	r3, [pc, #20]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	4a04      	ldr	r2, [pc, #16]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800429e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80042a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3718      	adds	r7, #24
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	40021000 	.word	0x40021000

080042b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d101      	bne.n	80042c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e049      	b.n	800435a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d106      	bne.n	80042e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f7fe fac2 	bl	8002864 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2202      	movs	r2, #2
 80042e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	3304      	adds	r3, #4
 80042f0:	4619      	mov	r1, r3
 80042f2:	4610      	mov	r0, r2
 80042f4:	f000 fd96 	bl	8004e24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3708      	adds	r7, #8
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
	...

08004364 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004364:	b480      	push	{r7}
 8004366:	b085      	sub	sp, #20
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004372:	b2db      	uxtb	r3, r3
 8004374:	2b01      	cmp	r3, #1
 8004376:	d001      	beq.n	800437c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e054      	b.n	8004426 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2202      	movs	r2, #2
 8004380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68da      	ldr	r2, [r3, #12]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f042 0201 	orr.w	r2, r2, #1
 8004392:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a26      	ldr	r2, [pc, #152]	@ (8004434 <HAL_TIM_Base_Start_IT+0xd0>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d022      	beq.n	80043e4 <HAL_TIM_Base_Start_IT+0x80>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043a6:	d01d      	beq.n	80043e4 <HAL_TIM_Base_Start_IT+0x80>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a22      	ldr	r2, [pc, #136]	@ (8004438 <HAL_TIM_Base_Start_IT+0xd4>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d018      	beq.n	80043e4 <HAL_TIM_Base_Start_IT+0x80>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a21      	ldr	r2, [pc, #132]	@ (800443c <HAL_TIM_Base_Start_IT+0xd8>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d013      	beq.n	80043e4 <HAL_TIM_Base_Start_IT+0x80>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a1f      	ldr	r2, [pc, #124]	@ (8004440 <HAL_TIM_Base_Start_IT+0xdc>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d00e      	beq.n	80043e4 <HAL_TIM_Base_Start_IT+0x80>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a1e      	ldr	r2, [pc, #120]	@ (8004444 <HAL_TIM_Base_Start_IT+0xe0>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d009      	beq.n	80043e4 <HAL_TIM_Base_Start_IT+0x80>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a1c      	ldr	r2, [pc, #112]	@ (8004448 <HAL_TIM_Base_Start_IT+0xe4>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d004      	beq.n	80043e4 <HAL_TIM_Base_Start_IT+0x80>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a1b      	ldr	r2, [pc, #108]	@ (800444c <HAL_TIM_Base_Start_IT+0xe8>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d115      	bne.n	8004410 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689a      	ldr	r2, [r3, #8]
 80043ea:	4b19      	ldr	r3, [pc, #100]	@ (8004450 <HAL_TIM_Base_Start_IT+0xec>)
 80043ec:	4013      	ands	r3, r2
 80043ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2b06      	cmp	r3, #6
 80043f4:	d015      	beq.n	8004422 <HAL_TIM_Base_Start_IT+0xbe>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043fc:	d011      	beq.n	8004422 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f042 0201 	orr.w	r2, r2, #1
 800440c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800440e:	e008      	b.n	8004422 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f042 0201 	orr.w	r2, r2, #1
 800441e:	601a      	str	r2, [r3, #0]
 8004420:	e000      	b.n	8004424 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004422:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004424:	2300      	movs	r3, #0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3714      	adds	r7, #20
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	40012c00 	.word	0x40012c00
 8004438:	40000400 	.word	0x40000400
 800443c:	40000800 	.word	0x40000800
 8004440:	40000c00 	.word	0x40000c00
 8004444:	40013400 	.word	0x40013400
 8004448:	40014000 	.word	0x40014000
 800444c:	40015000 	.word	0x40015000
 8004450:	00010007 	.word	0x00010007

08004454 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d101      	bne.n	8004466 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e049      	b.n	80044fa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d106      	bne.n	8004480 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 f841 	bl	8004502 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2202      	movs	r2, #2
 8004484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	3304      	adds	r3, #4
 8004490:	4619      	mov	r1, r3
 8004492:	4610      	mov	r0, r2
 8004494:	f000 fcc6 	bl	8004e24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3708      	adds	r7, #8
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}

08004502 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004502:	b480      	push	{r7}
 8004504:	b083      	sub	sp, #12
 8004506:	af00      	add	r7, sp, #0
 8004508:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800450a:	bf00      	nop
 800450c:	370c      	adds	r7, #12
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
	...

08004518 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d109      	bne.n	800453c <HAL_TIM_PWM_Start+0x24>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800452e:	b2db      	uxtb	r3, r3
 8004530:	2b01      	cmp	r3, #1
 8004532:	bf14      	ite	ne
 8004534:	2301      	movne	r3, #1
 8004536:	2300      	moveq	r3, #0
 8004538:	b2db      	uxtb	r3, r3
 800453a:	e03c      	b.n	80045b6 <HAL_TIM_PWM_Start+0x9e>
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	2b04      	cmp	r3, #4
 8004540:	d109      	bne.n	8004556 <HAL_TIM_PWM_Start+0x3e>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004548:	b2db      	uxtb	r3, r3
 800454a:	2b01      	cmp	r3, #1
 800454c:	bf14      	ite	ne
 800454e:	2301      	movne	r3, #1
 8004550:	2300      	moveq	r3, #0
 8004552:	b2db      	uxtb	r3, r3
 8004554:	e02f      	b.n	80045b6 <HAL_TIM_PWM_Start+0x9e>
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	2b08      	cmp	r3, #8
 800455a:	d109      	bne.n	8004570 <HAL_TIM_PWM_Start+0x58>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004562:	b2db      	uxtb	r3, r3
 8004564:	2b01      	cmp	r3, #1
 8004566:	bf14      	ite	ne
 8004568:	2301      	movne	r3, #1
 800456a:	2300      	moveq	r3, #0
 800456c:	b2db      	uxtb	r3, r3
 800456e:	e022      	b.n	80045b6 <HAL_TIM_PWM_Start+0x9e>
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	2b0c      	cmp	r3, #12
 8004574:	d109      	bne.n	800458a <HAL_TIM_PWM_Start+0x72>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800457c:	b2db      	uxtb	r3, r3
 800457e:	2b01      	cmp	r3, #1
 8004580:	bf14      	ite	ne
 8004582:	2301      	movne	r3, #1
 8004584:	2300      	moveq	r3, #0
 8004586:	b2db      	uxtb	r3, r3
 8004588:	e015      	b.n	80045b6 <HAL_TIM_PWM_Start+0x9e>
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	2b10      	cmp	r3, #16
 800458e:	d109      	bne.n	80045a4 <HAL_TIM_PWM_Start+0x8c>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004596:	b2db      	uxtb	r3, r3
 8004598:	2b01      	cmp	r3, #1
 800459a:	bf14      	ite	ne
 800459c:	2301      	movne	r3, #1
 800459e:	2300      	moveq	r3, #0
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	e008      	b.n	80045b6 <HAL_TIM_PWM_Start+0x9e>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	bf14      	ite	ne
 80045b0:	2301      	movne	r3, #1
 80045b2:	2300      	moveq	r3, #0
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d001      	beq.n	80045be <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e0a6      	b.n	800470c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d104      	bne.n	80045ce <HAL_TIM_PWM_Start+0xb6>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2202      	movs	r2, #2
 80045c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045cc:	e023      	b.n	8004616 <HAL_TIM_PWM_Start+0xfe>
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	2b04      	cmp	r3, #4
 80045d2:	d104      	bne.n	80045de <HAL_TIM_PWM_Start+0xc6>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2202      	movs	r2, #2
 80045d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045dc:	e01b      	b.n	8004616 <HAL_TIM_PWM_Start+0xfe>
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	2b08      	cmp	r3, #8
 80045e2:	d104      	bne.n	80045ee <HAL_TIM_PWM_Start+0xd6>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2202      	movs	r2, #2
 80045e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045ec:	e013      	b.n	8004616 <HAL_TIM_PWM_Start+0xfe>
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	2b0c      	cmp	r3, #12
 80045f2:	d104      	bne.n	80045fe <HAL_TIM_PWM_Start+0xe6>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2202      	movs	r2, #2
 80045f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80045fc:	e00b      	b.n	8004616 <HAL_TIM_PWM_Start+0xfe>
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	2b10      	cmp	r3, #16
 8004602:	d104      	bne.n	800460e <HAL_TIM_PWM_Start+0xf6>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2202      	movs	r2, #2
 8004608:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800460c:	e003      	b.n	8004616 <HAL_TIM_PWM_Start+0xfe>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2202      	movs	r2, #2
 8004612:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2201      	movs	r2, #1
 800461c:	6839      	ldr	r1, [r7, #0]
 800461e:	4618      	mov	r0, r3
 8004620:	f001 f87a 	bl	8005718 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a3a      	ldr	r2, [pc, #232]	@ (8004714 <HAL_TIM_PWM_Start+0x1fc>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d018      	beq.n	8004660 <HAL_TIM_PWM_Start+0x148>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a39      	ldr	r2, [pc, #228]	@ (8004718 <HAL_TIM_PWM_Start+0x200>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d013      	beq.n	8004660 <HAL_TIM_PWM_Start+0x148>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a37      	ldr	r2, [pc, #220]	@ (800471c <HAL_TIM_PWM_Start+0x204>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d00e      	beq.n	8004660 <HAL_TIM_PWM_Start+0x148>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a36      	ldr	r2, [pc, #216]	@ (8004720 <HAL_TIM_PWM_Start+0x208>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d009      	beq.n	8004660 <HAL_TIM_PWM_Start+0x148>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a34      	ldr	r2, [pc, #208]	@ (8004724 <HAL_TIM_PWM_Start+0x20c>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d004      	beq.n	8004660 <HAL_TIM_PWM_Start+0x148>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a33      	ldr	r2, [pc, #204]	@ (8004728 <HAL_TIM_PWM_Start+0x210>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d101      	bne.n	8004664 <HAL_TIM_PWM_Start+0x14c>
 8004660:	2301      	movs	r3, #1
 8004662:	e000      	b.n	8004666 <HAL_TIM_PWM_Start+0x14e>
 8004664:	2300      	movs	r3, #0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d007      	beq.n	800467a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004678:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a25      	ldr	r2, [pc, #148]	@ (8004714 <HAL_TIM_PWM_Start+0x1fc>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d022      	beq.n	80046ca <HAL_TIM_PWM_Start+0x1b2>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800468c:	d01d      	beq.n	80046ca <HAL_TIM_PWM_Start+0x1b2>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a26      	ldr	r2, [pc, #152]	@ (800472c <HAL_TIM_PWM_Start+0x214>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d018      	beq.n	80046ca <HAL_TIM_PWM_Start+0x1b2>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a24      	ldr	r2, [pc, #144]	@ (8004730 <HAL_TIM_PWM_Start+0x218>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d013      	beq.n	80046ca <HAL_TIM_PWM_Start+0x1b2>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a23      	ldr	r2, [pc, #140]	@ (8004734 <HAL_TIM_PWM_Start+0x21c>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d00e      	beq.n	80046ca <HAL_TIM_PWM_Start+0x1b2>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a19      	ldr	r2, [pc, #100]	@ (8004718 <HAL_TIM_PWM_Start+0x200>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d009      	beq.n	80046ca <HAL_TIM_PWM_Start+0x1b2>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a18      	ldr	r2, [pc, #96]	@ (800471c <HAL_TIM_PWM_Start+0x204>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d004      	beq.n	80046ca <HAL_TIM_PWM_Start+0x1b2>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a18      	ldr	r2, [pc, #96]	@ (8004728 <HAL_TIM_PWM_Start+0x210>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d115      	bne.n	80046f6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	4b19      	ldr	r3, [pc, #100]	@ (8004738 <HAL_TIM_PWM_Start+0x220>)
 80046d2:	4013      	ands	r3, r2
 80046d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2b06      	cmp	r3, #6
 80046da:	d015      	beq.n	8004708 <HAL_TIM_PWM_Start+0x1f0>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046e2:	d011      	beq.n	8004708 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f042 0201 	orr.w	r2, r2, #1
 80046f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046f4:	e008      	b.n	8004708 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f042 0201 	orr.w	r2, r2, #1
 8004704:	601a      	str	r2, [r3, #0]
 8004706:	e000      	b.n	800470a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004708:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3710      	adds	r7, #16
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	40012c00 	.word	0x40012c00
 8004718:	40013400 	.word	0x40013400
 800471c:	40014000 	.word	0x40014000
 8004720:	40014400 	.word	0x40014400
 8004724:	40014800 	.word	0x40014800
 8004728:	40015000 	.word	0x40015000
 800472c:	40000400 	.word	0x40000400
 8004730:	40000800 	.word	0x40000800
 8004734:	40000c00 	.word	0x40000c00
 8004738:	00010007 	.word	0x00010007

0800473c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b086      	sub	sp, #24
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d101      	bne.n	8004750 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e097      	b.n	8004880 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004756:	b2db      	uxtb	r3, r3
 8004758:	2b00      	cmp	r3, #0
 800475a:	d106      	bne.n	800476a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f7fd ffa5 	bl	80026b4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2202      	movs	r2, #2
 800476e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	687a      	ldr	r2, [r7, #4]
 800477a:	6812      	ldr	r2, [r2, #0]
 800477c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004780:	f023 0307 	bic.w	r3, r3, #7
 8004784:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	3304      	adds	r3, #4
 800478e:	4619      	mov	r1, r3
 8004790:	4610      	mov	r0, r2
 8004792:	f000 fb47 	bl	8004e24 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	699b      	ldr	r3, [r3, #24]
 80047a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	6a1b      	ldr	r3, [r3, #32]
 80047ac:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	697a      	ldr	r2, [r7, #20]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047be:	f023 0303 	bic.w	r3, r3, #3
 80047c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	689a      	ldr	r2, [r3, #8]
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	699b      	ldr	r3, [r3, #24]
 80047cc:	021b      	lsls	r3, r3, #8
 80047ce:	4313      	orrs	r3, r2
 80047d0:	693a      	ldr	r2, [r7, #16]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80047dc:	f023 030c 	bic.w	r3, r3, #12
 80047e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80047e8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	68da      	ldr	r2, [r3, #12]
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	69db      	ldr	r3, [r3, #28]
 80047f6:	021b      	lsls	r3, r3, #8
 80047f8:	4313      	orrs	r3, r2
 80047fa:	693a      	ldr	r2, [r7, #16]
 80047fc:	4313      	orrs	r3, r2
 80047fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	011a      	lsls	r2, r3, #4
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	6a1b      	ldr	r3, [r3, #32]
 800480a:	031b      	lsls	r3, r3, #12
 800480c:	4313      	orrs	r3, r2
 800480e:	693a      	ldr	r2, [r7, #16]
 8004810:	4313      	orrs	r3, r2
 8004812:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800481a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004822:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685a      	ldr	r2, [r3, #4]
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	695b      	ldr	r3, [r3, #20]
 800482c:	011b      	lsls	r3, r3, #4
 800482e:	4313      	orrs	r3, r2
 8004830:	68fa      	ldr	r2, [r7, #12]
 8004832:	4313      	orrs	r3, r2
 8004834:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	697a      	ldr	r2, [r7, #20]
 800483c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	693a      	ldr	r2, [r7, #16]
 8004844:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68fa      	ldr	r2, [r7, #12]
 800484c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2201      	movs	r2, #1
 8004852:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2201      	movs	r2, #1
 800485a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2201      	movs	r2, #1
 800486a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2201      	movs	r2, #1
 8004872:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2201      	movs	r2, #1
 800487a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	3718      	adds	r7, #24
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004898:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80048a0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80048a8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80048b0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d110      	bne.n	80048da <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80048b8:	7bfb      	ldrb	r3, [r7, #15]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d102      	bne.n	80048c4 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80048be:	7b7b      	ldrb	r3, [r7, #13]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d001      	beq.n	80048c8 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e089      	b.n	80049dc <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2202      	movs	r2, #2
 80048cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2202      	movs	r2, #2
 80048d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048d8:	e031      	b.n	800493e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	2b04      	cmp	r3, #4
 80048de:	d110      	bne.n	8004902 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80048e0:	7bbb      	ldrb	r3, [r7, #14]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d102      	bne.n	80048ec <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80048e6:	7b3b      	ldrb	r3, [r7, #12]
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d001      	beq.n	80048f0 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e075      	b.n	80049dc <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2202      	movs	r2, #2
 80048f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2202      	movs	r2, #2
 80048fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004900:	e01d      	b.n	800493e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004902:	7bfb      	ldrb	r3, [r7, #15]
 8004904:	2b01      	cmp	r3, #1
 8004906:	d108      	bne.n	800491a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004908:	7bbb      	ldrb	r3, [r7, #14]
 800490a:	2b01      	cmp	r3, #1
 800490c:	d105      	bne.n	800491a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800490e:	7b7b      	ldrb	r3, [r7, #13]
 8004910:	2b01      	cmp	r3, #1
 8004912:	d102      	bne.n	800491a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004914:	7b3b      	ldrb	r3, [r7, #12]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d001      	beq.n	800491e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e05e      	b.n	80049dc <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2202      	movs	r2, #2
 8004922:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2202      	movs	r2, #2
 800492a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2202      	movs	r2, #2
 8004932:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2202      	movs	r2, #2
 800493a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d003      	beq.n	800494c <HAL_TIM_Encoder_Start_IT+0xc4>
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	2b04      	cmp	r3, #4
 8004948:	d010      	beq.n	800496c <HAL_TIM_Encoder_Start_IT+0xe4>
 800494a:	e01f      	b.n	800498c <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2201      	movs	r2, #1
 8004952:	2100      	movs	r1, #0
 8004954:	4618      	mov	r0, r3
 8004956:	f000 fedf 	bl	8005718 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	68da      	ldr	r2, [r3, #12]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f042 0202 	orr.w	r2, r2, #2
 8004968:	60da      	str	r2, [r3, #12]
      break;
 800496a:	e02e      	b.n	80049ca <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2201      	movs	r2, #1
 8004972:	2104      	movs	r1, #4
 8004974:	4618      	mov	r0, r3
 8004976:	f000 fecf 	bl	8005718 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68da      	ldr	r2, [r3, #12]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f042 0204 	orr.w	r2, r2, #4
 8004988:	60da      	str	r2, [r3, #12]
      break;
 800498a:	e01e      	b.n	80049ca <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2201      	movs	r2, #1
 8004992:	2100      	movs	r1, #0
 8004994:	4618      	mov	r0, r3
 8004996:	f000 febf 	bl	8005718 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2201      	movs	r2, #1
 80049a0:	2104      	movs	r1, #4
 80049a2:	4618      	mov	r0, r3
 80049a4:	f000 feb8 	bl	8005718 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68da      	ldr	r2, [r3, #12]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f042 0202 	orr.w	r2, r2, #2
 80049b6:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	68da      	ldr	r2, [r3, #12]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f042 0204 	orr.w	r2, r2, #4
 80049c6:	60da      	str	r2, [r3, #12]
      break;
 80049c8:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f042 0201 	orr.w	r2, r2, #1
 80049d8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b086      	sub	sp, #24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049f0:	2300      	movs	r3, #0
 80049f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d101      	bne.n	8004a02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80049fe:	2302      	movs	r3, #2
 8004a00:	e0ff      	b.n	8004c02 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2b14      	cmp	r3, #20
 8004a0e:	f200 80f0 	bhi.w	8004bf2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004a12:	a201      	add	r2, pc, #4	@ (adr r2, 8004a18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a18:	08004a6d 	.word	0x08004a6d
 8004a1c:	08004bf3 	.word	0x08004bf3
 8004a20:	08004bf3 	.word	0x08004bf3
 8004a24:	08004bf3 	.word	0x08004bf3
 8004a28:	08004aad 	.word	0x08004aad
 8004a2c:	08004bf3 	.word	0x08004bf3
 8004a30:	08004bf3 	.word	0x08004bf3
 8004a34:	08004bf3 	.word	0x08004bf3
 8004a38:	08004aef 	.word	0x08004aef
 8004a3c:	08004bf3 	.word	0x08004bf3
 8004a40:	08004bf3 	.word	0x08004bf3
 8004a44:	08004bf3 	.word	0x08004bf3
 8004a48:	08004b2f 	.word	0x08004b2f
 8004a4c:	08004bf3 	.word	0x08004bf3
 8004a50:	08004bf3 	.word	0x08004bf3
 8004a54:	08004bf3 	.word	0x08004bf3
 8004a58:	08004b71 	.word	0x08004b71
 8004a5c:	08004bf3 	.word	0x08004bf3
 8004a60:	08004bf3 	.word	0x08004bf3
 8004a64:	08004bf3 	.word	0x08004bf3
 8004a68:	08004bb1 	.word	0x08004bb1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68b9      	ldr	r1, [r7, #8]
 8004a72:	4618      	mov	r0, r3
 8004a74:	f000 fa8a 	bl	8004f8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	699a      	ldr	r2, [r3, #24]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f042 0208 	orr.w	r2, r2, #8
 8004a86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	699a      	ldr	r2, [r3, #24]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f022 0204 	bic.w	r2, r2, #4
 8004a96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	6999      	ldr	r1, [r3, #24]
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	691a      	ldr	r2, [r3, #16]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	430a      	orrs	r2, r1
 8004aa8:	619a      	str	r2, [r3, #24]
      break;
 8004aaa:	e0a5      	b.n	8004bf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68b9      	ldr	r1, [r7, #8]
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f000 fb04 	bl	80050c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	699a      	ldr	r2, [r3, #24]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ac6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	699a      	ldr	r2, [r3, #24]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ad6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	6999      	ldr	r1, [r3, #24]
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	021a      	lsls	r2, r3, #8
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	619a      	str	r2, [r3, #24]
      break;
 8004aec:	e084      	b.n	8004bf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68b9      	ldr	r1, [r7, #8]
 8004af4:	4618      	mov	r0, r3
 8004af6:	f000 fb77 	bl	80051e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	69da      	ldr	r2, [r3, #28]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f042 0208 	orr.w	r2, r2, #8
 8004b08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	69da      	ldr	r2, [r3, #28]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f022 0204 	bic.w	r2, r2, #4
 8004b18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	69d9      	ldr	r1, [r3, #28]
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	691a      	ldr	r2, [r3, #16]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	430a      	orrs	r2, r1
 8004b2a:	61da      	str	r2, [r3, #28]
      break;
 8004b2c:	e064      	b.n	8004bf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	68b9      	ldr	r1, [r7, #8]
 8004b34:	4618      	mov	r0, r3
 8004b36:	f000 fbe9 	bl	800530c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	69da      	ldr	r2, [r3, #28]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	69da      	ldr	r2, [r3, #28]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	69d9      	ldr	r1, [r3, #28]
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	021a      	lsls	r2, r3, #8
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	61da      	str	r2, [r3, #28]
      break;
 8004b6e:	e043      	b.n	8004bf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68b9      	ldr	r1, [r7, #8]
 8004b76:	4618      	mov	r0, r3
 8004b78:	f000 fc5c 	bl	8005434 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f042 0208 	orr.w	r2, r2, #8
 8004b8a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f022 0204 	bic.w	r2, r2, #4
 8004b9a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	691a      	ldr	r2, [r3, #16]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	430a      	orrs	r2, r1
 8004bac:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004bae:	e023      	b.n	8004bf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	68b9      	ldr	r1, [r7, #8]
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f000 fca6 	bl	8005508 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004bca:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bda:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	021a      	lsls	r2, r3, #8
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	430a      	orrs	r2, r1
 8004bee:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004bf0:	e002      	b.n	8004bf8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	75fb      	strb	r3, [r7, #23]
      break;
 8004bf6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c00:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3718      	adds	r7, #24
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop

08004c0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c16:	2300      	movs	r3, #0
 8004c18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d101      	bne.n	8004c28 <HAL_TIM_ConfigClockSource+0x1c>
 8004c24:	2302      	movs	r3, #2
 8004c26:	e0ee      	b.n	8004e06 <HAL_TIM_ConfigClockSource+0x1fa>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2202      	movs	r2, #2
 8004c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004c46:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a6b      	ldr	r2, [pc, #428]	@ (8004e10 <HAL_TIM_ConfigClockSource+0x204>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	f000 80b9 	beq.w	8004dda <HAL_TIM_ConfigClockSource+0x1ce>
 8004c68:	4a69      	ldr	r2, [pc, #420]	@ (8004e10 <HAL_TIM_ConfigClockSource+0x204>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	f200 80be 	bhi.w	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004c70:	4a68      	ldr	r2, [pc, #416]	@ (8004e14 <HAL_TIM_ConfigClockSource+0x208>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	f000 80b1 	beq.w	8004dda <HAL_TIM_ConfigClockSource+0x1ce>
 8004c78:	4a66      	ldr	r2, [pc, #408]	@ (8004e14 <HAL_TIM_ConfigClockSource+0x208>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	f200 80b6 	bhi.w	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004c80:	4a65      	ldr	r2, [pc, #404]	@ (8004e18 <HAL_TIM_ConfigClockSource+0x20c>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	f000 80a9 	beq.w	8004dda <HAL_TIM_ConfigClockSource+0x1ce>
 8004c88:	4a63      	ldr	r2, [pc, #396]	@ (8004e18 <HAL_TIM_ConfigClockSource+0x20c>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	f200 80ae 	bhi.w	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004c90:	4a62      	ldr	r2, [pc, #392]	@ (8004e1c <HAL_TIM_ConfigClockSource+0x210>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	f000 80a1 	beq.w	8004dda <HAL_TIM_ConfigClockSource+0x1ce>
 8004c98:	4a60      	ldr	r2, [pc, #384]	@ (8004e1c <HAL_TIM_ConfigClockSource+0x210>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	f200 80a6 	bhi.w	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004ca0:	4a5f      	ldr	r2, [pc, #380]	@ (8004e20 <HAL_TIM_ConfigClockSource+0x214>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	f000 8099 	beq.w	8004dda <HAL_TIM_ConfigClockSource+0x1ce>
 8004ca8:	4a5d      	ldr	r2, [pc, #372]	@ (8004e20 <HAL_TIM_ConfigClockSource+0x214>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	f200 809e 	bhi.w	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004cb0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004cb4:	f000 8091 	beq.w	8004dda <HAL_TIM_ConfigClockSource+0x1ce>
 8004cb8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004cbc:	f200 8096 	bhi.w	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004cc0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004cc4:	f000 8089 	beq.w	8004dda <HAL_TIM_ConfigClockSource+0x1ce>
 8004cc8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ccc:	f200 808e 	bhi.w	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004cd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cd4:	d03e      	beq.n	8004d54 <HAL_TIM_ConfigClockSource+0x148>
 8004cd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cda:	f200 8087 	bhi.w	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004cde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ce2:	f000 8086 	beq.w	8004df2 <HAL_TIM_ConfigClockSource+0x1e6>
 8004ce6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cea:	d87f      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004cec:	2b70      	cmp	r3, #112	@ 0x70
 8004cee:	d01a      	beq.n	8004d26 <HAL_TIM_ConfigClockSource+0x11a>
 8004cf0:	2b70      	cmp	r3, #112	@ 0x70
 8004cf2:	d87b      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004cf4:	2b60      	cmp	r3, #96	@ 0x60
 8004cf6:	d050      	beq.n	8004d9a <HAL_TIM_ConfigClockSource+0x18e>
 8004cf8:	2b60      	cmp	r3, #96	@ 0x60
 8004cfa:	d877      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004cfc:	2b50      	cmp	r3, #80	@ 0x50
 8004cfe:	d03c      	beq.n	8004d7a <HAL_TIM_ConfigClockSource+0x16e>
 8004d00:	2b50      	cmp	r3, #80	@ 0x50
 8004d02:	d873      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004d04:	2b40      	cmp	r3, #64	@ 0x40
 8004d06:	d058      	beq.n	8004dba <HAL_TIM_ConfigClockSource+0x1ae>
 8004d08:	2b40      	cmp	r3, #64	@ 0x40
 8004d0a:	d86f      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004d0c:	2b30      	cmp	r3, #48	@ 0x30
 8004d0e:	d064      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x1ce>
 8004d10:	2b30      	cmp	r3, #48	@ 0x30
 8004d12:	d86b      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004d14:	2b20      	cmp	r3, #32
 8004d16:	d060      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x1ce>
 8004d18:	2b20      	cmp	r3, #32
 8004d1a:	d867      	bhi.n	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d05c      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x1ce>
 8004d20:	2b10      	cmp	r3, #16
 8004d22:	d05a      	beq.n	8004dda <HAL_TIM_ConfigClockSource+0x1ce>
 8004d24:	e062      	b.n	8004dec <HAL_TIM_ConfigClockSource+0x1e0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d36:	f000 fccf 	bl	80056d8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004d48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68ba      	ldr	r2, [r7, #8]
 8004d50:	609a      	str	r2, [r3, #8]
      break;
 8004d52:	e04f      	b.n	8004df4 <HAL_TIM_ConfigClockSource+0x1e8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d64:	f000 fcb8 	bl	80056d8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	689a      	ldr	r2, [r3, #8]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d76:	609a      	str	r2, [r3, #8]
      break;
 8004d78:	e03c      	b.n	8004df4 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d86:	461a      	mov	r2, r3
 8004d88:	f000 fc2a 	bl	80055e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2150      	movs	r1, #80	@ 0x50
 8004d92:	4618      	mov	r0, r3
 8004d94:	f000 fc83 	bl	800569e <TIM_ITRx_SetConfig>
      break;
 8004d98:	e02c      	b.n	8004df4 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004da6:	461a      	mov	r2, r3
 8004da8:	f000 fc49 	bl	800563e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2160      	movs	r1, #96	@ 0x60
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 fc73 	bl	800569e <TIM_ITRx_SetConfig>
      break;
 8004db8:	e01c      	b.n	8004df4 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	f000 fc0a 	bl	80055e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2140      	movs	r1, #64	@ 0x40
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f000 fc63 	bl	800569e <TIM_ITRx_SetConfig>
      break;
 8004dd8:	e00c      	b.n	8004df4 <HAL_TIM_ConfigClockSource+0x1e8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4619      	mov	r1, r3
 8004de4:	4610      	mov	r0, r2
 8004de6:	f000 fc5a 	bl	800569e <TIM_ITRx_SetConfig>
      break;
 8004dea:	e003      	b.n	8004df4 <HAL_TIM_ConfigClockSource+0x1e8>
    }

    default:
      status = HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	73fb      	strb	r3, [r7, #15]
      break;
 8004df0:	e000      	b.n	8004df4 <HAL_TIM_ConfigClockSource+0x1e8>
      break;
 8004df2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3710      	adds	r7, #16
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	00100070 	.word	0x00100070
 8004e14:	00100050 	.word	0x00100050
 8004e18:	00100040 	.word	0x00100040
 8004e1c:	00100030 	.word	0x00100030
 8004e20:	00100020 	.word	0x00100020

08004e24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b085      	sub	sp, #20
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	4a4c      	ldr	r2, [pc, #304]	@ (8004f68 <TIM_Base_SetConfig+0x144>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d017      	beq.n	8004e6c <TIM_Base_SetConfig+0x48>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e42:	d013      	beq.n	8004e6c <TIM_Base_SetConfig+0x48>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a49      	ldr	r2, [pc, #292]	@ (8004f6c <TIM_Base_SetConfig+0x148>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d00f      	beq.n	8004e6c <TIM_Base_SetConfig+0x48>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a48      	ldr	r2, [pc, #288]	@ (8004f70 <TIM_Base_SetConfig+0x14c>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d00b      	beq.n	8004e6c <TIM_Base_SetConfig+0x48>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	4a47      	ldr	r2, [pc, #284]	@ (8004f74 <TIM_Base_SetConfig+0x150>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d007      	beq.n	8004e6c <TIM_Base_SetConfig+0x48>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4a46      	ldr	r2, [pc, #280]	@ (8004f78 <TIM_Base_SetConfig+0x154>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d003      	beq.n	8004e6c <TIM_Base_SetConfig+0x48>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	4a45      	ldr	r2, [pc, #276]	@ (8004f7c <TIM_Base_SetConfig+0x158>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d108      	bne.n	8004e7e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	68fa      	ldr	r2, [r7, #12]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a39      	ldr	r2, [pc, #228]	@ (8004f68 <TIM_Base_SetConfig+0x144>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d023      	beq.n	8004ece <TIM_Base_SetConfig+0xaa>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e8c:	d01f      	beq.n	8004ece <TIM_Base_SetConfig+0xaa>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a36      	ldr	r2, [pc, #216]	@ (8004f6c <TIM_Base_SetConfig+0x148>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d01b      	beq.n	8004ece <TIM_Base_SetConfig+0xaa>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a35      	ldr	r2, [pc, #212]	@ (8004f70 <TIM_Base_SetConfig+0x14c>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d017      	beq.n	8004ece <TIM_Base_SetConfig+0xaa>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a34      	ldr	r2, [pc, #208]	@ (8004f74 <TIM_Base_SetConfig+0x150>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d013      	beq.n	8004ece <TIM_Base_SetConfig+0xaa>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a33      	ldr	r2, [pc, #204]	@ (8004f78 <TIM_Base_SetConfig+0x154>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d00f      	beq.n	8004ece <TIM_Base_SetConfig+0xaa>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a33      	ldr	r2, [pc, #204]	@ (8004f80 <TIM_Base_SetConfig+0x15c>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d00b      	beq.n	8004ece <TIM_Base_SetConfig+0xaa>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	4a32      	ldr	r2, [pc, #200]	@ (8004f84 <TIM_Base_SetConfig+0x160>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d007      	beq.n	8004ece <TIM_Base_SetConfig+0xaa>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a31      	ldr	r2, [pc, #196]	@ (8004f88 <TIM_Base_SetConfig+0x164>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d003      	beq.n	8004ece <TIM_Base_SetConfig+0xaa>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a2c      	ldr	r2, [pc, #176]	@ (8004f7c <TIM_Base_SetConfig+0x158>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d108      	bne.n	8004ee0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ed4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	695b      	ldr	r3, [r3, #20]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	689a      	ldr	r2, [r3, #8]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a18      	ldr	r2, [pc, #96]	@ (8004f68 <TIM_Base_SetConfig+0x144>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d013      	beq.n	8004f34 <TIM_Base_SetConfig+0x110>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a1a      	ldr	r2, [pc, #104]	@ (8004f78 <TIM_Base_SetConfig+0x154>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d00f      	beq.n	8004f34 <TIM_Base_SetConfig+0x110>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a1a      	ldr	r2, [pc, #104]	@ (8004f80 <TIM_Base_SetConfig+0x15c>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d00b      	beq.n	8004f34 <TIM_Base_SetConfig+0x110>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a19      	ldr	r2, [pc, #100]	@ (8004f84 <TIM_Base_SetConfig+0x160>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d007      	beq.n	8004f34 <TIM_Base_SetConfig+0x110>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a18      	ldr	r2, [pc, #96]	@ (8004f88 <TIM_Base_SetConfig+0x164>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d003      	beq.n	8004f34 <TIM_Base_SetConfig+0x110>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a13      	ldr	r2, [pc, #76]	@ (8004f7c <TIM_Base_SetConfig+0x158>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d103      	bne.n	8004f3c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	691a      	ldr	r2, [r3, #16]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d105      	bne.n	8004f5a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	f023 0201 	bic.w	r2, r3, #1
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	611a      	str	r2, [r3, #16]
  }
}
 8004f5a:	bf00      	nop
 8004f5c:	3714      	adds	r7, #20
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	40012c00 	.word	0x40012c00
 8004f6c:	40000400 	.word	0x40000400
 8004f70:	40000800 	.word	0x40000800
 8004f74:	40000c00 	.word	0x40000c00
 8004f78:	40013400 	.word	0x40013400
 8004f7c:	40015000 	.word	0x40015000
 8004f80:	40014000 	.word	0x40014000
 8004f84:	40014400 	.word	0x40014400
 8004f88:	40014800 	.word	0x40014800

08004f8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b087      	sub	sp, #28
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a1b      	ldr	r3, [r3, #32]
 8004f9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a1b      	ldr	r3, [r3, #32]
 8004fa0:	f023 0201 	bic.w	r2, r3, #1
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	699b      	ldr	r3, [r3, #24]
 8004fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f023 0303 	bic.w	r3, r3, #3
 8004fc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	f023 0302 	bic.w	r3, r3, #2
 8004fd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	697a      	ldr	r2, [r7, #20]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a30      	ldr	r2, [pc, #192]	@ (80050a8 <TIM_OC1_SetConfig+0x11c>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d013      	beq.n	8005014 <TIM_OC1_SetConfig+0x88>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a2f      	ldr	r2, [pc, #188]	@ (80050ac <TIM_OC1_SetConfig+0x120>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d00f      	beq.n	8005014 <TIM_OC1_SetConfig+0x88>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a2e      	ldr	r2, [pc, #184]	@ (80050b0 <TIM_OC1_SetConfig+0x124>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d00b      	beq.n	8005014 <TIM_OC1_SetConfig+0x88>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a2d      	ldr	r2, [pc, #180]	@ (80050b4 <TIM_OC1_SetConfig+0x128>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d007      	beq.n	8005014 <TIM_OC1_SetConfig+0x88>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a2c      	ldr	r2, [pc, #176]	@ (80050b8 <TIM_OC1_SetConfig+0x12c>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d003      	beq.n	8005014 <TIM_OC1_SetConfig+0x88>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a2b      	ldr	r2, [pc, #172]	@ (80050bc <TIM_OC1_SetConfig+0x130>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d10c      	bne.n	800502e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	f023 0308 	bic.w	r3, r3, #8
 800501a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	4313      	orrs	r3, r2
 8005024:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	f023 0304 	bic.w	r3, r3, #4
 800502c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a1d      	ldr	r2, [pc, #116]	@ (80050a8 <TIM_OC1_SetConfig+0x11c>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d013      	beq.n	800505e <TIM_OC1_SetConfig+0xd2>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a1c      	ldr	r2, [pc, #112]	@ (80050ac <TIM_OC1_SetConfig+0x120>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d00f      	beq.n	800505e <TIM_OC1_SetConfig+0xd2>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a1b      	ldr	r2, [pc, #108]	@ (80050b0 <TIM_OC1_SetConfig+0x124>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d00b      	beq.n	800505e <TIM_OC1_SetConfig+0xd2>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a1a      	ldr	r2, [pc, #104]	@ (80050b4 <TIM_OC1_SetConfig+0x128>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d007      	beq.n	800505e <TIM_OC1_SetConfig+0xd2>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a19      	ldr	r2, [pc, #100]	@ (80050b8 <TIM_OC1_SetConfig+0x12c>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d003      	beq.n	800505e <TIM_OC1_SetConfig+0xd2>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a18      	ldr	r2, [pc, #96]	@ (80050bc <TIM_OC1_SetConfig+0x130>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d111      	bne.n	8005082 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005064:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800506c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	693a      	ldr	r2, [r7, #16]
 8005074:	4313      	orrs	r3, r2
 8005076:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	699b      	ldr	r3, [r3, #24]
 800507c:	693a      	ldr	r2, [r7, #16]
 800507e:	4313      	orrs	r3, r2
 8005080:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	685a      	ldr	r2, [r3, #4]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	621a      	str	r2, [r3, #32]
}
 800509c:	bf00      	nop
 800509e:	371c      	adds	r7, #28
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr
 80050a8:	40012c00 	.word	0x40012c00
 80050ac:	40013400 	.word	0x40013400
 80050b0:	40014000 	.word	0x40014000
 80050b4:	40014400 	.word	0x40014400
 80050b8:	40014800 	.word	0x40014800
 80050bc:	40015000 	.word	0x40015000

080050c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b087      	sub	sp, #28
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a1b      	ldr	r3, [r3, #32]
 80050ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6a1b      	ldr	r3, [r3, #32]
 80050d4:	f023 0210 	bic.w	r2, r3, #16
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	699b      	ldr	r3, [r3, #24]
 80050e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	021b      	lsls	r3, r3, #8
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	4313      	orrs	r3, r2
 8005106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	f023 0320 	bic.w	r3, r3, #32
 800510e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	011b      	lsls	r3, r3, #4
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	4313      	orrs	r3, r2
 800511a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a2c      	ldr	r2, [pc, #176]	@ (80051d0 <TIM_OC2_SetConfig+0x110>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d007      	beq.n	8005134 <TIM_OC2_SetConfig+0x74>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a2b      	ldr	r2, [pc, #172]	@ (80051d4 <TIM_OC2_SetConfig+0x114>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d003      	beq.n	8005134 <TIM_OC2_SetConfig+0x74>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a2a      	ldr	r2, [pc, #168]	@ (80051d8 <TIM_OC2_SetConfig+0x118>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d10d      	bne.n	8005150 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800513a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	011b      	lsls	r3, r3, #4
 8005142:	697a      	ldr	r2, [r7, #20]
 8005144:	4313      	orrs	r3, r2
 8005146:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800514e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	4a1f      	ldr	r2, [pc, #124]	@ (80051d0 <TIM_OC2_SetConfig+0x110>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d013      	beq.n	8005180 <TIM_OC2_SetConfig+0xc0>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	4a1e      	ldr	r2, [pc, #120]	@ (80051d4 <TIM_OC2_SetConfig+0x114>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d00f      	beq.n	8005180 <TIM_OC2_SetConfig+0xc0>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	4a1e      	ldr	r2, [pc, #120]	@ (80051dc <TIM_OC2_SetConfig+0x11c>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d00b      	beq.n	8005180 <TIM_OC2_SetConfig+0xc0>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	4a1d      	ldr	r2, [pc, #116]	@ (80051e0 <TIM_OC2_SetConfig+0x120>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d007      	beq.n	8005180 <TIM_OC2_SetConfig+0xc0>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	4a1c      	ldr	r2, [pc, #112]	@ (80051e4 <TIM_OC2_SetConfig+0x124>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d003      	beq.n	8005180 <TIM_OC2_SetConfig+0xc0>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4a17      	ldr	r2, [pc, #92]	@ (80051d8 <TIM_OC2_SetConfig+0x118>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d113      	bne.n	80051a8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005186:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800518e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	695b      	ldr	r3, [r3, #20]
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	693a      	ldr	r2, [r7, #16]
 8005198:	4313      	orrs	r3, r2
 800519a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	693a      	ldr	r2, [r7, #16]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	685a      	ldr	r2, [r3, #4]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	697a      	ldr	r2, [r7, #20]
 80051c0:	621a      	str	r2, [r3, #32]
}
 80051c2:	bf00      	nop
 80051c4:	371c      	adds	r7, #28
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
 80051ce:	bf00      	nop
 80051d0:	40012c00 	.word	0x40012c00
 80051d4:	40013400 	.word	0x40013400
 80051d8:	40015000 	.word	0x40015000
 80051dc:	40014000 	.word	0x40014000
 80051e0:	40014400 	.word	0x40014400
 80051e4:	40014800 	.word	0x40014800

080051e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b087      	sub	sp, #28
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6a1b      	ldr	r3, [r3, #32]
 80051f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a1b      	ldr	r3, [r3, #32]
 80051fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	69db      	ldr	r3, [r3, #28]
 800520e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800521a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f023 0303 	bic.w	r3, r3, #3
 8005222:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68fa      	ldr	r2, [r7, #12]
 800522a:	4313      	orrs	r3, r2
 800522c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005234:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	021b      	lsls	r3, r3, #8
 800523c:	697a      	ldr	r2, [r7, #20]
 800523e:	4313      	orrs	r3, r2
 8005240:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	4a2b      	ldr	r2, [pc, #172]	@ (80052f4 <TIM_OC3_SetConfig+0x10c>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d007      	beq.n	800525a <TIM_OC3_SetConfig+0x72>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a2a      	ldr	r2, [pc, #168]	@ (80052f8 <TIM_OC3_SetConfig+0x110>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d003      	beq.n	800525a <TIM_OC3_SetConfig+0x72>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4a29      	ldr	r2, [pc, #164]	@ (80052fc <TIM_OC3_SetConfig+0x114>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d10d      	bne.n	8005276 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005260:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	021b      	lsls	r3, r3, #8
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	4313      	orrs	r3, r2
 800526c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005274:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a1e      	ldr	r2, [pc, #120]	@ (80052f4 <TIM_OC3_SetConfig+0x10c>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d013      	beq.n	80052a6 <TIM_OC3_SetConfig+0xbe>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a1d      	ldr	r2, [pc, #116]	@ (80052f8 <TIM_OC3_SetConfig+0x110>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d00f      	beq.n	80052a6 <TIM_OC3_SetConfig+0xbe>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a1d      	ldr	r2, [pc, #116]	@ (8005300 <TIM_OC3_SetConfig+0x118>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d00b      	beq.n	80052a6 <TIM_OC3_SetConfig+0xbe>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a1c      	ldr	r2, [pc, #112]	@ (8005304 <TIM_OC3_SetConfig+0x11c>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d007      	beq.n	80052a6 <TIM_OC3_SetConfig+0xbe>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	4a1b      	ldr	r2, [pc, #108]	@ (8005308 <TIM_OC3_SetConfig+0x120>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d003      	beq.n	80052a6 <TIM_OC3_SetConfig+0xbe>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	4a16      	ldr	r2, [pc, #88]	@ (80052fc <TIM_OC3_SetConfig+0x114>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d113      	bne.n	80052ce <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80052ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80052b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	695b      	ldr	r3, [r3, #20]
 80052ba:	011b      	lsls	r3, r3, #4
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	4313      	orrs	r3, r2
 80052c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	699b      	ldr	r3, [r3, #24]
 80052c6:	011b      	lsls	r3, r3, #4
 80052c8:	693a      	ldr	r2, [r7, #16]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	693a      	ldr	r2, [r7, #16]
 80052d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	68fa      	ldr	r2, [r7, #12]
 80052d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	685a      	ldr	r2, [r3, #4]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	697a      	ldr	r2, [r7, #20]
 80052e6:	621a      	str	r2, [r3, #32]
}
 80052e8:	bf00      	nop
 80052ea:	371c      	adds	r7, #28
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr
 80052f4:	40012c00 	.word	0x40012c00
 80052f8:	40013400 	.word	0x40013400
 80052fc:	40015000 	.word	0x40015000
 8005300:	40014000 	.word	0x40014000
 8005304:	40014400 	.word	0x40014400
 8005308:	40014800 	.word	0x40014800

0800530c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800530c:	b480      	push	{r7}
 800530e:	b087      	sub	sp, #28
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a1b      	ldr	r3, [r3, #32]
 800531a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a1b      	ldr	r3, [r3, #32]
 8005320:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	69db      	ldr	r3, [r3, #28]
 8005332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800533a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800533e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005346:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	021b      	lsls	r3, r3, #8
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	4313      	orrs	r3, r2
 8005352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800535a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	031b      	lsls	r3, r3, #12
 8005362:	697a      	ldr	r2, [r7, #20]
 8005364:	4313      	orrs	r3, r2
 8005366:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a2c      	ldr	r2, [pc, #176]	@ (800541c <TIM_OC4_SetConfig+0x110>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d007      	beq.n	8005380 <TIM_OC4_SetConfig+0x74>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a2b      	ldr	r2, [pc, #172]	@ (8005420 <TIM_OC4_SetConfig+0x114>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d003      	beq.n	8005380 <TIM_OC4_SetConfig+0x74>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a2a      	ldr	r2, [pc, #168]	@ (8005424 <TIM_OC4_SetConfig+0x118>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d10d      	bne.n	800539c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005386:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	031b      	lsls	r3, r3, #12
 800538e:	697a      	ldr	r2, [r7, #20]
 8005390:	4313      	orrs	r3, r2
 8005392:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800539a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a1f      	ldr	r2, [pc, #124]	@ (800541c <TIM_OC4_SetConfig+0x110>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d013      	beq.n	80053cc <TIM_OC4_SetConfig+0xc0>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a1e      	ldr	r2, [pc, #120]	@ (8005420 <TIM_OC4_SetConfig+0x114>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d00f      	beq.n	80053cc <TIM_OC4_SetConfig+0xc0>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	4a1e      	ldr	r2, [pc, #120]	@ (8005428 <TIM_OC4_SetConfig+0x11c>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d00b      	beq.n	80053cc <TIM_OC4_SetConfig+0xc0>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4a1d      	ldr	r2, [pc, #116]	@ (800542c <TIM_OC4_SetConfig+0x120>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d007      	beq.n	80053cc <TIM_OC4_SetConfig+0xc0>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	4a1c      	ldr	r2, [pc, #112]	@ (8005430 <TIM_OC4_SetConfig+0x124>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d003      	beq.n	80053cc <TIM_OC4_SetConfig+0xc0>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a17      	ldr	r2, [pc, #92]	@ (8005424 <TIM_OC4_SetConfig+0x118>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d113      	bne.n	80053f4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80053d2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80053da:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	695b      	ldr	r3, [r3, #20]
 80053e0:	019b      	lsls	r3, r3, #6
 80053e2:	693a      	ldr	r2, [r7, #16]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	699b      	ldr	r3, [r3, #24]
 80053ec:	019b      	lsls	r3, r3, #6
 80053ee:	693a      	ldr	r2, [r7, #16]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	693a      	ldr	r2, [r7, #16]
 80053f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	68fa      	ldr	r2, [r7, #12]
 80053fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	685a      	ldr	r2, [r3, #4]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	697a      	ldr	r2, [r7, #20]
 800540c:	621a      	str	r2, [r3, #32]
}
 800540e:	bf00      	nop
 8005410:	371c      	adds	r7, #28
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	40012c00 	.word	0x40012c00
 8005420:	40013400 	.word	0x40013400
 8005424:	40015000 	.word	0x40015000
 8005428:	40014000 	.word	0x40014000
 800542c:	40014400 	.word	0x40014400
 8005430:	40014800 	.word	0x40014800

08005434 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005434:	b480      	push	{r7}
 8005436:	b087      	sub	sp, #28
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a1b      	ldr	r3, [r3, #32]
 8005442:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a1b      	ldr	r3, [r3, #32]
 8005448:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800545a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005466:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68fa      	ldr	r2, [r7, #12]
 800546e:	4313      	orrs	r3, r2
 8005470:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005478:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	041b      	lsls	r3, r3, #16
 8005480:	693a      	ldr	r2, [r7, #16]
 8005482:	4313      	orrs	r3, r2
 8005484:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a19      	ldr	r2, [pc, #100]	@ (80054f0 <TIM_OC5_SetConfig+0xbc>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d013      	beq.n	80054b6 <TIM_OC5_SetConfig+0x82>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a18      	ldr	r2, [pc, #96]	@ (80054f4 <TIM_OC5_SetConfig+0xc0>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d00f      	beq.n	80054b6 <TIM_OC5_SetConfig+0x82>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a17      	ldr	r2, [pc, #92]	@ (80054f8 <TIM_OC5_SetConfig+0xc4>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d00b      	beq.n	80054b6 <TIM_OC5_SetConfig+0x82>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a16      	ldr	r2, [pc, #88]	@ (80054fc <TIM_OC5_SetConfig+0xc8>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d007      	beq.n	80054b6 <TIM_OC5_SetConfig+0x82>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a15      	ldr	r2, [pc, #84]	@ (8005500 <TIM_OC5_SetConfig+0xcc>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d003      	beq.n	80054b6 <TIM_OC5_SetConfig+0x82>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a14      	ldr	r2, [pc, #80]	@ (8005504 <TIM_OC5_SetConfig+0xd0>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d109      	bne.n	80054ca <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054bc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	695b      	ldr	r3, [r3, #20]
 80054c2:	021b      	lsls	r3, r3, #8
 80054c4:	697a      	ldr	r2, [r7, #20]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	697a      	ldr	r2, [r7, #20]
 80054ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	685a      	ldr	r2, [r3, #4]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	693a      	ldr	r2, [r7, #16]
 80054e2:	621a      	str	r2, [r3, #32]
}
 80054e4:	bf00      	nop
 80054e6:	371c      	adds	r7, #28
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr
 80054f0:	40012c00 	.word	0x40012c00
 80054f4:	40013400 	.word	0x40013400
 80054f8:	40014000 	.word	0x40014000
 80054fc:	40014400 	.word	0x40014400
 8005500:	40014800 	.word	0x40014800
 8005504:	40015000 	.word	0x40015000

08005508 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005508:	b480      	push	{r7}
 800550a:	b087      	sub	sp, #28
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a1b      	ldr	r3, [r3, #32]
 8005516:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a1b      	ldr	r3, [r3, #32]
 800551c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800552e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005536:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800553a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	021b      	lsls	r3, r3, #8
 8005542:	68fa      	ldr	r2, [r7, #12]
 8005544:	4313      	orrs	r3, r2
 8005546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800554e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	051b      	lsls	r3, r3, #20
 8005556:	693a      	ldr	r2, [r7, #16]
 8005558:	4313      	orrs	r3, r2
 800555a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a1a      	ldr	r2, [pc, #104]	@ (80055c8 <TIM_OC6_SetConfig+0xc0>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d013      	beq.n	800558c <TIM_OC6_SetConfig+0x84>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a19      	ldr	r2, [pc, #100]	@ (80055cc <TIM_OC6_SetConfig+0xc4>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d00f      	beq.n	800558c <TIM_OC6_SetConfig+0x84>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a18      	ldr	r2, [pc, #96]	@ (80055d0 <TIM_OC6_SetConfig+0xc8>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d00b      	beq.n	800558c <TIM_OC6_SetConfig+0x84>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a17      	ldr	r2, [pc, #92]	@ (80055d4 <TIM_OC6_SetConfig+0xcc>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d007      	beq.n	800558c <TIM_OC6_SetConfig+0x84>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a16      	ldr	r2, [pc, #88]	@ (80055d8 <TIM_OC6_SetConfig+0xd0>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d003      	beq.n	800558c <TIM_OC6_SetConfig+0x84>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4a15      	ldr	r2, [pc, #84]	@ (80055dc <TIM_OC6_SetConfig+0xd4>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d109      	bne.n	80055a0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005592:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	695b      	ldr	r3, [r3, #20]
 8005598:	029b      	lsls	r3, r3, #10
 800559a:	697a      	ldr	r2, [r7, #20]
 800559c:	4313      	orrs	r3, r2
 800559e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	697a      	ldr	r2, [r7, #20]
 80055a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	685a      	ldr	r2, [r3, #4]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	693a      	ldr	r2, [r7, #16]
 80055b8:	621a      	str	r2, [r3, #32]
}
 80055ba:	bf00      	nop
 80055bc:	371c      	adds	r7, #28
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr
 80055c6:	bf00      	nop
 80055c8:	40012c00 	.word	0x40012c00
 80055cc:	40013400 	.word	0x40013400
 80055d0:	40014000 	.word	0x40014000
 80055d4:	40014400 	.word	0x40014400
 80055d8:	40014800 	.word	0x40014800
 80055dc:	40015000 	.word	0x40015000

080055e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b087      	sub	sp, #28
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	60b9      	str	r1, [r7, #8]
 80055ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6a1b      	ldr	r3, [r3, #32]
 80055f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6a1b      	ldr	r3, [r3, #32]
 80055f6:	f023 0201 	bic.w	r2, r3, #1
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	699b      	ldr	r3, [r3, #24]
 8005602:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800560a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	011b      	lsls	r3, r3, #4
 8005610:	693a      	ldr	r2, [r7, #16]
 8005612:	4313      	orrs	r3, r2
 8005614:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f023 030a 	bic.w	r3, r3, #10
 800561c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800561e:	697a      	ldr	r2, [r7, #20]
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	4313      	orrs	r3, r2
 8005624:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	693a      	ldr	r2, [r7, #16]
 800562a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	697a      	ldr	r2, [r7, #20]
 8005630:	621a      	str	r2, [r3, #32]
}
 8005632:	bf00      	nop
 8005634:	371c      	adds	r7, #28
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr

0800563e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800563e:	b480      	push	{r7}
 8005640:	b087      	sub	sp, #28
 8005642:	af00      	add	r7, sp, #0
 8005644:	60f8      	str	r0, [r7, #12]
 8005646:	60b9      	str	r1, [r7, #8]
 8005648:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	6a1b      	ldr	r3, [r3, #32]
 800564e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6a1b      	ldr	r3, [r3, #32]
 8005654:	f023 0210 	bic.w	r2, r3, #16
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	699b      	ldr	r3, [r3, #24]
 8005660:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005668:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	031b      	lsls	r3, r3, #12
 800566e:	693a      	ldr	r2, [r7, #16]
 8005670:	4313      	orrs	r3, r2
 8005672:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800567a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	011b      	lsls	r3, r3, #4
 8005680:	697a      	ldr	r2, [r7, #20]
 8005682:	4313      	orrs	r3, r2
 8005684:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	693a      	ldr	r2, [r7, #16]
 800568a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	697a      	ldr	r2, [r7, #20]
 8005690:	621a      	str	r2, [r3, #32]
}
 8005692:	bf00      	nop
 8005694:	371c      	adds	r7, #28
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr

0800569e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800569e:	b480      	push	{r7}
 80056a0:	b085      	sub	sp, #20
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	6078      	str	r0, [r7, #4]
 80056a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80056b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056ba:	683a      	ldr	r2, [r7, #0]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	4313      	orrs	r3, r2
 80056c0:	f043 0307 	orr.w	r3, r3, #7
 80056c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	68fa      	ldr	r2, [r7, #12]
 80056ca:	609a      	str	r2, [r3, #8]
}
 80056cc:	bf00      	nop
 80056ce:	3714      	adds	r7, #20
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056d8:	b480      	push	{r7}
 80056da:	b087      	sub	sp, #28
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	607a      	str	r2, [r7, #4]
 80056e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	021a      	lsls	r2, r3, #8
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	431a      	orrs	r2, r3
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	4313      	orrs	r3, r2
 8005700:	697a      	ldr	r2, [r7, #20]
 8005702:	4313      	orrs	r3, r2
 8005704:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	697a      	ldr	r2, [r7, #20]
 800570a:	609a      	str	r2, [r3, #8]
}
 800570c:	bf00      	nop
 800570e:	371c      	adds	r7, #28
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005718:	b480      	push	{r7}
 800571a:	b087      	sub	sp, #28
 800571c:	af00      	add	r7, sp, #0
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	f003 031f 	and.w	r3, r3, #31
 800572a:	2201      	movs	r2, #1
 800572c:	fa02 f303 	lsl.w	r3, r2, r3
 8005730:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6a1a      	ldr	r2, [r3, #32]
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	43db      	mvns	r3, r3
 800573a:	401a      	ands	r2, r3
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6a1a      	ldr	r2, [r3, #32]
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	f003 031f 	and.w	r3, r3, #31
 800574a:	6879      	ldr	r1, [r7, #4]
 800574c:	fa01 f303 	lsl.w	r3, r1, r3
 8005750:	431a      	orrs	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	621a      	str	r2, [r3, #32]
}
 8005756:	bf00      	nop
 8005758:	371c      	adds	r7, #28
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
	...

08005764 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005764:	b480      	push	{r7}
 8005766:	b085      	sub	sp, #20
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005774:	2b01      	cmp	r3, #1
 8005776:	d101      	bne.n	800577c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005778:	2302      	movs	r3, #2
 800577a:	e074      	b.n	8005866 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2202      	movs	r2, #2
 8005788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a34      	ldr	r2, [pc, #208]	@ (8005874 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d009      	beq.n	80057ba <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a33      	ldr	r2, [pc, #204]	@ (8005878 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d004      	beq.n	80057ba <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a31      	ldr	r2, [pc, #196]	@ (800587c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d108      	bne.n	80057cc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80057c0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	68fa      	ldr	r2, [r7, #12]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80057d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	4313      	orrs	r3, r2
 80057e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68fa      	ldr	r2, [r7, #12]
 80057e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a21      	ldr	r2, [pc, #132]	@ (8005874 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d022      	beq.n	800583a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057fc:	d01d      	beq.n	800583a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a1f      	ldr	r2, [pc, #124]	@ (8005880 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d018      	beq.n	800583a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a1d      	ldr	r2, [pc, #116]	@ (8005884 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d013      	beq.n	800583a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a1c      	ldr	r2, [pc, #112]	@ (8005888 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d00e      	beq.n	800583a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a15      	ldr	r2, [pc, #84]	@ (8005878 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d009      	beq.n	800583a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a18      	ldr	r2, [pc, #96]	@ (800588c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d004      	beq.n	800583a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a11      	ldr	r2, [pc, #68]	@ (800587c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d10c      	bne.n	8005854 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005840:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	68ba      	ldr	r2, [r7, #8]
 8005848:	4313      	orrs	r3, r2
 800584a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68ba      	ldr	r2, [r7, #8]
 8005852:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2200      	movs	r2, #0
 8005860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005864:	2300      	movs	r3, #0
}
 8005866:	4618      	mov	r0, r3
 8005868:	3714      	adds	r7, #20
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr
 8005872:	bf00      	nop
 8005874:	40012c00 	.word	0x40012c00
 8005878:	40013400 	.word	0x40013400
 800587c:	40015000 	.word	0x40015000
 8005880:	40000400 	.word	0x40000400
 8005884:	40000800 	.word	0x40000800
 8005888:	40000c00 	.word	0x40000c00
 800588c:	40014000 	.word	0x40014000

08005890 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b082      	sub	sp, #8
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d101      	bne.n	80058a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e042      	b.n	8005928 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d106      	bne.n	80058ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f7fd f8fb 	bl	8002ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2224      	movs	r2, #36	@ 0x24
 80058be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f022 0201 	bic.w	r2, r2, #1
 80058d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d002      	beq.n	80058e0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 fbec 	bl	80060b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f8ed 	bl	8005ac0 <UART_SetConfig>
 80058e6:	4603      	mov	r3, r0
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d101      	bne.n	80058f0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e01b      	b.n	8005928 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	685a      	ldr	r2, [r3, #4]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80058fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	689a      	ldr	r2, [r3, #8]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800590e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f042 0201 	orr.w	r2, r2, #1
 800591e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f000 fc6b 	bl	80061fc <UART_CheckIdleState>
 8005926:	4603      	mov	r3, r0
}
 8005928:	4618      	mov	r0, r3
 800592a:	3708      	adds	r7, #8
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}

08005930 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b08a      	sub	sp, #40	@ 0x28
 8005934:	af02      	add	r7, sp, #8
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	603b      	str	r3, [r7, #0]
 800593c:	4613      	mov	r3, r2
 800593e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005946:	2b20      	cmp	r3, #32
 8005948:	f040 80b5 	bne.w	8005ab6 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d002      	beq.n	8005958 <HAL_UART_Receive+0x28>
 8005952:	88fb      	ldrh	r3, [r7, #6]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d101      	bne.n	800595c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	e0ad      	b.n	8005ab8 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2200      	movs	r2, #0
 8005960:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2222      	movs	r2, #34	@ 0x22
 8005968:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2200      	movs	r2, #0
 8005970:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005972:	f7fd f9c3 	bl	8002cfc <HAL_GetTick>
 8005976:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	88fa      	ldrh	r2, [r7, #6]
 800597c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	88fa      	ldrh	r2, [r7, #6]
 8005984:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005990:	d10e      	bne.n	80059b0 <HAL_UART_Receive+0x80>
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	691b      	ldr	r3, [r3, #16]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d105      	bne.n	80059a6 <HAL_UART_Receive+0x76>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80059a0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80059a4:	e02d      	b.n	8005a02 <HAL_UART_Receive+0xd2>
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	22ff      	movs	r2, #255	@ 0xff
 80059aa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80059ae:	e028      	b.n	8005a02 <HAL_UART_Receive+0xd2>
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d10d      	bne.n	80059d4 <HAL_UART_Receive+0xa4>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	691b      	ldr	r3, [r3, #16]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d104      	bne.n	80059ca <HAL_UART_Receive+0x9a>
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	22ff      	movs	r2, #255	@ 0xff
 80059c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80059c8:	e01b      	b.n	8005a02 <HAL_UART_Receive+0xd2>
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	227f      	movs	r2, #127	@ 0x7f
 80059ce:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80059d2:	e016      	b.n	8005a02 <HAL_UART_Receive+0xd2>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059dc:	d10d      	bne.n	80059fa <HAL_UART_Receive+0xca>
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d104      	bne.n	80059f0 <HAL_UART_Receive+0xc0>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	227f      	movs	r2, #127	@ 0x7f
 80059ea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80059ee:	e008      	b.n	8005a02 <HAL_UART_Receive+0xd2>
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	223f      	movs	r2, #63	@ 0x3f
 80059f4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80059f8:	e003      	b.n	8005a02 <HAL_UART_Receive+0xd2>
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005a08:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a12:	d108      	bne.n	8005a26 <HAL_UART_Receive+0xf6>
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d104      	bne.n	8005a26 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	61bb      	str	r3, [r7, #24]
 8005a24:	e003      	b.n	8005a2e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005a2e:	e036      	b.n	8005a9e <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	9300      	str	r3, [sp, #0]
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	2200      	movs	r2, #0
 8005a38:	2120      	movs	r1, #32
 8005a3a:	68f8      	ldr	r0, [r7, #12]
 8005a3c:	f000 fc88 	bl	8006350 <UART_WaitOnFlagUntilTimeout>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d005      	beq.n	8005a52 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2220      	movs	r2, #32
 8005a4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e032      	b.n	8005ab8 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8005a52:	69fb      	ldr	r3, [r7, #28]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10c      	bne.n	8005a72 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a5e:	b29a      	uxth	r2, r3
 8005a60:	8a7b      	ldrh	r3, [r7, #18]
 8005a62:	4013      	ands	r3, r2
 8005a64:	b29a      	uxth	r2, r3
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005a6a:	69bb      	ldr	r3, [r7, #24]
 8005a6c:	3302      	adds	r3, #2
 8005a6e:	61bb      	str	r3, [r7, #24]
 8005a70:	e00c      	b.n	8005a8c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a78:	b2da      	uxtb	r2, r3
 8005a7a:	8a7b      	ldrh	r3, [r7, #18]
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	4013      	ands	r3, r2
 8005a80:	b2da      	uxtb	r2, r3
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005a86:	69fb      	ldr	r3, [r7, #28]
 8005a88:	3301      	adds	r3, #1
 8005a8a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	3b01      	subs	r3, #1
 8005a96:	b29a      	uxth	r2, r3
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1c2      	bne.n	8005a30 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2220      	movs	r2, #32
 8005aae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	e000      	b.n	8005ab8 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8005ab6:	2302      	movs	r3, #2
  }
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3720      	adds	r7, #32
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}

08005ac0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ac0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ac4:	b08c      	sub	sp, #48	@ 0x30
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005aca:	2300      	movs	r3, #0
 8005acc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	689a      	ldr	r2, [r3, #8]
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	691b      	ldr	r3, [r3, #16]
 8005ad8:	431a      	orrs	r2, r3
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	695b      	ldr	r3, [r3, #20]
 8005ade:	431a      	orrs	r2, r3
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	69db      	ldr	r3, [r3, #28]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	4baa      	ldr	r3, [pc, #680]	@ (8005d98 <UART_SetConfig+0x2d8>)
 8005af0:	4013      	ands	r3, r2
 8005af2:	697a      	ldr	r2, [r7, #20]
 8005af4:	6812      	ldr	r2, [r2, #0]
 8005af6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005af8:	430b      	orrs	r3, r1
 8005afa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	68da      	ldr	r2, [r3, #12]
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	430a      	orrs	r2, r1
 8005b10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	699b      	ldr	r3, [r3, #24]
 8005b16:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a9f      	ldr	r2, [pc, #636]	@ (8005d9c <UART_SetConfig+0x2dc>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d004      	beq.n	8005b2c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	6a1b      	ldr	r3, [r3, #32]
 8005b26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005b36:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	6812      	ldr	r2, [r2, #0]
 8005b3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b40:	430b      	orrs	r3, r1
 8005b42:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b4a:	f023 010f 	bic.w	r1, r3, #15
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	430a      	orrs	r2, r1
 8005b58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a90      	ldr	r2, [pc, #576]	@ (8005da0 <UART_SetConfig+0x2e0>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d125      	bne.n	8005bb0 <UART_SetConfig+0xf0>
 8005b64:	4b8f      	ldr	r3, [pc, #572]	@ (8005da4 <UART_SetConfig+0x2e4>)
 8005b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b6a:	f003 0303 	and.w	r3, r3, #3
 8005b6e:	2b03      	cmp	r3, #3
 8005b70:	d81a      	bhi.n	8005ba8 <UART_SetConfig+0xe8>
 8005b72:	a201      	add	r2, pc, #4	@ (adr r2, 8005b78 <UART_SetConfig+0xb8>)
 8005b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b78:	08005b89 	.word	0x08005b89
 8005b7c:	08005b99 	.word	0x08005b99
 8005b80:	08005b91 	.word	0x08005b91
 8005b84:	08005ba1 	.word	0x08005ba1
 8005b88:	2301      	movs	r3, #1
 8005b8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b8e:	e116      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005b90:	2302      	movs	r3, #2
 8005b92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b96:	e112      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005b98:	2304      	movs	r3, #4
 8005b9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b9e:	e10e      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005ba0:	2308      	movs	r3, #8
 8005ba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ba6:	e10a      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005ba8:	2310      	movs	r3, #16
 8005baa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bae:	e106      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a7c      	ldr	r2, [pc, #496]	@ (8005da8 <UART_SetConfig+0x2e8>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d138      	bne.n	8005c2c <UART_SetConfig+0x16c>
 8005bba:	4b7a      	ldr	r3, [pc, #488]	@ (8005da4 <UART_SetConfig+0x2e4>)
 8005bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bc0:	f003 030c 	and.w	r3, r3, #12
 8005bc4:	2b0c      	cmp	r3, #12
 8005bc6:	d82d      	bhi.n	8005c24 <UART_SetConfig+0x164>
 8005bc8:	a201      	add	r2, pc, #4	@ (adr r2, 8005bd0 <UART_SetConfig+0x110>)
 8005bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bce:	bf00      	nop
 8005bd0:	08005c05 	.word	0x08005c05
 8005bd4:	08005c25 	.word	0x08005c25
 8005bd8:	08005c25 	.word	0x08005c25
 8005bdc:	08005c25 	.word	0x08005c25
 8005be0:	08005c15 	.word	0x08005c15
 8005be4:	08005c25 	.word	0x08005c25
 8005be8:	08005c25 	.word	0x08005c25
 8005bec:	08005c25 	.word	0x08005c25
 8005bf0:	08005c0d 	.word	0x08005c0d
 8005bf4:	08005c25 	.word	0x08005c25
 8005bf8:	08005c25 	.word	0x08005c25
 8005bfc:	08005c25 	.word	0x08005c25
 8005c00:	08005c1d 	.word	0x08005c1d
 8005c04:	2300      	movs	r3, #0
 8005c06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c0a:	e0d8      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005c0c:	2302      	movs	r3, #2
 8005c0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c12:	e0d4      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005c14:	2304      	movs	r3, #4
 8005c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c1a:	e0d0      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005c1c:	2308      	movs	r3, #8
 8005c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c22:	e0cc      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005c24:	2310      	movs	r3, #16
 8005c26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c2a:	e0c8      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a5e      	ldr	r2, [pc, #376]	@ (8005dac <UART_SetConfig+0x2ec>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d125      	bne.n	8005c82 <UART_SetConfig+0x1c2>
 8005c36:	4b5b      	ldr	r3, [pc, #364]	@ (8005da4 <UART_SetConfig+0x2e4>)
 8005c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c3c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005c40:	2b30      	cmp	r3, #48	@ 0x30
 8005c42:	d016      	beq.n	8005c72 <UART_SetConfig+0x1b2>
 8005c44:	2b30      	cmp	r3, #48	@ 0x30
 8005c46:	d818      	bhi.n	8005c7a <UART_SetConfig+0x1ba>
 8005c48:	2b20      	cmp	r3, #32
 8005c4a:	d00a      	beq.n	8005c62 <UART_SetConfig+0x1a2>
 8005c4c:	2b20      	cmp	r3, #32
 8005c4e:	d814      	bhi.n	8005c7a <UART_SetConfig+0x1ba>
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d002      	beq.n	8005c5a <UART_SetConfig+0x19a>
 8005c54:	2b10      	cmp	r3, #16
 8005c56:	d008      	beq.n	8005c6a <UART_SetConfig+0x1aa>
 8005c58:	e00f      	b.n	8005c7a <UART_SetConfig+0x1ba>
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c60:	e0ad      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005c62:	2302      	movs	r3, #2
 8005c64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c68:	e0a9      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005c6a:	2304      	movs	r3, #4
 8005c6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c70:	e0a5      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005c72:	2308      	movs	r3, #8
 8005c74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c78:	e0a1      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005c7a:	2310      	movs	r3, #16
 8005c7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c80:	e09d      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a4a      	ldr	r2, [pc, #296]	@ (8005db0 <UART_SetConfig+0x2f0>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d125      	bne.n	8005cd8 <UART_SetConfig+0x218>
 8005c8c:	4b45      	ldr	r3, [pc, #276]	@ (8005da4 <UART_SetConfig+0x2e4>)
 8005c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c92:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005c96:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c98:	d016      	beq.n	8005cc8 <UART_SetConfig+0x208>
 8005c9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c9c:	d818      	bhi.n	8005cd0 <UART_SetConfig+0x210>
 8005c9e:	2b80      	cmp	r3, #128	@ 0x80
 8005ca0:	d00a      	beq.n	8005cb8 <UART_SetConfig+0x1f8>
 8005ca2:	2b80      	cmp	r3, #128	@ 0x80
 8005ca4:	d814      	bhi.n	8005cd0 <UART_SetConfig+0x210>
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d002      	beq.n	8005cb0 <UART_SetConfig+0x1f0>
 8005caa:	2b40      	cmp	r3, #64	@ 0x40
 8005cac:	d008      	beq.n	8005cc0 <UART_SetConfig+0x200>
 8005cae:	e00f      	b.n	8005cd0 <UART_SetConfig+0x210>
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cb6:	e082      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005cb8:	2302      	movs	r3, #2
 8005cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cbe:	e07e      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005cc0:	2304      	movs	r3, #4
 8005cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cc6:	e07a      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005cc8:	2308      	movs	r3, #8
 8005cca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cce:	e076      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005cd0:	2310      	movs	r3, #16
 8005cd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cd6:	e072      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a35      	ldr	r2, [pc, #212]	@ (8005db4 <UART_SetConfig+0x2f4>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d12a      	bne.n	8005d38 <UART_SetConfig+0x278>
 8005ce2:	4b30      	ldr	r3, [pc, #192]	@ (8005da4 <UART_SetConfig+0x2e4>)
 8005ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ce8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cf0:	d01a      	beq.n	8005d28 <UART_SetConfig+0x268>
 8005cf2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cf6:	d81b      	bhi.n	8005d30 <UART_SetConfig+0x270>
 8005cf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cfc:	d00c      	beq.n	8005d18 <UART_SetConfig+0x258>
 8005cfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d02:	d815      	bhi.n	8005d30 <UART_SetConfig+0x270>
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d003      	beq.n	8005d10 <UART_SetConfig+0x250>
 8005d08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d0c:	d008      	beq.n	8005d20 <UART_SetConfig+0x260>
 8005d0e:	e00f      	b.n	8005d30 <UART_SetConfig+0x270>
 8005d10:	2300      	movs	r3, #0
 8005d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d16:	e052      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005d18:	2302      	movs	r3, #2
 8005d1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d1e:	e04e      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005d20:	2304      	movs	r3, #4
 8005d22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d26:	e04a      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005d28:	2308      	movs	r3, #8
 8005d2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d2e:	e046      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005d30:	2310      	movs	r3, #16
 8005d32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d36:	e042      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a17      	ldr	r2, [pc, #92]	@ (8005d9c <UART_SetConfig+0x2dc>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d13a      	bne.n	8005db8 <UART_SetConfig+0x2f8>
 8005d42:	4b18      	ldr	r3, [pc, #96]	@ (8005da4 <UART_SetConfig+0x2e4>)
 8005d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d48:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005d4c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d50:	d01a      	beq.n	8005d88 <UART_SetConfig+0x2c8>
 8005d52:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d56:	d81b      	bhi.n	8005d90 <UART_SetConfig+0x2d0>
 8005d58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d5c:	d00c      	beq.n	8005d78 <UART_SetConfig+0x2b8>
 8005d5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d62:	d815      	bhi.n	8005d90 <UART_SetConfig+0x2d0>
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d003      	beq.n	8005d70 <UART_SetConfig+0x2b0>
 8005d68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d6c:	d008      	beq.n	8005d80 <UART_SetConfig+0x2c0>
 8005d6e:	e00f      	b.n	8005d90 <UART_SetConfig+0x2d0>
 8005d70:	2300      	movs	r3, #0
 8005d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d76:	e022      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005d78:	2302      	movs	r3, #2
 8005d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d7e:	e01e      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005d80:	2304      	movs	r3, #4
 8005d82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d86:	e01a      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005d88:	2308      	movs	r3, #8
 8005d8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d8e:	e016      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005d90:	2310      	movs	r3, #16
 8005d92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d96:	e012      	b.n	8005dbe <UART_SetConfig+0x2fe>
 8005d98:	cfff69f3 	.word	0xcfff69f3
 8005d9c:	40008000 	.word	0x40008000
 8005da0:	40013800 	.word	0x40013800
 8005da4:	40021000 	.word	0x40021000
 8005da8:	40004400 	.word	0x40004400
 8005dac:	40004800 	.word	0x40004800
 8005db0:	40004c00 	.word	0x40004c00
 8005db4:	40005000 	.word	0x40005000
 8005db8:	2310      	movs	r3, #16
 8005dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4aae      	ldr	r2, [pc, #696]	@ (800607c <UART_SetConfig+0x5bc>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	f040 8097 	bne.w	8005ef8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005dca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005dce:	2b08      	cmp	r3, #8
 8005dd0:	d823      	bhi.n	8005e1a <UART_SetConfig+0x35a>
 8005dd2:	a201      	add	r2, pc, #4	@ (adr r2, 8005dd8 <UART_SetConfig+0x318>)
 8005dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dd8:	08005dfd 	.word	0x08005dfd
 8005ddc:	08005e1b 	.word	0x08005e1b
 8005de0:	08005e05 	.word	0x08005e05
 8005de4:	08005e1b 	.word	0x08005e1b
 8005de8:	08005e0b 	.word	0x08005e0b
 8005dec:	08005e1b 	.word	0x08005e1b
 8005df0:	08005e1b 	.word	0x08005e1b
 8005df4:	08005e1b 	.word	0x08005e1b
 8005df8:	08005e13 	.word	0x08005e13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005dfc:	f7fd ff9a 	bl	8003d34 <HAL_RCC_GetPCLK1Freq>
 8005e00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e02:	e010      	b.n	8005e26 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e04:	4b9e      	ldr	r3, [pc, #632]	@ (8006080 <UART_SetConfig+0x5c0>)
 8005e06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e08:	e00d      	b.n	8005e26 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e0a:	f7fd ff25 	bl	8003c58 <HAL_RCC_GetSysClockFreq>
 8005e0e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e10:	e009      	b.n	8005e26 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e18:	e005      	b.n	8005e26 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005e24:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 8130 	beq.w	800608e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e32:	4a94      	ldr	r2, [pc, #592]	@ (8006084 <UART_SetConfig+0x5c4>)
 8005e34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e38:	461a      	mov	r2, r3
 8005e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e3c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e40:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	685a      	ldr	r2, [r3, #4]
 8005e46:	4613      	mov	r3, r2
 8005e48:	005b      	lsls	r3, r3, #1
 8005e4a:	4413      	add	r3, r2
 8005e4c:	69ba      	ldr	r2, [r7, #24]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d305      	bcc.n	8005e5e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e58:	69ba      	ldr	r2, [r7, #24]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d903      	bls.n	8005e66 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005e64:	e113      	b.n	800608e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e68:	2200      	movs	r2, #0
 8005e6a:	60bb      	str	r3, [r7, #8]
 8005e6c:	60fa      	str	r2, [r7, #12]
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e72:	4a84      	ldr	r2, [pc, #528]	@ (8006084 <UART_SetConfig+0x5c4>)
 8005e74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	603b      	str	r3, [r7, #0]
 8005e7e:	607a      	str	r2, [r7, #4]
 8005e80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e84:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005e88:	f7fa fe68 	bl	8000b5c <__aeabi_uldivmod>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	460b      	mov	r3, r1
 8005e90:	4610      	mov	r0, r2
 8005e92:	4619      	mov	r1, r3
 8005e94:	f04f 0200 	mov.w	r2, #0
 8005e98:	f04f 0300 	mov.w	r3, #0
 8005e9c:	020b      	lsls	r3, r1, #8
 8005e9e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005ea2:	0202      	lsls	r2, r0, #8
 8005ea4:	6979      	ldr	r1, [r7, #20]
 8005ea6:	6849      	ldr	r1, [r1, #4]
 8005ea8:	0849      	lsrs	r1, r1, #1
 8005eaa:	2000      	movs	r0, #0
 8005eac:	460c      	mov	r4, r1
 8005eae:	4605      	mov	r5, r0
 8005eb0:	eb12 0804 	adds.w	r8, r2, r4
 8005eb4:	eb43 0905 	adc.w	r9, r3, r5
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	469a      	mov	sl, r3
 8005ec0:	4693      	mov	fp, r2
 8005ec2:	4652      	mov	r2, sl
 8005ec4:	465b      	mov	r3, fp
 8005ec6:	4640      	mov	r0, r8
 8005ec8:	4649      	mov	r1, r9
 8005eca:	f7fa fe47 	bl	8000b5c <__aeabi_uldivmod>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005ed6:	6a3b      	ldr	r3, [r7, #32]
 8005ed8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005edc:	d308      	bcc.n	8005ef0 <UART_SetConfig+0x430>
 8005ede:	6a3b      	ldr	r3, [r7, #32]
 8005ee0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ee4:	d204      	bcs.n	8005ef0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	6a3a      	ldr	r2, [r7, #32]
 8005eec:	60da      	str	r2, [r3, #12]
 8005eee:	e0ce      	b.n	800608e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005ef6:	e0ca      	b.n	800608e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	69db      	ldr	r3, [r3, #28]
 8005efc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f00:	d166      	bne.n	8005fd0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005f02:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005f06:	2b08      	cmp	r3, #8
 8005f08:	d827      	bhi.n	8005f5a <UART_SetConfig+0x49a>
 8005f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8005f10 <UART_SetConfig+0x450>)
 8005f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f10:	08005f35 	.word	0x08005f35
 8005f14:	08005f3d 	.word	0x08005f3d
 8005f18:	08005f45 	.word	0x08005f45
 8005f1c:	08005f5b 	.word	0x08005f5b
 8005f20:	08005f4b 	.word	0x08005f4b
 8005f24:	08005f5b 	.word	0x08005f5b
 8005f28:	08005f5b 	.word	0x08005f5b
 8005f2c:	08005f5b 	.word	0x08005f5b
 8005f30:	08005f53 	.word	0x08005f53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f34:	f7fd fefe 	bl	8003d34 <HAL_RCC_GetPCLK1Freq>
 8005f38:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f3a:	e014      	b.n	8005f66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f3c:	f7fd ff10 	bl	8003d60 <HAL_RCC_GetPCLK2Freq>
 8005f40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f42:	e010      	b.n	8005f66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f44:	4b4e      	ldr	r3, [pc, #312]	@ (8006080 <UART_SetConfig+0x5c0>)
 8005f46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f48:	e00d      	b.n	8005f66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f4a:	f7fd fe85 	bl	8003c58 <HAL_RCC_GetSysClockFreq>
 8005f4e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f50:	e009      	b.n	8005f66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f58:	e005      	b.n	8005f66 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005f64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	f000 8090 	beq.w	800608e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f72:	4a44      	ldr	r2, [pc, #272]	@ (8006084 <UART_SetConfig+0x5c4>)
 8005f74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f78:	461a      	mov	r2, r3
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f80:	005a      	lsls	r2, r3, #1
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	085b      	lsrs	r3, r3, #1
 8005f88:	441a      	add	r2, r3
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f92:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f94:	6a3b      	ldr	r3, [r7, #32]
 8005f96:	2b0f      	cmp	r3, #15
 8005f98:	d916      	bls.n	8005fc8 <UART_SetConfig+0x508>
 8005f9a:	6a3b      	ldr	r3, [r7, #32]
 8005f9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fa0:	d212      	bcs.n	8005fc8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005fa2:	6a3b      	ldr	r3, [r7, #32]
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	f023 030f 	bic.w	r3, r3, #15
 8005faa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005fac:	6a3b      	ldr	r3, [r7, #32]
 8005fae:	085b      	lsrs	r3, r3, #1
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	f003 0307 	and.w	r3, r3, #7
 8005fb6:	b29a      	uxth	r2, r3
 8005fb8:	8bfb      	ldrh	r3, [r7, #30]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	8bfa      	ldrh	r2, [r7, #30]
 8005fc4:	60da      	str	r2, [r3, #12]
 8005fc6:	e062      	b.n	800608e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005fce:	e05e      	b.n	800608e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005fd0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005fd4:	2b08      	cmp	r3, #8
 8005fd6:	d828      	bhi.n	800602a <UART_SetConfig+0x56a>
 8005fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8005fe0 <UART_SetConfig+0x520>)
 8005fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fde:	bf00      	nop
 8005fe0:	08006005 	.word	0x08006005
 8005fe4:	0800600d 	.word	0x0800600d
 8005fe8:	08006015 	.word	0x08006015
 8005fec:	0800602b 	.word	0x0800602b
 8005ff0:	0800601b 	.word	0x0800601b
 8005ff4:	0800602b 	.word	0x0800602b
 8005ff8:	0800602b 	.word	0x0800602b
 8005ffc:	0800602b 	.word	0x0800602b
 8006000:	08006023 	.word	0x08006023
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006004:	f7fd fe96 	bl	8003d34 <HAL_RCC_GetPCLK1Freq>
 8006008:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800600a:	e014      	b.n	8006036 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800600c:	f7fd fea8 	bl	8003d60 <HAL_RCC_GetPCLK2Freq>
 8006010:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006012:	e010      	b.n	8006036 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006014:	4b1a      	ldr	r3, [pc, #104]	@ (8006080 <UART_SetConfig+0x5c0>)
 8006016:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006018:	e00d      	b.n	8006036 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800601a:	f7fd fe1d 	bl	8003c58 <HAL_RCC_GetSysClockFreq>
 800601e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006020:	e009      	b.n	8006036 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006022:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006026:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006028:	e005      	b.n	8006036 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800602a:	2300      	movs	r3, #0
 800602c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006034:	bf00      	nop
    }

    if (pclk != 0U)
 8006036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006038:	2b00      	cmp	r3, #0
 800603a:	d028      	beq.n	800608e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006040:	4a10      	ldr	r2, [pc, #64]	@ (8006084 <UART_SetConfig+0x5c4>)
 8006042:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006046:	461a      	mov	r2, r3
 8006048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800604a:	fbb3 f2f2 	udiv	r2, r3, r2
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	085b      	lsrs	r3, r3, #1
 8006054:	441a      	add	r2, r3
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	fbb2 f3f3 	udiv	r3, r2, r3
 800605e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006060:	6a3b      	ldr	r3, [r7, #32]
 8006062:	2b0f      	cmp	r3, #15
 8006064:	d910      	bls.n	8006088 <UART_SetConfig+0x5c8>
 8006066:	6a3b      	ldr	r3, [r7, #32]
 8006068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800606c:	d20c      	bcs.n	8006088 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800606e:	6a3b      	ldr	r3, [r7, #32]
 8006070:	b29a      	uxth	r2, r3
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	60da      	str	r2, [r3, #12]
 8006078:	e009      	b.n	800608e <UART_SetConfig+0x5ce>
 800607a:	bf00      	nop
 800607c:	40008000 	.word	0x40008000
 8006080:	00f42400 	.word	0x00f42400
 8006084:	08007adc 	.word	0x08007adc
      }
      else
      {
        ret = HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	2201      	movs	r2, #1
 8006092:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	2201      	movs	r2, #1
 800609a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	2200      	movs	r2, #0
 80060a2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	2200      	movs	r2, #0
 80060a8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80060aa:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3730      	adds	r7, #48	@ 0x30
 80060b2:	46bd      	mov	sp, r7
 80060b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080060b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c4:	f003 0308 	and.w	r3, r3, #8
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d00a      	beq.n	80060e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	430a      	orrs	r2, r1
 80060e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e6:	f003 0301 	and.w	r3, r3, #1
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00a      	beq.n	8006104 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	430a      	orrs	r2, r1
 8006102:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006108:	f003 0302 	and.w	r3, r3, #2
 800610c:	2b00      	cmp	r3, #0
 800610e:	d00a      	beq.n	8006126 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	430a      	orrs	r2, r1
 8006124:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800612a:	f003 0304 	and.w	r3, r3, #4
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00a      	beq.n	8006148 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	430a      	orrs	r2, r1
 8006146:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800614c:	f003 0310 	and.w	r3, r3, #16
 8006150:	2b00      	cmp	r3, #0
 8006152:	d00a      	beq.n	800616a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	430a      	orrs	r2, r1
 8006168:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800616e:	f003 0320 	and.w	r3, r3, #32
 8006172:	2b00      	cmp	r3, #0
 8006174:	d00a      	beq.n	800618c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	430a      	orrs	r2, r1
 800618a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006194:	2b00      	cmp	r3, #0
 8006196:	d01a      	beq.n	80061ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	430a      	orrs	r2, r1
 80061ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061b6:	d10a      	bne.n	80061ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	430a      	orrs	r2, r1
 80061cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d00a      	beq.n	80061f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	430a      	orrs	r2, r1
 80061ee:	605a      	str	r2, [r3, #4]
  }
}
 80061f0:	bf00      	nop
 80061f2:	370c      	adds	r7, #12
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr

080061fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b098      	sub	sp, #96	@ 0x60
 8006200:	af02      	add	r7, sp, #8
 8006202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800620c:	f7fc fd76 	bl	8002cfc <HAL_GetTick>
 8006210:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 0308 	and.w	r3, r3, #8
 800621c:	2b08      	cmp	r3, #8
 800621e:	d12f      	bne.n	8006280 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006220:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006224:	9300      	str	r3, [sp, #0]
 8006226:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006228:	2200      	movs	r2, #0
 800622a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f000 f88e 	bl	8006350 <UART_WaitOnFlagUntilTimeout>
 8006234:	4603      	mov	r3, r0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d022      	beq.n	8006280 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006242:	e853 3f00 	ldrex	r3, [r3]
 8006246:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800624a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800624e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	461a      	mov	r2, r3
 8006256:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006258:	647b      	str	r3, [r7, #68]	@ 0x44
 800625a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800625e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006260:	e841 2300 	strex	r3, r2, [r1]
 8006264:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006266:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1e6      	bne.n	800623a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2220      	movs	r2, #32
 8006270:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800627c:	2303      	movs	r3, #3
 800627e:	e063      	b.n	8006348 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f003 0304 	and.w	r3, r3, #4
 800628a:	2b04      	cmp	r3, #4
 800628c:	d149      	bne.n	8006322 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800628e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006292:	9300      	str	r3, [sp, #0]
 8006294:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006296:	2200      	movs	r2, #0
 8006298:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	f000 f857 	bl	8006350 <UART_WaitOnFlagUntilTimeout>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d03c      	beq.n	8006322 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b0:	e853 3f00 	ldrex	r3, [r3]
 80062b4:	623b      	str	r3, [r7, #32]
   return(result);
 80062b6:	6a3b      	ldr	r3, [r7, #32]
 80062b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	461a      	mov	r2, r3
 80062c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80062c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062ce:	e841 2300 	strex	r3, r2, [r1]
 80062d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80062d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d1e6      	bne.n	80062a8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	3308      	adds	r3, #8
 80062e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	e853 3f00 	ldrex	r3, [r3]
 80062e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f023 0301 	bic.w	r3, r3, #1
 80062f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	3308      	adds	r3, #8
 80062f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062fa:	61fa      	str	r2, [r7, #28]
 80062fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062fe:	69b9      	ldr	r1, [r7, #24]
 8006300:	69fa      	ldr	r2, [r7, #28]
 8006302:	e841 2300 	strex	r3, r2, [r1]
 8006306:	617b      	str	r3, [r7, #20]
   return(result);
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d1e5      	bne.n	80062da <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2220      	movs	r2, #32
 8006312:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800631e:	2303      	movs	r3, #3
 8006320:	e012      	b.n	8006348 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2220      	movs	r2, #32
 8006326:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2220      	movs	r2, #32
 800632e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006346:	2300      	movs	r3, #0
}
 8006348:	4618      	mov	r0, r3
 800634a:	3758      	adds	r7, #88	@ 0x58
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}

08006350 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b084      	sub	sp, #16
 8006354:	af00      	add	r7, sp, #0
 8006356:	60f8      	str	r0, [r7, #12]
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	603b      	str	r3, [r7, #0]
 800635c:	4613      	mov	r3, r2
 800635e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006360:	e04f      	b.n	8006402 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006362:	69bb      	ldr	r3, [r7, #24]
 8006364:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006368:	d04b      	beq.n	8006402 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800636a:	f7fc fcc7 	bl	8002cfc <HAL_GetTick>
 800636e:	4602      	mov	r2, r0
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	1ad3      	subs	r3, r2, r3
 8006374:	69ba      	ldr	r2, [r7, #24]
 8006376:	429a      	cmp	r2, r3
 8006378:	d302      	bcc.n	8006380 <UART_WaitOnFlagUntilTimeout+0x30>
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d101      	bne.n	8006384 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006380:	2303      	movs	r3, #3
 8006382:	e04e      	b.n	8006422 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 0304 	and.w	r3, r3, #4
 800638e:	2b00      	cmp	r3, #0
 8006390:	d037      	beq.n	8006402 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	2b80      	cmp	r3, #128	@ 0x80
 8006396:	d034      	beq.n	8006402 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	2b40      	cmp	r3, #64	@ 0x40
 800639c:	d031      	beq.n	8006402 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	69db      	ldr	r3, [r3, #28]
 80063a4:	f003 0308 	and.w	r3, r3, #8
 80063a8:	2b08      	cmp	r3, #8
 80063aa:	d110      	bne.n	80063ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2208      	movs	r2, #8
 80063b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063b4:	68f8      	ldr	r0, [r7, #12]
 80063b6:	f000 f838 	bl	800642a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2208      	movs	r2, #8
 80063be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e029      	b.n	8006422 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	69db      	ldr	r3, [r3, #28]
 80063d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063dc:	d111      	bne.n	8006402 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80063e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063e8:	68f8      	ldr	r0, [r7, #12]
 80063ea:	f000 f81e 	bl	800642a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2220      	movs	r2, #32
 80063f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	e00f      	b.n	8006422 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	69da      	ldr	r2, [r3, #28]
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	4013      	ands	r3, r2
 800640c:	68ba      	ldr	r2, [r7, #8]
 800640e:	429a      	cmp	r2, r3
 8006410:	bf0c      	ite	eq
 8006412:	2301      	moveq	r3, #1
 8006414:	2300      	movne	r3, #0
 8006416:	b2db      	uxtb	r3, r3
 8006418:	461a      	mov	r2, r3
 800641a:	79fb      	ldrb	r3, [r7, #7]
 800641c:	429a      	cmp	r2, r3
 800641e:	d0a0      	beq.n	8006362 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006420:	2300      	movs	r3, #0
}
 8006422:	4618      	mov	r0, r3
 8006424:	3710      	adds	r7, #16
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}

0800642a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800642a:	b480      	push	{r7}
 800642c:	b095      	sub	sp, #84	@ 0x54
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006438:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800643a:	e853 3f00 	ldrex	r3, [r3]
 800643e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006442:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006446:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	461a      	mov	r2, r3
 800644e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006450:	643b      	str	r3, [r7, #64]	@ 0x40
 8006452:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006454:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006456:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006458:	e841 2300 	strex	r3, r2, [r1]
 800645c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800645e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006460:	2b00      	cmp	r3, #0
 8006462:	d1e6      	bne.n	8006432 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	3308      	adds	r3, #8
 800646a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646c:	6a3b      	ldr	r3, [r7, #32]
 800646e:	e853 3f00 	ldrex	r3, [r3]
 8006472:	61fb      	str	r3, [r7, #28]
   return(result);
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800647a:	f023 0301 	bic.w	r3, r3, #1
 800647e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	3308      	adds	r3, #8
 8006486:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006488:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800648a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800648e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006490:	e841 2300 	strex	r3, r2, [r1]
 8006494:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006498:	2b00      	cmp	r3, #0
 800649a:	d1e3      	bne.n	8006464 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d118      	bne.n	80064d6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	e853 3f00 	ldrex	r3, [r3]
 80064b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	f023 0310 	bic.w	r3, r3, #16
 80064b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	461a      	mov	r2, r3
 80064c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064c2:	61bb      	str	r3, [r7, #24]
 80064c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c6:	6979      	ldr	r1, [r7, #20]
 80064c8:	69ba      	ldr	r2, [r7, #24]
 80064ca:	e841 2300 	strex	r3, r2, [r1]
 80064ce:	613b      	str	r3, [r7, #16]
   return(result);
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d1e6      	bne.n	80064a4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2220      	movs	r2, #32
 80064da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80064ea:	bf00      	nop
 80064ec:	3754      	adds	r7, #84	@ 0x54
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr

080064f6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80064f6:	b480      	push	{r7}
 80064f8:	b085      	sub	sp, #20
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006504:	2b01      	cmp	r3, #1
 8006506:	d101      	bne.n	800650c <HAL_UARTEx_DisableFifoMode+0x16>
 8006508:	2302      	movs	r3, #2
 800650a:	e027      	b.n	800655c <HAL_UARTEx_DisableFifoMode+0x66>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2224      	movs	r2, #36	@ 0x24
 8006518:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f022 0201 	bic.w	r2, r2, #1
 8006532:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800653a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2220      	movs	r2, #32
 800654e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2200      	movs	r2, #0
 8006556:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800655a:	2300      	movs	r3, #0
}
 800655c:	4618      	mov	r0, r3
 800655e:	3714      	adds	r7, #20
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006578:	2b01      	cmp	r3, #1
 800657a:	d101      	bne.n	8006580 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800657c:	2302      	movs	r3, #2
 800657e:	e02d      	b.n	80065dc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2224      	movs	r2, #36	@ 0x24
 800658c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f022 0201 	bic.w	r2, r2, #1
 80065a6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	683a      	ldr	r2, [r7, #0]
 80065b8:	430a      	orrs	r2, r1
 80065ba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f000 f84f 	bl	8006660 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2220      	movs	r2, #32
 80065ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d101      	bne.n	80065fc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80065f8:	2302      	movs	r3, #2
 80065fa:	e02d      	b.n	8006658 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2224      	movs	r2, #36	@ 0x24
 8006608:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f022 0201 	bic.w	r2, r2, #1
 8006622:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	683a      	ldr	r2, [r7, #0]
 8006634:	430a      	orrs	r2, r1
 8006636:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f000 f811 	bl	8006660 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	68fa      	ldr	r2, [r7, #12]
 8006644:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2220      	movs	r2, #32
 800664a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2200      	movs	r2, #0
 8006652:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006656:	2300      	movs	r3, #0
}
 8006658:	4618      	mov	r0, r3
 800665a:	3710      	adds	r7, #16
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}

08006660 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800666c:	2b00      	cmp	r3, #0
 800666e:	d108      	bne.n	8006682 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2201      	movs	r2, #1
 8006674:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2201      	movs	r2, #1
 800667c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006680:	e031      	b.n	80066e6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006682:	2308      	movs	r3, #8
 8006684:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006686:	2308      	movs	r3, #8
 8006688:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	0e5b      	lsrs	r3, r3, #25
 8006692:	b2db      	uxtb	r3, r3
 8006694:	f003 0307 	and.w	r3, r3, #7
 8006698:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	0f5b      	lsrs	r3, r3, #29
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	f003 0307 	and.w	r3, r3, #7
 80066a8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80066aa:	7bbb      	ldrb	r3, [r7, #14]
 80066ac:	7b3a      	ldrb	r2, [r7, #12]
 80066ae:	4911      	ldr	r1, [pc, #68]	@ (80066f4 <UARTEx_SetNbDataToProcess+0x94>)
 80066b0:	5c8a      	ldrb	r2, [r1, r2]
 80066b2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80066b6:	7b3a      	ldrb	r2, [r7, #12]
 80066b8:	490f      	ldr	r1, [pc, #60]	@ (80066f8 <UARTEx_SetNbDataToProcess+0x98>)
 80066ba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80066bc:	fb93 f3f2 	sdiv	r3, r3, r2
 80066c0:	b29a      	uxth	r2, r3
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80066c8:	7bfb      	ldrb	r3, [r7, #15]
 80066ca:	7b7a      	ldrb	r2, [r7, #13]
 80066cc:	4909      	ldr	r1, [pc, #36]	@ (80066f4 <UARTEx_SetNbDataToProcess+0x94>)
 80066ce:	5c8a      	ldrb	r2, [r1, r2]
 80066d0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80066d4:	7b7a      	ldrb	r2, [r7, #13]
 80066d6:	4908      	ldr	r1, [pc, #32]	@ (80066f8 <UARTEx_SetNbDataToProcess+0x98>)
 80066d8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80066da:	fb93 f3f2 	sdiv	r3, r3, r2
 80066de:	b29a      	uxth	r2, r3
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80066e6:	bf00      	nop
 80066e8:	3714      	adds	r7, #20
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	08007af4 	.word	0x08007af4
 80066f8:	08007afc 	.word	0x08007afc

080066fc <siscanf>:
 80066fc:	b40e      	push	{r1, r2, r3}
 80066fe:	b530      	push	{r4, r5, lr}
 8006700:	b09c      	sub	sp, #112	@ 0x70
 8006702:	ac1f      	add	r4, sp, #124	@ 0x7c
 8006704:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8006708:	f854 5b04 	ldr.w	r5, [r4], #4
 800670c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006710:	9002      	str	r0, [sp, #8]
 8006712:	9006      	str	r0, [sp, #24]
 8006714:	f7f9 fd84 	bl	8000220 <strlen>
 8006718:	4b0b      	ldr	r3, [pc, #44]	@ (8006748 <siscanf+0x4c>)
 800671a:	9003      	str	r0, [sp, #12]
 800671c:	9007      	str	r0, [sp, #28]
 800671e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006720:	480a      	ldr	r0, [pc, #40]	@ (800674c <siscanf+0x50>)
 8006722:	9401      	str	r4, [sp, #4]
 8006724:	2300      	movs	r3, #0
 8006726:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006728:	9314      	str	r3, [sp, #80]	@ 0x50
 800672a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800672e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006732:	462a      	mov	r2, r5
 8006734:	4623      	mov	r3, r4
 8006736:	a902      	add	r1, sp, #8
 8006738:	6800      	ldr	r0, [r0, #0]
 800673a:	f000 fb13 	bl	8006d64 <__ssvfiscanf_r>
 800673e:	b01c      	add	sp, #112	@ 0x70
 8006740:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006744:	b003      	add	sp, #12
 8006746:	4770      	bx	lr
 8006748:	08006773 	.word	0x08006773
 800674c:	20000078 	.word	0x20000078

08006750 <__sread>:
 8006750:	b510      	push	{r4, lr}
 8006752:	460c      	mov	r4, r1
 8006754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006758:	f000 fa10 	bl	8006b7c <_read_r>
 800675c:	2800      	cmp	r0, #0
 800675e:	bfab      	itete	ge
 8006760:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006762:	89a3      	ldrhlt	r3, [r4, #12]
 8006764:	181b      	addge	r3, r3, r0
 8006766:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800676a:	bfac      	ite	ge
 800676c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800676e:	81a3      	strhlt	r3, [r4, #12]
 8006770:	bd10      	pop	{r4, pc}

08006772 <__seofread>:
 8006772:	2000      	movs	r0, #0
 8006774:	4770      	bx	lr

08006776 <__swrite>:
 8006776:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800677a:	461f      	mov	r7, r3
 800677c:	898b      	ldrh	r3, [r1, #12]
 800677e:	05db      	lsls	r3, r3, #23
 8006780:	4605      	mov	r5, r0
 8006782:	460c      	mov	r4, r1
 8006784:	4616      	mov	r6, r2
 8006786:	d505      	bpl.n	8006794 <__swrite+0x1e>
 8006788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800678c:	2302      	movs	r3, #2
 800678e:	2200      	movs	r2, #0
 8006790:	f000 f9e2 	bl	8006b58 <_lseek_r>
 8006794:	89a3      	ldrh	r3, [r4, #12]
 8006796:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800679a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800679e:	81a3      	strh	r3, [r4, #12]
 80067a0:	4632      	mov	r2, r6
 80067a2:	463b      	mov	r3, r7
 80067a4:	4628      	mov	r0, r5
 80067a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067aa:	f000 b9f9 	b.w	8006ba0 <_write_r>

080067ae <__sseek>:
 80067ae:	b510      	push	{r4, lr}
 80067b0:	460c      	mov	r4, r1
 80067b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067b6:	f000 f9cf 	bl	8006b58 <_lseek_r>
 80067ba:	1c43      	adds	r3, r0, #1
 80067bc:	89a3      	ldrh	r3, [r4, #12]
 80067be:	bf15      	itete	ne
 80067c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80067c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80067c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80067ca:	81a3      	strheq	r3, [r4, #12]
 80067cc:	bf18      	it	ne
 80067ce:	81a3      	strhne	r3, [r4, #12]
 80067d0:	bd10      	pop	{r4, pc}

080067d2 <__sclose>:
 80067d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067d6:	f000 b9af 	b.w	8006b38 <_close_r>
	...

080067dc <std>:
 80067dc:	2300      	movs	r3, #0
 80067de:	b510      	push	{r4, lr}
 80067e0:	4604      	mov	r4, r0
 80067e2:	e9c0 3300 	strd	r3, r3, [r0]
 80067e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067ea:	6083      	str	r3, [r0, #8]
 80067ec:	8181      	strh	r1, [r0, #12]
 80067ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80067f0:	81c2      	strh	r2, [r0, #14]
 80067f2:	6183      	str	r3, [r0, #24]
 80067f4:	4619      	mov	r1, r3
 80067f6:	2208      	movs	r2, #8
 80067f8:	305c      	adds	r0, #92	@ 0x5c
 80067fa:	f000 f995 	bl	8006b28 <memset>
 80067fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006834 <std+0x58>)
 8006800:	6263      	str	r3, [r4, #36]	@ 0x24
 8006802:	4b0d      	ldr	r3, [pc, #52]	@ (8006838 <std+0x5c>)
 8006804:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006806:	4b0d      	ldr	r3, [pc, #52]	@ (800683c <std+0x60>)
 8006808:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800680a:	4b0d      	ldr	r3, [pc, #52]	@ (8006840 <std+0x64>)
 800680c:	6323      	str	r3, [r4, #48]	@ 0x30
 800680e:	4b0d      	ldr	r3, [pc, #52]	@ (8006844 <std+0x68>)
 8006810:	6224      	str	r4, [r4, #32]
 8006812:	429c      	cmp	r4, r3
 8006814:	d006      	beq.n	8006824 <std+0x48>
 8006816:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800681a:	4294      	cmp	r4, r2
 800681c:	d002      	beq.n	8006824 <std+0x48>
 800681e:	33d0      	adds	r3, #208	@ 0xd0
 8006820:	429c      	cmp	r4, r3
 8006822:	d105      	bne.n	8006830 <std+0x54>
 8006824:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800682c:	f000 b9f4 	b.w	8006c18 <__retarget_lock_init_recursive>
 8006830:	bd10      	pop	{r4, pc}
 8006832:	bf00      	nop
 8006834:	08006751 	.word	0x08006751
 8006838:	08006777 	.word	0x08006777
 800683c:	080067af 	.word	0x080067af
 8006840:	080067d3 	.word	0x080067d3
 8006844:	2000044c 	.word	0x2000044c

08006848 <stdio_exit_handler>:
 8006848:	4a02      	ldr	r2, [pc, #8]	@ (8006854 <stdio_exit_handler+0xc>)
 800684a:	4903      	ldr	r1, [pc, #12]	@ (8006858 <stdio_exit_handler+0x10>)
 800684c:	4803      	ldr	r0, [pc, #12]	@ (800685c <stdio_exit_handler+0x14>)
 800684e:	f000 b8ef 	b.w	8006a30 <_fwalk_sglue>
 8006852:	bf00      	nop
 8006854:	2000006c 	.word	0x2000006c
 8006858:	080075a9 	.word	0x080075a9
 800685c:	2000007c 	.word	0x2000007c

08006860 <cleanup_stdio>:
 8006860:	6841      	ldr	r1, [r0, #4]
 8006862:	4b0c      	ldr	r3, [pc, #48]	@ (8006894 <cleanup_stdio+0x34>)
 8006864:	4299      	cmp	r1, r3
 8006866:	b510      	push	{r4, lr}
 8006868:	4604      	mov	r4, r0
 800686a:	d001      	beq.n	8006870 <cleanup_stdio+0x10>
 800686c:	f000 fe9c 	bl	80075a8 <_fflush_r>
 8006870:	68a1      	ldr	r1, [r4, #8]
 8006872:	4b09      	ldr	r3, [pc, #36]	@ (8006898 <cleanup_stdio+0x38>)
 8006874:	4299      	cmp	r1, r3
 8006876:	d002      	beq.n	800687e <cleanup_stdio+0x1e>
 8006878:	4620      	mov	r0, r4
 800687a:	f000 fe95 	bl	80075a8 <_fflush_r>
 800687e:	68e1      	ldr	r1, [r4, #12]
 8006880:	4b06      	ldr	r3, [pc, #24]	@ (800689c <cleanup_stdio+0x3c>)
 8006882:	4299      	cmp	r1, r3
 8006884:	d004      	beq.n	8006890 <cleanup_stdio+0x30>
 8006886:	4620      	mov	r0, r4
 8006888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800688c:	f000 be8c 	b.w	80075a8 <_fflush_r>
 8006890:	bd10      	pop	{r4, pc}
 8006892:	bf00      	nop
 8006894:	2000044c 	.word	0x2000044c
 8006898:	200004b4 	.word	0x200004b4
 800689c:	2000051c 	.word	0x2000051c

080068a0 <global_stdio_init.part.0>:
 80068a0:	b510      	push	{r4, lr}
 80068a2:	4b0b      	ldr	r3, [pc, #44]	@ (80068d0 <global_stdio_init.part.0+0x30>)
 80068a4:	4c0b      	ldr	r4, [pc, #44]	@ (80068d4 <global_stdio_init.part.0+0x34>)
 80068a6:	4a0c      	ldr	r2, [pc, #48]	@ (80068d8 <global_stdio_init.part.0+0x38>)
 80068a8:	601a      	str	r2, [r3, #0]
 80068aa:	4620      	mov	r0, r4
 80068ac:	2200      	movs	r2, #0
 80068ae:	2104      	movs	r1, #4
 80068b0:	f7ff ff94 	bl	80067dc <std>
 80068b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80068b8:	2201      	movs	r2, #1
 80068ba:	2109      	movs	r1, #9
 80068bc:	f7ff ff8e 	bl	80067dc <std>
 80068c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80068c4:	2202      	movs	r2, #2
 80068c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068ca:	2112      	movs	r1, #18
 80068cc:	f7ff bf86 	b.w	80067dc <std>
 80068d0:	20000584 	.word	0x20000584
 80068d4:	2000044c 	.word	0x2000044c
 80068d8:	08006849 	.word	0x08006849

080068dc <__sfp_lock_acquire>:
 80068dc:	4801      	ldr	r0, [pc, #4]	@ (80068e4 <__sfp_lock_acquire+0x8>)
 80068de:	f000 b99c 	b.w	8006c1a <__retarget_lock_acquire_recursive>
 80068e2:	bf00      	nop
 80068e4:	2000058d 	.word	0x2000058d

080068e8 <__sfp_lock_release>:
 80068e8:	4801      	ldr	r0, [pc, #4]	@ (80068f0 <__sfp_lock_release+0x8>)
 80068ea:	f000 b997 	b.w	8006c1c <__retarget_lock_release_recursive>
 80068ee:	bf00      	nop
 80068f0:	2000058d 	.word	0x2000058d

080068f4 <__sinit>:
 80068f4:	b510      	push	{r4, lr}
 80068f6:	4604      	mov	r4, r0
 80068f8:	f7ff fff0 	bl	80068dc <__sfp_lock_acquire>
 80068fc:	6a23      	ldr	r3, [r4, #32]
 80068fe:	b11b      	cbz	r3, 8006908 <__sinit+0x14>
 8006900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006904:	f7ff bff0 	b.w	80068e8 <__sfp_lock_release>
 8006908:	4b04      	ldr	r3, [pc, #16]	@ (800691c <__sinit+0x28>)
 800690a:	6223      	str	r3, [r4, #32]
 800690c:	4b04      	ldr	r3, [pc, #16]	@ (8006920 <__sinit+0x2c>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d1f5      	bne.n	8006900 <__sinit+0xc>
 8006914:	f7ff ffc4 	bl	80068a0 <global_stdio_init.part.0>
 8006918:	e7f2      	b.n	8006900 <__sinit+0xc>
 800691a:	bf00      	nop
 800691c:	08006861 	.word	0x08006861
 8006920:	20000584 	.word	0x20000584

08006924 <_strtol_l.constprop.0>:
 8006924:	2b24      	cmp	r3, #36	@ 0x24
 8006926:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800692a:	4686      	mov	lr, r0
 800692c:	4690      	mov	r8, r2
 800692e:	d801      	bhi.n	8006934 <_strtol_l.constprop.0+0x10>
 8006930:	2b01      	cmp	r3, #1
 8006932:	d106      	bne.n	8006942 <_strtol_l.constprop.0+0x1e>
 8006934:	f000 f946 	bl	8006bc4 <__errno>
 8006938:	2316      	movs	r3, #22
 800693a:	6003      	str	r3, [r0, #0]
 800693c:	2000      	movs	r0, #0
 800693e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006942:	4834      	ldr	r0, [pc, #208]	@ (8006a14 <_strtol_l.constprop.0+0xf0>)
 8006944:	460d      	mov	r5, r1
 8006946:	462a      	mov	r2, r5
 8006948:	f815 4b01 	ldrb.w	r4, [r5], #1
 800694c:	5d06      	ldrb	r6, [r0, r4]
 800694e:	f016 0608 	ands.w	r6, r6, #8
 8006952:	d1f8      	bne.n	8006946 <_strtol_l.constprop.0+0x22>
 8006954:	2c2d      	cmp	r4, #45	@ 0x2d
 8006956:	d12d      	bne.n	80069b4 <_strtol_l.constprop.0+0x90>
 8006958:	782c      	ldrb	r4, [r5, #0]
 800695a:	2601      	movs	r6, #1
 800695c:	1c95      	adds	r5, r2, #2
 800695e:	f033 0210 	bics.w	r2, r3, #16
 8006962:	d109      	bne.n	8006978 <_strtol_l.constprop.0+0x54>
 8006964:	2c30      	cmp	r4, #48	@ 0x30
 8006966:	d12a      	bne.n	80069be <_strtol_l.constprop.0+0x9a>
 8006968:	782a      	ldrb	r2, [r5, #0]
 800696a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800696e:	2a58      	cmp	r2, #88	@ 0x58
 8006970:	d125      	bne.n	80069be <_strtol_l.constprop.0+0x9a>
 8006972:	786c      	ldrb	r4, [r5, #1]
 8006974:	2310      	movs	r3, #16
 8006976:	3502      	adds	r5, #2
 8006978:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800697c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8006980:	2200      	movs	r2, #0
 8006982:	fbbc f9f3 	udiv	r9, ip, r3
 8006986:	4610      	mov	r0, r2
 8006988:	fb03 ca19 	mls	sl, r3, r9, ip
 800698c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006990:	2f09      	cmp	r7, #9
 8006992:	d81b      	bhi.n	80069cc <_strtol_l.constprop.0+0xa8>
 8006994:	463c      	mov	r4, r7
 8006996:	42a3      	cmp	r3, r4
 8006998:	dd27      	ble.n	80069ea <_strtol_l.constprop.0+0xc6>
 800699a:	1c57      	adds	r7, r2, #1
 800699c:	d007      	beq.n	80069ae <_strtol_l.constprop.0+0x8a>
 800699e:	4581      	cmp	r9, r0
 80069a0:	d320      	bcc.n	80069e4 <_strtol_l.constprop.0+0xc0>
 80069a2:	d101      	bne.n	80069a8 <_strtol_l.constprop.0+0x84>
 80069a4:	45a2      	cmp	sl, r4
 80069a6:	db1d      	blt.n	80069e4 <_strtol_l.constprop.0+0xc0>
 80069a8:	fb00 4003 	mla	r0, r0, r3, r4
 80069ac:	2201      	movs	r2, #1
 80069ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80069b2:	e7eb      	b.n	800698c <_strtol_l.constprop.0+0x68>
 80069b4:	2c2b      	cmp	r4, #43	@ 0x2b
 80069b6:	bf04      	itt	eq
 80069b8:	782c      	ldrbeq	r4, [r5, #0]
 80069ba:	1c95      	addeq	r5, r2, #2
 80069bc:	e7cf      	b.n	800695e <_strtol_l.constprop.0+0x3a>
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1da      	bne.n	8006978 <_strtol_l.constprop.0+0x54>
 80069c2:	2c30      	cmp	r4, #48	@ 0x30
 80069c4:	bf0c      	ite	eq
 80069c6:	2308      	moveq	r3, #8
 80069c8:	230a      	movne	r3, #10
 80069ca:	e7d5      	b.n	8006978 <_strtol_l.constprop.0+0x54>
 80069cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80069d0:	2f19      	cmp	r7, #25
 80069d2:	d801      	bhi.n	80069d8 <_strtol_l.constprop.0+0xb4>
 80069d4:	3c37      	subs	r4, #55	@ 0x37
 80069d6:	e7de      	b.n	8006996 <_strtol_l.constprop.0+0x72>
 80069d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80069dc:	2f19      	cmp	r7, #25
 80069de:	d804      	bhi.n	80069ea <_strtol_l.constprop.0+0xc6>
 80069e0:	3c57      	subs	r4, #87	@ 0x57
 80069e2:	e7d8      	b.n	8006996 <_strtol_l.constprop.0+0x72>
 80069e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80069e8:	e7e1      	b.n	80069ae <_strtol_l.constprop.0+0x8a>
 80069ea:	1c53      	adds	r3, r2, #1
 80069ec:	d108      	bne.n	8006a00 <_strtol_l.constprop.0+0xdc>
 80069ee:	2322      	movs	r3, #34	@ 0x22
 80069f0:	f8ce 3000 	str.w	r3, [lr]
 80069f4:	4660      	mov	r0, ip
 80069f6:	f1b8 0f00 	cmp.w	r8, #0
 80069fa:	d0a0      	beq.n	800693e <_strtol_l.constprop.0+0x1a>
 80069fc:	1e69      	subs	r1, r5, #1
 80069fe:	e006      	b.n	8006a0e <_strtol_l.constprop.0+0xea>
 8006a00:	b106      	cbz	r6, 8006a04 <_strtol_l.constprop.0+0xe0>
 8006a02:	4240      	negs	r0, r0
 8006a04:	f1b8 0f00 	cmp.w	r8, #0
 8006a08:	d099      	beq.n	800693e <_strtol_l.constprop.0+0x1a>
 8006a0a:	2a00      	cmp	r2, #0
 8006a0c:	d1f6      	bne.n	80069fc <_strtol_l.constprop.0+0xd8>
 8006a0e:	f8c8 1000 	str.w	r1, [r8]
 8006a12:	e794      	b.n	800693e <_strtol_l.constprop.0+0x1a>
 8006a14:	08007b05 	.word	0x08007b05

08006a18 <_strtol_r>:
 8006a18:	f7ff bf84 	b.w	8006924 <_strtol_l.constprop.0>

08006a1c <strtol>:
 8006a1c:	4613      	mov	r3, r2
 8006a1e:	460a      	mov	r2, r1
 8006a20:	4601      	mov	r1, r0
 8006a22:	4802      	ldr	r0, [pc, #8]	@ (8006a2c <strtol+0x10>)
 8006a24:	6800      	ldr	r0, [r0, #0]
 8006a26:	f7ff bf7d 	b.w	8006924 <_strtol_l.constprop.0>
 8006a2a:	bf00      	nop
 8006a2c:	20000078 	.word	0x20000078

08006a30 <_fwalk_sglue>:
 8006a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a34:	4607      	mov	r7, r0
 8006a36:	4688      	mov	r8, r1
 8006a38:	4614      	mov	r4, r2
 8006a3a:	2600      	movs	r6, #0
 8006a3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a40:	f1b9 0901 	subs.w	r9, r9, #1
 8006a44:	d505      	bpl.n	8006a52 <_fwalk_sglue+0x22>
 8006a46:	6824      	ldr	r4, [r4, #0]
 8006a48:	2c00      	cmp	r4, #0
 8006a4a:	d1f7      	bne.n	8006a3c <_fwalk_sglue+0xc>
 8006a4c:	4630      	mov	r0, r6
 8006a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a52:	89ab      	ldrh	r3, [r5, #12]
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d907      	bls.n	8006a68 <_fwalk_sglue+0x38>
 8006a58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a5c:	3301      	adds	r3, #1
 8006a5e:	d003      	beq.n	8006a68 <_fwalk_sglue+0x38>
 8006a60:	4629      	mov	r1, r5
 8006a62:	4638      	mov	r0, r7
 8006a64:	47c0      	blx	r8
 8006a66:	4306      	orrs	r6, r0
 8006a68:	3568      	adds	r5, #104	@ 0x68
 8006a6a:	e7e9      	b.n	8006a40 <_fwalk_sglue+0x10>

08006a6c <_puts_r>:
 8006a6c:	6a03      	ldr	r3, [r0, #32]
 8006a6e:	b570      	push	{r4, r5, r6, lr}
 8006a70:	6884      	ldr	r4, [r0, #8]
 8006a72:	4605      	mov	r5, r0
 8006a74:	460e      	mov	r6, r1
 8006a76:	b90b      	cbnz	r3, 8006a7c <_puts_r+0x10>
 8006a78:	f7ff ff3c 	bl	80068f4 <__sinit>
 8006a7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a7e:	07db      	lsls	r3, r3, #31
 8006a80:	d405      	bmi.n	8006a8e <_puts_r+0x22>
 8006a82:	89a3      	ldrh	r3, [r4, #12]
 8006a84:	0598      	lsls	r0, r3, #22
 8006a86:	d402      	bmi.n	8006a8e <_puts_r+0x22>
 8006a88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a8a:	f000 f8c6 	bl	8006c1a <__retarget_lock_acquire_recursive>
 8006a8e:	89a3      	ldrh	r3, [r4, #12]
 8006a90:	0719      	lsls	r1, r3, #28
 8006a92:	d502      	bpl.n	8006a9a <_puts_r+0x2e>
 8006a94:	6923      	ldr	r3, [r4, #16]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d135      	bne.n	8006b06 <_puts_r+0x9a>
 8006a9a:	4621      	mov	r1, r4
 8006a9c:	4628      	mov	r0, r5
 8006a9e:	f000 fecd 	bl	800783c <__swsetup_r>
 8006aa2:	b380      	cbz	r0, 8006b06 <_puts_r+0x9a>
 8006aa4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8006aa8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006aaa:	07da      	lsls	r2, r3, #31
 8006aac:	d405      	bmi.n	8006aba <_puts_r+0x4e>
 8006aae:	89a3      	ldrh	r3, [r4, #12]
 8006ab0:	059b      	lsls	r3, r3, #22
 8006ab2:	d402      	bmi.n	8006aba <_puts_r+0x4e>
 8006ab4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ab6:	f000 f8b1 	bl	8006c1c <__retarget_lock_release_recursive>
 8006aba:	4628      	mov	r0, r5
 8006abc:	bd70      	pop	{r4, r5, r6, pc}
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	da04      	bge.n	8006acc <_puts_r+0x60>
 8006ac2:	69a2      	ldr	r2, [r4, #24]
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	dc17      	bgt.n	8006af8 <_puts_r+0x8c>
 8006ac8:	290a      	cmp	r1, #10
 8006aca:	d015      	beq.n	8006af8 <_puts_r+0x8c>
 8006acc:	6823      	ldr	r3, [r4, #0]
 8006ace:	1c5a      	adds	r2, r3, #1
 8006ad0:	6022      	str	r2, [r4, #0]
 8006ad2:	7019      	strb	r1, [r3, #0]
 8006ad4:	68a3      	ldr	r3, [r4, #8]
 8006ad6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006ada:	3b01      	subs	r3, #1
 8006adc:	60a3      	str	r3, [r4, #8]
 8006ade:	2900      	cmp	r1, #0
 8006ae0:	d1ed      	bne.n	8006abe <_puts_r+0x52>
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	da11      	bge.n	8006b0a <_puts_r+0x9e>
 8006ae6:	4622      	mov	r2, r4
 8006ae8:	210a      	movs	r1, #10
 8006aea:	4628      	mov	r0, r5
 8006aec:	f000 fe68 	bl	80077c0 <__swbuf_r>
 8006af0:	3001      	adds	r0, #1
 8006af2:	d0d7      	beq.n	8006aa4 <_puts_r+0x38>
 8006af4:	250a      	movs	r5, #10
 8006af6:	e7d7      	b.n	8006aa8 <_puts_r+0x3c>
 8006af8:	4622      	mov	r2, r4
 8006afa:	4628      	mov	r0, r5
 8006afc:	f000 fe60 	bl	80077c0 <__swbuf_r>
 8006b00:	3001      	adds	r0, #1
 8006b02:	d1e7      	bne.n	8006ad4 <_puts_r+0x68>
 8006b04:	e7ce      	b.n	8006aa4 <_puts_r+0x38>
 8006b06:	3e01      	subs	r6, #1
 8006b08:	e7e4      	b.n	8006ad4 <_puts_r+0x68>
 8006b0a:	6823      	ldr	r3, [r4, #0]
 8006b0c:	1c5a      	adds	r2, r3, #1
 8006b0e:	6022      	str	r2, [r4, #0]
 8006b10:	220a      	movs	r2, #10
 8006b12:	701a      	strb	r2, [r3, #0]
 8006b14:	e7ee      	b.n	8006af4 <_puts_r+0x88>
	...

08006b18 <puts>:
 8006b18:	4b02      	ldr	r3, [pc, #8]	@ (8006b24 <puts+0xc>)
 8006b1a:	4601      	mov	r1, r0
 8006b1c:	6818      	ldr	r0, [r3, #0]
 8006b1e:	f7ff bfa5 	b.w	8006a6c <_puts_r>
 8006b22:	bf00      	nop
 8006b24:	20000078 	.word	0x20000078

08006b28 <memset>:
 8006b28:	4402      	add	r2, r0
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d100      	bne.n	8006b32 <memset+0xa>
 8006b30:	4770      	bx	lr
 8006b32:	f803 1b01 	strb.w	r1, [r3], #1
 8006b36:	e7f9      	b.n	8006b2c <memset+0x4>

08006b38 <_close_r>:
 8006b38:	b538      	push	{r3, r4, r5, lr}
 8006b3a:	4d06      	ldr	r5, [pc, #24]	@ (8006b54 <_close_r+0x1c>)
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	4604      	mov	r4, r0
 8006b40:	4608      	mov	r0, r1
 8006b42:	602b      	str	r3, [r5, #0]
 8006b44:	f7fb fad6 	bl	80020f4 <_close>
 8006b48:	1c43      	adds	r3, r0, #1
 8006b4a:	d102      	bne.n	8006b52 <_close_r+0x1a>
 8006b4c:	682b      	ldr	r3, [r5, #0]
 8006b4e:	b103      	cbz	r3, 8006b52 <_close_r+0x1a>
 8006b50:	6023      	str	r3, [r4, #0]
 8006b52:	bd38      	pop	{r3, r4, r5, pc}
 8006b54:	20000588 	.word	0x20000588

08006b58 <_lseek_r>:
 8006b58:	b538      	push	{r3, r4, r5, lr}
 8006b5a:	4d07      	ldr	r5, [pc, #28]	@ (8006b78 <_lseek_r+0x20>)
 8006b5c:	4604      	mov	r4, r0
 8006b5e:	4608      	mov	r0, r1
 8006b60:	4611      	mov	r1, r2
 8006b62:	2200      	movs	r2, #0
 8006b64:	602a      	str	r2, [r5, #0]
 8006b66:	461a      	mov	r2, r3
 8006b68:	f7fb faeb 	bl	8002142 <_lseek>
 8006b6c:	1c43      	adds	r3, r0, #1
 8006b6e:	d102      	bne.n	8006b76 <_lseek_r+0x1e>
 8006b70:	682b      	ldr	r3, [r5, #0]
 8006b72:	b103      	cbz	r3, 8006b76 <_lseek_r+0x1e>
 8006b74:	6023      	str	r3, [r4, #0]
 8006b76:	bd38      	pop	{r3, r4, r5, pc}
 8006b78:	20000588 	.word	0x20000588

08006b7c <_read_r>:
 8006b7c:	b538      	push	{r3, r4, r5, lr}
 8006b7e:	4d07      	ldr	r5, [pc, #28]	@ (8006b9c <_read_r+0x20>)
 8006b80:	4604      	mov	r4, r0
 8006b82:	4608      	mov	r0, r1
 8006b84:	4611      	mov	r1, r2
 8006b86:	2200      	movs	r2, #0
 8006b88:	602a      	str	r2, [r5, #0]
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	f7fb fa79 	bl	8002082 <_read>
 8006b90:	1c43      	adds	r3, r0, #1
 8006b92:	d102      	bne.n	8006b9a <_read_r+0x1e>
 8006b94:	682b      	ldr	r3, [r5, #0]
 8006b96:	b103      	cbz	r3, 8006b9a <_read_r+0x1e>
 8006b98:	6023      	str	r3, [r4, #0]
 8006b9a:	bd38      	pop	{r3, r4, r5, pc}
 8006b9c:	20000588 	.word	0x20000588

08006ba0 <_write_r>:
 8006ba0:	b538      	push	{r3, r4, r5, lr}
 8006ba2:	4d07      	ldr	r5, [pc, #28]	@ (8006bc0 <_write_r+0x20>)
 8006ba4:	4604      	mov	r4, r0
 8006ba6:	4608      	mov	r0, r1
 8006ba8:	4611      	mov	r1, r2
 8006baa:	2200      	movs	r2, #0
 8006bac:	602a      	str	r2, [r5, #0]
 8006bae:	461a      	mov	r2, r3
 8006bb0:	f7fb fa84 	bl	80020bc <_write>
 8006bb4:	1c43      	adds	r3, r0, #1
 8006bb6:	d102      	bne.n	8006bbe <_write_r+0x1e>
 8006bb8:	682b      	ldr	r3, [r5, #0]
 8006bba:	b103      	cbz	r3, 8006bbe <_write_r+0x1e>
 8006bbc:	6023      	str	r3, [r4, #0]
 8006bbe:	bd38      	pop	{r3, r4, r5, pc}
 8006bc0:	20000588 	.word	0x20000588

08006bc4 <__errno>:
 8006bc4:	4b01      	ldr	r3, [pc, #4]	@ (8006bcc <__errno+0x8>)
 8006bc6:	6818      	ldr	r0, [r3, #0]
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	20000078 	.word	0x20000078

08006bd0 <__libc_init_array>:
 8006bd0:	b570      	push	{r4, r5, r6, lr}
 8006bd2:	4d0d      	ldr	r5, [pc, #52]	@ (8006c08 <__libc_init_array+0x38>)
 8006bd4:	4c0d      	ldr	r4, [pc, #52]	@ (8006c0c <__libc_init_array+0x3c>)
 8006bd6:	1b64      	subs	r4, r4, r5
 8006bd8:	10a4      	asrs	r4, r4, #2
 8006bda:	2600      	movs	r6, #0
 8006bdc:	42a6      	cmp	r6, r4
 8006bde:	d109      	bne.n	8006bf4 <__libc_init_array+0x24>
 8006be0:	4d0b      	ldr	r5, [pc, #44]	@ (8006c10 <__libc_init_array+0x40>)
 8006be2:	4c0c      	ldr	r4, [pc, #48]	@ (8006c14 <__libc_init_array+0x44>)
 8006be4:	f000 ff2a 	bl	8007a3c <_init>
 8006be8:	1b64      	subs	r4, r4, r5
 8006bea:	10a4      	asrs	r4, r4, #2
 8006bec:	2600      	movs	r6, #0
 8006bee:	42a6      	cmp	r6, r4
 8006bf0:	d105      	bne.n	8006bfe <__libc_init_array+0x2e>
 8006bf2:	bd70      	pop	{r4, r5, r6, pc}
 8006bf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bf8:	4798      	blx	r3
 8006bfa:	3601      	adds	r6, #1
 8006bfc:	e7ee      	b.n	8006bdc <__libc_init_array+0xc>
 8006bfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c02:	4798      	blx	r3
 8006c04:	3601      	adds	r6, #1
 8006c06:	e7f2      	b.n	8006bee <__libc_init_array+0x1e>
 8006c08:	08007c2c 	.word	0x08007c2c
 8006c0c:	08007c2c 	.word	0x08007c2c
 8006c10:	08007c2c 	.word	0x08007c2c
 8006c14:	08007c30 	.word	0x08007c30

08006c18 <__retarget_lock_init_recursive>:
 8006c18:	4770      	bx	lr

08006c1a <__retarget_lock_acquire_recursive>:
 8006c1a:	4770      	bx	lr

08006c1c <__retarget_lock_release_recursive>:
 8006c1c:	4770      	bx	lr
	...

08006c20 <_free_r>:
 8006c20:	b538      	push	{r3, r4, r5, lr}
 8006c22:	4605      	mov	r5, r0
 8006c24:	2900      	cmp	r1, #0
 8006c26:	d041      	beq.n	8006cac <_free_r+0x8c>
 8006c28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c2c:	1f0c      	subs	r4, r1, #4
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	bfb8      	it	lt
 8006c32:	18e4      	addlt	r4, r4, r3
 8006c34:	f000 fce0 	bl	80075f8 <__malloc_lock>
 8006c38:	4a1d      	ldr	r2, [pc, #116]	@ (8006cb0 <_free_r+0x90>)
 8006c3a:	6813      	ldr	r3, [r2, #0]
 8006c3c:	b933      	cbnz	r3, 8006c4c <_free_r+0x2c>
 8006c3e:	6063      	str	r3, [r4, #4]
 8006c40:	6014      	str	r4, [r2, #0]
 8006c42:	4628      	mov	r0, r5
 8006c44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c48:	f000 bcdc 	b.w	8007604 <__malloc_unlock>
 8006c4c:	42a3      	cmp	r3, r4
 8006c4e:	d908      	bls.n	8006c62 <_free_r+0x42>
 8006c50:	6820      	ldr	r0, [r4, #0]
 8006c52:	1821      	adds	r1, r4, r0
 8006c54:	428b      	cmp	r3, r1
 8006c56:	bf01      	itttt	eq
 8006c58:	6819      	ldreq	r1, [r3, #0]
 8006c5a:	685b      	ldreq	r3, [r3, #4]
 8006c5c:	1809      	addeq	r1, r1, r0
 8006c5e:	6021      	streq	r1, [r4, #0]
 8006c60:	e7ed      	b.n	8006c3e <_free_r+0x1e>
 8006c62:	461a      	mov	r2, r3
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	b10b      	cbz	r3, 8006c6c <_free_r+0x4c>
 8006c68:	42a3      	cmp	r3, r4
 8006c6a:	d9fa      	bls.n	8006c62 <_free_r+0x42>
 8006c6c:	6811      	ldr	r1, [r2, #0]
 8006c6e:	1850      	adds	r0, r2, r1
 8006c70:	42a0      	cmp	r0, r4
 8006c72:	d10b      	bne.n	8006c8c <_free_r+0x6c>
 8006c74:	6820      	ldr	r0, [r4, #0]
 8006c76:	4401      	add	r1, r0
 8006c78:	1850      	adds	r0, r2, r1
 8006c7a:	4283      	cmp	r3, r0
 8006c7c:	6011      	str	r1, [r2, #0]
 8006c7e:	d1e0      	bne.n	8006c42 <_free_r+0x22>
 8006c80:	6818      	ldr	r0, [r3, #0]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	6053      	str	r3, [r2, #4]
 8006c86:	4408      	add	r0, r1
 8006c88:	6010      	str	r0, [r2, #0]
 8006c8a:	e7da      	b.n	8006c42 <_free_r+0x22>
 8006c8c:	d902      	bls.n	8006c94 <_free_r+0x74>
 8006c8e:	230c      	movs	r3, #12
 8006c90:	602b      	str	r3, [r5, #0]
 8006c92:	e7d6      	b.n	8006c42 <_free_r+0x22>
 8006c94:	6820      	ldr	r0, [r4, #0]
 8006c96:	1821      	adds	r1, r4, r0
 8006c98:	428b      	cmp	r3, r1
 8006c9a:	bf04      	itt	eq
 8006c9c:	6819      	ldreq	r1, [r3, #0]
 8006c9e:	685b      	ldreq	r3, [r3, #4]
 8006ca0:	6063      	str	r3, [r4, #4]
 8006ca2:	bf04      	itt	eq
 8006ca4:	1809      	addeq	r1, r1, r0
 8006ca6:	6021      	streq	r1, [r4, #0]
 8006ca8:	6054      	str	r4, [r2, #4]
 8006caa:	e7ca      	b.n	8006c42 <_free_r+0x22>
 8006cac:	bd38      	pop	{r3, r4, r5, pc}
 8006cae:	bf00      	nop
 8006cb0:	20000594 	.word	0x20000594

08006cb4 <_sungetc_r>:
 8006cb4:	b538      	push	{r3, r4, r5, lr}
 8006cb6:	1c4b      	adds	r3, r1, #1
 8006cb8:	4614      	mov	r4, r2
 8006cba:	d103      	bne.n	8006cc4 <_sungetc_r+0x10>
 8006cbc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8006cc0:	4628      	mov	r0, r5
 8006cc2:	bd38      	pop	{r3, r4, r5, pc}
 8006cc4:	8993      	ldrh	r3, [r2, #12]
 8006cc6:	f023 0320 	bic.w	r3, r3, #32
 8006cca:	8193      	strh	r3, [r2, #12]
 8006ccc:	6853      	ldr	r3, [r2, #4]
 8006cce:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006cd0:	b2cd      	uxtb	r5, r1
 8006cd2:	b18a      	cbz	r2, 8006cf8 <_sungetc_r+0x44>
 8006cd4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	dd08      	ble.n	8006cec <_sungetc_r+0x38>
 8006cda:	6823      	ldr	r3, [r4, #0]
 8006cdc:	1e5a      	subs	r2, r3, #1
 8006cde:	6022      	str	r2, [r4, #0]
 8006ce0:	f803 5c01 	strb.w	r5, [r3, #-1]
 8006ce4:	6863      	ldr	r3, [r4, #4]
 8006ce6:	3301      	adds	r3, #1
 8006ce8:	6063      	str	r3, [r4, #4]
 8006cea:	e7e9      	b.n	8006cc0 <_sungetc_r+0xc>
 8006cec:	4621      	mov	r1, r4
 8006cee:	f000 fc8f 	bl	8007610 <__submore>
 8006cf2:	2800      	cmp	r0, #0
 8006cf4:	d0f1      	beq.n	8006cda <_sungetc_r+0x26>
 8006cf6:	e7e1      	b.n	8006cbc <_sungetc_r+0x8>
 8006cf8:	6921      	ldr	r1, [r4, #16]
 8006cfa:	6822      	ldr	r2, [r4, #0]
 8006cfc:	b141      	cbz	r1, 8006d10 <_sungetc_r+0x5c>
 8006cfe:	4291      	cmp	r1, r2
 8006d00:	d206      	bcs.n	8006d10 <_sungetc_r+0x5c>
 8006d02:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8006d06:	42a9      	cmp	r1, r5
 8006d08:	d102      	bne.n	8006d10 <_sungetc_r+0x5c>
 8006d0a:	3a01      	subs	r2, #1
 8006d0c:	6022      	str	r2, [r4, #0]
 8006d0e:	e7ea      	b.n	8006ce6 <_sungetc_r+0x32>
 8006d10:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8006d14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d18:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d1a:	2303      	movs	r3, #3
 8006d1c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006d1e:	4623      	mov	r3, r4
 8006d20:	f803 5f46 	strb.w	r5, [r3, #70]!
 8006d24:	6023      	str	r3, [r4, #0]
 8006d26:	2301      	movs	r3, #1
 8006d28:	e7de      	b.n	8006ce8 <_sungetc_r+0x34>

08006d2a <__ssrefill_r>:
 8006d2a:	b510      	push	{r4, lr}
 8006d2c:	460c      	mov	r4, r1
 8006d2e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8006d30:	b169      	cbz	r1, 8006d4e <__ssrefill_r+0x24>
 8006d32:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d36:	4299      	cmp	r1, r3
 8006d38:	d001      	beq.n	8006d3e <__ssrefill_r+0x14>
 8006d3a:	f7ff ff71 	bl	8006c20 <_free_r>
 8006d3e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006d40:	6063      	str	r3, [r4, #4]
 8006d42:	2000      	movs	r0, #0
 8006d44:	6360      	str	r0, [r4, #52]	@ 0x34
 8006d46:	b113      	cbz	r3, 8006d4e <__ssrefill_r+0x24>
 8006d48:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006d4a:	6023      	str	r3, [r4, #0]
 8006d4c:	bd10      	pop	{r4, pc}
 8006d4e:	6923      	ldr	r3, [r4, #16]
 8006d50:	6023      	str	r3, [r4, #0]
 8006d52:	2300      	movs	r3, #0
 8006d54:	6063      	str	r3, [r4, #4]
 8006d56:	89a3      	ldrh	r3, [r4, #12]
 8006d58:	f043 0320 	orr.w	r3, r3, #32
 8006d5c:	81a3      	strh	r3, [r4, #12]
 8006d5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d62:	e7f3      	b.n	8006d4c <__ssrefill_r+0x22>

08006d64 <__ssvfiscanf_r>:
 8006d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d68:	460c      	mov	r4, r1
 8006d6a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8006d6e:	2100      	movs	r1, #0
 8006d70:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8006d74:	49a5      	ldr	r1, [pc, #660]	@ (800700c <__ssvfiscanf_r+0x2a8>)
 8006d76:	91a0      	str	r1, [sp, #640]	@ 0x280
 8006d78:	f10d 0804 	add.w	r8, sp, #4
 8006d7c:	49a4      	ldr	r1, [pc, #656]	@ (8007010 <__ssvfiscanf_r+0x2ac>)
 8006d7e:	4fa5      	ldr	r7, [pc, #660]	@ (8007014 <__ssvfiscanf_r+0x2b0>)
 8006d80:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8006d84:	4606      	mov	r6, r0
 8006d86:	91a1      	str	r1, [sp, #644]	@ 0x284
 8006d88:	9300      	str	r3, [sp, #0]
 8006d8a:	7813      	ldrb	r3, [r2, #0]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	f000 8158 	beq.w	8007042 <__ssvfiscanf_r+0x2de>
 8006d92:	5cf9      	ldrb	r1, [r7, r3]
 8006d94:	f011 0108 	ands.w	r1, r1, #8
 8006d98:	f102 0501 	add.w	r5, r2, #1
 8006d9c:	d019      	beq.n	8006dd2 <__ssvfiscanf_r+0x6e>
 8006d9e:	6863      	ldr	r3, [r4, #4]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	dd0f      	ble.n	8006dc4 <__ssvfiscanf_r+0x60>
 8006da4:	6823      	ldr	r3, [r4, #0]
 8006da6:	781a      	ldrb	r2, [r3, #0]
 8006da8:	5cba      	ldrb	r2, [r7, r2]
 8006daa:	0712      	lsls	r2, r2, #28
 8006dac:	d401      	bmi.n	8006db2 <__ssvfiscanf_r+0x4e>
 8006dae:	462a      	mov	r2, r5
 8006db0:	e7eb      	b.n	8006d8a <__ssvfiscanf_r+0x26>
 8006db2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006db4:	3201      	adds	r2, #1
 8006db6:	9245      	str	r2, [sp, #276]	@ 0x114
 8006db8:	6862      	ldr	r2, [r4, #4]
 8006dba:	3301      	adds	r3, #1
 8006dbc:	3a01      	subs	r2, #1
 8006dbe:	6062      	str	r2, [r4, #4]
 8006dc0:	6023      	str	r3, [r4, #0]
 8006dc2:	e7ec      	b.n	8006d9e <__ssvfiscanf_r+0x3a>
 8006dc4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006dc6:	4621      	mov	r1, r4
 8006dc8:	4630      	mov	r0, r6
 8006dca:	4798      	blx	r3
 8006dcc:	2800      	cmp	r0, #0
 8006dce:	d0e9      	beq.n	8006da4 <__ssvfiscanf_r+0x40>
 8006dd0:	e7ed      	b.n	8006dae <__ssvfiscanf_r+0x4a>
 8006dd2:	2b25      	cmp	r3, #37	@ 0x25
 8006dd4:	d012      	beq.n	8006dfc <__ssvfiscanf_r+0x98>
 8006dd6:	4699      	mov	r9, r3
 8006dd8:	6863      	ldr	r3, [r4, #4]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f340 8093 	ble.w	8006f06 <__ssvfiscanf_r+0x1a2>
 8006de0:	6822      	ldr	r2, [r4, #0]
 8006de2:	7813      	ldrb	r3, [r2, #0]
 8006de4:	454b      	cmp	r3, r9
 8006de6:	f040 812c 	bne.w	8007042 <__ssvfiscanf_r+0x2de>
 8006dea:	6863      	ldr	r3, [r4, #4]
 8006dec:	3b01      	subs	r3, #1
 8006dee:	6063      	str	r3, [r4, #4]
 8006df0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8006df2:	3201      	adds	r2, #1
 8006df4:	3301      	adds	r3, #1
 8006df6:	6022      	str	r2, [r4, #0]
 8006df8:	9345      	str	r3, [sp, #276]	@ 0x114
 8006dfa:	e7d8      	b.n	8006dae <__ssvfiscanf_r+0x4a>
 8006dfc:	9141      	str	r1, [sp, #260]	@ 0x104
 8006dfe:	9143      	str	r1, [sp, #268]	@ 0x10c
 8006e00:	7853      	ldrb	r3, [r2, #1]
 8006e02:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e04:	bf02      	ittt	eq
 8006e06:	2310      	moveq	r3, #16
 8006e08:	1c95      	addeq	r5, r2, #2
 8006e0a:	9341      	streq	r3, [sp, #260]	@ 0x104
 8006e0c:	220a      	movs	r2, #10
 8006e0e:	46a9      	mov	r9, r5
 8006e10:	f819 1b01 	ldrb.w	r1, [r9], #1
 8006e14:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8006e18:	2b09      	cmp	r3, #9
 8006e1a:	d91e      	bls.n	8006e5a <__ssvfiscanf_r+0xf6>
 8006e1c:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8007018 <__ssvfiscanf_r+0x2b4>
 8006e20:	2203      	movs	r2, #3
 8006e22:	4650      	mov	r0, sl
 8006e24:	f7f9 fa04 	bl	8000230 <memchr>
 8006e28:	b138      	cbz	r0, 8006e3a <__ssvfiscanf_r+0xd6>
 8006e2a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006e2c:	eba0 000a 	sub.w	r0, r0, sl
 8006e30:	2301      	movs	r3, #1
 8006e32:	4083      	lsls	r3, r0
 8006e34:	4313      	orrs	r3, r2
 8006e36:	9341      	str	r3, [sp, #260]	@ 0x104
 8006e38:	464d      	mov	r5, r9
 8006e3a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006e3e:	2b78      	cmp	r3, #120	@ 0x78
 8006e40:	d806      	bhi.n	8006e50 <__ssvfiscanf_r+0xec>
 8006e42:	2b57      	cmp	r3, #87	@ 0x57
 8006e44:	d810      	bhi.n	8006e68 <__ssvfiscanf_r+0x104>
 8006e46:	2b25      	cmp	r3, #37	@ 0x25
 8006e48:	d0c5      	beq.n	8006dd6 <__ssvfiscanf_r+0x72>
 8006e4a:	d857      	bhi.n	8006efc <__ssvfiscanf_r+0x198>
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d065      	beq.n	8006f1c <__ssvfiscanf_r+0x1b8>
 8006e50:	2303      	movs	r3, #3
 8006e52:	9347      	str	r3, [sp, #284]	@ 0x11c
 8006e54:	230a      	movs	r3, #10
 8006e56:	9342      	str	r3, [sp, #264]	@ 0x108
 8006e58:	e078      	b.n	8006f4c <__ssvfiscanf_r+0x1e8>
 8006e5a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8006e5c:	fb02 1103 	mla	r1, r2, r3, r1
 8006e60:	3930      	subs	r1, #48	@ 0x30
 8006e62:	9143      	str	r1, [sp, #268]	@ 0x10c
 8006e64:	464d      	mov	r5, r9
 8006e66:	e7d2      	b.n	8006e0e <__ssvfiscanf_r+0xaa>
 8006e68:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8006e6c:	2a20      	cmp	r2, #32
 8006e6e:	d8ef      	bhi.n	8006e50 <__ssvfiscanf_r+0xec>
 8006e70:	a101      	add	r1, pc, #4	@ (adr r1, 8006e78 <__ssvfiscanf_r+0x114>)
 8006e72:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006e76:	bf00      	nop
 8006e78:	08006f2b 	.word	0x08006f2b
 8006e7c:	08006e51 	.word	0x08006e51
 8006e80:	08006e51 	.word	0x08006e51
 8006e84:	08006f85 	.word	0x08006f85
 8006e88:	08006e51 	.word	0x08006e51
 8006e8c:	08006e51 	.word	0x08006e51
 8006e90:	08006e51 	.word	0x08006e51
 8006e94:	08006e51 	.word	0x08006e51
 8006e98:	08006e51 	.word	0x08006e51
 8006e9c:	08006e51 	.word	0x08006e51
 8006ea0:	08006e51 	.word	0x08006e51
 8006ea4:	08006f9b 	.word	0x08006f9b
 8006ea8:	08006f81 	.word	0x08006f81
 8006eac:	08006f03 	.word	0x08006f03
 8006eb0:	08006f03 	.word	0x08006f03
 8006eb4:	08006f03 	.word	0x08006f03
 8006eb8:	08006e51 	.word	0x08006e51
 8006ebc:	08006f3d 	.word	0x08006f3d
 8006ec0:	08006e51 	.word	0x08006e51
 8006ec4:	08006e51 	.word	0x08006e51
 8006ec8:	08006e51 	.word	0x08006e51
 8006ecc:	08006e51 	.word	0x08006e51
 8006ed0:	08006fab 	.word	0x08006fab
 8006ed4:	08006f45 	.word	0x08006f45
 8006ed8:	08006f23 	.word	0x08006f23
 8006edc:	08006e51 	.word	0x08006e51
 8006ee0:	08006e51 	.word	0x08006e51
 8006ee4:	08006fa7 	.word	0x08006fa7
 8006ee8:	08006e51 	.word	0x08006e51
 8006eec:	08006f81 	.word	0x08006f81
 8006ef0:	08006e51 	.word	0x08006e51
 8006ef4:	08006e51 	.word	0x08006e51
 8006ef8:	08006f2b 	.word	0x08006f2b
 8006efc:	3b45      	subs	r3, #69	@ 0x45
 8006efe:	2b02      	cmp	r3, #2
 8006f00:	d8a6      	bhi.n	8006e50 <__ssvfiscanf_r+0xec>
 8006f02:	2305      	movs	r3, #5
 8006f04:	e021      	b.n	8006f4a <__ssvfiscanf_r+0x1e6>
 8006f06:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006f08:	4621      	mov	r1, r4
 8006f0a:	4630      	mov	r0, r6
 8006f0c:	4798      	blx	r3
 8006f0e:	2800      	cmp	r0, #0
 8006f10:	f43f af66 	beq.w	8006de0 <__ssvfiscanf_r+0x7c>
 8006f14:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8006f16:	2800      	cmp	r0, #0
 8006f18:	f040 808b 	bne.w	8007032 <__ssvfiscanf_r+0x2ce>
 8006f1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f20:	e08b      	b.n	800703a <__ssvfiscanf_r+0x2d6>
 8006f22:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006f24:	f042 0220 	orr.w	r2, r2, #32
 8006f28:	9241      	str	r2, [sp, #260]	@ 0x104
 8006f2a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8006f2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f30:	9241      	str	r2, [sp, #260]	@ 0x104
 8006f32:	2210      	movs	r2, #16
 8006f34:	2b6e      	cmp	r3, #110	@ 0x6e
 8006f36:	9242      	str	r2, [sp, #264]	@ 0x108
 8006f38:	d902      	bls.n	8006f40 <__ssvfiscanf_r+0x1dc>
 8006f3a:	e005      	b.n	8006f48 <__ssvfiscanf_r+0x1e4>
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	9342      	str	r3, [sp, #264]	@ 0x108
 8006f40:	2303      	movs	r3, #3
 8006f42:	e002      	b.n	8006f4a <__ssvfiscanf_r+0x1e6>
 8006f44:	2308      	movs	r3, #8
 8006f46:	9342      	str	r3, [sp, #264]	@ 0x108
 8006f48:	2304      	movs	r3, #4
 8006f4a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8006f4c:	6863      	ldr	r3, [r4, #4]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	dd39      	ble.n	8006fc6 <__ssvfiscanf_r+0x262>
 8006f52:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006f54:	0659      	lsls	r1, r3, #25
 8006f56:	d404      	bmi.n	8006f62 <__ssvfiscanf_r+0x1fe>
 8006f58:	6823      	ldr	r3, [r4, #0]
 8006f5a:	781a      	ldrb	r2, [r3, #0]
 8006f5c:	5cba      	ldrb	r2, [r7, r2]
 8006f5e:	0712      	lsls	r2, r2, #28
 8006f60:	d438      	bmi.n	8006fd4 <__ssvfiscanf_r+0x270>
 8006f62:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8006f64:	2b02      	cmp	r3, #2
 8006f66:	dc47      	bgt.n	8006ff8 <__ssvfiscanf_r+0x294>
 8006f68:	466b      	mov	r3, sp
 8006f6a:	4622      	mov	r2, r4
 8006f6c:	a941      	add	r1, sp, #260	@ 0x104
 8006f6e:	4630      	mov	r0, r6
 8006f70:	f000 f90e 	bl	8007190 <_scanf_chars>
 8006f74:	2801      	cmp	r0, #1
 8006f76:	d064      	beq.n	8007042 <__ssvfiscanf_r+0x2de>
 8006f78:	2802      	cmp	r0, #2
 8006f7a:	f47f af18 	bne.w	8006dae <__ssvfiscanf_r+0x4a>
 8006f7e:	e7c9      	b.n	8006f14 <__ssvfiscanf_r+0x1b0>
 8006f80:	220a      	movs	r2, #10
 8006f82:	e7d7      	b.n	8006f34 <__ssvfiscanf_r+0x1d0>
 8006f84:	4629      	mov	r1, r5
 8006f86:	4640      	mov	r0, r8
 8006f88:	f000 fa50 	bl	800742c <__sccl>
 8006f8c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006f8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f92:	9341      	str	r3, [sp, #260]	@ 0x104
 8006f94:	4605      	mov	r5, r0
 8006f96:	2301      	movs	r3, #1
 8006f98:	e7d7      	b.n	8006f4a <__ssvfiscanf_r+0x1e6>
 8006f9a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006f9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fa0:	9341      	str	r3, [sp, #260]	@ 0x104
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	e7d1      	b.n	8006f4a <__ssvfiscanf_r+0x1e6>
 8006fa6:	2302      	movs	r3, #2
 8006fa8:	e7cf      	b.n	8006f4a <__ssvfiscanf_r+0x1e6>
 8006faa:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8006fac:	06c3      	lsls	r3, r0, #27
 8006fae:	f53f aefe 	bmi.w	8006dae <__ssvfiscanf_r+0x4a>
 8006fb2:	9b00      	ldr	r3, [sp, #0]
 8006fb4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006fb6:	1d19      	adds	r1, r3, #4
 8006fb8:	9100      	str	r1, [sp, #0]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	07c0      	lsls	r0, r0, #31
 8006fbe:	bf4c      	ite	mi
 8006fc0:	801a      	strhmi	r2, [r3, #0]
 8006fc2:	601a      	strpl	r2, [r3, #0]
 8006fc4:	e6f3      	b.n	8006dae <__ssvfiscanf_r+0x4a>
 8006fc6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006fc8:	4621      	mov	r1, r4
 8006fca:	4630      	mov	r0, r6
 8006fcc:	4798      	blx	r3
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	d0bf      	beq.n	8006f52 <__ssvfiscanf_r+0x1ee>
 8006fd2:	e79f      	b.n	8006f14 <__ssvfiscanf_r+0x1b0>
 8006fd4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006fd6:	3201      	adds	r2, #1
 8006fd8:	9245      	str	r2, [sp, #276]	@ 0x114
 8006fda:	6862      	ldr	r2, [r4, #4]
 8006fdc:	3a01      	subs	r2, #1
 8006fde:	2a00      	cmp	r2, #0
 8006fe0:	6062      	str	r2, [r4, #4]
 8006fe2:	dd02      	ble.n	8006fea <__ssvfiscanf_r+0x286>
 8006fe4:	3301      	adds	r3, #1
 8006fe6:	6023      	str	r3, [r4, #0]
 8006fe8:	e7b6      	b.n	8006f58 <__ssvfiscanf_r+0x1f4>
 8006fea:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006fec:	4621      	mov	r1, r4
 8006fee:	4630      	mov	r0, r6
 8006ff0:	4798      	blx	r3
 8006ff2:	2800      	cmp	r0, #0
 8006ff4:	d0b0      	beq.n	8006f58 <__ssvfiscanf_r+0x1f4>
 8006ff6:	e78d      	b.n	8006f14 <__ssvfiscanf_r+0x1b0>
 8006ff8:	2b04      	cmp	r3, #4
 8006ffa:	dc0f      	bgt.n	800701c <__ssvfiscanf_r+0x2b8>
 8006ffc:	466b      	mov	r3, sp
 8006ffe:	4622      	mov	r2, r4
 8007000:	a941      	add	r1, sp, #260	@ 0x104
 8007002:	4630      	mov	r0, r6
 8007004:	f000 f91e 	bl	8007244 <_scanf_i>
 8007008:	e7b4      	b.n	8006f74 <__ssvfiscanf_r+0x210>
 800700a:	bf00      	nop
 800700c:	08006cb5 	.word	0x08006cb5
 8007010:	08006d2b 	.word	0x08006d2b
 8007014:	08007b05 	.word	0x08007b05
 8007018:	08007c05 	.word	0x08007c05
 800701c:	4b0a      	ldr	r3, [pc, #40]	@ (8007048 <__ssvfiscanf_r+0x2e4>)
 800701e:	2b00      	cmp	r3, #0
 8007020:	f43f aec5 	beq.w	8006dae <__ssvfiscanf_r+0x4a>
 8007024:	466b      	mov	r3, sp
 8007026:	4622      	mov	r2, r4
 8007028:	a941      	add	r1, sp, #260	@ 0x104
 800702a:	4630      	mov	r0, r6
 800702c:	f3af 8000 	nop.w
 8007030:	e7a0      	b.n	8006f74 <__ssvfiscanf_r+0x210>
 8007032:	89a3      	ldrh	r3, [r4, #12]
 8007034:	065b      	lsls	r3, r3, #25
 8007036:	f53f af71 	bmi.w	8006f1c <__ssvfiscanf_r+0x1b8>
 800703a:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800703e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007042:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8007044:	e7f9      	b.n	800703a <__ssvfiscanf_r+0x2d6>
 8007046:	bf00      	nop
 8007048:	00000000 	.word	0x00000000

0800704c <sbrk_aligned>:
 800704c:	b570      	push	{r4, r5, r6, lr}
 800704e:	4e0f      	ldr	r6, [pc, #60]	@ (800708c <sbrk_aligned+0x40>)
 8007050:	460c      	mov	r4, r1
 8007052:	6831      	ldr	r1, [r6, #0]
 8007054:	4605      	mov	r5, r0
 8007056:	b911      	cbnz	r1, 800705e <sbrk_aligned+0x12>
 8007058:	f000 fcca 	bl	80079f0 <_sbrk_r>
 800705c:	6030      	str	r0, [r6, #0]
 800705e:	4621      	mov	r1, r4
 8007060:	4628      	mov	r0, r5
 8007062:	f000 fcc5 	bl	80079f0 <_sbrk_r>
 8007066:	1c43      	adds	r3, r0, #1
 8007068:	d103      	bne.n	8007072 <sbrk_aligned+0x26>
 800706a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800706e:	4620      	mov	r0, r4
 8007070:	bd70      	pop	{r4, r5, r6, pc}
 8007072:	1cc4      	adds	r4, r0, #3
 8007074:	f024 0403 	bic.w	r4, r4, #3
 8007078:	42a0      	cmp	r0, r4
 800707a:	d0f8      	beq.n	800706e <sbrk_aligned+0x22>
 800707c:	1a21      	subs	r1, r4, r0
 800707e:	4628      	mov	r0, r5
 8007080:	f000 fcb6 	bl	80079f0 <_sbrk_r>
 8007084:	3001      	adds	r0, #1
 8007086:	d1f2      	bne.n	800706e <sbrk_aligned+0x22>
 8007088:	e7ef      	b.n	800706a <sbrk_aligned+0x1e>
 800708a:	bf00      	nop
 800708c:	20000590 	.word	0x20000590

08007090 <_malloc_r>:
 8007090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007094:	1ccd      	adds	r5, r1, #3
 8007096:	f025 0503 	bic.w	r5, r5, #3
 800709a:	3508      	adds	r5, #8
 800709c:	2d0c      	cmp	r5, #12
 800709e:	bf38      	it	cc
 80070a0:	250c      	movcc	r5, #12
 80070a2:	2d00      	cmp	r5, #0
 80070a4:	4606      	mov	r6, r0
 80070a6:	db01      	blt.n	80070ac <_malloc_r+0x1c>
 80070a8:	42a9      	cmp	r1, r5
 80070aa:	d904      	bls.n	80070b6 <_malloc_r+0x26>
 80070ac:	230c      	movs	r3, #12
 80070ae:	6033      	str	r3, [r6, #0]
 80070b0:	2000      	movs	r0, #0
 80070b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800718c <_malloc_r+0xfc>
 80070ba:	f000 fa9d 	bl	80075f8 <__malloc_lock>
 80070be:	f8d8 3000 	ldr.w	r3, [r8]
 80070c2:	461c      	mov	r4, r3
 80070c4:	bb44      	cbnz	r4, 8007118 <_malloc_r+0x88>
 80070c6:	4629      	mov	r1, r5
 80070c8:	4630      	mov	r0, r6
 80070ca:	f7ff ffbf 	bl	800704c <sbrk_aligned>
 80070ce:	1c43      	adds	r3, r0, #1
 80070d0:	4604      	mov	r4, r0
 80070d2:	d158      	bne.n	8007186 <_malloc_r+0xf6>
 80070d4:	f8d8 4000 	ldr.w	r4, [r8]
 80070d8:	4627      	mov	r7, r4
 80070da:	2f00      	cmp	r7, #0
 80070dc:	d143      	bne.n	8007166 <_malloc_r+0xd6>
 80070de:	2c00      	cmp	r4, #0
 80070e0:	d04b      	beq.n	800717a <_malloc_r+0xea>
 80070e2:	6823      	ldr	r3, [r4, #0]
 80070e4:	4639      	mov	r1, r7
 80070e6:	4630      	mov	r0, r6
 80070e8:	eb04 0903 	add.w	r9, r4, r3
 80070ec:	f000 fc80 	bl	80079f0 <_sbrk_r>
 80070f0:	4581      	cmp	r9, r0
 80070f2:	d142      	bne.n	800717a <_malloc_r+0xea>
 80070f4:	6821      	ldr	r1, [r4, #0]
 80070f6:	1a6d      	subs	r5, r5, r1
 80070f8:	4629      	mov	r1, r5
 80070fa:	4630      	mov	r0, r6
 80070fc:	f7ff ffa6 	bl	800704c <sbrk_aligned>
 8007100:	3001      	adds	r0, #1
 8007102:	d03a      	beq.n	800717a <_malloc_r+0xea>
 8007104:	6823      	ldr	r3, [r4, #0]
 8007106:	442b      	add	r3, r5
 8007108:	6023      	str	r3, [r4, #0]
 800710a:	f8d8 3000 	ldr.w	r3, [r8]
 800710e:	685a      	ldr	r2, [r3, #4]
 8007110:	bb62      	cbnz	r2, 800716c <_malloc_r+0xdc>
 8007112:	f8c8 7000 	str.w	r7, [r8]
 8007116:	e00f      	b.n	8007138 <_malloc_r+0xa8>
 8007118:	6822      	ldr	r2, [r4, #0]
 800711a:	1b52      	subs	r2, r2, r5
 800711c:	d420      	bmi.n	8007160 <_malloc_r+0xd0>
 800711e:	2a0b      	cmp	r2, #11
 8007120:	d917      	bls.n	8007152 <_malloc_r+0xc2>
 8007122:	1961      	adds	r1, r4, r5
 8007124:	42a3      	cmp	r3, r4
 8007126:	6025      	str	r5, [r4, #0]
 8007128:	bf18      	it	ne
 800712a:	6059      	strne	r1, [r3, #4]
 800712c:	6863      	ldr	r3, [r4, #4]
 800712e:	bf08      	it	eq
 8007130:	f8c8 1000 	streq.w	r1, [r8]
 8007134:	5162      	str	r2, [r4, r5]
 8007136:	604b      	str	r3, [r1, #4]
 8007138:	4630      	mov	r0, r6
 800713a:	f000 fa63 	bl	8007604 <__malloc_unlock>
 800713e:	f104 000b 	add.w	r0, r4, #11
 8007142:	1d23      	adds	r3, r4, #4
 8007144:	f020 0007 	bic.w	r0, r0, #7
 8007148:	1ac2      	subs	r2, r0, r3
 800714a:	bf1c      	itt	ne
 800714c:	1a1b      	subne	r3, r3, r0
 800714e:	50a3      	strne	r3, [r4, r2]
 8007150:	e7af      	b.n	80070b2 <_malloc_r+0x22>
 8007152:	6862      	ldr	r2, [r4, #4]
 8007154:	42a3      	cmp	r3, r4
 8007156:	bf0c      	ite	eq
 8007158:	f8c8 2000 	streq.w	r2, [r8]
 800715c:	605a      	strne	r2, [r3, #4]
 800715e:	e7eb      	b.n	8007138 <_malloc_r+0xa8>
 8007160:	4623      	mov	r3, r4
 8007162:	6864      	ldr	r4, [r4, #4]
 8007164:	e7ae      	b.n	80070c4 <_malloc_r+0x34>
 8007166:	463c      	mov	r4, r7
 8007168:	687f      	ldr	r7, [r7, #4]
 800716a:	e7b6      	b.n	80070da <_malloc_r+0x4a>
 800716c:	461a      	mov	r2, r3
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	42a3      	cmp	r3, r4
 8007172:	d1fb      	bne.n	800716c <_malloc_r+0xdc>
 8007174:	2300      	movs	r3, #0
 8007176:	6053      	str	r3, [r2, #4]
 8007178:	e7de      	b.n	8007138 <_malloc_r+0xa8>
 800717a:	230c      	movs	r3, #12
 800717c:	6033      	str	r3, [r6, #0]
 800717e:	4630      	mov	r0, r6
 8007180:	f000 fa40 	bl	8007604 <__malloc_unlock>
 8007184:	e794      	b.n	80070b0 <_malloc_r+0x20>
 8007186:	6005      	str	r5, [r0, #0]
 8007188:	e7d6      	b.n	8007138 <_malloc_r+0xa8>
 800718a:	bf00      	nop
 800718c:	20000594 	.word	0x20000594

08007190 <_scanf_chars>:
 8007190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007194:	4615      	mov	r5, r2
 8007196:	688a      	ldr	r2, [r1, #8]
 8007198:	4680      	mov	r8, r0
 800719a:	460c      	mov	r4, r1
 800719c:	b932      	cbnz	r2, 80071ac <_scanf_chars+0x1c>
 800719e:	698a      	ldr	r2, [r1, #24]
 80071a0:	2a00      	cmp	r2, #0
 80071a2:	bf14      	ite	ne
 80071a4:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 80071a8:	2201      	moveq	r2, #1
 80071aa:	608a      	str	r2, [r1, #8]
 80071ac:	6822      	ldr	r2, [r4, #0]
 80071ae:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8007240 <_scanf_chars+0xb0>
 80071b2:	06d1      	lsls	r1, r2, #27
 80071b4:	bf5f      	itttt	pl
 80071b6:	681a      	ldrpl	r2, [r3, #0]
 80071b8:	1d11      	addpl	r1, r2, #4
 80071ba:	6019      	strpl	r1, [r3, #0]
 80071bc:	6816      	ldrpl	r6, [r2, #0]
 80071be:	2700      	movs	r7, #0
 80071c0:	69a0      	ldr	r0, [r4, #24]
 80071c2:	b188      	cbz	r0, 80071e8 <_scanf_chars+0x58>
 80071c4:	2801      	cmp	r0, #1
 80071c6:	d107      	bne.n	80071d8 <_scanf_chars+0x48>
 80071c8:	682b      	ldr	r3, [r5, #0]
 80071ca:	781a      	ldrb	r2, [r3, #0]
 80071cc:	6963      	ldr	r3, [r4, #20]
 80071ce:	5c9b      	ldrb	r3, [r3, r2]
 80071d0:	b953      	cbnz	r3, 80071e8 <_scanf_chars+0x58>
 80071d2:	2f00      	cmp	r7, #0
 80071d4:	d031      	beq.n	800723a <_scanf_chars+0xaa>
 80071d6:	e022      	b.n	800721e <_scanf_chars+0x8e>
 80071d8:	2802      	cmp	r0, #2
 80071da:	d120      	bne.n	800721e <_scanf_chars+0x8e>
 80071dc:	682b      	ldr	r3, [r5, #0]
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	f819 3003 	ldrb.w	r3, [r9, r3]
 80071e4:	071b      	lsls	r3, r3, #28
 80071e6:	d41a      	bmi.n	800721e <_scanf_chars+0x8e>
 80071e8:	6823      	ldr	r3, [r4, #0]
 80071ea:	06da      	lsls	r2, r3, #27
 80071ec:	bf5e      	ittt	pl
 80071ee:	682b      	ldrpl	r3, [r5, #0]
 80071f0:	781b      	ldrbpl	r3, [r3, #0]
 80071f2:	f806 3b01 	strbpl.w	r3, [r6], #1
 80071f6:	682a      	ldr	r2, [r5, #0]
 80071f8:	686b      	ldr	r3, [r5, #4]
 80071fa:	3201      	adds	r2, #1
 80071fc:	602a      	str	r2, [r5, #0]
 80071fe:	68a2      	ldr	r2, [r4, #8]
 8007200:	3b01      	subs	r3, #1
 8007202:	3a01      	subs	r2, #1
 8007204:	606b      	str	r3, [r5, #4]
 8007206:	3701      	adds	r7, #1
 8007208:	60a2      	str	r2, [r4, #8]
 800720a:	b142      	cbz	r2, 800721e <_scanf_chars+0x8e>
 800720c:	2b00      	cmp	r3, #0
 800720e:	dcd7      	bgt.n	80071c0 <_scanf_chars+0x30>
 8007210:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007214:	4629      	mov	r1, r5
 8007216:	4640      	mov	r0, r8
 8007218:	4798      	blx	r3
 800721a:	2800      	cmp	r0, #0
 800721c:	d0d0      	beq.n	80071c0 <_scanf_chars+0x30>
 800721e:	6823      	ldr	r3, [r4, #0]
 8007220:	f013 0310 	ands.w	r3, r3, #16
 8007224:	d105      	bne.n	8007232 <_scanf_chars+0xa2>
 8007226:	68e2      	ldr	r2, [r4, #12]
 8007228:	3201      	adds	r2, #1
 800722a:	60e2      	str	r2, [r4, #12]
 800722c:	69a2      	ldr	r2, [r4, #24]
 800722e:	b102      	cbz	r2, 8007232 <_scanf_chars+0xa2>
 8007230:	7033      	strb	r3, [r6, #0]
 8007232:	6923      	ldr	r3, [r4, #16]
 8007234:	443b      	add	r3, r7
 8007236:	6123      	str	r3, [r4, #16]
 8007238:	2000      	movs	r0, #0
 800723a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800723e:	bf00      	nop
 8007240:	08007b05 	.word	0x08007b05

08007244 <_scanf_i>:
 8007244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007248:	4698      	mov	r8, r3
 800724a:	4b74      	ldr	r3, [pc, #464]	@ (800741c <_scanf_i+0x1d8>)
 800724c:	460c      	mov	r4, r1
 800724e:	4682      	mov	sl, r0
 8007250:	4616      	mov	r6, r2
 8007252:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007256:	b087      	sub	sp, #28
 8007258:	ab03      	add	r3, sp, #12
 800725a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800725e:	4b70      	ldr	r3, [pc, #448]	@ (8007420 <_scanf_i+0x1dc>)
 8007260:	69a1      	ldr	r1, [r4, #24]
 8007262:	4a70      	ldr	r2, [pc, #448]	@ (8007424 <_scanf_i+0x1e0>)
 8007264:	2903      	cmp	r1, #3
 8007266:	bf08      	it	eq
 8007268:	461a      	moveq	r2, r3
 800726a:	68a3      	ldr	r3, [r4, #8]
 800726c:	9201      	str	r2, [sp, #4]
 800726e:	1e5a      	subs	r2, r3, #1
 8007270:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007274:	bf88      	it	hi
 8007276:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800727a:	4627      	mov	r7, r4
 800727c:	bf82      	ittt	hi
 800727e:	eb03 0905 	addhi.w	r9, r3, r5
 8007282:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007286:	60a3      	strhi	r3, [r4, #8]
 8007288:	f857 3b1c 	ldr.w	r3, [r7], #28
 800728c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8007290:	bf98      	it	ls
 8007292:	f04f 0900 	movls.w	r9, #0
 8007296:	6023      	str	r3, [r4, #0]
 8007298:	463d      	mov	r5, r7
 800729a:	f04f 0b00 	mov.w	fp, #0
 800729e:	6831      	ldr	r1, [r6, #0]
 80072a0:	ab03      	add	r3, sp, #12
 80072a2:	7809      	ldrb	r1, [r1, #0]
 80072a4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80072a8:	2202      	movs	r2, #2
 80072aa:	f7f8 ffc1 	bl	8000230 <memchr>
 80072ae:	b328      	cbz	r0, 80072fc <_scanf_i+0xb8>
 80072b0:	f1bb 0f01 	cmp.w	fp, #1
 80072b4:	d159      	bne.n	800736a <_scanf_i+0x126>
 80072b6:	6862      	ldr	r2, [r4, #4]
 80072b8:	b92a      	cbnz	r2, 80072c6 <_scanf_i+0x82>
 80072ba:	6822      	ldr	r2, [r4, #0]
 80072bc:	2108      	movs	r1, #8
 80072be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072c2:	6061      	str	r1, [r4, #4]
 80072c4:	6022      	str	r2, [r4, #0]
 80072c6:	6822      	ldr	r2, [r4, #0]
 80072c8:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80072cc:	6022      	str	r2, [r4, #0]
 80072ce:	68a2      	ldr	r2, [r4, #8]
 80072d0:	1e51      	subs	r1, r2, #1
 80072d2:	60a1      	str	r1, [r4, #8]
 80072d4:	b192      	cbz	r2, 80072fc <_scanf_i+0xb8>
 80072d6:	6832      	ldr	r2, [r6, #0]
 80072d8:	1c51      	adds	r1, r2, #1
 80072da:	6031      	str	r1, [r6, #0]
 80072dc:	7812      	ldrb	r2, [r2, #0]
 80072de:	f805 2b01 	strb.w	r2, [r5], #1
 80072e2:	6872      	ldr	r2, [r6, #4]
 80072e4:	3a01      	subs	r2, #1
 80072e6:	2a00      	cmp	r2, #0
 80072e8:	6072      	str	r2, [r6, #4]
 80072ea:	dc07      	bgt.n	80072fc <_scanf_i+0xb8>
 80072ec:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80072f0:	4631      	mov	r1, r6
 80072f2:	4650      	mov	r0, sl
 80072f4:	4790      	blx	r2
 80072f6:	2800      	cmp	r0, #0
 80072f8:	f040 8085 	bne.w	8007406 <_scanf_i+0x1c2>
 80072fc:	f10b 0b01 	add.w	fp, fp, #1
 8007300:	f1bb 0f03 	cmp.w	fp, #3
 8007304:	d1cb      	bne.n	800729e <_scanf_i+0x5a>
 8007306:	6863      	ldr	r3, [r4, #4]
 8007308:	b90b      	cbnz	r3, 800730e <_scanf_i+0xca>
 800730a:	230a      	movs	r3, #10
 800730c:	6063      	str	r3, [r4, #4]
 800730e:	6863      	ldr	r3, [r4, #4]
 8007310:	4945      	ldr	r1, [pc, #276]	@ (8007428 <_scanf_i+0x1e4>)
 8007312:	6960      	ldr	r0, [r4, #20]
 8007314:	1ac9      	subs	r1, r1, r3
 8007316:	f000 f889 	bl	800742c <__sccl>
 800731a:	f04f 0b00 	mov.w	fp, #0
 800731e:	68a3      	ldr	r3, [r4, #8]
 8007320:	6822      	ldr	r2, [r4, #0]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d03d      	beq.n	80073a2 <_scanf_i+0x15e>
 8007326:	6831      	ldr	r1, [r6, #0]
 8007328:	6960      	ldr	r0, [r4, #20]
 800732a:	f891 c000 	ldrb.w	ip, [r1]
 800732e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007332:	2800      	cmp	r0, #0
 8007334:	d035      	beq.n	80073a2 <_scanf_i+0x15e>
 8007336:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800733a:	d124      	bne.n	8007386 <_scanf_i+0x142>
 800733c:	0510      	lsls	r0, r2, #20
 800733e:	d522      	bpl.n	8007386 <_scanf_i+0x142>
 8007340:	f10b 0b01 	add.w	fp, fp, #1
 8007344:	f1b9 0f00 	cmp.w	r9, #0
 8007348:	d003      	beq.n	8007352 <_scanf_i+0x10e>
 800734a:	3301      	adds	r3, #1
 800734c:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8007350:	60a3      	str	r3, [r4, #8]
 8007352:	6873      	ldr	r3, [r6, #4]
 8007354:	3b01      	subs	r3, #1
 8007356:	2b00      	cmp	r3, #0
 8007358:	6073      	str	r3, [r6, #4]
 800735a:	dd1b      	ble.n	8007394 <_scanf_i+0x150>
 800735c:	6833      	ldr	r3, [r6, #0]
 800735e:	3301      	adds	r3, #1
 8007360:	6033      	str	r3, [r6, #0]
 8007362:	68a3      	ldr	r3, [r4, #8]
 8007364:	3b01      	subs	r3, #1
 8007366:	60a3      	str	r3, [r4, #8]
 8007368:	e7d9      	b.n	800731e <_scanf_i+0xda>
 800736a:	f1bb 0f02 	cmp.w	fp, #2
 800736e:	d1ae      	bne.n	80072ce <_scanf_i+0x8a>
 8007370:	6822      	ldr	r2, [r4, #0]
 8007372:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8007376:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800737a:	d1bf      	bne.n	80072fc <_scanf_i+0xb8>
 800737c:	2110      	movs	r1, #16
 800737e:	6061      	str	r1, [r4, #4]
 8007380:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007384:	e7a2      	b.n	80072cc <_scanf_i+0x88>
 8007386:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800738a:	6022      	str	r2, [r4, #0]
 800738c:	780b      	ldrb	r3, [r1, #0]
 800738e:	f805 3b01 	strb.w	r3, [r5], #1
 8007392:	e7de      	b.n	8007352 <_scanf_i+0x10e>
 8007394:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007398:	4631      	mov	r1, r6
 800739a:	4650      	mov	r0, sl
 800739c:	4798      	blx	r3
 800739e:	2800      	cmp	r0, #0
 80073a0:	d0df      	beq.n	8007362 <_scanf_i+0x11e>
 80073a2:	6823      	ldr	r3, [r4, #0]
 80073a4:	05d9      	lsls	r1, r3, #23
 80073a6:	d50d      	bpl.n	80073c4 <_scanf_i+0x180>
 80073a8:	42bd      	cmp	r5, r7
 80073aa:	d909      	bls.n	80073c0 <_scanf_i+0x17c>
 80073ac:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80073b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80073b4:	4632      	mov	r2, r6
 80073b6:	4650      	mov	r0, sl
 80073b8:	4798      	blx	r3
 80073ba:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 80073be:	464d      	mov	r5, r9
 80073c0:	42bd      	cmp	r5, r7
 80073c2:	d028      	beq.n	8007416 <_scanf_i+0x1d2>
 80073c4:	6822      	ldr	r2, [r4, #0]
 80073c6:	f012 0210 	ands.w	r2, r2, #16
 80073ca:	d113      	bne.n	80073f4 <_scanf_i+0x1b0>
 80073cc:	702a      	strb	r2, [r5, #0]
 80073ce:	6863      	ldr	r3, [r4, #4]
 80073d0:	9e01      	ldr	r6, [sp, #4]
 80073d2:	4639      	mov	r1, r7
 80073d4:	4650      	mov	r0, sl
 80073d6:	47b0      	blx	r6
 80073d8:	f8d8 3000 	ldr.w	r3, [r8]
 80073dc:	6821      	ldr	r1, [r4, #0]
 80073de:	1d1a      	adds	r2, r3, #4
 80073e0:	f8c8 2000 	str.w	r2, [r8]
 80073e4:	f011 0f20 	tst.w	r1, #32
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	d00f      	beq.n	800740c <_scanf_i+0x1c8>
 80073ec:	6018      	str	r0, [r3, #0]
 80073ee:	68e3      	ldr	r3, [r4, #12]
 80073f0:	3301      	adds	r3, #1
 80073f2:	60e3      	str	r3, [r4, #12]
 80073f4:	6923      	ldr	r3, [r4, #16]
 80073f6:	1bed      	subs	r5, r5, r7
 80073f8:	445d      	add	r5, fp
 80073fa:	442b      	add	r3, r5
 80073fc:	6123      	str	r3, [r4, #16]
 80073fe:	2000      	movs	r0, #0
 8007400:	b007      	add	sp, #28
 8007402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007406:	f04f 0b00 	mov.w	fp, #0
 800740a:	e7ca      	b.n	80073a2 <_scanf_i+0x15e>
 800740c:	07ca      	lsls	r2, r1, #31
 800740e:	bf4c      	ite	mi
 8007410:	8018      	strhmi	r0, [r3, #0]
 8007412:	6018      	strpl	r0, [r3, #0]
 8007414:	e7eb      	b.n	80073ee <_scanf_i+0x1aa>
 8007416:	2001      	movs	r0, #1
 8007418:	e7f2      	b.n	8007400 <_scanf_i+0x1bc>
 800741a:	bf00      	nop
 800741c:	08007ab8 	.word	0x08007ab8
 8007420:	08006a19 	.word	0x08006a19
 8007424:	080077bd 	.word	0x080077bd
 8007428:	08007c19 	.word	0x08007c19

0800742c <__sccl>:
 800742c:	b570      	push	{r4, r5, r6, lr}
 800742e:	780b      	ldrb	r3, [r1, #0]
 8007430:	4604      	mov	r4, r0
 8007432:	2b5e      	cmp	r3, #94	@ 0x5e
 8007434:	bf0b      	itete	eq
 8007436:	784b      	ldrbeq	r3, [r1, #1]
 8007438:	1c4a      	addne	r2, r1, #1
 800743a:	1c8a      	addeq	r2, r1, #2
 800743c:	2100      	movne	r1, #0
 800743e:	bf08      	it	eq
 8007440:	2101      	moveq	r1, #1
 8007442:	3801      	subs	r0, #1
 8007444:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8007448:	f800 1f01 	strb.w	r1, [r0, #1]!
 800744c:	42a8      	cmp	r0, r5
 800744e:	d1fb      	bne.n	8007448 <__sccl+0x1c>
 8007450:	b90b      	cbnz	r3, 8007456 <__sccl+0x2a>
 8007452:	1e50      	subs	r0, r2, #1
 8007454:	bd70      	pop	{r4, r5, r6, pc}
 8007456:	f081 0101 	eor.w	r1, r1, #1
 800745a:	54e1      	strb	r1, [r4, r3]
 800745c:	4610      	mov	r0, r2
 800745e:	4602      	mov	r2, r0
 8007460:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007464:	2d2d      	cmp	r5, #45	@ 0x2d
 8007466:	d005      	beq.n	8007474 <__sccl+0x48>
 8007468:	2d5d      	cmp	r5, #93	@ 0x5d
 800746a:	d016      	beq.n	800749a <__sccl+0x6e>
 800746c:	2d00      	cmp	r5, #0
 800746e:	d0f1      	beq.n	8007454 <__sccl+0x28>
 8007470:	462b      	mov	r3, r5
 8007472:	e7f2      	b.n	800745a <__sccl+0x2e>
 8007474:	7846      	ldrb	r6, [r0, #1]
 8007476:	2e5d      	cmp	r6, #93	@ 0x5d
 8007478:	d0fa      	beq.n	8007470 <__sccl+0x44>
 800747a:	42b3      	cmp	r3, r6
 800747c:	dcf8      	bgt.n	8007470 <__sccl+0x44>
 800747e:	3002      	adds	r0, #2
 8007480:	461a      	mov	r2, r3
 8007482:	3201      	adds	r2, #1
 8007484:	4296      	cmp	r6, r2
 8007486:	54a1      	strb	r1, [r4, r2]
 8007488:	dcfb      	bgt.n	8007482 <__sccl+0x56>
 800748a:	1af2      	subs	r2, r6, r3
 800748c:	3a01      	subs	r2, #1
 800748e:	1c5d      	adds	r5, r3, #1
 8007490:	42b3      	cmp	r3, r6
 8007492:	bfa8      	it	ge
 8007494:	2200      	movge	r2, #0
 8007496:	18ab      	adds	r3, r5, r2
 8007498:	e7e1      	b.n	800745e <__sccl+0x32>
 800749a:	4610      	mov	r0, r2
 800749c:	e7da      	b.n	8007454 <__sccl+0x28>
	...

080074a0 <__sflush_r>:
 80074a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074a8:	0716      	lsls	r6, r2, #28
 80074aa:	4605      	mov	r5, r0
 80074ac:	460c      	mov	r4, r1
 80074ae:	d454      	bmi.n	800755a <__sflush_r+0xba>
 80074b0:	684b      	ldr	r3, [r1, #4]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	dc02      	bgt.n	80074bc <__sflush_r+0x1c>
 80074b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	dd48      	ble.n	800754e <__sflush_r+0xae>
 80074bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80074be:	2e00      	cmp	r6, #0
 80074c0:	d045      	beq.n	800754e <__sflush_r+0xae>
 80074c2:	2300      	movs	r3, #0
 80074c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80074c8:	682f      	ldr	r7, [r5, #0]
 80074ca:	6a21      	ldr	r1, [r4, #32]
 80074cc:	602b      	str	r3, [r5, #0]
 80074ce:	d030      	beq.n	8007532 <__sflush_r+0x92>
 80074d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80074d2:	89a3      	ldrh	r3, [r4, #12]
 80074d4:	0759      	lsls	r1, r3, #29
 80074d6:	d505      	bpl.n	80074e4 <__sflush_r+0x44>
 80074d8:	6863      	ldr	r3, [r4, #4]
 80074da:	1ad2      	subs	r2, r2, r3
 80074dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80074de:	b10b      	cbz	r3, 80074e4 <__sflush_r+0x44>
 80074e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80074e2:	1ad2      	subs	r2, r2, r3
 80074e4:	2300      	movs	r3, #0
 80074e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80074e8:	6a21      	ldr	r1, [r4, #32]
 80074ea:	4628      	mov	r0, r5
 80074ec:	47b0      	blx	r6
 80074ee:	1c43      	adds	r3, r0, #1
 80074f0:	89a3      	ldrh	r3, [r4, #12]
 80074f2:	d106      	bne.n	8007502 <__sflush_r+0x62>
 80074f4:	6829      	ldr	r1, [r5, #0]
 80074f6:	291d      	cmp	r1, #29
 80074f8:	d82b      	bhi.n	8007552 <__sflush_r+0xb2>
 80074fa:	4a2a      	ldr	r2, [pc, #168]	@ (80075a4 <__sflush_r+0x104>)
 80074fc:	410a      	asrs	r2, r1
 80074fe:	07d6      	lsls	r6, r2, #31
 8007500:	d427      	bmi.n	8007552 <__sflush_r+0xb2>
 8007502:	2200      	movs	r2, #0
 8007504:	6062      	str	r2, [r4, #4]
 8007506:	04d9      	lsls	r1, r3, #19
 8007508:	6922      	ldr	r2, [r4, #16]
 800750a:	6022      	str	r2, [r4, #0]
 800750c:	d504      	bpl.n	8007518 <__sflush_r+0x78>
 800750e:	1c42      	adds	r2, r0, #1
 8007510:	d101      	bne.n	8007516 <__sflush_r+0x76>
 8007512:	682b      	ldr	r3, [r5, #0]
 8007514:	b903      	cbnz	r3, 8007518 <__sflush_r+0x78>
 8007516:	6560      	str	r0, [r4, #84]	@ 0x54
 8007518:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800751a:	602f      	str	r7, [r5, #0]
 800751c:	b1b9      	cbz	r1, 800754e <__sflush_r+0xae>
 800751e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007522:	4299      	cmp	r1, r3
 8007524:	d002      	beq.n	800752c <__sflush_r+0x8c>
 8007526:	4628      	mov	r0, r5
 8007528:	f7ff fb7a 	bl	8006c20 <_free_r>
 800752c:	2300      	movs	r3, #0
 800752e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007530:	e00d      	b.n	800754e <__sflush_r+0xae>
 8007532:	2301      	movs	r3, #1
 8007534:	4628      	mov	r0, r5
 8007536:	47b0      	blx	r6
 8007538:	4602      	mov	r2, r0
 800753a:	1c50      	adds	r0, r2, #1
 800753c:	d1c9      	bne.n	80074d2 <__sflush_r+0x32>
 800753e:	682b      	ldr	r3, [r5, #0]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d0c6      	beq.n	80074d2 <__sflush_r+0x32>
 8007544:	2b1d      	cmp	r3, #29
 8007546:	d001      	beq.n	800754c <__sflush_r+0xac>
 8007548:	2b16      	cmp	r3, #22
 800754a:	d11e      	bne.n	800758a <__sflush_r+0xea>
 800754c:	602f      	str	r7, [r5, #0]
 800754e:	2000      	movs	r0, #0
 8007550:	e022      	b.n	8007598 <__sflush_r+0xf8>
 8007552:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007556:	b21b      	sxth	r3, r3
 8007558:	e01b      	b.n	8007592 <__sflush_r+0xf2>
 800755a:	690f      	ldr	r7, [r1, #16]
 800755c:	2f00      	cmp	r7, #0
 800755e:	d0f6      	beq.n	800754e <__sflush_r+0xae>
 8007560:	0793      	lsls	r3, r2, #30
 8007562:	680e      	ldr	r6, [r1, #0]
 8007564:	bf08      	it	eq
 8007566:	694b      	ldreq	r3, [r1, #20]
 8007568:	600f      	str	r7, [r1, #0]
 800756a:	bf18      	it	ne
 800756c:	2300      	movne	r3, #0
 800756e:	eba6 0807 	sub.w	r8, r6, r7
 8007572:	608b      	str	r3, [r1, #8]
 8007574:	f1b8 0f00 	cmp.w	r8, #0
 8007578:	dde9      	ble.n	800754e <__sflush_r+0xae>
 800757a:	6a21      	ldr	r1, [r4, #32]
 800757c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800757e:	4643      	mov	r3, r8
 8007580:	463a      	mov	r2, r7
 8007582:	4628      	mov	r0, r5
 8007584:	47b0      	blx	r6
 8007586:	2800      	cmp	r0, #0
 8007588:	dc08      	bgt.n	800759c <__sflush_r+0xfc>
 800758a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800758e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007592:	81a3      	strh	r3, [r4, #12]
 8007594:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800759c:	4407      	add	r7, r0
 800759e:	eba8 0800 	sub.w	r8, r8, r0
 80075a2:	e7e7      	b.n	8007574 <__sflush_r+0xd4>
 80075a4:	dfbffffe 	.word	0xdfbffffe

080075a8 <_fflush_r>:
 80075a8:	b538      	push	{r3, r4, r5, lr}
 80075aa:	690b      	ldr	r3, [r1, #16]
 80075ac:	4605      	mov	r5, r0
 80075ae:	460c      	mov	r4, r1
 80075b0:	b913      	cbnz	r3, 80075b8 <_fflush_r+0x10>
 80075b2:	2500      	movs	r5, #0
 80075b4:	4628      	mov	r0, r5
 80075b6:	bd38      	pop	{r3, r4, r5, pc}
 80075b8:	b118      	cbz	r0, 80075c2 <_fflush_r+0x1a>
 80075ba:	6a03      	ldr	r3, [r0, #32]
 80075bc:	b90b      	cbnz	r3, 80075c2 <_fflush_r+0x1a>
 80075be:	f7ff f999 	bl	80068f4 <__sinit>
 80075c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d0f3      	beq.n	80075b2 <_fflush_r+0xa>
 80075ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80075cc:	07d0      	lsls	r0, r2, #31
 80075ce:	d404      	bmi.n	80075da <_fflush_r+0x32>
 80075d0:	0599      	lsls	r1, r3, #22
 80075d2:	d402      	bmi.n	80075da <_fflush_r+0x32>
 80075d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075d6:	f7ff fb20 	bl	8006c1a <__retarget_lock_acquire_recursive>
 80075da:	4628      	mov	r0, r5
 80075dc:	4621      	mov	r1, r4
 80075de:	f7ff ff5f 	bl	80074a0 <__sflush_r>
 80075e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80075e4:	07da      	lsls	r2, r3, #31
 80075e6:	4605      	mov	r5, r0
 80075e8:	d4e4      	bmi.n	80075b4 <_fflush_r+0xc>
 80075ea:	89a3      	ldrh	r3, [r4, #12]
 80075ec:	059b      	lsls	r3, r3, #22
 80075ee:	d4e1      	bmi.n	80075b4 <_fflush_r+0xc>
 80075f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80075f2:	f7ff fb13 	bl	8006c1c <__retarget_lock_release_recursive>
 80075f6:	e7dd      	b.n	80075b4 <_fflush_r+0xc>

080075f8 <__malloc_lock>:
 80075f8:	4801      	ldr	r0, [pc, #4]	@ (8007600 <__malloc_lock+0x8>)
 80075fa:	f7ff bb0e 	b.w	8006c1a <__retarget_lock_acquire_recursive>
 80075fe:	bf00      	nop
 8007600:	2000058c 	.word	0x2000058c

08007604 <__malloc_unlock>:
 8007604:	4801      	ldr	r0, [pc, #4]	@ (800760c <__malloc_unlock+0x8>)
 8007606:	f7ff bb09 	b.w	8006c1c <__retarget_lock_release_recursive>
 800760a:	bf00      	nop
 800760c:	2000058c 	.word	0x2000058c

08007610 <__submore>:
 8007610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007614:	460c      	mov	r4, r1
 8007616:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8007618:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800761c:	4299      	cmp	r1, r3
 800761e:	d11d      	bne.n	800765c <__submore+0x4c>
 8007620:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007624:	f7ff fd34 	bl	8007090 <_malloc_r>
 8007628:	b918      	cbnz	r0, 8007632 <__submore+0x22>
 800762a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800762e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007632:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007636:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007638:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800763c:	6360      	str	r0, [r4, #52]	@ 0x34
 800763e:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8007642:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007646:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800764a:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800764e:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8007652:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8007656:	6020      	str	r0, [r4, #0]
 8007658:	2000      	movs	r0, #0
 800765a:	e7e8      	b.n	800762e <__submore+0x1e>
 800765c:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800765e:	0077      	lsls	r7, r6, #1
 8007660:	463a      	mov	r2, r7
 8007662:	f000 f80f 	bl	8007684 <_realloc_r>
 8007666:	4605      	mov	r5, r0
 8007668:	2800      	cmp	r0, #0
 800766a:	d0de      	beq.n	800762a <__submore+0x1a>
 800766c:	eb00 0806 	add.w	r8, r0, r6
 8007670:	4601      	mov	r1, r0
 8007672:	4632      	mov	r2, r6
 8007674:	4640      	mov	r0, r8
 8007676:	f000 f9cb 	bl	8007a10 <memcpy>
 800767a:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800767e:	f8c4 8000 	str.w	r8, [r4]
 8007682:	e7e9      	b.n	8007658 <__submore+0x48>

08007684 <_realloc_r>:
 8007684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007688:	4680      	mov	r8, r0
 800768a:	4615      	mov	r5, r2
 800768c:	460c      	mov	r4, r1
 800768e:	b921      	cbnz	r1, 800769a <_realloc_r+0x16>
 8007690:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007694:	4611      	mov	r1, r2
 8007696:	f7ff bcfb 	b.w	8007090 <_malloc_r>
 800769a:	b92a      	cbnz	r2, 80076a8 <_realloc_r+0x24>
 800769c:	f7ff fac0 	bl	8006c20 <_free_r>
 80076a0:	2400      	movs	r4, #0
 80076a2:	4620      	mov	r0, r4
 80076a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076a8:	f000 f9c0 	bl	8007a2c <_malloc_usable_size_r>
 80076ac:	4285      	cmp	r5, r0
 80076ae:	4606      	mov	r6, r0
 80076b0:	d802      	bhi.n	80076b8 <_realloc_r+0x34>
 80076b2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80076b6:	d8f4      	bhi.n	80076a2 <_realloc_r+0x1e>
 80076b8:	4629      	mov	r1, r5
 80076ba:	4640      	mov	r0, r8
 80076bc:	f7ff fce8 	bl	8007090 <_malloc_r>
 80076c0:	4607      	mov	r7, r0
 80076c2:	2800      	cmp	r0, #0
 80076c4:	d0ec      	beq.n	80076a0 <_realloc_r+0x1c>
 80076c6:	42b5      	cmp	r5, r6
 80076c8:	462a      	mov	r2, r5
 80076ca:	4621      	mov	r1, r4
 80076cc:	bf28      	it	cs
 80076ce:	4632      	movcs	r2, r6
 80076d0:	f000 f99e 	bl	8007a10 <memcpy>
 80076d4:	4621      	mov	r1, r4
 80076d6:	4640      	mov	r0, r8
 80076d8:	f7ff faa2 	bl	8006c20 <_free_r>
 80076dc:	463c      	mov	r4, r7
 80076de:	e7e0      	b.n	80076a2 <_realloc_r+0x1e>

080076e0 <_strtoul_l.constprop.0>:
 80076e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80076e4:	4e34      	ldr	r6, [pc, #208]	@ (80077b8 <_strtoul_l.constprop.0+0xd8>)
 80076e6:	4686      	mov	lr, r0
 80076e8:	460d      	mov	r5, r1
 80076ea:	4628      	mov	r0, r5
 80076ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 80076f0:	5d37      	ldrb	r7, [r6, r4]
 80076f2:	f017 0708 	ands.w	r7, r7, #8
 80076f6:	d1f8      	bne.n	80076ea <_strtoul_l.constprop.0+0xa>
 80076f8:	2c2d      	cmp	r4, #45	@ 0x2d
 80076fa:	d12f      	bne.n	800775c <_strtoul_l.constprop.0+0x7c>
 80076fc:	782c      	ldrb	r4, [r5, #0]
 80076fe:	2701      	movs	r7, #1
 8007700:	1c85      	adds	r5, r0, #2
 8007702:	f033 0010 	bics.w	r0, r3, #16
 8007706:	d109      	bne.n	800771c <_strtoul_l.constprop.0+0x3c>
 8007708:	2c30      	cmp	r4, #48	@ 0x30
 800770a:	d12c      	bne.n	8007766 <_strtoul_l.constprop.0+0x86>
 800770c:	7828      	ldrb	r0, [r5, #0]
 800770e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8007712:	2858      	cmp	r0, #88	@ 0x58
 8007714:	d127      	bne.n	8007766 <_strtoul_l.constprop.0+0x86>
 8007716:	786c      	ldrb	r4, [r5, #1]
 8007718:	2310      	movs	r3, #16
 800771a:	3502      	adds	r5, #2
 800771c:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8007720:	2600      	movs	r6, #0
 8007722:	fbb8 f8f3 	udiv	r8, r8, r3
 8007726:	fb03 f908 	mul.w	r9, r3, r8
 800772a:	ea6f 0909 	mvn.w	r9, r9
 800772e:	4630      	mov	r0, r6
 8007730:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8007734:	f1bc 0f09 	cmp.w	ip, #9
 8007738:	d81c      	bhi.n	8007774 <_strtoul_l.constprop.0+0x94>
 800773a:	4664      	mov	r4, ip
 800773c:	42a3      	cmp	r3, r4
 800773e:	dd2a      	ble.n	8007796 <_strtoul_l.constprop.0+0xb6>
 8007740:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8007744:	d007      	beq.n	8007756 <_strtoul_l.constprop.0+0x76>
 8007746:	4580      	cmp	r8, r0
 8007748:	d322      	bcc.n	8007790 <_strtoul_l.constprop.0+0xb0>
 800774a:	d101      	bne.n	8007750 <_strtoul_l.constprop.0+0x70>
 800774c:	45a1      	cmp	r9, r4
 800774e:	db1f      	blt.n	8007790 <_strtoul_l.constprop.0+0xb0>
 8007750:	fb00 4003 	mla	r0, r0, r3, r4
 8007754:	2601      	movs	r6, #1
 8007756:	f815 4b01 	ldrb.w	r4, [r5], #1
 800775a:	e7e9      	b.n	8007730 <_strtoul_l.constprop.0+0x50>
 800775c:	2c2b      	cmp	r4, #43	@ 0x2b
 800775e:	bf04      	itt	eq
 8007760:	782c      	ldrbeq	r4, [r5, #0]
 8007762:	1c85      	addeq	r5, r0, #2
 8007764:	e7cd      	b.n	8007702 <_strtoul_l.constprop.0+0x22>
 8007766:	2b00      	cmp	r3, #0
 8007768:	d1d8      	bne.n	800771c <_strtoul_l.constprop.0+0x3c>
 800776a:	2c30      	cmp	r4, #48	@ 0x30
 800776c:	bf0c      	ite	eq
 800776e:	2308      	moveq	r3, #8
 8007770:	230a      	movne	r3, #10
 8007772:	e7d3      	b.n	800771c <_strtoul_l.constprop.0+0x3c>
 8007774:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007778:	f1bc 0f19 	cmp.w	ip, #25
 800777c:	d801      	bhi.n	8007782 <_strtoul_l.constprop.0+0xa2>
 800777e:	3c37      	subs	r4, #55	@ 0x37
 8007780:	e7dc      	b.n	800773c <_strtoul_l.constprop.0+0x5c>
 8007782:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007786:	f1bc 0f19 	cmp.w	ip, #25
 800778a:	d804      	bhi.n	8007796 <_strtoul_l.constprop.0+0xb6>
 800778c:	3c57      	subs	r4, #87	@ 0x57
 800778e:	e7d5      	b.n	800773c <_strtoul_l.constprop.0+0x5c>
 8007790:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8007794:	e7df      	b.n	8007756 <_strtoul_l.constprop.0+0x76>
 8007796:	1c73      	adds	r3, r6, #1
 8007798:	d106      	bne.n	80077a8 <_strtoul_l.constprop.0+0xc8>
 800779a:	2322      	movs	r3, #34	@ 0x22
 800779c:	f8ce 3000 	str.w	r3, [lr]
 80077a0:	4630      	mov	r0, r6
 80077a2:	b932      	cbnz	r2, 80077b2 <_strtoul_l.constprop.0+0xd2>
 80077a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80077a8:	b107      	cbz	r7, 80077ac <_strtoul_l.constprop.0+0xcc>
 80077aa:	4240      	negs	r0, r0
 80077ac:	2a00      	cmp	r2, #0
 80077ae:	d0f9      	beq.n	80077a4 <_strtoul_l.constprop.0+0xc4>
 80077b0:	b106      	cbz	r6, 80077b4 <_strtoul_l.constprop.0+0xd4>
 80077b2:	1e69      	subs	r1, r5, #1
 80077b4:	6011      	str	r1, [r2, #0]
 80077b6:	e7f5      	b.n	80077a4 <_strtoul_l.constprop.0+0xc4>
 80077b8:	08007b05 	.word	0x08007b05

080077bc <_strtoul_r>:
 80077bc:	f7ff bf90 	b.w	80076e0 <_strtoul_l.constprop.0>

080077c0 <__swbuf_r>:
 80077c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077c2:	460e      	mov	r6, r1
 80077c4:	4614      	mov	r4, r2
 80077c6:	4605      	mov	r5, r0
 80077c8:	b118      	cbz	r0, 80077d2 <__swbuf_r+0x12>
 80077ca:	6a03      	ldr	r3, [r0, #32]
 80077cc:	b90b      	cbnz	r3, 80077d2 <__swbuf_r+0x12>
 80077ce:	f7ff f891 	bl	80068f4 <__sinit>
 80077d2:	69a3      	ldr	r3, [r4, #24]
 80077d4:	60a3      	str	r3, [r4, #8]
 80077d6:	89a3      	ldrh	r3, [r4, #12]
 80077d8:	071a      	lsls	r2, r3, #28
 80077da:	d501      	bpl.n	80077e0 <__swbuf_r+0x20>
 80077dc:	6923      	ldr	r3, [r4, #16]
 80077de:	b943      	cbnz	r3, 80077f2 <__swbuf_r+0x32>
 80077e0:	4621      	mov	r1, r4
 80077e2:	4628      	mov	r0, r5
 80077e4:	f000 f82a 	bl	800783c <__swsetup_r>
 80077e8:	b118      	cbz	r0, 80077f2 <__swbuf_r+0x32>
 80077ea:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80077ee:	4638      	mov	r0, r7
 80077f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077f2:	6823      	ldr	r3, [r4, #0]
 80077f4:	6922      	ldr	r2, [r4, #16]
 80077f6:	1a98      	subs	r0, r3, r2
 80077f8:	6963      	ldr	r3, [r4, #20]
 80077fa:	b2f6      	uxtb	r6, r6
 80077fc:	4283      	cmp	r3, r0
 80077fe:	4637      	mov	r7, r6
 8007800:	dc05      	bgt.n	800780e <__swbuf_r+0x4e>
 8007802:	4621      	mov	r1, r4
 8007804:	4628      	mov	r0, r5
 8007806:	f7ff fecf 	bl	80075a8 <_fflush_r>
 800780a:	2800      	cmp	r0, #0
 800780c:	d1ed      	bne.n	80077ea <__swbuf_r+0x2a>
 800780e:	68a3      	ldr	r3, [r4, #8]
 8007810:	3b01      	subs	r3, #1
 8007812:	60a3      	str	r3, [r4, #8]
 8007814:	6823      	ldr	r3, [r4, #0]
 8007816:	1c5a      	adds	r2, r3, #1
 8007818:	6022      	str	r2, [r4, #0]
 800781a:	701e      	strb	r6, [r3, #0]
 800781c:	6962      	ldr	r2, [r4, #20]
 800781e:	1c43      	adds	r3, r0, #1
 8007820:	429a      	cmp	r2, r3
 8007822:	d004      	beq.n	800782e <__swbuf_r+0x6e>
 8007824:	89a3      	ldrh	r3, [r4, #12]
 8007826:	07db      	lsls	r3, r3, #31
 8007828:	d5e1      	bpl.n	80077ee <__swbuf_r+0x2e>
 800782a:	2e0a      	cmp	r6, #10
 800782c:	d1df      	bne.n	80077ee <__swbuf_r+0x2e>
 800782e:	4621      	mov	r1, r4
 8007830:	4628      	mov	r0, r5
 8007832:	f7ff feb9 	bl	80075a8 <_fflush_r>
 8007836:	2800      	cmp	r0, #0
 8007838:	d0d9      	beq.n	80077ee <__swbuf_r+0x2e>
 800783a:	e7d6      	b.n	80077ea <__swbuf_r+0x2a>

0800783c <__swsetup_r>:
 800783c:	b538      	push	{r3, r4, r5, lr}
 800783e:	4b29      	ldr	r3, [pc, #164]	@ (80078e4 <__swsetup_r+0xa8>)
 8007840:	4605      	mov	r5, r0
 8007842:	6818      	ldr	r0, [r3, #0]
 8007844:	460c      	mov	r4, r1
 8007846:	b118      	cbz	r0, 8007850 <__swsetup_r+0x14>
 8007848:	6a03      	ldr	r3, [r0, #32]
 800784a:	b90b      	cbnz	r3, 8007850 <__swsetup_r+0x14>
 800784c:	f7ff f852 	bl	80068f4 <__sinit>
 8007850:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007854:	0719      	lsls	r1, r3, #28
 8007856:	d422      	bmi.n	800789e <__swsetup_r+0x62>
 8007858:	06da      	lsls	r2, r3, #27
 800785a:	d407      	bmi.n	800786c <__swsetup_r+0x30>
 800785c:	2209      	movs	r2, #9
 800785e:	602a      	str	r2, [r5, #0]
 8007860:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007864:	81a3      	strh	r3, [r4, #12]
 8007866:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800786a:	e033      	b.n	80078d4 <__swsetup_r+0x98>
 800786c:	0758      	lsls	r0, r3, #29
 800786e:	d512      	bpl.n	8007896 <__swsetup_r+0x5a>
 8007870:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007872:	b141      	cbz	r1, 8007886 <__swsetup_r+0x4a>
 8007874:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007878:	4299      	cmp	r1, r3
 800787a:	d002      	beq.n	8007882 <__swsetup_r+0x46>
 800787c:	4628      	mov	r0, r5
 800787e:	f7ff f9cf 	bl	8006c20 <_free_r>
 8007882:	2300      	movs	r3, #0
 8007884:	6363      	str	r3, [r4, #52]	@ 0x34
 8007886:	89a3      	ldrh	r3, [r4, #12]
 8007888:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800788c:	81a3      	strh	r3, [r4, #12]
 800788e:	2300      	movs	r3, #0
 8007890:	6063      	str	r3, [r4, #4]
 8007892:	6923      	ldr	r3, [r4, #16]
 8007894:	6023      	str	r3, [r4, #0]
 8007896:	89a3      	ldrh	r3, [r4, #12]
 8007898:	f043 0308 	orr.w	r3, r3, #8
 800789c:	81a3      	strh	r3, [r4, #12]
 800789e:	6923      	ldr	r3, [r4, #16]
 80078a0:	b94b      	cbnz	r3, 80078b6 <__swsetup_r+0x7a>
 80078a2:	89a3      	ldrh	r3, [r4, #12]
 80078a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80078a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078ac:	d003      	beq.n	80078b6 <__swsetup_r+0x7a>
 80078ae:	4621      	mov	r1, r4
 80078b0:	4628      	mov	r0, r5
 80078b2:	f000 f83f 	bl	8007934 <__smakebuf_r>
 80078b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078ba:	f013 0201 	ands.w	r2, r3, #1
 80078be:	d00a      	beq.n	80078d6 <__swsetup_r+0x9a>
 80078c0:	2200      	movs	r2, #0
 80078c2:	60a2      	str	r2, [r4, #8]
 80078c4:	6962      	ldr	r2, [r4, #20]
 80078c6:	4252      	negs	r2, r2
 80078c8:	61a2      	str	r2, [r4, #24]
 80078ca:	6922      	ldr	r2, [r4, #16]
 80078cc:	b942      	cbnz	r2, 80078e0 <__swsetup_r+0xa4>
 80078ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80078d2:	d1c5      	bne.n	8007860 <__swsetup_r+0x24>
 80078d4:	bd38      	pop	{r3, r4, r5, pc}
 80078d6:	0799      	lsls	r1, r3, #30
 80078d8:	bf58      	it	pl
 80078da:	6962      	ldrpl	r2, [r4, #20]
 80078dc:	60a2      	str	r2, [r4, #8]
 80078de:	e7f4      	b.n	80078ca <__swsetup_r+0x8e>
 80078e0:	2000      	movs	r0, #0
 80078e2:	e7f7      	b.n	80078d4 <__swsetup_r+0x98>
 80078e4:	20000078 	.word	0x20000078

080078e8 <__swhatbuf_r>:
 80078e8:	b570      	push	{r4, r5, r6, lr}
 80078ea:	460c      	mov	r4, r1
 80078ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078f0:	2900      	cmp	r1, #0
 80078f2:	b096      	sub	sp, #88	@ 0x58
 80078f4:	4615      	mov	r5, r2
 80078f6:	461e      	mov	r6, r3
 80078f8:	da0d      	bge.n	8007916 <__swhatbuf_r+0x2e>
 80078fa:	89a3      	ldrh	r3, [r4, #12]
 80078fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007900:	f04f 0100 	mov.w	r1, #0
 8007904:	bf14      	ite	ne
 8007906:	2340      	movne	r3, #64	@ 0x40
 8007908:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800790c:	2000      	movs	r0, #0
 800790e:	6031      	str	r1, [r6, #0]
 8007910:	602b      	str	r3, [r5, #0]
 8007912:	b016      	add	sp, #88	@ 0x58
 8007914:	bd70      	pop	{r4, r5, r6, pc}
 8007916:	466a      	mov	r2, sp
 8007918:	f000 f848 	bl	80079ac <_fstat_r>
 800791c:	2800      	cmp	r0, #0
 800791e:	dbec      	blt.n	80078fa <__swhatbuf_r+0x12>
 8007920:	9901      	ldr	r1, [sp, #4]
 8007922:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007926:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800792a:	4259      	negs	r1, r3
 800792c:	4159      	adcs	r1, r3
 800792e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007932:	e7eb      	b.n	800790c <__swhatbuf_r+0x24>

08007934 <__smakebuf_r>:
 8007934:	898b      	ldrh	r3, [r1, #12]
 8007936:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007938:	079d      	lsls	r5, r3, #30
 800793a:	4606      	mov	r6, r0
 800793c:	460c      	mov	r4, r1
 800793e:	d507      	bpl.n	8007950 <__smakebuf_r+0x1c>
 8007940:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007944:	6023      	str	r3, [r4, #0]
 8007946:	6123      	str	r3, [r4, #16]
 8007948:	2301      	movs	r3, #1
 800794a:	6163      	str	r3, [r4, #20]
 800794c:	b003      	add	sp, #12
 800794e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007950:	ab01      	add	r3, sp, #4
 8007952:	466a      	mov	r2, sp
 8007954:	f7ff ffc8 	bl	80078e8 <__swhatbuf_r>
 8007958:	9f00      	ldr	r7, [sp, #0]
 800795a:	4605      	mov	r5, r0
 800795c:	4639      	mov	r1, r7
 800795e:	4630      	mov	r0, r6
 8007960:	f7ff fb96 	bl	8007090 <_malloc_r>
 8007964:	b948      	cbnz	r0, 800797a <__smakebuf_r+0x46>
 8007966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800796a:	059a      	lsls	r2, r3, #22
 800796c:	d4ee      	bmi.n	800794c <__smakebuf_r+0x18>
 800796e:	f023 0303 	bic.w	r3, r3, #3
 8007972:	f043 0302 	orr.w	r3, r3, #2
 8007976:	81a3      	strh	r3, [r4, #12]
 8007978:	e7e2      	b.n	8007940 <__smakebuf_r+0xc>
 800797a:	89a3      	ldrh	r3, [r4, #12]
 800797c:	6020      	str	r0, [r4, #0]
 800797e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007982:	81a3      	strh	r3, [r4, #12]
 8007984:	9b01      	ldr	r3, [sp, #4]
 8007986:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800798a:	b15b      	cbz	r3, 80079a4 <__smakebuf_r+0x70>
 800798c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007990:	4630      	mov	r0, r6
 8007992:	f000 f81d 	bl	80079d0 <_isatty_r>
 8007996:	b128      	cbz	r0, 80079a4 <__smakebuf_r+0x70>
 8007998:	89a3      	ldrh	r3, [r4, #12]
 800799a:	f023 0303 	bic.w	r3, r3, #3
 800799e:	f043 0301 	orr.w	r3, r3, #1
 80079a2:	81a3      	strh	r3, [r4, #12]
 80079a4:	89a3      	ldrh	r3, [r4, #12]
 80079a6:	431d      	orrs	r5, r3
 80079a8:	81a5      	strh	r5, [r4, #12]
 80079aa:	e7cf      	b.n	800794c <__smakebuf_r+0x18>

080079ac <_fstat_r>:
 80079ac:	b538      	push	{r3, r4, r5, lr}
 80079ae:	4d07      	ldr	r5, [pc, #28]	@ (80079cc <_fstat_r+0x20>)
 80079b0:	2300      	movs	r3, #0
 80079b2:	4604      	mov	r4, r0
 80079b4:	4608      	mov	r0, r1
 80079b6:	4611      	mov	r1, r2
 80079b8:	602b      	str	r3, [r5, #0]
 80079ba:	f7fa fba7 	bl	800210c <_fstat>
 80079be:	1c43      	adds	r3, r0, #1
 80079c0:	d102      	bne.n	80079c8 <_fstat_r+0x1c>
 80079c2:	682b      	ldr	r3, [r5, #0]
 80079c4:	b103      	cbz	r3, 80079c8 <_fstat_r+0x1c>
 80079c6:	6023      	str	r3, [r4, #0]
 80079c8:	bd38      	pop	{r3, r4, r5, pc}
 80079ca:	bf00      	nop
 80079cc:	20000588 	.word	0x20000588

080079d0 <_isatty_r>:
 80079d0:	b538      	push	{r3, r4, r5, lr}
 80079d2:	4d06      	ldr	r5, [pc, #24]	@ (80079ec <_isatty_r+0x1c>)
 80079d4:	2300      	movs	r3, #0
 80079d6:	4604      	mov	r4, r0
 80079d8:	4608      	mov	r0, r1
 80079da:	602b      	str	r3, [r5, #0]
 80079dc:	f7fa fba6 	bl	800212c <_isatty>
 80079e0:	1c43      	adds	r3, r0, #1
 80079e2:	d102      	bne.n	80079ea <_isatty_r+0x1a>
 80079e4:	682b      	ldr	r3, [r5, #0]
 80079e6:	b103      	cbz	r3, 80079ea <_isatty_r+0x1a>
 80079e8:	6023      	str	r3, [r4, #0]
 80079ea:	bd38      	pop	{r3, r4, r5, pc}
 80079ec:	20000588 	.word	0x20000588

080079f0 <_sbrk_r>:
 80079f0:	b538      	push	{r3, r4, r5, lr}
 80079f2:	4d06      	ldr	r5, [pc, #24]	@ (8007a0c <_sbrk_r+0x1c>)
 80079f4:	2300      	movs	r3, #0
 80079f6:	4604      	mov	r4, r0
 80079f8:	4608      	mov	r0, r1
 80079fa:	602b      	str	r3, [r5, #0]
 80079fc:	f7fa fbae 	bl	800215c <_sbrk>
 8007a00:	1c43      	adds	r3, r0, #1
 8007a02:	d102      	bne.n	8007a0a <_sbrk_r+0x1a>
 8007a04:	682b      	ldr	r3, [r5, #0]
 8007a06:	b103      	cbz	r3, 8007a0a <_sbrk_r+0x1a>
 8007a08:	6023      	str	r3, [r4, #0]
 8007a0a:	bd38      	pop	{r3, r4, r5, pc}
 8007a0c:	20000588 	.word	0x20000588

08007a10 <memcpy>:
 8007a10:	440a      	add	r2, r1
 8007a12:	4291      	cmp	r1, r2
 8007a14:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007a18:	d100      	bne.n	8007a1c <memcpy+0xc>
 8007a1a:	4770      	bx	lr
 8007a1c:	b510      	push	{r4, lr}
 8007a1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a26:	4291      	cmp	r1, r2
 8007a28:	d1f9      	bne.n	8007a1e <memcpy+0xe>
 8007a2a:	bd10      	pop	{r4, pc}

08007a2c <_malloc_usable_size_r>:
 8007a2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a30:	1f18      	subs	r0, r3, #4
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	bfbc      	itt	lt
 8007a36:	580b      	ldrlt	r3, [r1, r0]
 8007a38:	18c0      	addlt	r0, r0, r3
 8007a3a:	4770      	bx	lr

08007a3c <_init>:
 8007a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a3e:	bf00      	nop
 8007a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a42:	bc08      	pop	{r3}
 8007a44:	469e      	mov	lr, r3
 8007a46:	4770      	bx	lr

08007a48 <_fini>:
 8007a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a4a:	bf00      	nop
 8007a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a4e:	bc08      	pop	{r3}
 8007a50:	469e      	mov	lr, r3
 8007a52:	4770      	bx	lr
