<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head prefix="og: http://ogp.me/ns#">
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>The Veryl Hardware Description Language</title>
        <meta name="robots" content="noindex">


        <!-- Custom HTML head -->
        <!-- Google tag (gtag.js) -->
        <script async src="https://www.googletagmanager.com/gtag/js?id=G-NXW2P6CCF3"></script>
        <script>
            window.dataLayer = window.dataLayer || [];
            function gtag(){dataLayer.push(arguments);}
            gtag('js', new Date());
        
            gtag('config', 'G-NXW2P6CCF3');
        </script>
        
        <script>
            (function () {
                // See these pages for details:
                // https://developers.google.com/search/docs/crawling-indexing/consolidate-duplicate-urls
                // https://developers.google.com/search/docs/crawling-indexing/javascript/javascript-seo-basics
        
                function gen_canonical_href(lang) {
                    let base = "https://doc.veryl-lang.org/book";
                    let canonical_href;
                    if (lang == "en") {
                        canonical_href = `${base}/print.md`;
                    } else {
                        canonical_href = `${base}/${lang}/print.md`;
                    }
                    canonical_href = canonical_href.slice(0, -"md".length) + "html";
                    if (canonical_href.endsWith("/index.html")) {
                        canonical_href = canonical_href.slice(0, -"index.html".length);
                    }
                    return canonical_href;
                }
        
                const canonical_href = gen_canonical_href("en");

                let link = document.createElement("link");
                link.rel = "canonical";
                link.href = canonical_href;
                document.head.appendChild(link);
        
                const langs = ["en", "ja"];
                for (const lang of langs) {
                    const canonical_href = gen_canonical_href(lang);
        
                    let link = document.createElement("link");
                    link.rel = "alternate";
                    link.hreflang = lang;
                    link.href = canonical_href;
                    document.head.appendChild(link);
                }
            })()
        </script>
        
        <meta property="og:url" content="https://github.com/veryl-lang/veryl" />
        <meta property="og:title" content="Veryl: A Modern Hardware Description Language" />
        <meta property="og:description" content="Veryl is a hardware description language which is designed as a SystemVerilog alternative." />
        <meta property="og:image" content="https://github.com/veryl-lang/veryl/raw/master/support/logo/veryl_ogp.png" />

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="shortcut icon" href="favicon.png">
        <link rel="stylesheet" href="css/variables.css">
        <link rel="stylesheet" href="css/general.css">
        <link rel="stylesheet" href="css/chrome.css">
        <link rel="stylesheet" href="css/print.css" media="print">

        <!-- Fonts -->
        <link rel="stylesheet" href="FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" href="highlight.css">
        <link rel="stylesheet" href="tomorrow-night.css">
        <link rel="stylesheet" href="ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="theme/css/language-picker.css">


        <!-- Provide site root to javascript -->
        <script>
            var path_to_root = "";
            var default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? "navy" : "light";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="toc.js"></script>
    </head>
    <body>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                var theme = localStorage.getItem('mdbook-theme');
                var sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            var theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            var sidebar = null;
            var sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
            }
            sidebar_toggle.checked = sidebar === 'visible';
            html.classList.remove('sidebar-visible');
            html.classList.add("sidebar-" + sidebar);
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                        <button id="search-toggle" class="icon-button" type="button" title="Search. (Shortkey: s)" aria-label="Toggle Searchbar" aria-expanded="false" aria-keyshortcuts="S" aria-controls="searchbar">
                            <i class="fa fa-search"></i>
                        </button>
                    </div>

                    <h1 class="menu-title">The Veryl Hardware Description Language</h1>

                    <div class="right-buttons">
                        <a href="print.html" title="Print this book" aria-label="Print this book">
                            <i id="print-button" class="fa fa-print"></i>
                        </a>

                    </div>
                </div>

                <div id="search-wrapper" class="hidden">
                    <form id="searchbar-outer" class="searchbar-outer">
                        <input type="search" id="searchbar" name="searchbar" placeholder="Search this book ..." aria-controls="searchresults-outer" aria-describedby="searchresults-header">
                    </form>
                    <div id="searchresults-outer" class="searchresults-outer hidden">
                        <div id="searchresults-header" class="searchresults-header"></div>
                        <ul id="searchresults">
                        </ul>
                    </div>
                </div>

                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="the-veryl-hardware-description-language"><a class="header" href="#the-veryl-hardware-description-language">The Veryl Hardware Description Language</a></h1>
<p><img src="https://github.com/veryl-lang/veryl/raw/master/support/logo/veryl_wide.png" alt="Veryl" /></p>
<p>Veryl is a hardware description language based on SystemVerilog, providing the following advantages:</p>
<h2 id="optimized-syntax"><a class="header" href="#optimized-syntax">Optimized Syntax</a></h2>
<p>Veryl adopts syntax optimized for logic design while being based on a familiar basic syntax for SystemVerilog experts.
This optimization includes guarantees for synthesizability, ensuring consistency between simulation results, and providing numerous syntax simplifications for common idioms.
This approach enables ease of learning, improves the reliability and efficiency of the design process, and facilitates ease of code writing.</p>
<h2 id="interoperability"><a class="header" href="#interoperability">Interoperability</a></h2>
<p>Designed with interoperability with SystemVerilog in mind, Veryl allows smooth integration and partial replacement with existing SystemVerilog components and projects.
Furthermore, SystemVerilog source code transpiled from Veryl retains high readability, enabling seamless integration and debugging.</p>
<h2 id="productivity"><a class="header" href="#productivity">Productivity</a></h2>
<p>Veryl comes with a rich set of development support tools, including package managers, build tools, real-time checkers compatible with major editors such as VSCode, Vim, Emacs, automatic completion, and automatic formatting.
These tools accelerate the development process and significantly enhance productivity.</p>
<p>With these features, Veryl provides powerful support for designers to efficiently and productively conduct high-quality hardware design.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="features"><a class="header" href="#features">Features</a></h1>
<p>In this chapter, we introduce the features of Veryl along with clear examples.</p>
<ul>
<li><a href="02_features.html#real-time-diagnostics">Real-time diagnostics</a></li>
<li><a href="02_features.html#auto-formatting">Auto formatting</a></li>
<li><a href="02_features.html#integrated-test">Integrated test</a></li>
<li><a href="02_features.html#dependency-management">Dependency management</a></li>
<li><a href="02_features.html#generics">Generics</a></li>
<li><a href="02_features.html#clock-domain-annotation">Clock Domain Annotation</a></li>
<li><a href="02_features.html#trailing-comma">Trailing comma</a></li>
<li><a href="02_features.html#abstraction-of-clock-and-reset">Abstraction of clock and reset</a></li>
<li><a href="02_features.html#documentation-comment">Documentation comment</a></li>
<li><a href="02_features.html#compound-assignment-operator-in-always_ff">Compound assignment operator in <code>always_ff</code></a></li>
<li><a href="02_features.html#individual-namespace-of-enum-variant">Individual namespace of enum variant</a></li>
<li><a href="02_features.html#repeat-of-concatenation"><code>repeat</code> of concatenation</a></li>
<li><a href="02_features.html#if--case-expression"><code>if</code> / <code>case</code> expression</a></li>
<li><a href="02_features.html#range-based-for--inside--outside">Range-based <code>for</code> / <code>inside</code> / <code>outside</code></a></li>
<li><a href="02_features.html#msb-notation"><code>msb</code> notation</a></li>
<li><a href="02_features.html#let-statement"><code>let</code> statement</a></li>
<li><a href="02_features.html#connect-operator"><code>&lt;&gt;</code> operator</a></li>
<li><a href="02_features.html#named-block">Named block</a></li>
<li><a href="02_features.html#visibility-control">Visibility control</a></li>
</ul>
<h2 id="real-time-diagnostics"><a class="header" href="#real-time-diagnostics">Real-time diagnostics</a></h2>
<p>Issues such as undefined, unused, or unassigned variables are notified in real-time while editing in the editor.
In the following example, adding the <code>_</code> prefix to variables flagged as unused explicitly indicates their unused status, suppressing warnings.</p>
<video src="./img/diagnostics.mp4" autoplay loop muted>
</video>
<h2 id="auto-formatting"><a class="header" href="#auto-formatting">Auto formatting</a></h2>
<p>In addition to the automatic formatting feature integrated with the editor,
formatting through the command line and formatting checks in CI are also possible.</p>
<video src="./img/format.mp4" autoplay loop muted>
</video>
<h2 id="integrated-test"><a class="header" href="#integrated-test">Integrated test</a></h2>
<p>Test code written by SystemVerilog or <a href="https://www.cocotb.org">cocotb</a> can be embeded in Veryl code,
it can be executed through <code>veryl test</code> command.</p>
<pre><code class="language-veryl">#[test(test1)]
embed (inline) sv{{{
    module test1;
        initial begin
            assert (0) else $error("error");
        end
    endmodule
}}}
</code></pre>
<h2 id="dependency-management"><a class="header" href="#dependency-management">Dependency management</a></h2>
<p>Veryl includes a built-in dependency management feature,
allowing for easy incorporation of libraries by simply adding the repository path and version of the library on project settings like below.</p>
<pre><code class="language-toml">[dependencies]
veryl_sample = {git = "https://github.com/veryl-lang/veryl_sample", version = "0.1.0"}
</code></pre>
<h2 id="generics"><a class="header" href="#generics">Generics</a></h2>
<p>Code generation through generics achieves more reusable code than traditional parameter override.
Parameters in function like the following example, but also module names of instantiation, type names of struct definition, and so on can be parameterized.</p>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">function automatic logic [20-1:0] FuncA_20 (
    input logic [20-1:0] a
);
    return a + 1;
endfunction

function automatic logic [10-1:0] FuncA_10 (
    input logic [10-1:0] a
);
    return a + 1;
endfunction

logic [10-1:0] a;
logic [20-1:0] b;
always_comb begin
    a = FuncA_10(1);
    b = FuncA_20(1);
end
</code></pre>
</td>
<td>
<pre><code class="language-veryl">function FuncA::&lt;T: u32&gt; (
    a: input logic&lt;T&gt;,
) -&gt; logic&lt;T&gt; {
    return a + 1;
}

var a: logic&lt;10&gt;;
var b: logic&lt;10&gt;;
always_comb {
    a = FuncA::&lt;10&gt;(1);
    b = FuncA::&lt;20&gt;(1);
}
</code></pre>
</td>
</tr>
</table>
<h2 id="clock-domain-annotation"><a class="header" href="#clock-domain-annotation">Clock Domain Annotation</a></h2>
<p>If there are some clocks in a module, explicit clock domain annotation and <code>unsafe (cdc)</code> block at the clock domain boundaries are required.
By the annotation, Veryl compiler detects unexpected clock domain crossing as error, and explicit <code>unsafe (cdc)</code> block eases to review clock domain crossing.</p>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">module ModuleA (
    input  i_clk_a,
    input  i_dat_a,
    output o_dat_a,
    input  i_clk_b,
    input  i_dat_b,
    output o_dat_b
);
    // Carefully!!!
    // From i_clk_a to i_clk_b
    assign o_dat_b = i_dat_a;
endmodule
</code></pre>
</td>
<td>
<pre><code class="language-veryl">module ModuleA (
    i_clk_a: input  'a clock,
    i_dat_a: input  'a logic,
    i_dat_a: output 'a logic,
    i_clk_b: input  'b clock,
    i_dat_b: input  'b logic,
    i_dat_b: output 'b logic,
) {
    unsafe (cdc) {
        assign o_dat_b = i_dat_a;
    }
}
</code></pre>
</td>
</tr>
</table>
<h2 id="trailing-comma"><a class="header" href="#trailing-comma">Trailing comma</a></h2>
<p>Trailing comma is a syntax where a comma is placed after the last element in a list.
It facilitates the addition and removal of elements and reduces unnecessary differences in version control systems.</p>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">module ModuleA (
    input  a,
    input  b,
    output o
);
endmodule
</code></pre>
</td>
<td>
<pre><code class="language-veryl">module ModuleA (
    a: input  logic,
    b: input  logic,
    o: output logic,
) {
}
</code></pre>
</td>
</tr>
</table>
<h2 id="abstraction-of-clock-and-reset"><a class="header" href="#abstraction-of-clock-and-reset">Abstraction of clock and reset</a></h2>
<p>There is no need to specify the polarity and synchronicity of the clock and reset in the syntax;
these can be specified during build-time configuration.
This allows generating code for both ASICs with negative asynchronous reset
and FPGAs with positive synchronous reset from the same Veryl code.</p>
<p>Additionally, explicit <code>clock</code> and <code>reset</code> type enables to check whether clock and reset are correctly connected to registers.
If there is a single clock and reset in the module, the connection can be omitted.</p>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">module ModuleA (
    input logic i_clk,
    input logic i_rst_n
);

always_ff @ (posedge i_clk or negedge i_rst_n) begin
    if (!i_rst_n) begin
    end else begin
    end
end

endmodule
</code></pre>
</td>
<td>
<pre><code class="language-veryl">module ModuleA (
    i_clk: input clock,
    i_rst: input reset,
){
    always_ff {
        if_reset {
        } else {
        }
    }
}
</code></pre>
</td>
</tr>
</table>
<h2 id="documentation-comment"><a class="header" href="#documentation-comment">Documentation comment</a></h2>
<p>Writing module descriptions as documentation comments allows for automatic documentation generation.
You can use not only plain text but also the following formats:</p>
<ul>
<li><a href="https://www.markdownguide.org">Markdown</a></li>
<li>Waveform using <a href="https://wavedrom.com">WaveDrom</a></li>
<li>Diagram using <a href="https://mermaid.js.org">Mermaid</a></li>
</ul>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">// Comment
module ModuleA;
endmodule
</code></pre>
</td>
<td>
<pre><code class="language-veryl">/// Documentation comment written by Markdown
///
/// * list
/// * list
///
/// ```wavedrom
/// { signal: [{ name: "Alfa", wave: "01.zx=ud.23.456789" }] }
/// ```
module ModuleA {
}
</code></pre>
</td>
</tr>
</table>
<h2 id="compound-assignment-operator-in-always_ff"><a class="header" href="#compound-assignment-operator-in-always_ff">Compound assignment operator in <code>always_ff</code></a></h2>
<p>There is no dedicated non-blocking assignment operator;
within <code>always_ff</code>, non-blocking assignments are inferred, while within <code>always_comb</code>, blocking assignments are inferred.
Therefore, various compound assignment operators can be used within <code>always_ff</code> just like within <code>always_comb</code>.</p>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">always_ff @ (posedge i_clk) begin
    if (a) begin
        x &lt;= x + 1;
    end
end
</code></pre>
</td>
<td>
<pre><code class="language-veryl">always_ff {
    if a {
        x += 1;
    }
}
</code></pre>
</td>
</tr>
</table>
<h2 id="individual-namespace-of-enum-variant"><a class="header" href="#individual-namespace-of-enum-variant">Individual namespace of enum variant</a></h2>
<p>Variants of an enum are defined within separate namespaces for each enum,
thus preventing unintended name collisions.</p>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">typedef enum logic[1:0] {
    MemberA,
    MemberB
} EnumA;

EnumA a;
assign a = MemberA;
</code></pre>
</td>
<td>
<pre><code class="language-veryl">enum EnumA: logic&lt;2&gt; {
    MemberA,
    MemberB
}

var a: EnumA;
assign a = EnumA::MemberA;
</code></pre>
</td>
</tr>
</table>
<h2 id="repeat-of-concatenation"><a class="header" href="#repeat-of-concatenation"><code>repeat</code> of concatenation</a></h2>
<p>By adopting the explicit <code>repeat</code> syntax as a repetition description in bit concatenation,
readability improves over complex combinations of <code>{}</code>.</p>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">logic [31:0] a;
assign a = {{2{X[9:0]}}, {12{Y}}};
</code></pre>
</td>
<td>
<pre><code class="language-veryl">var a: logic&lt;32&gt;;
assign a = {X[9:0] repeat 2, Y repeat 12};
</code></pre>
</td>
</tr>
</table>
<h2 id="if--case-expression"><a class="header" href="#if--case-expression"><code>if</code> / <code>case</code> expression</a></h2>
<p>By adopting <code>if</code> and <code>case</code> expressions instead of the ternary operator,
readability improves, especially when comparing a large number of items.</p>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">logic a;
assign a = X == 0 ? Y0 :
           X == 1 ? Y1 :
           X == 2 ? Y2 :
                    Y3;
</code></pre>
</td>
<td>
<pre><code class="language-veryl">var a: logic;
assign a = case X {
    0      : Y0,
    1      : Y1,
    2      : Y2,
    default: Y3,
};
</code></pre>
</td>
</tr>
</table>
<h2 id="range-based-for--inside--outside"><a class="header" href="#range-based-for--inside--outside">Range-based <code>for</code> / <code>inside</code> / <code>outside</code></a></h2>
<p>With notation representing closed intervals <code>..=</code> and half-open intervals <code>..</code>,
it is possible to uniformly describe ranges using <code>for</code>, <code>inside</code>, and <code>outside</code> (which denotes the inverse of <code>inside</code>).</p>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">for (int i = 0; i &lt; 10; i++) begin
    a[i] =   X[i] inside {[1:10]};
    b[i] = !(X[i] inside {[1:10]});
end
</code></pre>
</td>
<td>
<pre><code class="language-veryl">for i: u32 in 0..10 {
    a[i] = inside  X[i] {1..=10};
    b[i] = outside X[i] {1..=10};
}
</code></pre>
</td>
</tr>
</table>
<h2 id="msb-notation"><a class="header" href="#msb-notation"><code>msb</code> notation</a></h2>
<p>The <code>msb</code> notation, indicating the most significant bit, eliminates the need to calculate the most significant bit from parameters, making intentions clearer.</p>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">logic a;
logic [WIDTH-1:0] X;
assign a = X[WIDTH-1];
</code></pre>
</td>
<td>
<pre><code class="language-veryl">var a: logic;
var X: logic&lt;WIDTH&gt;;
assign a = X[msb];
</code></pre>
</td>
</tr>
</table>
<h2 id="let-statement"><a class="header" href="#let-statement"><code>let</code> statement</a></h2>
<p>There is a dedicated <code>let</code> statement available for binding values simultaneously with variable declaration,
which can be used in various contexts that were not supported in SystemVerilog.</p>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">logic tmp;
always_ff @ (posedge i_clk) begin
    tmp = b + 1;
    x &lt;= tmp;
end
</code></pre>
</td>
<td>
<pre><code class="language-veryl">always_ff {
    let tmp: logic = b + 1;
    x = tmp;
}
</code></pre>
</td>
</tr>
</table>
<h2 id="connect-operator"><a class="header" href="#connect-operator"><code>&lt;&gt;</code> operator</a></h2>
<p><code>&lt;&gt;</code> operator can connect two interfaces. It simplifies SystemVerilog’s interface connection requiring each member assignments.</p>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">always_comb begin
    mst_if0.cmd   = bus_if0.cmd;
    bus_if0.ready = mst_if0.ready;
end

always_comb begin
    mst_if1.cmd   = bus_if1.cmd;
    bus_if1.ready = mst_if1.ready;
end
</code></pre>
</td>
<td>
<pre><code class="language-veryl">connect mst_if0 &lt;&gt; bus_if0.slave;

always_comb {
    mst_if1 &lt;&gt; bus_if1.slave;
}
</code></pre>
</td>
</tr>
</table>
<h2 id="named-block"><a class="header" href="#named-block">Named block</a></h2>
<p>You can define named blocks to limit the scope of variables.</p>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">if (1) begin: BlockA
end
</code></pre>
</td>
<td>
<pre><code class="language-veryl">:BlockA {
}
</code></pre>
</td>
</tr>
</table>
<h2 id="visibility-control"><a class="header" href="#visibility-control">Visibility control</a></h2>
<p>Modules without the <code>pub</code> keyword cannot be referenced from outside the project
and are not included in automatic documentation generation.
This allows distinguishing between what should be exposed externally from the project and internal implementations.</p>
<table>
<tr>
<th>SystemVerilog</th>
<th>Veryl</th>
</tr>
<tr>
<td>
<pre><code class="language-verilog">module ModuleA;
endmodule

module ModuleB;
endmodule
</code></pre>
</td>
<td>
<pre><code class="language-veryl">pub module ModuleA {
}

module ModuleB {
}
</code></pre>
</td>
</tr>
</table>
<div style="break-before: page; page-break-before: always;"></div><h1 id="getting-started"><a class="header" href="#getting-started">Getting Started</a></h1>
<p>Let’s start to use Veryl. In this section, we will install Veryl, create an example project, and build it.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="installation"><a class="header" href="#installation">Installation</a></h1>
<p>Veryl can be intalled through the official toolchain installer <code>verylup</code>.
We recommend to use <code>verylup</code> because it provides some usefule features like toolchain update.</p>
<blockquote>
<p>Note: If you want install on an enviromnent without internet access, you can use <a href="03_getting_started/../06_development_environment/13_verylup.html#offline-installation">offline installation</a>.</p>
</blockquote>
<h2 id="requirement"><a class="header" href="#requirement">Requirement</a></h2>
<p>Veryl uses <code>git</code> command internally. Please confirm <code>git</code> can be launched.</p>
<h2 id="install-verylup"><a class="header" href="#install-verylup">Install verylup</a></h2>
<h3 id="download-binary"><a class="header" href="#download-binary">Download binary</a></h3>
<p>Download from <a href="https://github.com/veryl-lang/verylup/releases/latest">release page</a>, and extract to the directory in <code>PATH</code>.</p>
<h3 id="cargo"><a class="header" href="#cargo">Cargo</a></h3>
<p>You can install with <a href="https://crates.io/crates/verylup">cargo</a>.</p>
<pre><code>cargo install verylup
</code></pre>
<h2 id="setup-verylup"><a class="header" href="#setup-verylup">Setup verylup</a></h2>
<p>After installing verylup, the following command is required once at first.
It downloads the latest toolchain and creates <code>veryl</code> and <code>veryl-ls</code> command at the same location as verylup.</p>
<pre><code>verylup setup
</code></pre>
<p>Now <code>veryl</code> command can be used!</p>
<h2 id="editor-integration"><a class="header" href="#editor-integration">Editor integration</a></h2>
<p><a href="https://azure.microsoft.com/ja-jp/products/visual-studio-code">Visual Studio Code</a> and <a href="https://github.com/vim/vim">Vim</a> / <a href="https://neovim.io">Neovim</a> are supported officially.</p>
<h3 id="visual-studio-code"><a class="header" href="#visual-studio-code">Visual Studio Code</a></h3>
<p>For Visual Studio Code, Veryl extension is provided.
The extension provides file type detection, syntex highlight and language server integration.
You can install it by searching “Veryl” in extension panel or the following URL.</p>
<p><a href="https://marketplace.visualstudio.com/items?itemName=dalance.vscode-veryl">Veryl extension for Visual Studio Code</a></p>
<h3 id="vim--neovim"><a class="header" href="#vim--neovim">Vim / Neovim</a></h3>
<p>For Vim / Neovim, Veryl plugin is provided.
The plugin provides file type detection, syntex highlight.
There are some instructions for plugin installation and language server integration in the following URL.</p>
<p><a href="https://github.com/veryl-lang/veryl.vim">Vim / Neovim plugin</a></p>
<h3 id="zed"><a class="header" href="#zed">Zed</a></h3>
<p>For <a href="https://zed.dev/">Zed</a>, Veryl extension is provided.
The extension provides file type detection, syntex highlight and language server integration.
You can install it by searching “Veryl” in extension panel or the following URL.</p>
<p><a href="https://zed.dev/extensions/veryl">Veryl extension for Zed</a></p>
<h3 id="other-editors"><a class="header" href="#other-editors">Other Editors</a></h3>
<p>Veryl provides language server. So other editors supporting language server (ex. Emacs) can use it.</p>
<h2 id="shell-completion"><a class="header" href="#shell-completion">Shell Completion</a></h2>
<p>Shell completion script for <code>veryl</code> and <code>verylup</code> is provided through <code>verylup completion</code>.
For example, the following command generates completion script for zsh.</p>
<pre><code>verylup completion zsh veryl   &gt; _veryl
verylup completion zsh verylup &gt; _verylup
</code></pre>
<p>Supported shells are below:</p>
<ul>
<li>Bash</li>
<li>Elvish</li>
<li>Fish</li>
<li>PowerShell</li>
<li>Zsh</li>
</ul>
<p>Please refer the documentation of each shell for usage of generated scripts.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="hello-world"><a class="header" href="#hello-world">Hello, World!</a></h1>
<h2 id="create-project"><a class="header" href="#create-project">Create Project</a></h2>
<p>At first, a new Veryl project can be created by:</p>
<pre><code>veryl new hello
</code></pre>
<p>After the command, the following directory and file will be created.
If <code>git</code> command is available, the directory is initialized as Git repository and the default <code>.gitignore</code> are added.</p>
<pre><code>$ veryl new hello
[INFO ]      Created "hello" project
$ cd hello
$ tree
.
├── src
└── Veryl.toml

1 directory, 1 file
</code></pre>
<p><code>Veryl.toml</code> is the project configuration.</p>
<pre><code class="language-toml">[project]
name = "hello"
version = "0.1.0"
[build]
source = "src"
target = {type = "directory", path = "target"}
</code></pre>
<p>The description of all configuration is <a href="03_getting_started/../06_development_environment/01_project_configuration.html">here</a>.</p>
<h2 id="write-code"><a class="header" href="#write-code">Write Code</a></h2>
<p>You can add source codes at an arbitrary position in the project directory.
This is because Veryl project can be independent or integrated to other SystemVerilog project.
The extension of Veryl’s source codes is <code>.veryl</code>.</p>
<p>For example, put the following code to <code>src/hello.veryl</code>.</p>
<pre><code class="language-veryl playground">module ModuleA {
    initial {
        $display("Hello, world!");
    }
}
</code></pre>
<pre><code>$ tree
.
├── src
│   └── hello.veryl
└── Veryl.toml

1 directory, 2 files
</code></pre>
<blockquote>
<p>Note: Some source codes in the book have play button “▶” which will be appeared when mouse cursor is hovered at the code.
If you click the button, the transpiled SystemVerilog code will appear. Please try to click the button of <code>module ModuleA</code> code.</p>
</blockquote>
<h2 id="build-code"><a class="header" href="#build-code">Build Code</a></h2>
<p>You can generate a SystemVerilog code by <code>veryl build</code>.</p>
<pre><code>$ veryl build
[INFO ]   Processing file ([path to hello]/src/hello.veryl)
[INFO ]       Output filelist ([path to hello]/hello.f)
$ tree
.
├── dependencies
├── hello.f
├── src
│   └── hello.veryl
├── target
│   ├── hello.sv
│   └── hello.sv.map
├── Veryl.lock
└── Veryl.toml

3 directories, 6 files
</code></pre>
<p>By default, SystemVerilog code will be generated at the same directory as Veryl code.
The generated code is <code>src/hello.sv</code>.</p>
<pre><code class="language-verilog">module hello_ModuleA;
    initial begin
        $display("Hello, world!");
    end
endmodule
//# sourceMappingURL=hello.sv.map
</code></pre>
<p>Additionally, <code>hello.f</code> which is the filelist of generated codes will be generated.
You can use it for SystemVerilog compiler.
The following example is to use <a href="https://www.veripool.org/verilator/">Verilator</a>.</p>
<pre><code>$ verilator --binary -f hello.f
</code></pre>
<h2 id="clean-up-the-generated-code"><a class="header" href="#clean-up-the-generated-code">Clean up the Generated Code</a></h2>
<p>The generated code can be cleaned up by <code>veryl clean</code>.</p>
<pre><code>$ veryl clean
[INFO ]   Removing file ([path to hello]/src/hello.sv)
[INFO ]   Removing file ([path to hello]/src/hello.sv.map)
[INFO ]   Removing dir  ([path to hello]/dependencies)
[INFO ]   Removing file ([path to hello]/hello.f)
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="code-examples"><a class="header" href="#code-examples">Code Examples</a></h1>
<p>Veryl has the almost same semantics as SystemVerilog.
If you are used to SystemVerilog, you will guess Veryl semantics with a small example source code.</p>
<p>This is a small example.
In the following example, comments show the difference with SystemVerilog syntax.</p>
<pre><code class="language-veryl playground editable">module ModuleA (
    // name is first, and type is followed after `:`
    // bit width is represented by `&lt;&gt;`
    i_data: input  logic&lt;10&gt;,
    o_data: output logic&lt;10&gt;,

    // use `{}` instead of `begin`/`end`
) {
    assign o_data = i_data;
}
</code></pre>
<p>Additionally, the codeblocks in this chapter can be edit. Let’s try to edit and play each code.</p>
<p>A source code of Veryl has some <code>module</code>, <code>interface</code> and <code>package</code> like SystemVerilog.
In this chapter, we’ll show the some example source codes of them.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="module"><a class="header" href="#module">Module</a></h1>
<pre><code class="language-veryl playground editable">// module definition
module ModuleA #(
    param ParamA: u32 = 10,
    const ParamB: u32 = 10, // trailing comma is allowed
) (
    i_clk : input  clock            , // `clock` is a special type for clock
    i_rst : input  reset            , // `reset` is a special type for reset
    i_sel : input  logic            ,
    i_data: input  logic&lt;ParamA&gt; [2], // `[]` means unpacked array in SystemVerilog
    o_data: output logic&lt;ParamA&gt;    , // `&lt;&gt;` means packed array in SystemVerilog
) {
    // const parameter declaration
    //   `param` is not allowed in module
    const ParamC: u32 = 10;

    // variable declaration
    var r_data0: logic&lt;ParamA&gt;;
    var r_data1: logic&lt;ParamA&gt;;
    var r_data2: logic&lt;ParamA&gt;;

    // value binding
    let _w_data2: logic&lt;ParamA&gt; = i_data[0];

    // always_ff statement with reset
    //   `always_ff` can take a mandatory clock and a optional reset
    //   `if_reset` means `if (i_rst)`. This conceals reset porality
    //   `()` of `if` is not required
    //   `=` in `always_ff` is non-blocking assignment
    always_ff (i_clk, i_rst) {
        if_reset {
            r_data0 = 0;
        } else if i_sel {
            r_data0 = i_data[0];
        } else {
            r_data0 = i_data[1];
        }
    }

    // always_ff statement without reset
    always_ff (i_clk) {
        r_data1 = r_data0;
    }

    // clock and reset can be omitted
    // if there is a single clock and reset in the module
    always_ff {
        r_data2 = r_data1;
    }

    assign o_data = r_data1;
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="instantiation"><a class="header" href="#instantiation">Instantiation</a></h1>
<pre><code class="language-veryl playground editable">module ModuleA #(
    param ParamA: u32 = 10,
) (
    i_clk : input  clock        ,
    i_rst : input  reset        ,
    i_data: input  logic&lt;ParamA&gt;,
    o_data: output logic&lt;ParamA&gt;,
) {
    var r_data1: logic&lt;ParamA&gt;;
    var r_data2: logic&lt;ParamA&gt;;

    assign r_data1 = i_data + 1;
    assign o_data  = r_data2 + 2;

    // instance declaration
    //   `inst` keyword starts instance declaration
    //   port connnection can be specified by `()`
    //   each port connection is `[port_name]:[variable]`
    //   `[port_name]` means `[port_name]:[port_name]`
    inst u_module_b: ModuleB (
        i_clk          ,
        i_data: r_data1,
        o_data: r_data2,
    );

    // instance declaration with parameter override
    //   notation of parameter connection is the same as port
    inst u_module_c: ModuleC #( ParamA, ParamB: 10 );
}

module ModuleB #(
    param ParamA: u32 = 10,
) (
    i_clk : input  clock        ,
    i_data: input  logic&lt;ParamA&gt;,
    o_data: output logic&lt;ParamA&gt;,
) {
    assign o_data = 1;
}

module ModuleC #(
    param ParamA: u32 = 10,
    param ParamB: u32 = 10,
) () {}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="interface"><a class="header" href="#interface">Interface</a></h1>
<pre><code class="language-veryl playground editable">// interface definition
interface InterfaceA #(
    param ParamA: u32 = 1,
    param ParamB: u32 = 1,
) {
    const ParamC: u32 = 1;

    var a: logic&lt;ParamA&gt;;
    var b: logic&lt;ParamA&gt;;
    var c: logic&lt;ParamA&gt;;

    // modport definition
    modport master {
        a: input ,
        b: input ,
        c: output,
    }

    modport slave {
        a: input ,
        b: input ,
        c: output,
    }
}

module ModuleA (
    i_clk: input clock,
    i_rst: input reset,
    // port declaration by modport
    intf_a_mst: modport InterfaceA::master,
    intf_a_slv: modport InterfaceA::slave ,
) {
    // interface instantiation
    inst u_intf_a: InterfaceA [10];
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="package"><a class="header" href="#package">Package</a></h1>
<pre><code class="language-veryl playground editable">// package definition
package PackageA {
    const ParamA: u32 = 1;
    const ParamB: u32 = 1;

    function FuncA (
        a: input logic&lt;ParamA&gt;,
    ) -&gt; logic&lt;ParamA&gt; {
        return a + 1;
    }
}

module ModuleA {
    let a : logic&lt;10&gt; = PackageA::ParamA;
    let _b: logic&lt;10&gt; = PackageA::FuncA(a);
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="language-reference"><a class="header" href="#language-reference">Language Reference</a></h1>
<p>In this chapter, we’ll discuss the lauguage definition of Veryl.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="source-code-structure"><a class="header" href="#source-code-structure">Source Code Structure</a></h1>
<p>Veryl’s source code is composed by some <code>module</code>, <code>interface</code> and <code>package</code>.</p>
<pre><code class="language-veryl playground">module ModuleA {}

module ModuleB {}

interface InterfaceA {}

package PackageA {}
</code></pre>
<p>The name of <code>module</code>, <code>interface</code> and <code>package</code> in the transpiled code will added project name as prefix.
In the sample code, <code>project_</code> will be added.
It is to avoid name conflict between projects.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="lexical-structure"><a class="header" href="#lexical-structure">Lexical Structure</a></h1>
<p>This chapter shows the lexical structure of Veryl.
At the first, we’ll discuss about the general parts in it.</p>
<h2 id="encoding"><a class="header" href="#encoding">Encoding</a></h2>
<p>The encoding of Veryl source code should be UTF-8.</p>
<h2 id="white-space"><a class="header" href="#white-space">White Space</a></h2>
<p><code> </code>(white space), <code>\t</code> and <code>\n</code> are treated as white space.
All of them are skipped by Veryl’s parser.</p>
<h2 id="comment"><a class="header" href="#comment">Comment</a></h2>
<p>Single line comment and multi line comment can be used.
Almost all comment will be outputted at the transpiled code.</p>
<pre><code class="language-veryl playground">// single line comment

/*
multi

line

comment
*/

</code></pre>
<h3 id="documentation-comment"><a class="header" href="#documentation-comment">Documentation comment</a></h3>
<p>Signle line comment starts with <code>///</code> is treated as documentation comment.
Documentation comment is used for document generation.</p>
<pre><code class="language-veryl playground">/// documentation comment

</code></pre>
<h2 id="identifier"><a class="header" href="#identifier">Identifier</a></h2>
<p>Identifier is composed with ASCII alphabet and number and <code>_</code>.
Leading number is not allowed.
The following regular expression shows the definition.</p>
<pre><code>[a-zA-Z_][a-zA-Z0-9_]*
</code></pre>
<h2 id="raw-identifier"><a class="header" href="#raw-identifier">Raw Identifier</a></h2>
<p>Some keywords of Veryl can be used as identifier in SystemVerilog.
To access these identifiers, raw identifier can be used.
For example, <code>clock</code> which is a keyword of Veryl can be used as identifier like <code>r#clock</code>.
The <code>r#clock</code> will be transpiled to <code>clock</code> in SystemVerilog.</p>
<h2 id="string"><a class="header" href="#string">String</a></h2>
<p>String is surrounded by <code>"</code>.
Escape by <code>\</code> can be used like <code>\"</code>, <code>\n</code> and so on.</p>
<pre><code>"Hello, World!"
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="operator"><a class="header" href="#operator">Operator</a></h1>
<p>Almost all operators are the same as SystemVerilog.
Please be careful the some differences.</p>
<ul>
<li><code>&lt;:</code> less than operator which is the same as <code>&lt;</code> in SystemVerilog.</li>
<li><code>&gt;:</code> greater than operator which is the same as <code>&gt;</code> in SystemVerilog.</li>
</ul>
<pre><code class="language-veryl">// unary arithmetic
a = +1;
a = -1;

// unary logical
a = !1;
a = ~1;

// unary reduce
a = &amp;1;
a = |1;
a = ^1;
a = ~&amp;1;
a = ~|1;
a = ~^1;

// binary arithmetic
a = 1 ** 1;
a = 1 * 1;
a = 1 / 1;
a = 1 % 1;
a = 1 + 1;
a = 1 - 1;

// binary shift
a = 1 &lt;&lt; 1;
a = 1 &gt;&gt; 1;
a = 1 &lt;&lt;&lt; 1;
a = 1 &gt;&gt;&gt; 1;

// binary compare
a = 1 &lt;: 1;
a = 1 &lt;= 1;
a = 1 &gt;: 1;
a = 1 &gt;= 1;
a = 1 == 1;
a = 1 != 1;
a = 1 ==? 1;
a = 1 !=? 1;

// binary bitwise
a = 1 &amp; 1;
a = 1 ^ 1;
a = 1 ~^ 1;
a = 1 | 1;

// binary logical
a = 1 &amp;&amp; 1;
a = 1 || 1;
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="number"><a class="header" href="#number">Number</a></h1>
<h2 id="integer"><a class="header" href="#integer">Integer</a></h2>
<pre><code class="language-veryl">// integer
0123456789
01_23_45_67_89

// binary
32'b01xzXZ
32'b01_xz_XZ

// octal
36'o01234567xzXZ
36'o01_23_45_67_xz_XZ

// decimal
32'd0123456789
32'd01_23_45_67_89

// hex
128'h0123456789abcdefxzABCDEFXZ
128'h01_23_45_67_89_ab_cd_ef_xz_AB_CD_EF_XZ
</code></pre>
<h2 id="set-all-bits"><a class="header" href="#set-all-bits">Set all bits</a></h2>
<pre><code class="language-veryl">// all 0
'0

// all 1
'1

// all x
'x
'X

// all z
'z
'Z
</code></pre>
<h2 id="widthless-integer"><a class="header" href="#widthless-integer">Widthless integer</a></h2>
<p>The bit width specification of integer can be omitted.
If it is omitted, the appropriate width will be filled in the translated code.</p>
<pre><code class="language-veryl playground">module ModuleA {
    const a0: u64 = 'b0101;
    const a1: u64 = 'o01234567;
    const a2: u64 = 'd0123456789;
    const a3: u64 = 'h0123456789fffff;
}
</code></pre>
<h2 id="set-sized-bits"><a class="header" href="#set-sized-bits">Set sized bits</a></h2>
<p>The bit width specification can be added to “set all bits”.</p>
<pre><code class="language-veryl playground">module ModuleA {
    const a0: logic&lt;32&gt; = 1'0;
    const a1: logic&lt;32&gt; = 2'1;
    const a2: logic&lt;32&gt; = 3'x;
    const a3: logic&lt;32&gt; = 4'z;
}
</code></pre>
<h2 id="floating-point"><a class="header" href="#floating-point">Floating point</a></h2>
<pre><code class="language-veryl">// floating point
0123456789.0123456789
01_23_45_67_89.01_23_45_67_89

// floating with exponent
0123456789.0123456789e+0123456789
01_23_45_67_89.01_23_45_67_89E-01_23_45_67_89
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="array-literal"><a class="header" href="#array-literal">Array Literal</a></h1>
<p><code>'{}</code> represents array literal.
In the literal, expression, <code>repeat</code> keyword and <code>default</code> keyword can be placed.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let _a: logic [3] = '{1, 2, 3};
    let _b: logic [3] = '{1 repeat 3}; // '{1, 1, 1}
    let _c: logic [3] = '{default: 3}; // '{3, 3, 3}
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="data-type"><a class="header" href="#data-type">Data Type</a></h1>
<p>In this chapter, we’ll discuss about data type.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="builtin-type"><a class="header" href="#builtin-type">Builtin Type</a></h1>
<h2 id="4-state-data-type-which-has-variable-width"><a class="header" href="#4-state-data-type-which-has-variable-width">4-state data type which has variable width</a></h2>
<p><code>logic</code> is 4-state (<code>0</code>, <code>1</code>, <code>x</code>, <code>z</code>) data type.
The variable width can be specified by <code>&lt;&gt;</code> after <code>logic</code>.
Multi-dimentional can be specified by <code>&lt;X, Y, Z,,,&gt;</code>.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let _a: logic         = 1;
    let _b: logic&lt;10&gt;     = 1;
    let _c: logic&lt;10, 10&gt; = 1;
}
</code></pre>
<h2 id="2-state-data-type-which-has-variable-width"><a class="header" href="#2-state-data-type-which-has-variable-width">2-state data type which has variable width</a></h2>
<p><code>bit</code> is 2-state (<code>0</code>, <code>1</code>) data type.
The variable width can be specified by <code>&lt;&gt;</code> after <code>bit</code>.
Multi-dimentional can be specified by <code>&lt;X, Y, Z,,,&gt;</code>.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let _a: bit         = 1;
    let _b: bit&lt;10&gt;     = 1;
    let _c: bit&lt;10, 10&gt; = 1;
}
</code></pre>
<h2 id="type-modifier"><a class="header" href="#type-modifier">Type modifier</a></h2>
<p>The following type modifiers can be added to <code>logic</code> and <code>bit</code> type.</p>
<ul>
<li><code>signed</code>: the MSB is treated as sign-bit</li>
<li><code>tri</code>: tri-state type</li>
</ul>
<pre><code class="language-veryl playground">module ModuleA {
    let _a: signed logic&lt;10&gt; = 1;
    let _b: tri logic   &lt;10&gt; = 1;
    let _c: signed bit  &lt;10&gt; = 1;
    let _d: tri bit     &lt;10&gt; = 1;
}
</code></pre>
<h2 id="integer-type"><a class="header" href="#integer-type">Integer type</a></h2>
<p>There are some integer types:</p>
<ul>
<li><code>u8</code> : 8bit unsigned integer</li>
<li><code>u16</code>: 16bit unsigned integer</li>
<li><code>u32</code>: 32bit unsigned integer</li>
<li><code>u64</code>: 64bit unsigned integer</li>
<li><code>i8</code> : 8bit signed integer</li>
<li><code>i16</code>: 16bit signed integer</li>
<li><code>i32</code>: 32bit signed integer</li>
<li><code>i64</code>: 64bit signed integer</li>
</ul>
<pre><code class="language-veryl playground">module ModuleA {
    let _a: u8  = 1;
    let _b: u16 = 1;
    let _c: u32 = 1;
    let _d: u64 = 1;
    let _e: i8  = 1;
    let _f: i16 = 1;
    let _g: i32 = 1;
    let _h: i64 = 1;
}
</code></pre>
<h2 id="floating-point-type"><a class="header" href="#floating-point-type">Floating point type</a></h2>
<p>There are some floating point types:</p>
<ul>
<li><code>f32</code>: 32bit floating point</li>
<li><code>f64</code>: 64bit floating point</li>
</ul>
<p>Both of them are represented as described by IEEE Std 754.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let _a: f32 = 1.0;
    let _b: f64 = 1.0;
}
</code></pre>
<h2 id="string-type"><a class="header" href="#string-type">String type</a></h2>
<p><code>string</code> is string type.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let _a: string = "";
}
</code></pre>
<h2 id="type-type"><a class="header" href="#type-type">Type type</a></h2>
<p><code>type</code> is a type which represents type kind.
Variable of <code>type</code> can be defined as <code>param</code> or <code>const</code> only.</p>
<pre><code class="language-veryl playground">module ModuleA {
    const a: type = logic;
    const b: type = logic&lt;10&gt;;
    const c: type = u32;
}
</code></pre>
<h2 id="boolean-type"><a class="header" href="#boolean-type">Boolean type</a></h2>
<p><code>bbool</code> and <code>lbool</code> are type aliases of <code>bit&lt;1&gt;</code> and <code>logic&lt;1&gt;</code> to express boolean.
<code>true</code> and <code>false</code> literal which express <code>1'b1</code> and <code>1'b0</code> can be used.</p>
<pre><code class="language-veryl playground">module ModuleA {
    const A: bbool = true;
    const B: bbool = false;
    const C: lbool = true;
    const D: lbool = false;
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="user-defined-type"><a class="header" href="#user-defined-type">User Defined Type</a></h1>
<h2 id="struct"><a class="header" href="#struct">Struct</a></h2>
<p><code>struct</code> is composite data type.
It can contain some fields, and these fields can be access through <code>.</code> operator.</p>
<pre><code class="language-veryl playground">module ModuleA {
    struct StructA {
        member_a: logic    ,
        member_b: logic&lt;10&gt;,
        member_c: u32      ,
    }

    var a: StructA;

    assign a.member_a = 0;
    assign a.member_b = 1;
    assign a.member_c = 2;
}
</code></pre>
<div class="warning">
You can define `struct` data types within module and package declarations but not interface declaration.
</div>
<h2 id="enum"><a class="header" href="#enum">Enum</a></h2>
<p><code>enum</code> is enumerable type.
It has some named variant, and the value of <code>enum</code> can be set to the one of them.
The variant name can be specified by <code>[enum name]::[variant name]</code>.
Each variant has the corresponding integral value.
The value can be specified by <code>=</code>.
Otherwise, it is assigned automatically.</p>
<pre><code class="language-veryl playground">module A {
    enum EnumA: logic&lt;2&gt; {
        member_a,
        member_b,
        member_c = 3,
    }

    var a: EnumA;

    assign a = EnumA::member_a;
}
</code></pre>
<p>If the type of <code>enum</code> is omitted, it will be infered from the variants automatically.</p>
<pre><code class="language-veryl playground">module A {
    enum EnumA {
        member_a,
        member_b,
        member_c = 3,
    }
}
</code></pre>
<div class="warning">
You can define `enum` data types within module and package declarations but not interface declarations.
</div>
<h3 id="enum-encoding"><a class="header" href="#enum-encoding">Enum Encoding</a></h3>
<p>By default, the value of each variant is assigned sequentially if it is omitted.
If you want to specify value encoding, <code>#[enum_encoding]</code> attribute can be used.
The available encodings are here:</p>
<ul>
<li><code>sequential</code></li>
<li><code>onehot</code></li>
<li><code>gray</code></li>
</ul>
<pre><code class="language-veryl playground">module A {
    #[enum_encoding(sequential)]
    enum EnumA {
        member_a,
    }

    #[enum_encoding(onehot)]
    enum EnumB {
        member_a,
    }

    #[enum_encoding(gray)]
    enum EnumC {
        member_a,
    }
}
</code></pre>
<h2 id="union"><a class="header" href="#union">Union</a></h2>
<p>A Veryl <code>union</code> is a packed, untagged sum type and is transpiled to SystemVerilog’s <code>packed union</code>.
Each  union variant should have the same packed width as each other union variant.</p>
<pre><code class="language-veryl playground">module A {
    union UnionA {
        variant_a: logic&lt;8&gt;      ,
        variant_b: logic&lt;2, 4&gt;   ,
        variant_c: logic&lt;4, 2&gt;   ,
        variant_d: logic&lt;2, 2, 2&gt;,
    }
    var a          : UnionA;
    assign a.variant_a = 8'haa;
}
</code></pre>
<div class="warning">
You can define `union` data types within module and package declarations but not interface declarations.
</div>
<h2 id="typedef"><a class="header" href="#typedef">Typedef</a></h2>
<p>The <code>type</code> keyword can be used to define a type alias to scalar or array types.</p>
<pre><code class="language-veryl playground">module A {
    type word_t    = logic &lt;16&gt;     ;
    type regfile_t = word_t     [16];
    type octbyte   = bit   &lt;8&gt;  [8] ;
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="array"><a class="header" href="#array">Array</a></h1>
<p>Array can be defined by appending <code>[]</code> to any data type.
The length of array can be specified by the value in <code>[]</code>.</p>
<pre><code class="language-veryl playground">module ModuleA {
    struct StructA {
        A: logic,
    }
    enum EnumA: logic {
        A,
    }

    var a: logic       [20];
    var b: logic  &lt;10&gt; [20];
    var c: u32         [20];
    var d: StructA     [20];
    var e: EnumA       [20];

    assign a[0] = 0;
    assign b[0] = 0;
    assign c[0] = 0;
    assign d[0] = 0;
    assign e[0] = 0;
}
</code></pre>
<p>Multi-dimentional array can be defined by <code>[X, Y, Z,,,]</code>.</p>
<pre><code class="language-veryl playground">module ModuleA {
    struct StructA {
        A: logic,
    }
    enum EnumA: logic {
        A,
    }

    var a: logic       [10, 20, 30];
    var b: logic  &lt;10&gt; [10, 20, 30];
    var c: u32         [10, 20, 30];
    var d: StructA     [10, 20, 30];
    var e: EnumA       [10, 20, 30];

    assign a[0][0][0] = 0;
    assign b[0][0][0] = 0;
    assign c[0][0][0] = 0;
    assign d[0][0][0] = 0;
    assign e[0][0][0] = 0;
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="clock--reset"><a class="header" href="#clock--reset">Clock / Reset</a></h1>
<p><code>clock</code> is a special types to represent clock wiring.
There are 3 variants to specify clock polarity.</p>
<ul>
<li><code>clock</code>: clock type of which polarity is specified by the build option</li>
<li><code>clock_posedge</code>: clock type of which polarity is positive</li>
<li><code>clock_negedge</code>: clock type of which polarity is negative</li>
</ul>
<p><code>reset</code> is a special types to represent reset wiring.
There are 5 variants to specify reset polarity and synchronicity.</p>
<ul>
<li><code>reset</code>: reset type of which polarity and synchronicity are specified by the build option</li>
<li><code>reset_async_high</code>: async/high active reset type</li>
<li><code>reset_async_low</code>: async/low active reset type</li>
<li><code>reset_sync_high</code>: sync/active high reset type</li>
<li><code>reset_sync_low</code>: sync/active low reset type</li>
</ul>
<p>If there is no special requirement, <code>clock</code> and <code>reset</code> are recommended for code reusability.</p>
<pre><code class="language-veryl playground">module ModuleA (
    i_clk    : input '_ clock           ,
    i_clk_p  : input '_ clock_posedge   ,
    i_clk_n  : input '_ clock_negedge   ,
    i_rst    : input '_ reset           ,
    i_rst_a  : input '_ reset_async_high,
    i_rst_a_n: input '_ reset_async_low ,
    i_rst_s  : input '_ reset_sync_high ,
    i_rst_s_n: input '_ reset_sync_low  ,
) {
    var a: logic;
    var b: logic;
    var c: logic;

    always_ff (i_clk, i_rst) {
        if_reset {
            a = 0;
        } else {
            a = 1;
        }
    }

    always_ff (i_clk_p, i_rst_a) {
        if_reset {
            b = 0;
        } else {
            b = 1;
        }
    }

    always_ff (i_clk_n, i_rst_s_n) {
        if_reset {
            c = 0;
        } else {
            c = 1;
        }
    }
}
</code></pre>
<h2 id="default-clock--reset"><a class="header" href="#default-clock--reset">Default Clock / Reset</a></h2>
<p>In some cases, there are some clocks, but only single clock is used in all <code>always_ff</code>.
For such case, <code>default</code> type modifier can be used to specify the default clock and reset explicitly.</p>
<pre><code class="language-veryl playground">module ModuleA (
    i_clk   : input clock,
    i_clk_en: input logic,
) {
    let clk: '_ default clock = i_clk &amp; i_clk_en;

    var a: logic;

    always_ff {
        a = 0;
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="expression"><a class="header" href="#expression">Expression</a></h1>
<p>In this chapter, we’ll discuss about expression.
Expression is combination of variable, operator, function call, and so on.
It can be evaluated to a value.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="operator-precedence"><a class="header" href="#operator-precedence">Operator Precedence</a></h1>
<p>In expression, operator precedence is almost the same as SystemVerilog.</p>
<div class="table-wrapper"><table><thead><tr><th>Operator</th><th>Associativity</th><th>Precedence</th></tr></thead><tbody>
<tr><td><code>()</code> <code>[]</code> <code>::</code> <code>.</code></td><td>Left</td><td>Highest</td></tr>
<tr><td><code>+</code> <code>-</code> <code>!</code> <code>~</code> <code>&amp;</code> <code>~&amp;</code> <code>|</code> <code>~|</code> <code>^</code> <code>~^</code> (unary)</td><td>Left</td><td></td></tr>
<tr><td><code>**</code></td><td>Left</td><td></td></tr>
<tr><td><code>*</code> <code>/</code> <code>%</code></td><td>Left</td><td></td></tr>
<tr><td><code>+</code> <code>-</code> (binary)</td><td>Left</td><td></td></tr>
<tr><td><code>&lt;&lt;</code> <code>&gt;&gt;</code> <code>&lt;&lt;&lt;</code> <code>&gt;&gt;&gt;</code></td><td>Left</td><td></td></tr>
<tr><td><code>&lt;:</code> <code>&lt;=</code> <code>&gt;:</code> <code>&gt;=</code></td><td>Left</td><td></td></tr>
<tr><td><code>==</code> <code>!=</code> <code>==?</code> <code>!=?</code></td><td>Left</td><td></td></tr>
<tr><td><code>&amp;</code> (binary)</td><td>Left</td><td></td></tr>
<tr><td><code>^</code> <code>~^</code> (binary)</td><td>Left</td><td></td></tr>
<tr><td><code>|</code> (binary)</td><td>Left</td><td></td></tr>
<tr><td><code>&amp;&amp;</code></td><td>Left</td><td></td></tr>
<tr><td><code>||</code></td><td>Left</td><td></td></tr>
<tr><td><code>=</code> <code>+=</code> <code>-=</code> <code>*=</code> <code>/=</code> <code>%=</code> <code>&amp;=</code> <code>^=</code> <code>|=</code> <br> <code>&lt;&lt;=</code> <code>&gt;&gt;=</code> <code>&lt;&lt;&lt;=</code> <code>&gt;&gt;&gt;=</code></td><td>None</td><td></td></tr>
<tr><td><code>{}</code> <code>inside</code> <code>outside</code> <code>if</code> <code>case</code> <code>switch</code></td><td>None</td><td>Lowest</td></tr>
</tbody></table>
</div><div style="break-before: page; page-break-before: always;"></div><h1 id="function-call"><a class="header" href="#function-call">Function Call</a></h1>
<p>Function can be call by <code>function_name(argument)</code>.
System function of SystemVerilog like <code>$clog2</code> can be used too.</p>
<pre><code class="language-veryl playground">package PackageA {
    function FunctionA (
        a: input logic,
        b: input logic,
    ) {}
}

module ModuleA {
    let _a: logic = PackageA::FunctionA(1, 1);
    let _b: logic = $clog2(1);
}
</code></pre>
<h2 id="named-argument"><a class="header" href="#named-argument">Named Argument</a></h2>
<p>If a function has many arguments, function call with named arguments is useful.
Named arguments can’t be used with positional arguments at the same time.</p>
<pre><code class="language-veryl playground">module ModuleA {
    function FunctionA (
        a: input logic,
        b: input logic,
        c: input logic,
        d: input logic,
    ) {}

    let _a: logic = FunctionA(
        a: 1,
        b: 1,
        c: 1,
        d: 1,
    );

    // Mixing positional and named arguments is Error
    //let _a: logic = FunctionA(
    //    1,
    //    2,
    //    a: 1,
    //    b: 1,
    //);
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="concatenation"><a class="header" href="#concatenation">Concatenation</a></h1>
<p><code>{}</code> represents bit concatenation.
In <code>{}</code>, <code>repeat</code> keyword can be used to repeat specified operand.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let a : logic&lt;10&gt; = 1;
    let b : logic&lt;10&gt; = 1;
    let _c: logic     = {a[9:0], b[4:3]};
    let _d: logic     = {a[9:0] repeat 10, b repeat 4};
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="if"><a class="header" href="#if">If</a></h1>
<p>Conditional expression using <code>if</code> can be used.
The section which represents condition is placed after <code>if</code> keyword,
and <code>()</code> is not required surrounding it.
An expression at true condition is placed after <code>?</code>, and an expression at false condition is placed after <code>:</code>.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let a: logic&lt;10&gt; = 1;
    var b: logic&lt;10&gt;;

    assign b = if a == 0 ? 1 : if a &gt;: 1 ? 2 : 3;
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="case--switch"><a class="header" href="#case--switch">Case / Switch</a></h1>
<p>Another conditional expression is <code>case</code>.
<code>case</code> containts some arms like <code>value: expression</code>.
If the expression after <code>case</code> keyword matches the left value of an arm,
the right expression of the arm will be returned.
As the value, range like <code>..=</code> can be used too.
In addition, x/z values in the value act as <code>wildcards</code>. A wildcard bit matches any value (0/1/x/z) in the corresponding bit of the expression.
<code>default</code> is a special arm which will be returned when all other arms are failed.
<code>default</code> is mandatory because if expression always have to be evaluated to value.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let a: logic&lt;10&gt; = 1;
    var b: logic&lt;10&gt;;

    assign b = case a {
        0               : 1,
        1               : 2,
        3..=5           : 4,
        10'b00_0000_011x: 5, // matches 6 or 7
        default         : 6,
    };
}
</code></pre>
<p><code>switch</code> is another form of <code>case</code>.
<code>switch</code> containts some arms like <code>expression: expression</code>, and if the left expression is evaluated to 1, the right expression of the arm will be returned.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let a: logic&lt;10&gt; = 1;
    var b: logic&lt;10&gt;;

    assign b = switch {
        a == 0 : 1,
        a == 1 : 2,
        a == 2 : 4,
        default: 5,
    };
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="bit-select"><a class="header" href="#bit-select">Bit Select</a></h1>
<p><code>[]</code> is bit select operator.
If an expression is specified to <code>[]</code>, single bit is selected.
Bit range selection can be specified by <code>[expression:expression]</code>.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let a: logic&lt;10&gt; = 1;
    var b: logic&lt;10&gt;;
    var c: logic&lt;10&gt;;

    assign b = a[3];
    assign c = a[4:0];
}
</code></pre>
<h2 id="select-by-position-and-width"><a class="header" href="#select-by-position-and-width">Select by position and width</a></h2>
<p><code>+:</code> and <code>-:</code> notation can select by start position and width.
<code>[A+:B]</code> means <code>[(A+B-1):A]</code>, and <code>[A-:B]</code> means <code>[A:(A-B+1)]</code>.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let a: logic&lt;10&gt; = 1;
    var b: logic&lt;10&gt;;
    var c: logic&lt;10&gt;;

    assign b = a[3+:1];
    assign c = a[4-:2];
}
</code></pre>
<h2 id="select-by-index-with-step"><a class="header" href="#select-by-index-with-step">Select by index with step</a></h2>
<p><code>step</code> notation can select by index with step.
<code>[A step B]</code> means “select index <code>A</code> in step <code>B</code>”, so it equals <code>[(B*A)+:B]</code>.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let a: logic&lt;10&gt; = 1;
    var b: logic&lt;10&gt;;

    assign b = a[2 step 3];
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="range"><a class="header" href="#range">Range</a></h1>
<p>Range can be specified through range operator. There are two range operator:</p>
<ul>
<li><code>..</code>: half-open interval</li>
<li><code>..=</code>: closed interval</li>
</ul>
<p>Range can be used at some description like <code>for</code> statement.</p>
<pre><code class="language-veryl playground">module ModuleA {
    initial {
        for _i: u32 in 0..10 {}

        for _j: u32 in 0..=10 {}
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="msb--lsb"><a class="header" href="#msb--lsb">Msb / Lsb</a></h1>
<p><code>msb</code> and <code>lsb</code> can be used in bit selection by <code>[]</code>.
<code>msb</code> means most significant bit of the operand.
<code>lsb</code> means least significant bit of the operand, it is the same as 0.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let a : logic&lt;10&gt; = 1;
    let _b: logic&lt;10&gt; = a[msb - 3:lsb];
    let _c: logic&lt;10&gt; = a[msb - 1:lsb + 1];
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="inside--outside"><a class="header" href="#inside--outside">Inside / Outside</a></h1>
<p><code>inside</code> check the specified expression is inside conditions which are specified in <code>{}</code>.
Condition can be single expression or <a href="05_language_reference/04_expression/./07_range.html">range</a>.
If the expression matches any condition, <code>inside</code> will return <code>1</code>, otherwise <code>0</code>.
<code>outside</code> is vice versa.</p>
<pre><code class="language-veryl playground">module ModuleA {
    var a: logic;
    var b: logic;

    assign a = inside 1 + 2 / 3 {0, 0..10, 1..=10};
    assign b = outside 1 * 2 - 1 {0, 0..10, 1..=10};
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="type-cast"><a class="header" href="#type-cast">Type Cast</a></h1>
<p><code>as</code> is type casting operator.
Bit width speficied by based or baseless number or type name of user defined type can be used as the operand.</p>
<pre><code class="language-veryl playground">module ModuleA {
    var a: EnumA   ;
    var b: logic&lt;2&gt;;
    let x: logic    = 0;

    enum EnumA: logic {
        A,
        B,
    }

    assign a = x as EnumA;
    assign b = x as 2;
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="struct-constructor"><a class="header" href="#struct-constructor">Struct Constructor</a></h1>
<p>To initialize struct, Struct constructor can be used instead of assigning each members.
This is especially useful to initialize <code>const</code> because it can’t be assigned by each members.</p>
<p><code>..default</code> specifier can speficy the default value for unspecified members in the struct.</p>
<pre><code class="language-veryl playground">module ModuleA {
    struct Param {
        a: bit&lt;10&gt;,
        b: bit&lt;10&gt;,
    }

    const p: Param = Param'{
        a: 10,
        b: 10,
    };

    const q: Param = Param'{
        a: 1,
        ..default(0) // means `b: 0`
    };
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="statement"><a class="header" href="#statement">Statement</a></h1>
<p>In this chapter, we’ll discuss about statement.
Statement can be used in some declaration like <code>always_ff</code>, <code>always_comb</code>.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="assignment"><a class="header" href="#assignment">Assignment</a></h1>
<p>Assignment statement is <code>variable = expression;</code>.
Unlike SystemVerilog, assignment operator is <code>=</code> in both <code>always_comb</code> and <code>always_ff</code>.
There are other assignment operators:</p>
<ul>
<li><code>+=</code>: addition assignment</li>
<li><code>-=</code>: subtraction assignment</li>
<li><code>*=</code>: multiplication assignment</li>
<li><code>/=</code>: division assignment</li>
<li><code>%=</code>: remainder assignment</li>
<li><code>&amp;=</code>: bitwise AND assignment</li>
<li><code>|=</code>: bitwise OR assignment</li>
<li><code>^=</code>: bitwise XOR assignment</li>
<li><code>&lt;&lt;=</code>: logical left shift assignment</li>
<li><code>&gt;&gt;=</code>: logical right shift assignment</li>
<li><code>&lt;&lt;&lt;=</code>: arithmetic left shift assignment</li>
<li><code>&gt;&gt;&gt;=</code>: arithmetic right shift assignment</li>
</ul>
<pre><code class="language-veryl playground">module ModuleA (
    i_clk: input clock,
) {
    let a: logic&lt;10&gt; = 1;
    var b: logic&lt;10&gt;;
    var c: logic&lt;10&gt;;
    var d: logic&lt;10&gt;;
    var e: logic&lt;10&gt;;

    always_comb {
        b =  a + 1;
        c += a + 1;
    }

    always_ff (i_clk) {
        d =  a + 1;
        e -= a + 1;
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="function-call-1"><a class="header" href="#function-call-1">Function Call</a></h1>
<p>Function call can be used as statement.
In this case, the return value of function will be ignored.</p>
<pre><code class="language-veryl playground">module ModuleA {
    initial {
        $display("Hello, world!");
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="if-1"><a class="header" href="#if-1">If</a></h1>
<p><code>if</code> can be used as statement.
The difference from <code>if</code> expression is that statements are placed in <code>{}</code>.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let a: logic&lt;10&gt; = 1;
    var b: logic&lt;10&gt;;

    always_comb {
        if a == 0 {
            b = 1;
        } else if a &gt;: 1 {
            b = 2;
        } else {
            b = 3;
        }
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="case--switch-1"><a class="header" href="#case--switch-1">Case / Switch</a></h1>
<p><code>case</code> and <code>switch</code> can be used as statement.
The meaning of them are the same as <a href="05_language_reference/05_statement/../04_expression/05_case_switch.html">Case / Switch expression</a> except that the right-hand of arm is statement.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let a: logic&lt;10&gt; = 1;
    var b: logic&lt;10&gt;;
    var c: logic&lt;10&gt;;

    always_comb {
        case a {
            0: b = 1;
            1: b = 2;
            2: {
                b = 3;
                b = 3;
                b = 3;
            }
            default: b = 4;
        }
    }

    always_comb {
        switch {
            a == 0: c = 1;
            a == 1: c = 2;
            a == 2: {
                c = 3;
                c = 3;
                c = 3;
            }
            default: c = 4;
        }
    }
}
</code></pre>
<h2 id="cond_type-attribute"><a class="header" href="#cond_type-attribute"><code>cond_type</code> attribute</a></h2>
<p>To specify <code>unique</code>, <code>unique0</code> and <code>priority</code> in SystemVerilog, <code>cond_type</code> attribute can be used.
The attribute can be annotated to <code>case</code> or <code>if</code> statement.</p>
<ul>
<li><code>unique</code>: There are no overlapping items. Error if no item matches.</li>
<li><code>unique0</code>: There are no overlapping items. No error if no item matches.</li>
<li><code>priority</code>: The first match is used only. Error if no item matches.</li>
</ul>
<pre><code class="language-veryl playground">module ModuleA {
    let a: logic&lt;10&gt; = 1;
    var b: logic&lt;10&gt;;

    always_comb {
        #[cond_type(unique)]
        case a {
            0: b = 1;
            1: b = 2;
        }
    }
}
</code></pre>
<p>These attributes enable more aggressive optimization in synthesis,
but if the expected condition is not complied, the result of synthesis will be broken.
So these attributes are ignored by default, and if there is the following configuration, Veryl compiler emits them.</p>
<pre><code class="language-toml">[build]
emit_cond_type = true
</code></pre>
<h2 id="concatenation-in-left-hand-side"><a class="header" href="#concatenation-in-left-hand-side">Concatenation in left-hand side</a></h2>
<p>If you want to use bit concatenation in left-hand of case/switch,
surrounding <code>{}</code> is necessary, even if the statement is single.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let a: logic&lt;10&gt; = 1;
    var b: logic&lt;10&gt;;
    var c: logic&lt;10&gt;;

    always_comb {
        case a {
            // This is not allowed
            //0: {b, c} = 1;
            //default: {b, c} = 2;
            0: {
                {b, c} = 1;
            }
            default: {
                {b, c} = 2;
            }
        }
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="for"><a class="header" href="#for">For</a></h1>
<p><code>for</code> statement represent repetition.
Loop variable is placed before <code>in</code> keyword,
and <a href="05_language_reference/05_statement/../04_expression/07_range.html">range</a> is placed after it.</p>
<p><code>break</code> can be used to break the loop.</p>
<pre><code class="language-veryl playground">module ModuleA {
    var a: logic&lt;10&gt;;

    always_comb {
        for i: u32 in 0..10 {
            a += i;

            if i == 5 {
                break;
            }
        }
    }
}
</code></pre>
<p>You can iterate the loop in descending order by putting <code>rev</code> keyword after <code>in</code> keyword.</p>
<pre><code class="language-veryl playground">module ModuleA {
    var a: logic&lt;10&gt;;

    always_comb {
        for i: i32 in rev 0..10 {
            a += i;

            if i == 5 {
                break;
            }
        }
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="return"><a class="header" href="#return">Return</a></h1>
<p><code>return</code> statement represents return from function.
The expression after <code>return</code> keyword is the return value of the function.</p>
<pre><code class="language-veryl playground">module ModuleA {
    function FunctionA () -&gt; u32 {
        return 0;
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="let"><a class="header" href="#let">Let</a></h1>
<p><code>let</code> statement represents a name bound to a value.
It can be used in <code>always_ff</code>, <code>always_comb</code> and function declaration.</p>
<p><code>let</code> statement can be placed anywhere in block.</p>
<pre><code class="language-veryl playground">module ModuleA (
    i_clk: input clock,
) {
    var a: logic;
    var b: logic;
    var c: logic;

    always_ff (i_clk) {
        let x: logic = 1;
        a = x + 1;
    }

    always_comb {
        let y: logic = 1;
        b = y + 1;

        let z: logic = 1;
        c = z + 1;
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="declaration"><a class="header" href="#declaration">Declaration</a></h1>
<p>In this chapter, we’ll discuss about declaration.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="variable"><a class="header" href="#variable">Variable</a></h1>
<p>Variable declaration is started by <code>var</code> keyword.
After <code>var</code>, variable name, <code>:</code>, and the type of the variable are followed.</p>
<p>If there are unused variables, warning will be occured.
Variable name starting with <code>_</code> means unused variable, and suppresses the warning.</p>
<p>If you want to bind a value to a name at the declaration, <code>let</code> can be used instead of <code>var</code>.</p>
<pre><code class="language-veryl playground">module ModuleA {
    var _a: logic        ;
    var _b: logic&lt;10&gt;    ;
    var _c: logic&lt;10, 10&gt;;
    var _d: u32          ;
    let _e: logic         = 1;

    assign _a = 1;
    assign _b = 1;
    assign _c = 1;
    assign _d = 1;
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="parameter"><a class="header" href="#parameter">Parameter</a></h1>
<p>Parameter can be declarated as the same as variable.
<code>param</code> keyword can be used at module header, it can be overridden at instantiation.
<code>const</code> keyword can be used in module, it can’t be overridden.</p>
<pre><code class="language-veryl playground">module ModuleA #(
    param ParamA: u32 = 1,
) {
    const ParamB: u32 = 1;
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="register"><a class="header" href="#register">Register</a></h1>
<p>If a variable is assigned in <code>always_ff</code> declaration, it becomes register variable.
Register variable will be mapped to flip-flop in synthesis phase.</p>
<p><code>always_ff</code> has mandatory clock variable, optional reset variable, and <code>{}</code> block.
Clock and reset are placed in <code>()</code>.
The specified clock and reset should have <code>clock</code> / <code>reset</code> type and the witdh of them should be 1bit.</p>
<p><code>if_reset</code> is a special keyword which can be used in <code>always_ff</code>.
It means reset condition of the register variable.
If <code>if_reset</code> is used, <code>always_ff</code> must have reset variable.
<code>if_reset</code> can be conceal reset porality and synchronisity.
The actual porality and synchronisity can be configured through <code>[build]</code> section of <code>Veryl.toml</code>.</p>
<p>If there is a single clock and reset in the module, clock and reset specification can be omitted.</p>
<pre><code class="language-veryl playground">module ModuleA (
    i_clk: input clock,
    i_rst: input reset,
) {
    var a: logic&lt;10&gt;;
    var b: logic&lt;10&gt;;
    var c: logic&lt;10&gt;;

    always_ff (i_clk) {
        a = 1;
    }

    always_ff (i_clk, i_rst) {
        if_reset {
            b = 0;
        } else {
            b = 1;
        }
    }

    always_ff {
        if_reset {
            c = 0;
        } else {
            c = 1;
        }
    }
}
</code></pre>
<p>Concatenation can be used as the left hand side in <code>always_ff</code> declaration.</p>
<pre><code class="language-veryl playground">module ModuleA (
    i_clk: input clock,
) {
    var a: logic&lt;10&gt;;
    var b: logic&lt;10&gt;;

    always_ff {
        {a, b} = 1;
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="combinational"><a class="header" href="#combinational">Combinational</a></h1>
<p>If a variable is assigned in <code>always_comb</code> declaration, it means combinational circuit.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let a: logic&lt;10&gt; = 1;
    var b: logic&lt;10&gt;;

    always_comb {
        b = a + 1;
    }
}
</code></pre>
<p>Concatenation can be used as the left hand side in <code>always_comb</code> declaration.</p>
<pre><code class="language-veryl playground">module ModuleA {
    var a: logic&lt;10&gt;;
    var b: logic&lt;10&gt;;

    always_comb {
        {a, b} = 1;
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="assign"><a class="header" href="#assign">Assign</a></h1>
<p><code>assign</code> declaration can assign expression to variable.</p>
<pre><code class="language-veryl playground">module ModuleA {
    var a: logic&lt;10&gt;;

    assign a = 1;
}
</code></pre>
<p>Concatenation can be used as the left hand side of <code>assign</code> declaration.</p>
<pre><code class="language-veryl playground">module ModuleA {
    var a: logic&lt;10&gt;;
    var b: logic&lt;10&gt;;

    assign {a, b} = 1;
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="function"><a class="header" href="#function">Function</a></h1>
<p>Function can be declared by <code>function</code> keyword.
Arguments are placed in <code>()</code> and return type is placed after <code>-&gt;</code>.</p>
<p>If function doesn’t have a return value, <code>-&gt;</code> can be omitted.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let a: logic&lt;10&gt; = 1;
    var b: logic&lt;10&gt;;

    function FunctionA (
        a: input logic&lt;10&gt;,
    ) -&gt; logic&lt;10&gt; {
        return a + 1;
    }

    function FunctionB (
        a: input logic&lt;10&gt;,
    ) {}

    assign b = FunctionA(a);

    initial {
        FunctionB(a);
    }
}
</code></pre>
<p>Interface modports can be used as type of arguments.
The given interface modports will be expanded into each Verilog ports when emitting SystemVerilog RTL.</p>
<pre><code class="language-veryl playground">interface InterfaceA::&lt;W: u32&gt; {
    var ready: logic   ;
    var valid: logic   ;
    var data : logic&lt;W&gt;;

    modport master {
        ready: input ,
        valid: output,
        data : output,
    }

    modport slave {
        ..converse(master)
    }
}

module ModuleA {
    inst a_if: InterfaceA::&lt;8&gt;;
    inst b_if: InterfaceA::&lt;8&gt;;

    function FunctionA (
        a_if: modport InterfaceA::&lt;8&gt;::slave ,
        b_if: modport InterfaceA::&lt;8&gt;::master,
    ) {
        a_if &lt;&gt; b_if;
    }

    always_comb {
        FunctionA(a_if, b_if);
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="initial--final"><a class="header" href="#initial--final">Initial / Final</a></h1>
<p>Statements in <code>initial</code> are executed at the beginning of simulation,
<code>final</code> is the end.
Both will be ignored logical synthesis, and can be used as debug or assertion.</p>
<pre><code class="language-veryl playground">module ModuleA {
    initial {
        $display("initial");
    }

    final {
        $display("final");
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="attribute"><a class="header" href="#attribute">Attribute</a></h1>
<p>Attribute can annotate some declarations like variable declaration.</p>
<h2 id="sv-attribute"><a class="header" href="#sv-attribute"><code>sv</code> Attribute</a></h2>
<p><code>sv</code> attribute represents SystemVerilog attribute.
It will be transpiled to SystemVerilog attribute <code>(*  *)</code>.</p>
<pre><code class="language-veryl playground">module ModuleA {
    #[sv("ram_style=\"block\"")]
    let _a: logic&lt;10&gt; = 1;
    #[sv("mark_debug=\"true\"")]
    let _b: logic&lt;10&gt; = 1;
}
</code></pre>
<h2 id="allow-attribute"><a class="header" href="#allow-attribute"><code>allow</code> Attribute</a></h2>
<p><code>allow</code> attribute is used to disable specified lint check.</p>
<pre><code class="language-veryl playground">module ModuleA {
    #[allow(unused_variable)]
    let a: logic&lt;10&gt; = 1;
}
</code></pre>
<p>Available lint names are below:</p>
<ul>
<li><code>unused_variable</code></li>
<li><code>unassign_variable</code></li>
<li><code>missing_reset_statement</code></li>
<li><code>missing_port</code></li>
</ul>
<h2 id="ifdefifndefelsifelse-attribute"><a class="header" href="#ifdefifndefelsifelse-attribute"><code>ifdef</code>/<code>ifndef</code>/<code>elsif</code>/<code>else</code> Attribute</a></h2>
<p><code>ifdef</code> and <code>ifndef</code> attributes are used to control whether the annotated code block is enabled by defined value.
In addition, the code block with <code>elsif</code> or <code>else</code> attributes is optional and a code block with <code>ifdef</code> or <code>ifndef</code> attributes can be followed with that code block.</p>
<p>The following example shows a usage of these attributes and which code blocks will be enabled according to defined values.</p>
<ul>
<li>For the sequence of <code>ifdef</code>/<code>elsif</code>/<code>else</code> attributes
<ul>
<li>If <code>DEFINE_A</code> is defined, the code block with <code>#[ifdef(DEFINE_A)]</code> (code block a) is enbaled, and code blocks with <code>#[ifndef(DEFINE_B)]</code> and <code>#[else]</code> (code block b/c) are disabled.</li>
<li>If <code>DEFINE_A</code> is not defined and <code>DEFINE_B</code> is defiend, the code block with <code>#[elsif(DEFINE_B)]</code> (code block b) is enabled, and code blocks with <code>#[ifdef(DEFINE_A)]</code> and <code>#[else]</code> (code block a/c) are disabled.</li>
<li>If <code>DEFINE_A</code> and <code>DEFINE_B</code> are not defined the code block with <code>#[else]</code> is enabled, and code blocks with <code>#[ifdef(DEFINE_A)]</code> and <code>#[elsif(DEFINE_B)]</code> (code block a/b) are disabled.</li>
</ul>
</li>
<li>For the sequence of <code>ifndef</code>/<code>else</code> attributes
<ul>
<li>If <code>DEFINE_D</code> is not defined, the code block with <code>#[ifndef(DEFINE_D)]</code> (code block d) is enabled, and the code block with <code>#[else]</code> (code block e) is disabled.</li>
<li>If <code>DEFINE_D</code> is defined, the code block with <code>#[else]</code> (code block e) is enabled, and the code block with <code>#[ifndef(DEFINE_D)]</code> (code block d) is disabled.</li>
</ul>
</li>
</ul>
<pre><code class="language-veryl playground">module ModuleA {
    #[ifdef(DEFINE_A)]
    {
        // code block a
        let _a: logic&lt;10&gt; = 1;
    }
    #[elsif(DEFINE_B)]
    {
        // code block b
        let _a: logic&lt;10&gt; = 2;
    }
    #[else]
    {
        // code block c
        let _a: logic&lt;10&gt; = 3;
    }

    #[ifndef(DEFINE_D)]
    {
        // code block d
        let _b: logic&lt;10&gt; = 4;
    }
    #[else]
    {
        // code block e
        let _b: logic&lt;10&gt; = 5;
    }
}
</code></pre>
<p>To avoid complex adjustment around trailing comma in generated code, the last item with <code>ifdef</code> in comma-separated list is forbidden.</p>
<h2 id="expand-attribute"><a class="header" href="#expand-attribute"><code>expand</code> Attribute</a></h2>
<p>If <code>expand</code> attribute is set, structured ports such as <code>modport</code> are expanded into each Verilog ports.
Synthesis tools may require that ports of the top module includes no such ports. This attribute is helpful for such case.
The following argument is supported.</p>
<ul>
<li><code>modport</code>: Expand ports of which direction is <code>modport</code></li>
</ul>
<pre><code class="language-veryl playground">interface InterfaceA::&lt;W: u32&gt; {
    var ready: logic   ;
    var valid: logic   ;
    var data : logic&lt;W&gt;;

    modport master {
        ready: input ,
        valid: output,
        data : output,
    }

    modport slave {
        ready: output,
        valid: input ,
        data : input ,
    }
}

#[expand(modport)]
module ModuleA (
    slave_if : modport InterfaceA::&lt;8&gt;::slave  [4],
    master_if: modport InterfaceA::&lt;8&gt;::master [4],
) {
    for i in 0..4 :g {
        connect slave_if[i] &lt;&gt; master_if[i];
    }
}

module ModuleB {
    inst a_if: InterfaceA::&lt;8&gt; [4];
    inst b_if: InterfaceA::&lt;8&gt; [4];

    inst u: ModuleA (
        slave_if : a_if,
        master_if: b_if,
    );
}
</code></pre>
<h2 id="align-attribute"><a class="header" href="#align-attribute"><code>align</code> Attribute</a></h2>
<p><code>align</code> attribute is used to control vertical alignment by formatter.
If <code>number</code> is specified as an argument of <code>align</code> attribute, all numbers are aligned.
<code>identifier</code> can be used too.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let a  : logic&lt;32&gt; = 1;
    let aa : logic&lt;32&gt; = 1;
    let aaa: logic&lt;32&gt; = 1;

    let _b: logic = {
        a[0] repeat 1, a[0] repeat 1,
        aa[1] repeat 8, aa[1] repeat 8,
        aaa[2] repeat 16, aaa[2] repeat 16,
    };

    #[align(number, identifier)]
    let _c : logic = {
        a  [0 ] repeat 1 , a  [0 ] repeat 1 ,
        aa [1 ] repeat 8 , aa [1 ] repeat 8 ,
        aaa[2 ] repeat 16, aaa[2 ] repeat 16,
    };
}
</code></pre>
<h2 id="fmt-attribute"><a class="header" href="#fmt-attribute"><code>fmt</code> Attribute</a></h2>
<p><code>fmt</code> attribute is used to control formatiing way.
The following arguments are supported:</p>
<ul>
<li><code>compact</code>: compact formatting without newlines</li>
</ul>
<pre><code class="language-veryl playground">module ModuleA {
    #[fmt(compact)]
    {
        inst u1: $sv::Module #( A: 1, B: 2 ) ( x: 1, y: _ );
        inst u2: $sv::Module #( A: 1, B: 2 ) ( x: 1, y: _ );
        inst u3: $sv::Module #( A: 1, B: 2 ) ( x: 1, y: _ );
        inst u4: $sv::Module #( A: 1, B: 2 ) ( x: 1, y: _ );
    }
}
</code></pre>
<ul>
<li><code>skip</code>: <code>veryl fmt</code> does not format modules, interfaces and packages on which <code>fmt</code> attribute with <code>skip</code> argument is specified.</li>
</ul>
<div style="break-before: page; page-break-before: always;"></div><h1 id="generate"><a class="header" href="#generate">Generate</a></h1>
<p>Declaration can be generated by <code>for</code> and <code>if</code>.
Label which is shown by <code>:</code> is required to idenfity the generated declarations.</p>
<pre><code class="language-veryl playground">module ModuleA {
    var a: logic&lt;10&gt;;

    for i in 0..10 :label {
        if i &gt;: 5 :label {
            assign a[i] = i + 2;
        } else { // label of else clause can be omit
            assign a[i] = i + 2;
        }
    }
}
</code></pre>
<p>For generate <code>for</code> declaration, you can iterate declarations in descending order by putting <code>rev</code> keyword aftet <code>in</code> keyword.</p>
<pre><code class="language-veryl playground">module ModuleA (
    i_a: input  logic,
    o_a: output logic,
    i_b: input  logic,
    o_b: output logic,
) {
    var a: logic&lt;4&gt;;
    var b: logic&lt;4&gt;;

    always_comb {
        a[lsb] = i_a;
        o_a    = a[msb];
    }

    for i in 0..4 :g_a {
        assign a[i + 1] = a[i];
    }

    always_comb {
        b[msb] = i_b;
        o_b    = b[lsb];
    }

    for i in rev 0..4 :g_b {
        if i != 0 :g {
            assign b[i - 1] = b[i];
        }
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="instantiation-1"><a class="header" href="#instantiation-1">Instantiation</a></h1>
<p><code>inst</code> keyword represents instantiation of modula and interface.
The name of instance is placed after <code>inst</code> keyword,
and the type of instance is placed after <code>:</code>.
Parameter override is <code>#()</code>, and port connection is <code>()</code>.</p>
<pre><code class="language-veryl playground">module ModuleA #(
    param paramA: u32 = 1,
) {
    let a: logic&lt;10&gt; = 1;
    let b: logic&lt;10&gt; = 1;

    inst instB: ModuleB #(
        paramA    , // Parameter assignment by name
        paramB: 10,
    ) (
        a    , // Port connection by name
        bb: b,
    );
}

module ModuleB #(
    param paramA: u32 = 1,
    param paramB: u32 = 1,
) (
    a : input logic&lt;10&gt;,
    bb: input logic&lt;10&gt;,
) {}
</code></pre>
<p><code>bind</code> declarations are also supported and will be translated into SystemVerilog’s bind declarations.
Unlike SystemVerilog, a module or an interface can be specified as a target scope, but not a specific instance.</p>
<pre><code class="language-veryl playground">interface InterfaceA {
    var a: logic;
    modport mp {
        a: input,
    }
}

module ModuleA (
    i_clk: input clock,
    i_rst: input reset,
) {
    inst a_if: InterfaceA;
}

module ModuleB (
    i_clk: input   clock         ,
    i_rst: input   reset         ,
    a_if : modport InterfaceA::mp,
) {}

module ModuleC {
    bind ModuleA &lt;- u0: ModuleB (
        i_clk  ,
        i_rst  ,
        a_if   ,
    );
}

bind ModuleA &lt;- u1: ModuleB (
    i_clk: i_clk,
    i_rst: i_rst,
    a_if : a_if ,
);
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="named-block"><a class="header" href="#named-block">Named Block</a></h1>
<p>Label can be added to <code>{}</code> block.
The named block has an individual namespace.</p>
<pre><code class="language-veryl playground">module ModuleA {
    :labelA {
        let _a: logic&lt;10&gt; = 1;
    }

    :labelB {
        let _a: logic&lt;10&gt; = 1;
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="import"><a class="header" href="#import">Import</a></h1>
<p><code>import</code> declaration imports symbols from other packages.
It can be placed at the top level or as a module/interface/package item.
Wildcard pattern like <code>package::*</code> can be used as an argument of <code>import</code> declaration.</p>
<pre><code class="language-veryl playground">// file scope import
import $sv::SvPackage::*;

package PackageA {
    const paramA: u32 = 1;
}

module ModuleA {
    import PackageA::*;
    import PackageA::paramA;
}
</code></pre>
<p>Symbols imported via an import declaration can be referenced anywhere within the namespace where the import declaration is placed.</p>
<pre><code class="language-veryl playground">package PackageA {
    const WIDTH: u32 = 8;
}

module ModuleA (
    i_d: input  logic&lt;WIDTH&gt;, // valid reference
    o_d: output logic&lt;WIDTH&gt;, // valid reference
) {
    import PackageA::WIDTH;

    let d  : logic&lt;WIDTH&gt; = i_d; // valid reference
    assign o_d = d;
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="connect"><a class="header" href="#connect">Connect</a></h1>
<p>To assign from a interface to another interface, <code>connect</code> decleration can be used instead of each member assignment.
<code>connect</code> decleration connects all members of the interface automatically.</p>
<p>The direction of assignment is determined by modport, so <code>output</code> member is assigned to <code>input</code> member.
If an argument of <code>connect</code> is an interface instance, additional modport specification is necessary because it can’t be determined direction.</p>
<p>The connection operator <code>&lt;&gt;</code> can be used in <code>always_comb</code> too.</p>
<pre><code class="language-veryl playground">interface InterfaceA {
    var cmd  : logic;
    var ready: logic;

    modport master {
        cmd  : output,
        ready: input ,
    }

    modport slave {
        ..converse(master)
    }
}

module ModuleA (
    mst_if0: modport InterfaceA::master,
    slv_if0: modport InterfaceA::slave ,
    mst_if1: modport InterfaceA::master,
    slv_if1: modport InterfaceA::slave ,
) {
    inst bus_if0: InterfaceA;
    inst bus_if1: InterfaceA;

    connect mst_if0 &lt;&gt; bus_if0.slave;
    connect slv_if0 &lt;&gt; bus_if0.master;

    always_comb {
        mst_if1 &lt;&gt; bus_if1.slave;
    }
    always_comb {
        slv_if1 &lt;&gt; bus_if1.master;
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="block"><a class="header" href="#block">Block</a></h1>
<p>In <code>always_comb</code> and <code>always_ff</code>, <code>block</code> keyword can be used for grouping some statements.</p>
<pre><code class="language-veryl playground">module ModuleA {
    var a: logic&lt;10&gt;;
    var b: logic&lt;10&gt;;

    always_comb {
        block {
            a = 1;
            b = 2;
        }
    }
}
</code></pre>
<p><code>block</code> declaration can be used to assign an attribute to some statements.</p>
<pre><code class="language-veryl playground">module ModuleA {
    var a: logic&lt;10&gt;;
    var b: logic&lt;10&gt;;

    always_comb {
        #[ifdef(A)]
        block {
            a = 1;
            b = 2;
        }
        #[else]
        block {
            a = 3;
            b = 4;
        }
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="module-1"><a class="header" href="#module-1">Module</a></h1>
<p>Module is one of top level components in source code.
Module has overridable parameters, connection ports, and internal logic.</p>
<p>Overridable parameters can be declared in <code>#()</code>.
Each parameter declaration is started by <code>param</code> keyword.
After the keyword, an identifier, <code>:</code>, the type of the parameter, and a default value are placed.</p>
<p>Connection ports can be declared in <code>()</code>.
Each port declaration is constructed by an identifier, <code>:</code>, port direction, and the type of the port.
The available port directions are:</p>
<ul>
<li><code>input</code>: input port</li>
<li><code>output</code>: output port</li>
<li><code>inout</code>: bi-directional port</li>
<li><code>modport</code>: modport of interface</li>
<li><code>interface</code>: generic interface</li>
</ul>
<pre><code class="language-veryl playground">module ModuleA #(
    param ParamA: u32 = 0,
    param ParamB: u32 = 0,
) (
    a: input  logic,
    b: input  logic,
    c: input  logic,
    x: output logic,
) {
    always_comb {
        if c {
            x = a;
        } else {
            x = b;
        }
    }
}
</code></pre>
<h2 id="default-value-of-port"><a class="header" href="#default-value-of-port">Default value of port</a></h2>
<p>Ports of module can have default value. Ports which have default value can be omitted at the instantiation, and the default values are assigned to the omitted ports.
As default value, the following values are allowed:</p>
<ul>
<li>Input port: literal, and <code>const</code> in package</li>
<li>Output port: <code>_</code> (anonymous identifier)</li>
</ul>
<pre><code class="language-veryl playground">module ModuleA (
    a: input  logic    ,
    b: input  logic = 1,
    x: output logic    ,
    y: output logic = _,
) {
    assign x = a;
    assign y = b;
}

module ModubeB {
    inst instA: ModuleA (
        a: 1,
        // b is omitted
        x: _,
        // y is omitted
    );
}
</code></pre>
<h2 id="generic-interface"><a class="header" href="#generic-interface">Generic interface</a></h2>
<p>Generic interface is a special port direction.
If <code>interface</code> is specified as the port direction, the port can be connected to arbitrary interface.
Modport can be added to the <code>interface</code> like <code>interface::ModPort</code> too.
Then the port can be connected to only the interface which has <code>ModPort</code>.</p>
<pre><code class="language-veryl playground">module ModuleA (
    bus_if  : interface,
    slave_if: interface::slave,
) {}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="interface-1"><a class="header" href="#interface-1">Interface</a></h1>
<p>Interface is one of top level components in source code.
Interface has overridable parameters, and interface definitions.</p>
<p>Overridable parameters are the same as them of module.</p>
<p>In interface definitions, <code>modport</code> can be declared.
<code>modport</code> can be used as bundled port connection at the port declaration of module.</p>
<pre><code class="language-veryl playground">interface InterfaceA #(
    param ParamA: u32 = 0,
    param ParamB: u32 = 0,
) {
    var a: logic;
    var b: logic;

    modport master {
        a: output,
        b: input ,
    }

    modport slave {
        b: input ,
        a: output,
    }
}
</code></pre>
<p>In addition, functions specified with <code>import</code> keyword can be used via the modport.</p>
<pre><code class="language-veryl playground">interface InterfaceA {
    var a: logic;
    var b: logic;

    function a_and_b -&gt; logic&lt;2&gt; {
        return {a, b};
    }

    modport mp {
        a      : input ,
        b      : input ,
        a_and_b: import,
    }
}
module ModuleA (
    ab_if: modport InterfaceA::mp,
) {
    let _ab: logic&lt;2&gt; = ab_if.a_and_b();
}
</code></pre>
<h2 id="default-members-of-modport"><a class="header" href="#default-members-of-modport">Default members of modport</a></h2>
<p>Instead of specifing all members of modport, default members can be specified like below:</p>
<ul>
<li><code>..input</code>: all variables in the interface as <code>input</code></li>
<li><code>..output</code>: all variables in the interface as <code>output</code></li>
<li><code>..same(modport_name)</code>: the same variables as <code>modport_name</code></li>
<li><code>..converse(modport_name)</code>: the same variables as <code>modport_name</code>, but all direction is converse</li>
</ul>
<p>Specifing default members can be used with normal explicit members.</p>
<pre><code class="language-veryl playground">interface InterfaceA {
    var a: logic;
    var b: logic;
    var c: logic;

    modport master {
        a: output,
        b: input ,
        c: input ,
    }

    modport slave {
        ..converse(master)
    }

    modport monitor {
        ..input
    }

    modport driver {
        b: input,
        ..output
    }
}
</code></pre>
<h2 id="connect-interface-instancesmodport-ports"><a class="header" href="#connect-interface-instancesmodport-ports">Connect interface instances/modport ports</a></h2>
<p>An interface instance and a modport port can be connected with a module port of which type is compatible with it or is the <code>generic</code> interface with the same manner of SystemVerilog.</p>
<pre><code class="language-veryl playground">interface InterfaceA {
    var a: logic;

    modport mp {
        a: output,
    }
}
module ModuleA (
    foo_if: modport InterfaceA::mp,
    bar_if: modport InterfaceA::mp,
) {
    always_comb {
        foo_if.a = '0;
        bar_if.a = '0;
    }
}
module ModuleB (
    foo_if: modport InterfaceA::mp,
) {
    inst bar_if: InterfaceA;
    inst u: ModuleA (
        foo_if: foo_if,
        bar_if: bar_if,
    );
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="package-1"><a class="header" href="#package-1">Package</a></h1>
<p>Package is one of top level components in source code.
Package can organize some declarations like parameter and function.</p>
<p>To access an item in a package, <code>::</code> symbol can be used like <code>PackageA::ParamA</code>.</p>
<pre><code class="language-veryl playground">package PackageA {
    const ParamA: u32 = 0;
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="systemverilog-interoperation"><a class="header" href="#systemverilog-interoperation">SystemVerilog Interoperation</a></h1>
<p>If you want to access to items of SystemVerilog, <code>$sv</code> namespace can be used.
For example, “ModuleA” in SystemVerilog source code can be accessed by <code>$sv::ModuleA</code>.
Veryl don’t check the existence of the items.</p>
<p>Veryl compiler emits the path name as is excluding <code>$sv::</code>.
Therefore, symbols in other HDLs like Verilog/VHDL can be refered through <code>$sv::</code> too.
It depeneds on implementation (e.g. simulator, synthesizer) whether each symbols can be resolved.</p>
<pre><code class="language-veryl playground">module ModuleA {
    let _a: logic = $sv::PackageA::ParamA;

    inst b: $sv::ModuleB;
    inst c: $sv::InterfaceC;
}
</code></pre>
<p>To access some identifiers which are used as Veryl’s keywords, raw identifier can be used.</p>
<pre><code class="language-veryl playground">module ModuleA (
    i_clk: input clock,
) {
    inst a: $sv::ModuleA (
        // clock: i_clk
        // ^ this is syntax error because `clock` is a keyword
        // Instead of it, `r#clock` can be used
        r#clock: i_clk,
    );
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="visibility"><a class="header" href="#visibility">Visibility</a></h1>
<p>By default, all top level items of a project (module, interface and package) are private.
The “private” means they are not visible from other project.</p>
<p><code>pub</code> keyword can be used to specify an item as public to other project.
<code>veryl doc</code> will generate <a href="05_language_reference/../05_development_environment/09_documentation.html">documents</a> of public items only.</p>
<pre><code class="language-veryl playground">pub module ModuleA {}

pub interface InterfaceA {}

pub package PackageA {}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="foreign-language-integration"><a class="header" href="#foreign-language-integration">Foreign Language Integration</a></h1>
<h2 id="embed-declaration"><a class="header" href="#embed-declaration"><code>embed</code> declaration</a></h2>
<p><code>embed</code> declaration can embed the code of foreign languages.
The first argument of <code>embed</code> declaration shows the way of embedding.
The following ways are supported:</p>
<ul>
<li><code>inline</code>: expand the code as is</li>
<li><code>cocotb</code>: treated as cocotb based test</li>
</ul>
<p>The code block are started by <code>lang{{{</code> and ended by <code>}}}</code>.
The following <code>lang</code> specifiers are supported:</p>
<ul>
<li><code>sv</code>: SystemVerilog</li>
<li><code>py</code>: Python</li>
</ul>
<pre><code class="language-veryl playground">embed (inline) sv{{{
    module ModuleSv;
    endmodule
}}}
</code></pre>
<p><code>embed</code> declaration with <code>inline</code> way and <code>sv</code> lang can also be put within the body of module declaration, interface declaration and package declaration.
This usage is for integration with SystemVerilog testbench.</p>
<pre><code class="language-veryl playground">#[allow(unused_variable)]
interface bus_monitor_if {
    var clk    : clock   ;
    var ready  : logic   ;
    var valid  : logic   ;
    var payload: logic&lt;8&gt;;

    embed (inline) sv{{{
        clocking monitor_cb @(posedge clk);
            input ready;
            input valid;
            input payload;
        endclocking
    }}}

}
</code></pre>
<p>Identifiers defined in Veryl code can be placed within <code>embed</code> code blocks using the pair of <code>\{</code> and <code>\}</code>.
These identifiers are then resolved, and the resolved identifiers are placed there.</p>
<pre><code class="language-veryl playground">module Module47A {}

module Module47B::&lt;V: u32&gt; {}

module Module47C {
    inst u_a: Module47A;

    embed (inline) sv{{{
        bind u_a \{ Module47B::&lt;32&gt; \} u_b32 ();
        bind u_a \{ Module47B::&lt;64&gt; \} u_b64 ();
    }}}

}
</code></pre>
<h2 id="include-declaration"><a class="header" href="#include-declaration"><code>include</code> declaration</a></h2>
<p><code>include</code> declaration can include a file of foreign languages.
The first argument is the same as <code>embed</code> declaration, and the second is a relative file path from the source code.</p>
<pre><code class="language-veryl">include(inline, "module.sv");
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="integrated-test"><a class="header" href="#integrated-test">Integrated Test</a></h1>
<p>Integrated test can be marked by <code>#[test(test_name)]</code> attribute.
The marked block will be identified as test, and executed through <code>veryl test</code> command.</p>
<p>There are two way to describe integrated test:</p>
<ul>
<li>SystemVerilog test</li>
<li><a href="https://www.cocotb.org">cocotb</a> test</li>
</ul>
<p>About RTL simulator used by <code>veryl test</code>, see <a href="05_language_reference/../06_development_environment/07_simulator.html">Simulator</a>.
If <code>--wave</code> option is specified, waveforms are generated.</p>
<h2 id="systemverilog-test"><a class="header" href="#systemverilog-test">SystemVerilog test</a></h2>
<p>SystemVerilog test can be described with <code>inline</code> specifier.
The top level module of the block must have the same name as the test name.</p>
<p>The messages through <code>$info</code>, <code>$warning</code>, <code>$error</code> and <code>$fatal</code> system function are handled by Veryl compiler, and shown as exectution log.
The calls of <code>$error</code> and <code>$fatal</code> are treated as test failure.</p>
<p>The following example, a SystemVerilog source code embeded by <code>embed</code> declaration are marked as test.</p>
<pre><code class="language-veryl playground">#[test(test1)]
embed (inline) sv{{{
    module test1;
        initial begin
            assert (0) else $error("error");
        end
    endmodule
}}}
</code></pre>
<h2 id="cocotb-test"><a class="header" href="#cocotb-test">cocotb test</a></h2>
<p>cocotb test can be described with <code>cocotb</code> specifier.
The target module name for test should be specified by the second argument of <code>#[test]</code> attribute.</p>
<pre><code class="language-veryl playground">#[test(test1, ModuleA)]
embed (cocotb) py{{{
    # cocotb code
}}}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="generics"><a class="header" href="#generics">Generics</a></h1>
<p>Generics can define parameterized items which can’t achieved by parameter override.
The following items support generics:</p>
<ul>
<li>function</li>
<li>module</li>
<li>interface</li>
<li>package</li>
<li>struct</li>
<li>union</li>
</ul>
<p>Each generic definition has generic parameters (often an uppercase letter is used like <code>T</code>) which can be placed as identifier or expression in the definition.
Generic parameters are declarated after item’s identifier with <code>::&lt;&gt;</code>.</p>
<p>Each generic parameter should have generic bound after colon like <code>T: TypeName</code>.
Generic bound represents what value can be passed to the generic parameter.
The available generic bounds are below:</p>
<ul>
<li><code>type</code> : means arbitrary type can be passed</li>
<li><code>inst: X</code> : instance of <code>X</code></li>
<li>named prototype, user defined data type or fixed data type</li>
</ul>
<p>Named prototype is a special generic bound. See <a href="05_language_reference/14_generics/02_prototype.html">Prototype</a> for details.</p>
<p>At the usage of generics, actual parameters can be given through <code>::&lt;&gt;</code>.
As the actual parameters, numeric literal and identifier concatenated by <code>::</code> can be used.</p>
<p>Additionally, the actual parameters should be accessible at the position of the generics declaration.
For example, module names can be used as actual parameters because it is accessible through the whole project.
On the other hand, local parameters can’t be used as actual parameters in many cases.
This is caused by that the local parameters is not accessible from the potision of the generics declaration.</p>
<h2 id="generic-function"><a class="header" href="#generic-function">Generic Function</a></h2>
<pre><code class="language-veryl playground">module ModuleA {
    function FuncA::&lt;T: u32&gt; (
        a: input logic&lt;T&gt;,
    ) -&gt; logic&lt;T&gt; {
        return a + 1;
    }

    let _a: logic&lt;10&gt; = FuncA::&lt;10&gt;(1);
    let _b: logic&lt;20&gt; = FuncA::&lt;20&gt;(1);
}
</code></pre>
<h2 id="generic-moduleinterface"><a class="header" href="#generic-moduleinterface">Generic Module/Interface</a></h2>
<pre><code class="language-veryl playground">module ModuleA {
    inst u0: ModuleB::&lt;ModuleC&gt;;
    inst u1: ModuleB::&lt;ModuleD&gt;;
}

proto module ProtoA;

module ModuleB::&lt;T: ProtoA&gt; {
    inst u: T;
}

module ModuleC for ProtoA {}
module ModuleD for ProtoA {}
</code></pre>
<h2 id="generic-package"><a class="header" href="#generic-package">Generic Package</a></h2>
<pre><code class="language-veryl playground">package PackageA::&lt;T: u32&gt; {
    const X: u32 = T;
}

module ModuleA {
    const A: u32 = PackageA::&lt;1&gt;::X;
    const B: u32 = PackageA::&lt;2&gt;::X;
}
</code></pre>
<h2 id="generic-struct"><a class="header" href="#generic-struct">Generic Struct</a></h2>
<pre><code class="language-veryl playground">package PackageA {
    type TypeB = u32;
    type TypeC = u64;
}

module ModuleA {
    type TypeA = i32;

    struct StructA::&lt;T: type&gt; {
        A: T,
    }

    // local defined type can be used
    // because `TypeA` is accessible at the definition of `StructA`
    var _a: StructA::&lt;TypeA&gt;          ;
    var _b: StructA::&lt;PackageA::TypeB&gt;;
    var _c: StructA::&lt;PackageA::TypeC&gt;;
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="default-parameter"><a class="header" href="#default-parameter">Default Parameter</a></h1>
<p>Generic parameter can take a default value through <code>=</code> after the generic parameter.
If the parameter specifications at call site is omitted, the default value is used.</p>
<pre><code class="language-veryl playground">module ModuleA {
    function FuncA::&lt;T: u32 = 10&gt; (
        a: input logic&lt;T&gt;,
    ) -&gt; logic&lt;T&gt; {
        return a + 1;
    }

    let _a: logic&lt;10&gt; = FuncA::&lt;&gt;(1);
    let _b: logic&lt;20&gt; = FuncA::&lt;20&gt;(1);
}
</code></pre>
<p>Default parameters should be placed at the last of generic parameter list.
If not, it causes ambiguous which parameters are omitted.</p>
<pre><code class="language-veryl playground">module ModuleA {
    function FuncA::&lt;T: u32, U: u32 = 1&gt; (
        a: input logic&lt;T&gt;,
    ) -&gt; logic&lt;T&gt; {
        return a + U;
    }

    // Error
    //function FuncA::&lt;T: u32 = 1, U: u32&gt; (
    //    a: input logic&lt;T&gt;,
    //) -&gt; logic&lt;T&gt; {
    //    return a + U;
    //}

    let _a: logic&lt;10&gt; = FuncA::&lt;10&gt;(1);
    let _b: logic&lt;20&gt; = FuncA::&lt;20, 2&gt;(1);
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="prototype"><a class="header" href="#prototype">Prototype</a></h1>
<p>Prototype is a special generic bound. It represents prototype which can be passed to the generic parameter.
Currently module prototype, interface prototype and package prototype are supported.</p>
<h2 id="module-prototype"><a class="header" href="#module-prototype">Module Prototype</a></h2>
<p>In the following example, <code>ProtoA</code> is a module prototype which has parameter <code>A</code> and port <code>i_dat</code> and <code>o_dat</code>.
By binding like <code>T: ProtoA</code>, it is represented that the generic parameter <code>T</code> should have the parameters and ports.</p>
<p>To use prototype, <code>for</code> implementation is required. <code>ModuleC</code> and <code>ModuleD</code> have <code>for ProroA</code> specifier which means the module satisfies the condision of <code>ProroA</code>.
So the modules can be used as the generic parameter <code>T</code> of <code>ModuleB</code>.</p>
<pre><code class="language-veryl playground">module ModuleA {
    inst u0: ModuleB::&lt;ModuleC&gt;;
    inst u1: ModuleB::&lt;ModuleD&gt;;
}

proto module ProtoA #(
    param A: u32 = 1,
) (
    i_dat: input  logic,
    o_dat: output logic,
);

module ModuleB::&lt;T: ProtoA&gt; {
    inst u: T (
        i_dat: 0,
        o_dat: _,
    );
}

module ModuleC for ProtoA #(
    param A: u32 = 1,
) (
    i_dat: input  logic,
    o_dat: output logic,
) {
    assign o_dat = i_dat;
}

module ModuleD for ProtoA #(
    param A: u32 = 1,
) (
    i_dat: input  logic,
    o_dat: output logic,
) {
    assign o_dat = ~i_dat;
}
</code></pre>
<h2 id="interface-protype"><a class="header" href="#interface-protype">Interface Protype</a></h2>
<p>In the following exmaple, <code>ProtoA</code> is a interface prototype which has constant <code>A</code>, <code>raedy</code>/<code>valid</code>/<code>data</code> variables, function <code>ack</code> and mopdort <code>master</code>.
<code>BUS_IF</code> is restricted by <code>ProtoA</code> is guaranteed to have the above members, so they can be referred.</p>
<pre><code class="language-veryl playground">proto interface ProtoA {
    const WIDTH: u32;

    var ready: logic       ;
    var valid: logic       ;
    var data : logic&lt;WIDTH&gt;;

    function ack() -&gt; logic ;

    modport master {
        ready: input ,
        valid: output,
        data : output,
        ack  : import,
    }
}

interface InterfaceA::&lt;W: u32&gt; for ProtoA {
    const WIDTH: u32 = W;

    var ready: logic       ;
    var valid: logic       ;
    var data : logic&lt;WIDTH&gt;;

    function ack () -&gt; logic {
        return ready &amp;&amp; valid;
    }

    modport master {
        ready: input ,
        valid: output,
        data : output,
        ack  : import,
    }
}

module ModuleA::&lt;BUS_IF: ProtoA&gt; (
    bus_if: modport BUS_IF::master,
) {
    connect bus_if &lt;&gt; 0;
}

module ModuleB {
    inst bus_if: InterfaceA::&lt;8&gt;;

    inst u: ModuleA::&lt;InterfaceA::&lt;8&gt;&gt; (
        bus_if: bus_if,
    );
}
</code></pre>
<h2 id="package-prototype"><a class="header" href="#package-prototype">Package Prototype</a></h2>
<p>In the following example, <code>ProtoA</code> is a package prototype which has type <code>data_a</code> and <code>data_b</code>.
<code>PKG</code> restricted by <code>ProtoA</code> is guaranteed to have <code>data_a</code> and <code>data_b</code>, so they can be refered.</p>
<pre><code class="language-veryl playground">proto package ProtoA {
    type data_a;
    type data_b;
}

package PackageA::&lt;A: u32, B: u32&gt; for ProtoA {
    type data_a = logic&lt;A&gt;;
    type data_b = logic&lt;B&gt;;
}

module ModuleA::&lt;PKG: ProtoA&gt; {
    let _a: PKG::data_a = 0;
}
</code></pre>
<h2 id="prototype-items"><a class="header" href="#prototype-items">Prototype Items</a></h2>
<p>Following protoype items can be declaraed within module, interface and package protoype declarations.</p>
<p>The following table shows which prototypes can have which prototype items.</p>
<div class="table-wrapper"><table><thead><tr><th style="text-align: left">Prototype</th><th style="text-align: left">Parameter</th><th style="text-align: left">Port</th><th style="text-align: left">Const</th><th style="text-align: left">Variable</th><th style="text-align: left">Typedef</th><th style="text-align: left">Struct/Enum/Union</th><th style="text-align: left">Function</th><th style="text-align: left">Alias</th><th style="text-align: left">Modport</th></tr></thead><tbody>
<tr><td style="text-align: left">Module</td><td style="text-align: left">v</td><td style="text-align: left">v</td><td style="text-align: left"></td><td style="text-align: left"></td><td style="text-align: left"></td><td style="text-align: left"></td><td style="text-align: left"></td><td style="text-align: left"></td><td style="text-align: left"></td></tr>
<tr><td style="text-align: left">Interface</td><td style="text-align: left">v</td><td style="text-align: left"></td><td style="text-align: left">v</td><td style="text-align: left">v</td><td style="text-align: left">v</td><td style="text-align: left"></td><td style="text-align: left">v</td><td style="text-align: left"></td><td style="text-align: left">v</td></tr>
<tr><td style="text-align: left">Package</td><td style="text-align: left"></td><td style="text-align: left"></td><td style="text-align: left">v</td><td style="text-align: left"></td><td style="text-align: left">v</td><td style="text-align: left">v</td><td style="text-align: left">v</td><td style="text-align: left">v</td><td style="text-align: left"></td></tr>
</tbody></table>
</div>
<h3 id="parameter-1"><a class="header" href="#parameter-1">Parameter</a></h3>
<p>Parameter prototype specifies identifier name and data type. Specification of default value is optional.</p>
<pre><code class="language-veryl">proto module ModuleA #(
    param A: u32 = 0,
    param B: u32,
);
</code></pre>
<h3 id="port"><a class="header" href="#port">Port</a></h3>
<p>Port prototype specifies identifier name, direction and data type of a port.</p>
<pre><code class="language-veryl">proto module ModuleA (
    i_d: input  logic,
    o_d: output logic,
);
</code></pre>
<h3 id="const"><a class="header" href="#const">Const</a></h3>
<p>Const prototype specify identifier name and data type of a constant. It can be used as a placeholder of a generic parameter.</p>
<pre><code class="language-veryl">proto package ProtoPkg {
    const WIDTH: u32;
}
package PkgA::&lt;W: u32&gt; for ProtoPkg {
    const WIDTH: u32 = W;
}
</code></pre>
<h3 id="variable-1"><a class="header" href="#variable-1">Variable</a></h3>
<p>Variable prototype specifies identifier name and data type of a variable. It can be used for both of <code>var</code> and <code>let</code> declarations.</p>
<pre><code class="language-veryl">proto interface ProtoA {
    var a: logic;
    var b: logic;
}
interface InterfaceA for ProtoA {
    var a: logic;
    let b: lgoic = 0;
}
</code></pre>
<h3 id="typedef-1"><a class="header" href="#typedef-1">Typedef</a></h3>
<p>Typedef prototype specifies identifier name of a type alias. It can be used as a placeholder for a generic parameter.</p>
<pre><code class="language-veryl">proto package ProtoPkg {
    type data_t;
}
package PkgA::&lt;W: u32&gt; for ProtoPkg {
    type data_t = logic&lt;W&gt;;
}
</code></pre>
<p>Furthermore, a typedef prototype can specify its actual type on its RHS.
This allows a type symbol defined in a different package to be imported into the proto package and referenced from other components through it.</p>
<pre><code class="language-veryl playground">package FooPkg {
    struct Foo {
        foo: logic,
    }
}
proto package BarProtoPkg {
    type Foo = FooPkg::Foo;
}
package BarPkg for BarProtoPkg {
    type Foo = FooPkg::Foo;
}
module ModuleA::&lt;PKG: BarProtoPkg&gt; {
    var _foo    : PKG::Foo;
    assign _foo.foo = 0;
}
module ModuleB {
    inst u: ModuleA::&lt;BarPkg&gt;;
}
</code></pre>
<h3 id="structenumunion"><a class="header" href="#structenumunion">Struct/Enum/Union</a></h3>
<p>Struct, Enum and Union prototypes specify identifier name of a struct/enum/union and identifier name and data type of each members.</p>
<pre><code class="language-veryl">proto package ProtoPkg {
    struct Foo {
        a: logic,
        b: logic,
    }

    enum Bar {
        C,
        D,
    }

    union Baz {
        e: logic,
        f: logic,
    }
}
</code></pre>
<h3 id="function-1"><a class="header" href="#function-1">Function</a></h3>
<p>Function prototype specifies identifier name and return data type of a function, and direction and data type of each arguments.</p>
<pre><code class="language-veryl">proto package ProtoPkg {
    function foo (a: input logic, b: input logic) -&gt; logic;
}
</code></pre>
<h3 id="alias-moduleinterfacepackage"><a class="header" href="#alias-moduleinterfacepackage">Alias Module/Interface/Package</a></h3>
<p>Module alias prototype, interface alias prototype and package alias protoype specify identifier name and prototype of a module/interface/pacakge alias. Type of an actual alias is restricted by the given prototype.</p>
<pre><code class="language-veryl">proto module ProtoRamWrapper;

proto package ProtoPkg {
    alias module ram: ProtoRamWrapper;
}

package Pkg::&lt;RAM: ProtoRamWrapper&gt; for ProtoPkg {
    alias module ram = RAM;
}

module RamWrapper for ProtoRamWrapper {}

module top {
  inst u_ram: Pkg::&lt;RamWrapper&gt;::ram;
}
</code></pre>
<h3 id="modport"><a class="header" href="#modport">Modport</a></h3>
<p>Modport prototype specifis identifier name of a modport, and identifier name and direction of each membres.</p>
<pre><code class="language-veryl">proto interface ProtoA {
    var a: logic;
    var b: logic;

    modport mp {
        a: input ,
        b: output,
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="clock-domain-annotation"><a class="header" href="#clock-domain-annotation">Clock Domain Annotation</a></h1>
<p>If there are some clocks in a module, explicit clock domain annotation like <code>'a</code> is required.
The annotation shows which clock domain each signals belong.</p>
<pre><code class="language-veryl playground">module ModuleA (
    // belong clock domain 'a
    i_clk_a: input  'a clock,
    i_dat_a: input  'a logic,
    o_dat_a: output 'a logic,

    // belong clock domain 'b
    i_clk_b: input  'b clock,
    i_dat_b: input  'b logic,
    o_dat_b: output 'b logic,
) {
    // assignment in the same clock domain is safe
    assign o_dat_a = i_dat_a;
    assign o_dat_b = i_dat_b;
}
</code></pre>
<p>If there is single clock only in a module, the annotation can be omitted.</p>
<pre><code class="language-veryl playground">module ModuleA (
    i_clk: input  clock,
    i_dat: input  logic,
    o_dat: output logic,
) {
    assign o_dat = i_dat;
}
</code></pre>
<p><code>'_</code> is a special clock domain which means implicit clock domain.
This can be used to specify that some clocks belong the same implicit clock domain.</p>
<pre><code class="language-veryl playground">module ModuleA (
    // all signals belong implicit clock domain
    i_clk   : input  '_ clock,
    i_clk_x2: input  '_ clock,
    i_dat   : input     logic,
    o_dat   : output    logic,
) {
    assign o_dat = i_dat;
}
</code></pre>
<p>Interface instances can have clock domain annotation.</p>
<pre><code class="language-veryl playground">module ModuleA {
    inst intf: 'a InterfaceA;
}

interface InterfaceA {}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="unsafe-cdc"><a class="header" href="#unsafe-cdc">Unsafe CDC</a></h1>
<p>Veryl compiler detects clock domain crossing as error.
So explicit <code>unsafe (cdc)</code> block is required for clock domain crossing.
In the block, clock domain crossing error is suppressed, so designer should check whether it is safe carefully.</p>
<pre><code class="language-veryl playground">module ModuleA (
    i_clk_a: input  'a clock,
    i_dat_a: input  'a logic,
    i_clk_b: input  'b clock,
    o_dat_b: output 'b logic,
) {
    // Error "Clock domain crossing is detected"
    //assign o_dat_b = i_dat_a;

    unsafe (cdc) {
        assign o_dat_b = i_dat_a;
    }
}
</code></pre>
<p>Typically, synchronizer cells are inserted to the boundaries between clock domains.
<code>unsafe (cdc)</code> block is required for this usage too.</p>
<pre><code class="language-veryl playground">module ModuleA (
    i_clk_a: input  'a clock,
    i_dat_a: input  'a logic,
    i_clk_b: input  'b clock,
    o_dat_b: output 'b logic,
) {
    unsafe (cdc) {
        inst u_sync: $sv::SynchronizerCell (
            i_clk: i_clk_b,
            i_dat: i_dat_a,
            o_dat: o_dat_b,
        );
    }
}
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="standard-library"><a class="header" href="#standard-library">Standard Library</a></h1>
<p>Veryl provides some useful and general modules as standard library.
Standard library is under <code>$std</code> namespace, and it can be used without adding dependency.</p>
<div class="warning">
<p>The public API of standard library may be changed until Veryl 1.0 release.</p>
</div>
<pre><code class="language-veryl">module ModuleA {
    // $std::fifo is FIFO module in standard library
    inst u: $std::fifo (
        i_clk        : _,
        i_rst        : _,
        i_clear      : _,
        o_empty      : _,
        o_almost_full: _,
        o_full       : _,
        o_word_count : _,
        i_push       : _,
        i_data       : _,
        i_pop        : _,
        o_data       : _,
    );
}
</code></pre>
<p>The full list and document of standard library is <a href="https://std.veryl-lang.org">https://std.veryl-lang.org</a>.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="alias"><a class="header" href="#alias">Alias</a></h1>
<p>Module, interface and package with generic arguments becomes too long sometimes.
<code>alias</code> can name a short name for such items.</p>
<pre><code class="language-veryl playground">package PkgA::&lt;X: u32, Y: u32, Z: u32&gt; {}

alias package PkgA123 = PkgA::&lt;1, 2, 3&gt;;
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="development-environment"><a class="header" href="#development-environment">Development Environment</a></h1>
<p>In this chapter, we’ll discuss about development environment including project configuration and development tools.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="project-configuration"><a class="header" href="#project-configuration">Project Configuration</a></h1>
<ul>
<li><a href="06_development_environment/01_project_configuration.html#the-project-section"><code>[project]</code></a> — Defines a project.
<ul>
<li><a href="06_development_environment/01_project_configuration.html#the-name-field"><code>name</code></a> — The name of the project.</li>
<li><a href="06_development_environment/01_project_configuration.html#the-version-field"><code>version</code></a> — The version of the project.</li>
<li><a href="06_development_environment/01_project_configuration.html#the-authors-field"><code>authors</code></a> — The authors of the project.</li>
<li><a href="06_development_environment/01_project_configuration.html#the-description-field"><code>description</code></a> — A description of the project.</li>
<li><a href="06_development_environment/01_project_configuration.html#the-license-field"><code>license</code></a> — The project license.</li>
<li><a href="06_development_environment/01_project_configuration.html#the-repository-field"><code>repository</code></a> — URL of the project source repository.</li>
</ul>
</li>
<li><a href="06_development_environment/01_project_configuration.html#the-build-section"><code>[build]</code></a> — Build settings.</li>
<li><a href="06_development_environment/01_project_configuration.html#the-format-section"><code>[format]</code></a> — Format settings.</li>
<li><a href="06_development_environment/01_project_configuration.html#the-lint-section"><code>[lint]</code></a> — Lint settings.</li>
<li><a href="06_development_environment/01_project_configuration.html#the-test-section"><code>[test]</code></a> — Test settings.</li>
<li><a href="06_development_environment/01_project_configuration.html#the-publish-section"><code>[publish]</code></a> — Publish settings.</li>
<li><a href="06_development_environment/01_project_configuration.html#the-dependencies-section"><code>[dependencies]</code></a> — Library dependencies.</li>
</ul>
<h2 id="the-project-section"><a class="header" href="#the-project-section">The <code>[project]</code> section</a></h2>
<p>The first section of <code>Veryl.toml</code> is <code>[project]</code>.
The mandatory fields are <code>name</code> and <code>version</code>.</p>
<h3 id="the-name-field"><a class="header" href="#the-name-field">The <code>name</code> field</a></h3>
<p>The project name is used as prefix in the generated codes.
So the name must start with alphabet or <code>_</code>, and use only alphanumeric characters or <code>_</code>.</p>
<h3 id="the-version-field"><a class="header" href="#the-version-field">The <code>version</code> field</a></h3>
<p>The project version should follow <a href="https://semver.org/">Semantic Versioning</a>.
The version is constructed by the following three numbers.</p>
<ul>
<li>Major – increment at incompatible changes</li>
<li>Minor – increment at adding features with backward compatibility</li>
<li>Patch – increment at bug fixes with backward compatibility</li>
</ul>
<pre><code class="language-toml">[project]
version = "0.1.0"
</code></pre>
<h3 id="the-authors-field"><a class="header" href="#the-authors-field">The <code>authors</code> field</a></h3>
<p>The optional <code>authors</code> field lists in an array the people or organizations that are considered the “authors” of the project.
The format of each string in the list is free. Name only, e-mail address only, and name with e-mail address included within angled brackets are commonly used.</p>
<pre><code class="language-toml">[project]
authors = ["Fnu Lnu", "anonymous@example.com", "Fnu Lnu &lt;anonymous@example.com&gt;"]
</code></pre>
<h3 id="the-description-field"><a class="header" href="#the-description-field">The <code>description</code> field</a></h3>
<p>The <code>description</code> is a short blurb about the project. This should be plane text (not Markdown).</p>
<h3 id="the-license-field"><a class="header" href="#the-license-field">The <code>license</code> field</a></h3>
<p>The <code>license</code> field contains the name of license that the project is released under.
The string should be follow <a href="https://spdx.github.io/spdx-spec/v2.3/SPDX-license-expressions">SPDX 2.3 license expression</a>.</p>
<pre><code class="language-toml">[project]
license = "MIT OR Apache-2.0"
</code></pre>
<h3 id="the-repository-field"><a class="header" href="#the-repository-field">The <code>repository</code> field</a></h3>
<p>The <code>repository</code> field should be a URL to the source repository for the project.</p>
<pre><code class="language-toml">[project]
repository = "https://github.com/veryl-lang/veryl"
</code></pre>
<h2 id="the-build-section"><a class="header" href="#the-build-section">The <code>[build]</code> section</a></h2>
<p>The <code>[build]</code> section contains the configurations of code generation.
Available configurations is <a href="06_development_environment/./01_project_configuration/01_build.html">here</a>.</p>
<h2 id="the-format-section"><a class="header" href="#the-format-section">The <code>[format]</code> section</a></h2>
<p>The <code>[format]</code> section contains the configurations of code formatter.
Available configurations is <a href="06_development_environment/./01_project_configuration/02_format.html">here</a>.</p>
<h2 id="the-lint-section"><a class="header" href="#the-lint-section">The <code>[lint]</code> section</a></h2>
<p>The <code>[lint]</code> section contains the configurations of linter.
Available configurations is <a href="06_development_environment/./01_project_configuration/03_lint.html">here</a>.</p>
<h2 id="the-test-section"><a class="header" href="#the-test-section">The <code>[test]</code> section</a></h2>
<p>The <code>[test]</code> section contains the configurations of test by RTL simulator.
Available configurations is <a href="06_development_environment/./01_project_configuration/04_test.html">here</a>.</p>
<h2 id="the-publish-section"><a class="header" href="#the-publish-section">The <code>[publish]</code> section</a></h2>
<p>The <code>[publish]</code> section contains the configurations of publishing.
Available configurations is <a href="06_development_environment/./01_project_configuration/05_publish.html">here</a>.</p>
<h2 id="the-dependencies-section"><a class="header" href="#the-dependencies-section">The <code>[dependencies]</code> section</a></h2>
<p>The <code>[dependencies]</code> section contains library dependencies.
Available configurations is <a href="06_development_environment/./02_dependencies.html">here</a>.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="build"><a class="header" href="#build">Build</a></h1>
<p><code>[build]</code> section specifies the configuration for code generation.</p>
<h2 id="the-clock_type-field"><a class="header" href="#the-clock_type-field">The <code>clock_type</code> field</a></h2>
<p>The <code>clock_type</code> field specifies which clock edge is used to drive flip-flop.
The available types are below:</p>
<ul>
<li><code>posedge</code> – positive edge</li>
<li><code>negedge</code> – negetive edge</li>
</ul>
<h2 id="the-reset_type-field"><a class="header" href="#the-reset_type-field">The <code>reset_type</code> field</a></h2>
<p>The <code>reset_type</code> field specifies reset polarity and synchronisity.
The available types are below:</p>
<ul>
<li><code>async_low</code> – asynchronous and active low</li>
<li><code>async_high</code> – asynchronous and active high</li>
<li><code>sync_low</code> – synchronous and active low</li>
<li><code>sync_high</code> – synchronous and active high</li>
</ul>
<h2 id="the-filelist_type-field"><a class="header" href="#the-filelist_type-field">The <code>filelist_type</code> field</a></h2>
<p>The <code>filelist_type</code> field specifies filelist format.
The available types are below:</p>
<ul>
<li><code>absolute</code> – plane text filelist including absolute file paths</li>
<li><code>relative</code> – plane text filelist including relative file paths</li>
<li><code>flgen</code> – <a href="https://github.com/pezy-computing/flgen">flgen</a> filelist</li>
</ul>
<h2 id="the-sources-field"><a class="header" href="#the-sources-field">The <code>sources</code> field</a></h2>
<p>By default, the Veryl compiler collects and translate all <code>*.veryl</code> files which are visible from the project root.
You can specify directries where the Veryl compiler collect files by using the <code>sources</code> field.</p>
<pre><code class="language-toml">[build]
sources = ["rtl/foo_module", "rtl/bar_module"]
</code></pre>
<p>For the above exmaple, the Veryl compiler collect <code>*.veryl</code> files from <code>rtl/foo_module</code> and <code>rtl/bar_module</code>.</p>
<h2 id="the-target-field"><a class="header" href="#the-target-field">The <code>target</code> field</a></h2>
<p>The <code>target</code> field specifies where the generated codes will be placed at.
The available types are below:</p>
<ul>
<li><code>source</code> – as the same directory as the source code</li>
<li><code>directory</code> – specified directory</li>
<li><code>bundle</code> – specified file</li>
</ul>
<p>If you want to use <code>directory</code> or <code>bundle</code>, you should specify the target path by <code>path</code> key.</p>
<pre><code class="language-toml">[build]
target = {type = "directory", path = "[dst dir]"}
</code></pre>
<h2 id="the-implicit_parameter_types-field"><a class="header" href="#the-implicit_parameter_types-field">The <code>implicit_parameter_types</code> field</a></h2>
<p>The <code>implicit_parameter_types</code> field lists the types which will be elided in <code>parameter</code> declaration of the generated codes.
This is because some EDA tools don’t support <code>parameter</code> declaration with specific types (ex.<code>string</code>).
If you want to elide <code>string</code>, you can specify like below:</p>
<pre><code class="language-toml">[build]
implicit_parameter_types = ["string"]
</code></pre>
<h2 id="the-omit_project_prefix-field"><a class="header" href="#the-omit_project_prefix-field">The <code>omit_project_prefix</code> field</a></h2>
<p>If <code>omit_project_prefix</code> is set to <code>true</code>, the project prefix of module/interface/package name will be omitted.
This is <code>false</code> by default.</p>
<pre><code class="language-toml">[build]
omit_project_prefix = true
</code></pre>
<h2 id="the-strip_comments-field"><a class="header" href="#the-strip_comments-field">The <code>strip_comments</code> field</a></h2>
<p>If <code>strip_comments</code> is set to <code>true</code>, all comments will be stripped.
This is <code>false</code> by default.</p>
<pre><code class="language-toml">[build]
strip_comments = true
</code></pre>
<h2 id="the-_prefix-and-_suffix-field"><a class="header" href="#the-_prefix-and-_suffix-field">The <code>*_prefix</code> and <code>*_suffix</code> field</a></h2>
<p><code>*_prefix</code> and <code>*_suffix</code> represent additional prefix and suffix for the generated code.
The available configurations are below:</p>
<ul>
<li><code>clock_posedge_prefix</code>: Prefix for <code>clock</code> type at <code>clock_type = posedge</code></li>
<li><code>clock_posedge_suffix</code>: Suffix for <code>clock</code> type at <code>clock_type = posedge</code></li>
<li><code>clock_negedge_prefix</code>: Prefix for <code>clock</code> type at <code>clock_type = negedge</code></li>
<li><code>clock_negedge_suffix</code>: Suffix for <code>clock</code> type at <code>clock_type = negedge</code></li>
<li><code>reset_high_prefix</code>: Prefix for <code>reset</code> type at <code>reset_type = *_high</code></li>
<li><code>reset_high_suffix</code>: Suffix for <code>reset</code> type at <code>reset_type = *_high</code></li>
<li><code>reset_low_prefix</code>: Prefix for <code>reset</code> type at <code>reset_type = *_low</code></li>
<li><code>reset_low_suffix</code>: Suffix for <code>reset</code> type at <code>reset_type = *_low</code></li>
</ul>
<h2 id="sourcemap-target"><a class="header" href="#sourcemap-target">The <code>sourcemap_target</code> field</a></h2>
<p>The <code>sourcemap_target</code> field specifies where the generated source maps will be placed at.
The available types are below:</p>
<ul>
<li><code>target</code> – as the same directory as the target code</li>
<li><code>directory</code> – specified directory</li>
<li><code>none</code> – no source map</li>
</ul>
<p>If you want to use <code>directory</code>, you should specify the target path by <code>path</code> key.</p>
<pre><code class="language-toml">[build]
sourcemap_target = {type = "directory", path = "[dst dir]"}
</code></pre>
<h2 id="the-expand_inside_operation-field"><a class="header" href="#the-expand_inside_operation-field">The <code>expand_inside_operation</code> field</a></h2>
<p>If <code>expand_inside_operation</code> is set to <code>true</code>, operations using <code>inside</code> operator will be expended to logic using <code>==?</code> operator.
This is because some EDA tools don’t support <code>inside</code> operator.
This is <code>false</code> by default.</p>
<pre><code class="language-toml">[build]
expand_inside_operation = true
</code></pre>
<h2 id="the-hashed_mangled_name-field"><a class="header" href="#the-hashed_mangled_name-field">The <code>hashed_mangled_name</code> field</a></h2>
<p>If <code>hashed_mangled_name</code> is set <code>true</code>, part showing the given generic arguments within the output component name is hashed.
This option prevent mangled name to become too long if there are many generic arguments.
This is <code>false</code> by default.</p>
<pre><code class="language-toml">[build]
hashed_mangled_name = true
</code></pre>
<p>Example:</p>
<ul>
<li>Un-hashed name: <code>prj___PkgA__0__1__2__3</code></li>
<li>Hashed name: <code>prj___PkgA__3894375d1deadabb</code></li>
</ul>
<h2 id="the-flatten_array_interface-field"><a class="header" href="#the-flatten_array_interface-field">The <code>flatten_array_interface</code> field</a></h2>
<p>If <code>flatten_array_interface</code> is set true, multi-demensional array instance/modport is flattened into a single demensional array.
Some EDA tools do not support multi-demensional array instance/modport and this field is for such EDA tools.
This is <code>false</code> by default.</p>
<pre><code class="language-toml">[build]
flatten_array_interface = true
</code></pre>
<p>Example:</p>
<p>Veryl code</p>
<pre><code class="language-veryl">module ModuleA (
    a_if: modport InterfaceA::mp [2, 3],
) {
    for i in 0..2 :g {
        for j in 0..3 :g {
            assign a_if[i][j].a = 0;
        }
    }
}
</code></pre>
<p>Generated SystemVerilog code with <code>flatten_array_interface</code> = true</p>
<pre><code class="language-verilog">module veryl_testcase_ModuleA (
    veryl_testcase_InterfaceA.mp a_if [0:(2)*(3)-1]
);
    for (genvar i = 0; i &lt; 2; i++) begin :g
        for (genvar j = 0; j &lt; 3; j++) begin :g
            always_comb a_if[(i)*(3)+(j)].a = 0;
        end
    end
endmodule
</code></pre>
<h2 id="the-exclude_std-field"><a class="header" href="#the-exclude_std-field">The <code>exclude_std</code> field</a></h2>
<p>If <code>exclude_std</code> is set to <code>true</code>, standard library will not be included.</p>
<pre><code class="language-toml">[build]
exclude_std = true
</code></pre>
<h2 id="the-emit_cond_type-field"><a class="header" href="#the-emit_cond_type-field">The <code>emit_cond_type</code> field</a></h2>
<p>If <code>emit_cond_type</code> is set to <code>true</code>, condition type like <code>unique</code>, <code>unique0</code> and <code>priority</code> is emitted.</p>
<pre><code class="language-toml">[build]
emit_cond_type = true
</code></pre>
<h2 id="the-instance_depth_limit-field"><a class="header" href="#the-instance_depth_limit-field">The <code>instance_depth_limit</code> field</a></h2>
<p><code>instance_depth_limit</code> is the maximum depth of instance hierarchy. The default value is 128.</p>
<pre><code class="language-toml">[build]
instance_depth_limit = 256
</code></pre>
<h2 id="the-instance_total_limit-field"><a class="header" href="#the-instance_total_limit-field">The <code>instance_total_limit</code> field</a></h2>
<p><code>instance_total_limit</code> is the maximum sub-instances in a module. The default value is 1048576.</p>
<pre><code class="language-toml">[build]
instance_total_limit = 256
</code></pre>
<h2 id="the-evaluate_size_limit-field"><a class="header" href="#the-evaluate_size_limit-field">The <code>evaluate_size_limit</code> field</a></h2>
<p><code>evaluate_size_limit</code> is the maximum size which is evaluated by semantic analyzer. The default value is 1048576.
This is applied to the size of <code>bit</code>/<code>logic</code>, loop count, and so on.</p>
<pre><code class="language-toml">[build]
evaluate_size_limit = 256
</code></pre>
<h2 id="the-evaluate_array_limit-field"><a class="header" href="#the-evaluate_array_limit-field">The <code>evaluate_array_limit</code> field</a></h2>
<p><code>evaluate_array_limit</code> is the maximum array size which enables to trace unassigned. The default value is 128.
The array having size over this limit is excluded from the targets of unassigned checking.</p>
<pre><code class="language-toml">[build]
evaluate_size_limit = 256
</code></pre>
<h2 id="the-error_count_limit-field"><a class="header" href="#the-error_count_limit-field">The <code>error_count_limit</code> field</a></h2>
<p>Specify the maximum number of error messages to display. To show all messages, leave this field blank or set the value to 0.</p>
<pre><code class="language-toml">[build]
error_count_limit = 10
</code></pre>
<h2 id="the-incremental-field"><a class="header" href="#the-incremental-field">The <code>incremental</code> field</a></h2>
<p>If <code>incremental</code> is set to <code>true</code>, Veryl compiler re-generates only files related outdated files.
The default value is <code>false</code>.</p>
<pre><code class="language-toml">[build]
incremental = true
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="format"><a class="header" href="#format">Format</a></h1>
<p><code>[format]</code> section specifies the configuration for formatter like below:</p>
<pre><code class="language-toml">[format]
indent_width = 4
</code></pre>
<h2 id="available-configurations"><a class="header" href="#available-configurations">Available configurations</a></h2>
<div class="table-wrapper"><table><thead><tr><th>Configuration</th><th>Value</th><th>Default</th><th>Description</th></tr></thead><tbody>
<tr><td>indent_width</td><td>integer</td><td>4</td><td>indent width by space</td></tr>
<tr><td>vertical_align</td><td>boolean</td><td>true</td><td>enable vertial align</td></tr>
</tbody></table>
</div><div style="break-before: page; page-break-before: always;"></div><h1 id="lint"><a class="header" href="#lint">Lint</a></h1>
<p><code>[lint]</code> section specifies the configuration for linter like below:</p>
<pre><code class="language-toml">[lint.naming]
case_enum = "snake"
</code></pre>
<h2 id="available-configurations-1"><a class="header" href="#available-configurations-1">Available configurations</a></h2>
<h3 id="the-lintnaming-section"><a class="header" href="#the-lintnaming-section">The <code>[lint.naming]</code> section</a></h3>
<p>This section contains configurations of naming conventions.</p>
<div class="table-wrapper"><table><thead><tr><th>Configuration</th><th>Value</th><th>Description</th></tr></thead><tbody>
<tr><td>case_enum</td><td>case type<sup class="footnote-reference" id="fr-casetype-1"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>enum</code></td></tr>
<tr><td>case_function</td><td>case type<sup class="footnote-reference" id="fr-casetype-2"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>function</code></td></tr>
<tr><td>case_function_inout</td><td>case type<sup class="footnote-reference" id="fr-casetype-3"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>inout</code> argument</td></tr>
<tr><td>case_function_input</td><td>case type<sup class="footnote-reference" id="fr-casetype-4"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>input</code> argument</td></tr>
<tr><td>case_function_output</td><td>case type<sup class="footnote-reference" id="fr-casetype-5"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>output</code> argument</td></tr>
<tr><td>case_instance</td><td>case type<sup class="footnote-reference" id="fr-casetype-6"><a href="#footnote-casetype">1</a></sup></td><td>case style of instance</td></tr>
<tr><td>case_interface</td><td>case type<sup class="footnote-reference" id="fr-casetype-7"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>interface</code></td></tr>
<tr><td>case_modport</td><td>case type<sup class="footnote-reference" id="fr-casetype-8"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>modport</code></td></tr>
<tr><td>case_module</td><td>case type<sup class="footnote-reference" id="fr-casetype-9"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>module</code></td></tr>
<tr><td>case_package</td><td>case type<sup class="footnote-reference" id="fr-casetype-10"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>package</code></td></tr>
<tr><td>case_parameter</td><td>case type<sup class="footnote-reference" id="fr-casetype-11"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>parameter</code></td></tr>
<tr><td>case_port_inout</td><td>case type<sup class="footnote-reference" id="fr-casetype-12"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>inout</code> port</td></tr>
<tr><td>case_port_input</td><td>case type<sup class="footnote-reference" id="fr-casetype-13"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>input</code> port</td></tr>
<tr><td>case_port_modport</td><td>case type<sup class="footnote-reference" id="fr-casetype-14"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>modport</code> port</td></tr>
<tr><td>case_port_output</td><td>case type<sup class="footnote-reference" id="fr-casetype-15"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>output</code> port</td></tr>
<tr><td>case_reg</td><td>case type<sup class="footnote-reference" id="fr-casetype-16"><a href="#footnote-casetype">1</a></sup></td><td>case style of register type variable<sup class="footnote-reference" id="fr-reg-1"><a href="#footnote-reg">2</a></sup></td></tr>
<tr><td>case_struct</td><td>case type<sup class="footnote-reference" id="fr-casetype-17"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>struct</code></td></tr>
<tr><td>case_union</td><td>case type<sup class="footnote-reference" id="fr-casetype-18"><a href="#footnote-casetype">1</a></sup></td><td>case style of <code>union</code></td></tr>
<tr><td>case_var</td><td>case type<sup class="footnote-reference" id="fr-casetype-19"><a href="#footnote-casetype">1</a></sup></td><td>case style of variable</td></tr>
<tr><td>case_wire</td><td>case type<sup class="footnote-reference" id="fr-casetype-20"><a href="#footnote-casetype">1</a></sup></td><td>case style of wire type variable<sup class="footnote-reference" id="fr-wire-1"><a href="#footnote-wire">3</a></sup></td></tr>
<tr><td>prefix_enum</td><td>string</td><td>prefix of <code>enum</code></td></tr>
<tr><td>prefix_function</td><td>string</td><td>prefix of <code>function</code></td></tr>
<tr><td>prefix_function_inout</td><td>string</td><td>prefix of <code>inout</code> argument</td></tr>
<tr><td>prefix_function_input</td><td>string</td><td>prefix of <code>input</code> argument</td></tr>
<tr><td>prefix_function_output</td><td>string</td><td>prefix of <code>output</code> argument</td></tr>
<tr><td>prefix_instance</td><td>string</td><td>prefix of instance</td></tr>
<tr><td>prefix_interface</td><td>string</td><td>prefix of <code>interface</code></td></tr>
<tr><td>prefix_modport</td><td>string</td><td>prefix of <code>modport</code></td></tr>
<tr><td>prefix_module</td><td>string</td><td>prefix of <code>module</code></td></tr>
<tr><td>prefix_package</td><td>string</td><td>prefix of <code>package</code></td></tr>
<tr><td>prefix_parameter</td><td>string</td><td>prefix of <code>parameter</code></td></tr>
<tr><td>prefix_port_inout</td><td>string</td><td>prefix of <code>inout</code> port</td></tr>
<tr><td>prefix_port_input</td><td>string</td><td>prefix of <code>input</code> port</td></tr>
<tr><td>prefix_port_modport</td><td>string</td><td>prefix of <code>modport</code> port</td></tr>
<tr><td>prefix_port_output</td><td>string</td><td>prefix of <code>output</code> port</td></tr>
<tr><td>prefix_reg</td><td>string</td><td>prefix of register type variable<sup class="footnote-reference" id="fr-reg-2"><a href="#footnote-reg">2</a></sup></td></tr>
<tr><td>prefix_struct</td><td>string</td><td>prefix of <code>struct</code></td></tr>
<tr><td>prefix_union</td><td>string</td><td>prefix of <code>union</code></td></tr>
<tr><td>prefix_var</td><td>string</td><td>prefix of variable</td></tr>
<tr><td>prefix_wire</td><td>string</td><td>prefix of wire type variable<sup class="footnote-reference" id="fr-wire-2"><a href="#footnote-wire">3</a></sup></td></tr>
<tr><td>suffix_enum</td><td>string</td><td>suffix of <code>enum</code></td></tr>
<tr><td>suffix_function</td><td>string</td><td>suffix of <code>function</code></td></tr>
<tr><td>suffix_function_inout</td><td>string</td><td>suffix of <code>inout</code> argument</td></tr>
<tr><td>suffix_function_input</td><td>string</td><td>suffix of <code>input</code> argument</td></tr>
<tr><td>suffix_function_output</td><td>string</td><td>suffix of <code>output</code> argument</td></tr>
<tr><td>suffix_instance</td><td>string</td><td>suffix of instance</td></tr>
<tr><td>suffix_interface</td><td>string</td><td>suffix of <code>interface</code></td></tr>
<tr><td>suffix_modport</td><td>string</td><td>suffix of <code>modport</code></td></tr>
<tr><td>suffix_module</td><td>string</td><td>suffix of <code>module</code></td></tr>
<tr><td>suffix_package</td><td>string</td><td>suffix of <code>package</code></td></tr>
<tr><td>suffix_parameter</td><td>string</td><td>suffix of <code>parameter</code></td></tr>
<tr><td>suffix_port_inout</td><td>string</td><td>suffix of <code>inout</code> port</td></tr>
<tr><td>suffix_port_input</td><td>string</td><td>suffix of <code>input</code> port</td></tr>
<tr><td>suffix_port_modport</td><td>string</td><td>suffix of <code>modport</code> port</td></tr>
<tr><td>suffix_port_output</td><td>string</td><td>suffix of <code>output</code> port</td></tr>
<tr><td>suffix_reg</td><td>string</td><td>suffix of register type variable<sup class="footnote-reference" id="fr-reg-3"><a href="#footnote-reg">2</a></sup></td></tr>
<tr><td>suffix_struct</td><td>string</td><td>suffix of <code>struct</code></td></tr>
<tr><td>suffix_union</td><td>string</td><td>suffix of <code>union</code></td></tr>
<tr><td>suffix_var</td><td>string</td><td>suffix of variable</td></tr>
<tr><td>suffix_wire</td><td>string</td><td>suffix of wire type variable<sup class="footnote-reference" id="fr-wire-3"><a href="#footnote-wire">3</a></sup></td></tr>
<tr><td>re_forbidden_enum</td><td>regex<sup class="footnote-reference" id="fr-regex-1"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>enum</code></td></tr>
<tr><td>re_forbidden_function</td><td>regex<sup class="footnote-reference" id="fr-regex-2"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>function</code></td></tr>
<tr><td>re_forbidden_function_inout</td><td>regex<sup class="footnote-reference" id="fr-regex-3"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>inout</code> argument</td></tr>
<tr><td>re_forbidden_function_input</td><td>regex<sup class="footnote-reference" id="fr-regex-4"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>input</code> argument</td></tr>
<tr><td>re_forbidden_function_output</td><td>regex<sup class="footnote-reference" id="fr-regex-5"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>output</code> argument</td></tr>
<tr><td>re_forbidden_instance</td><td>regex<sup class="footnote-reference" id="fr-regex-6"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of instance</td></tr>
<tr><td>re_forbidden_interface</td><td>regex<sup class="footnote-reference" id="fr-regex-7"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>interface</code></td></tr>
<tr><td>re_forbidden_modport</td><td>regex<sup class="footnote-reference" id="fr-regex-8"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>modport</code></td></tr>
<tr><td>re_forbidden_module</td><td>regex<sup class="footnote-reference" id="fr-regex-9"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>module</code></td></tr>
<tr><td>re_forbidden_package</td><td>regex<sup class="footnote-reference" id="fr-regex-10"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>package</code></td></tr>
<tr><td>re_forbidden_parameter</td><td>regex<sup class="footnote-reference" id="fr-regex-11"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>parameter</code></td></tr>
<tr><td>re_forbidden_port_inout</td><td>regex<sup class="footnote-reference" id="fr-regex-12"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>inout</code> port</td></tr>
<tr><td>re_forbidden_port_input</td><td>regex<sup class="footnote-reference" id="fr-regex-13"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>input</code> port</td></tr>
<tr><td>re_forbidden_port_modport</td><td>regex<sup class="footnote-reference" id="fr-regex-14"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>modport</code> port</td></tr>
<tr><td>re_forbidden_port_output</td><td>regex<sup class="footnote-reference" id="fr-regex-15"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>output</code> port</td></tr>
<tr><td>re_forbidden_reg</td><td>regex<sup class="footnote-reference" id="fr-regex-16"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of register type variable<sup class="footnote-reference" id="fr-reg-4"><a href="#footnote-reg">2</a></sup></td></tr>
<tr><td>re_forbidden_struct</td><td>regex<sup class="footnote-reference" id="fr-regex-17"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>struct</code></td></tr>
<tr><td>re_forbidden_union</td><td>regex<sup class="footnote-reference" id="fr-regex-18"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of <code>union</code></td></tr>
<tr><td>re_forbidden_var</td><td>regex<sup class="footnote-reference" id="fr-regex-19"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of variable</td></tr>
<tr><td>re_forbidden_wire</td><td>regex<sup class="footnote-reference" id="fr-regex-20"><a href="#footnote-regex">4</a></sup></td><td>regex forbidden of wire type variable<sup class="footnote-reference" id="fr-wire-4"><a href="#footnote-wire">3</a></sup></td></tr>
<tr><td>re_required_enum</td><td>regex<sup class="footnote-reference" id="fr-regex-21"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>enum</code></td></tr>
<tr><td>re_required_function</td><td>regex<sup class="footnote-reference" id="fr-regex-22"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>function</code></td></tr>
<tr><td>re_required_function_inout</td><td>regex<sup class="footnote-reference" id="fr-regex-23"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>inout</code> argument</td></tr>
<tr><td>re_required_function_input</td><td>regex<sup class="footnote-reference" id="fr-regex-24"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>input</code> argument</td></tr>
<tr><td>re_required_function_output</td><td>regex<sup class="footnote-reference" id="fr-regex-25"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>output</code> argument</td></tr>
<tr><td>re_required_instance</td><td>regex<sup class="footnote-reference" id="fr-regex-26"><a href="#footnote-regex">4</a></sup></td><td>regex required of instance</td></tr>
<tr><td>re_required_interface</td><td>regex<sup class="footnote-reference" id="fr-regex-27"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>interface</code></td></tr>
<tr><td>re_required_modport</td><td>regex<sup class="footnote-reference" id="fr-regex-28"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>modport</code></td></tr>
<tr><td>re_required_module</td><td>regex<sup class="footnote-reference" id="fr-regex-29"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>module</code></td></tr>
<tr><td>re_required_package</td><td>regex<sup class="footnote-reference" id="fr-regex-30"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>package</code></td></tr>
<tr><td>re_required_parameter</td><td>regex<sup class="footnote-reference" id="fr-regex-31"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>parameter</code></td></tr>
<tr><td>re_required_port_inout</td><td>regex<sup class="footnote-reference" id="fr-regex-32"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>inout</code> port</td></tr>
<tr><td>re_required_port_input</td><td>regex<sup class="footnote-reference" id="fr-regex-33"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>input</code> port</td></tr>
<tr><td>re_required_port_modport</td><td>regex<sup class="footnote-reference" id="fr-regex-34"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>modport</code> port</td></tr>
<tr><td>re_required_port_output</td><td>regex<sup class="footnote-reference" id="fr-regex-35"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>output</code> port</td></tr>
<tr><td>re_required_reg</td><td>regex<sup class="footnote-reference" id="fr-regex-36"><a href="#footnote-regex">4</a></sup></td><td>regex required of register type variable<sup class="footnote-reference" id="fr-reg-5"><a href="#footnote-reg">2</a></sup></td></tr>
<tr><td>re_required_struct</td><td>regex<sup class="footnote-reference" id="fr-regex-37"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>struct</code></td></tr>
<tr><td>re_required_union</td><td>regex<sup class="footnote-reference" id="fr-regex-38"><a href="#footnote-regex">4</a></sup></td><td>regex required of <code>union</code></td></tr>
<tr><td>re_required_var</td><td>regex<sup class="footnote-reference" id="fr-regex-39"><a href="#footnote-regex">4</a></sup></td><td>regex required of variable</td></tr>
<tr><td>re_required_wire</td><td>regex<sup class="footnote-reference" id="fr-regex-40"><a href="#footnote-regex">4</a></sup></td><td>regex required of wire type variable<sup class="footnote-reference" id="fr-wire-5"><a href="#footnote-wire">3</a></sup></td></tr>
</tbody></table>
</div>
<ul>
<li><code>"snake"</code> – snake_case</li>
<li><code>"screaming_snake"</code> – SCREAMING_SNAKE_CASE</li>
<li><code>"lower_camel"</code> – lowerCamelCase</li>
<li><code>"upper_camel"</code> – UpperCamelCase</li>
</ul>
<hr>
<ol class="footnote-definition"><li id="footnote-casetype">
<p>The available values are <a href="#fr-casetype-1">↩</a> <a href="#fr-casetype-2">↩2</a> <a href="#fr-casetype-3">↩3</a> <a href="#fr-casetype-4">↩4</a> <a href="#fr-casetype-5">↩5</a> <a href="#fr-casetype-6">↩6</a> <a href="#fr-casetype-7">↩7</a> <a href="#fr-casetype-8">↩8</a> <a href="#fr-casetype-9">↩9</a> <a href="#fr-casetype-10">↩10</a> <a href="#fr-casetype-11">↩11</a> <a href="#fr-casetype-12">↩12</a> <a href="#fr-casetype-13">↩13</a> <a href="#fr-casetype-14">↩14</a> <a href="#fr-casetype-15">↩15</a> <a href="#fr-casetype-16">↩16</a> <a href="#fr-casetype-17">↩17</a> <a href="#fr-casetype-18">↩18</a> <a href="#fr-casetype-19">↩19</a> <a href="#fr-casetype-20">↩20</a></p>
</li>
<li id="footnote-reg">
<p>Register type means that the variable is assigned in <code>always_ff</code>. It will be mapped to flip-flop in synthesis phase. <a href="#fr-reg-1">↩</a> <a href="#fr-reg-2">↩2</a> <a href="#fr-reg-3">↩3</a> <a href="#fr-reg-4">↩4</a> <a href="#fr-reg-5">↩5</a></p>
</li>
<li id="footnote-wire">
<p>Wire type means that the variable is assigned in <code>always_comb</code>. It will be mapped to wire in synthesis phase. <a href="#fr-wire-1">↩</a> <a href="#fr-wire-2">↩2</a> <a href="#fr-wire-3">↩3</a> <a href="#fr-wire-4">↩4</a> <a href="#fr-wire-5">↩5</a></p>
</li>
<li id="footnote-regex">
<p>Regular expression string like <code>".*"</code>. The available syntax is <a href="https://docs.rs/regex/latest/regex/#syntax">here</a>. <a href="#fr-regex-1">↩</a> <a href="#fr-regex-2">↩2</a> <a href="#fr-regex-3">↩3</a> <a href="#fr-regex-4">↩4</a> <a href="#fr-regex-5">↩5</a> <a href="#fr-regex-6">↩6</a> <a href="#fr-regex-7">↩7</a> <a href="#fr-regex-8">↩8</a> <a href="#fr-regex-9">↩9</a> <a href="#fr-regex-10">↩10</a> <a href="#fr-regex-11">↩11</a> <a href="#fr-regex-12">↩12</a> <a href="#fr-regex-13">↩13</a> <a href="#fr-regex-14">↩14</a> <a href="#fr-regex-15">↩15</a> <a href="#fr-regex-16">↩16</a> <a href="#fr-regex-17">↩17</a> <a href="#fr-regex-18">↩18</a> <a href="#fr-regex-19">↩19</a> <a href="#fr-regex-20">↩20</a> <a href="#fr-regex-21">↩21</a> <a href="#fr-regex-22">↩22</a> <a href="#fr-regex-23">↩23</a> <a href="#fr-regex-24">↩24</a> <a href="#fr-regex-25">↩25</a> <a href="#fr-regex-26">↩26</a> <a href="#fr-regex-27">↩27</a> <a href="#fr-regex-28">↩28</a> <a href="#fr-regex-29">↩29</a> <a href="#fr-regex-30">↩30</a> <a href="#fr-regex-31">↩31</a> <a href="#fr-regex-32">↩32</a> <a href="#fr-regex-33">↩33</a> <a href="#fr-regex-34">↩34</a> <a href="#fr-regex-35">↩35</a> <a href="#fr-regex-36">↩36</a> <a href="#fr-regex-37">↩37</a> <a href="#fr-regex-38">↩38</a> <a href="#fr-regex-39">↩39</a> <a href="#fr-regex-40">↩40</a></p>
</li>
</ol><div style="break-before: page; page-break-before: always;"></div><h1 id="test"><a class="header" href="#test">Test</a></h1>
<p><code>[test]</code> section specifies the configuration for integrated unit test like below:</p>
<pre><code class="language-toml">[test]
simulator = "vcs"
</code></pre>
<h2 id="available-configurations-2"><a class="header" href="#available-configurations-2">Available configurations</a></h2>
<h2 id="the-test-section"><a class="header" href="#the-test-section">The <code>[test]</code> section</a></h2>
<h3 id="the-simulator-field"><a class="header" href="#the-simulator-field">The <code>simulator</code> field</a></h3>
<p>The <code>simulator</code> field specifies default simulator.
The available types are below:</p>
<ul>
<li><code>"verilator"</code></li>
<li><code>"vcs"</code></li>
<li><code>"dsim"</code></li>
<li><code>"vivado"</code></li>
</ul>
<h3 id="the-include_files-field"><a class="header" href="#the-include_files-field">The <code>include_files</code> field</a></h3>
<p>The <code>include_files</code> field specifies extra files used for simulation.</p>
<pre><code class="language-toml">[test]
include_files = ["test/mem.hex"]
</code></pre>
<h3 id="the-waveform_target-field"><a class="header" href="#the-waveform_target-field">The <code>waveform_target</code> field</a></h3>
<p>The <code>waveform_target</code> field specifies where the generated waveforms will be placed at.
The available types are below:</p>
<ul>
<li><code>target</code> – as the same directory as the target code</li>
<li><code>directory</code> – specified directory</li>
</ul>
<p>If you want to use <code>directory</code>, you should specify the target path by <code>path</code> key.</p>
<pre><code class="language-toml">[test]
waveform_target = {type = "directory", path = "[dst dir]"}
</code></pre>
<h3 id="the-waveform_format-field"><a class="header" href="#the-waveform_format-field">The <code>waveform_format</code> field</a></h3>
<p>The <code>waveform_format</code> field specifies in which format the waveform will be dumped.
The available formats are:</p>
<ul>
<li><code>vcd</code> – The default value and most readable format across all vendors. But also not very feature rich</li>
<li><code>fst</code> – This format has some more features, e.g. printing enum values instead of integers. <code>gtkwave</code> and <code>surfer</code> can read this format.</li>
</ul>
<h2 id="the-testverilator-section"><a class="header" href="#the-testverilator-section">The <code>[test.verilator]</code> section</a></h2>
<p>This section contains configurations of test by Verilator.</p>
<div class="table-wrapper"><table><thead><tr><th>Configuration</th><th>Value</th><th>Description</th></tr></thead><tbody>
<tr><td>compile_args</td><td>[string]</td><td>additional arguments to <code>verilator</code> command</td></tr>
<tr><td>simulate_args</td><td>[string]</td><td>additional arguments to simulation binary</td></tr>
</tbody></table>
</div>
<h2 id="the-testvcs-section"><a class="header" href="#the-testvcs-section">The <code>[test.vcs]</code> section</a></h2>
<p>This section contains configurations of test by VCS.</p>
<div class="table-wrapper"><table><thead><tr><th>Configuration</th><th>Value</th><th>Description</th></tr></thead><tbody>
<tr><td>compile_args</td><td>[string]</td><td>additional arguments to <code>vcs</code> command</td></tr>
<tr><td>simulate_args</td><td>[string]</td><td>additional arguments to simulation binary</td></tr>
</tbody></table>
</div>
<h2 id="the-testdsim-section"><a class="header" href="#the-testdsim-section">The <code>[test.dsim]</code> section</a></h2>
<p>This section contains configurations of test by DSim.</p>
<div class="table-wrapper"><table><thead><tr><th>Configuration</th><th>Value</th><th>Description</th></tr></thead><tbody>
<tr><td>compile_args</td><td>[string]</td><td>additional arguments to <code>dsim</code> command for compilation</td></tr>
<tr><td>simulate_args</td><td>[string]</td><td>additional arguments to <code>dsim</code> command for simulation</td></tr>
</tbody></table>
</div>
<h2 id="the-testvivado-section"><a class="header" href="#the-testvivado-section">The <code>[test.vivado]</code> section</a></h2>
<p>This section contains configurations of test by Vivado.</p>
<div class="table-wrapper"><table><thead><tr><th>Configuration</th><th>Value</th><th>Description</th></tr></thead><tbody>
<tr><td>compile_args</td><td>[string]</td><td>additional arguments to <code>xvlog</code> command</td></tr>
<tr><td>elaborate_args</td><td>[string]</td><td>additional arguments to <code>xelab</code> command</td></tr>
<tr><td>simulate_args</td><td>[string]</td><td>additional arguments to <code>xsim</code> command</td></tr>
</tbody></table>
</div><div style="break-before: page; page-break-before: always;"></div><h1 id="publish"><a class="header" href="#publish">Publish</a></h1>
<p><code>[publish]</code> section specifies the configuration for publishing a project like below:</p>
<pre><code class="language-toml">[publish]
bump_commit = true
bump_commit_message = "Bump"
</code></pre>
<h3 id="available-configurations-3"><a class="header" href="#available-configurations-3">Available configurations</a></h3>
<div class="table-wrapper"><table><thead><tr><th>Configuration</th><th>Value</th><th>Default</th><th>Description</th></tr></thead><tbody>
<tr><td>bump_commit</td><td>boolean</td><td>false</td><td>automatic commit after bump</td></tr>
<tr><td>publish_commit</td><td>boolean</td><td>false</td><td>automatic commit after publish</td></tr>
<tr><td>bump_commit_mesasge</td><td>string</td><td>“chore: Bump version”</td><td>commit message after bump</td></tr>
<tr><td>publish_commit_mesasge</td><td>string</td><td>“chore: Publish”</td><td>commit message after publish</td></tr>
</tbody></table>
</div><div style="break-before: page; page-break-before: always;"></div><h1 id="dependencies"><a class="header" href="#dependencies">Dependencies</a></h1>
<p>If you want to add other Veryl projects to dependencies of your project, you can add them to <code>[dependencies]</code> section in <code>Veryl.toml</code>.
The left hand side of entry is the project name of the dependency, and the right hand side is the source and version.
<code>github</code> is a syntax sugger to refer a repository on GitHub. Instead of it, <code>git</code> with a full URL can be used.</p>
<pre><code class="language-toml">[dependencies]
veryl_sample = {github = "veryl-lang/veryl_sample", version = "0.1.0"}

# This is as the same as above
veryl_sample = {git = "https://github.com/veryl-lang/veryl_sample", version = "0.1.0"}
</code></pre>
<p>By default, the namespace of the dependency is the same as the project name of the dependency.
If you want to specify a namespace through the left hand side, you should specify the project name through <code>project</code> field.</p>
<pre><code class="language-toml">[dependencies]
veryl_sample_alt = {github = "veryl-lang/veryl_sample", project = "veryl_sample", version = "0.2.0"}
</code></pre>
<p>Inner projects in a repository can be used like below:</p>
<pre><code class="language-toml">[dependencies]
inner_prj1 = {github = "veryl-lang/veryl_sample", version = "0.1.0"}
inner_prj2 = {github = "veryl-lang/veryl_sample", version = "0.1.0"}
inner_prj3 = {github = "veryl-lang/veryl_sample", version = "0.1.0"}
</code></pre>
<h2 id="usage-of-dependency"><a class="header" href="#usage-of-dependency">Usage of dependency</a></h2>
<p>After adding dependencies to <code>Veryl.toml</code>, you can use <code>module</code>, <code>interface</code> and <code>package</code> in the dependencies.
The following example uses <code>delay</code> module in the <code>veryl_sample</code> dependency.</p>
<pre><code class="language-veryl">module ModuleA (
    i_clk: input  clock,
    i_rst: input  reset,
    i_d  : input  logic,
    o_d  : output logic,
) {
    inst u_delay: veryl_sample::delay (
        i_clk,
        i_rst,
        i_d  ,
        o_d  ,
    );
}
</code></pre>
<blockquote>
<p>Note: The result of play button in the above code is not exact because it doesn’t use dependency resolution.
Actually the module name becomes <code>veryl_sample_delay</code></p>
</blockquote>
<h2 id="version-requirement"><a class="header" href="#version-requirement">Version Requirement</a></h2>
<p>The <code>version</code> field of <code>[dependencies]</code> section shows version requirement.
For example, <code>version = "0.1.0"</code> means the latest version which has compatibility with <code>0.1.0</code>.
The compatibility is judged by <a href="https://semver.org/">Semantic Versioning</a>.
A version is constructed from the following three parts.</p>
<ul>
<li><code>MAJOR</code> version when you make incompatible API changes</li>
<li><code>MINOR</code> version when you add functionality in a backwards compatible manner</li>
<li><code>PATCH</code> version when you make backwards compatible bug fixes</li>
</ul>
<p>If <code>MAJOR</code> version is <code>0</code>, <code>MINOR</code> is interpreted as incompatible changes.</p>
<p>If there are <code>0.1.0</code> and <code>0.1.1</code> and <code>0.2.0</code>, <code>0.1.1</code> will be selected.
This is because</p>
<ul>
<li><code>0.1.0</code> is compatible with <code>0.1.0</code>.</li>
<li><code>0.1.1</code> is compatible with <code>0.1.0</code>.</li>
<li><code>0.2.0</code> is not compatible with <code>0.1.0</code>.</li>
<li><code>0.1.1</code> is the latest in the compatible versions.</li>
</ul>
<p>The <code>version</code> field allows other version requirement representation like <code>=0.1.0</code>.
Please see version requirement of Rust for detailed information: <a href="https://doc.rust-lang.org/cargo/reference/specifying-dependencies.html#specifying-dependencies-from-cratesio">Specifying Dependencies</a>.</p>
<h2 id="relative-path-dependency"><a class="header" href="#relative-path-dependency">Relative path dependency</a></h2>
<p>For local development, dependency to a local file path is useful in some cases.
Relative path dependency can be specified like below:</p>
<pre><code class="language-toml">[dependencies]
veryl_sample = {path = "../../veryl_sample"}
</code></pre>
<p>If there are relative path dependencies in a project, the project can’t be published through <code>veryl publish</code>.</p>
<h2 id="override-by-local-path"><a class="header" href="#override-by-local-path">Override by local path</a></h2>
<p>Sometimes, using dependencies of locally modified version becomes necessary.
In the case, overriding dependencies by local path can be used like below:</p>
<pre><code class="language-toml">[dependencies]
veryl_sample = {github = "veryl-lang/veryl_sample", version = "0.1.0", path = "../veryl_sample"}
</code></pre>
<p>This means that if there is <code>../veryl_sample</code>, it is used, and if not, it is pulled from the Git repository.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="publish-project"><a class="header" href="#publish-project">Publish Project</a></h1>
<p>To publish your project, <code>veryl publish</code> can be used.
Publising means to associate a version with a git revision.</p>
<pre><code>$ veryl publish
[INFO ]   Publishing release (0.2.1 @ 297bc6b24c5ceca9e648c3ea5e01011c67d7efe7)
[INFO ]      Writing metadata ([path to project]/Veryl.pub)
</code></pre>
<p><code>veryl publish</code> generates <code>Veryl.pub</code> which contains published version information like below.</p>
<pre><code class="language-toml">[[releases]]
version = "0.2.1"
revision = "297bc6b24c5ceca9e648c3ea5e01011c67d7efe7"
</code></pre>
<p>After generating <code>Veryl.pub</code>, publishing sequence is completed by git add, commit and push.
The git branch to be committed must be the default branch because Veryl search <code>Veryl.pub</code> in the default branch.</p>
<pre><code>$ git add Veryl.pub
$ git commit -m "Publish"
$ git push
</code></pre>
<p>If you enable automatic commit by <code>publish_commit</code> in <code>[publish]</code> section of <code>Veryl.toml</code>, git add and commit will be executed after publish.</p>
<pre><code>$ veryl publish
[INFO ]   Publishing release (0.2.1 @ 297bc6b24c5ceca9e648c3ea5e01011c67d7efe7)
[INFO ]      Writing metadata ([path to project]/Veryl.pub)
[INFO ]   Committing metadata ([path to project]/Veryl.pub)
</code></pre>
<h3 id="version-bump"><a class="header" href="#version-bump">Version Bump</a></h3>
<p>You can bump version with publish at the same time by <code>--bump</code> option.
As the same as publish, <code>bump_commit</code> in <code>[publish]</code> section of <code>Veryl.toml</code> can specify automatic commit after bump version.</p>
<pre><code>$ veryl publish --bump patch
[INFO ]      Bumping version (0.2.1 -&gt; 0.2.2)
[INFO ]     Updating version field ([path to project]/Veryl.toml)
[INFO ]   Committing metadata ([path to project]/Veryl.toml)
[INFO ]   Publishing release (0.2.2 @ 159dee3b3f93d3a999d8bac4c6d26d51476b178a)
[INFO ]      Writing metadata ([path to project]/Veryl.pub)
[INFO ]   Committing metadata ([path to project]/Veryl.pub)
</code></pre>
<h3 id="configuration"><a class="header" href="#configuration">Configuration</a></h3>
<p>The available configurations are <a href="06_development_environment/./01_project_configuration/05_publish.html">here</a>.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="directory-layout"><a class="header" href="#directory-layout">Directory Layout</a></h1>
<p>Veryl supports arbitrary directory layout.
This is because the optimal directory layout for an independent project and an integrated project within other projects is different.</p>
<p>In this section, we suggest some directory layout patterns.</p>
<h2 id="single-source-directory"><a class="header" href="#single-source-directory">Single source directory</a></h2>
<p>This pattern contains all sources in <code>src</code> directory.
In <code>src</code>, you can configure arbitrary sub directories.</p>
<pre><code>$ tree
.
|-- src
|   |-- module_a.veryl
|   `-- module_b
|       |-- module_b.veryl
|       `-- module_c.veryl
`-- Veryl.toml

2 directories, 4 files
</code></pre>
<p>Veryl gathers all <code>*.veryl</code> files and generates codes at the same directory as the source by default.
You can show the behavior explicitly by the following configuration.</p>
<pre><code class="language-toml">[build]
target = "source"
</code></pre>
<p>After <code>veryl build</code>, the directory structure will become below:</p>
<pre><code>$ tree
.
|-- dependencies
|-- prj.f
|-- src
|   |-- module_a.sv
|   |-- module_a.veryl
|   `-- module_b
|       |-- module_b.sv
|       |-- module_b.veryl
|       |-- module_c.sv
|       `-- module_c.veryl
`-- Veryl.toml

3 directories, 8 files
</code></pre>
<h2 id="single-source-and-target-directory"><a class="header" href="#single-source-and-target-directory">Single source and target directory</a></h2>
<p>If you want to place the generated codes into a directory, you can use <code>target</code> configure in <code>[build]</code> section of <code>Veryl.toml</code>.</p>
<pre><code class="language-toml">[build]
target = {type = "directory", path = "target"}
</code></pre>
<p>The directory layout of this configure will become below:</p>
<pre><code>$ tree
.
|-- dependencies
|-- prj.f
|-- src
|   |-- module_a.veryl
|   `-- module_b
|       |-- module_b.veryl
|       `-- module_c.veryl
|-- target
|   |-- module_a.sv
|   |-- module_b.sv
|   `-- module_c.sv
`-- Veryl.toml

4 directories, 8 files
</code></pre>
<h2 id="multi-source-directory"><a class="header" href="#multi-source-directory">Multi source directory</a></h2>
<p>If you want to add a veryl project to the existing SystemVerilog project, you can choose the following structure.</p>
<pre><code>$ tree
.
|-- dependencies
|-- module_a
|   |-- module_a.sv
|   `-- module_a.veryl
|-- module_b
|   |-- module_b.sv
|   |-- module_b.veryl
|   |-- module_c.sv
|   `-- module_c.veryl
|-- prj.f
|-- sv_module_x
|   `-- sv_module_x.sv
|-- sv_module_y
|   `-- sv_module_y.sv
`-- Veryl.toml

5 directories, 10 files
</code></pre>
<p>The generated <code>prj.f</code> lists all generated files. So you can use it along with the existing SystemVerilog filelists.</p>
<h2 id="about-gitignore"><a class="header" href="#about-gitignore">About <code>.gitignore</code></a></h2>
<p>Veryl provides the following <code>.gitignore</code> as the default value.
<code>.build</code> is used to record build information by Veryl compiler.</p>
<pre><code>.build/
</code></pre>
<p>Other patterns can be added by each projects.
The candidates of <code>.gitignore</code> is below:</p>
<ul>
<li><code>dependencies/</code></li>
<li><code>target/</code></li>
<li><code>*.sv</code></li>
<li><code>*.f</code></li>
</ul>
<div style="break-before: page; page-break-before: always;"></div><h1 id="formatter"><a class="header" href="#formatter">Formatter</a></h1>
<p>Source code can be formatted by <code>veryl fmt</code> command.
Alternatively, language server support formatting through <code>textDocument/formatting</code> request.</p>
<p>The available configurations are <a href="06_development_environment/./01_project_configuration/02_format.html">here</a>.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="linter"><a class="header" href="#linter">Linter</a></h1>
<p>Lint check is executed at <code>veryl check</code> or <code>veryl build</code>.
Alternatively, language server checks lint in real time.</p>
<p>The available configurations are <a href="06_development_environment/./01_project_configuration/03_lint.html">here</a>.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="simulator"><a class="header" href="#simulator">Simulator</a></h1>
<p>Test by RTL simulator is executed through <code>veryl test</code>.
Supported simulators are below:</p>
<ul>
<li><a href="https://www.veripool.org/verilator/">Verilator</a></li>
<li><a href="https://www.synopsys.com/verification/simulation/vcs.html">Synopsys VCS</a></li>
<li><a href="https://altair.com/dsim">Altair DSim</a></li>
<li><a href="https://www.xilinx.com/products/design-tools/vivado/verification.html">AMD Vivado Simulator</a></li>
</ul>
<p>Verilator is the default simulator.
If no simulator is specified through <code>Veryl.toml</code> and command-line option, it will be used.</p>
<p>The available configurations are <a href="06_development_environment/./01_project_configuration/04_test.html">here</a>.</p>
<h2 id="cocotb"><a class="header" href="#cocotb">cocotb</a></h2>
<p><code>cocotb</code> tests require <code>python3</code> environment in which <code>cocotb</code> is installed.
The supported version of <code>cocotb</code> is 1.9.x and 2.0.x.</p>
<p>For example, it can be installed by the following command.</p>
<pre><code class="language-console">$ pip3 install cocotb==2.0.0
</code></pre>
<p>As simulator backend, Verilator is only supported.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="language-server"><a class="header" href="#language-server">Language Server</a></h1>
<p><code>veryl-ls</code> is a language server binary.
If you want to use it, editor configuration or plugin to use it is required.</p>
<p>The available configurations are below.
These can be specified by each editor’s config.</p>
<div class="table-wrapper"><table><thead><tr><th>Configuration</th><th>Value</th><th>Default</th><th>Description</th></tr></thead><tbody>
<tr><td>useOperatorCompletion</td><td>boolean</td><td>false</td><td>use operator (e.g. ‘&gt;:’, ‘&gt;&gt;’) completion</td></tr>
</tbody></table>
</div><div style="break-before: page; page-break-before: always;"></div><h1 id="compatibility"><a class="header" href="#compatibility">Compatibility</a></h1>
<p>Some tools supporting SystemVerilog don’t support some features.
Code generation can be customized by configuration of <code>Veryl.toml</code> to support these tools.</p>
<h2 id="vivado"><a class="header" href="#vivado">Vivado</a></h2>
<h3 id="string-parameter"><a class="header" href="#string-parameter">String parameter</a></h3>
<p>Vivado don’t support <code>parameter</code> which is typed as <code>string</code>.</p>
<pre><code class="language-verilog">parameter string a = "A";
</code></pre>
<p>So you can use <code>implicit_parameter_types</code> like below:</p>
<pre><code class="language-toml">[build]
implicit_parameter_types = ["string"]
</code></pre>
<p>By the configuration, the generated code becomes like below:</p>
<pre><code class="language-verilog">parameter a = "A";
</code></pre>
<h2 id="quartus"><a class="header" href="#quartus">Quartus</a></h2>
<h3 id="inside-operator"><a class="header" href="#inside-operator"><code>inside</code> operator</a></h3>
<p>Quartus don’t support <code>inside</code> operator.
So you can use <code>expand_inside_operation</code> like below:</p>
<pre><code class="language-toml">[build]
expand_inside_operation = true
</code></pre>
<p>By the configuration, operations using <code>inside</code> operator will be expanded to logic using <code>==?</code> operator.</p>
<div style="break-before: page; page-break-before: always;"></div><h1 id="documentation"><a class="header" href="#documentation">Documentation</a></h1>
<p>Document of project can be generated by <code>veryl doc</code> command.
All public modules, interfaces and packages will be listed in it. (See <a href="06_development_environment/../05_language_reference/11_visibility.html">Visibility</a> )</p>
<p>If you want to add a detailed description, you can add documentation comment.
In the documentation comment, <a href="https://www.markdownguide.org">Markdown</a> syntax can be used.</p>
<p>The following formats are supported too.</p>
<ul>
<li>Waveform description based on <a href="https://wavedrom.com">WaveDrom</a></li>
<li>Diagram description based on <a href="https://mermaid.js.org">Mermaid</a></li>
</ul>
<p>Each syntax can be used in <code>wavedrom</code> and <code>mermaid</code> code block.</p>
<p>Please refer the following for the detailed syntax.</p>
<ul>
<li><a href="https://mermaid.js.org/ecosystem/tutorials.html">Tutorials | Mermaid</a></li>
<li><a href="https://wavedrom.com/tutorial.html">Hitchhiker’s Guide to the WaveDrom</a></li>
</ul>
<pre><code class="language-veryl playground">/// The detailed description of ModuleA
///
/// * list item0
/// * list item1
///
/// ```wavedrom
/// {signal: [
///   {name: 'clk', wave: 'p.....|...'},
///   {name: 'dat', wave: 'x.345x|=.x', data: ['head', 'body', 'tail', 'data']},
///   {name: 'req', wave: '0.1..0|1.0'},
///   {},
///   {name: 'ack', wave: '1.....|01.'}
///
/// ]}
/// ```
pub module ModuleA #(
    /// Data width
    param ParamA: u32 = 1,
    const ParamB: u32 = 1,
) (
    i_clk : input  clock        , /// Clock
    i_rst : input  reset        , /// Reset
    i_data: input  logic&lt;ParamA&gt;, /// Data input
    o_data: output logic&lt;ParamA&gt;, /// Data output
) {
    assign o_data = 0;
}
</code></pre>
<p>The available configurations are below.
These can be specified in <code>[doc]</code> section of <code>Veryl.toml</code>.</p>
<pre><code class="language-toml">[doc]
path = "document"
</code></pre>
<div class="table-wrapper"><table><thead><tr><th>Configuration</th><th>Value</th><th>Default</th><th>Description</th></tr></thead><tbody>
<tr><td>path</td><td>string</td><td>“doc”</td><td>path to output directory</td></tr>
</tbody></table>
</div><div style="break-before: page; page-break-before: always;"></div><h1 id="github-action"><a class="header" href="#github-action">GitHub Action</a></h1>
<p>The official GitHub action to download a prebuilt binary of Veryl is provided.</p>
<p><a href="https://github.com/marketplace/actions/setup-veryl">https://github.com/marketplace/actions/setup-veryl</a></p>
<p>The examples of GitHub action script are below:</p>
<ul>
<li>Format and build check</li>
</ul>
<pre><code class="language-yaml">name: Check
on: [push, pull_request]
jobs:
  check:
    runs-on: ubuntu-latest
    steps:
    - uses: actions/checkout@v4
    - uses: veryl-lang/setup-veryl@v1
    - run: veryl fmt --check
    - run: veryl check
</code></pre>
<ul>
<li>Publish document through GitHub Pages</li>
</ul>
<pre><code class="language-yaml">name: Deploy
on: [push]
jobs:
  deploy:
    runs-on: ubuntu-latest
    steps:
    - uses: actions/checkout@v4
    - uses: veryl-lang/setup-veryl@v1
    - run: veryl doc
    - uses: peaceiris/actions-gh-pages@v3
      with:
        github_token: ${{ secrets.GITHUB_TOKEN }}
        publish_dir: doc
</code></pre>
<ul>
<li>Test by <a href="https://www.veripool.org/verilator/">Verilator</a></li>
</ul>
<p>For this purpose, we provide GitHub action <a href="https://github.com/marketplace/actions/setup-verilator">veryl-lang/setup-verilator</a>.</p>
<pre><code class="language-yaml">name: Test
on: [push, pull_request]
jobs:
  test:
    runs-on: ubuntu-22.04
    steps:
    - uses: actions/checkout@v4
    - uses: veryl-lang/setup-veryl@v1
    - uses: veryl-lang/setup-verilator@v1
    - run: veryl test --sim verilator
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="source-map"><a class="header" href="#source-map">Source Map</a></h1>
<p>Source map is a file to be used for tracking location from SystemVerilog to Veryl.
By this file, a file path, line and column of SystemVerilog can be translated into the position in Veryl.</p>
<p>By default, Veryl generates source map at the same directory as generated SystemVerilog with <code>.sv.map</code> extension.
Source map generation can be configured through <a href="06_development_environment/./01_project_configuration/01_build.html#sourcemap-target"><code>sourcemap_target</code> field</a> in <code>Veryl.toml</code>.</p>
<p>The format of source map follows <a href="https://sourcemaps.info/spec.html">Source Map Revision 3</a>.
The convention of linking generated code to source map is almost the same as JavaScript, but relative path is used only:</p>
<pre><code class="language-verilog">//# sourceMappingURL=&lt;relative path&gt;
</code></pre>
<p>So, if there is the above comment at the end of a SystemVerilog file, it shows source map can be used.</p>
<h2 id="sourcemap-resolver"><a class="header" href="#sourcemap-resolver">sourcemap-resolver</a></h2>
<p><code>sourcemap-resolver</code> which is shipped together Veryl compiler can be used to annotate arbitrary text file like below:</p>
<pre><code>ERROR: [VRFC 10-4982] syntax error near 'endmodule' [/path/test.sv:23]
                                                     ^-- /path/test.veryl:18:18
</code></pre>
<p>The first line is the original text, and the second line is added by <code>sourcemap-resolver</code>.
The usage examples are below:</p>
<pre><code>$ sourcemap-resolver test.log      # annotate the existing log
$ [command] | sourcemap-resolver   # on-the-fly annotation by pipe
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="verylup"><a class="header" href="#verylup">verylup</a></h1>
<p><a href="https://github.com/veryl-lang/verylup">verylup</a> is the official toolchain installer of Veryl.
It eases to update and switch toolchains.</p>
<h2 id="update-toolchain"><a class="header" href="#update-toolchain">Update toolchain</a></h2>
<p>The following command updates Veryl toolchain and verylup to the latest version.</p>
<pre><code>verylup update
</code></pre>
<h2 id="install-a-specific-toolchain"><a class="header" href="#install-a-specific-toolchain">Install a specific toolchain</a></h2>
<p>If you want to use a specific version of Veryl, <code>verylup install</code> can be used.</p>
<pre><code>verylup install 0.12.0
</code></pre>
<p>After installing it, <code>+</code> version specifier can be used in <code>veryl</code> command like below:</p>
<pre><code>veryl +0.12.0 build
</code></pre>
<p>If you specify like <code>+0.12</code>, the latest version in <code>0.12.x</code> is selected.</p>
<h2 id="toolchain-override-for-directories"><a class="header" href="#toolchain-override-for-directories">Toolchain override for directories</a></h2>
<p>If you want to use a specific version of Veryl for specific directories, <code>verylup override</code> can be used.</p>
<pre><code>verylup override set 0.12.0
</code></pre>
<p><code>verylup override</code> can be executed in arbitrary directories in a Veryl project.
After this command, the default toolchain becomes <code>0.12.0</code> in the project.</p>
<h2 id="offline-installation"><a class="header" href="#offline-installation">Offline installation</a></h2>
<p>If you want to verylup on an environment without internet access, offline installation can be used.
The procedure of offline installation is below:</p>
<ul>
<li>Download the latest toolchain package from <a href="https://github.com/veryl-lang/veryl/releases">Veryl release page</a>.</li>
<li>Execute <code>veryl setup</code> with <code>--pkg</code> specification like the following command.</li>
</ul>
<pre><code>verylup setup --offline --pkg veryl-x86_64-linux.zip
</code></pre>
<p>If you want to update/install toolchain, <code>--pkg</code> specification is required as the same as setup.</p>
<pre><code>verylup update --pkg veryl-x86_64-linux.zip
verylup install 0.12.0 --pkg veryl-x86_64-linux.zip
</code></pre>
<h2 id="proxy"><a class="header" href="#proxy">Proxy</a></h2>
<p>Verylup refers the following environment variables for proxy configuration:</p>
<ul>
<li><code>HTTPS_PROXY</code></li>
<li><code>https_proxy</code></li>
<li><code>ALL_PROXY</code></li>
<li><code>all_proxy</code></li>
</ul>
<p>As proxy protocol, <code>http</code> and <code>socks5</code> are supported.</p>
<h3 id="proxy-config"><a class="header" href="#proxy-config">Proxy config</a></h3>
<p>Instead of environment variables, you can specify proxy configuration for verylup only.</p>
<pre><code>verylup config set proxy socks5://127.0.0.1:1086
</code></pre>
<h2 id="nightly-channel"><a class="header" href="#nightly-channel">Nightly channel</a></h2>
<p>To use the latest features easily, nightly channel is available.
Nightly channel is built daily from the master branch.</p>
<pre><code>verylup install nightly
</code></pre>
<p>By default, nightly channel is not enabled after installation.
So the following ways can be used to enable it.</p>
<pre><code>// Use +nightly
veryl +nightly build

// Set default to nightly
verylup default nightly

// Override by nightly for a specific project
verylup override set nightly
</code></pre>
<h2 id="for-veryl-developer"><a class="header" href="#for-veryl-developer">For Veryl Developer</a></h2>
<p>For Veryl developer, a special toolchain target <code>local</code> is prepared.
If <code>verylup install local</code> is executed in your local Veryl repository, the built toolchain is installed as <code>local</code> toolchain.
<code>local</code> becomes the default toolchain if it exists.</p>
<pre><code>// Build and install the toolchain from local Veryl repository
verylup install local

// Use the built toolchain
veryl build

// Use the latest toolchain
veryl +latest build
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="migrate-to-new-version"><a class="header" href="#migrate-to-new-version">Migrate to New Version</a></h1>
<p>Sometimes, new version of Veryl introduces some breaking changes.
<code>veryl migrate</code> migrates the existing project to new version automatically.
By <code>--check</code> option, you can check how changes will be applied before the actual migration.</p>
<pre><code class="language-console">$ veryl migrate --check
$ veryl migrate
</code></pre>
<p><code>veryl migrate</code> migrates only single major (or minor until 1.0) version.
Therefore, multi version migration can be done like below:</p>
<pre><code class="language-console">$ veryl +0.15.0 migrate  # from v0.14.0 to v0.15.0
$ veryl +0.16.0 migrate  # from v0.15.0 to v0.16.0
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="docker-image"><a class="header" href="#docker-image">Docker Image</a></h1>
<p>The official Docker image is provided through Docker Hub.</p>
<p><a href="https://hub.docker.com/r/veryllang/veryl">https://hub.docker.com/r/veryllang/veryl</a></p>
<p>The image can be used as the base image for your custormized image, GitLab CI/CD and so on.
Here is some examples to use the image.</p>
<h2 id="docker-command"><a class="header" href="#docker-command"><code>docker</code> command</a></h2>
<p>You can pull the image from <code>veryllang/veryl</code>.</p>
<pre><code class="language-console">$ docker pull veryllang/veryl
</code></pre>
<h2 id="dockerfile"><a class="header" href="#dockerfile"><code>Dockerfile</code></a></h2>
<p>If you want to use the image as a base of your Docker image, the following <code>FROM</code> directive can be used.</p>
<pre><code class="language-Dockerfile">FROM veryllang/veryl:latest
</code></pre>
<h2 id="gitlab-cicd"><a class="header" href="#gitlab-cicd">GitLab CI/CD</a></h2>
<p>The following is an example of <code>.gitlab-ci.yml</code> for GitLab CI/CD.</p>
<pre><code class="language-yaml">image: "veryllang/veryl"

build:
  stage: build
  script:
    - veryl build

fmt:
  stage: build
  script:
    - veryl fmt --check
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="appendix"><a class="header" href="#appendix">Appendix</a></h1>
<div style="break-before: page; page-break-before: always;"></div><h1 id="formal-syntax"><a class="header" href="#formal-syntax">Formal Syntax</a></h1>
<p>Veryl’s parser is based on parser generator <a href="https://github.com/jsinger67/parol">parol</a>.
The following syntex definition of parol is formal syntax.</p>
<pre><code>
%start Veryl
%title "Veryl grammar"
%comment "Empty grammar generated by `parol`"
%user_type VerylToken = crate::veryl_token::VerylToken
%user_type Token = crate::veryl_token::Token

%on HashLBracketTerm %push Attr
%on ColonColonLAngleTerm %push Generic
%on EscapedRBraceTerm %pop
%on EmbedTerm %enter EmbedHeader

%scanner EmbedHeader {
    %on TripleLBraceTerm %enter EmbedBody
}

%scanner EmbedBody {
    %auto_newline_off
    %auto_ws_off

    %on LBraceTerm %push EmbedBodyInner
    %on EscapedLBraceTerm %push INITIAL
    %on TripleRBraceTerm %enter INITIAL
}

%scanner EmbedBodyInner {
    %auto_newline_off
    %auto_ws_off

    %on LBraceTerm %push EmbedBodyInner
    %on EscapedLBraceTerm %push INITIAL
    %on RBraceTerm %pop
}

%scanner Generic {
    %on ColonColonLAngleTerm %push Generic
    %on RAngleTerm %pop
}

%scanner Attr {
    %on RBracketTerm %pop
}

%%

// ----------------------------------------------------------------------------
// Terminal
// ----------------------------------------------------------------------------

// Longest match should be first

CommentsTerm          : &lt;INITIAL, Generic, EmbedHeader,                            Attr&gt;"(?:(?:(?://.*(?:\r\n|\r|\n))|(?:(?ms)/\*/?([^/]|[^*]/)*\*/))\s*)+"                   : Token;
StringLiteralTerm     : &lt;INITIAL         ,                                         Attr&gt;"\u{0022}(?:\\[\u{0022}\\/bfnrt]|u[0-9a-fA-F]{4}|[^\u{0022}\\\u0000-\u001F])*\u{0022}": Token;
ExponentTerm          : &lt;INITIAL, Generic                                              &gt;/[0-9]+(?:_[0-9]+)*\.[0-9]+(?:_[0-9]+)*[eE][+-]?[0-9]+(?:_[0-9]+)*/                   : Token;
FixedPointTerm        : &lt;INITIAL, Generic                                              &gt;/[0-9]+(?:_[0-9]+)*\.[0-9]+(?:_[0-9]+)*/                                              : Token;
BasedTerm             : &lt;INITIAL, Generic                                              &gt;/(?:[0-9]+(?:_[0-9]+)*)?'s?[bodh][0-9a-fA-FxzXZ]+(?:_[0-9a-fA-FxzXZ]+)*/              : Token;
AllBitTerm            : &lt;INITIAL, Generic                                              &gt;/(?:[0-9]+(?:_[0-9]+)*)?'[01xzXZ]/                                                    : Token;
BaseLessTerm          : &lt;INITIAL, Generic                                              &gt;/[0-9]+(?:_[0-9]+)*/                                                                  : Token;
MinusColonTerm        : &lt;INITIAL                                                       &gt;'-:'                                                                                  : Token;
MinusGTTerm           : &lt;INITIAL                                                       &gt;'-&gt;'                                                                                  : Token;
LTMinusTerm           : &lt;INITIAL                                                       &gt;'&lt;-'                                                                                  : Token;
PlusColonTerm         : &lt;INITIAL                                                       &gt;'+:'                                                                                  : Token;
AssignmentOperatorTerm: &lt;INITIAL                                                       &gt;"\+=|-=|\*=|/=|%=|&amp;=|\|=|\^=|&lt;&lt;=|&gt;&gt;=|&lt;&lt;&lt;=|&gt;&gt;&gt;="                                       : Token;
DiamondOperatorTerm   : &lt;INITIAL                                                       &gt;'&lt;&gt;'                                                                                  : Token;
Operator12Term        : &lt;INITIAL                                                       &gt;"\*\*"                                                                                : Token;
Operator11Term        : &lt;INITIAL                                                       &gt;"/|%"                                                                                 : Token;
Operator10Term        : &lt;INITIAL                                                       &gt;"\+|-"                                                                                : Token;
Operator09Term        : &lt;INITIAL                                                       &gt;"&lt;&lt;&lt;|&gt;&gt;&gt;|&lt;&lt;|&gt;&gt;"                                                                       : Token;
Operator08Term        : &lt;INITIAL                                                       &gt;"&lt;=|&gt;=|&lt;:|&gt;:"                                                                         : Token;
Operator07Term        : &lt;INITIAL                                                       &gt;"==\?|!=\?|==|!="                                                                     : Token;
Operator03Term        : &lt;INITIAL                                                       &gt;"&amp;&amp;"                                                                                  : Token;
Operator02Term        : &lt;INITIAL                                                       &gt;"\|\|"                                                                                : Token;
Operator06Term        : &lt;INITIAL                                                       &gt;"&amp;"                                                                                   : Token;
Operator05Term        : &lt;INITIAL                                                       &gt;"\^|~\^"                                                                              : Token;
Operator04Term        : &lt;INITIAL                                                       &gt;"\|"                                                                                  : Token;
UnaryOperatorTerm     : &lt;INITIAL                                                       &gt;"~&amp;|~\||!|~"                                                                          : Token;
ColonColonLAngleTerm  : &lt;INITIAL, Generic                                              &gt;'::&lt;'                                                                                 : Token;
ColonColonTerm        : &lt;INITIAL, Generic                                              &gt;'::'                                                                                  : Token;
ColonTerm             : &lt;INITIAL, Generic                                              &gt;':'                                                                                   : Token;
CommaTerm             : &lt;INITIAL, Generic,                                         Attr&gt;','                                                                                   : Token;
DotDotEquTerm         : &lt;INITIAL                                                       &gt;'..='                                                                                 : Token;
DotDotTerm            : &lt;INITIAL                                                       &gt;'..'                                                                                  : Token;
DotTerm               : &lt;INITIAL, Generic                                              &gt;'.'                                                                                   : Token;
EquTerm               : &lt;INITIAL, Generic                                              &gt;'='                                                                                   : Token;
HashLBracketTerm      : &lt;INITIAL                                                       &gt;'#['                                                                                  : Token;
HashTerm              : &lt;INITIAL                                                       &gt;'#'                                                                                   : Token;
LAngleTerm            : &lt;INITIAL                                                       &gt;'&lt;'                                                                                   : Token;
QuestionTerm          : &lt;INITIAL                                                       &gt;'?'                                                                                   : Token;
QuoteLBraceTerm       : &lt;INITIAL                                                       &gt;"'\{"                                                                                 : Token;
QuoteTerm             : &lt;INITIAL                                                       &gt;"'"                                                                                   : Token;
EscapedLBraceTerm     : &lt;                               EmbedBody, EmbedBodyInner      &gt;'\{'                                                                                  : Token;
TripleLBraceTerm      : &lt;                  EmbedHeader                                 &gt;'{{{'                                                                                 : Token;
LBraceTerm            : &lt;INITIAL         ,              EmbedBody, EmbedBodyInner, Attr&gt;'{'                                                                                   : Token;
LBracketTerm          : &lt;INITIAL,                                                  Attr&gt;'['                                                                                   : Token;
LParenTerm            : &lt;INITIAL         , EmbedHeader,                            Attr&gt;'('                                                                                   : Token;
RAngleTerm            : &lt;INITIAL, Generic                                              &gt;'&gt;'                                                                                   : Token;
EscapedRBraceTerm     : &lt;INITIAL                                                       &gt;'\}'                                                                                  : Token;
TripleRBraceTerm      : &lt;                               EmbedBody                      &gt;'}}}'                                                                                 : Token;
RBraceTerm            : &lt;INITIAL,                                  EmbedBodyInner, Attr&gt;'}'                                                                                   : Token;
RBracketTerm          : &lt;INITIAL,                                                  Attr&gt;']'                                                                                   : Token;
RParenTerm            : &lt;INITIAL,          EmbedHeader,                            Attr&gt;')'                                                                                   : Token;
SemicolonTerm         : &lt;INITIAL                                                       &gt;';'                                                                                   : Token;
StarTerm              : &lt;INITIAL                                                       &gt;'*'                                                                                   : Token;

// Keywords are reflected to syntax highlight definitions through highlightgen tool.
// Please refer support/highlightgen/README.md if you want to add a keyword.

AliasTerm             : &lt;INITIAL, Generic                                             &gt;'alias'                                                                               : Token; // Keyword: Statement
AlwaysCombTerm        : &lt;INITIAL, Generic                                             &gt;'always_comb'                                                                         : Token; // Keyword: Statement
AlwaysFfTerm          : &lt;INITIAL, Generic                                             &gt;'always_ff'                                                                           : Token; // Keyword: Statement
AssignTerm            : &lt;INITIAL, Generic                                             &gt;'assign'                                                                              : Token; // Keyword: Statement
AsTerm                : &lt;INITIAL, Generic                                             &gt;'as'                                                                                  : Token; // Keyword: Statement
BindTerm              : &lt;INITIAL, Generic                                             &gt;'bind'                                                                                : Token; // Keyword: Statement
BitTerm               : &lt;INITIAL, Generic                                             &gt;'bit'                                                                                 : Token; // Keyword: Type
BlockTerm             : &lt;INITIAL, Generic                                             &gt;'block'                                                                               : Token; // Keyword: Statement
BBoolTerm             : &lt;INITIAL, Generic                                             &gt;'bbool'                                                                               : Token; // Keyword: Type
LBoolTerm             : &lt;INITIAL, Generic                                             &gt;'lbool'                                                                               : Token; // Keyword: Type
CaseTerm              : &lt;INITIAL, Generic                                             &gt;'case'                                                                                : Token; // Keyword: Conditional
ClockTerm             : &lt;INITIAL, Generic                                             &gt;'clock'                                                                               : Token; // Keyword: Type
ClockPosedgeTerm      : &lt;INITIAL, Generic                                             &gt;'clock_posedge'                                                                       : Token; // Keyword: Type
ClockNegedgeTerm      : &lt;INITIAL, Generic                                             &gt;'clock_negedge'                                                                       : Token; // Keyword: Type
ConnectTerm           : &lt;INITIAL, Generic                                             &gt;'connect'                                                                             : Token; // Keyword: Statement
ConstTerm             : &lt;INITIAL, Generic                                             &gt;'const'                                                                               : Token; // Keyword: Statement
ConverseTerm          : &lt;INITIAL, Generic                                             &gt;'converse'                                                                            : Token; // Keyword: Direction
DefaultTerm           : &lt;INITIAL, Generic                                             &gt;'default'                                                                             : Token; // Keyword: Conditional
ElseTerm              : &lt;INITIAL, Generic                                             &gt;'else'                                                                                : Token; // Keyword: Conditional
EmbedTerm             : &lt;INITIAL, Generic                                             &gt;'embed'                                                                               : Token; // Keyword: Structure
EnumTerm              : &lt;INITIAL, Generic                                             &gt;'enum'                                                                                : Token; // Keyword: Structure
F32Term               : &lt;INITIAL, Generic                                             &gt;'f32'                                                                                 : Token; // Keyword: Type
F64Term               : &lt;INITIAL, Generic                                             &gt;'f64'                                                                                 : Token; // Keyword: Type
FalseTerm             : &lt;INITIAL, Generic                                             &gt;'false'                                                                               : Token; // Keyword: Literal
FinalTerm             : &lt;INITIAL, Generic                                             &gt;'final'                                                                               : Token; // Keyword: Statement
ForTerm               : &lt;INITIAL, Generic                                             &gt;'for'                                                                                 : Token; // Keyword: Repeat
FunctionTerm          : &lt;INITIAL, Generic                                             &gt;'function'                                                                            : Token; // Keyword: Structure
I8Term                : &lt;INITIAL, Generic                                             &gt;'i8'                                                                                  : Token; // Keyword: Type
I16Term               : &lt;INITIAL, Generic                                             &gt;'i16'                                                                                 : Token; // Keyword: Type
I32Term               : &lt;INITIAL, Generic                                             &gt;'i32'                                                                                 : Token; // Keyword: Type
I64Term               : &lt;INITIAL, Generic                                             &gt;'i64'                                                                                 : Token; // Keyword: Type
IfResetTerm           : &lt;INITIAL, Generic                                             &gt;'if_reset'                                                                            : Token; // Keyword: Conditional
IfTerm                : &lt;INITIAL, Generic                                             &gt;'if'                                                                                  : Token; // Keyword: Conditional
ImportTerm            : &lt;INITIAL, Generic                                             &gt;'import'                                                                              : Token; // Keyword: Statement
IncludeTerm           : &lt;INITIAL, Generic                                             &gt;'include'                                                                             : Token; // Keyword: Structure
InitialTerm           : &lt;INITIAL, Generic                                             &gt;'initial'                                                                             : Token; // Keyword: Statement
InoutTerm             : &lt;INITIAL, Generic                                             &gt;'inout'                                                                               : Token; // Keyword: Direction
InputTerm             : &lt;INITIAL, Generic                                             &gt;'input'                                                                               : Token; // Keyword: Direction
InsideTerm            : &lt;INITIAL, Generic                                             &gt;'inside'                                                                              : Token; // Keyword: Conditional
InstTerm              : &lt;INITIAL, Generic                                             &gt;'inst'                                                                                : Token; // Keyword: Statement
InterfaceTerm         : &lt;INITIAL, Generic                                             &gt;'interface'                                                                           : Token; // Keyword: Structure
InTerm                : &lt;INITIAL, Generic                                             &gt;'in'                                                                                  : Token; // Keyword: Repeat
LetTerm               : &lt;INITIAL, Generic                                             &gt;'let'                                                                                 : Token; // Keyword: Statement
LogicTerm             : &lt;INITIAL, Generic                                             &gt;'logic'                                                                               : Token; // Keyword: Type
LsbTerm               : &lt;INITIAL, Generic                                             &gt;'lsb'                                                                                 : Token; // Keyword: Literal
ModportTerm           : &lt;INITIAL, Generic                                             &gt;'modport'                                                                             : Token; // Keyword: Structure
ModuleTerm            : &lt;INITIAL, Generic                                             &gt;'module'                                                                              : Token; // Keyword: Structure
MsbTerm               : &lt;INITIAL, Generic                                             &gt;'msb'                                                                                 : Token; // Keyword: Literal
OutputTerm            : &lt;INITIAL, Generic                                             &gt;'output'                                                                              : Token; // Keyword: Direction
OutsideTerm           : &lt;INITIAL, Generic                                             &gt;'outside'                                                                             : Token; // Keyword: Conditional
PackageTerm           : &lt;INITIAL, Generic                                             &gt;'package'                                                                             : Token; // Keyword: Structure
ParamTerm             : &lt;INITIAL, Generic                                             &gt;'param'                                                                               : Token; // Keyword: Statement
ProtoTerm             : &lt;INITIAL, Generic                                             &gt;'proto'                                                                               : Token; // Keyword: Structure
PubTerm               : &lt;INITIAL, Generic                                             &gt;'pub'                                                                                 : Token; // Keyword: Structure
RepeatTerm            : &lt;INITIAL, Generic                                             &gt;'repeat'                                                                              : Token; // Keyword: Repeat
ResetTerm             : &lt;INITIAL, Generic                                             &gt;'reset'                                                                               : Token; // Keyword: Type
ResetAsyncHighTerm    : &lt;INITIAL, Generic                                             &gt;'reset_async_high'                                                                    : Token; // Keyword: Type
ResetAsyncLowTerm     : &lt;INITIAL, Generic                                             &gt;'reset_async_low'                                                                     : Token; // Keyword: Type
ResetSyncHighTerm     : &lt;INITIAL, Generic                                             &gt;'reset_sync_high'                                                                     : Token; // Keyword: Type
ResetSyncLowTerm      : &lt;INITIAL, Generic                                             &gt;'reset_sync_low'                                                                      : Token; // Keyword: Type
ReturnTerm            : &lt;INITIAL, Generic                                             &gt;'return'                                                                              : Token; // Keyword: Statement
RevTerm               : &lt;INITIAL, Generic                                             &gt;'rev'                                                                                 : Token; // Keyword: Repeat
BreakTerm             : &lt;INITIAL, Generic                                             &gt;'break'                                                                               : Token; // Keyword: Statement
SameTerm              : &lt;INITIAL, Generic                                             &gt;'same'                                                                                : Token; // Keyword: Direction
SignedTerm            : &lt;INITIAL, Generic                                             &gt;'signed'                                                                              : Token; // Keyword: Type
StepTerm              : &lt;INITIAL, Generic                                             &gt;'step'                                                                                : Token; // Keyword: Repeat
StringTerm            : &lt;INITIAL, Generic                                             &gt;'string'                                                                              : Token; // Keyword: Type
StructTerm            : &lt;INITIAL, Generic                                             &gt;'struct'                                                                              : Token; // Keyword: Structure
SwitchTerm            : &lt;INITIAL, Generic                                             &gt;'switch'                                                                              : Token; // Keyword: Conditional
TriTerm               : &lt;INITIAL, Generic                                             &gt;'tri'                                                                                 : Token; // Keyword: Type
TrueTerm              : &lt;INITIAL, Generic                                             &gt;'true'                                                                                : Token; // Keyword: Literal
TypeTerm              : &lt;INITIAL, Generic                                             &gt;'type'                                                                                : Token; // Keyword: Statement
U8Term                : &lt;INITIAL, Generic                                             &gt;'u8'                                                                                  : Token; // Keyword: Type
U16Term               : &lt;INITIAL, Generic                                             &gt;'u16'                                                                                 : Token; // Keyword: Type
U32Term               : &lt;INITIAL, Generic                                             &gt;'u32'                                                                                 : Token; // Keyword: Type
U64Term               : &lt;INITIAL, Generic                                             &gt;'u64'                                                                                 : Token; // Keyword: Type
UnionTerm             : &lt;INITIAL, Generic                                             &gt;'union'                                                                               : Token; // Keyword: Structure
UnsafeTerm            : &lt;INITIAL, Generic                                             &gt;'unsafe'                                                                              : Token; // Keyword: Structure
VarTerm               : &lt;INITIAL, Generic                                             &gt;'var'                                                                                 : Token; // Keyword: Statement
DollarIdentifierTerm  : &lt;INITIAL, Generic                                             &gt;/\$[a-zA-Z_][0-9a-zA-Z_$]*/                                                           : Token;
IdentifierTerm        : &lt;INITIAL, Generic, EmbedHeader,                           Attr&gt;/(?:r#)?[a-zA-Z_][0-9a-zA-Z_$]*/                                                      : Token;
AnyTerm               : &lt;                              EmbedBody, EmbedBodyInner      &gt;/(?:[^{}\\]|\\[^{])+/                                                                 : Token;

// ----------------------------------------------------------------------------
// Token
// ----------------------------------------------------------------------------

Comments: [ CommentsTerm ];

StartToken: Comments;

StringLiteralToken: StringLiteralTerm: Token Comments;

ExponentToken  : ExponentTerm  : Token Comments;
FixedPointToken: FixedPointTerm: Token Comments;
BasedToken     : BasedTerm     : Token Comments;
BaseLessToken  : BaseLessTerm  : Token Comments;
AllBitToken    : AllBitTerm    : Token Comments;

AssignmentOperatorToken: AssignmentOperatorTerm: Token Comments;
DiamondOperatorToken   : DiamondOperatorTerm   : Token Comments;
Operator02Token        : Operator02Term        : Token Comments;
Operator03Token        : Operator03Term        : Token Comments;
Operator04Token        : Operator04Term        : Token Comments;
Operator05Token        : Operator05Term        : Token Comments;
Operator06Token        : Operator06Term        : Token Comments;
Operator07Token        : Operator07Term        : Token Comments;
Operator08Token        : Operator08Term        : Token Comments;
Operator09Token        : Operator09Term        : Token Comments;
Operator10Token        : Operator10Term        : Token Comments;
Operator11Token        : Operator11Term        : Token Comments;
Operator12Token        : Operator12Term        : Token Comments;
UnaryOperatorToken     : UnaryOperatorTerm     : Token Comments;

ColonToken           : ColonTerm           : Token Comments;
ColonColonLAngleToken: ColonColonLAngleTerm: Token Comments;
ColonColonToken      : ColonColonTerm      : Token Comments;
CommaToken           : CommaTerm           : Token Comments;
DotDotToken          : DotDotTerm          : Token Comments;
DotDotEquToken       : DotDotEquTerm       : Token Comments;
DotToken             : DotTerm             : Token Comments;
EquToken             : EquTerm             : Token Comments;
HashLBracketToken    : HashLBracketTerm    : Token Comments;
HashToken            : HashTerm            : Token Comments;
QuestionToken        : QuestionTerm        : Token Comments;
QuoteLBraceToken     : QuoteLBraceTerm     : Token Comments;
QuoteToken           : QuoteTerm           : Token Comments;
LAngleToken          : LAngleTerm          : Token Comments;
EmbedLBraceToken     : LBraceTerm          : Token         ;
EscapedLBraceToken   : EscapedLBraceTerm   : Token         ;
TripleLBraceToken    : TripleLBraceTerm    : Token         ;
LBraceToken          : LBraceTerm          : Token Comments;
LBracketToken        : LBracketTerm        : Token Comments;
LParenToken          : LParenTerm          : Token Comments;
LTMinusToken         : LTMinusTerm         : Token Comments;
MinusColonToken      : MinusColonTerm      : Token Comments;
MinusGTToken         : MinusGTTerm         : Token Comments;
PlusColonToken       : PlusColonTerm       : Token Comments;
RAngleToken          : RAngleTerm          : Token Comments;
EmbedRBraceToken     : RBraceTerm          : Token         ;
EscapedRBraceToken   : EscapedRBraceTerm   : Token         ;
TripleRBraceToken    : TripleRBraceTerm    : Token Comments;
RBraceToken          : RBraceTerm          : Token Comments;
RBracketToken        : RBracketTerm        : Token Comments;
RParenToken          : RParenTerm          : Token Comments;
SemicolonToken       : SemicolonTerm       : Token Comments;
StarToken            : StarTerm            : Token Comments;

AliasToken         : AliasTerm         : Token Comments;
AlwaysCombToken    : AlwaysCombTerm    : Token Comments;
AlwaysFfToken      : AlwaysFfTerm      : Token Comments;
AsToken            : AsTerm            : Token Comments;
AssignToken        : AssignTerm        : Token Comments;
BindToken          : BindTerm          : Token Comments;
BitToken           : BitTerm           : Token Comments;
BlockToken         : BlockTerm         : Token Comments;
BBoolToken         : BBoolTerm         : Token Comments;
LBoolToken         : LBoolTerm         : Token Comments;
CaseToken          : CaseTerm          : Token Comments;
ClockToken         : ClockTerm         : Token Comments;
ClockPosedgeToken  : ClockPosedgeTerm  : Token Comments;
ClockNegedgeToken  : ClockNegedgeTerm  : Token Comments;
ConnectToken       : ConnectTerm       : Token Comments;
ConstToken         : ConstTerm         : Token Comments;
ConverseToken      : ConverseTerm      : Token Comments;
DefaultToken       : DefaultTerm       : Token Comments;
ElseToken          : ElseTerm          : Token Comments;
EmbedToken         : EmbedTerm         : Token Comments;
EnumToken          : EnumTerm          : Token Comments;
F32Token           : F32Term           : Token Comments;
F64Token           : F64Term           : Token Comments;
FalseToken         : FalseTerm         : Token Comments;
FinalToken         : FinalTerm         : Token Comments;
ForToken           : ForTerm           : Token Comments;
FunctionToken      : FunctionTerm      : Token Comments;
I8Token            : I8Term            : Token Comments;
I16Token           : I16Term           : Token Comments;
I32Token           : I32Term           : Token Comments;
I64Token           : I64Term           : Token Comments;
IfResetToken       : IfResetTerm       : Token Comments;
IfToken            : IfTerm            : Token Comments;
ImportToken        : ImportTerm        : Token Comments;
IncludeToken       : IncludeTerm       : Token Comments;
InitialToken       : InitialTerm       : Token Comments;
InoutToken         : InoutTerm         : Token Comments;
InputToken         : InputTerm         : Token Comments;
InsideToken        : InsideTerm        : Token Comments;
InstToken          : InstTerm          : Token Comments;
InterfaceToken     : InterfaceTerm     : Token Comments;
InToken            : InTerm            : Token Comments;
LetToken           : LetTerm           : Token Comments;
LogicToken         : LogicTerm         : Token Comments;
LsbToken           : LsbTerm           : Token Comments;
ModportToken       : ModportTerm       : Token Comments;
ModuleToken        : ModuleTerm        : Token Comments;
MsbToken           : MsbTerm           : Token Comments;
OutputToken        : OutputTerm        : Token Comments;
OutsideToken       : OutsideTerm       : Token Comments;
PackageToken       : PackageTerm       : Token Comments;
ParamToken         : ParamTerm         : Token Comments;
ProtoToken         : ProtoTerm         : Token Comments;
PubToken           : PubTerm           : Token Comments;
RepeatToken        : RepeatTerm        : Token Comments;
ResetToken         : ResetTerm         : Token Comments;
ResetAsyncHighToken: ResetAsyncHighTerm: Token Comments;
ResetAsyncLowToken : ResetAsyncLowTerm : Token Comments;
ResetSyncHighToken : ResetSyncHighTerm : Token Comments;
ResetSyncLowToken  : ResetSyncLowTerm  : Token Comments;
ReturnToken        : ReturnTerm        : Token Comments;
RevToken           : RevTerm           : Token Comments;
BreakToken         : BreakTerm         : Token Comments;
SameToken          : SameTerm          : Token Comments;
SignedToken        : SignedTerm        : Token Comments;
StepToken          : StepTerm          : Token Comments;
StringToken        : StringTerm        : Token Comments;
StructToken        : StructTerm        : Token Comments;
SwitchToken        : SwitchTerm        : Token Comments;
TriToken           : TriTerm           : Token Comments;
TrueToken          : TrueTerm          : Token Comments;
TypeToken          : TypeTerm          : Token Comments;
U8Token            : U8Term            : Token Comments;
U16Token           : U16Term           : Token Comments;
U32Token           : U32Term           : Token Comments;
U64Token           : U64Term           : Token Comments;
UnionToken         : UnionTerm         : Token Comments;
UnsafeToken        : UnsafeTerm        : Token Comments;
VarToken           : VarTerm           : Token Comments;

DollarIdentifierToken: DollarIdentifierTerm: Token Comments;
IdentifierToken      : IdentifierTerm      : Token Comments;

AnyToken: AnyTerm: Token;

// ----------------------------------------------------------------------------
// VerylToken
// ----------------------------------------------------------------------------

// Start
Start: StartToken: VerylToken;

// StringLiteral
StringLiteral: StringLiteralToken: VerylToken;

// Number
Exponent  : ExponentToken  : VerylToken;
FixedPoint: FixedPointToken: VerylToken;
Based     : BasedToken     : VerylToken;
BaseLess  : BaseLessToken  : VerylToken;
AllBit    : AllBitToken    : VerylToken;

// Operator
AssignmentOperator: AssignmentOperatorToken: VerylToken;
DiamondOperator   : DiamondOperatorToken   : VerylToken;
Operator02        : Operator02Token        : VerylToken;
Operator03        : Operator03Token        : VerylToken;
Operator04        : Operator04Token        : VerylToken;
Operator05        : Operator05Token        : VerylToken;
Operator06        : Operator06Token        : VerylToken;
Operator07        : Operator07Token        : VerylToken;
Operator08        : Operator08Token        : VerylToken;
Operator09        : Operator09Token        : VerylToken;
Operator10        : Operator10Token        : VerylToken;
Operator11        : Operator11Token        : VerylToken;
Operator12        : Operator12Token        : VerylToken;
UnaryOperator     : UnaryOperatorToken     : VerylToken;

// Symbol
Colon           : ColonToken           : VerylToken;
ColonColonLAngle: ColonColonLAngleToken: VerylToken;
ColonColon      : ColonColonToken      : VerylToken;
Comma           : CommaToken           : VerylToken;
DotDot          : DotDotToken          : VerylToken;
DotDotEqu       : DotDotEquToken       : VerylToken;
Dot             : DotToken             : VerylToken;
Equ             : EquToken             : VerylToken;
HashLBracket    : HashLBracketToken    : VerylToken;
Hash            : HashToken            : VerylToken;
Question        : QuestionToken        : VerylToken;
QuoteLBrace     : QuoteLBraceToken     : VerylToken;
Quote           : QuoteToken           : VerylToken;
LAngle          : LAngleToken          : VerylToken;
EmbedLBrace     : EmbedLBraceToken     : VerylToken;
EscapedLBrace   : EscapedLBraceToken   : VerylToken;
TripleLBrace    : TripleLBraceToken    : VerylToken;
LBrace          : LBraceToken          : VerylToken;
LBracket        : LBracketToken        : VerylToken;
LParen          : LParenToken          : VerylToken;
LTMinus         : LTMinusToken         : VerylToken;
MinusColon      : MinusColonToken      : VerylToken;
MinusGT         : MinusGTToken         : VerylToken;
PlusColon       : PlusColonToken       : VerylToken;
RAngle          : RAngleToken          : VerylToken;
EmbedRBrace     : EmbedRBraceToken     : VerylToken;
EscapedRBrace   : EscapedRBraceToken   : VerylToken;
TripleRBrace    : TripleRBraceToken    : VerylToken;
RBrace          : RBraceToken          : VerylToken;
RBracket        : RBracketToken        : VerylToken;
RParen          : RParenToken          : VerylToken;
Semicolon       : SemicolonToken       : VerylToken;
Star            : StarToken            : VerylToken;

// Keyword
Alias         : AliasToken         : VerylToken;
AlwaysComb    : AlwaysCombToken    : VerylToken;
AlwaysFf      : AlwaysFfToken      : VerylToken;
As            : AsToken            : VerylToken;
Assign        : AssignToken        : VerylToken;
Bind          : BindToken          : VerylToken;
Bit           : BitToken           : VerylToken;
Block         : BlockToken         : VerylToken;
BBool         : BBoolToken         : VerylToken;
LBool         : LBoolToken         : VerylToken;
Break         : BreakToken         : VerylToken;
Case          : CaseToken          : VerylToken;
Clock         : ClockToken         : VerylToken;
ClockPosedge  : ClockPosedgeToken  : VerylToken;
ClockNegedge  : ClockNegedgeToken  : VerylToken;
Connect       : ConnectToken       : VerylToken;
Const         : ConstToken         : VerylToken;
Converse      : ConverseToken      : VerylToken;
Defaul        : DefaultToken       : VerylToken; // avoid to conflict with Rust's Default trait
Else          : ElseToken          : VerylToken;
Embed         : EmbedToken         : VerylToken;
Enum          : EnumToken          : VerylToken;
F32           : F32Token           : VerylToken;
F64           : F64Token           : VerylToken;
False         : FalseToken         : VerylToken;
Final         : FinalToken         : VerylToken;
For           : ForToken           : VerylToken;
Function      : FunctionToken      : VerylToken;
I8            : I8Token            : VerylToken;
I16           : I16Token           : VerylToken;
I32           : I32Token           : VerylToken;
I64           : I64Token           : VerylToken;
If            : IfToken            : VerylToken;
IfReset       : IfResetToken       : VerylToken;
Import        : ImportToken        : VerylToken;
In            : InToken            : VerylToken;
Include       : IncludeToken       : VerylToken;
Initial       : InitialToken       : VerylToken;
Inout         : InoutToken         : VerylToken;
Input         : InputToken         : VerylToken;
Inside        : InsideToken        : VerylToken;
Inst          : InstToken          : VerylToken;
Interface     : InterfaceToken     : VerylToken;
Let           : LetToken           : VerylToken;
Logic         : LogicToken         : VerylToken;
Lsb           : LsbToken           : VerylToken;
Modport       : ModportToken       : VerylToken;
Module        : ModuleToken        : VerylToken;
Msb           : MsbToken           : VerylToken;
Output        : OutputToken        : VerylToken;
Outside       : OutsideToken       : VerylToken;
Package       : PackageToken       : VerylToken;
Param         : ParamToken         : VerylToken;
Proto         : ProtoToken         : VerylToken;
Pub           : PubToken           : VerylToken;
Repeat        : RepeatToken        : VerylToken;
Reset         : ResetToken         : VerylToken;
ResetAsyncHigh: ResetAsyncHighToken: VerylToken;
ResetAsyncLow : ResetAsyncLowToken : VerylToken;
ResetSyncHigh : ResetSyncHighToken : VerylToken;
ResetSyncLow  : ResetSyncLowToken  : VerylToken;
Return        : ReturnToken        : VerylToken;
Rev           : RevToken           : VerylToken;
Same          : SameToken          : VerylToken;
Signed        : SignedToken        : VerylToken;
Step          : StepToken          : VerylToken;
Strin         : StringToken        : VerylToken; // avoid to conflict with Rust's String struct
Struct        : StructToken        : VerylToken;
Switch        : SwitchToken        : VerylToken;
Tri           : TriToken           : VerylToken;
True          : TrueToken          : VerylToken;
Type          : TypeToken          : VerylToken;
U8            : U8Token            : VerylToken;
U16           : U16Token           : VerylToken;
U32           : U32Token           : VerylToken;
U64           : U64Token           : VerylToken;
Union         : UnionToken         : VerylToken;
Unsafe        : UnsafeToken        : VerylToken;
Var           : VarToken           : VerylToken;

// Identifier
DollarIdentifier: DollarIdentifierToken: VerylToken;
Identifier      : IdentifierToken      : VerylToken;

Any: AnyToken: VerylToken;

// ----------------------------------------------------------------------------
// Number
// ----------------------------------------------------------------------------

Number: IntegralNumber
      | RealNumber
      ;

IntegralNumber: Based
              | BaseLess
              | AllBit
              ;

RealNumber: FixedPoint
          | Exponent
          ;

// ----------------------------------------------------------------------------
// Complex Identifier
// ----------------------------------------------------------------------------

HierarchicalIdentifier: Identifier { Select } { Dot Identifier { Select } };
ScopedIdentifier      : ( DollarIdentifier | Identifier [ WithGenericArgument ] ) { ColonColon Identifier [ WithGenericArgument ] };
ExpressionIdentifier  : ScopedIdentifier [ Width ] { Select } { Dot Identifier { Select } };
GenericArgIdentifier  : ScopedIdentifier { Dot Identifier };

// ----------------------------------------------------------------------------
// Expression
// ----------------------------------------------------------------------------

Expression  : IfExpression;
IfExpression: { If Expression Question Expression Colon } Expression01;
Expression01: Expression02 { Operator02 Expression02 };
Expression02: Expression03 { Operator03 Expression03 };
Expression03: Expression04 { Operator04 Expression04 };
Expression04: Expression05 { Operator05 Expression05 };
Expression05: Expression06 { Operator06 Expression06 };
Expression06: Expression07 { Operator07 Expression07 };
Expression07: Expression08 { Operator08 Expression08 };
Expression08: Expression09 { Operator09 Expression09 };
Expression09: Expression10 { Operator10 Expression10 };
Expression10: Expression11 { ( Operator11 | Star ) Expression11 };
Expression11: Expression12 { Operator12 Expression12 };
Expression12: Expression13 [ As CastingType ];
Expression13: { ( UnaryOperator | Operator10 | Operator06 | Operator04 | Operator05 ) } Factor;

Factor: Number
      | BooleanLiteral
      | IdentifierFactor
      | LParen Expression RParen
      | LBrace ConcatenationList RBrace
      | QuoteLBrace ArrayLiteralList RBrace
      | CaseExpression
      | SwitchExpression
      | StringLiteral
      | ( Msb | Lsb )
      | InsideExpression
      | OutsideExpression
      | TypeExpression
      | FactorTypeFactor
      ;

BooleanLiteral: True | False;

IdentifierFactor: ExpressionIdentifier [ FunctionCall | StructConstructor ];

FactorTypeFactor: { TypeModifier } FactorType;

FunctionCall: LParen [ ArgumentList ] RParen;

ArgumentList: ArgumentItem { Comma ArgumentItem } [ Comma ];

ArgumentItem: ArgumentExpression [ Colon Expression ];

ArgumentExpression: Expression;

StructConstructor: QuoteLBrace StructConstructorList [ DotDot Defaul LParen Expression RParen ] RBrace;

StructConstructorList: StructConstructorItem { Comma StructConstructorItem } [ Comma ];

StructConstructorItem: Identifier Colon Expression;

ConcatenationList: ConcatenationItem { Comma ConcatenationItem } [ Comma ];

ConcatenationItem: Expression [ Repeat Expression ];

ArrayLiteralList: ArrayLiteralItem { Comma ArrayLiteralItem } [ Comma ];

ArrayLiteralItem: ( Expression [ Repeat Expression ] | Defaul Colon Expression );

CaseExpression: Case Expression LBrace CaseCondition Colon Expression Comma { CaseCondition Colon Expression Comma } Defaul Colon Expression [ Comma ] RBrace;

SwitchExpression: Switch LBrace SwitchCondition Colon Expression Comma { SwitchCondition Colon Expression Comma } Defaul Colon Expression [ Comma ] RBrace;

TypeExpression: Type LParen Expression RParen;

InsideExpression: Inside Expression LBrace RangeList RBrace;

OutsideExpression: Outside Expression LBrace RangeList RBrace;

RangeList: RangeItem { Comma RangeItem } [ Comma ];

RangeItem: Range;

// ----------------------------------------------------------------------------
// Select / Width / Array / Range
// ----------------------------------------------------------------------------

Select: LBracket Expression [ SelectOperator Expression ] RBracket;

SelectOperator: Colon
              | PlusColon
              | MinusColon
              | Step
              ;

Width: LAngle Expression { Comma Expression } RAngle;

Array: LBracket Expression { Comma Expression } RBracket;

Range: Expression [ RangeOperator Expression ];

RangeOperator: DotDot
             | DotDotEqu
             ;

// ----------------------------------------------------------------------------
// ScalarType / ArrayType / CastingType
// ----------------------------------------------------------------------------

FixedType: U8 | U16 | U32 | U64 | I8 | I16| I32 | I64 | F32 | F64 | BBool | LBool | Strin;

VariableType: Clock
            | ClockPosedge
            | ClockNegedge
            | Reset
            | ResetAsyncHigh
            | ResetAsyncLow
            | ResetSyncHigh
            | ResetSyncLow
            | Logic
            | Bit;

UserDefinedType: ScopedIdentifier;

TypeModifier: Tri | Signed | Defaul;

FactorType: ( VariableType [ Width ] | FixedType );

ScalarType: { TypeModifier } ( UserDefinedType [ Width ] | FactorType );

ArrayType: ScalarType [ Array ];

CastingType: U8
           | U16
           | U32
           | U64
           | I8
           | I16
           | I32
           | I64
           | F32
           | F64
           | BBool
           | LBool
           | Clock
           | ClockPosedge
           | ClockNegedge
           | Reset
           | ResetAsyncHigh
           | ResetAsyncLow
           | ResetSyncHigh
           | ResetSyncLow
           | UserDefinedType
           | Based
           | BaseLess
           ;

// ----------------------------------------------------------------------------
// ClockDomain
// ----------------------------------------------------------------------------

ClockDomain: Quote Identifier;

// ----------------------------------------------------------------------------
// Statement
// ----------------------------------------------------------------------------

StatementBlock: LBrace { StatementBlockGroup } RBrace;

StatementBlockGroup: { Attribute } ( Block LBrace { StatementBlockGroup } RBrace | StatementBlockItem );

StatementBlockItem: VarDeclaration | LetStatement | ConstDeclaration | Statement | ConcatenationAssignment;

Statement: IdentifierStatement
         | IfStatement
         | IfResetStatement
         | ReturnStatement
         | BreakStatement
         | ForStatement
         | CaseStatement
         | SwitchStatement
         ;

LetStatement: Let Identifier Colon [ ClockDomain ] ArrayType Equ Expression Semicolon;

IdentifierStatement: ExpressionIdentifier ( FunctionCall | Assignment ) Semicolon;

ConcatenationAssignment: LBrace AssignConcatenationList RBrace Equ Expression Semicolon;

Assignment: ( Equ | AssignmentOperator | DiamondOperator ) Expression;

IfStatement: If Expression StatementBlock { Else If Expression StatementBlock } [ Else StatementBlock ];

IfResetStatement: IfReset StatementBlock { Else If Expression StatementBlock } [ Else StatementBlock ];

ReturnStatement: Return Expression Semicolon;

BreakStatement: Break Semicolon;

ForStatement: For Identifier Colon ScalarType In [ Rev ] Range [ Step AssignmentOperator Expression ] StatementBlock;

CaseStatement: Case Expression LBrace { CaseItem } RBrace;

CaseItem: ( CaseCondition | Defaul ) Colon ( Statement | StatementBlock );

CaseCondition: RangeItem { Comma RangeItem } ;

SwitchStatement: Switch LBrace { SwitchItem } RBrace;

SwitchItem: ( SwitchCondition | Defaul ) Colon ( Statement | StatementBlock );

SwitchCondition: Expression { Comma Expression } ;

// ----------------------------------------------------------------------------
// Attribute
// ----------------------------------------------------------------------------

Attribute: HashLBracket Identifier [ LParen AttributeList RParen ] RBracket ;

AttributeList: AttributeItem { Comma AttributeItem } [ Comma ];

AttributeItem: Identifier
             | StringLiteral
             ;

// ----------------------------------------------------------------------------
// Declaration
// ----------------------------------------------------------------------------

LetDeclaration: Let Identifier Colon [ ClockDomain ] ArrayType Equ Expression Semicolon;

VarDeclaration: Var Identifier Colon [ ClockDomain ] ArrayType Semicolon;

ConstDeclaration: Const Identifier Colon ( ArrayType | Type ) Equ Expression Semicolon;

TypeDefDeclaration: Type Identifier Equ ArrayType Semicolon;

AlwaysFfDeclaration: AlwaysFf [ AlwaysFfEventList ] StatementBlock;

AlwaysFfEventList: LParen AlwaysFfClock [ Comma AlwaysFfReset ] RParen;

AlwaysFfClock: HierarchicalIdentifier;

AlwaysFfReset: HierarchicalIdentifier;

AlwaysCombDeclaration: AlwaysComb StatementBlock;

AssignDeclaration: Assign AssignDestination Equ Expression Semicolon;

AssignDestination: HierarchicalIdentifier
                 | LBrace AssignConcatenationList RBrace;

AssignConcatenationList: AssignConcatenationItem { Comma AssignConcatenationItem } [ Comma ];

AssignConcatenationItem: HierarchicalIdentifier;

ConnectDeclaration: Connect HierarchicalIdentifier DiamondOperator Expression Semicolon;

ModportDeclaration: Modport Identifier LBrace [ ModportList ] [ DotDot ModportDefault ] RBrace;

ModportList: ModportGroup { Comma ModportGroup } [ Comma ];

ModportGroup: { Attribute } ( LBrace ModportList RBrace | ModportItem );

ModportItem: Identifier Colon Direction;

ModportDefault: Input
              | Output
              | Same LParen Identifier RParen
              | Converse LParen Identifier RParen;

EnumDeclaration: Enum Identifier [ Colon ScalarType ] LBrace EnumList RBrace;

EnumList: EnumGroup { Comma EnumGroup } [ Comma ];

EnumGroup: { Attribute } ( LBrace EnumList RBrace | EnumItem );

EnumItem: Identifier [ Equ Expression ];

StructUnion: Struct | Union;

StructUnionDeclaration: StructUnion Identifier [ WithGenericParameter ] LBrace StructUnionList RBrace;

StructUnionList: StructUnionGroup { Comma StructUnionGroup } [ Comma ];

StructUnionGroup: { Attribute } ( LBrace StructUnionList RBrace | StructUnionItem );

StructUnionItem: Identifier Colon ScalarType;

InitialDeclaration: Initial StatementBlock;

FinalDeclaration: Final StatementBlock;

// ----------------------------------------------------------------------------
// InstDeclaration/BindDeclaration
// ----------------------------------------------------------------------------

InstDeclaration: Inst ComponentInstantiation Semicolon;

BindDeclaration: Bind ScopedIdentifier LTMinus ComponentInstantiation Semicolon;

ComponentInstantiation: Identifier Colon [ ClockDomain ] ScopedIdentifier [ Array ] [ InstParameter ] [ InstPort ];

InstParameter: Hash LParen [ InstParameterList ] RParen;

InstParameterList: InstParameterGroup { Comma InstParameterGroup } [ Comma ];

InstParameterGroup: { Attribute } ( LBrace InstParameterList RBrace | InstParameterItem );

InstParameterItem: Identifier [ Colon Expression ];

InstPort: LParen [ InstPortList ] RParen;

InstPortList: InstPortGroup { Comma InstPortGroup } [ Comma ];

InstPortGroup: { Attribute } ( LBrace InstPortList RBrace | InstPortItem );

InstPortItem: Identifier [ Colon Expression ];

// ----------------------------------------------------------------------------
// WithParameter
// ----------------------------------------------------------------------------

WithParameter: Hash LParen [ WithParameterList ] RParen;

WithParameterList: WithParameterGroup { Comma WithParameterGroup } [ Comma ];

WithParameterGroup: { Attribute } ( LBrace WithParameterList RBrace | WithParameterItem );

WithParameterItem: ( Param | Const ) Identifier Colon ( ArrayType | Type ) [ Equ Expression ];

// ----------------------------------------------------------------------------
// WithGenericParameter
// ----------------------------------------------------------------------------

GenericBound: Type
            | Inst ScopedIdentifier
            | GenericProtoBound;

WithGenericParameter: ColonColonLAngle WithGenericParameterList RAngle;

WithGenericParameterList: WithGenericParameterItem { Comma WithGenericParameterItem } [ Comma ];

WithGenericParameterItem: Identifier Colon GenericBound [ Equ WithGenericArgumentItem ];

GenericProtoBound: ScopedIdentifier | FixedType;

// ----------------------------------------------------------------------------
// WithGenericArgument
// ----------------------------------------------------------------------------

WithGenericArgument: ColonColonLAngle [ WithGenericArgumentList ] RAngle;

WithGenericArgumentList: WithGenericArgumentItem { Comma WithGenericArgumentItem } [ Comma ];

WithGenericArgumentItem: GenericArgIdentifier
                       | FixedType
                       | Number
                       | BooleanLiteral
                       ;

// ----------------------------------------------------------------------------
// PortDeclaration
// ----------------------------------------------------------------------------

PortDeclaration: LParen [ PortDeclarationList ] RParen;

PortDeclarationList: PortDeclarationGroup { Comma PortDeclarationGroup } [ Comma ];

PortDeclarationGroup: { Attribute } ( LBrace PortDeclarationList RBrace | PortDeclarationItem );

PortDeclarationItem: Identifier Colon ( PortTypeConcrete | PortTypeAbstract );

PortTypeConcrete: Direction [ ClockDomain ] ArrayType [ Equ PortDefaultValue ];

PortDefaultValue: Expression;

PortTypeAbstract: [ ClockDomain ] Interface [ ColonColon Identifier ] [ Array ];

Direction: Input
         | Output
         | Inout
         | Modport
         | Import
         ;

// ----------------------------------------------------------------------------
// Function
// ----------------------------------------------------------------------------

FunctionDeclaration: Function Identifier [ WithGenericParameter ] [ PortDeclaration ] [ MinusGT ScalarType ] StatementBlock;

// ----------------------------------------------------------------------------
// Import
// ----------------------------------------------------------------------------

ImportDeclaration: Import ScopedIdentifier [ ColonColon Star ] Semicolon;

// ----------------------------------------------------------------------------
// Unsafe
// ----------------------------------------------------------------------------

UnsafeBlock: Unsafe LParen Identifier RParen LBrace { GenerateGroup } RBrace;

// ----------------------------------------------------------------------------
// Module/Interface
// ----------------------------------------------------------------------------

ModuleDeclaration: Module Identifier [ WithGenericParameter ] [ For ScopedIdentifier ] [ WithParameter ] [ PortDeclaration ] LBrace { ModuleGroup } RBrace;

ModuleGroup: { Attribute } ( LBrace { ModuleGroup } RBrace | ModuleItem );

ModuleItem: GenerateItem;

InterfaceDeclaration: Interface Identifier [ WithGenericParameter ] [ For ScopedIdentifier ] [ WithParameter ] LBrace { InterfaceGroup } RBrace;

InterfaceGroup: { Attribute } ( LBrace { InterfaceGroup } RBrace | InterfaceItem );

InterfaceItem: GenerateItem | ModportDeclaration;

GenerateIfDeclaration: If Expression GenerateNamedBlock { Else If Expression GenerateOptionalNamedBlock } [ Else GenerateOptionalNamedBlock ];

GenerateForDeclaration: For Identifier In [ Rev ] Range [ Step AssignmentOperator Expression ] GenerateNamedBlock;

GenerateBlockDeclaration: GenerateNamedBlock;

GenerateNamedBlock: Colon Identifier LBrace { GenerateGroup } RBrace;

GenerateOptionalNamedBlock: [ Colon Identifier ] LBrace { GenerateGroup } RBrace;

GenerateGroup: { Attribute } ( LBrace { GenerateGroup } RBrace | GenerateItem );

GenerateItem: LetDeclaration
            | VarDeclaration
            | InstDeclaration
            | BindDeclaration
            | ConstDeclaration
            | AlwaysFfDeclaration
            | AlwaysCombDeclaration
            | AssignDeclaration
            | ConnectDeclaration
            | FunctionDeclaration
            | GenerateIfDeclaration
            | GenerateForDeclaration
            | GenerateBlockDeclaration
            | TypeDefDeclaration
            | EnumDeclaration
            | StructUnionDeclaration
            | ImportDeclaration
            | AliasDeclaration
            | InitialDeclaration
            | FinalDeclaration
            | UnsafeBlock
            | EmbedDeclaration
            ;

// ----------------------------------------------------------------------------
// Package
// ----------------------------------------------------------------------------

PackageDeclaration: Package Identifier [ WithGenericParameter ] [ For ScopedIdentifier ] LBrace { PackageGroup } RBrace;

PackageGroup: { Attribute } ( LBrace { PackageGroup } RBrace | PackageItem );

PackageItem: ConstDeclaration
           | TypeDefDeclaration
           | EnumDeclaration
           | StructUnionDeclaration
           | FunctionDeclaration
           | ImportDeclaration
           | AliasDeclaration
           | EmbedDeclaration
           ;

// ----------------------------------------------------------------------------
// Alias
// ----------------------------------------------------------------------------

AliasDeclaration: Alias ( Module | Interface | Package ) Identifier Equ ScopedIdentifier Semicolon;

// ----------------------------------------------------------------------------
// Proto
// ----------------------------------------------------------------------------

ProtoDeclaration: Proto ( ProtoModuleDeclaration | ProtoInterfaceDeclaration | ProtoPackageDeclaration );

ProtoModuleDeclaration: Module Identifier [ WithParameter ] [ PortDeclaration ] Semicolon;

ProtoInterfaceDeclaration: Interface Identifier [ WithParameter ] LBrace { ProtoInterfaceItem } RBrace;

ProtoInterfaceItem: VarDeclaration
                  | ProtoConstDeclaration
                  | ProtoFunctionDeclaration
                  | ProtoTypeDefDeclaration
                  | ProtoAliasDeclaration
                  | ModportDeclaration
                  | ImportDeclaration
                  ;

ProtoPackageDeclaration: Package Identifier LBrace { ProtoPacakgeItem } RBrace;

ProtoPacakgeItem: ProtoConstDeclaration
                | ProtoTypeDefDeclaration
                | EnumDeclaration
                | StructUnionDeclaration
                | ProtoFunctionDeclaration
                | ProtoAliasDeclaration
                | ImportDeclaration
                ;

ProtoConstDeclaration: Const Identifier Colon ( ArrayType | Type ) Semicolon;

ProtoTypeDefDeclaration: Type Identifier [ Equ ArrayType ] Semicolon;

ProtoFunctionDeclaration: Function Identifier [ WithGenericParameter ] [ PortDeclaration ] [ MinusGT ScalarType ] Semicolon;

ProtoAliasDeclaration: Alias ( Module | Interface | Package ) Identifier Colon ScopedIdentifier Semicolon;

// ----------------------------------------------------------------------------
// Embed
// ----------------------------------------------------------------------------

EmbedDeclaration: Embed LParen Identifier RParen Identifier EmbedContent;

EmbedContent: TripleLBrace { EmbedItem } TripleRBrace;

EmbedScopedIdentifier: EscapedLBrace ScopedIdentifier EscapedRBrace;

EmbedItem: EmbedLBrace { EmbedItem } EmbedRBrace
         | EmbedScopedIdentifier
         | Any;

// ----------------------------------------------------------------------------
// Include
// ----------------------------------------------------------------------------

IncludeDeclaration: Include LParen Identifier Comma StringLiteral RParen Semicolon;

// ----------------------------------------------------------------------------
// Description
// ----------------------------------------------------------------------------

DescriptionGroup: { Attribute } ( LBrace { DescriptionGroup } RBrace | DescriptionItem );

DescriptionItem: [ Pub ] PublicDescriptionItem
               | ImportDeclaration
               | BindDeclaration
               | EmbedDeclaration
               | IncludeDeclaration
               ;

PublicDescriptionItem: ModuleDeclaration
                     | InterfaceDeclaration
                     | PackageDeclaration
                     | AliasDeclaration
                     | ProtoDeclaration
                     ;

// ----------------------------------------------------------------------------
// SourceCode
// ----------------------------------------------------------------------------

Veryl: Start { DescriptionGroup };
</code></pre>
<div style="break-before: page; page-break-before: always;"></div><h1 id="semantic-error"><a class="header" href="#semantic-error">Semantic Error</a></h1>
<h2 id="duplicated_identifier"><a class="header" href="#duplicated_identifier">duplicated_identifier</a></h2>
<h2 id="invalid_allow"><a class="header" href="#invalid_allow">invalid_allow</a></h2>
<h2 id="invalid_direction"><a class="header" href="#invalid_direction">invalid_direction</a></h2>
<h2 id="invalid_identifier"><a class="header" href="#invalid_identifier">invalid_identifier</a></h2>
<h2 id="invalid_lsb"><a class="header" href="#invalid_lsb">invalid_lsb</a></h2>
<h2 id="invalid_msb"><a class="header" href="#invalid_msb">invalid_msb</a></h2>
<h2 id="invalid_number_character"><a class="header" href="#invalid_number_character">invalid_number_character</a></h2>
<h2 id="invalid_statement"><a class="header" href="#invalid_statement">invalid_statement</a></h2>
<h2 id="invalid_system_function"><a class="header" href="#invalid_system_function">invalid_system_function</a></h2>
<h2 id="invalid_type_declaration"><a class="header" href="#invalid_type_declaration">invalid_type_declaration</a></h2>
<p>This error is reported when <code>struct</code>, <code>enum</code> and <code>union</code> data types are defined within interface declarations.</p>
<h2 id="mismatch_arity"><a class="header" href="#mismatch_arity">mismatch_arity</a></h2>
<h2 id="mismatch_attribute_args"><a class="header" href="#mismatch_attribute_args">mismatch_attribute_args</a></h2>
<h2 id="mismatch_type"><a class="header" href="#mismatch_type">mismatch_type</a></h2>
<h2 id="missing_if_reset"><a class="header" href="#missing_if_reset">missing_if_reset</a></h2>
<h2 id="missing_port"><a class="header" href="#missing_port">missing_port</a></h2>
<h2 id="missing_reset_signal"><a class="header" href="#missing_reset_signal">missing_reset_signal</a></h2>
<h2 id="missing_reset_statement"><a class="header" href="#missing_reset_statement">missing_reset_statement</a></h2>
<h2 id="too_large_enum_variant"><a class="header" href="#too_large_enum_variant">too_large_enum_variant</a></h2>
<h2 id="too_large_number"><a class="header" href="#too_large_number">too_large_number</a></h2>
<h2 id="too_much_enum_variant"><a class="header" href="#too_much_enum_variant">too_much_enum_variant</a></h2>
<h2 id="undefined_identifier"><a class="header" href="#undefined_identifier">undefined_identifier</a></h2>
<h2 id="unknown_attribute"><a class="header" href="#unknown_attribute">unknown_attribute</a></h2>
<h2 id="unknown_member"><a class="header" href="#unknown_member">unknown_member</a></h2>
<h2 id="unknown_msb"><a class="header" href="#unknown_msb">unknown_msb</a></h2>
<h2 id="unknown_port"><a class="header" href="#unknown_port">unknown_port</a></h2>
<h2 id="unused_variable"><a class="header" href="#unused_variable">unused_variable</a></h2>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->


                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">

            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>

        <script src="ace.js"></script>
        <script src="editor.js"></script>
        <script src="mode-rust.js"></script>
        <script src="theme-dawn.js"></script>
        <script src="theme-tomorrow_night.js"></script>

        <script src="elasticlunr.min.js"></script>
        <script src="mark.min.js"></script>
        <script src="searcher.js"></script>

        <script src="clipboard.min.js"></script>
        <script src="highlight.js"></script>
        <script src="book.js"></script>
        <script type="module">
            import init, {build, format} from "https://doc.veryl-lang.org/playground/pkg/veryl_wasm.js";
            init().then(() => {});
            window.build = build;
        </script>

        <!-- Custom JS scripts -->
        <script src="mode-veryl.js"></script>
        <script src="editor.js"></script>
        <script src="theme/language-picker.js"></script>

        <script>
        window.addEventListener('load', function() {
            window.setTimeout(window.print, 100);
        });
        </script>

    </div>
    </body>
</html>
