

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_67_3'
================================================================
* Date:           Fri Mar 21 12:03:38 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.709 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       16|       16|  0.160 us|  0.160 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_3  |       14|       14|         6|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.62>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_42 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../accelerator.cpp:69]   --->   Operation 9 'alloca' 'i_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%final_error_0_10 = alloca i32 1"   --->   Operation 10 'alloca' 'final_error_0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%final_error_0_11 = alloca i32 1"   --->   Operation 11 'alloca' 'final_error_0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%final_error_0_12 = alloca i32 1"   --->   Operation 12 'alloca' 'final_error_0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%final_error_0_13 = alloca i32 1"   --->   Operation 13 'alloca' 'final_error_0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%final_error_0_14 = alloca i32 1"   --->   Operation 14 'alloca' 'final_error_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%final_error_0_15 = alloca i32 1"   --->   Operation 15 'alloca' 'final_error_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%final_error_0_16 = alloca i32 1"   --->   Operation 16 'alloca' 'final_error_0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%final_error_0_17 = alloca i32 1"   --->   Operation 17 'alloca' 'final_error_0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%final_error_0_18 = alloca i32 1"   --->   Operation 18 'alloca' 'final_error_0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%final_error_0_19 = alloca i32 1"   --->   Operation 19 'alloca' 'final_error_0_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%y_true_load_read = read i640 @_ssdm_op_Read.ap_auto.i640, i640 %y_true_load"   --->   Operation 20 'read' 'y_true_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_19"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_18"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_17"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_16"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_15"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_14"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_13"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_12"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_11"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %final_error_0_10"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 0, i4 %i_42" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../accelerator.cpp:69]   --->   Operation 31 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_68_4"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = load i4 %i_42" [../accelerator.cpp:67]   --->   Operation 33 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.86ns)   --->   "%icmp_ln67 = icmp_eq  i4 %i, i4 10" [../accelerator.cpp:67]   --->   Operation 34 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.86ns)   --->   "%i_37 = add i4 %i, i4 1" [../accelerator.cpp:67]   --->   Operation 35 'add' 'i_37' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %VITIS_LOOP_68_4.split, void %for.inc66.exitStub" [../accelerator.cpp:67]   --->   Operation 36 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i4 %i" [../accelerator.cpp:67]   --->   Operation 37 'zext' 'zext_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i, i6 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../accelerator.cpp:69]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%result_l3_0_addr = getelementptr i64 %result_l3_0, i64 0, i64 %zext_ln67" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../accelerator.cpp:69]   --->   Operation 39 'getelementptr' 'result_l3_0_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.79ns)   --->   "%result_l3_0_load = load i4 %result_l3_0_addr" [../accelerator.cpp:69]   --->   Operation 40 'load' 'result_l3_0_load' <Predicate = (!icmp_ln67)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i10 %shl_ln" [../accelerator.cpp:69]   --->   Operation 41 'zext' 'zext_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%lshr_ln69 = lshr i640 %y_true_load_read, i640 %zext_ln69" [../accelerator.cpp:69]   --->   Operation 42 'lshr' 'lshr_ln69' <Predicate = (!icmp_ln67)> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i640 %lshr_ln69" [../accelerator.cpp:69]   --->   Operation 43 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.04ns)   --->   "%switch_ln69 = switch i4 %i, void %arrayidx.i.i29209.case.9, i4 0, void %VITIS_LOOP_68_4.split.arrayidx.i.i29209.exit_crit_edge, i4 1, void %VITIS_LOOP_68_4.split.arrayidx.i.i29209.exit_crit_edge3, i4 2, void %arrayidx.i.i29209.case.2, i4 3, void %arrayidx.i.i29209.case.3, i4 4, void %arrayidx.i.i29209.case.4, i4 5, void %arrayidx.i.i29209.case.5, i4 6, void %arrayidx.i.i29209.case.6, i4 7, void %arrayidx.i.i29209.case.7, i4 8, void %arrayidx.i.i29209.case.8" [../accelerator.cpp:69]   --->   Operation 44 'switch' 'switch_ln69' <Predicate = (!icmp_ln67)> <Delay = 1.04>
ST_1 : Operation 45 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 %i_37, i4 %i_42" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../accelerator.cpp:69]   --->   Operation 45 'store' 'store_ln55' <Predicate = (!icmp_ln67)> <Delay = 0.48>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln67 = br void %VITIS_LOOP_68_4" [../accelerator.cpp:67]   --->   Operation 46 'br' 'br_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.70>
ST_2 : Operation 47 [1/2] (0.79ns)   --->   "%result_l3_0_load = load i4 %result_l3_0_addr" [../accelerator.cpp:69]   --->   Operation 47 'load' 'result_l3_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i64 %trunc_ln69" [../accelerator.cpp:69]   --->   Operation 48 'bitcast' 'bitcast_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [5/5] (6.91ns)   --->   "%sub = dsub i64 %result_l3_0_load, i64 %bitcast_ln69" [../accelerator.cpp:69]   --->   Operation 49 'dsub' 'sub' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 50 [4/5] (6.91ns)   --->   "%sub = dsub i64 %result_l3_0_load, i64 %bitcast_ln69" [../accelerator.cpp:69]   --->   Operation 50 'dsub' 'sub' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 51 [3/5] (6.91ns)   --->   "%sub = dsub i64 %result_l3_0_load, i64 %bitcast_ln69" [../accelerator.cpp:69]   --->   Operation 51 'dsub' 'sub' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 52 [2/5] (6.91ns)   --->   "%sub = dsub i64 %result_l3_0_load, i64 %bitcast_ln69" [../accelerator.cpp:69]   --->   Operation 52 'dsub' 'sub' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%final_error_0_10_load = load i64 %final_error_0_10"   --->   Operation 77 'load' 'final_error_0_10_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%final_error_0_11_load = load i64 %final_error_0_11"   --->   Operation 78 'load' 'final_error_0_11_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%final_error_0_12_load = load i64 %final_error_0_12"   --->   Operation 79 'load' 'final_error_0_12_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%final_error_0_13_load = load i64 %final_error_0_13"   --->   Operation 80 'load' 'final_error_0_13_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%final_error_0_14_load = load i64 %final_error_0_14"   --->   Operation 81 'load' 'final_error_0_14_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%final_error_0_15_load = load i64 %final_error_0_15"   --->   Operation 82 'load' 'final_error_0_15_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%final_error_0_16_load = load i64 %final_error_0_16"   --->   Operation 83 'load' 'final_error_0_16_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%final_error_0_17_load = load i64 %final_error_0_17"   --->   Operation 84 'load' 'final_error_0_17_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%final_error_0_18_load = load i64 %final_error_0_18"   --->   Operation 85 'load' 'final_error_0_18_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%final_error_0_19_load = load i64 %final_error_0_19"   --->   Operation 86 'load' 'final_error_0_19_load' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_19_out, i64 %final_error_0_19_load"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_18_out, i64 %final_error_0_18_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_17_out, i64 %final_error_0_17_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_16_out, i64 %final_error_0_16_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_15_out, i64 %final_error_0_15_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_14_out, i64 %final_error_0_14_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_13_out, i64 %final_error_0_13_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_12_out, i64 %final_error_0_12_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_11_out, i64 %final_error_0_11_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %final_error_0_10_out, i64 %final_error_0_10_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 97 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.48>

State 6 <SV = 5> <Delay = 7.40>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../accelerator.cpp:67]   --->   Operation 53 'specpipeline' 'specpipeline_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../accelerator.cpp:67]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../accelerator.cpp:67]   --->   Operation 55 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/5] (6.91ns)   --->   "%sub = dsub i64 %result_l3_0_load, i64 %bitcast_ln69" [../accelerator.cpp:69]   --->   Operation 56 'dsub' 'sub' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_10" [../accelerator.cpp:69]   --->   Operation 57 'store' 'store_ln69' <Predicate = (i == 8)> <Delay = 0.48>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 58 'br' 'br_ln69' <Predicate = (i == 8)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_11" [../accelerator.cpp:69]   --->   Operation 59 'store' 'store_ln69' <Predicate = (i == 7)> <Delay = 0.48>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 60 'br' 'br_ln69' <Predicate = (i == 7)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_12" [../accelerator.cpp:69]   --->   Operation 61 'store' 'store_ln69' <Predicate = (i == 6)> <Delay = 0.48>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 62 'br' 'br_ln69' <Predicate = (i == 6)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_13" [../accelerator.cpp:69]   --->   Operation 63 'store' 'store_ln69' <Predicate = (i == 5)> <Delay = 0.48>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 64 'br' 'br_ln69' <Predicate = (i == 5)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_14" [../accelerator.cpp:69]   --->   Operation 65 'store' 'store_ln69' <Predicate = (i == 4)> <Delay = 0.48>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 66 'br' 'br_ln69' <Predicate = (i == 4)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_15" [../accelerator.cpp:69]   --->   Operation 67 'store' 'store_ln69' <Predicate = (i == 3)> <Delay = 0.48>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 68 'br' 'br_ln69' <Predicate = (i == 3)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_16" [../accelerator.cpp:69]   --->   Operation 69 'store' 'store_ln69' <Predicate = (i == 2)> <Delay = 0.48>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 70 'br' 'br_ln69' <Predicate = (i == 2)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_17" [../accelerator.cpp:69]   --->   Operation 71 'store' 'store_ln69' <Predicate = (i == 1)> <Delay = 0.48>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 72 'br' 'br_ln69' <Predicate = (i == 1)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_18" [../accelerator.cpp:69]   --->   Operation 73 'store' 'store_ln69' <Predicate = (i == 0)> <Delay = 0.48>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 74 'br' 'br_ln69' <Predicate = (i == 0)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.48ns)   --->   "%store_ln69 = store i64 %sub, i64 %final_error_0_19" [../accelerator.cpp:69]   --->   Operation 75 'store' 'store_ln69' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8)> <Delay = 0.48>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayidx.i.i29209.exit" [../accelerator.cpp:69]   --->   Operation 76 'br' 'br_ln69' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7 & i != 8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 2.622ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln55', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../accelerator.cpp:69) of constant 0 on local variable '__n', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../accelerator.cpp:69 [35]  (0.489 ns)
	'load' operation 4 bit ('i', ../accelerator.cpp:67) on local variable '__n', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../accelerator.cpp:69 [38]  (0.000 ns)
	'lshr' operation 640 bit ('lshr_ln69', ../accelerator.cpp:69) [51]  (2.133 ns)

 <State 2>: 7.709ns
The critical path consists of the following:
	'load' operation 64 bit ('result_l3_0_load', ../accelerator.cpp:69) on array 'result_l3_0' [49]  (0.790 ns)
	'dsub' operation 64 bit ('sub', ../accelerator.cpp:69) [54]  (6.919 ns)

 <State 3>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', ../accelerator.cpp:69) [54]  (6.919 ns)

 <State 4>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', ../accelerator.cpp:69) [54]  (6.919 ns)

 <State 5>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', ../accelerator.cpp:69) [54]  (6.919 ns)

 <State 6>: 7.408ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub', ../accelerator.cpp:69) [54]  (6.919 ns)
	'store' operation 0 bit ('store_ln69', ../accelerator.cpp:69) of variable 'sub', ../accelerator.cpp:69 on local variable 'final_error_0_10' [57]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
