$date
	Thu Mar 22 14:11:25 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0046 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0046 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0046 $end
$var wire 1 # p2 $end
$upscope $end
$scope module Exemplo0046 $end
$var wire 1 $ p3 $end
$upscope $end
$scope module Exemplo0046 $end
$var wire 1 % p4 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
0!
$end
#12
1"
1#
1$
1%
1!
#17
0"
0#
0$
0%
#22
1"
1$
1%
#24
0!
#27
0"
0%
#32
1"
#36
1#
1%
1!
#37
0"
#41
0#
0$
0%
#46
1$
1%
#48
0!
#51
0%
#60
1"
1#
1%
1!
#65
0"
0#
0$
0%
#70
1"
1$
1%
#72
0!
#75
0"
0%
#80
1"
#84
1#
1%
1!
#85
0"
#89
0#
0$
0%
#94
1$
1%
#96
0!
#99
0%
#108
1"
1#
1%
1!
#113
0"
0#
0$
0%
#118
1"
1$
1%
#120
0!
