<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: vt100                               Date:  6- 2-2023,  2:50PM
Device Used: XC9536-15-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
7  /36  ( 19%) 7   /180  (  4%) 8  /72  ( 11%)   3  /36  (  8%) 11 /34  ( 32%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1           4/18        5/36        5           4/90       2/17
FB2           3/18        3/36        3           3/90       3/17
             -----       -----                   -----       -----     
              7/36        8/72                    7/180      5/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'pclk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    5           5    |  I/O              :    10      28
Output        :    5           5    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     11          11

** Power Data **

There are 7 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'vt100.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'pclk' based upon the LOC
   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:936 - The output buffer 'LOADSR_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'LOADDAT_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'LOADCOL_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'LOADCHR_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'LCHRLINE_OBUF' is missing an input and
   will be deleted.
WARNING:Cpld:936 - The output buffer 'GWE_OBUF' is missing an input and will be
   deleted.
WARNING:Cpld:936 - The output buffer 'CRTCOE_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'COLOR_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:936 - The output buffer 'CHAROE_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'DE'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'LOADSRIN'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 5 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
LOADAD              2     3     FB1_6   8    I/O     O       STD  FAST 
CCLK                1     2     FB1_8   9    I/O     O       STD  FAST RESET
HSYNC               1     1     FB2_1   1    I/O     O       STD  FAST 
VSYNC               1     1     FB2_2   44   I/O     O       STD  FAST 
PIXCLKO             1     1     FB2_4   43   I/O     O       STD  FAST 

** 2 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
clk<1>              1     1     FB1_17  STD  RESET
clk<0>              0     0     FB1_18  STD  RESET

** 6 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
A15                 FB1_1   2    I/O     I
WR                  FB1_2   3    I/O     I
pclk                FB1_3   5    GCK/I/O GCK/I
RD                  FB1_4   4    I/O     I
HS                  FB1_10  12   I/O     I
VS                  FB1_11  13   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               5/31
Number of signals used by logic mapping into function block:  5
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   2     I/O     I
(unused)              0       0     0   5     FB1_2   3     I/O     I
(unused)              0       0     0   5     FB1_3   5     GCK/I/O GCK/I
(unused)              0       0     0   5     FB1_4   4     I/O     I
(unused)              0       0     0   5     FB1_5   6     GCK/I/O 
LOADAD                2       0     0   3     FB1_6   8     I/O     O
(unused)              0       0     0   5     FB1_7   7     GCK/I/O 
CCLK                  1       0     0   4     FB1_8   9     I/O     O
(unused)              0       0     0   5     FB1_9   11    I/O     
(unused)              0       0     0   5     FB1_10  12    I/O     I
(unused)              0       0     0   5     FB1_11  13    I/O     I
(unused)              0       0     0   5     FB1_12  14    I/O     
(unused)              0       0     0   5     FB1_13  18    I/O     
(unused)              0       0     0   5     FB1_14  19    I/O     
(unused)              0       0     0   5     FB1_15  20    I/O     
(unused)              0       0     0   5     FB1_16  22    I/O     
clk<1>                1       0     0   4     FB1_17  24    I/O     (b)
clk<0>                0       0     0   5     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A15                3: WR                 5: clk<1> 
  2: RD                 4: clk<0>           

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
LOADAD               XXX..................................... 3       3
CCLK                 ...XX................................... 2       2
clk<1>               ...X.................................... 1       1
clk<0>               ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               3/33
Number of signals used by logic mapping into function block:  3
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
HSYNC                 1       0     0   4     FB2_1   1     I/O     O
VSYNC                 1       0     0   4     FB2_2   44    I/O     O
(unused)              0       0     0   5     FB2_3   42    GTS/I/O 
PIXCLKO               1       0     0   4     FB2_4   43    I/O     O
(unused)              0       0     0   5     FB2_5   40    GTS/I/O 
(unused)              0       0     0   5     FB2_6   39    GSR/I/O 
(unused)              0       0     0   5     FB2_7   38    I/O     
(unused)              0       0     0   5     FB2_8   37    I/O     
(unused)              0       0     0   5     FB2_9   36    I/O     
(unused)              0       0     0   5     FB2_10  35    I/O     
(unused)              0       0     0   5     FB2_11  34    I/O     
(unused)              0       0     0   5     FB2_12  33    I/O     
(unused)              0       0     0   5     FB2_13  29    I/O     
(unused)              0       0     0   5     FB2_14  28    I/O     
(unused)              0       0     0   5     FB2_15  27    I/O     
(unused)              0       0     0   5     FB2_16  26    I/O     
(unused)              0       0     0   5     FB2_17  25    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: HS                 2: pclk               3: VS 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
HSYNC                X....................................... 1       1
VSYNC                ..X..................................... 1       1
PIXCLKO              .X...................................... 1       1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_CCLK: FTCPE port map (CCLK,CCLK_T,pclk,'0','0');
CCLK_T <= (clk(0) AND clk(1));


HSYNC <= NOT HS;


LOADAD <= ((NOT WR AND A15)
	OR (NOT RD AND A15));


PIXCLKO <= pclk;


VSYNC <= NOT VS;

FTCPE_clk0: FTCPE port map (clk(0),'1',pclk,'0','0');

FTCPE_clk1: FTCPE port map (clk(1),clk(0),pclk,'0','0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536-15-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9536-15-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 HSYNC                            23 GND                           
  2 A15                              24 TIE                           
  3 WR                               25 TIE                           
  4 RD                               26 TIE                           
  5 pclk                             27 TIE                           
  6 TIE                              28 TIE                           
  7 TIE                              29 TIE                           
  8 LOADAD                           30 TDO                           
  9 CCLK                             31 GND                           
 10 GND                              32 VCC                           
 11 TIE                              33 TIE                           
 12 HS                               34 TIE                           
 13 VS                               35 TIE                           
 14 TIE                              36 TIE                           
 15 TDI                              37 TIE                           
 16 TMS                              38 TIE                           
 17 TCK                              39 TIE                           
 18 TIE                              40 TIE                           
 19 TIE                              41 VCC                           
 20 TIE                              42 TIE                           
 21 VCC                              43 PIXCLKO                       
 22 TIE                              44 VSYNC                         


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536-15-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
