Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 18990161c9854c098cced77f1755ea89 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_multadd_v3_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ip_nn_integ_tb_behav xil_defaultlib.ip_nn_integ_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'c' [/home/quinn/ece532-project/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'BYTE_NUM' [/home/quinn/ece532-project/accelerator/rtl/ip_packet_rx.sv:318]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:207]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:208]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:210]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:211]
WARNING: [VRFC 10-696] first argument of $stop is invalid, expecting 0, 1 or 2 [/home/quinn/ece532-project/accelerator/rtl/ip_nn_integ_tb.sv:220]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
