

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT'
================================================================
* Date:           Sat Jan 14 22:16:08 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.46|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    0|  3422|    1|  3423|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (sc_FIFO_DCT_ssdm_s) | (sc_FIFO_DCT_ssdm_1)
2 --> 
* FSM state operations: 

 <State 1>: 6.07ns
ST_1: StgValue_3 (17)  [1/1] 0.00ns
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !411

ST_1: StgValue_4 (18)  [1/1] 0.00ns
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !415

ST_1: StgValue_5 (19)  [1/1] 0.00ns
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sync), !map !419

ST_1: StgValue_6 (20)  [1/1] 0.00ns
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_ok), !map !423

ST_1: StgValue_7 (21)  [1/1] 0.00ns
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %done), !map !427

ST_1: StgValue_8 (22)  [1/1] 0.00ns
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %error), !map !431

ST_1: StgValue_9 (23)  [1/1] 0.00ns
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %din), !map !435

ST_1: StgValue_10 (24)  [1/1] 0.00ns
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout), !map !439

ST_1: StgValue_11 (25)  [1/1] 0.00ns
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_start), !map !443

ST_1: StgValue_12 (26)  [1/1] 0.00ns
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_working), !map !447

ST_1: StgValue_13 (27)  [1/1] 0.00ns
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap([64 x i18]* %sc_FIFO_DCT_mA_V), !map !451

ST_1: StgValue_14 (28)  [1/1] 0.00ns
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap([64 x i18]* %sc_FIFO_DCT_mB_V), !map !457

ST_1: StgValue_15 (29)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:28
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @p_str, [12 x i8]* @p_str) nounwind

ST_1: sc_FIFO_DCT_ssdm_s (30)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:29
arrayctor.loop1.preheader:13  %sc_FIFO_DCT_ssdm_s = load i1* @sc_FIFO_DCT_ssdm_thread_M_Prc1, align 1

ST_1: StgValue_17 (31)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:29
arrayctor.loop1.preheader:14  br i1 %sc_FIFO_DCT_ssdm_s, label %0, label %1

ST_1: StgValue_18 (33)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:29
:0  call void (...)* @_ssdm_op_SpecProcessDecl([12 x i8]* @p_str, i32 2, [5 x i8]* @p_str11) nounwind

ST_1: StgValue_19 (34)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:30
:1  call void (...)* @_ssdm_op_SpecSensitive([5 x i8]* @p_str11, [6 x i8]* @p_str2, i1* %clock, i32 1) nounwind

ST_1: StgValue_20 (35)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:31
:2  call void (...)* @_ssdm_op_SpecSensitive([5 x i8]* @p_str11, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: sc_FIFO_DCT_ssdm_1 (36)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:32
:3  %sc_FIFO_DCT_ssdm_1 = load i1* @sc_FIFO_DCT_ssdm_thread_M_Prc2, align 1

ST_1: StgValue_22 (37)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:32
:4  br i1 %sc_FIFO_DCT_ssdm_1, label %2, label %3

ST_1: StgValue_23 (39)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:32
:0  call void (...)* @_ssdm_op_SpecProcessDecl([12 x i8]* @p_str, i32 2, [5 x i8]* @p_str19) nounwind

ST_1: StgValue_24 (40)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:33
:1  call void (...)* @_ssdm_op_SpecSensitive([5 x i8]* @p_str19, [6 x i8]* @p_str2, i1* %clock, i32 1) nounwind

ST_1: StgValue_25 (41)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:34
:2  call void (...)* @_ssdm_op_SpecSensitive([5 x i8]* @p_str19, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: StgValue_26 (42)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:35
:3  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind

ST_1: StgValue_27 (43)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:36
:4  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_28 (44)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:37
:5  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [5 x i8]* @p_str4, i32 0, i32 0, i1* %sync) nounwind

ST_1: StgValue_29 (45)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:38
:6  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [8 x i8]* @p_str5, i32 0, i32 0, i1* %data_ok) nounwind

ST_1: StgValue_30 (46)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:39
:7  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [5 x i8]* @p_str6, i32 0, i32 0, i1* %done) nounwind

ST_1: StgValue_31 (47)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:40
:8  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [6 x i8]* @p_str7, i32 0, i32 0, i1* %error) nounwind

ST_1: StgValue_32 (48)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:41
:9  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [13 x i8]* @p_str8, [4 x i8]* @p_str9, i32 0, i32 0, i8* %din) nounwind

ST_1: StgValue_33 (49)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:42
:10  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 1, [13 x i8]* @p_str8, [5 x i8]* @p_str10, i32 0, i32 0, i8* %dout) nounwind

ST_1: StgValue_34 (50)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:43
:11  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [8 x i8]* @p_str15, i32 1, i32 0, i1* %s_start) nounwind

ST_1: StgValue_35 (51)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:44
:12  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [10 x i8]* @p_str16, i32 1, i32 0, i1* %s_working) nounwind

ST_1: StgValue_36 (52)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:44
:13  ret void

ST_1: StgValue_37 (54)  [2/2] 0.00ns  loc: ./sc_FIFO_DCT.h:32
:0  call void @"sc_FIFO_DCT::Prc2"(i1* %clock, i1* %reset, i1* %sync, i1* %data_ok, i1* %done, i1* %error, i8* %din, i8* %dout, i1* %s_start, i1* %s_working, [64 x i18]* %sc_FIFO_DCT_mA_V, [64 x i18]* %sc_FIFO_DCT_mB_V)

ST_1: StgValue_38 (57)  [2/2] 6.07ns  loc: ./sc_FIFO_DCT.h:29
:0  call void @"sc_FIFO_DCT::Prc1"(i1* %clock, i1* %reset, i1* %sync, i1* %data_ok, i1* %done, i1* %error, i8* %din, i8* %dout, i1* %s_start, i1* %s_working, [64 x i18]* %sc_FIFO_DCT_mA_V, [64 x i18]* %sc_FIFO_DCT_mB_V)


 <State 2>: 0.00ns
ST_2: StgValue_39 (54)  [1/2] 0.00ns  loc: ./sc_FIFO_DCT.h:32
:0  call void @"sc_FIFO_DCT::Prc2"(i1* %clock, i1* %reset, i1* %sync, i1* %data_ok, i1* %done, i1* %error, i8* %din, i8* %dout, i1* %s_start, i1* %s_working, [64 x i18]* %sc_FIFO_DCT_mA_V, [64 x i18]* %sc_FIFO_DCT_mB_V)

ST_2: StgValue_40 (55)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_41 (57)  [1/2] 0.00ns  loc: ./sc_FIFO_DCT.h:29
:0  call void @"sc_FIFO_DCT::Prc1"(i1* %clock, i1* %reset, i1* %sync, i1* %data_ok, i1* %done, i1* %error, i8* %din, i8* %dout, i1* %s_start, i1* %s_working, [64 x i18]* %sc_FIFO_DCT_mA_V, [64 x i18]* %sc_FIFO_DCT_mB_V)

ST_2: StgValue_42 (58)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_43 (60)  [1/1] 0.00ns
UnifiedUnreachableBlock:0  unreachable



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.07ns
The critical path consists of the following:
	'call' operation (./sc_FIFO_DCT.h:29) to 'sc_FIFO_DCT::Prc1' [57]  (6.07 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
