entity kucch_to is
	port(input: in std_logic_vector(7 downto 0);
	output: out std_logic_vector(7 downto 0));
end entity;

architecture ek_tarfa of kucch_to is
begin
	output <= input + 1;
end architecture;