INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:14:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.198ns  (required time - arrival time)
  Source:                 buffer211/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer42/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.775ns (16.602%)  route 3.893ns (83.398%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2980, unset)         0.508     0.508    buffer211/clk
    SLICE_X19Y93         FDRE                                         r  buffer211/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y93         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer211/outs_reg[0]/Q
                         net (fo=64, routed)          0.430     1.154    buffer167/fifo/buffer211_outs
    SLICE_X23Y93         LUT3 (Prop_lut3_I0_O)        0.043     1.197 r  buffer167/fifo/transmitValue_i_6__18/O
                         net (fo=5, routed)           0.423     1.620    buffer184/fifo/buffer167_outs
    SLICE_X22Y94         LUT6 (Prop_lut6_I4_O)        0.043     1.663 f  buffer184/fifo/fullReg_i_2__30/O
                         net (fo=10, routed)          0.271     1.934    control_merge5/tehb/control/cond_br33_trueOut_valid
    SLICE_X22Y95         LUT5 (Prop_lut5_I1_O)        0.043     1.977 f  control_merge5/tehb/control/transmitValue_i_4__16/O
                         net (fo=4, routed)           0.406     2.384    control_merge5/tehb/control/transmitValue_i_4__16_n_0
    SLICE_X21Y98         LUT5 (Prop_lut5_I1_O)        0.043     2.427 f  control_merge5/tehb/control/transmitValue_i_10__3/O
                         net (fo=1, routed)           0.174     2.601    fork30/control/generateBlocks[6].regblock/branch_ready__1
    SLICE_X23Y98         LUT5 (Prop_lut5_I3_O)        0.043     2.644 r  fork30/control/generateBlocks[6].regblock/transmitValue_i_7__1/O
                         net (fo=1, routed)           0.486     3.130    buffer114/control/transmitValue_reg_2
    SLICE_X23Y97         LUT6 (Prop_lut6_I3_O)        0.043     3.173 r  buffer114/control/transmitValue_i_3__49/O
                         net (fo=14, routed)          0.256     3.429    fork29/control/generateBlocks[1].regblock/transmitValue_reg_1
    SLICE_X23Y99         LUT6 (Prop_lut6_I2_O)        0.043     3.472 f  fork29/control/generateBlocks[1].regblock/transmitValue_i_6__6/O
                         net (fo=1, routed)           0.217     3.689    fork27/control/generateBlocks[3].regblock/transmitValue_i_3__47_0
    SLICE_X25Y99         LUT6 (Prop_lut6_I3_O)        0.043     3.732 r  fork27/control/generateBlocks[3].regblock/transmitValue_i_4__1/O
                         net (fo=1, routed)           0.088     3.820    fork27/control/generateBlocks[6].regblock/transmitValue_i_5__1
    SLICE_X25Y99         LUT6 (Prop_lut6_I3_O)        0.043     3.863 f  fork27/control/generateBlocks[6].regblock/transmitValue_i_3__47/O
                         net (fo=2, routed)           0.093     3.956    buffer102/control/transmitValue_reg
    SLICE_X25Y99         LUT6 (Prop_lut6_I0_O)        0.043     3.999 r  buffer102/control/transmitValue_i_5__1/O
                         net (fo=3, routed)           0.314     4.313    fork25/control/generateBlocks[1].regblock/outs_reg[5]_0
    SLICE_X23Y101        LUT6 (Prop_lut6_I1_O)        0.043     4.356 f  fork25/control/generateBlocks[1].regblock/outputValid_i_2__8/O
                         net (fo=8, routed)           0.286     4.642    fork24/control/generateBlocks[0].regblock/buffer60_outs_ready
    SLICE_X22Y105        LUT6 (Prop_lut6_I4_O)        0.043     4.685 r  fork24/control/generateBlocks[0].regblock/fullReg_i_3__8/O
                         net (fo=6, routed)           0.277     4.962    fork12/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X22Y109        LUT6 (Prop_lut6_I2_O)        0.043     5.005 r  fork12/control/generateBlocks[1].regblock/dataReg[4]_i_1__8/O
                         net (fo=5, routed)           0.171     5.176    buffer42/E[0]
    SLICE_X22Y110        FDRE                                         r  buffer42/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=2980, unset)         0.483     3.183    buffer42/clk
    SLICE_X22Y110        FDRE                                         r  buffer42/dataReg_reg[0]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X22Y110        FDRE (Setup_fdre_C_CE)      -0.169     2.978    buffer42/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.978    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                 -2.198    




