# VLSIR Protobuff

## Quick Cheatsheet: `utils` + `circuit` + `netlist` + `spice`

Note: in this repo the shared utility schema is `utils.proto` (not `util.proto`).

| If you want to do... | Fill this message | Key fields |
|---|---|---|
| Build reusable circuit IR | `vlsir.circuit.Package` | `domain`, `modules`, `ext_modules` |
| Define a block | `vlsir.circuit.Module` | `name`, `ports`, `signals`, `instances`, `parameters` |
| Define a primitive or external block interface | `vlsir.circuit.ExternalModule` | `name`, `ports`, `parameters`, `spicetype` |
| Instantiate a module or primitive | `vlsir.circuit.Instance` | `module` `vlsir.utils.Reference`, `connections`, `parameters` |
| Express parameter values with units/literals | `vlsir.utils.ParamValue` and `vlsir.utils.Param` | `bool/int64/double/string/literal/prefixed` |
| Generate a text netlist | `vlsir.netlist.NetlistInput` | `pkg`, `fmt`, `netlist_path` |
| Run analog simulation | `vlsir.spice.SimInput` | `pkg`, `top`, `opts`, `an`, `ctrls` |
| Add simulator controls | `vlsir.spice.Control` | `include`, `lib`, `save`, `meas`, `param`, `literal` |
| Consume simulation data | `vlsir.spice.SimResult` | `an` list of typed `AnalysisResult` |
| Carry full custom layout geometry | `vlsir.raw.Cell.layout` | `Layout.shapes`, `Layout.instances`, `Layout.annotations` |
| Carry LEF-style abstract pins/blockages | `vlsir.raw.Cell.abstract` | `Abstract.outline`, `Abstract.ports`, `Abstract.blockages` |
| Keep logic + layout in one cell object | `vlsir.raw.Cell` | `interface`, `module`, `abstract`, `layout` |
| Use track/grid-native layout abstraction | `vlsir.tetris.Cell` | `abstract`, `layout`, track/cut/assign/placement primitives |

Typical flow:
1. Build `vlsir.circuit.Package`.
2. Use `vlsir.netlist.NetlistInput` for text netlisting and/or use `vlsir.spice.SimInput` for simulation.
3. Build `vlsir.raw.Cell` or `vlsir.tetris.Cell` for physical data.
4. Populate `Cell.abstract` explicitly when you need pin-accurate abstracts.

```mermaid
flowchart LR
    subgraph LOCAL["Local Environment"]
        MAIN["main.py: HDL21 + KLayout Python"]
        POST["Python analysis and optimization code"]
    end

    VLSIR["VLSIR proto boundary"]
    CONV["Interop layer: vlsirtools + layout21 + custom translators"]

    MAIN -->|"emit circuit.proto + raw.proto + tech.proto + constraints.proto"| VLSIR
    VLSIR --> CONV
    CONV -->|"return tetris.proto and derived artifacts"| POST

    subgraph SIMRPC["Simulation RPC service"]
        SPICE_SERVER["spice_server RPC"]
        SIM["Spectre or Ngspice"]
        SPICE_SERVER -->|"run .scs or .sp netlist"| SIM
        SIM -->|"return waveform .raw file"| SPICE_SERVER
    end

    CONV -->|"vlsirtools netlisting: circuit.proto -> .scs or .sp"| SPICE_SERVER
    SPICE_SERVER -->|"simulation result .raw path or payload"| POST

    subgraph ORRPC["OpenROAD RPC service proposed"]
        OR_ADAPTER["OpenROAD frontend adapters"]
        OPENROAD["OpenROAD place and route"]
        OR_ADAPTER -->|"write tech.lef + library.lef + verilog + constraints.tcl"| OPENROAD
        OPENROAD -->|"return placed and routed DEF"| OR_ADAPTER
    end

    CONV -->|"pass tech.proto + raw.proto + circuit.proto + constraints.proto"| OR_ADAPTER
    OR_ADAPTER -->|"parse DEF and lower to tetris.proto"| VLSIR
    VLSIR -->|"tetris.proto"| POST

    subgraph KLRPC["KLayout RPC service proposed"]
        KLAYOUT["KLayout server: view + DRC + LVS + PEX"]
    end

    CONV -->|"layout21 or custom export: raw.proto or tetris.proto -> GDS/OASIS"| KLAYOUT
    KLAYOUT -->|"reports and debug views"| POST
```

Core `vlsir.layout.raw` targets for bridging:
- `Rect`: `Rectangle`
- `Poly`: `Polygon`
- `Path`: `Path`
- `Inst`: `Instance`
- `Text`: `TextElement`
- `Abs`: `Abstract` (`outline`, `ports`, `blockages`)

| Option | Language | Link | Status | Native Output / In-Process Format | `vlsir.raw` Coverage | VLSIR Bridge Effort | Open PDK Examples |
|---|---|---|---|---|---|---|---|
| BFG (C++) | C++ | https://github.com/growly/bfg | Active (pushed `2026-02-18`) | Direct `vlsir.raw.Library` + `vlsir.circuit.Package` (`.pb` / `.txt`) | Strong `Rect/Poly/Inst/Text/Abs`; paths typically polygonized | Low | Sky130 + GF180 generators |
| Layout21 (Rust) | Rust | https://github.com/dan-fritchman/Layout21 | Active-ish (pushed `2025-02-25`) | Native raw/tetris model + `gds2proto` / `proto2gds` converters | Full `Rect/Poly/Path/Inst/Text/Abs`, plus tetris | Very Low | Sky130 examples in converter tests/resources |
| Substrate2 | Rust | https://github.com/ucb-substrate/substrate2 | Active (pushed `2026-02-18`) | Native `layir`/`scir` IR + `gdsconv`; protobuf (`tonic/prost`) used for cache RPC | Good `Rect/Poly/Inst/Text`; no native `Path`; `Abs`/blockage conventions need adapter | Medium | Sky130 PDK crate and examples |
| GDSTK | C++ + Python | https://github.com/heitzmann/gdstk | Active (pushed `2026-01-27`) | C++/Python geometry for GDS/OASIS | Good `Rect/Poly/Path/Inst/Text`; `Abs` must be synthesized | Medium | PDK-agnostic (no built-in Sky130/IHP primitives) |
| StemCells concept (papers) | N/A (papers) | https://doi.org/10.1109/TVLSI.2021.3105028, http://purl.stanford.edu/mv779vk8233 | Research concept (no OSS code) | Algorithmic/template concept | Theoretical only | Very High | None (published concept) |
| ALIGN primitive generation | Python + C++ | https://github.com/ALIGN-analoglayout/ALIGN-public | Active (pushed `2026-01-13`) | SPICE + `.const.json` -> internal JSON + GDS | Practical via JSON/GDS (`Rect/Poly/Inst`); `Abs` partial | Medium-High | Mock FinFET + ALIGN PDK adapters; no first-class IHP/Sky130 primitive libs |
| MAGICAL + ConstGen | C++ + Python | https://github.com/magical-eda/MAGICAL | Lower activity (pushed `2024-04-24`) | Internal flow + output GDS + `.sym`/`.symnet` constraints | Mostly via post-conversion from GDS | High | Example analog circuits; no clear maintained IHP/Sky130 primitive path |
| GDSFactory core | Python | https://github.com/gdsfactory/gdsfactory | Very active (pushed `2026-02-19`) | Python component graph -> GDS/OASIS/etc + metadata | Strong `Rect/Poly/Path/Inst/Text`; `Abs` from ports + outlines with adapter | Medium-Low | Generic framework, many PDKs |
| GDSFactory IHP PDK (`cells` + `cells2`) | Python | https://github.com/gdsfactory/ihp | Active (pushed `2026-02-17`) | Pure Python parametric cells + wrapped legacy PyCells | Good direct mapping to `Rect/Poly/Path/Inst/Text`; `Abs` derivable | Medium-Low | IHP SG13G2 NMOS/PMOS/res/cap/others |
| GDSFactory Sky130 PDK | Python | https://github.com/gdsfactory/skywater130 | Active (pushed `2026-02-17`) | Python PCells on top of gdsfactory | Good direct mapping to raw primitives | Medium-Low | Sky130 NMOS/PMOS/caps/res/etc in `sky130/pcells` |
| Official IHP Open PDK (KLayout PyCells) | Python (KLayout) | https://github.com/IHP-GmbH/IHP-Open-PDK | Active preview (pushed `2026-02-17`) | KLayout tech + Python PyCells (`sg13g2_pycell_lib`) + GDS/LEF libs | Good via KLayout DB (`Rect/Poly/Path/Inst/Text`), `Abs` from pin/obs layers | Medium | IHP SG13G2 official primitives incl MOS/res/cap |
| Official SkyWater PDK | Mixed (Magic TCL + Python + collateral) | https://github.com/google/skywater-pdk | Maintained but older cadence (pushed `2024-10-28`), experimental-preview docs | Primitive libs + Magic TCL parameterized generators + fixed collateral | Mostly post-generated GDS conversion; limited native Python PCell path | High | SKY130 official primitive libs; wrappers commonly via other tools |
| KLayout PyPI API (`klayout.db`) | Python (C++ backend) | https://www.klayout.org/klayout-pypi | Active (KLayout pushed `2026-02-14`) | Python geometry DB API (subset of full KLayout) | Strong `Rect/Poly/Path/Inst/Text`; `Abs` requires convention/adapter | Medium-Low | Tooling used by IHP Open PDK and many custom scripts |
| ciccreator | C++ | https://github.com/wulffern/ciccreator | Active-ish (pushed `2025-06-22`) | Custom `*.cic` format (README: GDS/SPICE removed; use `cicpy` converters) | Indirect via conversion pipeline | High | Some Sky130-related ecosystem mention (`aicex`) |
| BAG (Blue Cheetah) | Python | https://github.com/bluecheetah/bag | Active-ish (pushed `2024-07-24`) | OA-centric analog generator flow | Potentially high, but requires custom OA->VLSIR bridge | High | Mostly non-open/ NDA PDK usage patterns |
| Laygo2 | Python | https://github.com/niftylab/laygo2 | Maintenance mode (README note since Sep 2024; pushed `2025-06-22`) | Grid/template-based Python layout generation | Good geometry-level mapping; abstract metadata custom | Medium | Open examples exist; no strong official IHP/Sky130 primitive stack |

### Notes
- `substrate2` does use protobuf, but for cache RPC (`libs/cache/proto/*.proto` + `tonic/prost` codegen), not as a VLSIR-like circuit/layout interchange schema.
- For your immediate goal (unit NMOS/PMOS + resistor + MOM/MIM cap footprints), the lowest-friction paths are:
  1. `IHP` and `skywater130` gdsfactory PDKs (Python-first),
  2. official IHP KLayout PyCells,
  3. direct KLayout PyPI API for custom generators.
- BFG/Layout21 are the strongest references for **native VLSIR-first** layout serialization, but are not drop-in PDK primitive providers for your exact device set.

## Primitive Drawing Command Comparison (Generator-Level)

Expanded scan scope for this table:
- `BFG`: `libs/bfg/src/**/*.cc`, `libs/bfg/src/**/*.h`
- `IHP PyCells`: `libs/IHP/ihp/cells2/ihp_pycell/**/*.py`
- `IHP GDSFactory PCells`: `libs/IHP/ihp/cells/**/*.py`, `libs/IHP/ihp/cells2/**/*.py`
- `KLayout API check`: runtime introspection via `uv run python` on `klayout.db` (PyPI package)

Top API counts from the expanded scan:
- `BFG`: `AddRectangle (221)`, `SetActiveLayerByName (137)`, `MakeVia (88)`, `AddPolygon (81)`, `SavePoint (57)`
- `IHP PyCells`: `dbCreateRect (473)`, `dbCreatePolygon (192)`, `dbCreateRectArray (134)`, `dbCreateLabel (79)`, `MkPin (63)`
- `IHP GDSFactory`: `components.rectangle (176)`, `add_ref (160)`, `add_port (97)`, `add_label (39)`, `boolean (15)`

### BFG Primitive Library Layering (`libs/bfg/src/layout.h`)

| Library layer | Representative API |
|---|---|
| Core geometry insertion | `AddRectangle`, `AddSquare`, `AddPolygon`, `AddPolyLine`, `AddInstance` |
| Rule-aware metal/via helpers | `MakeVia`, `MakeViaEncap`, `DistributeVias`, `StampVias`, `MakeWire`, `MakeAlternatingWire` |
| Pin/port helpers | `MakePin`, `MakePort`, `AddRectangleAsPort`, `AddSquareAsPort`, `AddPort` |
| Context/anchor helpers | `SetActiveLayerByName`, `SavePoint`, `SavePoints` |

### Transistor Generator Leaf Audit

Audit scope:
- FRIDA KLayout PyPI: `flow/layout/nmos.py`, `flow/layout/layout.py`
- Layout21: API and schema capability review from `layout21raw` and `layout21tetris`
- BFG: `libs/bfg/src/atoms/sky130_simple_transistor.cc`
- IHP PyCells: `libs/IHP/ihp/cells2/ihp_pycell/nmos_code.py`, `libs/IHP/ihp/cells2/ihp_pycell/pmos_code.py`
- IHP GDSFactory: `libs/IHP/ihp/cells/fet_transistors.py`, wrapper path `libs/IHP/ihp/cells2/mos_transistors.py`

Legend:
- `âœ…` API/function family is available in the library
- `âš ï¸` partial support or composition required
- `âŒï¸` not available as a first-class API item
- `ðŸ‚` function family used in primitive-cell generators

Note: this matrix is API-capability based. `ðŸ‚` marks APIs that are used in
primitive-cell generators.

| Primitive API family | FRIDA KLayout PyPI | VLSIR raw | Layout21 | BFG | IHP PyCells | IHP GDSFactory |
|---|---|---|---|---|---|---|
| Layer targeting or active layer context | âœ… ðŸ‚ layer selection with `layout.layer` and `cell.shapes` | âœ… ðŸ‚ layer tags with `raw.LayerShapes.layer.number` and `raw.LayerShapes.layer.purpose` | âœ… APIs `layout21raw::Layers::add`, `layout21raw::Layers::get_or_insert`, `layout21raw::Element.layer`, `layout21raw::Element.purpose` | âœ… ðŸ‚ layer selection with `SetActiveLayerByName` | âœ… ðŸ‚ layer objects with `Layer` | âœ… ðŸ‚ per-shape layer assignment with `add_polygon` |
| Rectangle primitive | âœ… ðŸ‚ rectangle insertion with `insert_box_nm` and `kdb.Box` | âœ… ðŸ‚ rectangles with `raw.LayerShapes.rectangles` | âœ… APIs `layout21raw::Rect`, `layout21raw::Shape::Rect` | âœ… ðŸ‚ rectangle insertion with `AddRectangle` | âœ… ðŸ‚ rectangle insertion with `dbCreateRect` | âš ï¸ ðŸ‚ rectangle geometry emitted as polygon with `_add_rect` and `add_polygon` |
| Polygon primitive | âŒï¸ polygon drawing via `kdb.Polygon` not used in primitive-cell generators | âœ… ðŸ‚ polygons with `raw.LayerShapes.polygons` | âœ… APIs `layout21raw::Polygon`, `layout21raw::Shape::Polygon` | âŒï¸ `AddPolygon` not used in primitive-cell generators | âŒï¸ `dbCreatePolygon` not used in primitive-cell generators | âœ… ðŸ‚ polygon insertion with `add_polygon` |
| Path primitive | âŒï¸ path drawing via `kdb.Path` not used in primitive-cell generators | âœ… paths with `raw.LayerShapes.paths` | âœ… APIs `layout21raw::Path`, `layout21raw::Shape::Path` | âœ… ðŸ‚ poly gate path with `AddPolyLine` | âŒï¸ `dbCreatePath` not used in primitive-cell generators | âŒï¸ `gf.Path`, `path.extrude` not used in primitive-cell generators |
| Text label primitive | âœ… ðŸ‚ label insertion with `insert_text_nm` and `kdb.Text` | âœ… ðŸ‚ annotations with `raw.Layout.annotations` | âœ… APIs `layout21raw::TextElement`, `layout21raw::Layout.annotations` | âŒï¸ text API not used in primitive-cell generators | âœ… ðŸ‚ labels with `dbCreateLabel` | âŒï¸ `add_label` not used in primitive-cell generators |
| Boolean geometry | âŒï¸ boolean geometry APIs not used in primitive-cell generators | âŒï¸ no boolean geometry primitive in `vlsir.raw` | âŒï¸ no boolean API in `layout21raw` | âŒï¸ boolean geometry APIs not used in primitive-cell generators | âŒï¸ boolean geometry APIs not used in primitive-cell generators | âŒï¸ `boolean` not used in primitive-cell generators |
| Size or offset grow-shrink operation | âŒï¸ region sizing APIs not used in primitive-cell generators | âŒï¸ no grow-shrink primitive in `vlsir.raw` | âš ï¸ APIs `layout21raw::Point::shift`, `layout21raw::Transform`, `layout21raw::BoundBox::expand`; no direct shape grow-shrink API | âŒï¸ sizing APIs not used in primitive-cell generators | âŒï¸ `dbLayerSize` not used in primitive-cell generators | âŒï¸ sizing APIs not used in primitive-cell generators |
| Hierarchical instance insertion | âŒï¸ hierarchy APIs not used in primitive-cell generators | âœ… instances with `raw.Layout.instances` | âœ… APIs `layout21raw::Instance`, `layout21raw::Layout.insts`, `layout21tetris::Layout.instances` | âŒï¸ instance insertion APIs not used in primitive-cell generators | âŒï¸ instance insertion APIs not used in primitive-cell generators | âŒï¸ `add_ref` not used in primitive-cell generators |
| Rectangle-array convenience primitive | âŒï¸ rectangle-array convenience APIs not used in primitive-cell generators | âš ï¸ repeated rectangles with `raw.LayerShapes.rectangles` | âŒï¸ no dedicated rectangle-array API in `layout21raw` | âŒï¸ rectangle-array convenience APIs not used in primitive-cell generators | âŒï¸ `dbCreateRectArray` not used in primitive-cell generators | âŒï¸ rectangle-array convenience APIs not used in primitive-cell generators |
| Via or contact array helper | âš ï¸ ðŸ‚ manual repeated contacts with `draw_contact_with_optional_strap` | âš ï¸ ðŸ‚ repeated cuts with `raw.LayerShapes.rectangles` | âŒï¸ no dedicated via-array API in `layout21raw` | âŒï¸ via-array helper APIs not used in primitive-cell generators | âœ… ðŸ‚ contact arrays with `contactArray` | âœ… ðŸ‚ contact arrays with `_place_contacts` |
| Instance-array placement primitive | âŒï¸ instance-array APIs not used in primitive-cell generators | âš ï¸ repeated instances with `raw.Layout.instances` | âš ï¸ API `layout21tetris::array` exists for array modeling; no dedicated raw array field | âŒï¸ instance-array APIs not used in primitive-cell generators | âŒï¸ instance-array APIs not used in primitive-cell generators | âŒï¸ instance-array APIs not used in primitive-cell generators |
| Square convenience primitive | âš ï¸ ðŸ‚ square cuts and pads composed with `draw_contact_with_optional_strap` | âš ï¸ squares represented as `raw.LayerShapes.rectangles` | âŒï¸ no dedicated square API in `layout21raw`; use `layout21raw::Rect` | âŒï¸ square convenience APIs not used in primitive-cell generators | âŒï¸ square convenience APIs not used in primitive-cell generators | âŒï¸ square convenience APIs not used in primitive-cell generators |
| Polyline inflation to polygon helper | âŒï¸ polyline-inflation APIs not used in primitive-cell generators | âš ï¸ path or polygon encoding with `raw.LayerShapes.paths` and `raw.LayerShapes.polygons` | âœ… API `layout21raw::ShapeTrait::to_poly` | âœ… ðŸ‚ polyline to polygon behavior via `AddPolyLine` | âŒï¸ polyline-inflation APIs not used in primitive-cell generators | âŒï¸ polyline-inflation APIs not used in primitive-cell generators |
| Single via primitive helper | âš ï¸ ðŸ‚ via semantics composed with `draw_contact_cut` and `draw_metal_pad` | âš ï¸ via cuts and enclosures encoded as `raw.LayerShapes.rectangles` | âš ï¸ APIs `layout21tetris::Layout::cut`, `layout21tetris::stack::cut`; partial via support | âŒï¸ `MakeVia`, `MakeViaEncap` not used in primitive-cell generators | âŒï¸ `StdVia` not used in primitive-cell generators | âŒï¸ single-via helper APIs not used in primitive-cell generators |
| Rule-aware wiring helper | âš ï¸ ðŸ‚ rails and straps from tech-derived rules with `derive_nmos_geometry` and `build_nmos_layout` | âŒï¸ no rule-aware wiring primitive in `vlsir.raw` | âœ… APIs `layout21tetris::Layout::assign`, `layout21tetris::tracks::set_net`, `layout21tetris::tracks::cut_or_block`, `layout21tetris::placer::Placer::place` | âŒï¸ rule-aware wiring APIs not used in primitive-cell generators | âŒï¸ rule-aware wiring APIs not used in primitive-cell generators | âŒï¸ rule-aware wiring APIs not used in primitive-cell generators |
| Pin or port declaration primitive | âš ï¸ ðŸ‚ pin markers and labels with `draw_rect` and `draw_label` | âœ… ports with `raw.Abstract.ports` and `raw.AbstractPort.shapes` | âœ… APIs `layout21raw::AbstractPort::new`, `layout21raw::Abstract.ports` | âŒï¸ pin/port APIs not used in primitive-cell generators | âœ… ðŸ‚ pin declaration with `MkPin` | âœ… ðŸ‚ port declaration with `add_port` |
| Net or global-net annotation primitive | âŒï¸ net-annotation APIs not used in primitive-cell generators | âœ… net names with `raw.Rectangle.net` and `raw.Polygon.net` | âœ… API `layout21raw::Element.net` | âŒï¸ `AddGlobalNet`, `LabelNet` not used in primitive-cell generators | âŒï¸ net-annotation APIs not used in primitive-cell generators | âŒï¸ net-annotation APIs not used in primitive-cell generators |
| Named anchor or landmark save-lookup | âŒï¸ named-anchor APIs not used in primitive-cell generators | âœ… named marks can be carried as `raw.Layout.annotations` | âŒï¸ no named-anchor API in `layout21raw`; fallback text API `layout21raw::TextElement` | âœ… ðŸ‚ named landmarks saved with `SavePoint` | âŒï¸ named-anchor APIs not used in primitive-cell generators | âŒï¸ named-anchor APIs not used in primitive-cell generators |
| Transform helpers move rotate mirror | âŒï¸ transform helper APIs not used in primitive-cell generators | âš ï¸ instance transforms with `raw.Instance.origin_location`, `raw.Instance.reflect_vert`, and `raw.Instance.rotation_clockwise_degrees` | âœ… APIs `layout21raw::Transform::translate`, `layout21raw::Transform::rotate`, `layout21raw::Transform::reflect_vert`, `layout21raw::Transform::cascade`, `layout21raw::Point::transform` | âŒï¸ transform helper APIs not used in primitive-cell generators | âŒï¸ `dbMoveFig` not used in primitive-cell generators | âŒï¸ transform helper APIs not used in primitive-cell generators |
| Copy or merge layout helpers | âŒï¸ copy/merge APIs not used in primitive-cell generators | âŒï¸ no copy-merge primitive in `vlsir.raw` | âŒï¸ no dedicated copy API in `layout21raw`; use Rust clone patterns | âŒï¸ copy/merge APIs not used in primitive-cell generators | âŒï¸ copy/merge APIs not used in primitive-cell generators | âŒï¸ copy/merge APIs not used in primitive-cell generators |
| Delete geometry helper | âŒï¸ delete APIs not used in primitive-cell generators | âŒï¸ no delete primitive in `vlsir.raw` | âŒï¸ no dedicated delete API in `layout21raw`; use vector mutation | âŒï¸ delete APIs not used in primitive-cell generators | âŒï¸ `dbDeleteObject` not used in primitive-cell generators | âŒï¸ delete APIs not used in primitive-cell generators |
| Donut or hole polygon primitive | âŒï¸ donut/hole APIs not used in primitive-cell generators | âŒï¸ no hole primitive in `vlsir.raw.Polygon` | âŒï¸ no hole API in `layout21raw::Polygon` | âŒï¸ donut/hole APIs not used in primitive-cell generators | âŒï¸ `dbCreateDonut` not used in primitive-cell generators | âŒï¸ donut/hole APIs not used in primitive-cell generators |

## Design Rule / PDK-Rule Matrix (Tool Columns)

Legend: âœ… = directly supported in spec/parser, âš ï¸ = partial/indirect, âŒï¸ = not first-class.

`tech.proto` today is mostly a layer catalog: `Technology` with `LayerInfo` entries (`name`, `index`, `sub_index`) and a `LayerPurpose` type (`LABEL`, `DRAWING`, `PIN`, `OBSTRUCTION`, `OUTLINE`). It does not yet include rule-deck rules such as pitch/width/spacing/enclosure.

| Rule (Y-axis) | CICC / ciccreator | ALIGN | MAGICAL | TECHLEF + OpenROAD |
|---|---|---|---|---|
| Layer map (`name -> gds_layer/datatype/purpose`) | âœ… (`examples/tech.json` + `Rules::setRules`) | âœ… (`layers.json`: `GdsLayerNo`, `GdsDatatype`) | âœ… (`techfile.simple` + LEF layer names) | âœ… (`LAYER`, LEF layer purposes; OpenROAD consumes LEF/DEF) |
| Connectivity stack (prev/next layer) | âœ… (`layers.previous/next`) | âœ… (`Stack` in via layers) | âš ï¸ (from LEF/via defs) | âœ… (`VIA`, `VIARULE`, layer topology) |
| Routing direction per metal | âš ï¸ (not explicit in rules table) | âœ… (`Direction`) | âœ… (`DIRECTION` in LEF) | âœ… (`DIRECTION` in TECHLEF) |
| Routing pitch per layer | âš ï¸ (global `ROUTE.horizontalgrid/verticalgrid`) | âœ… (`Pitch`) | âœ… (`PITCH`) | âœ… (`PITCH`) |
| Routing offset per layer | âš ï¸ (route-track options, global grid) | âœ… (`Offset`) | âš ï¸ (router grid offsets in flow) | âœ… (`OFFSET`, track patterns) |
| Min width / nominal width | âœ… (`width`, `ana_width`, `cap_width`) | âœ… (`Width`) | âœ… (`WIDTH`) | âœ… (`WIDTH`, `MAXWIDTH`) |
| Min spacing | âœ… (`space`) | âœ… (`Space` or `Width[]/Space[]`) | âœ… (`SPACING`) | âœ… (`SPACING`) |
| Width-dependent spacing table | âŒï¸ | âš ï¸ (list-valued width/space, not full PRL table) | âœ… (`SPACINGTABLE`) | âœ… (`SPACINGTABLE PARALLELRUNLENGTH`) |
| End-of-line / min-step style rules | âŒï¸ | âš ï¸ (`EndToEnd`, `MinL`) | âœ… (`SPACING ... ENDOFLINE`, `MINSTEP`) | âœ… (`ENDOFLINE`, `MINSTEP` where provided) |
| Min length / min area | âš ï¸ (`mingatelength` for poly/gates) | âœ… (`MinL`, optional `MaxL`) | âš ï¸ (`AREA` in LEF, no generic MinL for all layers) | âœ… (`AREA`, `MINIMUMCUT`, layer checks) |
| Via cut size + spacing | âœ… (`VIA*.width/height/space`) | âœ… (`WidthX/Y`, `SpaceX/Y`) | âœ… (`VIA` geometry + spacing) | âœ… (`VIA` definitions + via-layer `SPACING/WIDTH`) |
| Via enclosure (directional/asymmetric) | âœ… (`*enclosure`, `*encOpposite`) | âœ… (`VencA_*`, `VencP_*`) | âš ï¸ (from LEF `VIA` geometry) | âœ… (`ENCLOSURE BELOW/ABOVE`, `PREFERENCLOSURE`) |
| Multi-cut / adjacent-cut constraints | âš ï¸ (route options: `Ncuts`, `Nvcuts`) | âš ï¸ (can express arrays; no explicit ADJACENTCUTS construct) | âœ… (via cut tables in params + LEF via options) | âœ… (`ADJACENTCUTS`, `MINIMUMCUT`) |
| Manufacturing grid / DBU | âœ… (`gamma`, `grid`) | âœ… (`ScaleFactor`) | âœ… (`DATABASE MICRONS`, tool DBU) | âœ… (`UNITS`, `MANUFACTURINGGRID`) |
| FEOL primitive process rules | âœ… (`mingatelength`, `fingerspace`, implant enclosure) | âš ï¸ (mostly in primitive generators; not only in `layers.json`) | âš ï¸ (in device generator/glovar and PDK libs) | âŒï¸/âš ï¸ (TECHLEF is mainly BEOL + abstracted constraints) |
| RC parasitics in technology description | âŒï¸ | âœ… (`UnitR`, `UnitC`, `UnitCC`) | âš ï¸ (not strongly represented in shown mock files) | âš ï¸/âœ… (TECHLEF may include resistance/cap fields by PDK) |
| Antenna rule metadata | âš ï¸ (route option named `antenna`, not full rule deck) | âŒï¸ | âŒï¸ | âœ… (`ANTENNA*` fields in TECHLEF) |
| Density / CMP-related rules | âŒï¸ | âŒï¸ | âŒï¸ (not in mock files) | âš ï¸ (possible in broader decks; not always in minimal tech LEF) |

## Design Constraint Matrix (Tool Columns)

Legend: âœ… = first-class constraint/support, âš ï¸ = indirect or limited, âŒï¸ = missing.

| Constraint / Intent (Y-axis) | CICC / ciccreator | ALIGN | MAGICAL | OpenROAD |
|---|---|---|---|---|
| Device symmetry pairs | âš ï¸ (manual by placement/patterning) | âœ… (`SymmetricBlocks`) | âœ… (`.sym` pairs + auto ConstGen/S3DET) | âŒï¸ (no generic analog pair constraint) |
| Self-symmetry | âš ï¸ | âœ… (single-element pair form) | âœ… (`.sym` single-token/self forms) | âŒï¸ |
| Net symmetry | âš ï¸ (manual routed intent) | âœ… (`SymmetricNets`) | âœ… (`.symnet`) | âŒï¸/âš ï¸ (mirrored IO pins only at boundary) |
| Group / virtual hierarchy | âš ï¸ (cell composition) | âœ… (`GroupBlocks`) | âš ï¸ (hierarchy exists; no rich user schema) | âš ï¸ (groups/partitions exist but not analog semantic groups) |
| Common-centroid / interdigitated capacitor intent | âš ï¸ (`PatternCapacitor` style + script conventions) | âœ… (`GroupCaps`) | âš ï¸ (possible by generator style, not rich declarative schema) | âŒï¸ |
| Relative order constraints | âš ï¸ (manual placement scripts) | âœ… (`Order`) | âŒï¸ | âŒï¸ |
| Edge/center alignment constraints | âš ï¸ | âœ… (`Align`) | âŒï¸ | âŒï¸ |
| Floorplan row/column composition | âš ï¸ | âœ… (`Floorplan`, `AlignInOrder`) | âš ï¸ (placer boundary and hierarchy, but not ALIGN-style schema) | âš ï¸ (`initialize_floorplan` for coarse die/core setup) |
| Aspect ratio bounds | âŒï¸ | âœ… (`AspectRatio`) | âŒï¸ | âš ï¸ (floorplan aspect ratio at block/core level) |
| Boundary and halo constraints | âš ï¸ (manual boundary + spacing) | âœ… (`Boundary`) | âš ï¸ (boundary legalization in flow) | âœ… (`initialize_floorplan`, blockages/regions) |
| Place-on-grid legality | âœ… (route grid + track options) | âœ… (`PlaceOnGrid`) | âœ… (`gridStep`, simple tech) | âœ… (site/row/track based legality) |
| Port/pin location constraints | âœ… (`addPortOnEdge`, route-path directives) | âœ… (`PortLocation`) | âš ï¸ (IO handling in placer/router flow) | âœ… (`set_io_pin_constraint`, `place_pin(s)`) |
| Fixed instance placement | âœ… (`moveTo`/explicit placement scripts) | âš ï¸ (can encode via constraints and generated placement) | âœ… (placer outputs explicit coords) | âœ… (`place_inst`) |
| Inter-block distance constraints | âš ï¸ | âœ… (`BlockDistance`, `HorizontalDistance`, `VerticalDistance`) | âš ï¸ (proximity/sigpath heuristics) | âš ï¸ (regions/blockages, not direct analog pair-distance class) |
| Guard ring intent | âœ… (`addGuard`) | âœ… (`GuardRing`) | âš ï¸ (psub/nwell handling; no rich high-level declarative guard schema) | âŒï¸/âš ï¸ (manual geometry only) |
| Cap grouping with explicit ratios | âš ï¸ | âœ… (`GroupCaps` with `num_units`) | âš ï¸ (device gen can create cap structures) | âŒï¸ |
| Net routing layer bounds | âš ï¸ (`startLayer`, `stopLayer` route options) | âœ… (`Route{min_layer,max_layer}`) | âš ï¸ (router tech constraints; limited per-net declarative support) | âš ï¸ (global layer control; not rich per-net analog schema) |
| Multi-wire / multi-track routing intent | âš ï¸ (`routeWidth`, `cuts`, `vcuts`, `trackN`) | âœ… (`MultiConnection`, `Route customize`) | âš ï¸ (wire/via width/cuts by net class tables) | âš ï¸ (`create_ndr`/`assign_ndr`, `critical_nets_percentage`) |
| Shielded-net intent | âŒï¸/âš ï¸ (manual) | âœ… (`NetConst.shield`, route customize) | âŒï¸/âš ï¸ | âš ï¸ (OpenDB special-wire shield APIs; no simple high-level flow primitive) |
| Critical-net priority | âš ï¸ (manual route staging) | âœ… (`NetPriority`, `NetConst.criticality`) | âš ï¸ (limited net weighting) | âš ï¸ (`global_route -critical_nets_percentage`, net subsets) |
| Do-not-route nets | âŒï¸ | âœ… (`DoNotRoute`) | âŒï¸ | âš ï¸ (`set_nets_to_route` as allow-list workaround) |
| Power/ground/clock role declaration | âš ï¸ (net naming and routing scripts) | âœ… (`PowerPorts`, `GroundPorts`, `ClockPorts`) | âœ… (net-type marking in DB) | âœ… (power/clock constraints mostly via SDC/PDN/flow setup) |
| Charge/current-flow weighted objectives | âŒï¸ | âœ… (`ChargeFlow`) | âš ï¸ (signal-path files and weighting hooks) | âŒï¸ |
| Hierarchical constraint propagation | âš ï¸ (script-level) | âœ… (`translator.py`, propagated constraints) | âš ï¸ (hierarchical flow with generated `.sym/.symnet`) | âš ï¸ (hierarchical design handling, not analog-constraint propagation schema) |

## Literature-Grounded Constraint Priorities (Wei + Fritchman Ch. 7)

- Hard classes to preserve: `technological constraints` (DRC) and `functional constraints` (post-layout performance).
- Geometric constraints to carry explicitly: symmetry (devices and nets), proximity, routing shielding, wire widening/multi-wire for critical current paths, common-centroid/interdigitation where needed, and flexible floorplanning.
- ALIGN-centric practical list from Fritchman Ch.7: virtual hierarchy (`Group`), symmetry, `Order`/`Align`/`Floorplan`, route-layer requests, and multi-track routing requests.

## Evidence: Examples + Ingest Code Paths

- `ciccreator` rule ingestion and use:
  - `libs/ciccreator/cic-core/src/core/rules.cpp`
  - `libs/ciccreator/cic-core/src/core/layoutcell.cpp`
  - `libs/ciccreator/cic-core/src/core/route.cpp`
  - `libs/ciccreator/examples/tech.json`
- `ALIGN` constraint and PDK ingestion:
  - `libs/ALIGN-public/align/schema/constraint.py`
  - `libs/ALIGN-public/align/schema/pdk.py`
  - `libs/ALIGN-public/align/pdk/finfet/layers.json`
  - `libs/ALIGN-public/align/pnr/write_constraint.py`
  - `libs/ALIGN-public/examples/**/*.const.json`
- `MAGICAL` constraint/tech ingestion:
  - `libs/MAGICAL/flow/python/Constraint.py`
  - `libs/MAGICAL/flow/python/Placer.py`
  - `libs/MAGICAL/flow/python/PnR.py`
  - `libs/MAGICAL/examples/mockPDK/mock.lef`
  - `libs/MAGICAL/examples/mockPDK/techfile.simple`
  - `libs/MAGICAL/examples/**/*.sym`, `libs/MAGICAL/examples/**/*.symnet`
- `TECHLEF/OpenROAD` references:
  - `libs/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef`
  - `libs/OpenROAD/src/ppl/README.md`
  - `libs/OpenROAD/src/ifp/README.md`
  - `libs/OpenROAD/src/grt/README.md`
  - `libs/OpenROAD/src/odb/README.md`
- Literature scans used for prioritization:
  - `lit/2021_PH_Wei_thesis_analog_PnR.pdf` (Chapter 2 + constraints taxonomy)
  - `lit/2021_PH_Wei_B_Murmann_VLSI_analog_PnR.pdf`
  - `lit/2023_D_Fritchman_analog_EDA.pdf` (Chapter 7, ALIGN/ AlignHdl21 constraints)

## VLSIR Schema Additions Needed (Tech Rules + Constraints)

### 1) `vlsir.tech` rule deck status (implemented vs historical sketch)

The older proto sketch previously shown here is superseded.

Current source of truth is `Vlsir/protos/tech.proto`, where `RuleDeck` already includes:
- LEF units and manufacturing grid
- per-layer rule sets
- via and via-rule definitions
- pairwise layer rules
- typed sub-structures for routing, cuts, antenna, density, spacing tables, and enclosure rules

FRIDA layout API alignment:
- `TechnologyData` now carries layout-facing process identity only (`name`, `packages`, `model_libraries`, `layer_infos`, `rule_deck`)
- transistor minimum rules are not serialized in the layout tech payload
- minimum poly `WIDTH` and `MINLENGTH` remain in per-layer rule statements and define min transistor geometry for primitive generators

Design intent:
- Layout package should not carry netlist-runtime voltage rail policy.
- Voltage rails remain part of netlist/simulation PDK metadata, not the layout-rule API.

### 2) Add a dedicated `vlsir.constraints` package

```proto
// Sketch only (not yet implemented)
package vlsir.constraints;

message ConstraintLibrary {
  string domain = 1;
  repeated ModuleConstraints modules = 2;
}

message ModuleConstraints {
  vlsir.utils.Reference module = 1;
  repeated Constraint constraints = 2;
}

message Constraint {
  string name = 1;
  enum Strength { HARD = 0; SOFT = 1; }
  Strength strength = 2;
  int32 priority = 3;
  oneof kind {
    SymmetricBlocks symmetric_blocks = 10;
    SymmetricNets symmetric_nets = 11;
    GroupBlocks group_blocks = 12;
    GroupCaps group_caps = 13;
    Order order = 14;
    Align align = 15;
    Floorplan floorplan = 16;
    Boundary boundary = 17;
    AspectRatio aspect_ratio = 18;
    PlaceOnGrid place_on_grid = 19;
    PortLocation port_location = 20;
    Distance distance = 21;
    GuardRing guard_ring = 22;
    RouteConstraint route = 23;
    NetPriority net_priority = 24;
    MultiConnection multi_connection = 25;
    DoNotRoute do_not_route = 26;
    ChargeFlow charge_flow = 27;
    RolePorts role_ports = 28; // power/ground/clock
    FixedPlacement fixed_placement = 29;
  }
}
```

Required field coverage for concept completeness (informed by CICC/ALIGN/MAGICAL):
- Symmetry + matching: device pairs, self-symmetry, net-pair pin mapping, symmetry axis.
- Grouping + hierarchy: virtual groups and template/group names.
- Relative placement: order, alignment edge/center, row/column floorplan.
- Shape/outline controls: boundary, halo, aspect ratio, distance constraints.
- Grid legality: direction, pitch, legal offsets/scalings.
- Pin intent: side/region/location, mirrored/grouped IO where needed.
- Routing intent: min/max layers, width/spacing multiplier, shielding net, criticality, multi-wire multiplier, do-not-route lists.
- Analog structures: guard ring parameters and cap-group ratios/dummy policy.
- Objective metadata: hard/soft and priority, plus optional charge-flow waveforms.

### 3) Translator Interface Requirements (Hdl21 -> VLSIR -> OpenROAD/KLayout)

To avoid ad-hoc sidecars as the primary data model, each run should emit:
- `circuit.proto`: connectivity and parameters.
- `layout/raw.proto`: generated primitive or assembled geometry.
- `tech.proto` (extended): process rules consumed by generators and route mapping.
- `constraints.proto` (new): placement/routing/matching intents.

Then use dedicated emitters:
- `VLSIR -> OpenROAD Tcl/SDC/DEF/ODB` emitters for actionable digital-PnR commands.
- `VLSIR -> KLayout` emitter for debug/inspection/DRC-oriented views.
- No requirement to emit native `ciccreator`/`ALIGN`/`MAGICAL` input files.

### 4) Proto-First Organization Rules

Goal: keep VLSIR canonical and tool-neutral; make tool files (`.tcl`, `.sdc`, `techlef`, etc.) generated artifacts.

- No OpenROAD-specific command semantics inside core constraint messages.
- Keep normalized engineering units in proto (nm, nm^2, enumerated directions, explicit axes).
- Keep logical intent separate from implementation strategy:
  - Intent: `SymmetricNets`, `GroupCaps`, `PlaceOnGrid`, `RouteConstraint`.
  - Strategy mapping: OpenROAD Tcl/OpenDB, ALIGN json, MAGICAL `.sym/.symnet`.
- Preserve hierarchy/scoping in proto, so emitters can target block-level or top-level flows without schema changes.
- Support lossless round-trip where possible: parse existing tool files into proto, then re-emit.

### 5) Near-Term Phasing

1. Freeze `vlsir.tech` and new `vlsir.constraints` message structure and field names.
2. Add validation tests using representative constraints drawn from `ciccreator`, `ALIGN`, and `MAGICAL` examples.
3. Build one-direction emitters:
   - `constraints.proto -> OpenROAD Tcl/SDC` (first target),
   - `tech.proto -> TECHLEF` subset (later target).
4. Keep external-format importers optional and out-of-scope for first implementation.

## DEF-to-Tetris Coverage Audit (Draft)

Source scanned for DEF components:
- `/home/kcaisley/libs/lefdefref/lefdef6man/DEFSyntax.html`
- Specifically the "DEF Statement Definitions" list and statement-order section.

Coverage key:
- `Full`: direct first-class representation in `vlsir.tetris`.
- `Partial`: can be approximated or represented indirectly.
- `None`: no direct representation today.

Width/NDR nuance in `tetris.proto`:
- Track-wire width exists at `Stack.metals[].entries[].entry.width` and `Stack.metals[].entries[].repeat.entries[].width`.
- Trace gaps are explicit with `Stack.metals[].entries[].entry.ttype = GAP` and repeated by `repeat.entries[].ttype`.
- Track classes are explicit with `TrackEntry.ttype` (`GAP`, `SIGNAL`, `RAIL`).
- Default cut size exists at `Stack.metals[].cutsize`.
- Via XY size exists at `Stack.vias[].size`.
- There is still no first-class DEF `NONDEFAULTRULES` object or per-net NDR binding field in `tetris.Layout`.

| DEF construct | Tetris representation | Coverage | Notes |
|---|---|---|---|
| `DESIGN` | `Library.domain`, `Cell.name` | Partial | Naming is representable; DEF design-level semantics are not centralized in one header message. |
| `VERSION` | None | None | No schema field for DEF syntax version. |
| `BUSBITCHARS` | None | None | Parser-format setting, not modeled. |
| `DIVIDERCHAR` | None | None | Parser-format setting, not modeled. |
| `UNITS` | `Stack.units` | Partial | Units exist, but `Stack` is not directly attached to `Library` or `Cell`. |
| `HISTORY` | None | None | No design-history record field. |
| `PROPERTYDEFINITIONS` | None | None | No generic property-definition map in `tetris.proto`. |
| `DIEAREA` | `Layout.outline` | Full | Cell boundary is first-class via `Outline`. |
| `ROWS` | None | None | No standard-cell row/site abstraction. |
| `TRACKS` | `Stack.metals[].entries`, `offset`, `overlap`, `flip`, `dir` | Partial | Track fabric is modeled, including per-entry widths, track typing (`GAP`/`SIGNAL`/`RAIL`), and periodic patterns; DEF statement-level attributes are not all preserved. |
| `TRACK` properties | `TrackSpec.TrackEntry.ttype`, `TrackSpec.TrackEntry.width`, `TrackSpec.Repeat.nrep` | Partial | Core track-type/width/pattern semantics are represented; no generic per-track property bag equivalent. |
| `GCELLGRID` | None | None | No explicit global-routing cell grid object. |
| `VIAS` | `Stack.vias[]` (`top`, `bot`, `size`, `raw`) and `Assign` at `TrackCross` | Partial | Via-layer connectivity and nominal via size are represented; full DEF named-via authoring and property variants are reduced. |
| `NONDEFAULTRULES` | `Stack.metals[].entries[].*.width`, `Stack.metals[].cutsize`, `Stack.vias[].size` | Partial | Width/cut/via-size intents can be encoded, but no first-class DEF NDR object or per-net NDR assignment exists. |
| `REGIONS` | None | None | No placement-region constraints at tetris layout level. |
| `COMPONENTS` | `Layout.instances[]`, `Place`, reflections | Partial | Instance placement exists; DEF placement statuses, halos, route halos, and component properties are not explicit. |
| `PINS` | `Abstract.ports[]` and typed `AbstractPort` kinds | Partial | Strong abstract pin model; many DEF pin-use/property variants are not explicitly modeled. |
| `BLOCKAGES` | `Layout.outline`, `Layout.cuts[]`, `TrackEntry.ttype = GAP` | Partial | Boundary limits, cut-level exclusions, and explicit gap tracks are representable; no full DEF blockage object by layer/type/property. |
| `FILLS` | None | None | No dedicated fill geometry container in tetris layout. |
| `NETS` | `Cell.module`, `Layout.assignments[]`, `Layout.cuts[]` | Partial | Connectivity and grid assignments exist; full DEF routed geometry grammar is not present. |
| `Regular Wiring Statement` | `Assign` + `TrackCross` over stack-defined tracks | Partial | Captures routed intent at track-cross granularity with explicit track widths/types from stack entries, not full DEF segment syntax. |
| `SPECIALNETS` | None (separate class) | Partial | Net names can be represented, but no explicit regular-vs-special net partition in schema. |
| `Special Wiring Statement` | `Assign` + `TrackCross` over stack-defined tracks | Partial | Similar to regular wiring: intent-level model with stack-defined width/type semantics, not DEF command-level fidelity. |
| `Default octagon for 45-degree SPECIALNET routing` | None | None | Tetris is orthogonal grid-native; no 45-degree/octagonal route primitive. |
| `SCANCHAINS` | None | None | Scan-chain structure is not represented in `tetris.proto`. |
| `GROUPS` | None | None | No grouping hierarchy/region grouping object. |
| `TECHNOLOGY` | `Stack`, `MetalLayer`, `ViaLayer`, `PrimitiveLayer` | Partial | Layer stack intent is represented, but DEF technology statement scope is broader. |

Immediate implication:
- `vlsir.tetris` is a good IR for grid-native placement/routing intent.
- It already models core route-fabric semantics: typed tracks (`GAP`/`SIGNAL`/`RAIL`), explicit track widths, periodic patterns, and via/cut sizes.
- It is not a lossless DEF schema today.
- A DEF emitter from `tetris` should be treated as a lowering pass with defaults/assumptions for missing DEF sections.

## LEF / PVS / Calibre Rule-Syntax Crosswalk (Target Rule Families)

| Rule Type | LEF Syntax | PVS Syntax | Calibre Syntax |
|---|---|---|---|
| Metal, poly, via min area and min width | `WIDTH 0.16 ;`<br>`AREA 0.09 ;`<br>`TYPE CUT ; WIDTH 0.19 ;` | `M1.W.1 { INT M1s < M1_W_1 ... }`<br>`M1.A.1 { AREA M1s < M1_A_1 }`<br>`VIA1.W.1 { ... }` | `M1.W.1 { inte M1s M1s -lt M1_W_1 ... }`<br>`M1.A.1 { area M1s -lt M1_A_1; }`<br>`VIA1.W.1 { ... }` |
| Metal minimum enclosure | `ENCLOSURE BELOW 0.010 0.05 ;`<br>`ENCLOSURE ABOVE 0.005 0.05 ;` | `M1.EN.1 { COs NOT M1s }`<br>`M1.EN.2__M1.EN.3 { RECTANGLE ENCLOSURE COs M1s ... }` | `M1.EN.1 { not COs M1s; }`<br>`M1.EN.2__M1.EN.3 { rect_enc COs M1s ... ; enc A M1s -lt M1_EN_3 ... }` |
| Metal-to-metal spacing with parallel run length (PRL) dependence | `SPACINGTABLE`<br>`PARALLELRUNLENGTH ...`<br>`WIDTH ...` rows | `M1.S.2 { ... EXT M1_10 M1 < M1_S_2 OPPOSITE REGION MEASURE ALL ... }`<br>`ENCLOSE RECTANGLE ... M1_S_2_L+GRID` | `M1.S.2 { exte M1_10 M1 -lt M1_S_2 -metric opposite -measure all ... }`<br>`select -enclose_rect ... -length "M1_S_2_L+GRID"` |
| VIA-to-VIA spacing and metal above/below enclosure (including CO to PO/OD) | `SPACING 0.29 ADJACENTCUTS 3 WITHIN 0.311 ;`<br>`ENCLOSURE BELOW ... ; ENCLOSURE ABOVE ... ;`<br>`CO->PO/OD explicit FEOL check: X` | `VIA1.S.1/S.2/S.3`, `VIA1.EN.1`, `VIA1.EN.2__VIA1.EN.3`<br>`CO.S.4 { exte COPO OD ... }`<br>`CO.S.5 { exte COOD HV_GATE ... }`<br>`CO.EN.1 { enc COOD OD ... }`, `CO.EN.2 { enc COPO POLYs ... }` | `VIA1.S.1/S.2/S.3`, `VIA1.EN.1`, `VIA1.EN.2__VIA1.EN.3`<br>`CO.S.4 { exte COPO OD ... }`<br>`CO.S.5 { exte COOD HV_GATE ... }`<br>`CO.EN.1 { enc COOD OD ... }`, `CO.EN.2 { enc COPO POLYs ... }` |
| Implant enclosure and spacing to opposite implants | `X` | `PP.S.2 { EXT PP NACT < PP_S_2 ... }`<br>`NP.S.2 { EXT NP PACT < NP_S_2 ... }`<br>`PP.EN.1 { ENC POLY IMP < PP_EN_1 ... }`<br>`PP.R.2 { PP AND NP }` | `PP.S.2 { exte PP NACT -lt PP_S_2 ... }`<br>`NP.S.2 { exte NP PACT -lt NP_S_2 ... }`<br>`PP.EN.1 { enc POLY IMP -lt PP_EN_1 ... }`<br>`PP.R.2 { and PP NP; }` |

Notes:
- LEF is strong for routing/cut stack constraints (`WIDTH`, `AREA`, `SPACING`, `SPACINGTABLE`, `ENCLOSURE`, `ADJACENTCUTS`), but not a full FEOL implant-opposition rule language.
- PVS and Calibre decks both express FEOL/BEOL checks procedurally, including conditional PRL spacing and implant-opposition constraints.
