{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726988228709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726988228709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 22 16:57:08 2024 " "Processing started: Sun Sep 22 16:57:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726988228709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988228709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988228709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726988229030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726988229030 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "edge_conv.sv(27) " "Verilog HDL information at edge_conv.sv(27): always construct contains both blocking and non-blocking assignments" {  } { { "../MTRX3700_Assignment_2/MTRX3700A2/conv_working/edge_conv.sv" "" { Text "C:/Users/USER/Desktop/MTRX3700_Assignment_2/MTRX3700A2/conv_working/edge_conv.sv" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726988235789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/mtrx3700_assignment_2/mtrx3700a2/conv_working/edge_conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/mtrx3700_assignment_2/mtrx3700a2/conv_working/edge_conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_conv " "Found entity 1: edge_conv" {  } { { "../MTRX3700_Assignment_2/MTRX3700A2/conv_working/edge_conv.sv" "" { Text "C:/Users/USER/Desktop/MTRX3700_Assignment_2/MTRX3700A2/conv_working/edge_conv.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/mtrx3700_assignment_2/mtrx3700a2/conv_working/dstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/mtrx3700_assignment_2/mtrx3700a2/conv_working/dstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dstream " "Found entity 1: dstream" {  } { { "../MTRX3700_Assignment_2/MTRX3700A2/conv_working/dstream.sv" "" { Text "C:/Users/USER/Desktop/MTRX3700_Assignment_2/MTRX3700A2/conv_working/dstream.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga/synthesis/vga.v" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "vga/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_vga_controller_0 " "Found entity 1: vga_video_vga_controller_0" {  } { { "vga/synthesis/submodules/vga_video_vga_controller_0.v" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/vga_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_rgb_resampler_1.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_rgb_resampler_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_rgb_resampler_1 " "Found entity 1: vga_video_rgb_resampler_1" {  } { { "vga/synthesis/submodules/vga_video_rgb_resampler_1.v" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/vga_video_rgb_resampler_1.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_rgb_resampler_0 " "Found entity 1: vga_video_rgb_resampler_0" {  } { { "vga/synthesis/submodules/vga_video_rgb_resampler_0.v" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/vga_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_pll_0 " "Found entity 1: vga_video_pll_0" {  } { { "vga/synthesis/submodules/vga_video_pll_0.v" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/vga_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "vga/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_face.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_face.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_face " "Found entity 1: vga_face" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/vga_face.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/USER/Desktop/temp/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_face.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_face.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_face " "Found entity 1: vga_face" {  } { { "vga_face.sv" "" { Text "C:/Users/USER/Desktop/temp/vga_face.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726988235818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988235818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726988235900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:u_vga " "Elaborating entity \"vga\" for hierarchy \"vga:u_vga\"" {  } { { "top_level.sv" "u_vga" { Text "C:/Users/USER/Desktop/temp/top_level.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726988235908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_face vga:u_vga\|vga_face:vga_face_0 " "Elaborating entity \"vga_face\" for hierarchy \"vga:u_vga\|vga_face:vga_face_0\"" {  } { { "vga/synthesis/vga.v" "vga_face_0" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/vga.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726988235910 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "happy_face vga_face.sv(19) " "Verilog HDL warning at vga_face.sv(19): object happy_face used but never assigned" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/vga_face.sv" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1726988235941 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "neutral_face vga_face.sv(20) " "Verilog HDL warning at vga_face.sv(20): object neutral_face used but never assigned" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/vga_face.sv" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1726988235989 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "angry_face vga_face.sv(21) " "Verilog HDL warning at vga_face.sv(21): object angry_face used but never assigned" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/vga_face.sv" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1726988236022 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vga_face.sv(52) " "Verilog HDL Case Statement warning at vga_face.sv(52): incomplete case statement has no default case item" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/vga_face.sv" 52 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1726988236040 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_pixel vga_face.sv(51) " "Verilog HDL Always Construct warning at vga_face.sv(51): inferring latch(es) for variable \"current_pixel\", which holds its previous value in one or more paths through the always construct" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/vga_face.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726988236040 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "vga_face.sv(51) " "SystemVerilog RTL Coding error at vga_face.sv(51): always_comb construct does not infer purely combinational logic." {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/vga_face.sv" 51 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1726988236040 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "data vga_face.sv(77) " "Verilog HDL error at vga_face.sv(77): can't resolve reference to object \"data\"" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/submodules/vga_face.sv" 77 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726988236040 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "vga:u_vga\|vga_face:vga_face_0 " "Can't elaborate user hierarchy \"vga:u_vga\|vga_face:vga_face_0\"" {  } { { "vga/synthesis/vga.v" "vga_face_0" { Text "C:/Users/USER/Desktop/temp/vga/synthesis/vga.v" 49 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726988236091 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Desktop/temp/output_files/VGA.map.smsg " "Generated suppressed messages file C:/Users/USER/Desktop/temp/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988236117 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726988236176 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 22 16:57:16 2024 " "Processing ended: Sun Sep 22 16:57:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726988236176 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726988236176 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726988236176 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988236176 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726988236795 ""}
