#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Mar 28 13:01:38 2022
# Process ID: 13472
# Current directory: X:/BI-SAP/zamecek_new/zamecek
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11640 X:\BI-SAP\zamecek_new\zamecek\zamecek.xpr
# Log file: X:/BI-SAP/zamecek_new/zamecek/vivado.log
# Journal file: X:/BI-SAP/zamecek_new/zamecek\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/BI-SAP/zamecek_new/zamecek/zamecek.xpr
update_compile_order -fileset sources_1
open_bd_design {X:/BI-SAP/zamecek_new/zamecek/zamecek.srcs/sources_1/bd/zamek/zamek.bd}
delete_bd_objs [get_bd_nets decoder_0_f]
delete_bd_objs [get_bd_nets decoder_0_g]
connect_bd_net [get_bd_pins decoder_0/g] [get_bd_pins next_state_logic_0/c1]
connect_bd_net [get_bd_pins decoder_0/f] [get_bd_pins next_state_logic_0/c0]
import_files -norecurse X:/BI-SAP/7segment/7segment.srcs/sources_1/imports/BI-SAP/decoder_algebra.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference decoder_7seg decoder_7seg_0
delete_bd_objs [get_bd_ports q0]
delete_bd_objs [get_bd_ports q1]
delete_bd_objs [get_bd_ports q2]
set_property location {5.5 823 -516} [get_bd_cells decoder_7seg_0]
connect_bd_net [get_bd_pins dff_0/q] [get_bd_pins decoder_7seg_0/a]
connect_bd_net [get_bd_pins dff_1/q] [get_bd_pins decoder_7seg_0/b]
connect_bd_net [get_bd_pins dff_2/q] [get_bd_pins decoder_7seg_0/c]
startgroup
create_bd_cell -type ip -vlnv FIT:user:gnd:1.0 gnd_0
endgroup
connect_bd_net [get_bd_pins gnd_0/O] [get_bd_pins decoder_7seg_0/d]
startgroup
make_bd_pins_external  [get_bd_cells decoder_7seg_0]
make_bd_intf_pins_external  [get_bd_cells decoder_7seg_0]
endgroup
save_bd_design
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports a W19
place_ports b U18
place_ports c T17
place_ports clk W5
close_design
source X:/BI-SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_compile_order -fileset sources_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports a W19
place_ports AN0_0 W4
place_ports AN1_0 V4
place_ports AN2_0 U4
place_ports AN3_0 U2
place_ports b U18
place_ports c T17
place_ports clk W5
place_ports f_a_0 W7
place_ports f_b_0 W6
place_ports f_c_0 U8
place_ports f_d_0 V8
place_ports f_e_0 U5
place_ports f_f_0 V5
place_ports f_g_0 U7
place_ports reset T18
place_ports y U16
set_property iostandard LVCMOS33 [get_ports [list a AN0_0 AN1_0 AN2_0 AN3_0 b c clk f_a_0 f_b_0 f_c_0 f_d_0 f_e_0 f_f_0 f_g_0 reset y]]
set_property drive 12 [get_ports [list AN0_0 AN1_0 AN2_0 AN3_0 f_a_0 f_b_0 f_c_0 f_d_0 f_e_0 f_f_0 f_g_0 y]]
set_property slew SLOW [get_ports [list AN0_0 AN1_0 AN2_0 AN3_0 f_a_0 f_b_0 f_c_0 f_d_0 f_e_0 f_f_0 f_g_0 y]]
file mkdir X:/BI-SAP/zamecek_new/zamecek/zamecek.srcs/constrs_1/new
close [ open X:/BI-SAP/zamecek_new/zamecek/zamecek.srcs/constrs_1/new/zamecek_new.xdc w ]
add_files -fileset constrs_1 X:/BI-SAP/zamecek_new/zamecek/zamecek.srcs/constrs_1/new/zamecek_new.xdc
set_property target_constrs_file X:/BI-SAP/zamecek_new/zamecek/zamecek.srcs/constrs_1/new/zamecek_new.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_design
export_ip_user_files -of_objects  [get_files X:/BI-SAP/l2_algebra_4.vhd] -no_script -reset -force -quiet
remove_files  X:/BI-SAP/l2_algebra_4.vhd
export_ip_user_files -of_objects  [get_files X:/BI-SAP/decoder_algebra.vhd] -no_script -reset -force -quiet
remove_files  X:/BI-SAP/decoder_algebra.vhd
export_ip_user_files -of_objects  [get_files X:/BI-SAP/l2_algebra_4_test.vhd] -no_script -reset -force -quiet
remove_files  X:/BI-SAP/l2_algebra_4_test.vhd
import_files -norecurse {X:/BI-SAP/l2_algebra_4x2.vhd X:/BI-SAP/l4_next_state_logic.vhd}
update_compile_order -fileset sources_1
import_files -norecurse X:/BI-SAP/l4_output_logic.vhd
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets decoder_0_g] [get_bd_nets c_b] [get_bd_nets b_b] [get_bd_nets a_b] [get_bd_nets decoder_0_f] [get_bd_cells decoder_0]
create_bd_cell -type module -reference decoderX decoderX_0
set_property location {2 66 -450} [get_bd_cells decoderX_0]
connect_bd_net [get_bd_pins b/b] [get_bd_pins decoderX_0/b]
connect_bd_net [get_bd_pins c/b] [get_bd_pins decoderX_0/c]
connect_bd_net [get_bd_pins a/b] [get_bd_pins decoderX_0/a]
connect_bd_net [get_bd_pins decoderX_0/f] [get_bd_pins next_state_logic_0/c0]
delete_bd_objs [get_bd_nets decoderX_0_f]
delete_bd_objs [get_bd_nets next_state_logic_0_d0] [get_bd_nets next_state_logic_0_d1] [get_bd_nets next_state_logic_0_d2] [get_bd_cells next_state_logic_0]
create_bd_cell -type module -reference automatos automatos_0
set_property location {3 209 -448} [get_bd_cells automatos_0]
connect_bd_net [get_bd_pins decoderX_0/f] [get_bd_pins automatos_0/c0]
connect_bd_net [get_bd_pins decoderX_0/g] [get_bd_pins automatos_0/c1]
connect_bd_net [get_bd_pins dff_0/d] [get_bd_pins automatos_0/d0]
connect_bd_net [get_bd_pins automatos_0/d1] [get_bd_pins dff_1/d]
connect_bd_net [get_bd_pins automatos_0/d2] [get_bd_pins dff_2/d]
connect_bd_net [get_bd_pins dff_0/q] [get_bd_pins automatos_0/q0]
connect_bd_net [get_bd_pins dff_1/q] [get_bd_pins automatos_0/q1]
connect_bd_net [get_bd_pins dff_2/q] [get_bd_pins automatos_0/q2]
save_bd_design
update_module_reference zamek_decoderX_0_0
update_module_reference zamek_automatos_0_0
source X:/BI-SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_compile_order -fileset sources_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {X:/BI-SAP/zamecek_new/zamecek/zamecek.runs/impl_1/zamek_vhdl.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {X:/BI-SAP/zamecek_new/zamecek/zamecek.runs/impl_1/zamek_vhdl.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
open_bd_design {X:/BI-SAP/zamecek_new/zamecek/zamecek.srcs/sources_1/bd/button/button.bd}
startgroup
set_property -dict [list CONFIG.I1_inverted {true}] [get_bd_cells and_0]
endgroup
save_bd_design
current_bd_design [get_bd_designs zamek]
update_module_reference zamek_decoder_7seg_0_0
source X:/BI-SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
save_bd_design
source X:/BI-SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
startgroup
set_property package_pin "" [get_ports [list  AN0_0]]
place_ports AN3_0 W4
endgroup
place_ports AN0_0 U2
startgroup
set_property package_pin "" [get_ports [list  AN2_0]]
place_ports AN1_0 U4
endgroup
place_ports AN2_0 V4
save_constraints
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {X:/BI-SAP/zamecek_new/zamecek/zamecek.runs/impl_1/zamek_vhdl.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {X:/BI-SAP/zamecek_new/zamecek/zamecek.runs/impl_1/zamek_vhdl.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {X:/BI-SAP/zamecek_new/zamecek/zamecek.srcs/sources_1/bd/button/button.bd}
open_bd_design {X:/BI-SAP/zamecek_new/zamecek/zamecek.srcs/sources_1/bd/zamek/zamek.bd}
open_bd_design {X:/BI-SAP/zamecek_new/zamecek/zamecek.srcs/sources_1/bd/button/button.bd}
source X:/BI-SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_module_reference {zamek_button_vhdl_0_0 zamek_button_vhdl_0_1 zamek_button_vhdl_0_2}
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs button]
save_bd_design
source X:/BI-SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_module_reference zamek_button_vhdl_0_0
update_compile_order -fileset sources_1
source X:/BI-SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
update_module_reference zamek_automatos_0_0
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {X:/BI-SAP/zamecek_new/zamecek/zamecek.runs/impl_1/zamek_vhdl.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
