

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2'
================================================================
* Date:           Mon May  6 14:33:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.74 ns|  3.021 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       68|     3844|  0.458 us|  25.897 us|   68|  3844|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_664_2  |       66|     3842|         3|          1|          1|  64 ~ 3840|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      71|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     114|    -|
|Register         |        -|     -|      85|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      85|     185|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_222_p2                     |         +|   0|  0|  19|          12|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_148                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_156                  |       and|   0|  0|   2|           1|           1|
    |axi_last_fu_228_p2                |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln664_fu_216_p2              |      icmp|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  71|          43|          33|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg         |   9|          2|    1|          2|
    |ap_phi_mux_axi_data_11_phi_fu_200_p6     |  17|          4|   36|        144|
    |ap_phi_mux_axi_data_7_phi_fu_189_p6      |  17|          4|   36|        144|
    |ap_phi_reg_pp0_iter2_axi_data_2_reg_175  |  17|          4|   13|         52|
    |ap_sig_allocacmp_j_1                     |   9|          2|   12|         24|
    |j_fu_100                                 |   9|          2|   12|         24|
    |m_axis_video_TDATA_blk_n                 |   9|          2|    1|          2|
    |sof_2_reg_163                            |   9|          2|    1|          2|
    |stream_csc_blk_n                         |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 114|         26|  114|        398|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_axi_data_2_reg_175  |  13|   0|   13|          0|
    |ap_phi_reg_pp0_iter2_axi_data_2_reg_175  |  13|   0|   13|          0|
    |axi_last_reg_388                         |   1|   0|    1|          0|
    |axi_last_reg_388_pp0_iter1_reg           |   1|   0|    1|          0|
    |icmp_ln664_reg_384                       |   1|   0|    1|          0|
    |icmp_ln664_reg_384_pp0_iter1_reg         |   1|   0|    1|          0|
    |j_fu_100                                 |  12|   0|   12|          0|
    |pix_444_1_reg_398                        |  12|   0|   12|          0|
    |pix_444_reg_404                          |  12|   0|   12|          0|
    |pix_rgb_reg_393                          |  12|   0|   12|          0|
    |sof_2_reg_163                            |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  85|   0|   85|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2|  return value|
|stream_csc_dout            |   in|   36|     ap_fifo|                                         stream_csc|       pointer|
|stream_csc_num_data_valid  |   in|    5|     ap_fifo|                                         stream_csc|       pointer|
|stream_csc_fifo_cap        |   in|    5|     ap_fifo|                                         stream_csc|       pointer|
|stream_csc_empty_n         |   in|    1|     ap_fifo|                                         stream_csc|       pointer|
|stream_csc_read            |  out|    1|     ap_fifo|                                         stream_csc|       pointer|
|m_axis_video_TREADY        |   in|    1|        axis|                              m_axis_video_V_data_V|       pointer|
|m_axis_video_TDATA         |  out|   40|        axis|                              m_axis_video_V_data_V|       pointer|
|sof                        |   in|    1|     ap_none|                                                sof|        scalar|
|cols                       |   in|   12|     ap_none|                                               cols|        scalar|
|m_axis_video_TVALID        |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST         |  out|    1|        axis|                              m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP         |  out|    5|        axis|                              m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB         |  out|    5|        axis|                              m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER         |  out|    1|        axis|                              m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST         |  out|    1|        axis|                              m_axis_video_V_last_V|       pointer|
|m_axis_video_TID           |  out|    1|        axis|                                m_axis_video_V_id_V|       pointer|
|p_read                     |   in|    8|     ap_none|                                             p_read|        scalar|
|sub                        |   in|   12|     ap_none|                                                sub|        scalar|
+---------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.02>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i40 %m_axis_video_V_data_V, i5 %m_axis_video_V_keep_V, i5 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_31"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %m_axis_video_V_data_V, i5 %m_axis_video_V_keep_V, i5 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_36, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %stream_csc, void @empty_30, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub"   --->   Operation 10 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 11 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cols_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %cols"   --->   Operation 12 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof"   --->   Operation 13 'read' 'sof_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%store_ln664 = store i12 0, i12 %j" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 14 'store' 'store_ln664' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 15 [1/1] (0.84ns)   --->   "%br_ln0 = br void %for.body25"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_1 = load i12 %j" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 16 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.33ns)   --->   "%icmp_ln664 = icmp_eq  i12 %j_1, i12 %cols_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 17 'icmp' 'icmp_ln664' <Predicate = true> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.33ns)   --->   "%j_2 = add i12 %j_1, i12 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 18 'add' 'j_2' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln664 = br i1 %icmp_ln664, void %for.body25.split, void %for.inc90.exitStub" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 19 'br' 'br_ln664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.33ns)   --->   "%axi_last = icmp_eq  i12 %j_1, i12 %sub_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:677]   --->   Operation 20 'icmp' 'axi_last' <Predicate = (!icmp_ln664)> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.32ns)   --->   "%switch_ln697 = switch i8 %p_read_1, void %sw.default, i8 0, void %sw.bb, i8 1, void %sw.bb72" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:697]   --->   Operation 21 'switch' 'switch_ln697' <Predicate = (!icmp_ln664)> <Delay = 1.32>
ST_1 : Operation 22 [1/1] (1.32ns)   --->   "%switch_ln697 = switch i8 %p_read_1, void %sw.default.1, i8 0, void %sw.bb.1, i8 1, void %sw.bb72.1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:697]   --->   Operation 22 'switch' 'switch_ln697' <Predicate = (!icmp_ln664)> <Delay = 1.32>
ST_1 : Operation 23 [1/1] (1.32ns)   --->   "%switch_ln697 = switch i8 %p_read_1, void %sw.default.2, i8 0, void %sw.bb.2, i8 1, void %sw.bb72.2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:697]   --->   Operation 23 'switch' 'switch_ln697' <Predicate = (!icmp_ln664)> <Delay = 1.32>
ST_1 : Operation 24 [1/1] (0.84ns)   --->   "%store_ln664 = store i12 %j_2, i12 %j" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 24 'store' 'store_ln664' <Predicate = (!icmp_ln664)> <Delay = 0.84>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln664 = br void %for.body25" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 25 'br' 'br_ln664' <Predicate = (!icmp_ln664)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln667 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:667]   --->   Operation 26 'specpipeline' 'specpipeline_ln667' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln664 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664]   --->   Operation 27 'specloopname' 'specloopname_ln664' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.95ns)   --->   "%stream_csc_read = read i36 @_ssdm_op_Read.ap_fifo.volatile.i36P0A, i36 %stream_csc" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:685]   --->   Operation 28 'read' 'stream_csc_read' <Predicate = (!icmp_ln664)> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 36> <Depth = 16> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%pix_rgb = trunc i36 %stream_csc_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:685]   --->   Operation 29 'trunc' 'pix_rgb' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%pix_444_1 = partselect i12 @_ssdm_op_PartSelect.i12.i36.i32.i32, i36 %stream_csc_read, i32 12, i32 23" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:685]   --->   Operation 30 'partselect' 'pix_444_1' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%pix_444 = partselect i12 @_ssdm_op_PartSelect.i12.i36.i32.i32, i36 %stream_csc_read, i32 24, i32 35" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:685]   --->   Operation 31 'partselect' 'pix_444' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%axi_data_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 1, i12 %pix_rgb" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:703]   --->   Operation 32 'bitconcatenate' 'axi_data_3' <Predicate = (!icmp_ln664 & p_read_1 == 1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%br_ln704 = br void %for.inc" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:704]   --->   Operation 33 'br' 'br_ln704' <Predicate = (!icmp_ln664 & p_read_1 == 1)> <Delay = 0.85>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%axi_data_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 1, i12 %pix_444_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700]   --->   Operation 34 'bitconcatenate' 'axi_data_1' <Predicate = (!icmp_ln664 & p_read_1 == 0)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.85ns)   --->   "%br_ln701 = br void %for.inc" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701]   --->   Operation 35 'br' 'br_ln701' <Predicate = (!icmp_ln664 & p_read_1 == 0)> <Delay = 0.85>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%axi_data = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 1, i12 %pix_rgb" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:706]   --->   Operation 36 'bitconcatenate' 'axi_data' <Predicate = (!icmp_ln664 & p_read_1 != 0 & p_read_1 != 1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "%br_ln707 = br void %for.inc" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:707]   --->   Operation 37 'br' 'br_ln707' <Predicate = (!icmp_ln664 & p_read_1 != 0 & p_read_1 != 1)> <Delay = 0.85>

State 3 <SV = 2> <Delay = 2.71>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sof_2 = phi i1 %sof_read, void %newFuncRoot, i1 0, void %for.inc.2"   --->   Operation 38 'phi' 'sof_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 3840, i64 0"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%axi_data_2 = phi i13 %axi_data, void %sw.default, i13 %axi_data_3, void %sw.bb72, i13 %axi_data_1, void %sw.bb"   --->   Operation 40 'phi' 'axi_data_2' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln618 = sext i13 %axi_data_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:618]   --->   Operation 41 'sext' 'sext_ln618' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%axi_data_6 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %sext_ln618, i12 %pix_444_1, i32 12, i32 23" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:703]   --->   Operation 42 'partset' 'axi_data_6' <Predicate = (!icmp_ln664 & p_read_1 == 1)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.85ns)   --->   "%br_ln704 = br void %for.inc.1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:704]   --->   Operation 43 'br' 'br_ln704' <Predicate = (!icmp_ln664 & p_read_1 == 1)> <Delay = 0.85>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%axi_data_5 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %sext_ln618, i12 %pix_444, i32 12, i32 23" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700]   --->   Operation 44 'partset' 'axi_data_5' <Predicate = (!icmp_ln664 & p_read_1 == 0)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.85ns)   --->   "%br_ln701 = br void %for.inc.1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701]   --->   Operation 45 'br' 'br_ln701' <Predicate = (!icmp_ln664 & p_read_1 == 0)> <Delay = 0.85>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%axi_data_4 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %sext_ln618, i12 %pix_444_1, i32 12, i32 23" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:706]   --->   Operation 46 'partset' 'axi_data_4' <Predicate = (!icmp_ln664 & p_read_1 != 0 & p_read_1 != 1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.85ns)   --->   "%br_ln707 = br void %for.inc.1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:707]   --->   Operation 47 'br' 'br_ln707' <Predicate = (!icmp_ln664 & p_read_1 != 0 & p_read_1 != 1)> <Delay = 0.85>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%axi_data_7 = phi i36 %axi_data_4, void %sw.default.1, i36 %axi_data_6, void %sw.bb72.1, i36 %axi_data_5, void %sw.bb.1"   --->   Operation 48 'phi' 'axi_data_7' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%axi_data_10 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %axi_data_7, i12 %pix_444, i32 24, i32 35" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:703]   --->   Operation 49 'partset' 'axi_data_10' <Predicate = (!icmp_ln664 & p_read_1 == 1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.85ns)   --->   "%br_ln704 = br void %for.inc.2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:704]   --->   Operation 50 'br' 'br_ln704' <Predicate = (!icmp_ln664 & p_read_1 == 1)> <Delay = 0.85>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%axi_data_9 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %axi_data_7, i12 %pix_rgb, i32 24, i32 35" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700]   --->   Operation 51 'partset' 'axi_data_9' <Predicate = (!icmp_ln664 & p_read_1 == 0)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.85ns)   --->   "%br_ln701 = br void %for.inc.2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701]   --->   Operation 52 'br' 'br_ln701' <Predicate = (!icmp_ln664 & p_read_1 == 0)> <Delay = 0.85>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%axi_data_8 = partset i36 @_ssdm_op_PartSet.i36.i36.i12.i32.i32, i36 %axi_data_7, i12 %pix_444, i32 24, i32 35" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:706]   --->   Operation 53 'partset' 'axi_data_8' <Predicate = (!icmp_ln664 & p_read_1 != 0 & p_read_1 != 1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.85ns)   --->   "%br_ln707 = br void %for.inc.2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:707]   --->   Operation 54 'br' 'br_ln707' <Predicate = (!icmp_ln664 & p_read_1 != 0 & p_read_1 != 1)> <Delay = 0.85>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%axi_data_11 = phi i36 %axi_data_8, void %sw.default.2, i36 %axi_data_10, void %sw.bb72.2, i36 %axi_data_9, void %sw.bb.2"   --->   Operation 55 'phi' 'axi_data_11' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i36 %axi_data_11" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:712]   --->   Operation 56 'zext' 'zext_ln712' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.00ns)   --->   "%write_ln712 = write void @_ssdm_op_Write.axis.volatile.i40P0A.i5P0A.i5P0A.i1P0A.i1P0A.i1P0A.i1P0A, i40 %m_axis_video_V_data_V, i5 %m_axis_video_V_keep_V, i5 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i40 %zext_ln712, i5 31, i5 0, i1 %sof_2, i1 %axi_last, i1 0, i1 0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:712]   --->   Operation 57 'write' 'write_ln712' <Predicate = (!icmp_ln664)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln664)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_csc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 0100]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
sub_read                (read               ) [ 0000]
p_read_1                (read               ) [ 0111]
cols_read               (read               ) [ 0000]
sof_read                (read               ) [ 0111]
store_ln664             (store              ) [ 0000]
br_ln0                  (br                 ) [ 0111]
j_1                     (load               ) [ 0000]
icmp_ln664              (icmp               ) [ 0111]
j_2                     (add                ) [ 0000]
br_ln664                (br                 ) [ 0000]
axi_last                (icmp               ) [ 0111]
switch_ln697            (switch             ) [ 0000]
switch_ln697            (switch             ) [ 0000]
switch_ln697            (switch             ) [ 0000]
store_ln664             (store              ) [ 0000]
br_ln664                (br                 ) [ 0111]
specpipeline_ln667      (specpipeline       ) [ 0000]
specloopname_ln664      (specloopname       ) [ 0000]
stream_csc_read         (read               ) [ 0000]
pix_rgb                 (trunc              ) [ 0101]
pix_444_1               (partselect         ) [ 0101]
pix_444                 (partselect         ) [ 0101]
axi_data_3              (bitconcatenate     ) [ 0111]
br_ln704                (br                 ) [ 0111]
axi_data_1              (bitconcatenate     ) [ 0111]
br_ln701                (br                 ) [ 0111]
axi_data                (bitconcatenate     ) [ 0111]
br_ln707                (br                 ) [ 0111]
sof_2                   (phi                ) [ 0111]
speclooptripcount_ln0   (speclooptripcount  ) [ 0000]
axi_data_2              (phi                ) [ 0101]
sext_ln618              (sext               ) [ 0000]
axi_data_6              (partset            ) [ 0000]
br_ln704                (br                 ) [ 0000]
axi_data_5              (partset            ) [ 0000]
br_ln701                (br                 ) [ 0000]
axi_data_4              (partset            ) [ 0000]
br_ln707                (br                 ) [ 0000]
axi_data_7              (phi                ) [ 0000]
axi_data_10             (partset            ) [ 0000]
br_ln704                (br                 ) [ 0000]
axi_data_9              (partset            ) [ 0000]
br_ln701                (br                 ) [ 0000]
axi_data_8              (partset            ) [ 0000]
br_ln707                (br                 ) [ 0000]
axi_data_11             (phi                ) [ 0000]
zext_ln712              (zext               ) [ 0000]
write_ln712             (write              ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sub">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_csc">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_csc"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i36P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i1.i12"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i36.i36.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i40P0A.i5P0A.i5P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="j_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sub_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="0"/>
<pin id="107" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_1_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="cols_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="12" slack="0"/>
<pin id="119" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sof_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="stream_csc_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="36" slack="0"/>
<pin id="130" dir="0" index="1" bw="36" slack="0"/>
<pin id="131" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_csc_read/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln712_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="40" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="0" index="3" bw="5" slack="0"/>
<pin id="139" dir="0" index="4" bw="1" slack="0"/>
<pin id="140" dir="0" index="5" bw="1" slack="0"/>
<pin id="141" dir="0" index="6" bw="1" slack="0"/>
<pin id="142" dir="0" index="7" bw="1" slack="0"/>
<pin id="143" dir="0" index="8" bw="36" slack="0"/>
<pin id="144" dir="0" index="9" bw="1" slack="0"/>
<pin id="145" dir="0" index="10" bw="1" slack="0"/>
<pin id="146" dir="0" index="11" bw="1" slack="0"/>
<pin id="147" dir="0" index="12" bw="1" slack="2"/>
<pin id="148" dir="0" index="13" bw="1" slack="0"/>
<pin id="149" dir="0" index="14" bw="1" slack="0"/>
<pin id="150" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln712/3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="sof_2_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="2"/>
<pin id="165" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sof_2 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="sof_2_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="2"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="2"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof_2/3 "/>
</bind>
</comp>

<comp id="175" class="1005" name="axi_data_2_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opset="axi_data_2 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="axi_data_2_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="13" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="13" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="4" bw="13" slack="1"/>
<pin id="184" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_2/3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="axi_data_7_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="36" slack="2147483647"/>
<pin id="188" dir="1" index="1" bw="36" slack="2147483647"/>
</pin_list>
<bind>
<opset="axi_data_7 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="axi_data_7_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="36" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="36" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="4" bw="36" slack="0"/>
<pin id="195" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="6" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_7/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="axi_data_11_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="36" slack="2147483647"/>
<pin id="199" dir="1" index="1" bw="36" slack="2147483647"/>
</pin_list>
<bind>
<opset="axi_data_11 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="axi_data_11_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="36" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="36" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="4" bw="36" slack="0"/>
<pin id="206" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="6" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_11/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln664_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="12" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln664/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="j_1_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln664_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="0" index="1" bw="12" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln664/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="j_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="axi_last_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="0"/>
<pin id="230" dir="0" index="1" bw="12" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln664_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="0"/>
<pin id="236" dir="0" index="1" bw="12" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln664/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="pix_rgb_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="36" slack="0"/>
<pin id="241" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_rgb/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="pix_444_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="0"/>
<pin id="245" dir="0" index="1" bw="36" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="0" index="3" bw="6" slack="0"/>
<pin id="248" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_444_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="pix_444_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="12" slack="0"/>
<pin id="255" dir="0" index="1" bw="36" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="0" index="3" bw="7" slack="0"/>
<pin id="258" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_444/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="axi_data_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="12" slack="0"/>
<pin id="267" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="axi_data_3/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="axi_data_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="13" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="12" slack="0"/>
<pin id="275" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="axi_data_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="axi_data_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="12" slack="0"/>
<pin id="283" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="axi_data/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln618_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="13" slack="0"/>
<pin id="289" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln618/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="axi_data_6_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="36" slack="0"/>
<pin id="293" dir="0" index="1" bw="13" slack="0"/>
<pin id="294" dir="0" index="2" bw="12" slack="1"/>
<pin id="295" dir="0" index="3" bw="5" slack="0"/>
<pin id="296" dir="0" index="4" bw="6" slack="0"/>
<pin id="297" dir="1" index="5" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_6/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="axi_data_5_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="36" slack="0"/>
<pin id="305" dir="0" index="1" bw="13" slack="0"/>
<pin id="306" dir="0" index="2" bw="12" slack="1"/>
<pin id="307" dir="0" index="3" bw="5" slack="0"/>
<pin id="308" dir="0" index="4" bw="6" slack="0"/>
<pin id="309" dir="1" index="5" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_5/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="axi_data_4_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="36" slack="0"/>
<pin id="317" dir="0" index="1" bw="13" slack="0"/>
<pin id="318" dir="0" index="2" bw="12" slack="1"/>
<pin id="319" dir="0" index="3" bw="5" slack="0"/>
<pin id="320" dir="0" index="4" bw="6" slack="0"/>
<pin id="321" dir="1" index="5" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_4/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="axi_data_10_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="36" slack="0"/>
<pin id="329" dir="0" index="1" bw="36" slack="0"/>
<pin id="330" dir="0" index="2" bw="12" slack="1"/>
<pin id="331" dir="0" index="3" bw="6" slack="0"/>
<pin id="332" dir="0" index="4" bw="7" slack="0"/>
<pin id="333" dir="1" index="5" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_10/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="axi_data_9_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="36" slack="0"/>
<pin id="341" dir="0" index="1" bw="36" slack="0"/>
<pin id="342" dir="0" index="2" bw="12" slack="1"/>
<pin id="343" dir="0" index="3" bw="6" slack="0"/>
<pin id="344" dir="0" index="4" bw="7" slack="0"/>
<pin id="345" dir="1" index="5" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_9/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="axi_data_8_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="36" slack="0"/>
<pin id="353" dir="0" index="1" bw="36" slack="0"/>
<pin id="354" dir="0" index="2" bw="12" slack="1"/>
<pin id="355" dir="0" index="3" bw="6" slack="0"/>
<pin id="356" dir="0" index="4" bw="7" slack="0"/>
<pin id="357" dir="1" index="5" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_8/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln712_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="36" slack="0"/>
<pin id="365" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/3 "/>
</bind>
</comp>

<comp id="368" class="1005" name="j_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="12" slack="0"/>
<pin id="370" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="375" class="1005" name="p_read_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="sof_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="2"/>
<pin id="381" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sof_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="icmp_ln664_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln664 "/>
</bind>
</comp>

<comp id="388" class="1005" name="axi_last_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="2"/>
<pin id="390" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="axi_last "/>
</bind>
</comp>

<comp id="393" class="1005" name="pix_rgb_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="1"/>
<pin id="395" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pix_rgb "/>
</bind>
</comp>

<comp id="398" class="1005" name="pix_444_1_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="12" slack="1"/>
<pin id="400" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pix_444_1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="pix_444_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="1"/>
<pin id="406" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pix_444 "/>
</bind>
</comp>

<comp id="411" class="1005" name="axi_data_3_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="13" slack="1"/>
<pin id="413" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_3 "/>
</bind>
</comp>

<comp id="416" class="1005" name="axi_data_1_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="13" slack="1"/>
<pin id="418" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_1 "/>
</bind>
</comp>

<comp id="421" class="1005" name="axi_data_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="13" slack="1"/>
<pin id="423" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="axi_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="64" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="151"><net_src comp="92" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="134" pin=5"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="134" pin=6"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="134" pin=7"/></net>

<net id="159"><net_src comp="94" pin="0"/><net_sink comp="134" pin=9"/></net>

<net id="160"><net_src comp="96" pin="0"/><net_sink comp="134" pin=10"/></net>

<net id="161"><net_src comp="98" pin="0"/><net_sink comp="134" pin=13"/></net>

<net id="162"><net_src comp="98" pin="0"/><net_sink comp="134" pin=14"/></net>

<net id="166"><net_src comp="80" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="134" pin=11"/></net>

<net id="212"><net_src comp="50" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="116" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="213" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="213" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="104" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="222" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="128" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="128" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="68" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="70" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="259"><net_src comp="66" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="128" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="72" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="74" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="268"><net_src comp="76" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="78" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="239" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="76" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="78" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="243" pin="4"/><net_sink comp="271" pin=2"/></net>

<net id="284"><net_src comp="76" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="78" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="239" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="178" pin="6"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="90" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="68" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="291" pin=4"/></net>

<net id="302"><net_src comp="291" pin="5"/><net_sink comp="189" pin=2"/></net>

<net id="310"><net_src comp="90" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="287" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="68" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="313"><net_src comp="70" pin="0"/><net_sink comp="303" pin=4"/></net>

<net id="314"><net_src comp="303" pin="5"/><net_sink comp="189" pin=4"/></net>

<net id="322"><net_src comp="90" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="287" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="315" pin=4"/></net>

<net id="326"><net_src comp="315" pin="5"/><net_sink comp="189" pin=0"/></net>

<net id="334"><net_src comp="90" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="189" pin="6"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="337"><net_src comp="74" pin="0"/><net_sink comp="327" pin=4"/></net>

<net id="338"><net_src comp="327" pin="5"/><net_sink comp="200" pin=2"/></net>

<net id="346"><net_src comp="90" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="189" pin="6"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="72" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="349"><net_src comp="74" pin="0"/><net_sink comp="339" pin=4"/></net>

<net id="350"><net_src comp="339" pin="5"/><net_sink comp="200" pin=4"/></net>

<net id="358"><net_src comp="90" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="189" pin="6"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="361"><net_src comp="74" pin="0"/><net_sink comp="351" pin=4"/></net>

<net id="362"><net_src comp="351" pin="5"/><net_sink comp="200" pin=0"/></net>

<net id="366"><net_src comp="200" pin="6"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="134" pin=8"/></net>

<net id="371"><net_src comp="100" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="378"><net_src comp="110" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="122" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="387"><net_src comp="216" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="228" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="134" pin=12"/></net>

<net id="396"><net_src comp="239" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="401"><net_src comp="243" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="407"><net_src comp="253" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="414"><net_src comp="263" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="419"><net_src comp="271" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="178" pin=4"/></net>

<net id="424"><net_src comp="279" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="178" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {3 }
	Port: m_axis_video_V_keep_V | {3 }
	Port: m_axis_video_V_strb_V | {3 }
	Port: m_axis_video_V_user_V | {3 }
	Port: m_axis_video_V_last_V | {3 }
	Port: m_axis_video_V_id_V | {3 }
	Port: m_axis_video_V_dest_V | {3 }
	Port: stream_csc | {}
 - Input state : 
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 : sof | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 : cols | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 : m_axis_video_V_data_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 : m_axis_video_V_keep_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 : m_axis_video_V_strb_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 : m_axis_video_V_user_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 : m_axis_video_V_last_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 : m_axis_video_V_id_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 : m_axis_video_V_dest_V | {}
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 : p_read | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 : sub | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2 : stream_csc | {2 }
  - Chain level:
	State 1
		store_ln664 : 1
		j_1 : 1
		icmp_ln664 : 2
		j_2 : 2
		br_ln664 : 3
		axi_last : 2
		store_ln664 : 3
	State 2
		axi_data_3 : 1
		axi_data_1 : 1
		axi_data : 1
	State 3
		sext_ln618 : 1
		axi_data_6 : 2
		axi_data_5 : 2
		axi_data_4 : 2
		axi_data_7 : 3
		axi_data_10 : 4
		axi_data_9 : 4
		axi_data_8 : 4
		axi_data_11 : 5
		zext_ln712 : 6
		write_ln712 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln664_fu_216      |    0    |    19   |
|          |       axi_last_fu_228       |    0    |    19   |
|----------|-----------------------------|---------|---------|
|    add   |          j_2_fu_222         |    0    |    19   |
|----------|-----------------------------|---------|---------|
|          |     sub_read_read_fu_104    |    0    |    0    |
|          |     p_read_1_read_fu_110    |    0    |    0    |
|   read   |    cols_read_read_fu_116    |    0    |    0    |
|          |     sof_read_read_fu_122    |    0    |    0    |
|          | stream_csc_read_read_fu_128 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln712_write_fu_134  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |        pix_rgb_fu_239       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       pix_444_1_fu_243      |    0    |    0    |
|          |        pix_444_fu_253       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      axi_data_3_fu_263      |    0    |    0    |
|bitconcatenate|      axi_data_1_fu_271      |    0    |    0    |
|          |       axi_data_fu_279       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      sext_ln618_fu_287      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      axi_data_6_fu_291      |    0    |    0    |
|          |      axi_data_5_fu_303      |    0    |    0    |
|  partset |      axi_data_4_fu_315      |    0    |    0    |
|          |      axi_data_10_fu_327     |    0    |    0    |
|          |      axi_data_9_fu_339      |    0    |    0    |
|          |      axi_data_8_fu_351      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln712_fu_363      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    57   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|axi_data_11_reg_197|   36   |
| axi_data_1_reg_416|   13   |
| axi_data_2_reg_175|   13   |
| axi_data_3_reg_411|   13   |
| axi_data_7_reg_186|   36   |
|  axi_data_reg_421 |   13   |
|  axi_last_reg_388 |    1   |
| icmp_ln664_reg_384|    1   |
|     j_reg_368     |   12   |
|  p_read_1_reg_375 |    8   |
| pix_444_1_reg_398 |   12   |
|  pix_444_reg_404  |   12   |
|  pix_rgb_reg_393  |   12   |
|   sof_2_reg_163   |    1   |
|  sof_read_reg_379 |    1   |
+-------------------+--------+
|       Total       |   184  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   57   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   184  |    -   |
+-----------+--------+--------+
|   Total   |   184  |   57   |
+-----------+--------+--------+
