Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov  6 09:37:09 2019
| Host         : DESKTOP-52MUKO7 running 64-bit major release  (build 9200)
| Command      : report_methodology -file FSM_top_methodology_drc_routed.rpt -pb FSM_top_methodology_drc_routed.pb -rpx FSM_top_methodology_drc_routed.rpx
| Design       : FSM_top
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 38
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 4          |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 31         |
| TIMING-18 | Warning  | Missing input or output delay | 1          |
| TIMING-20 | Warning  | Non-clocked latch             | 2          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell channelSelectorClock/clockDividerInt[16]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) channelSelectorClock/clockDividerInt_reg[10]/CLR, channelSelectorClock/clockDividerInt_reg[11]/CLR, channelSelectorClock/clockDividerInt_reg[12]/CLR, channelSelectorClock/clockDividerInt_reg[13]/CLR, channelSelectorClock/clockDividerInt_reg[14]/CLR, channelSelectorClock/clockDividerInt_reg[15]/CLR, channelSelectorClock/clockDividerInt_reg[16]/CLR, channelSelectorClock/clockDividerInt_reg[1]/CLR, channelSelectorClock/clockDividerInt_reg[2]/CLR, channelSelectorClock/clockDividerInt_reg[3]/CLR, channelSelectorClock/clockDividerInt_reg[4]/CLR, channelSelectorClock/clockDividerInt_reg[5]/CLR, channelSelectorClock/clockDividerInt_reg[6]/CLR, channelSelectorClock/clockDividerInt_reg[7]/CLR, channelSelectorClock/clockDividerInt_reg[8]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell channelSelectorClock/clockDividerInt_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) channelSelectorClock/clockDividerInt_reg[0]_C/CLR, channelSelectorClock/clockDividerInt_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell pulser/buttonPulserClock/clockDividerInt[16]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pulser/buttonPulserClock/clockDividerInt_reg[10]/CLR, pulser/buttonPulserClock/clockDividerInt_reg[11]/CLR, pulser/buttonPulserClock/clockDividerInt_reg[12]/CLR, pulser/buttonPulserClock/clockDividerInt_reg[13]/CLR, pulser/buttonPulserClock/clockDividerInt_reg[14]/CLR, pulser/buttonPulserClock/clockDividerInt_reg[15]/CLR, pulser/buttonPulserClock/clockDividerInt_reg[16]/CLR, pulser/buttonPulserClock/clockDividerInt_reg[1]/CLR, pulser/buttonPulserClock/clockDividerInt_reg[2]/CLR, pulser/buttonPulserClock/clockDividerInt_reg[3]/CLR, pulser/buttonPulserClock/clockDividerInt_reg[4]/CLR, pulser/buttonPulserClock/clockDividerInt_reg[5]/CLR, pulser/buttonPulserClock/clockDividerInt_reg[6]/CLR, pulser/buttonPulserClock/clockDividerInt_reg[7]/CLR, pulser/buttonPulserClock/clockDividerInt_reg[8]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell pulser/buttonPulserClock/clockDividerInt_reg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) pulser/buttonPulserClock/clockDividerInt_reg[0]_C/CLR, pulser/buttonPulserClock/clockDividerInt_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_channelSelectorState_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_channelSelectorState_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin FSM_onehot_channelSelectorState_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin pulser/FSM_sequential_pulser_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin pulser/FSM_sequential_pulser_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin pulser/allowRepeat_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin pulser/longPress_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin pulser/output_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin pulser/repeatIntervalInt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin pulser/repeatIntervalInt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin pulser/repeatIntervalInt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin pulser/repeatIntervalInt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin pulser/repeatIntervalInt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin pulser/repeatIntervalInt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin pulser/repeatIntervalInt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin pulser/repeatIntervalInt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin pulser/repeatIntervalInt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin pulser/startRepeatDelayInt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin pulser/startRepeatDelayInt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin pulser/startRepeatDelayInt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin pulser/startRepeatDelayInt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin pulser/startRepeatDelayInt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin pulser/startRepeatDelayInt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin pulser/startRepeatDelayInt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin pulser/startRepeatDelayInt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin pulser/startRepeatDelayInt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin pulser/startRepeatDelayInt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin pulser/startRepeatDelayInt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin rgb_led_5_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin rgb_led_5_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin rgb_led_5_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch channelSelectorClock/tempClk_reg cannot be properly analyzed as its control pin channelSelectorClock/tempClk_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch pulser/buttonPulserClock/tempClk_reg cannot be properly analyzed as its control pin pulser/buttonPulserClock/tempClk_reg/G is not reached by a timing clock
Related violations: <none>


