// Seed: 3530964013
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  always @(1 | id_3 or id_3) SystemTFIdentifier;
  assign id_2#(.id_2(1)) [1] = 1;
  assign id_1 = id_3;
  logic id_3;
endmodule
